-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "12/31/2020 16:21:09"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ep16_chip IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	aclk : IN std_logic;
	arst : IN std_logic;
	uart_i : IN std_logic;
	uart_o : OUT std_logic;
	acknowledge_o : OUT std_logic;
	ioport : INOUT std_logic_vector(15 DOWNTO 0)
	);
END ep16_chip;

-- Design Ports Information
-- uart_o	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- acknowledge_o	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ioport[0]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ioport[1]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ioport[2]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ioport[3]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ioport[4]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ioport[5]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ioport[6]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ioport[7]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ioport[8]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ioport[9]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ioport[10]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ioport[11]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ioport[12]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ioport[13]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ioport[14]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ioport[15]	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- aclk	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- arst	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- uart_i	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF ep16_chip IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_aclk : std_logic;
SIGNAL ww_arst : std_logic;
SIGNAL ww_uart_i : std_logic;
SIGNAL ww_uart_o : std_logic;
SIGNAL ww_acknowledge_o : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \arst~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \aclk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \aclk~input_o\ : std_logic;
SIGNAL \aclk~inputclkctrl_outclk\ : std_logic;
SIGNAL \cpu1|slot~3_combout\ : std_logic;
SIGNAL \arst~input_o\ : std_logic;
SIGNAL \arst~inputclkctrl_outclk\ : std_logic;
SIGNAL \uart_i~input_o\ : std_logic;
SIGNAL \uart1|rxd_ff~q\ : std_logic;
SIGNAL \uart1|uart_rx_core~0_combout\ : std_logic;
SIGNAL \uart1|rx_shift_reg[6]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Mux127~0_combout\ : std_logic;
SIGNAL \cpu1|read~0_combout\ : std_logic;
SIGNAL \cpu1|read~1_combout\ : std_logic;
SIGNAL \cpu1|addr_sel~0_combout\ : std_logic;
SIGNAL \cpu1|r_sel[1]~1_combout\ : std_logic;
SIGNAL \cpu1|sp[0]~5_combout\ : std_logic;
SIGNAL \cpu1|Mux120~0_combout\ : std_logic;
SIGNAL \cpu1|Mux119~4_combout\ : std_logic;
SIGNAL \cpu1|sp~11_combout\ : std_logic;
SIGNAL \cpu1|Mux126~0_combout\ : std_logic;
SIGNAL \cpu1|sp~12_combout\ : std_logic;
SIGNAL \cpu1|sp[0]~6\ : std_logic;
SIGNAL \cpu1|sp[1]~7_combout\ : std_logic;
SIGNAL \cpu1|sp[1]~8\ : std_logic;
SIGNAL \cpu1|sp[2]~10\ : std_logic;
SIGNAL \cpu1|sp[3]~13_combout\ : std_logic;
SIGNAL \cpu1|sp1[0]~5_combout\ : std_logic;
SIGNAL \cpu1|sp1[0]~6\ : std_logic;
SIGNAL \cpu1|sp1[1]~7_combout\ : std_logic;
SIGNAL \cpu1|sp1[1]~8\ : std_logic;
SIGNAL \cpu1|sp1[2]~9_combout\ : std_logic;
SIGNAL \cpu1|sp1[2]~10\ : std_logic;
SIGNAL \cpu1|sp1[3]~11_combout\ : std_logic;
SIGNAL \cpu1|sp1[3]~12\ : std_logic;
SIGNAL \cpu1|sp1[4]~13_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~8_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~28_combout\ : std_logic;
SIGNAL \cpu1|s_stack[5][16]~q\ : std_logic;
SIGNAL \cpu1|Decoder0~20_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~31_combout\ : std_logic;
SIGNAL \cpu1|s_stack[7][16]~q\ : std_logic;
SIGNAL \cpu1|Decoder0~12_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~30_combout\ : std_logic;
SIGNAL \cpu1|s_stack[4][16]~q\ : std_logic;
SIGNAL \cpu1|Decoder0~0_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~29_combout\ : std_logic;
SIGNAL \cpu1|s_stack[6][16]~q\ : std_logic;
SIGNAL \cpu1|Mux0~12_combout\ : std_logic;
SIGNAL \cpu1|Mux0~13_combout\ : std_logic;
SIGNAL \cpu1|s_stack[1][16]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~6_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~33_combout\ : std_logic;
SIGNAL \cpu1|s_stack[1][16]~q\ : std_logic;
SIGNAL \cpu1|Decoder0~14_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~34_combout\ : std_logic;
SIGNAL \cpu1|s_stack[0][16]~q\ : std_logic;
SIGNAL \cpu1|Mux0~14_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~18_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~35_combout\ : std_logic;
SIGNAL \cpu1|s_stack[3][16]~q\ : std_logic;
SIGNAL \cpu1|Decoder0~2_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~32_combout\ : std_logic;
SIGNAL \cpu1|s_stack[2][16]~q\ : std_logic;
SIGNAL \cpu1|Mux0~15_combout\ : std_logic;
SIGNAL \cpu1|Mux0~16_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~36_combout\ : std_logic;
SIGNAL \cpu1|s_stack[13][16]~q\ : std_logic;
SIGNAL \cpu1|Decoder0~39_combout\ : std_logic;
SIGNAL \cpu1|s_stack[15][16]~q\ : std_logic;
SIGNAL \cpu1|s_stack[14][16]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~37_combout\ : std_logic;
SIGNAL \cpu1|s_stack[14][16]~q\ : std_logic;
SIGNAL \cpu1|Decoder0~38_combout\ : std_logic;
SIGNAL \cpu1|s_stack[12][16]~q\ : std_logic;
SIGNAL \cpu1|Mux0~17_combout\ : std_logic;
SIGNAL \cpu1|Mux0~18_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~24_combout\ : std_logic;
SIGNAL \cpu1|s_stack[10][16]~q\ : std_logic;
SIGNAL \cpu1|Decoder0~27_combout\ : std_logic;
SIGNAL \cpu1|s_stack[11][16]~q\ : std_logic;
SIGNAL \cpu1|Decoder0~26_combout\ : std_logic;
SIGNAL \cpu1|s_stack[8][16]~q\ : std_logic;
SIGNAL \cpu1|Decoder0~25_combout\ : std_logic;
SIGNAL \cpu1|s_stack[9][16]~q\ : std_logic;
SIGNAL \cpu1|Mux0~10_combout\ : std_logic;
SIGNAL \cpu1|Mux0~11_combout\ : std_logic;
SIGNAL \cpu1|Mux0~19_combout\ : std_logic;
SIGNAL \cpu1|sp[3]~14\ : std_logic;
SIGNAL \cpu1|sp[4]~15_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~7_combout\ : std_logic;
SIGNAL \cpu1|s_stack[25][16]~q\ : std_logic;
SIGNAL \cpu1|Decoder0~11_combout\ : std_logic;
SIGNAL \cpu1|s_stack[29][16]~q\ : std_logic;
SIGNAL \cpu1|Decoder0~10_combout\ : std_logic;
SIGNAL \cpu1|s_stack[17][16]~q\ : std_logic;
SIGNAL \cpu1|s_stack[21][16]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~9_combout\ : std_logic;
SIGNAL \cpu1|s_stack[21][16]~q\ : std_logic;
SIGNAL \cpu1|Mux0~2_combout\ : std_logic;
SIGNAL \cpu1|Mux0~3_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~16_combout\ : std_logic;
SIGNAL \cpu1|s_stack[16][16]~q\ : std_logic;
SIGNAL \cpu1|s_stack[24][16]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~15_combout\ : std_logic;
SIGNAL \cpu1|s_stack[24][16]~q\ : std_logic;
SIGNAL \cpu1|Mux0~4_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~17_combout\ : std_logic;
SIGNAL \cpu1|s_stack[28][16]~q\ : std_logic;
SIGNAL \cpu1|Decoder0~13_combout\ : std_logic;
SIGNAL \cpu1|s_stack[20][16]~q\ : std_logic;
SIGNAL \cpu1|Mux0~5_combout\ : std_logic;
SIGNAL \cpu1|Mux0~6_combout\ : std_logic;
SIGNAL \cpu1|s_stack[27][16]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~19_combout\ : std_logic;
SIGNAL \cpu1|s_stack[27][16]~q\ : std_logic;
SIGNAL \cpu1|Decoder0~23_combout\ : std_logic;
SIGNAL \cpu1|s_stack[31][16]~q\ : std_logic;
SIGNAL \cpu1|Decoder0~22_combout\ : std_logic;
SIGNAL \cpu1|s_stack[19][16]~q\ : std_logic;
SIGNAL \cpu1|Decoder0~21_combout\ : std_logic;
SIGNAL \cpu1|s_stack[23][16]~q\ : std_logic;
SIGNAL \cpu1|Mux0~7_combout\ : std_logic;
SIGNAL \cpu1|Mux0~8_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~4_combout\ : std_logic;
SIGNAL \cpu1|s_stack[18][16]~q\ : std_logic;
SIGNAL \cpu1|Decoder0~3_combout\ : std_logic;
SIGNAL \cpu1|s_stack[26][16]~q\ : std_logic;
SIGNAL \cpu1|Mux0~0_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~5_combout\ : std_logic;
SIGNAL \cpu1|s_stack[30][16]~q\ : std_logic;
SIGNAL \cpu1|s_stack[22][16]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Decoder0~1_combout\ : std_logic;
SIGNAL \cpu1|s_stack[22][16]~q\ : std_logic;
SIGNAL \cpu1|Mux0~1_combout\ : std_logic;
SIGNAL \cpu1|Mux0~9_combout\ : std_logic;
SIGNAL \cpu1|Mux0~20_combout\ : std_logic;
SIGNAL \cpu1|Mux17~1_combout\ : std_logic;
SIGNAL \cpu1|s_stack[5][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[7][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[4][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[6][15]~q\ : std_logic;
SIGNAL \cpu1|Mux1~12_combout\ : std_logic;
SIGNAL \cpu1|Mux1~13_combout\ : std_logic;
SIGNAL \cpu1|s_stack[2][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[3][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[0][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[1][15]~q\ : std_logic;
SIGNAL \cpu1|Mux1~14_combout\ : std_logic;
SIGNAL \cpu1|Mux1~15_combout\ : std_logic;
SIGNAL \cpu1|Mux1~16_combout\ : std_logic;
SIGNAL \cpu1|s_stack[10][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[11][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[8][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[9][15]~q\ : std_logic;
SIGNAL \cpu1|Mux1~10_combout\ : std_logic;
SIGNAL \cpu1|Mux1~11_combout\ : std_logic;
SIGNAL \cpu1|s_stack[14][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[12][15]~q\ : std_logic;
SIGNAL \cpu1|Mux1~17_combout\ : std_logic;
SIGNAL \cpu1|s_stack[15][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[13][15]~q\ : std_logic;
SIGNAL \cpu1|Mux1~18_combout\ : std_logic;
SIGNAL \cpu1|Mux1~19_combout\ : std_logic;
SIGNAL \cpu1|s_stack[18][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[26][15]~q\ : std_logic;
SIGNAL \cpu1|Mux1~0_combout\ : std_logic;
SIGNAL \cpu1|s_stack[30][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[22][15]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[22][15]~q\ : std_logic;
SIGNAL \cpu1|Mux1~1_combout\ : std_logic;
SIGNAL \cpu1|s_stack[27][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[31][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[19][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[23][15]~q\ : std_logic;
SIGNAL \cpu1|Mux1~7_combout\ : std_logic;
SIGNAL \cpu1|Mux1~8_combout\ : std_logic;
SIGNAL \cpu1|s_stack[20][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[28][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[16][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[24][15]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[24][15]~q\ : std_logic;
SIGNAL \cpu1|Mux1~4_combout\ : std_logic;
SIGNAL \cpu1|Mux1~5_combout\ : std_logic;
SIGNAL \cpu1|s_stack[25][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[29][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[21][15]~q\ : std_logic;
SIGNAL \cpu1|s_stack[17][15]~q\ : std_logic;
SIGNAL \cpu1|Mux1~2_combout\ : std_logic;
SIGNAL \cpu1|Mux1~3_combout\ : std_logic;
SIGNAL \cpu1|Mux1~6_combout\ : std_logic;
SIGNAL \cpu1|Mux1~9_combout\ : std_logic;
SIGNAL \cpu1|Mux1~20_combout\ : std_logic;
SIGNAL \cpu1|s_stack[14][14]~q\ : std_logic;
SIGNAL \cpu1|s_stack[15][14]~q\ : std_logic;
SIGNAL \cpu1|s_stack[13][14]~q\ : std_logic;
SIGNAL \cpu1|s_stack[12][14]~q\ : std_logic;
SIGNAL \cpu1|Mux2~17_combout\ : std_logic;
SIGNAL \cpu1|Mux2~18_combout\ : std_logic;
SIGNAL \cpu1|s_stack[4][14]~q\ : std_logic;
SIGNAL \cpu1|s_stack[5][14]~q\ : std_logic;
SIGNAL \cpu1|Mux2~10_combout\ : std_logic;
SIGNAL \cpu1|s_stack[7][14]~q\ : std_logic;
SIGNAL \cpu1|s_stack[6][14]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[6][14]~q\ : std_logic;
SIGNAL \cpu1|Mux2~11_combout\ : std_logic;
SIGNAL \cpu1|s_stack[0][14]~q\ : std_logic;
SIGNAL \cpu1|s_stack[2][14]~q\ : std_logic;
SIGNAL \cpu1|Mux2~14_combout\ : std_logic;
SIGNAL \cpu1|s_stack[3][14]~q\ : std_logic;
SIGNAL \cpu1|s_stack[1][14]~q\ : std_logic;
SIGNAL \cpu1|Mux2~15_combout\ : std_logic;
SIGNAL \cpu1|s_stack[8][14]~q\ : std_logic;
SIGNAL \cpu1|s_stack[10][14]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[10][14]~q\ : std_logic;
SIGNAL \cpu1|Mux2~12_combout\ : std_logic;
SIGNAL \cpu1|s_stack[11][14]~q\ : std_logic;
SIGNAL \cpu1|s_stack[9][14]~q\ : std_logic;
SIGNAL \cpu1|Mux2~13_combout\ : std_logic;
SIGNAL \cpu1|Mux2~16_combout\ : std_logic;
SIGNAL \cpu1|Mux2~19_combout\ : std_logic;
SIGNAL \cpu1|s_stack[17][14]~q\ : std_logic;
SIGNAL \cpu1|s_stack[25][14]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[25][14]~q\ : std_logic;
SIGNAL \cpu1|Mux2~0_combout\ : std_logic;
SIGNAL \cpu1|s_stack[21][14]~q\ : std_logic;
SIGNAL \cpu1|s_stack[29][14]~q\ : std_logic;
SIGNAL \cpu1|Mux2~1_combout\ : std_logic;
SIGNAL \cpu1|s_stack[23][14]~q\ : std_logic;
SIGNAL \cpu1|s_stack[31][14]~q\ : std_logic;
SIGNAL \cpu1|s_stack[27][14]~q\ : std_logic;
SIGNAL \cpu1|s_stack[19][14]~q\ : std_logic;
SIGNAL \cpu1|Mux2~7_combout\ : std_logic;
SIGNAL \cpu1|Mux2~8_combout\ : std_logic;
SIGNAL \cpu1|s_stack[18][14]~q\ : std_logic;
SIGNAL \cpu1|s_stack[22][14]~q\ : std_logic;
SIGNAL \cpu1|Mux2~2_combout\ : std_logic;
SIGNAL \cpu1|s_stack[30][14]~q\ : std_logic;
SIGNAL \cpu1|s_stack[26][14]~q\ : std_logic;
SIGNAL \cpu1|Mux2~3_combout\ : std_logic;
SIGNAL \cpu1|s_stack[16][14]~q\ : std_logic;
SIGNAL \cpu1|s_stack[20][14]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[20][14]~q\ : std_logic;
SIGNAL \cpu1|Mux2~4_combout\ : std_logic;
SIGNAL \cpu1|s_stack[28][14]~q\ : std_logic;
SIGNAL \cpu1|s_stack[24][14]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[24][14]~q\ : std_logic;
SIGNAL \cpu1|Mux2~5_combout\ : std_logic;
SIGNAL \cpu1|Mux2~6_combout\ : std_logic;
SIGNAL \cpu1|Mux2~9_combout\ : std_logic;
SIGNAL \cpu1|t_in~15_combout\ : std_logic;
SIGNAL \cpu1|s_stack[12][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[13][6]~q\ : std_logic;
SIGNAL \cpu1|Mux10~17_combout\ : std_logic;
SIGNAL \cpu1|s_stack[15][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[14][6]~q\ : std_logic;
SIGNAL \cpu1|Mux10~18_combout\ : std_logic;
SIGNAL \cpu1|s_stack[4][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[5][6]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[5][6]~q\ : std_logic;
SIGNAL \cpu1|Mux10~10_combout\ : std_logic;
SIGNAL \cpu1|s_stack[7][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[6][6]~q\ : std_logic;
SIGNAL \cpu1|Mux10~11_combout\ : std_logic;
SIGNAL \cpu1|s_stack[1][6]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[1][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[3][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[2][6]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[2][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[0][6]~q\ : std_logic;
SIGNAL \cpu1|Mux10~14_combout\ : std_logic;
SIGNAL \cpu1|Mux10~15_combout\ : std_logic;
SIGNAL \cpu1|s_stack[8][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[10][6]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[10][6]~q\ : std_logic;
SIGNAL \cpu1|Mux10~12_combout\ : std_logic;
SIGNAL \cpu1|s_stack[11][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[9][6]~q\ : std_logic;
SIGNAL \cpu1|Mux10~13_combout\ : std_logic;
SIGNAL \cpu1|Mux10~16_combout\ : std_logic;
SIGNAL \cpu1|Mux10~19_combout\ : std_logic;
SIGNAL \cpu1|s_stack[23][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[31][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[27][6]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[27][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[19][6]~q\ : std_logic;
SIGNAL \cpu1|Mux10~7_combout\ : std_logic;
SIGNAL \cpu1|Mux10~8_combout\ : std_logic;
SIGNAL \cpu1|s_stack[21][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[25][6]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[25][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[17][6]~q\ : std_logic;
SIGNAL \cpu1|Mux10~0_combout\ : std_logic;
SIGNAL \cpu1|s_stack[29][6]~q\ : std_logic;
SIGNAL \cpu1|Mux10~1_combout\ : std_logic;
SIGNAL \cpu1|s_stack[16][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[20][6]~q\ : std_logic;
SIGNAL \cpu1|Mux10~4_combout\ : std_logic;
SIGNAL \cpu1|s_stack[28][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[24][6]~q\ : std_logic;
SIGNAL \cpu1|Mux10~5_combout\ : std_logic;
SIGNAL \cpu1|s_stack[26][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[30][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[18][6]~q\ : std_logic;
SIGNAL \cpu1|s_stack[22][6]~q\ : std_logic;
SIGNAL \cpu1|Mux10~2_combout\ : std_logic;
SIGNAL \cpu1|Mux10~3_combout\ : std_logic;
SIGNAL \cpu1|Mux10~6_combout\ : std_logic;
SIGNAL \cpu1|Mux10~9_combout\ : std_logic;
SIGNAL \cpu1|t_in~1_combout\ : std_logic;
SIGNAL \cpu1|Mux10~20_combout\ : std_logic;
SIGNAL \uart1|rx_shift_reg[4]~feeder_combout\ : std_logic;
SIGNAL \uart1|rx_buffer_reg[4]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Add1~0_combout\ : std_logic;
SIGNAL \cpu1|Mux55~0_combout\ : std_logic;
SIGNAL \cpu1|s_stack[27][1]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[27][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[31][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[19][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[23][1]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[23][1]~q\ : std_logic;
SIGNAL \cpu1|Mux15~7_combout\ : std_logic;
SIGNAL \cpu1|Mux15~8_combout\ : std_logic;
SIGNAL \cpu1|s_stack[22][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[30][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[26][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[18][1]~q\ : std_logic;
SIGNAL \cpu1|Mux15~0_combout\ : std_logic;
SIGNAL \cpu1|Mux15~1_combout\ : std_logic;
SIGNAL \cpu1|s_stack[16][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[24][1]~q\ : std_logic;
SIGNAL \cpu1|Mux15~4_combout\ : std_logic;
SIGNAL \cpu1|s_stack[28][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[20][1]~q\ : std_logic;
SIGNAL \cpu1|Mux15~5_combout\ : std_logic;
SIGNAL \cpu1|s_stack[25][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[21][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[17][1]~q\ : std_logic;
SIGNAL \cpu1|Mux15~2_combout\ : std_logic;
SIGNAL \cpu1|s_stack[29][1]~q\ : std_logic;
SIGNAL \cpu1|Mux15~3_combout\ : std_logic;
SIGNAL \cpu1|Mux15~6_combout\ : std_logic;
SIGNAL \cpu1|Mux15~9_combout\ : std_logic;
SIGNAL \cpu1|s_stack[12][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[14][1]~q\ : std_logic;
SIGNAL \cpu1|Mux15~17_combout\ : std_logic;
SIGNAL \cpu1|s_stack[15][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[13][1]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[13][1]~q\ : std_logic;
SIGNAL \cpu1|Mux15~18_combout\ : std_logic;
SIGNAL \cpu1|s_stack[8][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[9][1]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[9][1]~q\ : std_logic;
SIGNAL \cpu1|Mux15~10_combout\ : std_logic;
SIGNAL \cpu1|s_stack[11][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[10][1]~q\ : std_logic;
SIGNAL \cpu1|Mux15~11_combout\ : std_logic;
SIGNAL \cpu1|s_stack[5][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[4][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[6][1]~q\ : std_logic;
SIGNAL \cpu1|Mux15~12_combout\ : std_logic;
SIGNAL \cpu1|s_stack[7][1]~q\ : std_logic;
SIGNAL \cpu1|Mux15~13_combout\ : std_logic;
SIGNAL \cpu1|s_stack[2][1]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[2][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[3][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[0][1]~q\ : std_logic;
SIGNAL \cpu1|s_stack[1][1]~q\ : std_logic;
SIGNAL \cpu1|Mux15~14_combout\ : std_logic;
SIGNAL \cpu1|Mux15~15_combout\ : std_logic;
SIGNAL \cpu1|Mux15~16_combout\ : std_logic;
SIGNAL \cpu1|Mux15~19_combout\ : std_logic;
SIGNAL \cpu1|Mux15~20_combout\ : std_logic;
SIGNAL \cpu1|Mux33~6_combout\ : std_logic;
SIGNAL \uart1|rx_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \uart1|rx_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \uart1|rx_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \uart1|rx_buffer_reg[1]~feeder_combout\ : std_logic;
SIGNAL \gpio1|gpio_reg[15]~0_combout\ : std_logic;
SIGNAL \ioport[1]~input_o\ : std_logic;
SIGNAL \system_data_o[13]~4_combout\ : std_logic;
SIGNAL \cpu1|addr[1]~1_combout\ : std_logic;
SIGNAL \cpu1|Add3~1\ : std_logic;
SIGNAL \cpu1|Add3~3\ : std_logic;
SIGNAL \cpu1|Add3~4_combout\ : std_logic;
SIGNAL \cpu1|Mux109~0_combout\ : std_logic;
SIGNAL \cpu1|reset~0_combout\ : std_logic;
SIGNAL \cpu1|r_sel[0]~0_combout\ : std_logic;
SIGNAL \cpu1|r[15]~0_combout\ : std_logic;
SIGNAL \cpu1|rp[0]~5_combout\ : std_logic;
SIGNAL \cpu1|Mux34~2_combout\ : std_logic;
SIGNAL \cpu1|rp~11_combout\ : std_logic;
SIGNAL \cpu1|rp~12_combout\ : std_logic;
SIGNAL \cpu1|rp~13_combout\ : std_logic;
SIGNAL \cpu1|rp[0]~6\ : std_logic;
SIGNAL \cpu1|rp[1]~7_combout\ : std_logic;
SIGNAL \cpu1|r_stack[9][2]~feeder_combout\ : std_logic;
SIGNAL \cpu1|rp1[0]~5_combout\ : std_logic;
SIGNAL \cpu1|rp1[0]~6\ : std_logic;
SIGNAL \cpu1|rp1[1]~7_combout\ : std_logic;
SIGNAL \cpu1|rp1[1]~8\ : std_logic;
SIGNAL \cpu1|rp1[2]~9_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~6_combout\ : std_logic;
SIGNAL \cpu1|rp1[2]~10\ : std_logic;
SIGNAL \cpu1|rp1[3]~11_combout\ : std_logic;
SIGNAL \cpu1|rp1[3]~12\ : std_logic;
SIGNAL \cpu1|rp1[4]~13_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~25_combout\ : std_logic;
SIGNAL \cpu1|r_stack[9][2]~q\ : std_logic;
SIGNAL \cpu1|Decoder1~14_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~26_combout\ : std_logic;
SIGNAL \cpu1|r_stack[8][2]~q\ : std_logic;
SIGNAL \cpu1|Mux87~12_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~18_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~27_combout\ : std_logic;
SIGNAL \cpu1|r_stack[11][2]~q\ : std_logic;
SIGNAL \cpu1|Decoder1~2_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~24_combout\ : std_logic;
SIGNAL \cpu1|r_stack[10][2]~q\ : std_logic;
SIGNAL \cpu1|Mux87~13_combout\ : std_logic;
SIGNAL \cpu1|rp[1]~8\ : std_logic;
SIGNAL \cpu1|rp[2]~9_combout\ : std_logic;
SIGNAL \cpu1|rp[2]~10\ : std_logic;
SIGNAL \cpu1|rp[3]~14_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~34_combout\ : std_logic;
SIGNAL \cpu1|r_stack[0][2]~q\ : std_logic;
SIGNAL \cpu1|Decoder1~33_combout\ : std_logic;
SIGNAL \cpu1|r_stack[1][2]~q\ : std_logic;
SIGNAL \cpu1|Mux87~16_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~35_combout\ : std_logic;
SIGNAL \cpu1|r_stack[3][2]~q\ : std_logic;
SIGNAL \cpu1|r_stack[2][2]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~32_combout\ : std_logic;
SIGNAL \cpu1|r_stack[2][2]~q\ : std_logic;
SIGNAL \cpu1|Mux87~17_combout\ : std_logic;
SIGNAL \cpu1|r_stack[5][2]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~8_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~28_combout\ : std_logic;
SIGNAL \cpu1|r_stack[5][2]~q\ : std_logic;
SIGNAL \cpu1|Decoder1~20_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~31_combout\ : std_logic;
SIGNAL \cpu1|r_stack[7][2]~q\ : std_logic;
SIGNAL \cpu1|Decoder1~12_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~30_combout\ : std_logic;
SIGNAL \cpu1|r_stack[4][2]~q\ : std_logic;
SIGNAL \cpu1|r_stack[6][2]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~0_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~29_combout\ : std_logic;
SIGNAL \cpu1|r_stack[6][2]~q\ : std_logic;
SIGNAL \cpu1|Mux87~14_combout\ : std_logic;
SIGNAL \cpu1|Mux87~15_combout\ : std_logic;
SIGNAL \cpu1|Mux87~18_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~37_combout\ : std_logic;
SIGNAL \cpu1|r_stack[14][2]~q\ : std_logic;
SIGNAL \cpu1|Decoder1~38_combout\ : std_logic;
SIGNAL \cpu1|r_stack[12][2]~q\ : std_logic;
SIGNAL \cpu1|Mux87~19_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~39_combout\ : std_logic;
SIGNAL \cpu1|r_stack[15][2]~q\ : std_logic;
SIGNAL \cpu1|r_stack[13][2]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~36_combout\ : std_logic;
SIGNAL \cpu1|r_stack[13][2]~q\ : std_logic;
SIGNAL \cpu1|Mux87~20_combout\ : std_logic;
SIGNAL \cpu1|Mux87~21_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~4_combout\ : std_logic;
SIGNAL \cpu1|r_stack[18][2]~q\ : std_logic;
SIGNAL \cpu1|Decoder1~3_combout\ : std_logic;
SIGNAL \cpu1|r_stack[26][2]~q\ : std_logic;
SIGNAL \cpu1|Mux87~2_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~5_combout\ : std_logic;
SIGNAL \cpu1|r_stack[30][2]~q\ : std_logic;
SIGNAL \cpu1|Decoder1~1_combout\ : std_logic;
SIGNAL \cpu1|r_stack[22][2]~q\ : std_logic;
SIGNAL \cpu1|Mux87~3_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~10_combout\ : std_logic;
SIGNAL \cpu1|r_stack[17][2]~q\ : std_logic;
SIGNAL \cpu1|Decoder1~9_combout\ : std_logic;
SIGNAL \cpu1|r_stack[21][2]~q\ : std_logic;
SIGNAL \cpu1|Mux87~4_combout\ : std_logic;
SIGNAL \cpu1|r_stack[25][2]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~7_combout\ : std_logic;
SIGNAL \cpu1|r_stack[25][2]~q\ : std_logic;
SIGNAL \cpu1|Decoder1~11_combout\ : std_logic;
SIGNAL \cpu1|r_stack[29][2]~q\ : std_logic;
SIGNAL \cpu1|Mux87~5_combout\ : std_logic;
SIGNAL \cpu1|r_stack[24][2]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~15_combout\ : std_logic;
SIGNAL \cpu1|r_stack[24][2]~q\ : std_logic;
SIGNAL \cpu1|Decoder1~16_combout\ : std_logic;
SIGNAL \cpu1|r_stack[16][2]~q\ : std_logic;
SIGNAL \cpu1|Mux87~6_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~17_combout\ : std_logic;
SIGNAL \cpu1|r_stack[28][2]~q\ : std_logic;
SIGNAL \cpu1|Decoder1~13_combout\ : std_logic;
SIGNAL \cpu1|r_stack[20][2]~q\ : std_logic;
SIGNAL \cpu1|Mux87~7_combout\ : std_logic;
SIGNAL \cpu1|Mux87~8_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~19_combout\ : std_logic;
SIGNAL \cpu1|r_stack[27][2]~q\ : std_logic;
SIGNAL \cpu1|Decoder1~22_combout\ : std_logic;
SIGNAL \cpu1|r_stack[19][2]~q\ : std_logic;
SIGNAL \cpu1|r_stack[23][2]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~21_combout\ : std_logic;
SIGNAL \cpu1|r_stack[23][2]~q\ : std_logic;
SIGNAL \cpu1|Mux87~9_combout\ : std_logic;
SIGNAL \cpu1|Decoder1~23_combout\ : std_logic;
SIGNAL \cpu1|r_stack[31][2]~q\ : std_logic;
SIGNAL \cpu1|Mux87~10_combout\ : std_logic;
SIGNAL \cpu1|Mux87~11_combout\ : std_logic;
SIGNAL \cpu1|Mux87~22_combout\ : std_logic;
SIGNAL \uart1|rx_buffer_reg[2]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Mux42~0_combout\ : std_logic;
SIGNAL \cpu1|Add1~21\ : std_logic;
SIGNAL \cpu1|Add1~22_combout\ : std_logic;
SIGNAL \uart1|baudrate_reg[9]~feeder_combout\ : std_logic;
SIGNAL \uart1|tx_counter[0]~19_combout\ : std_logic;
SIGNAL \uart1|baudrate_reg[0]~1_combout\ : std_logic;
SIGNAL \uart1|baudrate_reg[0]~_wirecell_combout\ : std_logic;
SIGNAL \uart1|hw_xonoff_ff~1_combout\ : std_logic;
SIGNAL \uart1|hw_xonoff_ff~2_combout\ : std_logic;
SIGNAL \uart1|hw_xonoff_ff~q\ : std_logic;
SIGNAL \uart1|tx_rq~4_combout\ : std_logic;
SIGNAL \uart1|tx_rq~q\ : std_logic;
SIGNAL \uart1|tx_counter[1]~51_combout\ : std_logic;
SIGNAL \uart1|tx_counter[0]~20\ : std_logic;
SIGNAL \uart1|tx_counter[1]~21_combout\ : std_logic;
SIGNAL \uart1|baudrate_reg[1]~2_combout\ : std_logic;
SIGNAL \uart1|baudrate_reg[1]~_wirecell_combout\ : std_logic;
SIGNAL \uart1|tx_counter[1]~22\ : std_logic;
SIGNAL \uart1|tx_counter[2]~23_combout\ : std_logic;
SIGNAL \uart1|baudrate_reg[2]~3_combout\ : std_logic;
SIGNAL \uart1|baudrate_reg[2]~_wirecell_combout\ : std_logic;
SIGNAL \uart1|tx_counter[2]~24\ : std_logic;
SIGNAL \uart1|tx_counter[3]~25_combout\ : std_logic;
SIGNAL \uart1|rx_buffer_reg[3]~feeder_combout\ : std_logic;
SIGNAL \system_data_o[3]~23_combout\ : std_logic;
SIGNAL \system_data_o[13]~6_combout\ : std_logic;
SIGNAL \ioport[3]~input_o\ : std_logic;
SIGNAL \system_data_o[3]~24_combout\ : std_logic;
SIGNAL \gpio1|gpio_dir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \system_data_o[3]~25_combout\ : std_logic;
SIGNAL \cpu1|s_stack[25][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[29][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[21][3]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[21][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[17][3]~q\ : std_logic;
SIGNAL \cpu1|Mux13~2_combout\ : std_logic;
SIGNAL \cpu1|Mux13~3_combout\ : std_logic;
SIGNAL \cpu1|s_stack[20][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[28][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[16][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[24][3]~q\ : std_logic;
SIGNAL \cpu1|Mux13~4_combout\ : std_logic;
SIGNAL \cpu1|Mux13~5_combout\ : std_logic;
SIGNAL \cpu1|Mux13~6_combout\ : std_logic;
SIGNAL \cpu1|s_stack[18][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[26][3]~q\ : std_logic;
SIGNAL \cpu1|Mux13~0_combout\ : std_logic;
SIGNAL \cpu1|s_stack[30][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[22][3]~q\ : std_logic;
SIGNAL \cpu1|Mux13~1_combout\ : std_logic;
SIGNAL \cpu1|s_stack[19][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[23][3]~q\ : std_logic;
SIGNAL \cpu1|Mux13~7_combout\ : std_logic;
SIGNAL \cpu1|s_stack[31][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[27][3]~q\ : std_logic;
SIGNAL \cpu1|Mux13~8_combout\ : std_logic;
SIGNAL \cpu1|Mux13~9_combout\ : std_logic;
SIGNAL \cpu1|s_stack[0][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[1][3]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[1][3]~q\ : std_logic;
SIGNAL \cpu1|Mux13~14_combout\ : std_logic;
SIGNAL \cpu1|s_stack[3][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[2][3]~q\ : std_logic;
SIGNAL \cpu1|Mux13~15_combout\ : std_logic;
SIGNAL \cpu1|s_stack[5][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[7][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[4][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[6][3]~q\ : std_logic;
SIGNAL \cpu1|Mux13~12_combout\ : std_logic;
SIGNAL \cpu1|Mux13~13_combout\ : std_logic;
SIGNAL \cpu1|Mux13~16_combout\ : std_logic;
SIGNAL \cpu1|s_stack[10][3]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[10][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[11][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[8][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[9][3]~q\ : std_logic;
SIGNAL \cpu1|Mux13~10_combout\ : std_logic;
SIGNAL \cpu1|Mux13~11_combout\ : std_logic;
SIGNAL \cpu1|s_stack[13][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[15][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[12][3]~q\ : std_logic;
SIGNAL \cpu1|s_stack[14][3]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[14][3]~q\ : std_logic;
SIGNAL \cpu1|Mux13~17_combout\ : std_logic;
SIGNAL \cpu1|Mux13~18_combout\ : std_logic;
SIGNAL \cpu1|Mux13~19_combout\ : std_logic;
SIGNAL \cpu1|Mux13~20_combout\ : std_logic;
SIGNAL \cpu1|Mux30~6_combout\ : std_logic;
SIGNAL \cpu1|t[2]~3_combout\ : std_logic;
SIGNAL \cpu1|Mux119~8_combout\ : std_logic;
SIGNAL \cpu1|Mux119~9_combout\ : std_logic;
SIGNAL \cpu1|Mux119~5_combout\ : std_logic;
SIGNAL \cpu1|t[2]~4_combout\ : std_logic;
SIGNAL \cpu1|Add3~5\ : std_logic;
SIGNAL \cpu1|Add3~6_combout\ : std_logic;
SIGNAL \cpu1|p[3]~10_combout\ : std_logic;
SIGNAL \cpu1|i[3]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Mux107~0_combout\ : std_logic;
SIGNAL \cpu1|p_sel[1]~2_combout\ : std_logic;
SIGNAL \cpu1|pload~0_combout\ : std_logic;
SIGNAL \cpu1|pload~1_combout\ : std_logic;
SIGNAL \cpu1|Add2~1\ : std_logic;
SIGNAL \cpu1|Add2~3\ : std_logic;
SIGNAL \cpu1|Add2~5\ : std_logic;
SIGNAL \cpu1|Add2~6_combout\ : std_logic;
SIGNAL \cpu1|r_stack[19][3]~q\ : std_logic;
SIGNAL \cpu1|r_stack[27][3]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[27][3]~q\ : std_logic;
SIGNAL \cpu1|Mux86~9_combout\ : std_logic;
SIGNAL \cpu1|r_stack[31][3]~q\ : std_logic;
SIGNAL \cpu1|r_stack[23][3]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[23][3]~q\ : std_logic;
SIGNAL \cpu1|Mux86~10_combout\ : std_logic;
SIGNAL \cpu1|r_stack[21][3]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[21][3]~q\ : std_logic;
SIGNAL \cpu1|r_stack[29][3]~q\ : std_logic;
SIGNAL \cpu1|r_stack[17][3]~q\ : std_logic;
SIGNAL \cpu1|r_stack[25][3]~q\ : std_logic;
SIGNAL \cpu1|Mux86~2_combout\ : std_logic;
SIGNAL \cpu1|Mux86~3_combout\ : std_logic;
SIGNAL \cpu1|r_stack[22][3]~q\ : std_logic;
SIGNAL \cpu1|r_stack[18][3]~q\ : std_logic;
SIGNAL \cpu1|Mux86~4_combout\ : std_logic;
SIGNAL \cpu1|r_stack[30][3]~q\ : std_logic;
SIGNAL \cpu1|r_stack[26][3]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[26][3]~q\ : std_logic;
SIGNAL \cpu1|Mux86~5_combout\ : std_logic;
SIGNAL \cpu1|r_stack[24][3]~q\ : std_logic;
SIGNAL \cpu1|r_stack[28][3]~q\ : std_logic;
SIGNAL \cpu1|r_stack[20][3]~q\ : std_logic;
SIGNAL \cpu1|r_stack[16][3]~q\ : std_logic;
SIGNAL \cpu1|Mux86~6_combout\ : std_logic;
SIGNAL \cpu1|Mux86~7_combout\ : std_logic;
SIGNAL \cpu1|Mux86~8_combout\ : std_logic;
SIGNAL \cpu1|Mux86~11_combout\ : std_logic;
SIGNAL \cpu1|r_stack[0][3]~q\ : std_logic;
SIGNAL \cpu1|r_stack[2][3]~q\ : std_logic;
SIGNAL \cpu1|Mux86~16_combout\ : std_logic;
SIGNAL \cpu1|r_stack[3][3]~q\ : std_logic;
SIGNAL \cpu1|r_stack[1][3]~q\ : std_logic;
SIGNAL \cpu1|Mux86~17_combout\ : std_logic;
SIGNAL \cpu1|r_stack[10][3]~q\ : std_logic;
SIGNAL \cpu1|r_stack[8][3]~q\ : std_logic;
SIGNAL \cpu1|Mux86~14_combout\ : std_logic;
SIGNAL \cpu1|r_stack[11][3]~q\ : std_logic;
SIGNAL \cpu1|r_stack[9][3]~q\ : std_logic;
SIGNAL \cpu1|Mux86~15_combout\ : std_logic;
SIGNAL \cpu1|Mux86~18_combout\ : std_logic;
SIGNAL \cpu1|r_stack[13][3]~q\ : std_logic;
SIGNAL \cpu1|r_stack[12][3]~q\ : std_logic;
SIGNAL \cpu1|Mux86~19_combout\ : std_logic;
SIGNAL \cpu1|r_stack[15][3]~q\ : std_logic;
SIGNAL \cpu1|r_stack[14][3]~q\ : std_logic;
SIGNAL \cpu1|Mux86~20_combout\ : std_logic;
SIGNAL \cpu1|r_stack[4][3]~q\ : std_logic;
SIGNAL \cpu1|r_stack[5][3]~q\ : std_logic;
SIGNAL \cpu1|Mux86~12_combout\ : std_logic;
SIGNAL \cpu1|r_stack[7][3]~q\ : std_logic;
SIGNAL \cpu1|r_stack[6][3]~q\ : std_logic;
SIGNAL \cpu1|Mux86~13_combout\ : std_logic;
SIGNAL \cpu1|Mux86~21_combout\ : std_logic;
SIGNAL \cpu1|Mux86~22_combout\ : std_logic;
SIGNAL \cpu1|Mux86~23_combout\ : std_logic;
SIGNAL \cpu1|Mux86~24_combout\ : std_logic;
SIGNAL \cpu1|Mux112~0_combout\ : std_logic;
SIGNAL \cpu1|rload~4_combout\ : std_logic;
SIGNAL \cpu1|Mux119~6_combout\ : std_logic;
SIGNAL \cpu1|t[2]~13_combout\ : std_logic;
SIGNAL \cpu1|t[2]~5_combout\ : std_logic;
SIGNAL \cpu1|s_stack[18][2]~q\ : std_logic;
SIGNAL \cpu1|s_stack[22][2]~q\ : std_logic;
SIGNAL \cpu1|Mux14~2_combout\ : std_logic;
SIGNAL \cpu1|s_stack[30][2]~q\ : std_logic;
SIGNAL \cpu1|s_stack[26][2]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[26][2]~q\ : std_logic;
SIGNAL \cpu1|Mux14~3_combout\ : std_logic;
SIGNAL \cpu1|s_stack[16][2]~q\ : std_logic;
SIGNAL \cpu1|s_stack[20][2]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[20][2]~q\ : std_logic;
SIGNAL \cpu1|Mux14~4_combout\ : std_logic;
SIGNAL \cpu1|s_stack[28][2]~q\ : std_logic;
SIGNAL \cpu1|s_stack[24][2]~q\ : std_logic;
SIGNAL \cpu1|Mux14~5_combout\ : std_logic;
SIGNAL \cpu1|Mux14~6_combout\ : std_logic;
SIGNAL \cpu1|s_stack[21][2]~q\ : std_logic;
SIGNAL \cpu1|s_stack[29][2]~q\ : std_logic;
SIGNAL \cpu1|s_stack[25][2]~q\ : std_logic;
SIGNAL \cpu1|s_stack[17][2]~q\ : std_logic;
SIGNAL \cpu1|Mux14~0_combout\ : std_logic;
SIGNAL \cpu1|Mux14~1_combout\ : std_logic;
SIGNAL \cpu1|s_stack[19][2]~q\ : std_logic;
SIGNAL \cpu1|s_stack[27][2]~q\ : std_logic;
SIGNAL \cpu1|Mux14~7_combout\ : std_logic;
SIGNAL \cpu1|s_stack[31][2]~q\ : std_logic;
SIGNAL \cpu1|s_stack[23][2]~q\ : std_logic;
SIGNAL \cpu1|Mux14~8_combout\ : std_logic;
SIGNAL \cpu1|Mux14~9_combout\ : std_logic;
SIGNAL \cpu1|s_stack[4][2]~q\ : std_logic;
SIGNAL \cpu1|s_stack[5][2]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[5][2]~q\ : std_logic;
SIGNAL \cpu1|Mux14~10_combout\ : std_logic;
SIGNAL \cpu1|s_stack[7][2]~q\ : std_logic;
SIGNAL \cpu1|s_stack[6][2]~q\ : std_logic;
SIGNAL \cpu1|Mux14~11_combout\ : std_logic;
SIGNAL \cpu1|s_stack[9][2]~q\ : std_logic;
SIGNAL \cpu1|s_stack[11][2]~q\ : std_logic;
SIGNAL \cpu1|s_stack[8][2]~q\ : std_logic;
SIGNAL \cpu1|s_stack[10][2]~q\ : std_logic;
SIGNAL \cpu1|Mux14~12_combout\ : std_logic;
SIGNAL \cpu1|Mux14~13_combout\ : std_logic;
SIGNAL \cpu1|s_stack[0][2]~q\ : std_logic;
SIGNAL \cpu1|s_stack[2][2]~q\ : std_logic;
SIGNAL \cpu1|Mux14~14_combout\ : std_logic;
SIGNAL \cpu1|s_stack[3][2]~q\ : std_logic;
SIGNAL \cpu1|s_stack[1][2]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[1][2]~q\ : std_logic;
SIGNAL \cpu1|Mux14~15_combout\ : std_logic;
SIGNAL \cpu1|Mux14~16_combout\ : std_logic;
SIGNAL \cpu1|s_stack[12][2]~q\ : std_logic;
SIGNAL \cpu1|s_stack[13][2]~q\ : std_logic;
SIGNAL \cpu1|Mux14~17_combout\ : std_logic;
SIGNAL \cpu1|s_stack[15][2]~q\ : std_logic;
SIGNAL \cpu1|s_stack[14][2]~q\ : std_logic;
SIGNAL \cpu1|Mux14~18_combout\ : std_logic;
SIGNAL \cpu1|Mux14~19_combout\ : std_logic;
SIGNAL \cpu1|Mux14~20_combout\ : std_logic;
SIGNAL \cpu1|s_stack[9][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[11][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[8][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[10][0]~q\ : std_logic;
SIGNAL \cpu1|Mux16~12_combout\ : std_logic;
SIGNAL \cpu1|Mux16~13_combout\ : std_logic;
SIGNAL \cpu1|s_stack[1][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[3][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[0][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[2][0]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[2][0]~q\ : std_logic;
SIGNAL \cpu1|Mux16~14_combout\ : std_logic;
SIGNAL \cpu1|Mux16~15_combout\ : std_logic;
SIGNAL \cpu1|Mux16~16_combout\ : std_logic;
SIGNAL \cpu1|s_stack[12][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[13][0]~q\ : std_logic;
SIGNAL \cpu1|Mux16~17_combout\ : std_logic;
SIGNAL \cpu1|s_stack[15][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[14][0]~q\ : std_logic;
SIGNAL \cpu1|Mux16~18_combout\ : std_logic;
SIGNAL \cpu1|s_stack[4][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[5][0]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[5][0]~q\ : std_logic;
SIGNAL \cpu1|Mux16~10_combout\ : std_logic;
SIGNAL \cpu1|s_stack[6][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[7][0]~q\ : std_logic;
SIGNAL \cpu1|Mux16~11_combout\ : std_logic;
SIGNAL \cpu1|Mux16~19_combout\ : std_logic;
SIGNAL \cpu1|s_stack[16][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[20][0]~q\ : std_logic;
SIGNAL \cpu1|Mux16~4_combout\ : std_logic;
SIGNAL \cpu1|s_stack[28][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[24][0]~q\ : std_logic;
SIGNAL \cpu1|Mux16~5_combout\ : std_logic;
SIGNAL \cpu1|s_stack[18][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[22][0]~q\ : std_logic;
SIGNAL \cpu1|Mux16~2_combout\ : std_logic;
SIGNAL \cpu1|s_stack[30][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[26][0]~q\ : std_logic;
SIGNAL \cpu1|Mux16~3_combout\ : std_logic;
SIGNAL \cpu1|Mux16~6_combout\ : std_logic;
SIGNAL \cpu1|s_stack[27][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[19][0]~q\ : std_logic;
SIGNAL \cpu1|Mux16~7_combout\ : std_logic;
SIGNAL \cpu1|s_stack[31][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[23][0]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[23][0]~q\ : std_logic;
SIGNAL \cpu1|Mux16~8_combout\ : std_logic;
SIGNAL \cpu1|s_stack[21][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[29][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[17][0]~q\ : std_logic;
SIGNAL \cpu1|s_stack[25][0]~q\ : std_logic;
SIGNAL \cpu1|Mux16~0_combout\ : std_logic;
SIGNAL \cpu1|Mux16~1_combout\ : std_logic;
SIGNAL \cpu1|Mux16~9_combout\ : std_logic;
SIGNAL \cpu1|Mux16~20_combout\ : std_logic;
SIGNAL \cpu1|sum[0]~1\ : std_logic;
SIGNAL \cpu1|sum[1]~3\ : std_logic;
SIGNAL \cpu1|sum[2]~4_combout\ : std_logic;
SIGNAL \cpu1|Mux33~7_combout\ : std_logic;
SIGNAL \cpu1|Add1~1\ : std_logic;
SIGNAL \cpu1|Add1~3\ : std_logic;
SIGNAL \cpu1|Add1~5\ : std_logic;
SIGNAL \cpu1|Add1~6_combout\ : std_logic;
SIGNAL \cpu1|Mux52~0_combout\ : std_logic;
SIGNAL \cpu1|Mux52~1_combout\ : std_logic;
SIGNAL \cpu1|Mux125~0_combout\ : std_logic;
SIGNAL \cpu1|aload~2_combout\ : std_logic;
SIGNAL \cpu1|aload~3_combout\ : std_logic;
SIGNAL \cpu1|Mux30~0_combout\ : std_logic;
SIGNAL \cpu1|Mux30~1_combout\ : std_logic;
SIGNAL \cpu1|t[2]~6_combout\ : std_logic;
SIGNAL \cpu1|s_stack[27][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[19][4]~q\ : std_logic;
SIGNAL \cpu1|Mux12~7_combout\ : std_logic;
SIGNAL \cpu1|s_stack[31][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[23][4]~q\ : std_logic;
SIGNAL \cpu1|Mux12~8_combout\ : std_logic;
SIGNAL \cpu1|s_stack[25][4]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[25][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[17][4]~q\ : std_logic;
SIGNAL \cpu1|Mux12~0_combout\ : std_logic;
SIGNAL \cpu1|s_stack[29][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[21][4]~q\ : std_logic;
SIGNAL \cpu1|Mux12~1_combout\ : std_logic;
SIGNAL \cpu1|s_stack[24][4]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[24][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[28][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[16][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[20][4]~q\ : std_logic;
SIGNAL \cpu1|Mux12~4_combout\ : std_logic;
SIGNAL \cpu1|Mux12~5_combout\ : std_logic;
SIGNAL \cpu1|s_stack[26][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[30][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[18][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[22][4]~q\ : std_logic;
SIGNAL \cpu1|Mux12~2_combout\ : std_logic;
SIGNAL \cpu1|Mux12~3_combout\ : std_logic;
SIGNAL \cpu1|Mux12~6_combout\ : std_logic;
SIGNAL \cpu1|Mux12~9_combout\ : std_logic;
SIGNAL \cpu1|s_stack[8][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[10][4]~q\ : std_logic;
SIGNAL \cpu1|Mux12~12_combout\ : std_logic;
SIGNAL \cpu1|s_stack[11][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[9][4]~q\ : std_logic;
SIGNAL \cpu1|Mux12~13_combout\ : std_logic;
SIGNAL \cpu1|s_stack[1][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[3][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[0][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[2][4]~q\ : std_logic;
SIGNAL \cpu1|Mux12~14_combout\ : std_logic;
SIGNAL \cpu1|Mux12~15_combout\ : std_logic;
SIGNAL \cpu1|Mux12~16_combout\ : std_logic;
SIGNAL \cpu1|s_stack[4][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[5][4]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[5][4]~q\ : std_logic;
SIGNAL \cpu1|Mux12~10_combout\ : std_logic;
SIGNAL \cpu1|s_stack[7][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[6][4]~q\ : std_logic;
SIGNAL \cpu1|Mux12~11_combout\ : std_logic;
SIGNAL \cpu1|s_stack[14][4]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[14][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[15][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[13][4]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[13][4]~q\ : std_logic;
SIGNAL \cpu1|s_stack[12][4]~q\ : std_logic;
SIGNAL \cpu1|Mux12~17_combout\ : std_logic;
SIGNAL \cpu1|Mux12~18_combout\ : std_logic;
SIGNAL \cpu1|Mux12~19_combout\ : std_logic;
SIGNAL \cpu1|Mux12~20_combout\ : std_logic;
SIGNAL \cpu1|sum[2]~5\ : std_logic;
SIGNAL \cpu1|sum[3]~7\ : std_logic;
SIGNAL \cpu1|sum[4]~8_combout\ : std_logic;
SIGNAL \cpu1|Mux33~12_combout\ : std_logic;
SIGNAL \cpu1|t[2]~7_combout\ : std_logic;
SIGNAL \cpu1|t[2]~8_combout\ : std_logic;
SIGNAL \cpu1|sum[3]~6_combout\ : std_logic;
SIGNAL \cpu1|Mux30~2_combout\ : std_logic;
SIGNAL \cpu1|t_in~2_combout\ : std_logic;
SIGNAL \cpu1|Mux30~3_combout\ : std_logic;
SIGNAL \cpu1|Mux30~4_combout\ : std_logic;
SIGNAL \cpu1|Mux30~5_combout\ : std_logic;
SIGNAL \cpu1|Mux30~7_combout\ : std_logic;
SIGNAL \cpu1|tload~0_combout\ : std_logic;
SIGNAL \cpu1|tload~1_combout\ : std_logic;
SIGNAL \cpu1|r_stack[21][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[29][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[17][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[25][15]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[25][15]~q\ : std_logic;
SIGNAL \cpu1|Mux74~2_combout\ : std_logic;
SIGNAL \cpu1|Mux74~3_combout\ : std_logic;
SIGNAL \cpu1|r_stack[24][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[28][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[16][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[20][15]~q\ : std_logic;
SIGNAL \cpu1|Mux74~6_combout\ : std_logic;
SIGNAL \cpu1|Mux74~7_combout\ : std_logic;
SIGNAL \cpu1|r_stack[26][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[30][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[18][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[22][15]~q\ : std_logic;
SIGNAL \cpu1|Mux74~4_combout\ : std_logic;
SIGNAL \cpu1|Mux74~5_combout\ : std_logic;
SIGNAL \cpu1|Mux74~8_combout\ : std_logic;
SIGNAL \cpu1|r_stack[27][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[19][15]~q\ : std_logic;
SIGNAL \cpu1|Mux74~9_combout\ : std_logic;
SIGNAL \cpu1|r_stack[23][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[31][15]~q\ : std_logic;
SIGNAL \cpu1|Mux74~10_combout\ : std_logic;
SIGNAL \cpu1|Mux74~11_combout\ : std_logic;
SIGNAL \cpu1|r_stack[0][11]~q\ : std_logic;
SIGNAL \cpu1|r_stack[2][11]~q\ : std_logic;
SIGNAL \cpu1|Mux78~16_combout\ : std_logic;
SIGNAL \cpu1|r_stack[3][11]~q\ : std_logic;
SIGNAL \cpu1|r_stack[1][11]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[1][11]~q\ : std_logic;
SIGNAL \cpu1|Mux78~17_combout\ : std_logic;
SIGNAL \cpu1|r_stack[8][11]~q\ : std_logic;
SIGNAL \cpu1|r_stack[10][11]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[10][11]~q\ : std_logic;
SIGNAL \cpu1|Mux78~14_combout\ : std_logic;
SIGNAL \cpu1|r_stack[11][11]~q\ : std_logic;
SIGNAL \cpu1|r_stack[9][11]~q\ : std_logic;
SIGNAL \cpu1|Mux78~15_combout\ : std_logic;
SIGNAL \cpu1|Mux78~18_combout\ : std_logic;
SIGNAL \cpu1|r_stack[14][11]~q\ : std_logic;
SIGNAL \cpu1|r_stack[15][11]~q\ : std_logic;
SIGNAL \cpu1|r_stack[13][11]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[13][11]~q\ : std_logic;
SIGNAL \cpu1|r_stack[12][11]~q\ : std_logic;
SIGNAL \cpu1|Mux78~19_combout\ : std_logic;
SIGNAL \cpu1|Mux78~20_combout\ : std_logic;
SIGNAL \cpu1|r_stack[4][11]~q\ : std_logic;
SIGNAL \cpu1|r_stack[5][11]~q\ : std_logic;
SIGNAL \cpu1|Mux78~12_combout\ : std_logic;
SIGNAL \cpu1|r_stack[7][11]~q\ : std_logic;
SIGNAL \cpu1|r_stack[6][11]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[6][11]~q\ : std_logic;
SIGNAL \cpu1|Mux78~13_combout\ : std_logic;
SIGNAL \cpu1|Mux78~21_combout\ : std_logic;
SIGNAL \cpu1|Mux78~22_combout\ : std_logic;
SIGNAL \cpu1|r_stack[25][11]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[25][11]~q\ : std_logic;
SIGNAL \cpu1|r_stack[17][11]~q\ : std_logic;
SIGNAL \cpu1|Mux78~2_combout\ : std_logic;
SIGNAL \cpu1|r_stack[29][11]~q\ : std_logic;
SIGNAL \cpu1|r_stack[21][11]~q\ : std_logic;
SIGNAL \cpu1|Mux78~3_combout\ : std_logic;
SIGNAL \cpu1|r_stack[23][11]~q\ : std_logic;
SIGNAL \cpu1|r_stack[31][11]~q\ : std_logic;
SIGNAL \cpu1|r_stack[19][11]~q\ : std_logic;
SIGNAL \cpu1|r_stack[27][11]~q\ : std_logic;
SIGNAL \cpu1|Mux78~9_combout\ : std_logic;
SIGNAL \cpu1|Mux78~10_combout\ : std_logic;
SIGNAL \cpu1|r_stack[18][11]~q\ : std_logic;
SIGNAL \cpu1|r_stack[22][11]~q\ : std_logic;
SIGNAL \cpu1|Mux78~4_combout\ : std_logic;
SIGNAL \cpu1|r_stack[30][11]~q\ : std_logic;
SIGNAL \cpu1|r_stack[26][11]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[26][11]~q\ : std_logic;
SIGNAL \cpu1|Mux78~5_combout\ : std_logic;
SIGNAL \cpu1|r_stack[20][11]~q\ : std_logic;
SIGNAL \cpu1|r_stack[16][11]~q\ : std_logic;
SIGNAL \cpu1|Mux78~6_combout\ : std_logic;
SIGNAL \cpu1|r_stack[24][11]~q\ : std_logic;
SIGNAL \cpu1|r_stack[28][11]~q\ : std_logic;
SIGNAL \cpu1|Mux78~7_combout\ : std_logic;
SIGNAL \cpu1|Mux78~8_combout\ : std_logic;
SIGNAL \cpu1|Mux78~11_combout\ : std_logic;
SIGNAL \cpu1|r_stack[18][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[22][9]~q\ : std_logic;
SIGNAL \cpu1|Mux80~4_combout\ : std_logic;
SIGNAL \cpu1|r_stack[26][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[30][9]~q\ : std_logic;
SIGNAL \cpu1|Mux80~5_combout\ : std_logic;
SIGNAL \cpu1|r_stack[16][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[20][9]~q\ : std_logic;
SIGNAL \cpu1|Mux80~6_combout\ : std_logic;
SIGNAL \cpu1|r_stack[28][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[24][9]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[24][9]~q\ : std_logic;
SIGNAL \cpu1|Mux80~7_combout\ : std_logic;
SIGNAL \cpu1|Mux80~8_combout\ : std_logic;
SIGNAL \cpu1|r_stack[21][9]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[21][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[29][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[17][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[25][9]~q\ : std_logic;
SIGNAL \cpu1|Mux80~2_combout\ : std_logic;
SIGNAL \cpu1|Mux80~3_combout\ : std_logic;
SIGNAL \cpu1|r_stack[27][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[19][9]~q\ : std_logic;
SIGNAL \cpu1|Mux80~9_combout\ : std_logic;
SIGNAL \cpu1|r_stack[31][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[23][9]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[23][9]~q\ : std_logic;
SIGNAL \cpu1|Mux80~10_combout\ : std_logic;
SIGNAL \cpu1|Mux80~11_combout\ : std_logic;
SIGNAL \cpu1|r_stack[4][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[5][9]~q\ : std_logic;
SIGNAL \cpu1|Mux80~12_combout\ : std_logic;
SIGNAL \cpu1|r_stack[7][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[6][9]~q\ : std_logic;
SIGNAL \cpu1|Mux80~13_combout\ : std_logic;
SIGNAL \cpu1|r_stack[14][9]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[14][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[15][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[12][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[13][9]~q\ : std_logic;
SIGNAL \cpu1|Mux80~19_combout\ : std_logic;
SIGNAL \cpu1|Mux80~20_combout\ : std_logic;
SIGNAL \cpu1|r_stack[9][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[11][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[10][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[8][9]~q\ : std_logic;
SIGNAL \cpu1|Mux80~14_combout\ : std_logic;
SIGNAL \cpu1|Mux80~15_combout\ : std_logic;
SIGNAL \cpu1|r_stack[1][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[3][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[0][9]~q\ : std_logic;
SIGNAL \cpu1|r_stack[2][9]~q\ : std_logic;
SIGNAL \cpu1|Mux80~16_combout\ : std_logic;
SIGNAL \cpu1|Mux80~17_combout\ : std_logic;
SIGNAL \cpu1|Mux80~18_combout\ : std_logic;
SIGNAL \cpu1|Mux80~21_combout\ : std_logic;
SIGNAL \cpu1|Mux80~22_combout\ : std_logic;
SIGNAL \cpu1|s_stack[2][7]~q\ : std_logic;
SIGNAL \cpu1|s_stack[3][7]~q\ : std_logic;
SIGNAL \cpu1|s_stack[1][7]~q\ : std_logic;
SIGNAL \cpu1|s_stack[0][7]~q\ : std_logic;
SIGNAL \cpu1|Mux9~14_combout\ : std_logic;
SIGNAL \cpu1|Mux9~15_combout\ : std_logic;
SIGNAL \cpu1|s_stack[4][7]~q\ : std_logic;
SIGNAL \cpu1|s_stack[6][7]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[6][7]~q\ : std_logic;
SIGNAL \cpu1|Mux9~12_combout\ : std_logic;
SIGNAL \cpu1|s_stack[7][7]~q\ : std_logic;
SIGNAL \cpu1|s_stack[5][7]~q\ : std_logic;
SIGNAL \cpu1|Mux9~13_combout\ : std_logic;
SIGNAL \cpu1|Mux9~16_combout\ : std_logic;
SIGNAL \cpu1|s_stack[14][7]~q\ : std_logic;
SIGNAL \cpu1|s_stack[12][7]~q\ : std_logic;
SIGNAL \cpu1|Mux9~17_combout\ : std_logic;
SIGNAL \cpu1|s_stack[15][7]~q\ : std_logic;
SIGNAL \cpu1|s_stack[13][7]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[13][7]~q\ : std_logic;
SIGNAL \cpu1|Mux9~18_combout\ : std_logic;
SIGNAL \cpu1|s_stack[8][7]~q\ : std_logic;
SIGNAL \cpu1|s_stack[9][7]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[9][7]~q\ : std_logic;
SIGNAL \cpu1|Mux9~10_combout\ : std_logic;
SIGNAL \cpu1|s_stack[11][7]~q\ : std_logic;
SIGNAL \cpu1|s_stack[10][7]~q\ : std_logic;
SIGNAL \cpu1|Mux9~11_combout\ : std_logic;
SIGNAL \cpu1|Mux9~19_combout\ : std_logic;
SIGNAL \cpu1|s_stack[18][7]~q\ : std_logic;
SIGNAL \cpu1|s_stack[26][7]~q\ : std_logic;
SIGNAL \cpu1|Mux9~0_combout\ : std_logic;
SIGNAL \cpu1|s_stack[30][7]~q\ : std_logic;
SIGNAL \cpu1|s_stack[22][7]~q\ : std_logic;
SIGNAL \cpu1|Mux9~1_combout\ : std_logic;
SIGNAL \cpu1|s_stack[25][7]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[25][7]~q\ : std_logic;
SIGNAL \cpu1|s_stack[29][7]~q\ : std_logic;
SIGNAL \cpu1|s_stack[21][7]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[21][7]~q\ : std_logic;
SIGNAL \cpu1|s_stack[17][7]~q\ : std_logic;
SIGNAL \cpu1|Mux9~2_combout\ : std_logic;
SIGNAL \cpu1|Mux9~3_combout\ : std_logic;
SIGNAL \cpu1|s_stack[16][7]~q\ : std_logic;
SIGNAL \cpu1|s_stack[24][7]~q\ : std_logic;
SIGNAL \cpu1|Mux9~4_combout\ : std_logic;
SIGNAL \cpu1|s_stack[28][7]~q\ : std_logic;
SIGNAL \cpu1|s_stack[20][7]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[20][7]~q\ : std_logic;
SIGNAL \cpu1|Mux9~5_combout\ : std_logic;
SIGNAL \cpu1|Mux9~6_combout\ : std_logic;
SIGNAL \cpu1|s_stack[19][7]~q\ : std_logic;
SIGNAL \cpu1|s_stack[23][7]~q\ : std_logic;
SIGNAL \cpu1|Mux9~7_combout\ : std_logic;
SIGNAL \cpu1|s_stack[31][7]~q\ : std_logic;
SIGNAL \cpu1|s_stack[27][7]~q\ : std_logic;
SIGNAL \cpu1|Mux9~8_combout\ : std_logic;
SIGNAL \cpu1|Mux9~9_combout\ : std_logic;
SIGNAL \cpu1|Mux9~20_combout\ : std_logic;
SIGNAL \cpu1|sum[6]~12_combout\ : std_logic;
SIGNAL \cpu1|Mux33~19_combout\ : std_logic;
SIGNAL \cpu1|s_stack[0][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[1][5]~q\ : std_logic;
SIGNAL \cpu1|Mux11~14_combout\ : std_logic;
SIGNAL \cpu1|s_stack[3][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[2][5]~q\ : std_logic;
SIGNAL \cpu1|Mux11~15_combout\ : std_logic;
SIGNAL \cpu1|s_stack[5][5]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[5][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[7][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[4][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[6][5]~q\ : std_logic;
SIGNAL \cpu1|Mux11~12_combout\ : std_logic;
SIGNAL \cpu1|Mux11~13_combout\ : std_logic;
SIGNAL \cpu1|Mux11~16_combout\ : std_logic;
SIGNAL \cpu1|s_stack[13][5]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[13][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[15][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[12][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[14][5]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[14][5]~q\ : std_logic;
SIGNAL \cpu1|Mux11~17_combout\ : std_logic;
SIGNAL \cpu1|Mux11~18_combout\ : std_logic;
SIGNAL \cpu1|s_stack[10][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[11][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[8][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[9][5]~q\ : std_logic;
SIGNAL \cpu1|Mux11~10_combout\ : std_logic;
SIGNAL \cpu1|Mux11~11_combout\ : std_logic;
SIGNAL \cpu1|Mux11~19_combout\ : std_logic;
SIGNAL \cpu1|s_stack[25][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[29][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[21][5]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[21][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[17][5]~q\ : std_logic;
SIGNAL \cpu1|Mux11~2_combout\ : std_logic;
SIGNAL \cpu1|Mux11~3_combout\ : std_logic;
SIGNAL \cpu1|s_stack[16][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[24][5]~q\ : std_logic;
SIGNAL \cpu1|Mux11~4_combout\ : std_logic;
SIGNAL \cpu1|s_stack[20][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[28][5]~q\ : std_logic;
SIGNAL \cpu1|Mux11~5_combout\ : std_logic;
SIGNAL \cpu1|Mux11~6_combout\ : std_logic;
SIGNAL \cpu1|s_stack[26][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[18][5]~q\ : std_logic;
SIGNAL \cpu1|Mux11~0_combout\ : std_logic;
SIGNAL \cpu1|s_stack[30][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[22][5]~q\ : std_logic;
SIGNAL \cpu1|Mux11~1_combout\ : std_logic;
SIGNAL \cpu1|s_stack[19][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[23][5]~q\ : std_logic;
SIGNAL \cpu1|Mux11~7_combout\ : std_logic;
SIGNAL \cpu1|s_stack[31][5]~q\ : std_logic;
SIGNAL \cpu1|s_stack[27][5]~q\ : std_logic;
SIGNAL \cpu1|Mux11~8_combout\ : std_logic;
SIGNAL \cpu1|Mux11~9_combout\ : std_logic;
SIGNAL \cpu1|t_in~12_combout\ : std_logic;
SIGNAL \cpu1|Mux11~20_combout\ : std_logic;
SIGNAL \cpu1|sum[4]~9\ : std_logic;
SIGNAL \cpu1|sum[5]~10_combout\ : std_logic;
SIGNAL \cpu1|Mux28~2_combout\ : std_logic;
SIGNAL \cpu1|Mux28~3_combout\ : std_logic;
SIGNAL \cpu1|Mux28~4_combout\ : std_logic;
SIGNAL \cpu1|Add2~7\ : std_logic;
SIGNAL \cpu1|Add2~8_combout\ : std_logic;
SIGNAL \cpu1|r_stack[9][4]~q\ : std_logic;
SIGNAL \cpu1|r_stack[8][4]~q\ : std_logic;
SIGNAL \cpu1|Mux85~12_combout\ : std_logic;
SIGNAL \cpu1|r_stack[11][4]~q\ : std_logic;
SIGNAL \cpu1|r_stack[10][4]~q\ : std_logic;
SIGNAL \cpu1|Mux85~13_combout\ : std_logic;
SIGNAL \cpu1|r_stack[5][4]~q\ : std_logic;
SIGNAL \cpu1|r_stack[4][4]~q\ : std_logic;
SIGNAL \cpu1|r_stack[6][4]~q\ : std_logic;
SIGNAL \cpu1|Mux85~14_combout\ : std_logic;
SIGNAL \cpu1|r_stack[7][4]~q\ : std_logic;
SIGNAL \cpu1|Mux85~15_combout\ : std_logic;
SIGNAL \cpu1|r_stack[2][4]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[2][4]~q\ : std_logic;
SIGNAL \cpu1|r_stack[0][4]~q\ : std_logic;
SIGNAL \cpu1|r_stack[1][4]~q\ : std_logic;
SIGNAL \cpu1|Mux85~16_combout\ : std_logic;
SIGNAL \cpu1|r_stack[3][4]~q\ : std_logic;
SIGNAL \cpu1|Mux85~17_combout\ : std_logic;
SIGNAL \cpu1|Mux85~18_combout\ : std_logic;
SIGNAL \cpu1|r_stack[14][4]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[14][4]~q\ : std_logic;
SIGNAL \cpu1|r_stack[12][4]~q\ : std_logic;
SIGNAL \cpu1|Mux85~19_combout\ : std_logic;
SIGNAL \cpu1|r_stack[15][4]~q\ : std_logic;
SIGNAL \cpu1|r_stack[13][4]~q\ : std_logic;
SIGNAL \cpu1|Mux85~20_combout\ : std_logic;
SIGNAL \cpu1|Mux85~21_combout\ : std_logic;
SIGNAL \cpu1|r_stack[18][4]~q\ : std_logic;
SIGNAL \cpu1|r_stack[26][4]~q\ : std_logic;
SIGNAL \cpu1|Mux85~2_combout\ : std_logic;
SIGNAL \cpu1|r_stack[30][4]~q\ : std_logic;
SIGNAL \cpu1|r_stack[22][4]~q\ : std_logic;
SIGNAL \cpu1|Mux85~3_combout\ : std_logic;
SIGNAL \cpu1|r_stack[23][4]~q\ : std_logic;
SIGNAL \cpu1|r_stack[19][4]~q\ : std_logic;
SIGNAL \cpu1|Mux85~9_combout\ : std_logic;
SIGNAL \cpu1|r_stack[31][4]~q\ : std_logic;
SIGNAL \cpu1|r_stack[27][4]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[27][4]~q\ : std_logic;
SIGNAL \cpu1|Mux85~10_combout\ : std_logic;
SIGNAL \cpu1|r_stack[17][4]~q\ : std_logic;
SIGNAL \cpu1|r_stack[21][4]~q\ : std_logic;
SIGNAL \cpu1|Mux85~4_combout\ : std_logic;
SIGNAL \cpu1|r_stack[29][4]~q\ : std_logic;
SIGNAL \cpu1|r_stack[25][4]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[25][4]~q\ : std_logic;
SIGNAL \cpu1|Mux85~5_combout\ : std_logic;
SIGNAL \cpu1|r_stack[20][4]~q\ : std_logic;
SIGNAL \cpu1|r_stack[28][4]~q\ : std_logic;
SIGNAL \cpu1|r_stack[16][4]~q\ : std_logic;
SIGNAL \cpu1|r_stack[24][4]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[24][4]~q\ : std_logic;
SIGNAL \cpu1|Mux85~6_combout\ : std_logic;
SIGNAL \cpu1|Mux85~7_combout\ : std_logic;
SIGNAL \cpu1|Mux85~8_combout\ : std_logic;
SIGNAL \cpu1|Mux85~11_combout\ : std_logic;
SIGNAL \cpu1|Mux85~22_combout\ : std_logic;
SIGNAL \cpu1|Mux85~23_combout\ : std_logic;
SIGNAL \cpu1|Mux85~24_combout\ : std_logic;
SIGNAL \cpu1|Add3~7\ : std_logic;
SIGNAL \cpu1|Add3~8_combout\ : std_logic;
SIGNAL \cpu1|p[4]~11_combout\ : std_logic;
SIGNAL \cpu1|Add3~9\ : std_logic;
SIGNAL \cpu1|Add3~10_combout\ : std_logic;
SIGNAL \cpu1|p[5]~12_combout\ : std_logic;
SIGNAL \ioport[5]~input_o\ : std_logic;
SIGNAL \uart1|baudrate_reg[5]~5_combout\ : std_logic;
SIGNAL \system_data_o[5]~66_combout\ : std_logic;
SIGNAL \system_data_o[5]~67_combout\ : std_logic;
SIGNAL \system_data_o[5]~68_combout\ : std_logic;
SIGNAL \uart1|rx_buffer_reg[5]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\ : std_logic;
SIGNAL \~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~1\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~3\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~5\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~7\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \cpu1|addr[3]~9_combout\ : std_logic;
SIGNAL \cpu1|addr[4]~10_combout\ : std_logic;
SIGNAL \cpu1|addr[5]~11_combout\ : std_logic;
SIGNAL \cpu1|Add3~11\ : std_logic;
SIGNAL \cpu1|Add3~12_combout\ : std_logic;
SIGNAL \cpu1|r_stack[13][6]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[13][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[15][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[14][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[12][6]~q\ : std_logic;
SIGNAL \cpu1|Mux83~19_combout\ : std_logic;
SIGNAL \cpu1|Mux83~20_combout\ : std_logic;
SIGNAL \cpu1|r_stack[9][6]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[9][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[8][6]~q\ : std_logic;
SIGNAL \cpu1|Mux83~12_combout\ : std_logic;
SIGNAL \cpu1|r_stack[11][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[10][6]~q\ : std_logic;
SIGNAL \cpu1|Mux83~13_combout\ : std_logic;
SIGNAL \cpu1|r_stack[2][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[3][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[1][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[0][6]~q\ : std_logic;
SIGNAL \cpu1|Mux83~16_combout\ : std_logic;
SIGNAL \cpu1|Mux83~17_combout\ : std_logic;
SIGNAL \cpu1|r_stack[5][6]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[5][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[7][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[4][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[6][6]~q\ : std_logic;
SIGNAL \cpu1|Mux83~14_combout\ : std_logic;
SIGNAL \cpu1|Mux83~15_combout\ : std_logic;
SIGNAL \cpu1|Mux83~18_combout\ : std_logic;
SIGNAL \cpu1|Mux83~21_combout\ : std_logic;
SIGNAL \cpu1|r_stack[18][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[26][6]~q\ : std_logic;
SIGNAL \cpu1|Mux83~2_combout\ : std_logic;
SIGNAL \cpu1|r_stack[30][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[22][6]~q\ : std_logic;
SIGNAL \cpu1|Mux83~3_combout\ : std_logic;
SIGNAL \cpu1|r_stack[27][6]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[27][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[31][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[19][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[23][6]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[23][6]~q\ : std_logic;
SIGNAL \cpu1|Mux83~9_combout\ : std_logic;
SIGNAL \cpu1|Mux83~10_combout\ : std_logic;
SIGNAL \cpu1|r_stack[20][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[28][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[16][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[24][6]~q\ : std_logic;
SIGNAL \cpu1|Mux83~6_combout\ : std_logic;
SIGNAL \cpu1|Mux83~7_combout\ : std_logic;
SIGNAL \cpu1|r_stack[17][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[21][6]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[21][6]~q\ : std_logic;
SIGNAL \cpu1|Mux83~4_combout\ : std_logic;
SIGNAL \cpu1|r_stack[29][6]~q\ : std_logic;
SIGNAL \cpu1|r_stack[25][6]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[25][6]~q\ : std_logic;
SIGNAL \cpu1|Mux83~5_combout\ : std_logic;
SIGNAL \cpu1|Mux83~8_combout\ : std_logic;
SIGNAL \cpu1|Mux83~11_combout\ : std_logic;
SIGNAL \cpu1|Mux83~22_combout\ : std_logic;
SIGNAL \cpu1|Add2~9\ : std_logic;
SIGNAL \cpu1|Add2~11\ : std_logic;
SIGNAL \cpu1|Add2~12_combout\ : std_logic;
SIGNAL \cpu1|Mux83~23_combout\ : std_logic;
SIGNAL \cpu1|Mux83~24_combout\ : std_logic;
SIGNAL \cpu1|p[6]~7_combout\ : std_logic;
SIGNAL \cpu1|addr[6]~6_combout\ : std_logic;
SIGNAL \cpu1|addr[7]~5_combout\ : std_logic;
SIGNAL \cpu1|addr[8]~4_combout\ : std_logic;
SIGNAL \cpu1|addr[9]~3_combout\ : std_logic;
SIGNAL \cpu1|addr[10]~8_combout\ : std_logic;
SIGNAL \cpu1|addr[11]~2_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \system_data_o[5]~69_combout\ : std_logic;
SIGNAL \system_data_o[5]~70_combout\ : std_logic;
SIGNAL \cpu1|r_stack[10][5]~q\ : std_logic;
SIGNAL \cpu1|r_stack[8][5]~q\ : std_logic;
SIGNAL \cpu1|Mux84~14_combout\ : std_logic;
SIGNAL \cpu1|r_stack[11][5]~q\ : std_logic;
SIGNAL \cpu1|r_stack[9][5]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[9][5]~q\ : std_logic;
SIGNAL \cpu1|Mux84~15_combout\ : std_logic;
SIGNAL \cpu1|r_stack[0][5]~q\ : std_logic;
SIGNAL \cpu1|r_stack[2][5]~q\ : std_logic;
SIGNAL \cpu1|Mux84~16_combout\ : std_logic;
SIGNAL \cpu1|r_stack[3][5]~q\ : std_logic;
SIGNAL \cpu1|r_stack[1][5]~q\ : std_logic;
SIGNAL \cpu1|Mux84~17_combout\ : std_logic;
SIGNAL \cpu1|Mux84~18_combout\ : std_logic;
SIGNAL \cpu1|r_stack[14][5]~q\ : std_logic;
SIGNAL \cpu1|r_stack[12][5]~q\ : std_logic;
SIGNAL \cpu1|r_stack[13][5]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[13][5]~q\ : std_logic;
SIGNAL \cpu1|Mux84~19_combout\ : std_logic;
SIGNAL \cpu1|r_stack[15][5]~q\ : std_logic;
SIGNAL \cpu1|Mux84~20_combout\ : std_logic;
SIGNAL \cpu1|r_stack[6][5]~q\ : std_logic;
SIGNAL \cpu1|r_stack[4][5]~q\ : std_logic;
SIGNAL \cpu1|r_stack[5][5]~q\ : std_logic;
SIGNAL \cpu1|Mux84~12_combout\ : std_logic;
SIGNAL \cpu1|r_stack[7][5]~q\ : std_logic;
SIGNAL \cpu1|Mux84~13_combout\ : std_logic;
SIGNAL \cpu1|Mux84~21_combout\ : std_logic;
SIGNAL \cpu1|Mux84~22_combout\ : std_logic;
SIGNAL \cpu1|r_stack[17][5]~q\ : std_logic;
SIGNAL \cpu1|r_stack[25][5]~q\ : std_logic;
SIGNAL \cpu1|Mux84~2_combout\ : std_logic;
SIGNAL \cpu1|r_stack[29][5]~q\ : std_logic;
SIGNAL \cpu1|r_stack[21][5]~q\ : std_logic;
SIGNAL \cpu1|Mux84~3_combout\ : std_logic;
SIGNAL \cpu1|r_stack[23][5]~q\ : std_logic;
SIGNAL \cpu1|r_stack[31][5]~q\ : std_logic;
SIGNAL \cpu1|r_stack[19][5]~q\ : std_logic;
SIGNAL \cpu1|r_stack[27][5]~q\ : std_logic;
SIGNAL \cpu1|Mux84~9_combout\ : std_logic;
SIGNAL \cpu1|Mux84~10_combout\ : std_logic;
SIGNAL \cpu1|r_stack[18][5]~q\ : std_logic;
SIGNAL \cpu1|r_stack[22][5]~q\ : std_logic;
SIGNAL \cpu1|Mux84~4_combout\ : std_logic;
SIGNAL \cpu1|r_stack[30][5]~q\ : std_logic;
SIGNAL \cpu1|r_stack[26][5]~q\ : std_logic;
SIGNAL \cpu1|Mux84~5_combout\ : std_logic;
SIGNAL \cpu1|r_stack[16][5]~q\ : std_logic;
SIGNAL \cpu1|r_stack[20][5]~q\ : std_logic;
SIGNAL \cpu1|Mux84~6_combout\ : std_logic;
SIGNAL \cpu1|r_stack[28][5]~q\ : std_logic;
SIGNAL \cpu1|r_stack[24][5]~q\ : std_logic;
SIGNAL \cpu1|Mux84~7_combout\ : std_logic;
SIGNAL \cpu1|Mux84~8_combout\ : std_logic;
SIGNAL \cpu1|Mux84~11_combout\ : std_logic;
SIGNAL \cpu1|Add2~10_combout\ : std_logic;
SIGNAL \cpu1|Mux84~23_combout\ : std_logic;
SIGNAL \cpu1|Mux84~24_combout\ : std_logic;
SIGNAL \cpu1|Mux28~0_combout\ : std_logic;
SIGNAL \cpu1|Mux28~1_combout\ : std_logic;
SIGNAL \cpu1|Mux28~5_combout\ : std_logic;
SIGNAL \cpu1|Mux28~6_combout\ : std_logic;
SIGNAL \cpu1|t_in~11_combout\ : std_logic;
SIGNAL \cpu1|Mux28~7_combout\ : std_logic;
SIGNAL \cpu1|sum[5]~11\ : std_logic;
SIGNAL \cpu1|sum[6]~13\ : std_logic;
SIGNAL \cpu1|sum[7]~14_combout\ : std_logic;
SIGNAL \cpu1|Mux26~2_combout\ : std_logic;
SIGNAL \cpu1|t_in~9_combout\ : std_logic;
SIGNAL \cpu1|s_stack[12][8]~q\ : std_logic;
SIGNAL \cpu1|s_stack[13][8]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[13][8]~q\ : std_logic;
SIGNAL \cpu1|Mux8~17_combout\ : std_logic;
SIGNAL \cpu1|s_stack[15][8]~q\ : std_logic;
SIGNAL \cpu1|s_stack[14][8]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[14][8]~q\ : std_logic;
SIGNAL \cpu1|Mux8~18_combout\ : std_logic;
SIGNAL \cpu1|s_stack[4][8]~q\ : std_logic;
SIGNAL \cpu1|s_stack[5][8]~q\ : std_logic;
SIGNAL \cpu1|Mux8~10_combout\ : std_logic;
SIGNAL \cpu1|s_stack[7][8]~q\ : std_logic;
SIGNAL \cpu1|s_stack[6][8]~q\ : std_logic;
SIGNAL \cpu1|Mux8~11_combout\ : std_logic;
SIGNAL \cpu1|s_stack[10][8]~q\ : std_logic;
SIGNAL \cpu1|s_stack[8][8]~q\ : std_logic;
SIGNAL \cpu1|Mux8~12_combout\ : std_logic;
SIGNAL \cpu1|s_stack[11][8]~q\ : std_logic;
SIGNAL \cpu1|s_stack[9][8]~q\ : std_logic;
SIGNAL \cpu1|Mux8~13_combout\ : std_logic;
SIGNAL \cpu1|s_stack[1][8]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[1][8]~q\ : std_logic;
SIGNAL \cpu1|s_stack[3][8]~q\ : std_logic;
SIGNAL \cpu1|s_stack[2][8]~q\ : std_logic;
SIGNAL \cpu1|s_stack[0][8]~q\ : std_logic;
SIGNAL \cpu1|Mux8~14_combout\ : std_logic;
SIGNAL \cpu1|Mux8~15_combout\ : std_logic;
SIGNAL \cpu1|Mux8~16_combout\ : std_logic;
SIGNAL \cpu1|Mux8~19_combout\ : std_logic;
SIGNAL \cpu1|s_stack[21][8]~q\ : std_logic;
SIGNAL \cpu1|s_stack[29][8]~q\ : std_logic;
SIGNAL \cpu1|s_stack[25][8]~q\ : std_logic;
SIGNAL \cpu1|s_stack[17][8]~q\ : std_logic;
SIGNAL \cpu1|Mux8~0_combout\ : std_logic;
SIGNAL \cpu1|Mux8~1_combout\ : std_logic;
SIGNAL \cpu1|s_stack[27][8]~q\ : std_logic;
SIGNAL \cpu1|s_stack[19][8]~q\ : std_logic;
SIGNAL \cpu1|Mux8~7_combout\ : std_logic;
SIGNAL \cpu1|s_stack[31][8]~q\ : std_logic;
SIGNAL \cpu1|s_stack[23][8]~q\ : std_logic;
SIGNAL \cpu1|Mux8~8_combout\ : std_logic;
SIGNAL \cpu1|s_stack[16][8]~q\ : std_logic;
SIGNAL \cpu1|s_stack[20][8]~q\ : std_logic;
SIGNAL \cpu1|Mux8~4_combout\ : std_logic;
SIGNAL \cpu1|s_stack[28][8]~q\ : std_logic;
SIGNAL \cpu1|s_stack[24][8]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[24][8]~q\ : std_logic;
SIGNAL \cpu1|Mux8~5_combout\ : std_logic;
SIGNAL \cpu1|s_stack[18][8]~q\ : std_logic;
SIGNAL \cpu1|s_stack[22][8]~q\ : std_logic;
SIGNAL \cpu1|Mux8~2_combout\ : std_logic;
SIGNAL \cpu1|s_stack[30][8]~q\ : std_logic;
SIGNAL \cpu1|s_stack[26][8]~q\ : std_logic;
SIGNAL \cpu1|Mux8~3_combout\ : std_logic;
SIGNAL \cpu1|Mux8~6_combout\ : std_logic;
SIGNAL \cpu1|Mux8~9_combout\ : std_logic;
SIGNAL \cpu1|Mux8~20_combout\ : std_logic;
SIGNAL \cpu1|sum[7]~15\ : std_logic;
SIGNAL \cpu1|sum[8]~16_combout\ : std_logic;
SIGNAL \cpu1|Mux33~20_combout\ : std_logic;
SIGNAL \cpu1|Mux26~3_combout\ : std_logic;
SIGNAL \cpu1|Mux26~0_combout\ : std_logic;
SIGNAL \cpu1|Mux26~1_combout\ : std_logic;
SIGNAL \cpu1|Mux26~4_combout\ : std_logic;
SIGNAL \cpu1|Mux26~5_combout\ : std_logic;
SIGNAL \cpu1|Mux26~6_combout\ : std_logic;
SIGNAL \cpu1|Mux26~7_combout\ : std_logic;
SIGNAL \cpu1|r_stack[13][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[12][7]~q\ : std_logic;
SIGNAL \cpu1|Mux82~19_combout\ : std_logic;
SIGNAL \cpu1|r_stack[15][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[14][7]~q\ : std_logic;
SIGNAL \cpu1|Mux82~20_combout\ : std_logic;
SIGNAL \cpu1|r_stack[4][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[5][7]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[5][7]~q\ : std_logic;
SIGNAL \cpu1|Mux82~12_combout\ : std_logic;
SIGNAL \cpu1|r_stack[6][7]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[6][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[7][7]~q\ : std_logic;
SIGNAL \cpu1|Mux82~13_combout\ : std_logic;
SIGNAL \cpu1|r_stack[10][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[8][7]~q\ : std_logic;
SIGNAL \cpu1|Mux82~14_combout\ : std_logic;
SIGNAL \cpu1|r_stack[11][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[9][7]~q\ : std_logic;
SIGNAL \cpu1|Mux82~15_combout\ : std_logic;
SIGNAL \cpu1|r_stack[0][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[2][7]~q\ : std_logic;
SIGNAL \cpu1|Mux82~16_combout\ : std_logic;
SIGNAL \cpu1|r_stack[1][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[3][7]~q\ : std_logic;
SIGNAL \cpu1|Mux82~17_combout\ : std_logic;
SIGNAL \cpu1|Mux82~18_combout\ : std_logic;
SIGNAL \cpu1|Mux82~21_combout\ : std_logic;
SIGNAL \cpu1|Mux82~22_combout\ : std_logic;
SIGNAL \cpu1|Add2~13\ : std_logic;
SIGNAL \cpu1|Add2~14_combout\ : std_logic;
SIGNAL \cpu1|r_stack[21][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[29][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[25][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[17][7]~q\ : std_logic;
SIGNAL \cpu1|Mux82~2_combout\ : std_logic;
SIGNAL \cpu1|Mux82~3_combout\ : std_logic;
SIGNAL \cpu1|r_stack[23][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[31][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[19][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[27][7]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[27][7]~q\ : std_logic;
SIGNAL \cpu1|Mux82~9_combout\ : std_logic;
SIGNAL \cpu1|Mux82~10_combout\ : std_logic;
SIGNAL \cpu1|r_stack[18][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[22][7]~q\ : std_logic;
SIGNAL \cpu1|Mux82~4_combout\ : std_logic;
SIGNAL \cpu1|r_stack[30][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[26][7]~q\ : std_logic;
SIGNAL \cpu1|Mux82~5_combout\ : std_logic;
SIGNAL \cpu1|r_stack[24][7]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[24][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[28][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[16][7]~q\ : std_logic;
SIGNAL \cpu1|r_stack[20][7]~q\ : std_logic;
SIGNAL \cpu1|Mux82~6_combout\ : std_logic;
SIGNAL \cpu1|Mux82~7_combout\ : std_logic;
SIGNAL \cpu1|Mux82~8_combout\ : std_logic;
SIGNAL \cpu1|Mux82~11_combout\ : std_logic;
SIGNAL \cpu1|Mux82~23_combout\ : std_logic;
SIGNAL \cpu1|Mux82~24_combout\ : std_logic;
SIGNAL \cpu1|Add3~13\ : std_logic;
SIGNAL \cpu1|Add3~14_combout\ : std_logic;
SIGNAL \cpu1|p[7]~6_combout\ : std_logic;
SIGNAL \cpu1|Add3~15\ : std_logic;
SIGNAL \cpu1|Add3~16_combout\ : std_logic;
SIGNAL \cpu1|p[8]~5_combout\ : std_logic;
SIGNAL \cpu1|r_stack[12][8]~q\ : std_logic;
SIGNAL \cpu1|r_stack[14][8]~q\ : std_logic;
SIGNAL \cpu1|Mux81~19_combout\ : std_logic;
SIGNAL \cpu1|r_stack[15][8]~q\ : std_logic;
SIGNAL \cpu1|r_stack[13][8]~q\ : std_logic;
SIGNAL \cpu1|Mux81~20_combout\ : std_logic;
SIGNAL \cpu1|r_stack[9][8]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[9][8]~q\ : std_logic;
SIGNAL \cpu1|r_stack[8][8]~q\ : std_logic;
SIGNAL \cpu1|Mux81~12_combout\ : std_logic;
SIGNAL \cpu1|r_stack[11][8]~q\ : std_logic;
SIGNAL \cpu1|r_stack[10][8]~q\ : std_logic;
SIGNAL \cpu1|Mux81~13_combout\ : std_logic;
SIGNAL \cpu1|r_stack[0][8]~q\ : std_logic;
SIGNAL \cpu1|r_stack[1][8]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[1][8]~q\ : std_logic;
SIGNAL \cpu1|Mux81~16_combout\ : std_logic;
SIGNAL \cpu1|r_stack[3][8]~q\ : std_logic;
SIGNAL \cpu1|r_stack[2][8]~q\ : std_logic;
SIGNAL \cpu1|Mux81~17_combout\ : std_logic;
SIGNAL \cpu1|r_stack[4][8]~q\ : std_logic;
SIGNAL \cpu1|r_stack[6][8]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[6][8]~q\ : std_logic;
SIGNAL \cpu1|Mux81~14_combout\ : std_logic;
SIGNAL \cpu1|r_stack[7][8]~q\ : std_logic;
SIGNAL \cpu1|r_stack[5][8]~q\ : std_logic;
SIGNAL \cpu1|Mux81~15_combout\ : std_logic;
SIGNAL \cpu1|Mux81~18_combout\ : std_logic;
SIGNAL \cpu1|Mux81~21_combout\ : std_logic;
SIGNAL \cpu1|r_stack[17][8]~q\ : std_logic;
SIGNAL \cpu1|r_stack[21][8]~q\ : std_logic;
SIGNAL \cpu1|Mux81~4_combout\ : std_logic;
SIGNAL \cpu1|r_stack[29][8]~q\ : std_logic;
SIGNAL \cpu1|r_stack[25][8]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[25][8]~q\ : std_logic;
SIGNAL \cpu1|Mux81~5_combout\ : std_logic;
SIGNAL \cpu1|r_stack[16][8]~q\ : std_logic;
SIGNAL \cpu1|r_stack[24][8]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[24][8]~q\ : std_logic;
SIGNAL \cpu1|Mux81~6_combout\ : std_logic;
SIGNAL \cpu1|r_stack[28][8]~q\ : std_logic;
SIGNAL \cpu1|r_stack[20][8]~q\ : std_logic;
SIGNAL \cpu1|Mux81~7_combout\ : std_logic;
SIGNAL \cpu1|Mux81~8_combout\ : std_logic;
SIGNAL \cpu1|r_stack[18][8]~q\ : std_logic;
SIGNAL \cpu1|r_stack[26][8]~q\ : std_logic;
SIGNAL \cpu1|Mux81~2_combout\ : std_logic;
SIGNAL \cpu1|r_stack[30][8]~q\ : std_logic;
SIGNAL \cpu1|r_stack[22][8]~q\ : std_logic;
SIGNAL \cpu1|Mux81~3_combout\ : std_logic;
SIGNAL \cpu1|r_stack[27][8]~q\ : std_logic;
SIGNAL \cpu1|r_stack[31][8]~q\ : std_logic;
SIGNAL \cpu1|r_stack[19][8]~q\ : std_logic;
SIGNAL \cpu1|r_stack[23][8]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[23][8]~q\ : std_logic;
SIGNAL \cpu1|Mux81~9_combout\ : std_logic;
SIGNAL \cpu1|Mux81~10_combout\ : std_logic;
SIGNAL \cpu1|Mux81~11_combout\ : std_logic;
SIGNAL \cpu1|Mux81~22_combout\ : std_logic;
SIGNAL \cpu1|Add2~15\ : std_logic;
SIGNAL \cpu1|Add2~16_combout\ : std_logic;
SIGNAL \cpu1|Mux81~23_combout\ : std_logic;
SIGNAL \cpu1|Mux81~24_combout\ : std_logic;
SIGNAL \cpu1|Add2~17\ : std_logic;
SIGNAL \cpu1|Add2~18_combout\ : std_logic;
SIGNAL \cpu1|Mux80~23_combout\ : std_logic;
SIGNAL \cpu1|Mux80~24_combout\ : std_logic;
SIGNAL \cpu1|Add3~17\ : std_logic;
SIGNAL \cpu1|Add3~18_combout\ : std_logic;
SIGNAL \cpu1|p[9]~4_combout\ : std_logic;
SIGNAL \cpu1|Add3~19\ : std_logic;
SIGNAL \cpu1|Add3~20_combout\ : std_logic;
SIGNAL \cpu1|p[10]~8_combout\ : std_logic;
SIGNAL \cpu1|p[14]~15_combout\ : std_logic;
SIGNAL \cpu1|r_stack[8][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[9][10]~q\ : std_logic;
SIGNAL \cpu1|Mux79~12_combout\ : std_logic;
SIGNAL \cpu1|r_stack[11][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[10][10]~q\ : std_logic;
SIGNAL \cpu1|Mux79~13_combout\ : std_logic;
SIGNAL \cpu1|r_stack[13][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[15][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[12][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[14][10]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[14][10]~q\ : std_logic;
SIGNAL \cpu1|Mux79~19_combout\ : std_logic;
SIGNAL \cpu1|Mux79~20_combout\ : std_logic;
SIGNAL \cpu1|r_stack[5][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[7][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[6][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[4][10]~q\ : std_logic;
SIGNAL \cpu1|Mux79~14_combout\ : std_logic;
SIGNAL \cpu1|Mux79~15_combout\ : std_logic;
SIGNAL \cpu1|r_stack[0][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[1][10]~q\ : std_logic;
SIGNAL \cpu1|Mux79~16_combout\ : std_logic;
SIGNAL \cpu1|r_stack[2][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[3][10]~q\ : std_logic;
SIGNAL \cpu1|Mux79~17_combout\ : std_logic;
SIGNAL \cpu1|Mux79~18_combout\ : std_logic;
SIGNAL \cpu1|Mux79~21_combout\ : std_logic;
SIGNAL \cpu1|r_stack[27][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[31][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[19][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[23][10]~q\ : std_logic;
SIGNAL \cpu1|Mux79~9_combout\ : std_logic;
SIGNAL \cpu1|Mux79~10_combout\ : std_logic;
SIGNAL \cpu1|r_stack[22][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[30][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[18][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[26][10]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[26][10]~q\ : std_logic;
SIGNAL \cpu1|Mux79~2_combout\ : std_logic;
SIGNAL \cpu1|Mux79~3_combout\ : std_logic;
SIGNAL \cpu1|r_stack[21][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[17][10]~q\ : std_logic;
SIGNAL \cpu1|Mux79~4_combout\ : std_logic;
SIGNAL \cpu1|r_stack[25][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[29][10]~q\ : std_logic;
SIGNAL \cpu1|Mux79~5_combout\ : std_logic;
SIGNAL \cpu1|r_stack[20][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[28][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[24][10]~q\ : std_logic;
SIGNAL \cpu1|r_stack[16][10]~q\ : std_logic;
SIGNAL \cpu1|Mux79~6_combout\ : std_logic;
SIGNAL \cpu1|Mux79~7_combout\ : std_logic;
SIGNAL \cpu1|Mux79~8_combout\ : std_logic;
SIGNAL \cpu1|Mux79~11_combout\ : std_logic;
SIGNAL \cpu1|Mux79~22_combout\ : std_logic;
SIGNAL \cpu1|Add2~19\ : std_logic;
SIGNAL \cpu1|Add2~20_combout\ : std_logic;
SIGNAL \cpu1|Mux79~23_combout\ : std_logic;
SIGNAL \cpu1|Mux79~24_combout\ : std_logic;
SIGNAL \cpu1|Add2~21\ : std_logic;
SIGNAL \cpu1|Add2~22_combout\ : std_logic;
SIGNAL \cpu1|Mux78~23_combout\ : std_logic;
SIGNAL \cpu1|Mux78~24_combout\ : std_logic;
SIGNAL \cpu1|Add3~21\ : std_logic;
SIGNAL \cpu1|Add3~22_combout\ : std_logic;
SIGNAL \cpu1|p[11]~3_combout\ : std_logic;
SIGNAL \cpu1|Add3~23\ : std_logic;
SIGNAL \cpu1|Add3~24_combout\ : std_logic;
SIGNAL \cpu1|p[12]~2_combout\ : std_logic;
SIGNAL \cpu1|Add2~23\ : std_logic;
SIGNAL \cpu1|Add2~24_combout\ : std_logic;
SIGNAL \cpu1|r_stack[9][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[8][12]~q\ : std_logic;
SIGNAL \cpu1|Mux77~12_combout\ : std_logic;
SIGNAL \cpu1|r_stack[11][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[10][12]~q\ : std_logic;
SIGNAL \cpu1|Mux77~13_combout\ : std_logic;
SIGNAL \cpu1|r_stack[13][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[15][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[12][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[14][12]~q\ : std_logic;
SIGNAL \cpu1|Mux77~19_combout\ : std_logic;
SIGNAL \cpu1|Mux77~20_combout\ : std_logic;
SIGNAL \cpu1|r_stack[5][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[7][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[4][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[6][12]~q\ : std_logic;
SIGNAL \cpu1|Mux77~14_combout\ : std_logic;
SIGNAL \cpu1|Mux77~15_combout\ : std_logic;
SIGNAL \cpu1|r_stack[0][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[1][12]~q\ : std_logic;
SIGNAL \cpu1|Mux77~16_combout\ : std_logic;
SIGNAL \cpu1|r_stack[3][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[2][12]~q\ : std_logic;
SIGNAL \cpu1|Mux77~17_combout\ : std_logic;
SIGNAL \cpu1|Mux77~18_combout\ : std_logic;
SIGNAL \cpu1|Mux77~21_combout\ : std_logic;
SIGNAL \cpu1|r_stack[22][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[30][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[18][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[26][12]~q\ : std_logic;
SIGNAL \cpu1|Mux77~2_combout\ : std_logic;
SIGNAL \cpu1|Mux77~3_combout\ : std_logic;
SIGNAL \cpu1|r_stack[17][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[21][12]~q\ : std_logic;
SIGNAL \cpu1|Mux77~4_combout\ : std_logic;
SIGNAL \cpu1|r_stack[29][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[25][12]~q\ : std_logic;
SIGNAL \cpu1|Mux77~5_combout\ : std_logic;
SIGNAL \cpu1|r_stack[24][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[16][12]~q\ : std_logic;
SIGNAL \cpu1|Mux77~6_combout\ : std_logic;
SIGNAL \cpu1|r_stack[20][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[28][12]~q\ : std_logic;
SIGNAL \cpu1|Mux77~7_combout\ : std_logic;
SIGNAL \cpu1|Mux77~8_combout\ : std_logic;
SIGNAL \cpu1|r_stack[23][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[19][12]~q\ : std_logic;
SIGNAL \cpu1|Mux77~9_combout\ : std_logic;
SIGNAL \cpu1|r_stack[31][12]~q\ : std_logic;
SIGNAL \cpu1|r_stack[27][12]~q\ : std_logic;
SIGNAL \cpu1|Mux77~10_combout\ : std_logic;
SIGNAL \cpu1|Mux77~11_combout\ : std_logic;
SIGNAL \cpu1|Mux77~22_combout\ : std_logic;
SIGNAL \cpu1|Mux77~23_combout\ : std_logic;
SIGNAL \cpu1|Mux77~24_combout\ : std_logic;
SIGNAL \cpu1|Add2~25\ : std_logic;
SIGNAL \cpu1|Add2~26_combout\ : std_logic;
SIGNAL \cpu1|r_stack[9][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[11][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[8][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[10][13]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[10][13]~q\ : std_logic;
SIGNAL \cpu1|Mux76~14_combout\ : std_logic;
SIGNAL \cpu1|Mux76~15_combout\ : std_logic;
SIGNAL \cpu1|r_stack[1][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[3][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[2][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[0][13]~q\ : std_logic;
SIGNAL \cpu1|Mux76~16_combout\ : std_logic;
SIGNAL \cpu1|Mux76~17_combout\ : std_logic;
SIGNAL \cpu1|Mux76~18_combout\ : std_logic;
SIGNAL \cpu1|r_stack[13][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[12][13]~q\ : std_logic;
SIGNAL \cpu1|Mux76~19_combout\ : std_logic;
SIGNAL \cpu1|r_stack[15][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[14][13]~q\ : std_logic;
SIGNAL \cpu1|Mux76~20_combout\ : std_logic;
SIGNAL \cpu1|r_stack[6][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[7][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[5][13]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[5][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[4][13]~q\ : std_logic;
SIGNAL \cpu1|Mux76~12_combout\ : std_logic;
SIGNAL \cpu1|Mux76~13_combout\ : std_logic;
SIGNAL \cpu1|Mux76~21_combout\ : std_logic;
SIGNAL \cpu1|Mux76~22_combout\ : std_logic;
SIGNAL \cpu1|r_stack[20][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[16][13]~q\ : std_logic;
SIGNAL \cpu1|Mux76~6_combout\ : std_logic;
SIGNAL \cpu1|r_stack[28][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[24][13]~q\ : std_logic;
SIGNAL \cpu1|Mux76~7_combout\ : std_logic;
SIGNAL \cpu1|r_stack[26][13]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[26][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[30][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[18][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[22][13]~q\ : std_logic;
SIGNAL \cpu1|Mux76~4_combout\ : std_logic;
SIGNAL \cpu1|Mux76~5_combout\ : std_logic;
SIGNAL \cpu1|Mux76~8_combout\ : std_logic;
SIGNAL \cpu1|r_stack[21][13]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[21][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[29][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[17][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[25][13]~q\ : std_logic;
SIGNAL \cpu1|Mux76~2_combout\ : std_logic;
SIGNAL \cpu1|Mux76~3_combout\ : std_logic;
SIGNAL \cpu1|r_stack[23][13]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[23][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[19][13]~q\ : std_logic;
SIGNAL \cpu1|r_stack[27][13]~q\ : std_logic;
SIGNAL \cpu1|Mux76~9_combout\ : std_logic;
SIGNAL \cpu1|r_stack[31][13]~q\ : std_logic;
SIGNAL \cpu1|Mux76~10_combout\ : std_logic;
SIGNAL \cpu1|Mux76~11_combout\ : std_logic;
SIGNAL \cpu1|Mux76~23_combout\ : std_logic;
SIGNAL \cpu1|Mux76~24_combout\ : std_logic;
SIGNAL \cpu1|Add3~25\ : std_logic;
SIGNAL \cpu1|Add3~26_combout\ : std_logic;
SIGNAL \cpu1|p[13]~1_combout\ : std_logic;
SIGNAL \cpu1|Add3~27\ : std_logic;
SIGNAL \cpu1|Add3~28_combout\ : std_logic;
SIGNAL \cpu1|p[14]~0_combout\ : std_logic;
SIGNAL \cpu1|Add2~27\ : std_logic;
SIGNAL \cpu1|Add2~28_combout\ : std_logic;
SIGNAL \cpu1|r_stack[4][14]~q\ : std_logic;
SIGNAL \cpu1|r_stack[6][14]~q\ : std_logic;
SIGNAL \cpu1|Mux75~14_combout\ : std_logic;
SIGNAL \cpu1|r_stack[5][14]~q\ : std_logic;
SIGNAL \cpu1|r_stack[7][14]~q\ : std_logic;
SIGNAL \cpu1|Mux75~15_combout\ : std_logic;
SIGNAL \cpu1|r_stack[2][14]~q\ : std_logic;
SIGNAL \cpu1|r_stack[3][14]~q\ : std_logic;
SIGNAL \cpu1|r_stack[0][14]~q\ : std_logic;
SIGNAL \cpu1|r_stack[1][14]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[1][14]~q\ : std_logic;
SIGNAL \cpu1|Mux75~16_combout\ : std_logic;
SIGNAL \cpu1|Mux75~17_combout\ : std_logic;
SIGNAL \cpu1|Mux75~18_combout\ : std_logic;
SIGNAL \cpu1|r_stack[14][14]~q\ : std_logic;
SIGNAL \cpu1|r_stack[12][14]~q\ : std_logic;
SIGNAL \cpu1|Mux75~19_combout\ : std_logic;
SIGNAL \cpu1|r_stack[15][14]~q\ : std_logic;
SIGNAL \cpu1|r_stack[13][14]~q\ : std_logic;
SIGNAL \cpu1|Mux75~20_combout\ : std_logic;
SIGNAL \cpu1|r_stack[8][14]~q\ : std_logic;
SIGNAL \cpu1|r_stack[9][14]~q\ : std_logic;
SIGNAL \cpu1|Mux75~12_combout\ : std_logic;
SIGNAL \cpu1|r_stack[11][14]~q\ : std_logic;
SIGNAL \cpu1|r_stack[10][14]~q\ : std_logic;
SIGNAL \cpu1|Mux75~13_combout\ : std_logic;
SIGNAL \cpu1|Mux75~21_combout\ : std_logic;
SIGNAL \cpu1|r_stack[22][14]~q\ : std_logic;
SIGNAL \cpu1|r_stack[30][14]~q\ : std_logic;
SIGNAL \cpu1|r_stack[26][14]~q\ : std_logic;
SIGNAL \cpu1|r_stack[18][14]~q\ : std_logic;
SIGNAL \cpu1|Mux75~2_combout\ : std_logic;
SIGNAL \cpu1|Mux75~3_combout\ : std_logic;
SIGNAL \cpu1|r_stack[17][14]~q\ : std_logic;
SIGNAL \cpu1|r_stack[21][14]~q\ : std_logic;
SIGNAL \cpu1|Mux75~4_combout\ : std_logic;
SIGNAL \cpu1|r_stack[29][14]~q\ : std_logic;
SIGNAL \cpu1|r_stack[25][14]~q\ : std_logic;
SIGNAL \cpu1|Mux75~5_combout\ : std_logic;
SIGNAL \cpu1|r_stack[24][14]~q\ : std_logic;
SIGNAL \cpu1|r_stack[16][14]~q\ : std_logic;
SIGNAL \cpu1|Mux75~6_combout\ : std_logic;
SIGNAL \cpu1|r_stack[28][14]~q\ : std_logic;
SIGNAL \cpu1|r_stack[20][14]~q\ : std_logic;
SIGNAL \cpu1|Mux75~7_combout\ : std_logic;
SIGNAL \cpu1|Mux75~8_combout\ : std_logic;
SIGNAL \cpu1|r_stack[19][14]~q\ : std_logic;
SIGNAL \cpu1|r_stack[23][14]~q\ : std_logic;
SIGNAL \cpu1|Mux75~9_combout\ : std_logic;
SIGNAL \cpu1|r_stack[31][14]~q\ : std_logic;
SIGNAL \cpu1|r_stack[27][14]~q\ : std_logic;
SIGNAL \cpu1|Mux75~10_combout\ : std_logic;
SIGNAL \cpu1|Mux75~11_combout\ : std_logic;
SIGNAL \cpu1|Mux75~22_combout\ : std_logic;
SIGNAL \cpu1|Mux75~23_combout\ : std_logic;
SIGNAL \cpu1|Mux75~24_combout\ : std_logic;
SIGNAL \cpu1|Add2~29\ : std_logic;
SIGNAL \cpu1|Add2~30_combout\ : std_logic;
SIGNAL \cpu1|r_stack[14][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[15][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[13][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[12][15]~q\ : std_logic;
SIGNAL \cpu1|Mux74~19_combout\ : std_logic;
SIGNAL \cpu1|Mux74~20_combout\ : std_logic;
SIGNAL \cpu1|r_stack[6][15]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[6][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[7][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[5][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[4][15]~q\ : std_logic;
SIGNAL \cpu1|Mux74~12_combout\ : std_logic;
SIGNAL \cpu1|Mux74~13_combout\ : std_logic;
SIGNAL \cpu1|r_stack[8][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[10][15]~q\ : std_logic;
SIGNAL \cpu1|Mux74~14_combout\ : std_logic;
SIGNAL \cpu1|r_stack[11][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[9][15]~q\ : std_logic;
SIGNAL \cpu1|Mux74~15_combout\ : std_logic;
SIGNAL \cpu1|r_stack[1][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[3][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[0][15]~q\ : std_logic;
SIGNAL \cpu1|r_stack[2][15]~q\ : std_logic;
SIGNAL \cpu1|Mux74~16_combout\ : std_logic;
SIGNAL \cpu1|Mux74~17_combout\ : std_logic;
SIGNAL \cpu1|Mux74~18_combout\ : std_logic;
SIGNAL \cpu1|Mux74~21_combout\ : std_logic;
SIGNAL \cpu1|Mux74~22_combout\ : std_logic;
SIGNAL \cpu1|Mux74~23_combout\ : std_logic;
SIGNAL \cpu1|Mux74~24_combout\ : std_logic;
SIGNAL \cpu1|Add3~29\ : std_logic;
SIGNAL \cpu1|Add3~30_combout\ : std_logic;
SIGNAL \cpu1|p[15]~16_combout\ : std_logic;
SIGNAL \cpu1|p[15]~17_combout\ : std_logic;
SIGNAL \system_data_o[3]~91_combout\ : std_logic;
SIGNAL \system_data_o[3]~26_combout\ : std_logic;
SIGNAL \system_data_o[3]~27_combout\ : std_logic;
SIGNAL \uart1|baudrate_reg[3]~4_combout\ : std_logic;
SIGNAL \uart1|baudrate_reg[3]~_wirecell_combout\ : std_logic;
SIGNAL \uart1|tx_counter[3]~26\ : std_logic;
SIGNAL \uart1|tx_counter[4]~27_combout\ : std_logic;
SIGNAL \uart1|tx_counter[4]~28\ : std_logic;
SIGNAL \uart1|tx_counter[5]~29_combout\ : std_logic;
SIGNAL \uart1|baudrate_reg[5]~_wirecell_combout\ : std_logic;
SIGNAL \uart1|tx_counter[5]~30\ : std_logic;
SIGNAL \uart1|tx_counter[6]~31_combout\ : std_logic;
SIGNAL \uart1|tx_counter[6]~32\ : std_logic;
SIGNAL \uart1|tx_counter[7]~33_combout\ : std_logic;
SIGNAL \uart1|baudrate_reg[7]~6_combout\ : std_logic;
SIGNAL \uart1|baudrate_reg[7]~_wirecell_combout\ : std_logic;
SIGNAL \uart1|tx_counter[7]~34\ : std_logic;
SIGNAL \uart1|tx_counter[8]~35_combout\ : std_logic;
SIGNAL \uart1|baudrate_reg[8]~7_combout\ : std_logic;
SIGNAL \uart1|baudrate_reg[8]~_wirecell_combout\ : std_logic;
SIGNAL \uart1|tx_counter[8]~36\ : std_logic;
SIGNAL \uart1|tx_counter[9]~37_combout\ : std_logic;
SIGNAL \uart1|tx_counter[9]~38\ : std_logic;
SIGNAL \uart1|tx_counter[10]~39_combout\ : std_logic;
SIGNAL \uart1|tx_counter[10]~40\ : std_logic;
SIGNAL \uart1|tx_counter[11]~41_combout\ : std_logic;
SIGNAL \uart1|baudrate_reg[11]~feeder_combout\ : std_logic;
SIGNAL \uart1|Equal0~2_combout\ : std_logic;
SIGNAL \uart1|Equal0~0_combout\ : std_logic;
SIGNAL \uart1|tx_counter[11]~42\ : std_logic;
SIGNAL \uart1|tx_counter[12]~43_combout\ : std_logic;
SIGNAL \uart1|tx_counter[12]~44\ : std_logic;
SIGNAL \uart1|tx_counter[13]~45_combout\ : std_logic;
SIGNAL \uart1|tx_counter[13]~46\ : std_logic;
SIGNAL \uart1|tx_counter[14]~47_combout\ : std_logic;
SIGNAL \uart1|tx_counter[14]~48\ : std_logic;
SIGNAL \uart1|tx_counter[15]~49_combout\ : std_logic;
SIGNAL \uart1|baudrate_reg[15]~feeder_combout\ : std_logic;
SIGNAL \uart1|Equal0~3_combout\ : std_logic;
SIGNAL \uart1|Equal0~1_combout\ : std_logic;
SIGNAL \uart1|Equal0~4_combout\ : std_logic;
SIGNAL \uart1|uart_tx_core~0_combout\ : std_logic;
SIGNAL \uart1|tx_bitcnt~0_combout\ : std_logic;
SIGNAL \uart1|tx_bitcnt[0]~4_combout\ : std_logic;
SIGNAL \uart1|tx_bitcnt[1]~3_combout\ : std_logic;
SIGNAL \uart1|Add1~1_combout\ : std_logic;
SIGNAL \uart1|tx_bitcnt[2]~2_combout\ : std_logic;
SIGNAL \uart1|Add1~0_combout\ : std_logic;
SIGNAL \uart1|tx_bitcnt[3]~1_combout\ : std_logic;
SIGNAL \uart1|Equal1~0_combout\ : std_logic;
SIGNAL \uart1|tx_counter[1]~18_combout\ : std_logic;
SIGNAL \uart1|tx_en~q\ : std_logic;
SIGNAL \uart1|hw_xonoff_ff~0_combout\ : std_logic;
SIGNAL \uart1|baudrate_reg[15]~0_combout\ : std_logic;
SIGNAL \system_data_o[9]~86_combout\ : std_logic;
SIGNAL \ioport[9]~input_o\ : std_logic;
SIGNAL \system_data_o[9]~87_combout\ : std_logic;
SIGNAL \system_data_o[9]~88_combout\ : std_logic;
SIGNAL \system_data_o[9]~89_combout\ : std_logic;
SIGNAL \system_data_o[9]~90_combout\ : std_logic;
SIGNAL \cpu1|s_stack[18][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[26][9]~q\ : std_logic;
SIGNAL \cpu1|Mux7~0_combout\ : std_logic;
SIGNAL \cpu1|s_stack[30][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[22][9]~q\ : std_logic;
SIGNAL \cpu1|Mux7~1_combout\ : std_logic;
SIGNAL \cpu1|s_stack[27][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[31][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[19][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[23][9]~q\ : std_logic;
SIGNAL \cpu1|Mux7~7_combout\ : std_logic;
SIGNAL \cpu1|Mux7~8_combout\ : std_logic;
SIGNAL \cpu1|s_stack[20][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[28][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[24][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[16][9]~q\ : std_logic;
SIGNAL \cpu1|Mux7~4_combout\ : std_logic;
SIGNAL \cpu1|Mux7~5_combout\ : std_logic;
SIGNAL \cpu1|s_stack[25][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[29][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[17][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[21][9]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[21][9]~q\ : std_logic;
SIGNAL \cpu1|Mux7~2_combout\ : std_logic;
SIGNAL \cpu1|Mux7~3_combout\ : std_logic;
SIGNAL \cpu1|Mux7~6_combout\ : std_logic;
SIGNAL \cpu1|Mux7~9_combout\ : std_logic;
SIGNAL \cpu1|s_stack[10][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[11][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[8][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[9][9]~q\ : std_logic;
SIGNAL \cpu1|Mux7~10_combout\ : std_logic;
SIGNAL \cpu1|Mux7~11_combout\ : std_logic;
SIGNAL \cpu1|s_stack[13][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[15][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[14][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[12][9]~q\ : std_logic;
SIGNAL \cpu1|Mux7~17_combout\ : std_logic;
SIGNAL \cpu1|Mux7~18_combout\ : std_logic;
SIGNAL \cpu1|s_stack[5][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[7][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[6][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[4][9]~q\ : std_logic;
SIGNAL \cpu1|Mux7~12_combout\ : std_logic;
SIGNAL \cpu1|Mux7~13_combout\ : std_logic;
SIGNAL \cpu1|s_stack[1][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[0][9]~q\ : std_logic;
SIGNAL \cpu1|Mux7~14_combout\ : std_logic;
SIGNAL \cpu1|s_stack[2][9]~q\ : std_logic;
SIGNAL \cpu1|s_stack[3][9]~q\ : std_logic;
SIGNAL \cpu1|Mux7~15_combout\ : std_logic;
SIGNAL \cpu1|Mux7~16_combout\ : std_logic;
SIGNAL \cpu1|Mux7~19_combout\ : std_logic;
SIGNAL \cpu1|Mux7~20_combout\ : std_logic;
SIGNAL \cpu1|Mux24~0_combout\ : std_logic;
SIGNAL \cpu1|Mux24~1_combout\ : std_logic;
SIGNAL \cpu1|t_in~16_combout\ : std_logic;
SIGNAL \cpu1|s_stack[23][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[31][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[19][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[27][10]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[27][10]~q\ : std_logic;
SIGNAL \cpu1|Mux6~7_combout\ : std_logic;
SIGNAL \cpu1|Mux6~8_combout\ : std_logic;
SIGNAL \cpu1|s_stack[26][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[30][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[18][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[22][10]~q\ : std_logic;
SIGNAL \cpu1|Mux6~2_combout\ : std_logic;
SIGNAL \cpu1|Mux6~3_combout\ : std_logic;
SIGNAL \cpu1|s_stack[24][10]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[24][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[28][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[16][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[20][10]~q\ : std_logic;
SIGNAL \cpu1|Mux6~4_combout\ : std_logic;
SIGNAL \cpu1|Mux6~5_combout\ : std_logic;
SIGNAL \cpu1|Mux6~6_combout\ : std_logic;
SIGNAL \cpu1|s_stack[17][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[25][10]~q\ : std_logic;
SIGNAL \cpu1|Mux6~0_combout\ : std_logic;
SIGNAL \cpu1|s_stack[29][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[21][10]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[21][10]~q\ : std_logic;
SIGNAL \cpu1|Mux6~1_combout\ : std_logic;
SIGNAL \cpu1|Mux6~9_combout\ : std_logic;
SIGNAL \cpu1|s_stack[6][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[7][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[4][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[5][10]~q\ : std_logic;
SIGNAL \cpu1|Mux6~10_combout\ : std_logic;
SIGNAL \cpu1|Mux6~11_combout\ : std_logic;
SIGNAL \cpu1|s_stack[14][10]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[14][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[15][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[12][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[13][10]~q\ : std_logic;
SIGNAL \cpu1|Mux6~17_combout\ : std_logic;
SIGNAL \cpu1|Mux6~18_combout\ : std_logic;
SIGNAL \cpu1|s_stack[1][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[3][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[2][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[0][10]~q\ : std_logic;
SIGNAL \cpu1|Mux6~14_combout\ : std_logic;
SIGNAL \cpu1|Mux6~15_combout\ : std_logic;
SIGNAL \cpu1|s_stack[9][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[11][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[8][10]~q\ : std_logic;
SIGNAL \cpu1|s_stack[10][10]~q\ : std_logic;
SIGNAL \cpu1|Mux6~12_combout\ : std_logic;
SIGNAL \cpu1|Mux6~13_combout\ : std_logic;
SIGNAL \cpu1|Mux6~16_combout\ : std_logic;
SIGNAL \cpu1|Mux6~19_combout\ : std_logic;
SIGNAL \cpu1|Mux6~20_combout\ : std_logic;
SIGNAL \cpu1|sum[8]~17\ : std_logic;
SIGNAL \cpu1|sum[9]~19\ : std_logic;
SIGNAL \cpu1|sum[10]~20_combout\ : std_logic;
SIGNAL \cpu1|Mux33~8_combout\ : std_logic;
SIGNAL \cpu1|sum[9]~18_combout\ : std_logic;
SIGNAL \cpu1|Mux24~2_combout\ : std_logic;
SIGNAL \cpu1|Mux24~3_combout\ : std_logic;
SIGNAL \cpu1|Mux24~4_combout\ : std_logic;
SIGNAL \cpu1|Mux24~5_combout\ : std_logic;
SIGNAL \cpu1|Mux24~6_combout\ : std_logic;
SIGNAL \cpu1|Mux24~7_combout\ : std_logic;
SIGNAL \cpu1|s_stack[13][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[15][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[14][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[12][11]~q\ : std_logic;
SIGNAL \cpu1|Mux5~17_combout\ : std_logic;
SIGNAL \cpu1|Mux5~18_combout\ : std_logic;
SIGNAL \cpu1|s_stack[10][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[11][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[8][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[9][11]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[9][11]~q\ : std_logic;
SIGNAL \cpu1|Mux5~10_combout\ : std_logic;
SIGNAL \cpu1|Mux5~11_combout\ : std_logic;
SIGNAL \cpu1|s_stack[5][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[7][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[6][11]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[6][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[4][11]~q\ : std_logic;
SIGNAL \cpu1|Mux5~12_combout\ : std_logic;
SIGNAL \cpu1|Mux5~13_combout\ : std_logic;
SIGNAL \cpu1|s_stack[0][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[1][11]~q\ : std_logic;
SIGNAL \cpu1|Mux5~14_combout\ : std_logic;
SIGNAL \cpu1|s_stack[3][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[2][11]~q\ : std_logic;
SIGNAL \cpu1|Mux5~15_combout\ : std_logic;
SIGNAL \cpu1|Mux5~16_combout\ : std_logic;
SIGNAL \cpu1|Mux5~19_combout\ : std_logic;
SIGNAL \cpu1|s_stack[17][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[21][11]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[21][11]~q\ : std_logic;
SIGNAL \cpu1|Mux5~2_combout\ : std_logic;
SIGNAL \cpu1|s_stack[29][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[25][11]~q\ : std_logic;
SIGNAL \cpu1|Mux5~3_combout\ : std_logic;
SIGNAL \cpu1|s_stack[16][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[24][11]~q\ : std_logic;
SIGNAL \cpu1|Mux5~4_combout\ : std_logic;
SIGNAL \cpu1|s_stack[28][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[20][11]~q\ : std_logic;
SIGNAL \cpu1|Mux5~5_combout\ : std_logic;
SIGNAL \cpu1|Mux5~6_combout\ : std_logic;
SIGNAL \cpu1|s_stack[22][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[30][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[18][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[26][11]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[26][11]~q\ : std_logic;
SIGNAL \cpu1|Mux5~0_combout\ : std_logic;
SIGNAL \cpu1|Mux5~1_combout\ : std_logic;
SIGNAL \cpu1|s_stack[27][11]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[27][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[31][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[19][11]~q\ : std_logic;
SIGNAL \cpu1|s_stack[23][11]~q\ : std_logic;
SIGNAL \cpu1|Mux5~7_combout\ : std_logic;
SIGNAL \cpu1|Mux5~8_combout\ : std_logic;
SIGNAL \cpu1|Mux5~9_combout\ : std_logic;
SIGNAL \cpu1|Mux5~20_combout\ : std_logic;
SIGNAL \cpu1|sum[10]~21\ : std_logic;
SIGNAL \cpu1|sum[11]~22_combout\ : std_logic;
SIGNAL \cpu1|Mux33~17_combout\ : std_logic;
SIGNAL \cpu1|t_in~10_combout\ : std_logic;
SIGNAL \cpu1|Mux23~2_combout\ : std_logic;
SIGNAL \cpu1|Mux23~3_combout\ : std_logic;
SIGNAL \cpu1|Mux33~14_combout\ : std_logic;
SIGNAL \cpu1|Mux23~0_combout\ : std_logic;
SIGNAL \cpu1|Mux23~1_combout\ : std_logic;
SIGNAL \cpu1|Mux23~4_combout\ : std_logic;
SIGNAL \cpu1|Mux23~5_combout\ : std_logic;
SIGNAL \cpu1|Mux23~6_combout\ : std_logic;
SIGNAL \cpu1|Mux23~7_combout\ : std_logic;
SIGNAL \cpu1|s_stack[20][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[16][12]~q\ : std_logic;
SIGNAL \cpu1|Mux4~4_combout\ : std_logic;
SIGNAL \cpu1|s_stack[28][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[24][12]~q\ : std_logic;
SIGNAL \cpu1|Mux4~5_combout\ : std_logic;
SIGNAL \cpu1|s_stack[18][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[22][12]~q\ : std_logic;
SIGNAL \cpu1|Mux4~2_combout\ : std_logic;
SIGNAL \cpu1|s_stack[30][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[26][12]~q\ : std_logic;
SIGNAL \cpu1|Mux4~3_combout\ : std_logic;
SIGNAL \cpu1|Mux4~6_combout\ : std_logic;
SIGNAL \cpu1|s_stack[25][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[17][12]~q\ : std_logic;
SIGNAL \cpu1|Mux4~0_combout\ : std_logic;
SIGNAL \cpu1|s_stack[21][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[29][12]~q\ : std_logic;
SIGNAL \cpu1|Mux4~1_combout\ : std_logic;
SIGNAL \cpu1|s_stack[23][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[31][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[19][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[27][12]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[27][12]~q\ : std_logic;
SIGNAL \cpu1|Mux4~7_combout\ : std_logic;
SIGNAL \cpu1|Mux4~8_combout\ : std_logic;
SIGNAL \cpu1|Mux4~9_combout\ : std_logic;
SIGNAL \cpu1|Mux4~20_combout\ : std_logic;
SIGNAL \cpu1|sum[11]~23\ : std_logic;
SIGNAL \cpu1|sum[12]~24_combout\ : std_logic;
SIGNAL \cpu1|Mux33~9_combout\ : std_logic;
SIGNAL \cpu1|t_in~0_combout\ : std_logic;
SIGNAL \cpu1|Mux22~2_combout\ : std_logic;
SIGNAL \cpu1|Mux22~3_combout\ : std_logic;
SIGNAL \cpu1|Mux22~0_combout\ : std_logic;
SIGNAL \cpu1|Mux22~1_combout\ : std_logic;
SIGNAL \cpu1|Mux22~4_combout\ : std_logic;
SIGNAL \cpu1|Mux22~5_combout\ : std_logic;
SIGNAL \cpu1|Mux22~6_combout\ : std_logic;
SIGNAL \cpu1|Mux22~7_combout\ : std_logic;
SIGNAL \cpu1|Mux44~0_combout\ : std_logic;
SIGNAL \cpu1|Mux44~1_combout\ : std_logic;
SIGNAL \cpu1|Add1~23\ : std_logic;
SIGNAL \cpu1|Add1~25\ : std_logic;
SIGNAL \cpu1|Add1~26_combout\ : std_logic;
SIGNAL \cpu1|Mux42~1_combout\ : std_logic;
SIGNAL \cpu1|Add1~27\ : std_logic;
SIGNAL \cpu1|Add1~28_combout\ : std_logic;
SIGNAL \cpu1|Mux41~0_combout\ : std_logic;
SIGNAL \cpu1|Mux41~1_combout\ : std_logic;
SIGNAL \cpu1|Add1~29\ : std_logic;
SIGNAL \cpu1|Add1~30_combout\ : std_logic;
SIGNAL \cpu1|Mux40~0_combout\ : std_logic;
SIGNAL \cpu1|sum[0]~0_combout\ : std_logic;
SIGNAL \cpu1|Mux40~1_combout\ : std_logic;
SIGNAL \cpu1|Mux123~0_combout\ : std_logic;
SIGNAL \cpu1|Mux123~1_combout\ : std_logic;
SIGNAL \cpu1|a[3]~0_combout\ : std_logic;
SIGNAL \cpu1|Mux40~2_combout\ : std_logic;
SIGNAL \cpu1|addr[15]~7_combout\ : std_logic;
SIGNAL \system_data_o[3]~9_combout\ : std_logic;
SIGNAL \system_data_o[2]~43_combout\ : std_logic;
SIGNAL \ioport[2]~input_o\ : std_logic;
SIGNAL \system_data_o[2]~40_combout\ : std_logic;
SIGNAL \system_data_o[2]~41_combout\ : std_logic;
SIGNAL \system_data_o[2]~42_combout\ : std_logic;
SIGNAL \system_data_o[2]~44_combout\ : std_logic;
SIGNAL \cpu1|sum[1]~2_combout\ : std_logic;
SIGNAL \cpu1|Mux33~16_combout\ : std_logic;
SIGNAL \cpu1|Mux31~2_combout\ : std_logic;
SIGNAL \cpu1|Mux31~3_combout\ : std_logic;
SIGNAL \cpu1|Mux31~4_combout\ : std_logic;
SIGNAL \cpu1|t_in~6_combout\ : std_logic;
SIGNAL \cpu1|Mux31~0_combout\ : std_logic;
SIGNAL \cpu1|Mux33~15_combout\ : std_logic;
SIGNAL \cpu1|Mux31~1_combout\ : std_logic;
SIGNAL \cpu1|Mux31~5_combout\ : std_logic;
SIGNAL \cpu1|Mux31~6_combout\ : std_logic;
SIGNAL \cpu1|t_in~5_combout\ : std_logic;
SIGNAL \cpu1|Mux31~7_combout\ : std_logic;
SIGNAL \cpu1|Add2~4_combout\ : std_logic;
SIGNAL \cpu1|Mux87~23_combout\ : std_logic;
SIGNAL \cpu1|Mux87~24_combout\ : std_logic;
SIGNAL \cpu1|p[2]~9_combout\ : std_logic;
SIGNAL \Equal2~8_combout\ : std_logic;
SIGNAL \system_data_o[13]~5_combout\ : std_logic;
SIGNAL \system_data_o[1]~3_combout\ : std_logic;
SIGNAL \system_data_o[1]~7_combout\ : std_logic;
SIGNAL \system_data_o[1]~8_combout\ : std_logic;
SIGNAL \system_data_o[1]~11_combout\ : std_logic;
SIGNAL \system_data_o[1]~12_combout\ : std_logic;
SIGNAL \cpu1|Mux33~5_combout\ : std_logic;
SIGNAL \cpu1|Mux32~2_combout\ : std_logic;
SIGNAL \cpu1|Mux33~4_combout\ : std_logic;
SIGNAL \cpu1|Mux32~3_combout\ : std_logic;
SIGNAL \cpu1|Mux33~3_combout\ : std_logic;
SIGNAL \cpu1|Mux33~1_combout\ : std_logic;
SIGNAL \cpu1|Mux33~2_combout\ : std_logic;
SIGNAL \cpu1|Mux32~0_combout\ : std_logic;
SIGNAL \cpu1|Mux33~0_combout\ : std_logic;
SIGNAL \cpu1|Mux32~1_combout\ : std_logic;
SIGNAL \cpu1|Mux32~4_combout\ : std_logic;
SIGNAL \cpu1|Mux54~0_combout\ : std_logic;
SIGNAL \cpu1|Add1~2_combout\ : std_logic;
SIGNAL \cpu1|Mux54~1_combout\ : std_logic;
SIGNAL \cpu1|Mux55~1_combout\ : std_logic;
SIGNAL \cpu1|addr[0]~0_combout\ : std_logic;
SIGNAL \system_data_o[3]~10_combout\ : std_logic;
SIGNAL \ioport[4]~input_o\ : std_logic;
SIGNAL \system_data_o[4]~76_combout\ : std_logic;
SIGNAL \system_data_o[4]~77_combout\ : std_logic;
SIGNAL \gpio1|gpio_dir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \system_data_o[4]~78_combout\ : std_logic;
SIGNAL \system_data_o[4]~79_combout\ : std_logic;
SIGNAL \system_data_o[4]~80_combout\ : std_logic;
SIGNAL \cpu1|t_in~13_combout\ : std_logic;
SIGNAL \cpu1|Mux29~0_combout\ : std_logic;
SIGNAL \cpu1|Mux29~1_combout\ : std_logic;
SIGNAL \cpu1|Mux33~10_combout\ : std_logic;
SIGNAL \cpu1|t_in~14_combout\ : std_logic;
SIGNAL \cpu1|Mux29~2_combout\ : std_logic;
SIGNAL \cpu1|Mux29~3_combout\ : std_logic;
SIGNAL \cpu1|Mux29~4_combout\ : std_logic;
SIGNAL \cpu1|Mux29~5_combout\ : std_logic;
SIGNAL \cpu1|Mux29~6_combout\ : std_logic;
SIGNAL \cpu1|Mux29~7_combout\ : std_logic;
SIGNAL \cpu1|Mux51~0_combout\ : std_logic;
SIGNAL \cpu1|Add1~7\ : std_logic;
SIGNAL \cpu1|Add1~8_combout\ : std_logic;
SIGNAL \cpu1|Mux51~1_combout\ : std_logic;
SIGNAL \cpu1|Add1~9\ : std_logic;
SIGNAL \cpu1|Add1~10_combout\ : std_logic;
SIGNAL \cpu1|Mux50~0_combout\ : std_logic;
SIGNAL \cpu1|Mux50~1_combout\ : std_logic;
SIGNAL \cpu1|Add1~11\ : std_logic;
SIGNAL \cpu1|Add1~13\ : std_logic;
SIGNAL \cpu1|Add1~15\ : std_logic;
SIGNAL \cpu1|Add1~17\ : std_logic;
SIGNAL \cpu1|Add1~19\ : std_logic;
SIGNAL \cpu1|Add1~20_combout\ : std_logic;
SIGNAL \cpu1|Mux45~0_combout\ : std_logic;
SIGNAL \cpu1|Mux45~1_combout\ : std_logic;
SIGNAL \cpu1|Add1~18_combout\ : std_logic;
SIGNAL \cpu1|Mux46~0_combout\ : std_logic;
SIGNAL \cpu1|Mux46~1_combout\ : std_logic;
SIGNAL \cpu1|Mux47~0_combout\ : std_logic;
SIGNAL \cpu1|Add1~16_combout\ : std_logic;
SIGNAL \cpu1|Mux47~1_combout\ : std_logic;
SIGNAL \cpu1|Add1~14_combout\ : std_logic;
SIGNAL \cpu1|Mux48~0_combout\ : std_logic;
SIGNAL \cpu1|Mux48~1_combout\ : std_logic;
SIGNAL \cpu1|Mux49~0_combout\ : std_logic;
SIGNAL \cpu1|Add1~12_combout\ : std_logic;
SIGNAL \cpu1|Mux49~1_combout\ : std_logic;
SIGNAL \cpu1|Mux27~0_combout\ : std_logic;
SIGNAL \cpu1|Mux27~1_combout\ : std_logic;
SIGNAL \cpu1|Mux33~11_combout\ : std_logic;
SIGNAL \cpu1|Mux27~2_combout\ : std_logic;
SIGNAL \cpu1|Mux27~3_combout\ : std_logic;
SIGNAL \cpu1|Mux27~4_combout\ : std_logic;
SIGNAL \cpu1|Mux27~5_combout\ : std_logic;
SIGNAL \cpu1|Mux27~6_combout\ : std_logic;
SIGNAL \cpu1|Mux27~7_combout\ : std_logic;
SIGNAL \cpu1|Mux27~8_combout\ : std_logic;
SIGNAL \cpu1|Mux27~9_combout\ : std_logic;
SIGNAL \cpu1|s_stack[5][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[4][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[6][13]~q\ : std_logic;
SIGNAL \cpu1|Mux3~12_combout\ : std_logic;
SIGNAL \cpu1|s_stack[7][13]~q\ : std_logic;
SIGNAL \cpu1|Mux3~13_combout\ : std_logic;
SIGNAL \cpu1|s_stack[0][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[1][13]~q\ : std_logic;
SIGNAL \cpu1|Mux3~14_combout\ : std_logic;
SIGNAL \cpu1|s_stack[3][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[2][13]~q\ : std_logic;
SIGNAL \cpu1|Mux3~15_combout\ : std_logic;
SIGNAL \cpu1|Mux3~16_combout\ : std_logic;
SIGNAL \cpu1|s_stack[8][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[9][13]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[9][13]~q\ : std_logic;
SIGNAL \cpu1|Mux3~10_combout\ : std_logic;
SIGNAL \cpu1|s_stack[11][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[10][13]~q\ : std_logic;
SIGNAL \cpu1|Mux3~11_combout\ : std_logic;
SIGNAL \cpu1|s_stack[13][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[15][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[14][13]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[14][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[12][13]~q\ : std_logic;
SIGNAL \cpu1|Mux3~17_combout\ : std_logic;
SIGNAL \cpu1|Mux3~18_combout\ : std_logic;
SIGNAL \cpu1|Mux3~19_combout\ : std_logic;
SIGNAL \cpu1|s_stack[18][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[26][13]~q\ : std_logic;
SIGNAL \cpu1|Mux3~0_combout\ : std_logic;
SIGNAL \cpu1|s_stack[30][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[22][13]~q\ : std_logic;
SIGNAL \cpu1|Mux3~1_combout\ : std_logic;
SIGNAL \cpu1|s_stack[27][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[31][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[19][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[23][13]~q\ : std_logic;
SIGNAL \cpu1|Mux3~7_combout\ : std_logic;
SIGNAL \cpu1|Mux3~8_combout\ : std_logic;
SIGNAL \cpu1|s_stack[20][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[16][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[24][13]~q\ : std_logic;
SIGNAL \cpu1|Mux3~4_combout\ : std_logic;
SIGNAL \cpu1|s_stack[28][13]~q\ : std_logic;
SIGNAL \cpu1|Mux3~5_combout\ : std_logic;
SIGNAL \cpu1|s_stack[25][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[29][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[17][13]~q\ : std_logic;
SIGNAL \cpu1|s_stack[21][13]~q\ : std_logic;
SIGNAL \cpu1|Mux3~2_combout\ : std_logic;
SIGNAL \cpu1|Mux3~3_combout\ : std_logic;
SIGNAL \cpu1|Mux3~6_combout\ : std_logic;
SIGNAL \cpu1|Mux3~9_combout\ : std_logic;
SIGNAL \cpu1|Mux3~20_combout\ : std_logic;
SIGNAL \cpu1|sum[12]~25\ : std_logic;
SIGNAL \cpu1|sum[13]~26_combout\ : std_logic;
SIGNAL \cpu1|Mux33~18_combout\ : std_logic;
SIGNAL \cpu1|Mux19~0_combout\ : std_logic;
SIGNAL \cpu1|Mux19~1_combout\ : std_logic;
SIGNAL \cpu1|sum[15]~30_combout\ : std_logic;
SIGNAL \cpu1|Mux33~35_combout\ : std_logic;
SIGNAL \cpu1|Mux19~2_combout\ : std_logic;
SIGNAL \cpu1|Mux19~3_combout\ : std_logic;
SIGNAL \cpu1|Mux2~20_combout\ : std_logic;
SIGNAL \cpu1|sum[13]~27\ : std_logic;
SIGNAL \cpu1|sum[14]~28_combout\ : std_logic;
SIGNAL \cpu1|Mux19~4_combout\ : std_logic;
SIGNAL \cpu1|Mux19~5_combout\ : std_logic;
SIGNAL \cpu1|Mux19~6_combout\ : std_logic;
SIGNAL \cpu1|Mux19~7_combout\ : std_logic;
SIGNAL \cpu1|Mux19~8_combout\ : std_logic;
SIGNAL \cpu1|Mux19~9_combout\ : std_logic;
SIGNAL \cpu1|sum[14]~29\ : std_logic;
SIGNAL \cpu1|sum[15]~31\ : std_logic;
SIGNAL \cpu1|Add0~0_combout\ : std_logic;
SIGNAL \cpu1|Mux33~38_combout\ : std_logic;
SIGNAL \cpu1|Mux17~2_combout\ : std_logic;
SIGNAL \cpu1|Mux33~39_combout\ : std_logic;
SIGNAL \cpu1|Mux17~0_combout\ : std_logic;
SIGNAL \cpu1|r_stack[14][16]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[14][16]~q\ : std_logic;
SIGNAL \cpu1|r_stack[12][16]~q\ : std_logic;
SIGNAL \cpu1|Mux56~17_combout\ : std_logic;
SIGNAL \cpu1|r_stack[15][16]~q\ : std_logic;
SIGNAL \cpu1|r_stack[13][16]~q\ : std_logic;
SIGNAL \cpu1|Mux56~18_combout\ : std_logic;
SIGNAL \cpu1|r_stack[6][16]~q\ : std_logic;
SIGNAL \cpu1|r_stack[4][16]~q\ : std_logic;
SIGNAL \cpu1|Mux56~12_combout\ : std_logic;
SIGNAL \cpu1|r_stack[7][16]~q\ : std_logic;
SIGNAL \cpu1|r_stack[5][16]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[5][16]~q\ : std_logic;
SIGNAL \cpu1|Mux56~13_combout\ : std_logic;
SIGNAL \cpu1|r_stack[0][16]~q\ : std_logic;
SIGNAL \cpu1|r_stack[1][16]~q\ : std_logic;
SIGNAL \cpu1|Mux56~14_combout\ : std_logic;
SIGNAL \cpu1|r_stack[3][16]~q\ : std_logic;
SIGNAL \cpu1|r_stack[2][16]~q\ : std_logic;
SIGNAL \cpu1|Mux56~15_combout\ : std_logic;
SIGNAL \cpu1|Mux56~16_combout\ : std_logic;
SIGNAL \cpu1|r_stack[8][16]~q\ : std_logic;
SIGNAL \cpu1|r_stack[9][16]~q\ : std_logic;
SIGNAL \cpu1|Mux56~10_combout\ : std_logic;
SIGNAL \cpu1|r_stack[11][16]~q\ : std_logic;
SIGNAL \cpu1|r_stack[10][16]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[10][16]~q\ : std_logic;
SIGNAL \cpu1|Mux56~11_combout\ : std_logic;
SIGNAL \cpu1|Mux56~19_combout\ : std_logic;
SIGNAL \cpu1|rp[3]~15\ : std_logic;
SIGNAL \cpu1|rp[4]~16_combout\ : std_logic;
SIGNAL \cpu1|r_stack[27][16]~q\ : std_logic;
SIGNAL \cpu1|r_stack[31][16]~q\ : std_logic;
SIGNAL \cpu1|r_stack[23][16]~q\ : std_logic;
SIGNAL \cpu1|r_stack[19][16]~q\ : std_logic;
SIGNAL \cpu1|Mux56~7_combout\ : std_logic;
SIGNAL \cpu1|Mux56~8_combout\ : std_logic;
SIGNAL \cpu1|r_stack[18][16]~q\ : std_logic;
SIGNAL \cpu1|r_stack[26][16]~q\ : std_logic;
SIGNAL \cpu1|Mux56~0_combout\ : std_logic;
SIGNAL \cpu1|r_stack[30][16]~q\ : std_logic;
SIGNAL \cpu1|r_stack[22][16]~q\ : std_logic;
SIGNAL \cpu1|Mux56~1_combout\ : std_logic;
SIGNAL \cpu1|r_stack[20][16]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[20][16]~q\ : std_logic;
SIGNAL \cpu1|r_stack[16][16]~q\ : std_logic;
SIGNAL \cpu1|r_stack[24][16]~q\ : std_logic;
SIGNAL \cpu1|Mux56~4_combout\ : std_logic;
SIGNAL \cpu1|r_stack[28][16]~q\ : std_logic;
SIGNAL \cpu1|Mux56~5_combout\ : std_logic;
SIGNAL \cpu1|r_stack[17][16]~q\ : std_logic;
SIGNAL \cpu1|r_stack[21][16]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[21][16]~q\ : std_logic;
SIGNAL \cpu1|Mux56~2_combout\ : std_logic;
SIGNAL \cpu1|r_stack[25][16]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[25][16]~q\ : std_logic;
SIGNAL \cpu1|r_stack[29][16]~q\ : std_logic;
SIGNAL \cpu1|Mux56~3_combout\ : std_logic;
SIGNAL \cpu1|Mux56~6_combout\ : std_logic;
SIGNAL \cpu1|Mux56~9_combout\ : std_logic;
SIGNAL \cpu1|Mux73~0_combout\ : std_logic;
SIGNAL \cpu1|Add2~31\ : std_logic;
SIGNAL \cpu1|Add2~32_combout\ : std_logic;
SIGNAL \cpu1|Mux73~1_combout\ : std_logic;
SIGNAL \cpu1|Mux73~2_combout\ : std_logic;
SIGNAL \cpu1|Mux17~5_combout\ : std_logic;
SIGNAL \cpu1|Add1~31\ : std_logic;
SIGNAL \cpu1|Add1~32_combout\ : std_logic;
SIGNAL \cpu1|Mux39~0_combout\ : std_logic;
SIGNAL \cpu1|Mux39~1_combout\ : std_logic;
SIGNAL \cpu1|Mux17~6_combout\ : std_logic;
SIGNAL \cpu1|t_in~17_combout\ : std_logic;
SIGNAL \cpu1|Mux17~3_combout\ : std_logic;
SIGNAL \cpu1|Mux17~4_combout\ : std_logic;
SIGNAL \cpu1|Mux108~1_combout\ : std_logic;
SIGNAL \cpu1|Mux108~2_combout\ : std_logic;
SIGNAL \cpu1|Mux108~4_combout\ : std_logic;
SIGNAL \cpu1|Mux108~3_combout\ : std_logic;
SIGNAL \cpu1|Mux108~5_combout\ : std_logic;
SIGNAL \cpu1|Mux108~6_combout\ : std_logic;
SIGNAL \cpu1|Mux108~0_combout\ : std_logic;
SIGNAL \cpu1|p_sel[0]~0_combout\ : std_logic;
SIGNAL \cpu1|p_sel[0]~1_combout\ : std_logic;
SIGNAL \cpu1|Add3~2_combout\ : std_logic;
SIGNAL \cpu1|p[1]~14_combout\ : std_logic;
SIGNAL \cpu1|r_stack[0][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[2][1]~q\ : std_logic;
SIGNAL \cpu1|Mux88~16_combout\ : std_logic;
SIGNAL \cpu1|r_stack[3][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[1][1]~q\ : std_logic;
SIGNAL \cpu1|Mux88~17_combout\ : std_logic;
SIGNAL \cpu1|r_stack[10][1]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[10][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[8][1]~q\ : std_logic;
SIGNAL \cpu1|Mux88~14_combout\ : std_logic;
SIGNAL \cpu1|r_stack[11][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[9][1]~q\ : std_logic;
SIGNAL \cpu1|Mux88~15_combout\ : std_logic;
SIGNAL \cpu1|Mux88~18_combout\ : std_logic;
SIGNAL \cpu1|r_stack[4][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[5][1]~q\ : std_logic;
SIGNAL \cpu1|Mux88~12_combout\ : std_logic;
SIGNAL \cpu1|r_stack[7][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[6][1]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[6][1]~q\ : std_logic;
SIGNAL \cpu1|Mux88~13_combout\ : std_logic;
SIGNAL \cpu1|r_stack[14][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[15][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[13][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[12][1]~q\ : std_logic;
SIGNAL \cpu1|Mux88~19_combout\ : std_logic;
SIGNAL \cpu1|Mux88~20_combout\ : std_logic;
SIGNAL \cpu1|Mux88~21_combout\ : std_logic;
SIGNAL \cpu1|Mux88~22_combout\ : std_logic;
SIGNAL \cpu1|r_stack[21][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[29][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[17][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[25][1]~q\ : std_logic;
SIGNAL \cpu1|Mux88~2_combout\ : std_logic;
SIGNAL \cpu1|Mux88~3_combout\ : std_logic;
SIGNAL \cpu1|r_stack[18][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[22][1]~q\ : std_logic;
SIGNAL \cpu1|Mux88~4_combout\ : std_logic;
SIGNAL \cpu1|r_stack[30][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[26][1]~q\ : std_logic;
SIGNAL \cpu1|Mux88~5_combout\ : std_logic;
SIGNAL \cpu1|r_stack[16][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[20][1]~q\ : std_logic;
SIGNAL \cpu1|Mux88~6_combout\ : std_logic;
SIGNAL \cpu1|r_stack[28][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[24][1]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[24][1]~q\ : std_logic;
SIGNAL \cpu1|Mux88~7_combout\ : std_logic;
SIGNAL \cpu1|Mux88~8_combout\ : std_logic;
SIGNAL \cpu1|r_stack[23][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[31][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[19][1]~q\ : std_logic;
SIGNAL \cpu1|r_stack[27][1]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[27][1]~q\ : std_logic;
SIGNAL \cpu1|Mux88~9_combout\ : std_logic;
SIGNAL \cpu1|Mux88~10_combout\ : std_logic;
SIGNAL \cpu1|Mux88~11_combout\ : std_logic;
SIGNAL \cpu1|Add2~2_combout\ : std_logic;
SIGNAL \cpu1|Mux88~23_combout\ : std_logic;
SIGNAL \cpu1|Mux88~24_combout\ : std_logic;
SIGNAL \cpu1|r_z~3_combout\ : std_logic;
SIGNAL \cpu1|r_z~0_combout\ : std_logic;
SIGNAL \cpu1|r_z~2_combout\ : std_logic;
SIGNAL \cpu1|r_z~1_combout\ : std_logic;
SIGNAL \cpu1|r_z~4_combout\ : std_logic;
SIGNAL \cpu1|r_sel[1]~2_combout\ : std_logic;
SIGNAL \cpu1|r_sel[1]~3_combout\ : std_logic;
SIGNAL \cpu1|r[15]~1_combout\ : std_logic;
SIGNAL \cpu1|r_stack[20][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[28][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[16][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[24][0]~q\ : std_logic;
SIGNAL \cpu1|Mux89~6_combout\ : std_logic;
SIGNAL \cpu1|Mux89~7_combout\ : std_logic;
SIGNAL \cpu1|r_stack[17][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[21][0]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[21][0]~q\ : std_logic;
SIGNAL \cpu1|Mux89~4_combout\ : std_logic;
SIGNAL \cpu1|r_stack[29][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[25][0]~q\ : std_logic;
SIGNAL \cpu1|Mux89~5_combout\ : std_logic;
SIGNAL \cpu1|Mux89~8_combout\ : std_logic;
SIGNAL \cpu1|r_stack[22][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[30][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[18][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[26][0]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[26][0]~q\ : std_logic;
SIGNAL \cpu1|Mux89~2_combout\ : std_logic;
SIGNAL \cpu1|Mux89~3_combout\ : std_logic;
SIGNAL \cpu1|r_stack[19][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[23][0]~q\ : std_logic;
SIGNAL \cpu1|Mux89~9_combout\ : std_logic;
SIGNAL \cpu1|r_stack[31][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[27][0]~q\ : std_logic;
SIGNAL \cpu1|Mux89~10_combout\ : std_logic;
SIGNAL \cpu1|Mux89~11_combout\ : std_logic;
SIGNAL \cpu1|r_stack[8][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[9][0]~q\ : std_logic;
SIGNAL \cpu1|Mux89~12_combout\ : std_logic;
SIGNAL \cpu1|r_stack[11][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[10][0]~q\ : std_logic;
SIGNAL \cpu1|Mux89~13_combout\ : std_logic;
SIGNAL \cpu1|r_stack[12][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[14][0]~q\ : std_logic;
SIGNAL \cpu1|Mux89~19_combout\ : std_logic;
SIGNAL \cpu1|r_stack[15][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[13][0]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[13][0]~q\ : std_logic;
SIGNAL \cpu1|Mux89~20_combout\ : std_logic;
SIGNAL \cpu1|r_stack[2][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[3][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[0][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[1][0]~feeder_combout\ : std_logic;
SIGNAL \cpu1|r_stack[1][0]~q\ : std_logic;
SIGNAL \cpu1|Mux89~16_combout\ : std_logic;
SIGNAL \cpu1|Mux89~17_combout\ : std_logic;
SIGNAL \cpu1|r_stack[5][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[7][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[4][0]~q\ : std_logic;
SIGNAL \cpu1|r_stack[6][0]~q\ : std_logic;
SIGNAL \cpu1|Mux89~14_combout\ : std_logic;
SIGNAL \cpu1|Mux89~15_combout\ : std_logic;
SIGNAL \cpu1|Mux89~18_combout\ : std_logic;
SIGNAL \cpu1|Mux89~21_combout\ : std_logic;
SIGNAL \cpu1|Mux89~22_combout\ : std_logic;
SIGNAL \cpu1|Add2~0_combout\ : std_logic;
SIGNAL \cpu1|Mux89~23_combout\ : std_logic;
SIGNAL \cpu1|Mux89~24_combout\ : std_logic;
SIGNAL \cpu1|Add3~0_combout\ : std_logic;
SIGNAL \cpu1|p[0]~13_combout\ : std_logic;
SIGNAL \cpu1|i[0]~feeder_combout\ : std_logic;
SIGNAL \uart1|tx_rq~5_combout\ : std_logic;
SIGNAL \gpio1|gpio_dir_reg[15]~0_combout\ : std_logic;
SIGNAL \system_data_o[11]~13_combout\ : std_logic;
SIGNAL \ioport[11]~input_o\ : std_logic;
SIGNAL \system_data_o[11]~14_combout\ : std_logic;
SIGNAL \system_data_o[11]~15_combout\ : std_logic;
SIGNAL \system_data_o[11]~16_combout\ : std_logic;
SIGNAL \system_data_o[11]~17_combout\ : std_logic;
SIGNAL \cpu1|Mux37~0_combout\ : std_logic;
SIGNAL \cpu1|Mux119~12_combout\ : std_logic;
SIGNAL \cpu1|Mux122~0_combout\ : std_logic;
SIGNAL \cpu1|Mux122~1_combout\ : std_logic;
SIGNAL \cpu1|a[3]~1_combout\ : std_logic;
SIGNAL \cpu1|Add1~24_combout\ : std_logic;
SIGNAL \cpu1|Mux43~0_combout\ : std_logic;
SIGNAL \cpu1|Mux43~1_combout\ : std_logic;
SIGNAL \Equal2~3_combout\ : std_logic;
SIGNAL \Equal2~2_combout\ : std_logic;
SIGNAL \Equal2~4_combout\ : std_logic;
SIGNAL \Equal2~5_combout\ : std_logic;
SIGNAL \Equal2~6_combout\ : std_logic;
SIGNAL \Equal2~7_combout\ : std_logic;
SIGNAL \uart1|uart_register_file_read~0_combout\ : std_logic;
SIGNAL \uart1|rx_full~1_combout\ : std_logic;
SIGNAL \uart1|rx_full~q\ : std_logic;
SIGNAL \uart1|rxb_full~0_combout\ : std_logic;
SIGNAL \uart1|rxb_full~q\ : std_logic;
SIGNAL \uart1|rx_full~0_combout\ : std_logic;
SIGNAL \uart1|rx_buffer_reg[0]~0_combout\ : std_logic;
SIGNAL \ioport[6]~input_o\ : std_logic;
SIGNAL \system_data_o[6]~18_combout\ : std_logic;
SIGNAL \system_data_o[6]~19_combout\ : std_logic;
SIGNAL \system_data_o[6]~20_combout\ : std_logic;
SIGNAL \system_data_o[6]~21_combout\ : std_logic;
SIGNAL \system_data_o[6]~22_combout\ : std_logic;
SIGNAL \cpu1|Mux37~1_combout\ : std_logic;
SIGNAL \cpu1|Mux124~2_combout\ : std_logic;
SIGNAL \cpu1|Mux124~5_combout\ : std_logic;
SIGNAL \cpu1|Mux124~4_combout\ : std_logic;
SIGNAL \cpu1|a[3]~2_combout\ : std_logic;
SIGNAL \cpu1|Add1~4_combout\ : std_logic;
SIGNAL \cpu1|Mux53~0_combout\ : std_logic;
SIGNAL \cpu1|Mux53~1_combout\ : std_logic;
SIGNAL \cpu1|addr[2]~12_combout\ : std_logic;
SIGNAL \system_data_o[13]~2_combout\ : std_logic;
SIGNAL \ioport[14]~input_o\ : std_logic;
SIGNAL \system_data_o[14]~81_combout\ : std_logic;
SIGNAL \system_data_o[14]~82_combout\ : std_logic;
SIGNAL \system_data_o[14]~83_combout\ : std_logic;
SIGNAL \system_data_o[14]~84_combout\ : std_logic;
SIGNAL \system_data_o[14]~85_combout\ : std_logic;
SIGNAL \uart1|Add2~0_combout\ : std_logic;
SIGNAL \uart1|Add2~46_combout\ : std_logic;
SIGNAL \uart1|rx_counter[0]~14_combout\ : std_logic;
SIGNAL \uart1|rx_counter[14]~18_combout\ : std_logic;
SIGNAL \uart1|rx_counter[14]~19_combout\ : std_logic;
SIGNAL \uart1|Add2~1\ : std_logic;
SIGNAL \uart1|Add2~2_combout\ : std_logic;
SIGNAL \uart1|Add2~45_combout\ : std_logic;
SIGNAL \uart1|rx_counter[1]~13_combout\ : std_logic;
SIGNAL \uart1|Add2~3\ : std_logic;
SIGNAL \uart1|Add2~4_combout\ : std_logic;
SIGNAL \uart1|Add2~44_combout\ : std_logic;
SIGNAL \uart1|rx_counter[2]~12_combout\ : std_logic;
SIGNAL \uart1|Add2~5\ : std_logic;
SIGNAL \uart1|Add2~6_combout\ : std_logic;
SIGNAL \uart1|Add2~43_combout\ : std_logic;
SIGNAL \uart1|rx_counter[3]~11_combout\ : std_logic;
SIGNAL \uart1|Add2~7\ : std_logic;
SIGNAL \uart1|Add2~8_combout\ : std_logic;
SIGNAL \uart1|Add2~42_combout\ : std_logic;
SIGNAL \uart1|rx_counter[4]~10_combout\ : std_logic;
SIGNAL \uart1|Add2~9\ : std_logic;
SIGNAL \uart1|Add2~10_combout\ : std_logic;
SIGNAL \uart1|Add2~41_combout\ : std_logic;
SIGNAL \uart1|rx_counter[5]~9_combout\ : std_logic;
SIGNAL \uart1|Add2~11\ : std_logic;
SIGNAL \uart1|Add2~12_combout\ : std_logic;
SIGNAL \uart1|Add2~40_combout\ : std_logic;
SIGNAL \uart1|rx_counter[6]~8_combout\ : std_logic;
SIGNAL \uart1|Add2~13\ : std_logic;
SIGNAL \uart1|Add2~14_combout\ : std_logic;
SIGNAL \uart1|Add2~39_combout\ : std_logic;
SIGNAL \uart1|rx_counter[7]~7_combout\ : std_logic;
SIGNAL \uart1|Add2~15\ : std_logic;
SIGNAL \uart1|Add2~16_combout\ : std_logic;
SIGNAL \uart1|Add2~38_combout\ : std_logic;
SIGNAL \uart1|rx_counter[8]~6_combout\ : std_logic;
SIGNAL \uart1|Add2~17\ : std_logic;
SIGNAL \uart1|Add2~18_combout\ : std_logic;
SIGNAL \uart1|Add2~37_combout\ : std_logic;
SIGNAL \uart1|rx_counter[9]~5_combout\ : std_logic;
SIGNAL \uart1|Add2~19\ : std_logic;
SIGNAL \uart1|Add2~20_combout\ : std_logic;
SIGNAL \uart1|Add2~36_combout\ : std_logic;
SIGNAL \uart1|rx_counter[10]~4_combout\ : std_logic;
SIGNAL \uart1|Add2~21\ : std_logic;
SIGNAL \uart1|Add2~22_combout\ : std_logic;
SIGNAL \uart1|Add2~35_combout\ : std_logic;
SIGNAL \uart1|rx_counter[11]~3_combout\ : std_logic;
SIGNAL \uart1|Add2~23\ : std_logic;
SIGNAL \uart1|Add2~24_combout\ : std_logic;
SIGNAL \uart1|Add2~34_combout\ : std_logic;
SIGNAL \uart1|rx_counter[12]~2_combout\ : std_logic;
SIGNAL \uart1|Add2~25\ : std_logic;
SIGNAL \uart1|Add2~26_combout\ : std_logic;
SIGNAL \uart1|Add2~33_combout\ : std_logic;
SIGNAL \uart1|rx_counter[13]~1_combout\ : std_logic;
SIGNAL \uart1|Add2~27\ : std_logic;
SIGNAL \uart1|Add2~28_combout\ : std_logic;
SIGNAL \uart1|Add2~32_combout\ : std_logic;
SIGNAL \uart1|rx_counter[14]~0_combout\ : std_logic;
SIGNAL \uart1|Add2~29\ : std_logic;
SIGNAL \uart1|Add2~30_combout\ : std_logic;
SIGNAL \uart1|rx_counter~17_combout\ : std_logic;
SIGNAL \uart1|rx_counter~20_combout\ : std_logic;
SIGNAL \uart1|Equal3~0_combout\ : std_logic;
SIGNAL \uart1|Equal3~2_combout\ : std_logic;
SIGNAL \uart1|Equal3~3_combout\ : std_logic;
SIGNAL \uart1|Equal3~1_combout\ : std_logic;
SIGNAL \uart1|Equal3~4_combout\ : std_logic;
SIGNAL \uart1|rx_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \uart1|rx_bitcnt[3]~2_combout\ : std_logic;
SIGNAL \uart1|rx_bitcnt[0]~6_combout\ : std_logic;
SIGNAL \uart1|rx_bitcnt[1]~5_combout\ : std_logic;
SIGNAL \uart1|Add3~1_combout\ : std_logic;
SIGNAL \uart1|rx_bitcnt[2]~4_combout\ : std_logic;
SIGNAL \uart1|Add3~0_combout\ : std_logic;
SIGNAL \uart1|rx_bitcnt[3]~3_combout\ : std_logic;
SIGNAL \uart1|Equal4~0_combout\ : std_logic;
SIGNAL \uart1|rx_en~2_combout\ : std_logic;
SIGNAL \uart1|rx_en~q\ : std_logic;
SIGNAL \uart1|rx_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \uart1|rx_buffer_reg[7]~feeder_combout\ : std_logic;
SIGNAL \ioport[7]~input_o\ : std_logic;
SIGNAL \system_data_o[7]~50_combout\ : std_logic;
SIGNAL \system_data_o[7]~51_combout\ : std_logic;
SIGNAL \system_data_o[7]~52_combout\ : std_logic;
SIGNAL \system_data_o[7]~53_combout\ : std_logic;
SIGNAL \system_data_o[7]~54_combout\ : std_logic;
SIGNAL \cpu1|write~5_combout\ : std_logic;
SIGNAL \cpu1|write~4_combout\ : std_logic;
SIGNAL \system_data_o[10]~61_combout\ : std_logic;
SIGNAL \ioport[10]~input_o\ : std_logic;
SIGNAL \system_data_o[10]~62_combout\ : std_logic;
SIGNAL \system_data_o[10]~63_combout\ : std_logic;
SIGNAL \system_data_o[10]~64_combout\ : std_logic;
SIGNAL \system_data_o[10]~65_combout\ : std_logic;
SIGNAL \cpu1|Mux38~0_combout\ : std_logic;
SIGNAL \cpu1|Mux38~1_combout\ : std_logic;
SIGNAL \cpu1|Mux117~0_combout\ : std_logic;
SIGNAL \cpu1|Mux117~1_combout\ : std_logic;
SIGNAL \cpu1|t_sel[2]~0_combout\ : std_logic;
SIGNAL \cpu1|t[2]~9_combout\ : std_logic;
SIGNAL \cpu1|t_sel[2]~1_combout\ : std_logic;
SIGNAL \cpu1|Mux116~0_combout\ : std_logic;
SIGNAL \cpu1|Mux116~2_combout\ : std_logic;
SIGNAL \cpu1|t[2]~10_combout\ : std_logic;
SIGNAL \cpu1|t[2]~11_combout\ : std_logic;
SIGNAL \cpu1|Mux20~2_combout\ : std_logic;
SIGNAL \cpu1|Mux33~13_combout\ : std_logic;
SIGNAL \cpu1|t_in~3_combout\ : std_logic;
SIGNAL \cpu1|Mux20~3_combout\ : std_logic;
SIGNAL \cpu1|Mux20~0_combout\ : std_logic;
SIGNAL \cpu1|Mux20~1_combout\ : std_logic;
SIGNAL \cpu1|Mux20~4_combout\ : std_logic;
SIGNAL \cpu1|Mux20~5_combout\ : std_logic;
SIGNAL \cpu1|Mux20~6_combout\ : std_logic;
SIGNAL \cpu1|Mux20~7_combout\ : std_logic;
SIGNAL \system_data_o[13]~28_combout\ : std_logic;
SIGNAL \ioport[13]~input_o\ : std_logic;
SIGNAL \system_data_o[13]~29_combout\ : std_logic;
SIGNAL \system_data_o[13]~30_combout\ : std_logic;
SIGNAL \system_data_o[13]~31_combout\ : std_logic;
SIGNAL \system_data_o[13]~32_combout\ : std_logic;
SIGNAL \cpu1|Mux35~0_combout\ : std_logic;
SIGNAL \cpu1|Mux119~11_combout\ : std_logic;
SIGNAL \cpu1|spush~1_combout\ : std_logic;
SIGNAL \cpu1|sp[2]~9_combout\ : std_logic;
SIGNAL \cpu1|s_stack[8][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[10][12]~q\ : std_logic;
SIGNAL \cpu1|Mux4~12_combout\ : std_logic;
SIGNAL \cpu1|s_stack[11][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[9][12]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[9][12]~q\ : std_logic;
SIGNAL \cpu1|Mux4~13_combout\ : std_logic;
SIGNAL \cpu1|s_stack[2][12]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[2][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[0][12]~q\ : std_logic;
SIGNAL \cpu1|Mux4~14_combout\ : std_logic;
SIGNAL \cpu1|s_stack[3][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[1][12]~q\ : std_logic;
SIGNAL \cpu1|Mux4~15_combout\ : std_logic;
SIGNAL \cpu1|Mux4~16_combout\ : std_logic;
SIGNAL \cpu1|s_stack[6][12]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[6][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[7][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[4][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[5][12]~q\ : std_logic;
SIGNAL \cpu1|Mux4~10_combout\ : std_logic;
SIGNAL \cpu1|Mux4~11_combout\ : std_logic;
SIGNAL \cpu1|s_stack[14][12]~feeder_combout\ : std_logic;
SIGNAL \cpu1|s_stack[14][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[15][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[12][12]~q\ : std_logic;
SIGNAL \cpu1|s_stack[13][12]~q\ : std_logic;
SIGNAL \cpu1|Mux4~17_combout\ : std_logic;
SIGNAL \cpu1|Mux4~18_combout\ : std_logic;
SIGNAL \cpu1|Mux4~19_combout\ : std_logic;
SIGNAL \cpu1|t_in~7_combout\ : std_logic;
SIGNAL \cpu1|Mux21~0_combout\ : std_logic;
SIGNAL \cpu1|Mux21~1_combout\ : std_logic;
SIGNAL \cpu1|t_in~8_combout\ : std_logic;
SIGNAL \cpu1|Mux21~2_combout\ : std_logic;
SIGNAL \cpu1|Mux21~3_combout\ : std_logic;
SIGNAL \cpu1|Mux21~4_combout\ : std_logic;
SIGNAL \cpu1|Mux21~5_combout\ : std_logic;
SIGNAL \cpu1|Mux21~6_combout\ : std_logic;
SIGNAL \cpu1|Mux21~7_combout\ : std_logic;
SIGNAL \system_data_o[12]~45_combout\ : std_logic;
SIGNAL \ioport[12]~input_o\ : std_logic;
SIGNAL \system_data_o[12]~46_combout\ : std_logic;
SIGNAL \system_data_o[12]~47_combout\ : std_logic;
SIGNAL \system_data_o[12]~48_combout\ : std_logic;
SIGNAL \system_data_o[12]~49_combout\ : std_logic;
SIGNAL \cpu1|Mux36~0_combout\ : std_logic;
SIGNAL \cpu1|Mux36~1_combout\ : std_logic;
SIGNAL \cpu1|Mux124~3_combout\ : std_logic;
SIGNAL \cpu1|Mux118~5_combout\ : std_logic;
SIGNAL \cpu1|Mux34~0_combout\ : std_logic;
SIGNAL \cpu1|Mux118~7_combout\ : std_logic;
SIGNAL \cpu1|Mux118~4_combout\ : std_logic;
SIGNAL \cpu1|Mux118~6_combout\ : std_logic;
SIGNAL \cpu1|t[2]~12_combout\ : std_logic;
SIGNAL \cpu1|t_in~4_combout\ : std_logic;
SIGNAL \cpu1|Mux25~0_combout\ : std_logic;
SIGNAL \cpu1|Mux25~1_combout\ : std_logic;
SIGNAL \cpu1|Mux25~2_combout\ : std_logic;
SIGNAL \cpu1|Mux25~3_combout\ : std_logic;
SIGNAL \cpu1|Mux25~4_combout\ : std_logic;
SIGNAL \cpu1|Mux25~5_combout\ : std_logic;
SIGNAL \cpu1|Mux25~6_combout\ : std_logic;
SIGNAL \cpu1|Mux25~7_combout\ : std_logic;
SIGNAL \cpu1|Mux25~8_combout\ : std_logic;
SIGNAL \cpu1|Mux25~9_combout\ : std_logic;
SIGNAL \system_data_o[8]~35_combout\ : std_logic;
SIGNAL \system_data_o[8]~36_combout\ : std_logic;
SIGNAL \ioport[8]~input_o\ : std_logic;
SIGNAL \system_data_o[8]~33_combout\ : std_logic;
SIGNAL \system_data_o[8]~34_combout\ : std_logic;
SIGNAL \system_data_o[8]~37_combout\ : std_logic;
SIGNAL \system_data_o[8]~38_combout\ : std_logic;
SIGNAL \system_data_o[8]~39_combout\ : std_logic;
SIGNAL \cpu1|Mux35~1_combout\ : std_logic;
SIGNAL \cpu1|Mux109~1_combout\ : std_logic;
SIGNAL \cpu1|Mux109~2_combout\ : std_logic;
SIGNAL \cpu1|slot~2_combout\ : std_logic;
SIGNAL \cpu1|Mux34~1_combout\ : std_logic;
SIGNAL \cpu1|Mux116~1_combout\ : std_logic;
SIGNAL \cpu1|t[2]~2_combout\ : std_logic;
SIGNAL \cpu1|Mux33~37_combout\ : std_logic;
SIGNAL \cpu1|Mux33~36_combout\ : std_logic;
SIGNAL \cpu1|Mux18~2_combout\ : std_logic;
SIGNAL \cpu1|Mux18~3_combout\ : std_logic;
SIGNAL \cpu1|Mux33~33_combout\ : std_logic;
SIGNAL \cpu1|Mux18~0_combout\ : std_logic;
SIGNAL \cpu1|Mux33~32_combout\ : std_logic;
SIGNAL \cpu1|Mux33~34_combout\ : std_logic;
SIGNAL \cpu1|Mux18~1_combout\ : std_logic;
SIGNAL \cpu1|Mux18~4_combout\ : std_logic;
SIGNAL \system_data_o[15]~71_combout\ : std_logic;
SIGNAL \ioport[15]~input_o\ : std_logic;
SIGNAL \system_data_o[15]~72_combout\ : std_logic;
SIGNAL \system_data_o[15]~73_combout\ : std_logic;
SIGNAL \system_data_o[15]~74_combout\ : std_logic;
SIGNAL \system_data_o[15]~75_combout\ : std_logic;
SIGNAL \cpu1|spush~0_combout\ : std_logic;
SIGNAL \cpu1|Mux119~7_combout\ : std_logic;
SIGNAL \cpu1|Mux119~10_combout\ : std_logic;
SIGNAL \cpu1|Mux33~22_combout\ : std_logic;
SIGNAL \cpu1|Mux33~23_combout\ : std_logic;
SIGNAL \cpu1|Mux33~24_combout\ : std_logic;
SIGNAL \cpu1|Mux33~21_combout\ : std_logic;
SIGNAL \cpu1|Mux33~25_combout\ : std_logic;
SIGNAL \cpu1|Mux33~27_combout\ : std_logic;
SIGNAL \cpu1|Mux33~28_combout\ : std_logic;
SIGNAL \cpu1|Mux33~29_combout\ : std_logic;
SIGNAL \cpu1|Mux33~26_combout\ : std_logic;
SIGNAL \cpu1|Mux33~30_combout\ : std_logic;
SIGNAL \cpu1|Mux33~31_combout\ : std_logic;
SIGNAL \uart1|rx_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \system_data_o[0]~57_combout\ : std_logic;
SIGNAL \system_data_o[0]~58_combout\ : std_logic;
SIGNAL \ioport[0]~input_o\ : std_logic;
SIGNAL \system_data_o[0]~55_combout\ : std_logic;
SIGNAL \system_data_o[0]~56_combout\ : std_logic;
SIGNAL \system_data_o[0]~59_combout\ : std_logic;
SIGNAL \system_data_o[0]~60_combout\ : std_logic;
SIGNAL \uart1|tx_shift_reg[1]~0_combout\ : std_logic;
SIGNAL \uart1|tx_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \uart1|tx_shift_en~q\ : std_logic;
SIGNAL \uart1|tx_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \uart1|tx_shift_reg[10]~11_combout\ : std_logic;
SIGNAL \uart1|tx_shift_reg~10_combout\ : std_logic;
SIGNAL \uart1|tx_shift_reg~9_combout\ : std_logic;
SIGNAL \uart1|tx_shift_reg~8_combout\ : std_logic;
SIGNAL \uart1|tx_shift_reg~7_combout\ : std_logic;
SIGNAL \uart1|tx_shift_reg~6_combout\ : std_logic;
SIGNAL \uart1|tx_shift_reg~5_combout\ : std_logic;
SIGNAL \uart1|tx_shift_reg~4_combout\ : std_logic;
SIGNAL \uart1|tx_shift_reg~3_combout\ : std_logic;
SIGNAL \uart1|tx_shift_reg~1_combout\ : std_logic;
SIGNAL \uart1|txd_o~0_combout\ : std_logic;
SIGNAL \uart1|txd_o~1_combout\ : std_logic;
SIGNAL \uart1|txd_o~q\ : std_logic;
SIGNAL \cpu1|inten~0_combout\ : std_logic;
SIGNAL \cpu1|inten~1_combout\ : std_logic;
SIGNAL \cpu1|inten~2_combout\ : std_logic;
SIGNAL \cpu1|inten~q\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \uart1|tx_counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cpu1|p\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu1|slot\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu1|sp\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \uart1|tx_shift_reg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cpu1|sp1\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu1|rp\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \uart1|rx_counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cpu1|rp1\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \uart1|tx_bitcnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu1|i\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu1|a\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \uart1|baudrate_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \uart1|rx_buffer_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \gpio1|gpio_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \gpio1|gpio_dir_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \cpu1|t\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu1|r\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \uart1|rx_shift_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart1|rx_bitcnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALT_INV_aclk~inputclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \uart1|ALT_INV_rx_full~q\ : std_logic;
SIGNAL \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \uart1|ALT_INV_txd_o~q\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_aclk <= aclk;
ww_arst <= arst;
ww_uart_i <= uart_i;
uart_o <= ww_uart_o;
acknowledge_o <= ww_acknowledge_o;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ <= (\cpu1|t\(1) & \cpu1|t\(0));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ <= (\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\cpu1|addr[11]~2_combout\ & \cpu1|addr[10]~8_combout\ & \cpu1|addr[9]~3_combout\ & \cpu1|addr[8]~4_combout\ & \cpu1|addr[7]~5_combout\ & \cpu1|addr[6]~6_combout\
& \cpu1|addr[5]~11_combout\ & \cpu1|addr[4]~10_combout\ & \cpu1|addr[3]~9_combout\ & \cpu1|addr[2]~12_combout\ & \cpu1|addr[1]~1_combout\ & \cpu1|addr[0]~0_combout\);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(1);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(1);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ <= (\cpu1|t\(11) & \cpu1|t\(6));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ <= (\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ <= (\cpu1|addr[11]~2_combout\ & \cpu1|addr[10]~8_combout\ & \cpu1|addr[9]~3_combout\ & \cpu1|addr[8]~4_combout\ & \cpu1|addr[7]~5_combout\ & \cpu1|addr[6]~6_combout\
& \cpu1|addr[5]~11_combout\ & \cpu1|addr[4]~10_combout\ & \cpu1|addr[3]~9_combout\ & \cpu1|addr[2]~12_combout\ & \cpu1|addr[1]~1_combout\ & \cpu1|addr[0]~0_combout\);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ <= (\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(0);
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(11) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(1);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(0);
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(11) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(1);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\ <= (\cpu1|t\(13) & \cpu1|t\(3));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\ <= (\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ <= (\cpu1|addr[11]~2_combout\ & \cpu1|addr[10]~8_combout\ & \cpu1|addr[9]~3_combout\ & \cpu1|addr[8]~4_combout\ & \cpu1|addr[7]~5_combout\ & \cpu1|addr[6]~6_combout\
& \cpu1|addr[5]~11_combout\ & \cpu1|addr[4]~10_combout\ & \cpu1|addr[3]~9_combout\ & \cpu1|addr[2]~12_combout\ & \cpu1|addr[1]~1_combout\ & \cpu1|addr[0]~0_combout\);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ <= (\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(0);
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(13) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(1);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(0);
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(13) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(1);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ <= (\cpu1|t\(8) & \cpu1|t\(2));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ <= (\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ <= (\cpu1|addr[11]~2_combout\ & \cpu1|addr[10]~8_combout\ & \cpu1|addr[9]~3_combout\ & \cpu1|addr[8]~4_combout\ & \cpu1|addr[7]~5_combout\ & \cpu1|addr[6]~6_combout\
& \cpu1|addr[5]~11_combout\ & \cpu1|addr[4]~10_combout\ & \cpu1|addr[3]~9_combout\ & \cpu1|addr[2]~12_combout\ & \cpu1|addr[1]~1_combout\ & \cpu1|addr[0]~0_combout\);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ <= (\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(0);
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(8) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(1);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(0);
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(8) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(1);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\ <= (\cpu1|t\(12) & \cpu1|t\(7));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\ <= (\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ <= (\cpu1|addr[11]~2_combout\ & \cpu1|addr[10]~8_combout\ & \cpu1|addr[9]~3_combout\ & \cpu1|addr[8]~4_combout\ & \cpu1|addr[7]~5_combout\ & \cpu1|addr[6]~6_combout\
& \cpu1|addr[5]~11_combout\ & \cpu1|addr[4]~10_combout\ & \cpu1|addr[3]~9_combout\ & \cpu1|addr[2]~12_combout\ & \cpu1|addr[1]~1_combout\ & \cpu1|addr[0]~0_combout\);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ <= (\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\(0);
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(12) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\(1);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\(0);
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(12) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\(1);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\ <= (\cpu1|t\(10) & \cpu1|t\(5));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\ <= (\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ <= (\cpu1|addr[11]~2_combout\ & \cpu1|addr[10]~8_combout\ & \cpu1|addr[9]~3_combout\ & \cpu1|addr[8]~4_combout\ & \cpu1|addr[7]~5_combout\ & \cpu1|addr[6]~6_combout\
& \cpu1|addr[5]~11_combout\ & \cpu1|addr[4]~10_combout\ & \cpu1|addr[3]~9_combout\ & \cpu1|addr[2]~12_combout\ & \cpu1|addr[1]~1_combout\ & \cpu1|addr[0]~0_combout\);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ <= (\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(0);
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(10) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(1);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(0);
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(10) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(1);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ <= (\cpu1|t\(15) & \cpu1|t\(4));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ <= (\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ <= (\cpu1|addr[11]~2_combout\ & \cpu1|addr[10]~8_combout\ & \cpu1|addr[9]~3_combout\ & \cpu1|addr[8]~4_combout\ & \cpu1|addr[7]~5_combout\ & \cpu1|addr[6]~6_combout\
& \cpu1|addr[5]~11_combout\ & \cpu1|addr[4]~10_combout\ & \cpu1|addr[3]~9_combout\ & \cpu1|addr[2]~12_combout\ & \cpu1|addr[1]~1_combout\ & \cpu1|addr[0]~0_combout\);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ <= (\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(0);
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(15) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(1);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(0);
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(15) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(1);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\ <= (\cpu1|t\(14) & \cpu1|t\(9));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\ <= (\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ <= (\cpu1|addr[11]~2_combout\ & \cpu1|addr[10]~8_combout\ & \cpu1|addr[9]~3_combout\ & \cpu1|addr[8]~4_combout\ & \cpu1|addr[7]~5_combout\ & \cpu1|addr[6]~6_combout\
& \cpu1|addr[5]~11_combout\ & \cpu1|addr[4]~10_combout\ & \cpu1|addr[3]~9_combout\ & \cpu1|addr[2]~12_combout\ & \cpu1|addr[1]~1_combout\ & \cpu1|addr[0]~0_combout\);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ <= (\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(9) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(0);
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(14) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(1);

\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(9) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(0);
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(14) <= \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(1);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\arst~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \arst~input_o\);

\aclk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \aclk~input_o\);
\ALT_INV_aclk~inputclkctrl_outclk\ <= NOT \aclk~inputclkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\uart1|ALT_INV_rx_full~q\ <= NOT \uart1|rx_full~q\;
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\uart1|ALT_INV_txd_o~q\ <= NOT \uart1|txd_o~q\;

-- Location: LCCOMB_X13_Y14_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout\);

-- Location: LCCOMB_X13_Y14_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\);

-- Location: IOOBUF_X28_Y24_N16
\uart_o~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uart1|ALT_INV_txd_o~q\,
	devoe => ww_devoe,
	o => ww_uart_o);

-- Location: IOOBUF_X34_Y10_N9
\acknowledge_o~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|inten~q\,
	devoe => ww_devoe,
	o => ww_acknowledge_o);

-- Location: IOOBUF_X0_Y7_N2
\ioport[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|gpio_reg\(0),
	oe => \gpio1|gpio_dir_reg\(0),
	devoe => ww_devoe,
	o => ioport(0));

-- Location: IOOBUF_X34_Y9_N2
\ioport[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|gpio_reg\(1),
	oe => \gpio1|gpio_dir_reg\(1),
	devoe => ww_devoe,
	o => ioport(1));

-- Location: IOOBUF_X34_Y9_N9
\ioport[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|gpio_reg\(2),
	oe => \gpio1|gpio_dir_reg\(2),
	devoe => ww_devoe,
	o => ioport(2));

-- Location: IOOBUF_X34_Y9_N16
\ioport[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|gpio_reg\(3),
	oe => \gpio1|gpio_dir_reg\(3),
	devoe => ww_devoe,
	o => ioport(3));

-- Location: IOOBUF_X23_Y0_N9
\ioport[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|gpio_reg\(4),
	oe => \gpio1|gpio_dir_reg\(4),
	devoe => ww_devoe,
	o => ioport(4));

-- Location: IOOBUF_X34_Y18_N16
\ioport[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|gpio_reg\(5),
	oe => \gpio1|gpio_dir_reg\(5),
	devoe => ww_devoe,
	o => ioport(5));

-- Location: IOOBUF_X34_Y18_N2
\ioport[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|gpio_reg\(6),
	oe => \gpio1|gpio_dir_reg\(6),
	devoe => ww_devoe,
	o => ioport(6));

-- Location: IOOBUF_X34_Y19_N16
\ioport[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|gpio_reg\(7),
	oe => \gpio1|gpio_dir_reg\(7),
	devoe => ww_devoe,
	o => ioport(7));

-- Location: IOOBUF_X34_Y20_N9
\ioport[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|gpio_reg\(8),
	oe => \gpio1|gpio_dir_reg\(8),
	devoe => ww_devoe,
	o => ioport(8));

-- Location: IOOBUF_X28_Y24_N2
\ioport[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|gpio_reg\(9),
	oe => \gpio1|gpio_dir_reg\(9),
	devoe => ww_devoe,
	o => ioport(9));

-- Location: IOOBUF_X28_Y24_N9
\ioport[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|gpio_reg\(10),
	oe => \gpio1|gpio_dir_reg\(10),
	devoe => ww_devoe,
	o => ioport(10));

-- Location: IOOBUF_X34_Y17_N16
\ioport[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|gpio_reg\(11),
	oe => \gpio1|gpio_dir_reg\(11),
	devoe => ww_devoe,
	o => ioport(11));

-- Location: IOOBUF_X34_Y17_N23
\ioport[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|gpio_reg\(12),
	oe => \gpio1|gpio_dir_reg\(12),
	devoe => ww_devoe,
	o => ioport(12));

-- Location: IOOBUF_X23_Y24_N9
\ioport[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|gpio_reg\(13),
	oe => \gpio1|gpio_dir_reg\(13),
	devoe => ww_devoe,
	o => ioport(13));

-- Location: IOOBUF_X34_Y17_N2
\ioport[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|gpio_reg\(14),
	oe => \gpio1|gpio_dir_reg\(14),
	devoe => ww_devoe,
	o => ioport(14));

-- Location: IOOBUF_X30_Y24_N2
\ioport[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|gpio_reg\(15),
	oe => \gpio1|gpio_dir_reg\(15),
	devoe => ww_devoe,
	o => ioport(15));

-- Location: IOOBUF_X0_Y12_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y11_N8
\aclk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_aclk,
	o => \aclk~input_o\);

-- Location: CLKCTRL_G2
\aclk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \aclk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \aclk~inputclkctrl_outclk\);

-- Location: LCCOMB_X10_Y12_N20
\cpu1|slot~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|slot~3_combout\ = (!\cpu1|Mux109~2_combout\ & ((\cpu1|slot\(0) & (\cpu1|i\(15) & !\cpu1|slot\(1))) # (!\cpu1|slot\(0) & ((\cpu1|slot\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|slot\(0),
	datab => \cpu1|i\(15),
	datac => \cpu1|slot\(1),
	datad => \cpu1|Mux109~2_combout\,
	combout => \cpu1|slot~3_combout\);

-- Location: IOIBUF_X0_Y11_N22
\arst~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_arst,
	o => \arst~input_o\);

-- Location: CLKCTRL_G0
\arst~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \arst~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \arst~inputclkctrl_outclk\);

-- Location: FF_X10_Y12_N21
\cpu1|slot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|slot~3_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|slot\(1));

-- Location: IOIBUF_X28_Y24_N22
\uart_i~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_uart_i,
	o => \uart_i~input_o\);

-- Location: FF_X28_Y23_N17
\uart1|rxd_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \uart_i~input_o\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rxd_ff~q\);

-- Location: LCCOMB_X21_Y11_N20
\uart1|uart_rx_core~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|uart_rx_core~0_combout\ = (\uart1|rxd_ff~q\) # (\uart1|rx_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rxd_ff~q\,
	datac => \uart1|rx_en~q\,
	combout => \uart1|uart_rx_core~0_combout\);

-- Location: LCCOMB_X22_Y14_N8
\uart1|rx_shift_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_shift_reg[6]~feeder_combout\ = \uart1|rx_shift_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|rx_shift_reg\(7),
	combout => \uart1|rx_shift_reg[6]~feeder_combout\);

-- Location: FF_X22_Y14_N9
\uart1|rx_shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_shift_reg[6]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|rx_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_shift_reg\(6));

-- Location: LCCOMB_X11_Y11_N26
\cpu1|Mux127~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux127~0_combout\ = (\cpu1|Mux35~1_combout\ & (!\cpu1|Mux36~1_combout\ & ((\cpu1|Mux37~1_combout\) # (\cpu1|Mux38~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux35~1_combout\,
	datab => \cpu1|Mux36~1_combout\,
	datac => \cpu1|Mux37~1_combout\,
	datad => \cpu1|Mux38~1_combout\,
	combout => \cpu1|Mux127~0_combout\);

-- Location: LCCOMB_X13_Y13_N18
\cpu1|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|read~0_combout\ = (!\cpu1|Mux34~1_combout\ & ((\cpu1|slot\(1)) # (\cpu1|i\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux34~1_combout\,
	datac => \cpu1|slot\(1),
	datad => \cpu1|i\(15),
	combout => \cpu1|read~0_combout\);

-- Location: LCCOMB_X13_Y11_N24
\cpu1|read~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|read~1_combout\ = (\cpu1|Mux127~0_combout\ & ((\cpu1|read~0_combout\) # ((!\cpu1|slot\(0) & !\cpu1|slot\(1))))) # (!\cpu1|Mux127~0_combout\ & (!\cpu1|slot\(0) & (!\cpu1|slot\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux127~0_combout\,
	datab => \cpu1|slot\(0),
	datac => \cpu1|slot\(1),
	datad => \cpu1|read~0_combout\,
	combout => \cpu1|read~1_combout\);

-- Location: LCCOMB_X12_Y12_N8
\cpu1|addr_sel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr_sel~0_combout\ = (!\cpu1|Mux34~1_combout\ & (\cpu1|spush~0_combout\ & (\cpu1|Mux35~1_combout\ & \cpu1|Mux38~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux34~1_combout\,
	datab => \cpu1|spush~0_combout\,
	datac => \cpu1|Mux35~1_combout\,
	datad => \cpu1|Mux38~1_combout\,
	combout => \cpu1|addr_sel~0_combout\);

-- Location: LCCOMB_X13_Y13_N20
\cpu1|r_sel[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_sel[1]~1_combout\ = (\cpu1|Mux38~1_combout\ & (!\cpu1|Mux35~1_combout\ & !\cpu1|Mux34~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux38~1_combout\,
	datab => \cpu1|Mux35~1_combout\,
	datad => \cpu1|Mux34~1_combout\,
	combout => \cpu1|r_sel[1]~1_combout\);

-- Location: LCCOMB_X18_Y21_N12
\cpu1|sp[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp[0]~5_combout\ = \cpu1|sp\(0) $ (VCC)
-- \cpu1|sp[0]~6\ = CARRY(\cpu1|sp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datad => VCC,
	combout => \cpu1|sp[0]~5_combout\,
	cout => \cpu1|sp[0]~6\);

-- Location: LCCOMB_X12_Y12_N12
\cpu1|Mux120~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux120~0_combout\ = (\cpu1|Mux34~1_combout\ & (((\cpu1|Mux38~1_combout\) # (!\cpu1|Mux37~1_combout\)))) # (!\cpu1|Mux34~1_combout\ & (\cpu1|Mux35~1_combout\ & (\cpu1|Mux38~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux34~1_combout\,
	datab => \cpu1|Mux35~1_combout\,
	datac => \cpu1|Mux38~1_combout\,
	datad => \cpu1|Mux37~1_combout\,
	combout => \cpu1|Mux120~0_combout\);

-- Location: LCCOMB_X12_Y13_N8
\cpu1|Mux119~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux119~4_combout\ = (!\cpu1|Mux36~1_combout\ & (!\cpu1|Mux35~1_combout\ & \cpu1|Mux37~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux36~1_combout\,
	datac => \cpu1|Mux35~1_combout\,
	datad => \cpu1|Mux37~1_combout\,
	combout => \cpu1|Mux119~4_combout\);

-- Location: LCCOMB_X12_Y13_N12
\cpu1|sp~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp~11_combout\ = (\cpu1|Mux120~0_combout\ & ((\cpu1|Mux36~1_combout\) # ((!\cpu1|Mux34~1_combout\ & \cpu1|Mux119~4_combout\)))) # (!\cpu1|Mux120~0_combout\ & (!\cpu1|Mux34~1_combout\ & ((\cpu1|Mux119~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux120~0_combout\,
	datab => \cpu1|Mux34~1_combout\,
	datac => \cpu1|Mux36~1_combout\,
	datad => \cpu1|Mux119~4_combout\,
	combout => \cpu1|sp~11_combout\);

-- Location: LCCOMB_X13_Y13_N10
\cpu1|Mux126~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux126~0_combout\ = (!\cpu1|Mux36~1_combout\ & ((\cpu1|Mux38~1_combout\) # ((\cpu1|Mux34~1_combout\) # (\cpu1|Mux37~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux38~1_combout\,
	datab => \cpu1|Mux34~1_combout\,
	datac => \cpu1|Mux37~1_combout\,
	datad => \cpu1|Mux36~1_combout\,
	combout => \cpu1|Mux126~0_combout\);

-- Location: LCCOMB_X13_Y13_N22
\cpu1|sp~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp~12_combout\ = (\cpu1|spush~0_combout\ & ((\cpu1|sp~11_combout\) # ((\cpu1|Mux35~1_combout\ & \cpu1|Mux126~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp~11_combout\,
	datab => \cpu1|Mux35~1_combout\,
	datac => \cpu1|spush~0_combout\,
	datad => \cpu1|Mux126~0_combout\,
	combout => \cpu1|sp~12_combout\);

-- Location: FF_X18_Y21_N13
\cpu1|sp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|sp[0]~5_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|sp~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(0));

-- Location: LCCOMB_X18_Y21_N14
\cpu1|sp[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp[1]~7_combout\ = (\cpu1|spush~1_combout\ & ((\cpu1|sp\(1) & (!\cpu1|sp[0]~6\)) # (!\cpu1|sp\(1) & ((\cpu1|sp[0]~6\) # (GND))))) # (!\cpu1|spush~1_combout\ & ((\cpu1|sp\(1) & (\cpu1|sp[0]~6\ & VCC)) # (!\cpu1|sp\(1) & (!\cpu1|sp[0]~6\))))
-- \cpu1|sp[1]~8\ = CARRY((\cpu1|spush~1_combout\ & ((!\cpu1|sp[0]~6\) # (!\cpu1|sp\(1)))) # (!\cpu1|spush~1_combout\ & (!\cpu1|sp\(1) & !\cpu1|sp[0]~6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|spush~1_combout\,
	datab => \cpu1|sp\(1),
	datad => VCC,
	cin => \cpu1|sp[0]~6\,
	combout => \cpu1|sp[1]~7_combout\,
	cout => \cpu1|sp[1]~8\);

-- Location: FF_X18_Y21_N15
\cpu1|sp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|sp[1]~7_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|sp~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(1));

-- Location: LCCOMB_X18_Y21_N16
\cpu1|sp[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp[2]~9_combout\ = ((\cpu1|spush~1_combout\ $ (\cpu1|sp\(2) $ (\cpu1|sp[1]~8\)))) # (GND)
-- \cpu1|sp[2]~10\ = CARRY((\cpu1|spush~1_combout\ & (\cpu1|sp\(2) & !\cpu1|sp[1]~8\)) # (!\cpu1|spush~1_combout\ & ((\cpu1|sp\(2)) # (!\cpu1|sp[1]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|spush~1_combout\,
	datab => \cpu1|sp\(2),
	datad => VCC,
	cin => \cpu1|sp[1]~8\,
	combout => \cpu1|sp[2]~9_combout\,
	cout => \cpu1|sp[2]~10\);

-- Location: LCCOMB_X18_Y21_N18
\cpu1|sp[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp[3]~13_combout\ = (\cpu1|spush~1_combout\ & ((\cpu1|sp\(3) & (!\cpu1|sp[2]~10\)) # (!\cpu1|sp\(3) & ((\cpu1|sp[2]~10\) # (GND))))) # (!\cpu1|spush~1_combout\ & ((\cpu1|sp\(3) & (\cpu1|sp[2]~10\ & VCC)) # (!\cpu1|sp\(3) & (!\cpu1|sp[2]~10\))))
-- \cpu1|sp[3]~14\ = CARRY((\cpu1|spush~1_combout\ & ((!\cpu1|sp[2]~10\) # (!\cpu1|sp\(3)))) # (!\cpu1|spush~1_combout\ & (!\cpu1|sp\(3) & !\cpu1|sp[2]~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|spush~1_combout\,
	datab => \cpu1|sp\(3),
	datad => VCC,
	cin => \cpu1|sp[2]~10\,
	combout => \cpu1|sp[3]~13_combout\,
	cout => \cpu1|sp[3]~14\);

-- Location: FF_X18_Y21_N19
\cpu1|sp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|sp[3]~13_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|sp~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(3));

-- Location: LCCOMB_X21_Y21_N2
\cpu1|sp1[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp1[0]~5_combout\ = !\cpu1|sp1\(0)
-- \cpu1|sp1[0]~6\ = CARRY(!\cpu1|sp1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp1\(0),
	combout => \cpu1|sp1[0]~5_combout\,
	cout => \cpu1|sp1[0]~6\);

-- Location: FF_X21_Y21_N3
\cpu1|sp1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|sp1[0]~5_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|sp~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp1\(0));

-- Location: LCCOMB_X21_Y21_N4
\cpu1|sp1[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp1[1]~7_combout\ = (\cpu1|spush~1_combout\ & ((\cpu1|sp1\(1) & (!\cpu1|sp1[0]~6\)) # (!\cpu1|sp1\(1) & ((\cpu1|sp1[0]~6\) # (GND))))) # (!\cpu1|spush~1_combout\ & ((\cpu1|sp1\(1) & (\cpu1|sp1[0]~6\ & VCC)) # (!\cpu1|sp1\(1) & (!\cpu1|sp1[0]~6\))))
-- \cpu1|sp1[1]~8\ = CARRY((\cpu1|spush~1_combout\ & ((!\cpu1|sp1[0]~6\) # (!\cpu1|sp1\(1)))) # (!\cpu1|spush~1_combout\ & (!\cpu1|sp1\(1) & !\cpu1|sp1[0]~6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|spush~1_combout\,
	datab => \cpu1|sp1\(1),
	datad => VCC,
	cin => \cpu1|sp1[0]~6\,
	combout => \cpu1|sp1[1]~7_combout\,
	cout => \cpu1|sp1[1]~8\);

-- Location: FF_X21_Y21_N5
\cpu1|sp1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|sp1[1]~7_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|sp~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp1\(1));

-- Location: LCCOMB_X21_Y21_N6
\cpu1|sp1[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp1[2]~9_combout\ = ((\cpu1|sp1\(2) $ (\cpu1|spush~1_combout\ $ (\cpu1|sp1[1]~8\)))) # (GND)
-- \cpu1|sp1[2]~10\ = CARRY((\cpu1|sp1\(2) & ((!\cpu1|sp1[1]~8\) # (!\cpu1|spush~1_combout\))) # (!\cpu1|sp1\(2) & (!\cpu1|spush~1_combout\ & !\cpu1|sp1[1]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp1\(2),
	datab => \cpu1|spush~1_combout\,
	datad => VCC,
	cin => \cpu1|sp1[1]~8\,
	combout => \cpu1|sp1[2]~9_combout\,
	cout => \cpu1|sp1[2]~10\);

-- Location: FF_X21_Y21_N7
\cpu1|sp1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|sp1[2]~9_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|sp~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp1\(2));

-- Location: LCCOMB_X21_Y21_N8
\cpu1|sp1[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp1[3]~11_combout\ = (\cpu1|spush~1_combout\ & ((\cpu1|sp1\(3) & (!\cpu1|sp1[2]~10\)) # (!\cpu1|sp1\(3) & ((\cpu1|sp1[2]~10\) # (GND))))) # (!\cpu1|spush~1_combout\ & ((\cpu1|sp1\(3) & (\cpu1|sp1[2]~10\ & VCC)) # (!\cpu1|sp1\(3) & 
-- (!\cpu1|sp1[2]~10\))))
-- \cpu1|sp1[3]~12\ = CARRY((\cpu1|spush~1_combout\ & ((!\cpu1|sp1[2]~10\) # (!\cpu1|sp1\(3)))) # (!\cpu1|spush~1_combout\ & (!\cpu1|sp1\(3) & !\cpu1|sp1[2]~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|spush~1_combout\,
	datab => \cpu1|sp1\(3),
	datad => VCC,
	cin => \cpu1|sp1[2]~10\,
	combout => \cpu1|sp1[3]~11_combout\,
	cout => \cpu1|sp1[3]~12\);

-- Location: FF_X21_Y21_N9
\cpu1|sp1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|sp1[3]~11_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|sp~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp1\(3));

-- Location: LCCOMB_X21_Y21_N10
\cpu1|sp1[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp1[4]~13_combout\ = \cpu1|spush~1_combout\ $ (\cpu1|sp1[3]~12\ $ (\cpu1|sp1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|spush~1_combout\,
	datad => \cpu1|sp1\(4),
	cin => \cpu1|sp1[3]~12\,
	combout => \cpu1|sp1[4]~13_combout\);

-- Location: FF_X21_Y21_N11
\cpu1|sp1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|sp1[4]~13_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|sp~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp1\(4));

-- Location: LCCOMB_X21_Y21_N18
\cpu1|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~8_combout\ = (\cpu1|sp1\(2) & (!\cpu1|sp1\(0) & (!\cpu1|sp1\(1) & \cpu1|spush~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp1\(2),
	datab => \cpu1|sp1\(0),
	datac => \cpu1|sp1\(1),
	datad => \cpu1|spush~1_combout\,
	combout => \cpu1|Decoder0~8_combout\);

-- Location: LCCOMB_X21_Y21_N28
\cpu1|Decoder0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~28_combout\ = (!\cpu1|sp1\(4) & (!\cpu1|sp1\(3) & \cpu1|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp1\(4),
	datac => \cpu1|sp1\(3),
	datad => \cpu1|Decoder0~8_combout\,
	combout => \cpu1|Decoder0~28_combout\);

-- Location: FF_X21_Y17_N29
\cpu1|s_stack[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[5][16]~q\);

-- Location: LCCOMB_X21_Y21_N26
\cpu1|Decoder0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~20_combout\ = (\cpu1|sp1\(2) & (!\cpu1|sp1\(0) & (\cpu1|sp1\(1) & \cpu1|spush~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp1\(2),
	datab => \cpu1|sp1\(0),
	datac => \cpu1|sp1\(1),
	datad => \cpu1|spush~1_combout\,
	combout => \cpu1|Decoder0~20_combout\);

-- Location: LCCOMB_X21_Y20_N6
\cpu1|Decoder0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~31_combout\ = (!\cpu1|sp1\(4) & (\cpu1|Decoder0~20_combout\ & !\cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp1\(4),
	datac => \cpu1|Decoder0~20_combout\,
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~31_combout\);

-- Location: FF_X21_Y17_N7
\cpu1|s_stack[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[7][16]~q\);

-- Location: LCCOMB_X21_Y21_N12
\cpu1|Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~12_combout\ = (\cpu1|sp1\(2) & (\cpu1|sp1\(0) & (!\cpu1|sp1\(1) & \cpu1|spush~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp1\(2),
	datab => \cpu1|sp1\(0),
	datac => \cpu1|sp1\(1),
	datad => \cpu1|spush~1_combout\,
	combout => \cpu1|Decoder0~12_combout\);

-- Location: LCCOMB_X21_Y19_N24
\cpu1|Decoder0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~30_combout\ = (!\cpu1|sp1\(4) & (\cpu1|Decoder0~12_combout\ & !\cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp1\(4),
	datac => \cpu1|Decoder0~12_combout\,
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~30_combout\);

-- Location: FF_X25_Y21_N5
\cpu1|s_stack[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[4][16]~q\);

-- Location: LCCOMB_X21_Y21_N20
\cpu1|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~0_combout\ = (\cpu1|sp1\(2) & (\cpu1|sp1\(0) & (\cpu1|sp1\(1) & \cpu1|spush~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp1\(2),
	datab => \cpu1|sp1\(0),
	datac => \cpu1|sp1\(1),
	datad => \cpu1|spush~1_combout\,
	combout => \cpu1|Decoder0~0_combout\);

-- Location: LCCOMB_X21_Y19_N14
\cpu1|Decoder0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~29_combout\ = (!\cpu1|sp1\(4) & (\cpu1|Decoder0~0_combout\ & !\cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp1\(4),
	datac => \cpu1|Decoder0~0_combout\,
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~29_combout\);

-- Location: FF_X25_Y21_N11
\cpu1|s_stack[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[6][16]~q\);

-- Location: LCCOMB_X25_Y21_N4
\cpu1|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~12_combout\ = (\cpu1|sp\(1) & ((\cpu1|sp\(0)) # ((\cpu1|s_stack[6][16]~q\)))) # (!\cpu1|sp\(1) & (!\cpu1|sp\(0) & (\cpu1|s_stack[4][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[4][16]~q\,
	datad => \cpu1|s_stack[6][16]~q\,
	combout => \cpu1|Mux0~12_combout\);

-- Location: LCCOMB_X21_Y17_N6
\cpu1|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~13_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux0~12_combout\ & ((\cpu1|s_stack[7][16]~q\))) # (!\cpu1|Mux0~12_combout\ & (\cpu1|s_stack[5][16]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[5][16]~q\,
	datac => \cpu1|s_stack[7][16]~q\,
	datad => \cpu1|Mux0~12_combout\,
	combout => \cpu1|Mux0~13_combout\);

-- Location: LCCOMB_X23_Y18_N28
\cpu1|s_stack[1][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[1][16]~feeder_combout\ = \cpu1|t\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(16),
	combout => \cpu1|s_stack[1][16]~feeder_combout\);

-- Location: LCCOMB_X21_Y21_N16
\cpu1|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~6_combout\ = (!\cpu1|sp1\(2) & (!\cpu1|sp1\(0) & (!\cpu1|sp1\(1) & \cpu1|spush~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp1\(2),
	datab => \cpu1|sp1\(0),
	datac => \cpu1|sp1\(1),
	datad => \cpu1|spush~1_combout\,
	combout => \cpu1|Decoder0~6_combout\);

-- Location: LCCOMB_X21_Y20_N2
\cpu1|Decoder0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~33_combout\ = (\cpu1|Decoder0~6_combout\ & (!\cpu1|sp1\(4) & !\cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder0~6_combout\,
	datab => \cpu1|sp1\(4),
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~33_combout\);

-- Location: FF_X23_Y18_N29
\cpu1|s_stack[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[1][16]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[1][16]~q\);

-- Location: LCCOMB_X21_Y21_N22
\cpu1|Decoder0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~14_combout\ = (!\cpu1|sp1\(2) & (\cpu1|sp1\(0) & (!\cpu1|sp1\(1) & \cpu1|spush~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp1\(2),
	datab => \cpu1|sp1\(0),
	datac => \cpu1|sp1\(1),
	datad => \cpu1|spush~1_combout\,
	combout => \cpu1|Decoder0~14_combout\);

-- Location: LCCOMB_X21_Y19_N18
\cpu1|Decoder0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~34_combout\ = (!\cpu1|sp1\(4) & (\cpu1|Decoder0~14_combout\ & !\cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp1\(4),
	datac => \cpu1|Decoder0~14_combout\,
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~34_combout\);

-- Location: FF_X23_Y18_N15
\cpu1|s_stack[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[0][16]~q\);

-- Location: LCCOMB_X23_Y18_N14
\cpu1|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~14_combout\ = (\cpu1|sp\(0) & ((\cpu1|s_stack[1][16]~q\) # ((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & (((\cpu1|s_stack[0][16]~q\ & !\cpu1|sp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[1][16]~q\,
	datac => \cpu1|s_stack[0][16]~q\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux0~14_combout\);

-- Location: LCCOMB_X21_Y21_N0
\cpu1|Decoder0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~18_combout\ = (!\cpu1|sp1\(2) & (!\cpu1|sp1\(0) & (\cpu1|sp1\(1) & \cpu1|spush~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp1\(2),
	datab => \cpu1|sp1\(0),
	datac => \cpu1|sp1\(1),
	datad => \cpu1|spush~1_combout\,
	combout => \cpu1|Decoder0~18_combout\);

-- Location: LCCOMB_X21_Y19_N12
\cpu1|Decoder0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~35_combout\ = (\cpu1|Decoder0~18_combout\ & (!\cpu1|sp1\(4) & !\cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder0~18_combout\,
	datab => \cpu1|sp1\(4),
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~35_combout\);

-- Location: FF_X22_Y18_N13
\cpu1|s_stack[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[3][16]~q\);

-- Location: LCCOMB_X21_Y21_N30
\cpu1|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~2_combout\ = (!\cpu1|sp1\(2) & (\cpu1|sp1\(0) & (\cpu1|sp1\(1) & \cpu1|spush~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp1\(2),
	datab => \cpu1|sp1\(0),
	datac => \cpu1|sp1\(1),
	datad => \cpu1|spush~1_combout\,
	combout => \cpu1|Decoder0~2_combout\);

-- Location: LCCOMB_X21_Y20_N16
\cpu1|Decoder0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~32_combout\ = (!\cpu1|sp1\(4) & (\cpu1|Decoder0~2_combout\ & !\cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp1\(4),
	datac => \cpu1|Decoder0~2_combout\,
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~32_combout\);

-- Location: FF_X22_Y18_N11
\cpu1|s_stack[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[2][16]~q\);

-- Location: LCCOMB_X22_Y18_N12
\cpu1|Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~15_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux0~14_combout\ & (\cpu1|s_stack[3][16]~q\)) # (!\cpu1|Mux0~14_combout\ & ((\cpu1|s_stack[2][16]~q\))))) # (!\cpu1|sp\(1) & (\cpu1|Mux0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|Mux0~14_combout\,
	datac => \cpu1|s_stack[3][16]~q\,
	datad => \cpu1|s_stack[2][16]~q\,
	combout => \cpu1|Mux0~15_combout\);

-- Location: LCCOMB_X28_Y17_N20
\cpu1|Mux0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~16_combout\ = (\cpu1|sp\(3) & (((\cpu1|sp\(2))))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & (\cpu1|Mux0~13_combout\)) # (!\cpu1|sp\(2) & ((\cpu1|Mux0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|Mux0~13_combout\,
	datac => \cpu1|sp\(2),
	datad => \cpu1|Mux0~15_combout\,
	combout => \cpu1|Mux0~16_combout\);

-- Location: LCCOMB_X21_Y20_N24
\cpu1|Decoder0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~36_combout\ = (\cpu1|Decoder0~8_combout\ & (!\cpu1|sp1\(4) & \cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder0~8_combout\,
	datab => \cpu1|sp1\(4),
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~36_combout\);

-- Location: FF_X12_Y18_N17
\cpu1|s_stack[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[13][16]~q\);

-- Location: LCCOMB_X21_Y20_N12
\cpu1|Decoder0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~39_combout\ = (!\cpu1|sp1\(4) & (\cpu1|Decoder0~20_combout\ & \cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp1\(4),
	datac => \cpu1|Decoder0~20_combout\,
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~39_combout\);

-- Location: FF_X12_Y18_N27
\cpu1|s_stack[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[15][16]~q\);

-- Location: LCCOMB_X13_Y18_N8
\cpu1|s_stack[14][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[14][16]~feeder_combout\ = \cpu1|t\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(16),
	combout => \cpu1|s_stack[14][16]~feeder_combout\);

-- Location: LCCOMB_X21_Y19_N6
\cpu1|Decoder0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~37_combout\ = (!\cpu1|sp1\(4) & (\cpu1|Decoder0~0_combout\ & \cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp1\(4),
	datac => \cpu1|Decoder0~0_combout\,
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~37_combout\);

-- Location: FF_X13_Y18_N9
\cpu1|s_stack[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[14][16]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[14][16]~q\);

-- Location: LCCOMB_X21_Y19_N16
\cpu1|Decoder0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~38_combout\ = (\cpu1|Decoder0~12_combout\ & (!\cpu1|sp1\(4) & \cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder0~12_combout\,
	datab => \cpu1|sp1\(4),
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~38_combout\);

-- Location: FF_X13_Y18_N19
\cpu1|s_stack[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[12][16]~q\);

-- Location: LCCOMB_X13_Y18_N18
\cpu1|Mux0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~17_combout\ = (\cpu1|sp\(0) & (((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & (\cpu1|s_stack[14][16]~q\)) # (!\cpu1|sp\(1) & ((\cpu1|s_stack[12][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[14][16]~q\,
	datac => \cpu1|s_stack[12][16]~q\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux0~17_combout\);

-- Location: LCCOMB_X12_Y18_N26
\cpu1|Mux0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~18_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux0~17_combout\ & ((\cpu1|s_stack[15][16]~q\))) # (!\cpu1|Mux0~17_combout\ & (\cpu1|s_stack[13][16]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[13][16]~q\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[15][16]~q\,
	datad => \cpu1|Mux0~17_combout\,
	combout => \cpu1|Mux0~18_combout\);

-- Location: LCCOMB_X21_Y20_N10
\cpu1|Decoder0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~24_combout\ = (!\cpu1|sp1\(4) & (\cpu1|Decoder0~2_combout\ & \cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp1\(4),
	datac => \cpu1|Decoder0~2_combout\,
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~24_combout\);

-- Location: FF_X12_Y17_N3
\cpu1|s_stack[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[10][16]~q\);

-- Location: LCCOMB_X21_Y19_N4
\cpu1|Decoder0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~27_combout\ = (\cpu1|Decoder0~18_combout\ & (!\cpu1|sp1\(4) & \cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder0~18_combout\,
	datab => \cpu1|sp1\(4),
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~27_combout\);

-- Location: FF_X12_Y17_N13
\cpu1|s_stack[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[11][16]~q\);

-- Location: LCCOMB_X21_Y19_N22
\cpu1|Decoder0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~26_combout\ = (\cpu1|Decoder0~14_combout\ & (!\cpu1|sp1\(4) & \cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder0~14_combout\,
	datab => \cpu1|sp1\(4),
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~26_combout\);

-- Location: FF_X13_Y17_N7
\cpu1|s_stack[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[8][16]~q\);

-- Location: LCCOMB_X21_Y20_N28
\cpu1|Decoder0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~25_combout\ = (\cpu1|Decoder0~6_combout\ & (!\cpu1|sp1\(4) & \cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder0~6_combout\,
	datab => \cpu1|sp1\(4),
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~25_combout\);

-- Location: FF_X13_Y17_N21
\cpu1|s_stack[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[9][16]~q\);

-- Location: LCCOMB_X13_Y17_N6
\cpu1|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~10_combout\ = (\cpu1|sp\(0) & ((\cpu1|sp\(1)) # ((\cpu1|s_stack[9][16]~q\)))) # (!\cpu1|sp\(0) & (!\cpu1|sp\(1) & (\cpu1|s_stack[8][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[8][16]~q\,
	datad => \cpu1|s_stack[9][16]~q\,
	combout => \cpu1|Mux0~10_combout\);

-- Location: LCCOMB_X12_Y17_N12
\cpu1|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~11_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux0~10_combout\ & ((\cpu1|s_stack[11][16]~q\))) # (!\cpu1|Mux0~10_combout\ & (\cpu1|s_stack[10][16]~q\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|s_stack[10][16]~q\,
	datac => \cpu1|s_stack[11][16]~q\,
	datad => \cpu1|Mux0~10_combout\,
	combout => \cpu1|Mux0~11_combout\);

-- Location: LCCOMB_X12_Y17_N30
\cpu1|Mux0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~19_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux0~16_combout\ & (\cpu1|Mux0~18_combout\)) # (!\cpu1|Mux0~16_combout\ & ((\cpu1|Mux0~11_combout\))))) # (!\cpu1|sp\(3) & (\cpu1|Mux0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|Mux0~16_combout\,
	datac => \cpu1|Mux0~18_combout\,
	datad => \cpu1|Mux0~11_combout\,
	combout => \cpu1|Mux0~19_combout\);

-- Location: LCCOMB_X18_Y21_N20
\cpu1|sp[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp[4]~15_combout\ = \cpu1|spush~1_combout\ $ (\cpu1|sp[3]~14\ $ (\cpu1|sp\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|spush~1_combout\,
	datad => \cpu1|sp\(4),
	cin => \cpu1|sp[3]~14\,
	combout => \cpu1|sp[4]~15_combout\);

-- Location: FF_X18_Y21_N21
\cpu1|sp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|sp[4]~15_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|sp~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(4));

-- Location: LCCOMB_X21_Y20_N0
\cpu1|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~7_combout\ = (\cpu1|Decoder0~6_combout\ & (\cpu1|sp1\(4) & \cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder0~6_combout\,
	datab => \cpu1|sp1\(4),
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~7_combout\);

-- Location: FF_X18_Y17_N29
\cpu1|s_stack[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[25][16]~q\);

-- Location: LCCOMB_X21_Y20_N14
\cpu1|Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~11_combout\ = (\cpu1|Decoder0~8_combout\ & (\cpu1|sp1\(4) & \cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder0~8_combout\,
	datab => \cpu1|sp1\(4),
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~11_combout\);

-- Location: FF_X18_Y17_N31
\cpu1|s_stack[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[29][16]~q\);

-- Location: LCCOMB_X21_Y20_N4
\cpu1|Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~10_combout\ = (\cpu1|Decoder0~6_combout\ & (\cpu1|sp1\(4) & !\cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder0~6_combout\,
	datab => \cpu1|sp1\(4),
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~10_combout\);

-- Location: FF_X19_Y17_N5
\cpu1|s_stack[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[17][16]~q\);

-- Location: LCCOMB_X19_Y17_N10
\cpu1|s_stack[21][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[21][16]~feeder_combout\ = \cpu1|t\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(16),
	combout => \cpu1|s_stack[21][16]~feeder_combout\);

-- Location: LCCOMB_X21_Y20_N18
\cpu1|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~9_combout\ = (\cpu1|Decoder0~8_combout\ & (\cpu1|sp1\(4) & !\cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder0~8_combout\,
	datab => \cpu1|sp1\(4),
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~9_combout\);

-- Location: FF_X19_Y17_N11
\cpu1|s_stack[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[21][16]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[21][16]~q\);

-- Location: LCCOMB_X19_Y17_N4
\cpu1|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~2_combout\ = (\cpu1|sp\(2) & ((\cpu1|sp\(3)) # ((\cpu1|s_stack[21][16]~q\)))) # (!\cpu1|sp\(2) & (!\cpu1|sp\(3) & (\cpu1|s_stack[17][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[17][16]~q\,
	datad => \cpu1|s_stack[21][16]~q\,
	combout => \cpu1|Mux0~2_combout\);

-- Location: LCCOMB_X18_Y17_N30
\cpu1|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~3_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux0~2_combout\ & ((\cpu1|s_stack[29][16]~q\))) # (!\cpu1|Mux0~2_combout\ & (\cpu1|s_stack[25][16]~q\)))) # (!\cpu1|sp\(3) & (((\cpu1|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|s_stack[25][16]~q\,
	datac => \cpu1|s_stack[29][16]~q\,
	datad => \cpu1|Mux0~2_combout\,
	combout => \cpu1|Mux0~3_combout\);

-- Location: LCCOMB_X21_Y19_N8
\cpu1|Decoder0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~16_combout\ = (\cpu1|sp1\(4) & (\cpu1|Decoder0~14_combout\ & !\cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp1\(4),
	datac => \cpu1|Decoder0~14_combout\,
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~16_combout\);

-- Location: FF_X17_Y17_N25
\cpu1|s_stack[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[16][16]~q\);

-- Location: LCCOMB_X17_Y17_N6
\cpu1|s_stack[24][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[24][16]~feeder_combout\ = \cpu1|t\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(16),
	combout => \cpu1|s_stack[24][16]~feeder_combout\);

-- Location: LCCOMB_X21_Y19_N30
\cpu1|Decoder0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~15_combout\ = (\cpu1|sp1\(4) & (\cpu1|Decoder0~14_combout\ & \cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp1\(4),
	datac => \cpu1|Decoder0~14_combout\,
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~15_combout\);

-- Location: FF_X17_Y17_N7
\cpu1|s_stack[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[24][16]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[24][16]~q\);

-- Location: LCCOMB_X17_Y17_N24
\cpu1|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~4_combout\ = (\cpu1|sp\(3) & ((\cpu1|sp\(2)) # ((\cpu1|s_stack[24][16]~q\)))) # (!\cpu1|sp\(3) & (!\cpu1|sp\(2) & (\cpu1|s_stack[16][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[16][16]~q\,
	datad => \cpu1|s_stack[24][16]~q\,
	combout => \cpu1|Mux0~4_combout\);

-- Location: LCCOMB_X21_Y19_N26
\cpu1|Decoder0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~17_combout\ = (\cpu1|sp1\(4) & (\cpu1|Decoder0~12_combout\ & \cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp1\(4),
	datac => \cpu1|Decoder0~12_combout\,
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~17_combout\);

-- Location: FF_X23_Y17_N31
\cpu1|s_stack[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[28][16]~q\);

-- Location: LCCOMB_X21_Y19_N20
\cpu1|Decoder0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~13_combout\ = (\cpu1|sp1\(4) & (\cpu1|Decoder0~12_combout\ & !\cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp1\(4),
	datac => \cpu1|Decoder0~12_combout\,
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~13_combout\);

-- Location: FF_X23_Y17_N21
\cpu1|s_stack[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[20][16]~q\);

-- Location: LCCOMB_X23_Y17_N30
\cpu1|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~5_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux0~4_combout\ & (\cpu1|s_stack[28][16]~q\)) # (!\cpu1|Mux0~4_combout\ & ((\cpu1|s_stack[20][16]~q\))))) # (!\cpu1|sp\(2) & (\cpu1|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|Mux0~4_combout\,
	datac => \cpu1|s_stack[28][16]~q\,
	datad => \cpu1|s_stack[20][16]~q\,
	combout => \cpu1|Mux0~5_combout\);

-- Location: LCCOMB_X28_Y17_N30
\cpu1|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~6_combout\ = (\cpu1|sp\(1) & (((\cpu1|sp\(0))))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & (\cpu1|Mux0~3_combout\)) # (!\cpu1|sp\(0) & ((\cpu1|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|Mux0~3_combout\,
	datac => \cpu1|Mux0~5_combout\,
	datad => \cpu1|sp\(0),
	combout => \cpu1|Mux0~6_combout\);

-- Location: LCCOMB_X23_Y19_N8
\cpu1|s_stack[27][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[27][16]~feeder_combout\ = \cpu1|t\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(16),
	combout => \cpu1|s_stack[27][16]~feeder_combout\);

-- Location: LCCOMB_X21_Y19_N2
\cpu1|Decoder0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~19_combout\ = (\cpu1|Decoder0~18_combout\ & (\cpu1|sp1\(4) & \cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder0~18_combout\,
	datab => \cpu1|sp1\(4),
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~19_combout\);

-- Location: FF_X23_Y19_N9
\cpu1|s_stack[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[27][16]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[27][16]~q\);

-- Location: LCCOMB_X21_Y20_N8
\cpu1|Decoder0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~23_combout\ = (\cpu1|sp1\(4) & (\cpu1|Decoder0~20_combout\ & \cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp1\(4),
	datac => \cpu1|Decoder0~20_combout\,
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~23_combout\);

-- Location: FF_X28_Y17_N25
\cpu1|s_stack[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[31][16]~q\);

-- Location: LCCOMB_X21_Y19_N28
\cpu1|Decoder0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~22_combout\ = (\cpu1|Decoder0~18_combout\ & (\cpu1|sp1\(4) & !\cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder0~18_combout\,
	datab => \cpu1|sp1\(4),
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~22_combout\);

-- Location: FF_X28_Y18_N19
\cpu1|s_stack[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[19][16]~q\);

-- Location: LCCOMB_X21_Y20_N26
\cpu1|Decoder0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~21_combout\ = (\cpu1|Decoder0~20_combout\ & (\cpu1|sp1\(4) & !\cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder0~20_combout\,
	datab => \cpu1|sp1\(4),
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~21_combout\);

-- Location: FF_X28_Y18_N17
\cpu1|s_stack[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[23][16]~q\);

-- Location: LCCOMB_X28_Y18_N18
\cpu1|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~7_combout\ = (\cpu1|sp\(3) & (\cpu1|sp\(2))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & ((\cpu1|s_stack[23][16]~q\))) # (!\cpu1|sp\(2) & (\cpu1|s_stack[19][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[19][16]~q\,
	datad => \cpu1|s_stack[23][16]~q\,
	combout => \cpu1|Mux0~7_combout\);

-- Location: LCCOMB_X28_Y17_N24
\cpu1|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~8_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux0~7_combout\ & ((\cpu1|s_stack[31][16]~q\))) # (!\cpu1|Mux0~7_combout\ & (\cpu1|s_stack[27][16]~q\)))) # (!\cpu1|sp\(3) & (((\cpu1|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|s_stack[27][16]~q\,
	datac => \cpu1|s_stack[31][16]~q\,
	datad => \cpu1|Mux0~7_combout\,
	combout => \cpu1|Mux0~8_combout\);

-- Location: LCCOMB_X21_Y20_N20
\cpu1|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~4_combout\ = (\cpu1|Decoder0~2_combout\ & (\cpu1|sp1\(4) & !\cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder0~2_combout\,
	datab => \cpu1|sp1\(4),
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~4_combout\);

-- Location: FF_X19_Y20_N9
\cpu1|s_stack[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[18][16]~q\);

-- Location: LCCOMB_X21_Y20_N30
\cpu1|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~3_combout\ = (\cpu1|sp1\(4) & (\cpu1|Decoder0~2_combout\ & \cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp1\(4),
	datac => \cpu1|Decoder0~2_combout\,
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~3_combout\);

-- Location: FF_X19_Y20_N7
\cpu1|s_stack[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[26][16]~q\);

-- Location: LCCOMB_X19_Y20_N8
\cpu1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~0_combout\ = (\cpu1|sp\(3) & ((\cpu1|sp\(2)) # ((\cpu1|s_stack[26][16]~q\)))) # (!\cpu1|sp\(3) & (!\cpu1|sp\(2) & (\cpu1|s_stack[18][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[18][16]~q\,
	datad => \cpu1|s_stack[26][16]~q\,
	combout => \cpu1|Mux0~0_combout\);

-- Location: LCCOMB_X21_Y19_N10
\cpu1|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~5_combout\ = (\cpu1|sp1\(4) & (\cpu1|Decoder0~0_combout\ & \cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp1\(4),
	datac => \cpu1|Decoder0~0_combout\,
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~5_combout\);

-- Location: FF_X28_Y17_N13
\cpu1|s_stack[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[30][16]~q\);

-- Location: LCCOMB_X25_Y18_N28
\cpu1|s_stack[22][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[22][16]~feeder_combout\ = \cpu1|t\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(16),
	combout => \cpu1|s_stack[22][16]~feeder_combout\);

-- Location: LCCOMB_X21_Y19_N0
\cpu1|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder0~1_combout\ = (\cpu1|sp1\(4) & (\cpu1|Decoder0~0_combout\ & !\cpu1|sp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp1\(4),
	datac => \cpu1|Decoder0~0_combout\,
	datad => \cpu1|sp1\(3),
	combout => \cpu1|Decoder0~1_combout\);

-- Location: FF_X25_Y18_N29
\cpu1|s_stack[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[22][16]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[22][16]~q\);

-- Location: LCCOMB_X28_Y17_N12
\cpu1|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~1_combout\ = (\cpu1|Mux0~0_combout\ & (((\cpu1|s_stack[30][16]~q\)) # (!\cpu1|sp\(2)))) # (!\cpu1|Mux0~0_combout\ & (\cpu1|sp\(2) & ((\cpu1|s_stack[22][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux0~0_combout\,
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[30][16]~q\,
	datad => \cpu1|s_stack[22][16]~q\,
	combout => \cpu1|Mux0~1_combout\);

-- Location: LCCOMB_X28_Y17_N18
\cpu1|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~9_combout\ = (\cpu1|Mux0~6_combout\ & ((\cpu1|Mux0~8_combout\) # ((!\cpu1|sp\(1))))) # (!\cpu1|Mux0~6_combout\ & (((\cpu1|sp\(1) & \cpu1|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux0~6_combout\,
	datab => \cpu1|Mux0~8_combout\,
	datac => \cpu1|sp\(1),
	datad => \cpu1|Mux0~1_combout\,
	combout => \cpu1|Mux0~9_combout\);

-- Location: LCCOMB_X28_Y17_N22
\cpu1|Mux0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~20_combout\ = (\cpu1|sp\(4) & ((\cpu1|Mux0~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux0~19_combout\,
	datab => \cpu1|sp\(4),
	datad => \cpu1|Mux0~9_combout\,
	combout => \cpu1|Mux0~20_combout\);

-- Location: LCCOMB_X14_Y17_N24
\cpu1|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux17~1_combout\ = (!\cpu1|t_sel[2]~0_combout\ & ((\cpu1|Mux118~6_combout\ & (\cpu1|Mux0~20_combout\ & \cpu1|t\(16))) # (!\cpu1|Mux118~6_combout\ & ((!\cpu1|t\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t_sel[2]~0_combout\,
	datab => \cpu1|Mux0~20_combout\,
	datac => \cpu1|Mux118~6_combout\,
	datad => \cpu1|t\(16),
	combout => \cpu1|Mux17~1_combout\);

-- Location: FF_X21_Y18_N17
\cpu1|s_stack[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[5][15]~q\);

-- Location: FF_X21_Y18_N11
\cpu1|s_stack[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[7][15]~q\);

-- Location: FF_X25_Y21_N27
\cpu1|s_stack[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[4][15]~q\);

-- Location: FF_X25_Y21_N17
\cpu1|s_stack[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[6][15]~q\);

-- Location: LCCOMB_X25_Y21_N26
\cpu1|Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~12_combout\ = (\cpu1|sp\(1) & ((\cpu1|sp\(0)) # ((\cpu1|s_stack[6][15]~q\)))) # (!\cpu1|sp\(1) & (!\cpu1|sp\(0) & (\cpu1|s_stack[4][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[4][15]~q\,
	datad => \cpu1|s_stack[6][15]~q\,
	combout => \cpu1|Mux1~12_combout\);

-- Location: LCCOMB_X21_Y18_N10
\cpu1|Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~13_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux1~12_combout\ & ((\cpu1|s_stack[7][15]~q\))) # (!\cpu1|Mux1~12_combout\ & (\cpu1|s_stack[5][15]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[5][15]~q\,
	datac => \cpu1|s_stack[7][15]~q\,
	datad => \cpu1|Mux1~12_combout\,
	combout => \cpu1|Mux1~13_combout\);

-- Location: FF_X22_Y18_N25
\cpu1|s_stack[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[2][15]~q\);

-- Location: FF_X22_Y18_N19
\cpu1|s_stack[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[3][15]~q\);

-- Location: FF_X22_Y21_N27
\cpu1|s_stack[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[0][15]~q\);

-- Location: FF_X22_Y21_N9
\cpu1|s_stack[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[1][15]~q\);

-- Location: LCCOMB_X22_Y21_N26
\cpu1|Mux1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~14_combout\ = (\cpu1|sp\(0) & ((\cpu1|sp\(1)) # ((\cpu1|s_stack[1][15]~q\)))) # (!\cpu1|sp\(0) & (!\cpu1|sp\(1) & (\cpu1|s_stack[0][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[0][15]~q\,
	datad => \cpu1|s_stack[1][15]~q\,
	combout => \cpu1|Mux1~14_combout\);

-- Location: LCCOMB_X22_Y18_N18
\cpu1|Mux1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~15_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux1~14_combout\ & ((\cpu1|s_stack[3][15]~q\))) # (!\cpu1|Mux1~14_combout\ & (\cpu1|s_stack[2][15]~q\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|s_stack[2][15]~q\,
	datac => \cpu1|s_stack[3][15]~q\,
	datad => \cpu1|Mux1~14_combout\,
	combout => \cpu1|Mux1~15_combout\);

-- Location: LCCOMB_X21_Y18_N20
\cpu1|Mux1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~16_combout\ = (\cpu1|sp\(3) & (((\cpu1|sp\(2))))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & (\cpu1|Mux1~13_combout\)) # (!\cpu1|sp\(2) & ((\cpu1|Mux1~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux1~13_combout\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|sp\(2),
	datad => \cpu1|Mux1~15_combout\,
	combout => \cpu1|Mux1~16_combout\);

-- Location: FF_X17_Y20_N17
\cpu1|s_stack[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[10][15]~q\);

-- Location: FF_X17_Y20_N27
\cpu1|s_stack[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[11][15]~q\);

-- Location: FF_X24_Y18_N19
\cpu1|s_stack[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[8][15]~q\);

-- Location: FF_X24_Y18_N25
\cpu1|s_stack[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[9][15]~q\);

-- Location: LCCOMB_X24_Y18_N18
\cpu1|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~10_combout\ = (\cpu1|sp\(0) & ((\cpu1|sp\(1)) # ((\cpu1|s_stack[9][15]~q\)))) # (!\cpu1|sp\(0) & (!\cpu1|sp\(1) & (\cpu1|s_stack[8][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[8][15]~q\,
	datad => \cpu1|s_stack[9][15]~q\,
	combout => \cpu1|Mux1~10_combout\);

-- Location: LCCOMB_X17_Y20_N26
\cpu1|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~11_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux1~10_combout\ & ((\cpu1|s_stack[11][15]~q\))) # (!\cpu1|Mux1~10_combout\ & (\cpu1|s_stack[10][15]~q\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|s_stack[10][15]~q\,
	datac => \cpu1|s_stack[11][15]~q\,
	datad => \cpu1|Mux1~10_combout\,
	combout => \cpu1|Mux1~11_combout\);

-- Location: FF_X13_Y18_N1
\cpu1|s_stack[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[14][15]~q\);

-- Location: FF_X13_Y18_N3
\cpu1|s_stack[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[12][15]~q\);

-- Location: LCCOMB_X13_Y18_N2
\cpu1|Mux1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~17_combout\ = (\cpu1|sp\(0) & (((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & (\cpu1|s_stack[14][15]~q\)) # (!\cpu1|sp\(1) & ((\cpu1|s_stack[12][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[14][15]~q\,
	datac => \cpu1|s_stack[12][15]~q\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux1~17_combout\);

-- Location: FF_X12_Y18_N3
\cpu1|s_stack[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[15][15]~q\);

-- Location: FF_X12_Y18_N1
\cpu1|s_stack[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[13][15]~q\);

-- Location: LCCOMB_X12_Y18_N2
\cpu1|Mux1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~18_combout\ = (\cpu1|Mux1~17_combout\ & (((\cpu1|s_stack[15][15]~q\)) # (!\cpu1|sp\(0)))) # (!\cpu1|Mux1~17_combout\ & (\cpu1|sp\(0) & ((\cpu1|s_stack[13][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux1~17_combout\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[15][15]~q\,
	datad => \cpu1|s_stack[13][15]~q\,
	combout => \cpu1|Mux1~18_combout\);

-- Location: LCCOMB_X17_Y20_N4
\cpu1|Mux1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~19_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux1~16_combout\ & ((\cpu1|Mux1~18_combout\))) # (!\cpu1|Mux1~16_combout\ & (\cpu1|Mux1~11_combout\)))) # (!\cpu1|sp\(3) & (\cpu1|Mux1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|Mux1~16_combout\,
	datac => \cpu1|Mux1~11_combout\,
	datad => \cpu1|Mux1~18_combout\,
	combout => \cpu1|Mux1~19_combout\);

-- Location: FF_X25_Y19_N1
\cpu1|s_stack[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[18][15]~q\);

-- Location: FF_X19_Y19_N17
\cpu1|s_stack[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[26][15]~q\);

-- Location: LCCOMB_X25_Y19_N0
\cpu1|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~0_combout\ = (\cpu1|sp\(2) & (\cpu1|sp\(3))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & ((\cpu1|s_stack[26][15]~q\))) # (!\cpu1|sp\(3) & (\cpu1|s_stack[18][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[18][15]~q\,
	datad => \cpu1|s_stack[26][15]~q\,
	combout => \cpu1|Mux1~0_combout\);

-- Location: FF_X25_Y18_N27
\cpu1|s_stack[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[30][15]~q\);

-- Location: LCCOMB_X25_Y18_N24
\cpu1|s_stack[22][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[22][15]~feeder_combout\ = \cpu1|t\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(15),
	combout => \cpu1|s_stack[22][15]~feeder_combout\);

-- Location: FF_X25_Y18_N25
\cpu1|s_stack[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[22][15]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[22][15]~q\);

-- Location: LCCOMB_X25_Y18_N26
\cpu1|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~1_combout\ = (\cpu1|Mux1~0_combout\ & (((\cpu1|s_stack[30][15]~q\)) # (!\cpu1|sp\(2)))) # (!\cpu1|Mux1~0_combout\ & (\cpu1|sp\(2) & ((\cpu1|s_stack[22][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux1~0_combout\,
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[30][15]~q\,
	datad => \cpu1|s_stack[22][15]~q\,
	combout => \cpu1|Mux1~1_combout\);

-- Location: FF_X23_Y19_N25
\cpu1|s_stack[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[27][15]~q\);

-- Location: FF_X23_Y19_N27
\cpu1|s_stack[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[31][15]~q\);

-- Location: FF_X24_Y19_N19
\cpu1|s_stack[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[19][15]~q\);

-- Location: FF_X24_Y19_N17
\cpu1|s_stack[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[23][15]~q\);

-- Location: LCCOMB_X24_Y19_N18
\cpu1|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~7_combout\ = (\cpu1|sp\(2) & ((\cpu1|sp\(3)) # ((\cpu1|s_stack[23][15]~q\)))) # (!\cpu1|sp\(2) & (!\cpu1|sp\(3) & (\cpu1|s_stack[19][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[19][15]~q\,
	datad => \cpu1|s_stack[23][15]~q\,
	combout => \cpu1|Mux1~7_combout\);

-- Location: LCCOMB_X23_Y19_N26
\cpu1|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~8_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux1~7_combout\ & ((\cpu1|s_stack[31][15]~q\))) # (!\cpu1|Mux1~7_combout\ & (\cpu1|s_stack[27][15]~q\)))) # (!\cpu1|sp\(3) & (((\cpu1|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|s_stack[27][15]~q\,
	datac => \cpu1|s_stack[31][15]~q\,
	datad => \cpu1|Mux1~7_combout\,
	combout => \cpu1|Mux1~8_combout\);

-- Location: FF_X23_Y17_N17
\cpu1|s_stack[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[20][15]~q\);

-- Location: FF_X23_Y17_N11
\cpu1|s_stack[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[28][15]~q\);

-- Location: FF_X24_Y15_N11
\cpu1|s_stack[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[16][15]~q\);

-- Location: LCCOMB_X24_Y15_N24
\cpu1|s_stack[24][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[24][15]~feeder_combout\ = \cpu1|t\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(15),
	combout => \cpu1|s_stack[24][15]~feeder_combout\);

-- Location: FF_X24_Y15_N25
\cpu1|s_stack[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[24][15]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[24][15]~q\);

-- Location: LCCOMB_X24_Y15_N10
\cpu1|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~4_combout\ = (\cpu1|sp\(3) & ((\cpu1|sp\(2)) # ((\cpu1|s_stack[24][15]~q\)))) # (!\cpu1|sp\(3) & (!\cpu1|sp\(2) & (\cpu1|s_stack[16][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[16][15]~q\,
	datad => \cpu1|s_stack[24][15]~q\,
	combout => \cpu1|Mux1~4_combout\);

-- Location: LCCOMB_X23_Y17_N10
\cpu1|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~5_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux1~4_combout\ & ((\cpu1|s_stack[28][15]~q\))) # (!\cpu1|Mux1~4_combout\ & (\cpu1|s_stack[20][15]~q\)))) # (!\cpu1|sp\(2) & (((\cpu1|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|s_stack[20][15]~q\,
	datac => \cpu1|s_stack[28][15]~q\,
	datad => \cpu1|Mux1~4_combout\,
	combout => \cpu1|Mux1~5_combout\);

-- Location: FF_X18_Y17_N9
\cpu1|s_stack[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[25][15]~q\);

-- Location: FF_X18_Y17_N3
\cpu1|s_stack[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[29][15]~q\);

-- Location: FF_X19_Y17_N25
\cpu1|s_stack[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[21][15]~q\);

-- Location: FF_X19_Y17_N3
\cpu1|s_stack[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[17][15]~q\);

-- Location: LCCOMB_X19_Y17_N2
\cpu1|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~2_combout\ = (\cpu1|sp\(2) & ((\cpu1|s_stack[21][15]~q\) # ((\cpu1|sp\(3))))) # (!\cpu1|sp\(2) & (((\cpu1|s_stack[17][15]~q\ & !\cpu1|sp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|s_stack[21][15]~q\,
	datac => \cpu1|s_stack[17][15]~q\,
	datad => \cpu1|sp\(3),
	combout => \cpu1|Mux1~2_combout\);

-- Location: LCCOMB_X18_Y17_N2
\cpu1|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~3_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux1~2_combout\ & ((\cpu1|s_stack[29][15]~q\))) # (!\cpu1|Mux1~2_combout\ & (\cpu1|s_stack[25][15]~q\)))) # (!\cpu1|sp\(3) & (((\cpu1|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|s_stack[25][15]~q\,
	datac => \cpu1|s_stack[29][15]~q\,
	datad => \cpu1|Mux1~2_combout\,
	combout => \cpu1|Mux1~3_combout\);

-- Location: LCCOMB_X18_Y21_N24
\cpu1|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~6_combout\ = (\cpu1|sp\(0) & (((\cpu1|sp\(1)) # (\cpu1|Mux1~3_combout\)))) # (!\cpu1|sp\(0) & (\cpu1|Mux1~5_combout\ & (!\cpu1|sp\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|Mux1~5_combout\,
	datac => \cpu1|sp\(1),
	datad => \cpu1|Mux1~3_combout\,
	combout => \cpu1|Mux1~6_combout\);

-- Location: LCCOMB_X18_Y21_N10
\cpu1|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~9_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux1~6_combout\ & ((\cpu1|Mux1~8_combout\))) # (!\cpu1|Mux1~6_combout\ & (\cpu1|Mux1~1_combout\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux1~1_combout\,
	datab => \cpu1|Mux1~8_combout\,
	datac => \cpu1|sp\(1),
	datad => \cpu1|Mux1~6_combout\,
	combout => \cpu1|Mux1~9_combout\);

-- Location: LCCOMB_X18_Y21_N28
\cpu1|Mux1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~20_combout\ = (\cpu1|sp\(4) & ((\cpu1|Mux1~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux1~19_combout\,
	datab => \cpu1|sp\(4),
	datad => \cpu1|Mux1~9_combout\,
	combout => \cpu1|Mux1~20_combout\);

-- Location: FF_X13_Y18_N29
\cpu1|s_stack[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[14][14]~q\);

-- Location: FF_X12_Y18_N23
\cpu1|s_stack[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[15][14]~q\);

-- Location: FF_X12_Y18_N5
\cpu1|s_stack[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[13][14]~q\);

-- Location: FF_X13_Y18_N7
\cpu1|s_stack[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[12][14]~q\);

-- Location: LCCOMB_X13_Y18_N6
\cpu1|Mux2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~17_combout\ = (\cpu1|sp\(0) & ((\cpu1|s_stack[13][14]~q\) # ((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & (((\cpu1|s_stack[12][14]~q\ & !\cpu1|sp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[13][14]~q\,
	datac => \cpu1|s_stack[12][14]~q\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux2~17_combout\);

-- Location: LCCOMB_X12_Y18_N22
\cpu1|Mux2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~18_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux2~17_combout\ & ((\cpu1|s_stack[15][14]~q\))) # (!\cpu1|Mux2~17_combout\ & (\cpu1|s_stack[14][14]~q\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|s_stack[14][14]~q\,
	datac => \cpu1|s_stack[15][14]~q\,
	datad => \cpu1|Mux2~17_combout\,
	combout => \cpu1|Mux2~18_combout\);

-- Location: FF_X25_Y21_N13
\cpu1|s_stack[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[4][14]~q\);

-- Location: FF_X24_Y17_N17
\cpu1|s_stack[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[5][14]~q\);

-- Location: LCCOMB_X25_Y21_N12
\cpu1|Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~10_combout\ = (\cpu1|sp\(1) & (\cpu1|sp\(0))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & ((\cpu1|s_stack[5][14]~q\))) # (!\cpu1|sp\(0) & (\cpu1|s_stack[4][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[4][14]~q\,
	datad => \cpu1|s_stack[5][14]~q\,
	combout => \cpu1|Mux2~10_combout\);

-- Location: FF_X24_Y17_N3
\cpu1|s_stack[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[7][14]~q\);

-- Location: LCCOMB_X25_Y17_N24
\cpu1|s_stack[6][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[6][14]~feeder_combout\ = \cpu1|t\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(14),
	combout => \cpu1|s_stack[6][14]~feeder_combout\);

-- Location: FF_X25_Y17_N25
\cpu1|s_stack[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[6][14]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[6][14]~q\);

-- Location: LCCOMB_X24_Y17_N2
\cpu1|Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~11_combout\ = (\cpu1|Mux2~10_combout\ & (((\cpu1|s_stack[7][14]~q\)) # (!\cpu1|sp\(1)))) # (!\cpu1|Mux2~10_combout\ & (\cpu1|sp\(1) & ((\cpu1|s_stack[6][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux2~10_combout\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[7][14]~q\,
	datad => \cpu1|s_stack[6][14]~q\,
	combout => \cpu1|Mux2~11_combout\);

-- Location: FF_X22_Y21_N31
\cpu1|s_stack[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[0][14]~q\);

-- Location: FF_X22_Y18_N5
\cpu1|s_stack[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[2][14]~q\);

-- Location: LCCOMB_X22_Y21_N30
\cpu1|Mux2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~14_combout\ = (\cpu1|sp\(0) & (\cpu1|sp\(1))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & ((\cpu1|s_stack[2][14]~q\))) # (!\cpu1|sp\(1) & (\cpu1|s_stack[0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[0][14]~q\,
	datad => \cpu1|s_stack[2][14]~q\,
	combout => \cpu1|Mux2~14_combout\);

-- Location: FF_X21_Y21_N25
\cpu1|s_stack[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[3][14]~q\);

-- Location: FF_X22_Y21_N5
\cpu1|s_stack[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[1][14]~q\);

-- Location: LCCOMB_X21_Y21_N24
\cpu1|Mux2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~15_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux2~14_combout\ & (\cpu1|s_stack[3][14]~q\)) # (!\cpu1|Mux2~14_combout\ & ((\cpu1|s_stack[1][14]~q\))))) # (!\cpu1|sp\(0) & (\cpu1|Mux2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|Mux2~14_combout\,
	datac => \cpu1|s_stack[3][14]~q\,
	datad => \cpu1|s_stack[1][14]~q\,
	combout => \cpu1|Mux2~15_combout\);

-- Location: FF_X24_Y18_N23
\cpu1|s_stack[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[8][14]~q\);

-- Location: LCCOMB_X24_Y11_N24
\cpu1|s_stack[10][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[10][14]~feeder_combout\ = \cpu1|t\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(14),
	combout => \cpu1|s_stack[10][14]~feeder_combout\);

-- Location: FF_X24_Y11_N25
\cpu1|s_stack[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[10][14]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[10][14]~q\);

-- Location: LCCOMB_X24_Y18_N22
\cpu1|Mux2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~12_combout\ = (\cpu1|sp\(0) & (\cpu1|sp\(1))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & ((\cpu1|s_stack[10][14]~q\))) # (!\cpu1|sp\(1) & (\cpu1|s_stack[8][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[8][14]~q\,
	datad => \cpu1|s_stack[10][14]~q\,
	combout => \cpu1|Mux2~12_combout\);

-- Location: FF_X17_Y20_N1
\cpu1|s_stack[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[11][14]~q\);

-- Location: FF_X24_Y18_N21
\cpu1|s_stack[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[9][14]~q\);

-- Location: LCCOMB_X17_Y20_N0
\cpu1|Mux2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~13_combout\ = (\cpu1|Mux2~12_combout\ & (((\cpu1|s_stack[11][14]~q\)) # (!\cpu1|sp\(0)))) # (!\cpu1|Mux2~12_combout\ & (\cpu1|sp\(0) & ((\cpu1|s_stack[9][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux2~12_combout\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[11][14]~q\,
	datad => \cpu1|s_stack[9][14]~q\,
	combout => \cpu1|Mux2~13_combout\);

-- Location: LCCOMB_X17_Y20_N10
\cpu1|Mux2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~16_combout\ = (\cpu1|sp\(3) & ((\cpu1|sp\(2)) # ((\cpu1|Mux2~13_combout\)))) # (!\cpu1|sp\(3) & (!\cpu1|sp\(2) & (\cpu1|Mux2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|Mux2~15_combout\,
	datad => \cpu1|Mux2~13_combout\,
	combout => \cpu1|Mux2~16_combout\);

-- Location: LCCOMB_X17_Y20_N12
\cpu1|Mux2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~19_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux2~16_combout\ & (\cpu1|Mux2~18_combout\)) # (!\cpu1|Mux2~16_combout\ & ((\cpu1|Mux2~11_combout\))))) # (!\cpu1|sp\(2) & (((\cpu1|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux2~18_combout\,
	datab => \cpu1|sp\(2),
	datac => \cpu1|Mux2~11_combout\,
	datad => \cpu1|Mux2~16_combout\,
	combout => \cpu1|Mux2~19_combout\);

-- Location: FF_X19_Y17_N15
\cpu1|s_stack[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[17][14]~q\);

-- Location: LCCOMB_X18_Y17_N12
\cpu1|s_stack[25][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[25][14]~feeder_combout\ = \cpu1|t\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(14),
	combout => \cpu1|s_stack[25][14]~feeder_combout\);

-- Location: FF_X18_Y17_N13
\cpu1|s_stack[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[25][14]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[25][14]~q\);

-- Location: LCCOMB_X19_Y17_N14
\cpu1|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~0_combout\ = (\cpu1|sp\(2) & (\cpu1|sp\(3))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & ((\cpu1|s_stack[25][14]~q\))) # (!\cpu1|sp\(3) & (\cpu1|s_stack[17][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[17][14]~q\,
	datad => \cpu1|s_stack[25][14]~q\,
	combout => \cpu1|Mux2~0_combout\);

-- Location: FF_X19_Y17_N13
\cpu1|s_stack[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[21][14]~q\);

-- Location: FF_X18_Y17_N7
\cpu1|s_stack[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[29][14]~q\);

-- Location: LCCOMB_X18_Y17_N6
\cpu1|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~1_combout\ = (\cpu1|Mux2~0_combout\ & (((\cpu1|s_stack[29][14]~q\) # (!\cpu1|sp\(2))))) # (!\cpu1|Mux2~0_combout\ & (\cpu1|s_stack[21][14]~q\ & ((\cpu1|sp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux2~0_combout\,
	datab => \cpu1|s_stack[21][14]~q\,
	datac => \cpu1|s_stack[29][14]~q\,
	datad => \cpu1|sp\(2),
	combout => \cpu1|Mux2~1_combout\);

-- Location: FF_X22_Y15_N25
\cpu1|s_stack[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[23][14]~q\);

-- Location: FF_X22_Y15_N11
\cpu1|s_stack[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[31][14]~q\);

-- Location: FF_X22_Y19_N25
\cpu1|s_stack[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[27][14]~q\);

-- Location: FF_X22_Y19_N27
\cpu1|s_stack[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[19][14]~q\);

-- Location: LCCOMB_X22_Y19_N26
\cpu1|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~7_combout\ = (\cpu1|sp\(2) & (((\cpu1|sp\(3))))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & (\cpu1|s_stack[27][14]~q\)) # (!\cpu1|sp\(3) & ((\cpu1|s_stack[19][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|s_stack[27][14]~q\,
	datac => \cpu1|s_stack[19][14]~q\,
	datad => \cpu1|sp\(3),
	combout => \cpu1|Mux2~7_combout\);

-- Location: LCCOMB_X22_Y15_N10
\cpu1|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~8_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux2~7_combout\ & ((\cpu1|s_stack[31][14]~q\))) # (!\cpu1|Mux2~7_combout\ & (\cpu1|s_stack[23][14]~q\)))) # (!\cpu1|sp\(2) & (((\cpu1|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|s_stack[23][14]~q\,
	datac => \cpu1|s_stack[31][14]~q\,
	datad => \cpu1|Mux2~7_combout\,
	combout => \cpu1|Mux2~8_combout\);

-- Location: FF_X25_Y19_N5
\cpu1|s_stack[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[18][14]~q\);

-- Location: FF_X25_Y19_N19
\cpu1|s_stack[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[22][14]~q\);

-- Location: LCCOMB_X25_Y19_N4
\cpu1|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~2_combout\ = (\cpu1|sp\(2) & ((\cpu1|sp\(3)) # ((\cpu1|s_stack[22][14]~q\)))) # (!\cpu1|sp\(2) & (!\cpu1|sp\(3) & (\cpu1|s_stack[18][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[18][14]~q\,
	datad => \cpu1|s_stack[22][14]~q\,
	combout => \cpu1|Mux2~2_combout\);

-- Location: FF_X19_Y19_N5
\cpu1|s_stack[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[30][14]~q\);

-- Location: FF_X19_Y19_N11
\cpu1|s_stack[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[26][14]~q\);

-- Location: LCCOMB_X19_Y19_N4
\cpu1|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~3_combout\ = (\cpu1|Mux2~2_combout\ & (((\cpu1|s_stack[30][14]~q\)) # (!\cpu1|sp\(3)))) # (!\cpu1|Mux2~2_combout\ & (\cpu1|sp\(3) & ((\cpu1|s_stack[26][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux2~2_combout\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[30][14]~q\,
	datad => \cpu1|s_stack[26][14]~q\,
	combout => \cpu1|Mux2~3_combout\);

-- Location: FF_X17_Y19_N27
\cpu1|s_stack[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[16][14]~q\);

-- Location: LCCOMB_X17_Y19_N24
\cpu1|s_stack[20][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[20][14]~feeder_combout\ = \cpu1|t\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(14),
	combout => \cpu1|s_stack[20][14]~feeder_combout\);

-- Location: FF_X17_Y19_N25
\cpu1|s_stack[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[20][14]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[20][14]~q\);

-- Location: LCCOMB_X17_Y19_N26
\cpu1|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~4_combout\ = (\cpu1|sp\(3) & (\cpu1|sp\(2))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & ((\cpu1|s_stack[20][14]~q\))) # (!\cpu1|sp\(2) & (\cpu1|s_stack[16][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[16][14]~q\,
	datad => \cpu1|s_stack[20][14]~q\,
	combout => \cpu1|Mux2~4_combout\);

-- Location: FF_X18_Y18_N3
\cpu1|s_stack[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[28][14]~q\);

-- Location: LCCOMB_X18_Y18_N24
\cpu1|s_stack[24][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[24][14]~feeder_combout\ = \cpu1|t\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(14),
	combout => \cpu1|s_stack[24][14]~feeder_combout\);

-- Location: FF_X18_Y18_N25
\cpu1|s_stack[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[24][14]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[24][14]~q\);

-- Location: LCCOMB_X18_Y18_N2
\cpu1|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~5_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux2~4_combout\ & (\cpu1|s_stack[28][14]~q\)) # (!\cpu1|Mux2~4_combout\ & ((\cpu1|s_stack[24][14]~q\))))) # (!\cpu1|sp\(3) & (\cpu1|Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|Mux2~4_combout\,
	datac => \cpu1|s_stack[28][14]~q\,
	datad => \cpu1|s_stack[24][14]~q\,
	combout => \cpu1|Mux2~5_combout\);

-- Location: LCCOMB_X18_Y19_N0
\cpu1|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~6_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux2~3_combout\) # ((\cpu1|sp\(0))))) # (!\cpu1|sp\(1) & (((!\cpu1|sp\(0) & \cpu1|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux2~3_combout\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|sp\(0),
	datad => \cpu1|Mux2~5_combout\,
	combout => \cpu1|Mux2~6_combout\);

-- Location: LCCOMB_X17_Y20_N6
\cpu1|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~9_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux2~6_combout\ & ((\cpu1|Mux2~8_combout\))) # (!\cpu1|Mux2~6_combout\ & (\cpu1|Mux2~1_combout\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux2~1_combout\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|Mux2~8_combout\,
	datad => \cpu1|Mux2~6_combout\,
	combout => \cpu1|Mux2~9_combout\);

-- Location: LCCOMB_X17_Y20_N20
\cpu1|t_in~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_in~15_combout\ = (\cpu1|t\(14) & ((\cpu1|sp\(4) & ((\cpu1|Mux2~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux2~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux2~19_combout\,
	datab => \cpu1|sp\(4),
	datac => \cpu1|t\(14),
	datad => \cpu1|Mux2~9_combout\,
	combout => \cpu1|t_in~15_combout\);

-- Location: FF_X14_Y18_N1
\cpu1|s_stack[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[12][6]~q\);

-- Location: FF_X14_Y18_N7
\cpu1|s_stack[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[13][6]~q\);

-- Location: LCCOMB_X14_Y18_N0
\cpu1|Mux10~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~17_combout\ = (\cpu1|sp\(0) & ((\cpu1|sp\(1)) # ((\cpu1|s_stack[13][6]~q\)))) # (!\cpu1|sp\(0) & (!\cpu1|sp\(1) & (\cpu1|s_stack[12][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[12][6]~q\,
	datad => \cpu1|s_stack[13][6]~q\,
	combout => \cpu1|Mux10~17_combout\);

-- Location: FF_X18_Y20_N23
\cpu1|s_stack[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[15][6]~q\);

-- Location: FF_X18_Y20_N13
\cpu1|s_stack[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[14][6]~q\);

-- Location: LCCOMB_X18_Y20_N22
\cpu1|Mux10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~18_combout\ = (\cpu1|Mux10~17_combout\ & (((\cpu1|s_stack[15][6]~q\)) # (!\cpu1|sp\(1)))) # (!\cpu1|Mux10~17_combout\ & (\cpu1|sp\(1) & ((\cpu1|s_stack[14][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux10~17_combout\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[15][6]~q\,
	datad => \cpu1|s_stack[14][6]~q\,
	combout => \cpu1|Mux10~18_combout\);

-- Location: FF_X24_Y16_N25
\cpu1|s_stack[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[4][6]~q\);

-- Location: LCCOMB_X24_Y17_N8
\cpu1|s_stack[5][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[5][6]~feeder_combout\ = \cpu1|t\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(6),
	combout => \cpu1|s_stack[5][6]~feeder_combout\);

-- Location: FF_X24_Y17_N9
\cpu1|s_stack[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[5][6]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[5][6]~q\);

-- Location: LCCOMB_X24_Y16_N24
\cpu1|Mux10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~10_combout\ = (\cpu1|sp\(1) & (\cpu1|sp\(0))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & ((\cpu1|s_stack[5][6]~q\))) # (!\cpu1|sp\(0) & (\cpu1|s_stack[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[4][6]~q\,
	datad => \cpu1|s_stack[5][6]~q\,
	combout => \cpu1|Mux10~10_combout\);

-- Location: FF_X26_Y16_N3
\cpu1|s_stack[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[7][6]~q\);

-- Location: FF_X26_Y16_N25
\cpu1|s_stack[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[6][6]~q\);

-- Location: LCCOMB_X26_Y16_N2
\cpu1|Mux10~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~11_combout\ = (\cpu1|Mux10~10_combout\ & (((\cpu1|s_stack[7][6]~q\)) # (!\cpu1|sp\(1)))) # (!\cpu1|Mux10~10_combout\ & (\cpu1|sp\(1) & ((\cpu1|s_stack[6][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux10~10_combout\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[7][6]~q\,
	datad => \cpu1|s_stack[6][6]~q\,
	combout => \cpu1|Mux10~11_combout\);

-- Location: LCCOMB_X23_Y18_N16
\cpu1|s_stack[1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[1][6]~feeder_combout\ = \cpu1|t\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(6),
	combout => \cpu1|s_stack[1][6]~feeder_combout\);

-- Location: FF_X23_Y18_N17
\cpu1|s_stack[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[1][6]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[1][6]~q\);

-- Location: FF_X23_Y21_N9
\cpu1|s_stack[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[3][6]~q\);

-- Location: LCCOMB_X26_Y19_N30
\cpu1|s_stack[2][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[2][6]~feeder_combout\ = \cpu1|t\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(6),
	combout => \cpu1|s_stack[2][6]~feeder_combout\);

-- Location: FF_X26_Y19_N31
\cpu1|s_stack[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[2][6]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[2][6]~q\);

-- Location: FF_X23_Y18_N11
\cpu1|s_stack[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[0][6]~q\);

-- Location: LCCOMB_X23_Y18_N10
\cpu1|Mux10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~14_combout\ = (\cpu1|sp\(0) & (((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & (\cpu1|s_stack[2][6]~q\)) # (!\cpu1|sp\(1) & ((\cpu1|s_stack[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[2][6]~q\,
	datac => \cpu1|s_stack[0][6]~q\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux10~14_combout\);

-- Location: LCCOMB_X23_Y21_N8
\cpu1|Mux10~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~15_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux10~14_combout\ & ((\cpu1|s_stack[3][6]~q\))) # (!\cpu1|Mux10~14_combout\ & (\cpu1|s_stack[1][6]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[1][6]~q\,
	datac => \cpu1|s_stack[3][6]~q\,
	datad => \cpu1|Mux10~14_combout\,
	combout => \cpu1|Mux10~15_combout\);

-- Location: FF_X24_Y18_N31
\cpu1|s_stack[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[8][6]~q\);

-- Location: LCCOMB_X24_Y11_N6
\cpu1|s_stack[10][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[10][6]~feeder_combout\ = \cpu1|t\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(6),
	combout => \cpu1|s_stack[10][6]~feeder_combout\);

-- Location: FF_X24_Y11_N7
\cpu1|s_stack[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[10][6]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[10][6]~q\);

-- Location: LCCOMB_X24_Y18_N30
\cpu1|Mux10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~12_combout\ = (\cpu1|sp\(0) & (\cpu1|sp\(1))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & ((\cpu1|s_stack[10][6]~q\))) # (!\cpu1|sp\(1) & (\cpu1|s_stack[8][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[8][6]~q\,
	datad => \cpu1|s_stack[10][6]~q\,
	combout => \cpu1|Mux10~12_combout\);

-- Location: FF_X23_Y11_N13
\cpu1|s_stack[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[11][6]~q\);

-- Location: FF_X24_Y18_N13
\cpu1|s_stack[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[9][6]~q\);

-- Location: LCCOMB_X23_Y11_N12
\cpu1|Mux10~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~13_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux10~12_combout\ & (\cpu1|s_stack[11][6]~q\)) # (!\cpu1|Mux10~12_combout\ & ((\cpu1|s_stack[9][6]~q\))))) # (!\cpu1|sp\(0) & (\cpu1|Mux10~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|Mux10~12_combout\,
	datac => \cpu1|s_stack[11][6]~q\,
	datad => \cpu1|s_stack[9][6]~q\,
	combout => \cpu1|Mux10~13_combout\);

-- Location: LCCOMB_X23_Y21_N10
\cpu1|Mux10~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~16_combout\ = (\cpu1|sp\(2) & (\cpu1|sp\(3))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & ((\cpu1|Mux10~13_combout\))) # (!\cpu1|sp\(3) & (\cpu1|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|Mux10~15_combout\,
	datad => \cpu1|Mux10~13_combout\,
	combout => \cpu1|Mux10~16_combout\);

-- Location: LCCOMB_X23_Y21_N28
\cpu1|Mux10~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~19_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux10~16_combout\ & (\cpu1|Mux10~18_combout\)) # (!\cpu1|Mux10~16_combout\ & ((\cpu1|Mux10~11_combout\))))) # (!\cpu1|sp\(2) & (((\cpu1|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux10~18_combout\,
	datab => \cpu1|Mux10~11_combout\,
	datac => \cpu1|sp\(2),
	datad => \cpu1|Mux10~16_combout\,
	combout => \cpu1|Mux10~19_combout\);

-- Location: FF_X22_Y15_N21
\cpu1|s_stack[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[23][6]~q\);

-- Location: FF_X22_Y15_N31
\cpu1|s_stack[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[31][6]~q\);

-- Location: LCCOMB_X22_Y19_N22
\cpu1|s_stack[27][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[27][6]~feeder_combout\ = \cpu1|t\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(6),
	combout => \cpu1|s_stack[27][6]~feeder_combout\);

-- Location: FF_X22_Y19_N23
\cpu1|s_stack[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[27][6]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[27][6]~q\);

-- Location: FF_X22_Y19_N17
\cpu1|s_stack[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[19][6]~q\);

-- Location: LCCOMB_X22_Y19_N16
\cpu1|Mux10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~7_combout\ = (\cpu1|sp\(2) & (((\cpu1|sp\(3))))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & (\cpu1|s_stack[27][6]~q\)) # (!\cpu1|sp\(3) & ((\cpu1|s_stack[19][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[27][6]~q\,
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[19][6]~q\,
	datad => \cpu1|sp\(3),
	combout => \cpu1|Mux10~7_combout\);

-- Location: LCCOMB_X22_Y15_N30
\cpu1|Mux10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~8_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux10~7_combout\ & ((\cpu1|s_stack[31][6]~q\))) # (!\cpu1|Mux10~7_combout\ & (\cpu1|s_stack[23][6]~q\)))) # (!\cpu1|sp\(2) & (((\cpu1|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|s_stack[23][6]~q\,
	datac => \cpu1|s_stack[31][6]~q\,
	datad => \cpu1|Mux10~7_combout\,
	combout => \cpu1|Mux10~8_combout\);

-- Location: FF_X19_Y17_N17
\cpu1|s_stack[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[21][6]~q\);

-- Location: LCCOMB_X19_Y16_N16
\cpu1|s_stack[25][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[25][6]~feeder_combout\ = \cpu1|t\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(6),
	combout => \cpu1|s_stack[25][6]~feeder_combout\);

-- Location: FF_X19_Y16_N17
\cpu1|s_stack[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[25][6]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[25][6]~q\);

-- Location: FF_X21_Y16_N9
\cpu1|s_stack[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[17][6]~q\);

-- Location: LCCOMB_X21_Y16_N8
\cpu1|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~0_combout\ = (\cpu1|sp\(3) & ((\cpu1|s_stack[25][6]~q\) # ((\cpu1|sp\(2))))) # (!\cpu1|sp\(3) & (((\cpu1|s_stack[17][6]~q\ & !\cpu1|sp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[25][6]~q\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[17][6]~q\,
	datad => \cpu1|sp\(2),
	combout => \cpu1|Mux10~0_combout\);

-- Location: FF_X21_Y16_N19
\cpu1|s_stack[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[29][6]~q\);

-- Location: LCCOMB_X21_Y16_N18
\cpu1|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~1_combout\ = (\cpu1|Mux10~0_combout\ & (((\cpu1|s_stack[29][6]~q\) # (!\cpu1|sp\(2))))) # (!\cpu1|Mux10~0_combout\ & (\cpu1|s_stack[21][6]~q\ & ((\cpu1|sp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[21][6]~q\,
	datab => \cpu1|Mux10~0_combout\,
	datac => \cpu1|s_stack[29][6]~q\,
	datad => \cpu1|sp\(2),
	combout => \cpu1|Mux10~1_combout\);

-- Location: FF_X17_Y19_N21
\cpu1|s_stack[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[16][6]~q\);

-- Location: FF_X17_Y19_N19
\cpu1|s_stack[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[20][6]~q\);

-- Location: LCCOMB_X17_Y19_N20
\cpu1|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~4_combout\ = (\cpu1|sp\(3) & (\cpu1|sp\(2))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & ((\cpu1|s_stack[20][6]~q\))) # (!\cpu1|sp\(2) & (\cpu1|s_stack[16][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[16][6]~q\,
	datad => \cpu1|s_stack[20][6]~q\,
	combout => \cpu1|Mux10~4_combout\);

-- Location: FF_X18_Y18_N11
\cpu1|s_stack[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[28][6]~q\);

-- Location: FF_X18_Y18_N1
\cpu1|s_stack[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[24][6]~q\);

-- Location: LCCOMB_X18_Y18_N10
\cpu1|Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~5_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux10~4_combout\ & (\cpu1|s_stack[28][6]~q\)) # (!\cpu1|Mux10~4_combout\ & ((\cpu1|s_stack[24][6]~q\))))) # (!\cpu1|sp\(3) & (\cpu1|Mux10~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|Mux10~4_combout\,
	datac => \cpu1|s_stack[28][6]~q\,
	datad => \cpu1|s_stack[24][6]~q\,
	combout => \cpu1|Mux10~5_combout\);

-- Location: FF_X19_Y19_N23
\cpu1|s_stack[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[26][6]~q\);

-- Location: FF_X19_Y19_N25
\cpu1|s_stack[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[30][6]~q\);

-- Location: FF_X19_Y20_N13
\cpu1|s_stack[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[18][6]~q\);

-- Location: FF_X21_Y20_N25
\cpu1|s_stack[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[22][6]~q\);

-- Location: LCCOMB_X19_Y20_N12
\cpu1|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~2_combout\ = (\cpu1|sp\(3) & (\cpu1|sp\(2))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & ((\cpu1|s_stack[22][6]~q\))) # (!\cpu1|sp\(2) & (\cpu1|s_stack[18][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[18][6]~q\,
	datad => \cpu1|s_stack[22][6]~q\,
	combout => \cpu1|Mux10~2_combout\);

-- Location: LCCOMB_X19_Y19_N24
\cpu1|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~3_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux10~2_combout\ & ((\cpu1|s_stack[30][6]~q\))) # (!\cpu1|Mux10~2_combout\ & (\cpu1|s_stack[26][6]~q\)))) # (!\cpu1|sp\(3) & (((\cpu1|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[26][6]~q\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[30][6]~q\,
	datad => \cpu1|Mux10~2_combout\,
	combout => \cpu1|Mux10~3_combout\);

-- Location: LCCOMB_X24_Y18_N0
\cpu1|Mux10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~6_combout\ = (\cpu1|sp\(0) & (\cpu1|sp\(1))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & ((\cpu1|Mux10~3_combout\))) # (!\cpu1|sp\(1) & (\cpu1|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|Mux10~5_combout\,
	datad => \cpu1|Mux10~3_combout\,
	combout => \cpu1|Mux10~6_combout\);

-- Location: LCCOMB_X24_Y18_N10
\cpu1|Mux10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~9_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux10~6_combout\ & (\cpu1|Mux10~8_combout\)) # (!\cpu1|Mux10~6_combout\ & ((\cpu1|Mux10~1_combout\))))) # (!\cpu1|sp\(0) & (((\cpu1|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux10~8_combout\,
	datab => \cpu1|Mux10~1_combout\,
	datac => \cpu1|sp\(0),
	datad => \cpu1|Mux10~6_combout\,
	combout => \cpu1|Mux10~9_combout\);

-- Location: LCCOMB_X24_Y18_N26
\cpu1|t_in~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_in~1_combout\ = (\cpu1|t\(6) & ((\cpu1|sp\(4) & ((\cpu1|Mux10~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux10~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(4),
	datab => \cpu1|Mux10~19_combout\,
	datac => \cpu1|t\(6),
	datad => \cpu1|Mux10~9_combout\,
	combout => \cpu1|t_in~1_combout\);

-- Location: LCCOMB_X24_Y18_N8
\cpu1|Mux10~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux10~20_combout\ = (\cpu1|sp\(4) & ((\cpu1|Mux10~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux10~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux10~19_combout\,
	datac => \cpu1|sp\(4),
	datad => \cpu1|Mux10~9_combout\,
	combout => \cpu1|Mux10~20_combout\);

-- Location: FF_X22_Y14_N3
\uart1|rx_shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \uart1|rx_shift_reg\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \uart1|rx_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_shift_reg\(5));

-- Location: LCCOMB_X22_Y14_N12
\uart1|rx_shift_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_shift_reg[4]~feeder_combout\ = \uart1|rx_shift_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|rx_shift_reg\(5),
	combout => \uart1|rx_shift_reg[4]~feeder_combout\);

-- Location: FF_X22_Y14_N13
\uart1|rx_shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_shift_reg[4]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|rx_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_shift_reg\(4));

-- Location: LCCOMB_X22_Y14_N0
\uart1|rx_buffer_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_buffer_reg[4]~feeder_combout\ = \uart1|rx_shift_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|rx_shift_reg\(4),
	combout => \uart1|rx_buffer_reg[4]~feeder_combout\);

-- Location: FF_X22_Y14_N1
\uart1|rx_buffer_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_buffer_reg[4]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|rx_buffer_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_buffer_reg\(4));

-- Location: LCCOMB_X13_Y16_N16
\cpu1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~0_combout\ = \cpu1|a\(0) $ (VCC)
-- \cpu1|Add1~1\ = CARRY(\cpu1|a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(0),
	datad => VCC,
	combout => \cpu1|Add1~0_combout\,
	cout => \cpu1|Add1~1\);

-- Location: LCCOMB_X12_Y16_N4
\cpu1|Mux55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux55~0_combout\ = (\cpu1|a[3]~1_combout\ & (((\cpu1|a[3]~2_combout\)))) # (!\cpu1|a[3]~1_combout\ & ((\cpu1|a[3]~2_combout\ & ((\cpu1|Add1~0_combout\))) # (!\cpu1|a[3]~2_combout\ & (\cpu1|t\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(0),
	datab => \cpu1|a[3]~1_combout\,
	datac => \cpu1|a[3]~2_combout\,
	datad => \cpu1|Add1~0_combout\,
	combout => \cpu1|Mux55~0_combout\);

-- Location: LCCOMB_X22_Y19_N8
\cpu1|s_stack[27][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[27][1]~feeder_combout\ = \cpu1|t\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(1),
	combout => \cpu1|s_stack[27][1]~feeder_combout\);

-- Location: FF_X22_Y19_N9
\cpu1|s_stack[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[27][1]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[27][1]~q\);

-- Location: FF_X19_Y18_N15
\cpu1|s_stack[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[31][1]~q\);

-- Location: FF_X24_Y19_N25
\cpu1|s_stack[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[19][1]~q\);

-- Location: LCCOMB_X24_Y19_N6
\cpu1|s_stack[23][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[23][1]~feeder_combout\ = \cpu1|t\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(1),
	combout => \cpu1|s_stack[23][1]~feeder_combout\);

-- Location: FF_X24_Y19_N7
\cpu1|s_stack[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[23][1]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[23][1]~q\);

-- Location: LCCOMB_X24_Y19_N24
\cpu1|Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~7_combout\ = (\cpu1|sp\(2) & ((\cpu1|sp\(3)) # ((\cpu1|s_stack[23][1]~q\)))) # (!\cpu1|sp\(2) & (!\cpu1|sp\(3) & (\cpu1|s_stack[19][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[19][1]~q\,
	datad => \cpu1|s_stack[23][1]~q\,
	combout => \cpu1|Mux15~7_combout\);

-- Location: LCCOMB_X19_Y18_N14
\cpu1|Mux15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~8_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux15~7_combout\ & ((\cpu1|s_stack[31][1]~q\))) # (!\cpu1|Mux15~7_combout\ & (\cpu1|s_stack[27][1]~q\)))) # (!\cpu1|sp\(3) & (((\cpu1|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[27][1]~q\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[31][1]~q\,
	datad => \cpu1|Mux15~7_combout\,
	combout => \cpu1|Mux15~8_combout\);

-- Location: FF_X21_Y19_N23
\cpu1|s_stack[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[22][1]~q\);

-- Location: FF_X19_Y19_N15
\cpu1|s_stack[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[30][1]~q\);

-- Location: FF_X19_Y20_N27
\cpu1|s_stack[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[26][1]~q\);

-- Location: FF_X19_Y20_N21
\cpu1|s_stack[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[18][1]~q\);

-- Location: LCCOMB_X19_Y20_N20
\cpu1|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~0_combout\ = (\cpu1|sp\(2) & (((\cpu1|sp\(3))))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & (\cpu1|s_stack[26][1]~q\)) # (!\cpu1|sp\(3) & ((\cpu1|s_stack[18][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[26][1]~q\,
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[18][1]~q\,
	datad => \cpu1|sp\(3),
	combout => \cpu1|Mux15~0_combout\);

-- Location: LCCOMB_X19_Y19_N14
\cpu1|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~1_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux15~0_combout\ & ((\cpu1|s_stack[30][1]~q\))) # (!\cpu1|Mux15~0_combout\ & (\cpu1|s_stack[22][1]~q\)))) # (!\cpu1|sp\(2) & (((\cpu1|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|s_stack[22][1]~q\,
	datac => \cpu1|s_stack[30][1]~q\,
	datad => \cpu1|Mux15~0_combout\,
	combout => \cpu1|Mux15~1_combout\);

-- Location: FF_X17_Y17_N21
\cpu1|s_stack[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[16][1]~q\);

-- Location: FF_X17_Y17_N11
\cpu1|s_stack[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[24][1]~q\);

-- Location: LCCOMB_X17_Y17_N20
\cpu1|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~4_combout\ = (\cpu1|sp\(3) & ((\cpu1|sp\(2)) # ((\cpu1|s_stack[24][1]~q\)))) # (!\cpu1|sp\(3) & (!\cpu1|sp\(2) & (\cpu1|s_stack[16][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[16][1]~q\,
	datad => \cpu1|s_stack[24][1]~q\,
	combout => \cpu1|Mux15~4_combout\);

-- Location: FF_X23_Y17_N3
\cpu1|s_stack[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[28][1]~q\);

-- Location: FF_X23_Y17_N1
\cpu1|s_stack[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[20][1]~q\);

-- Location: LCCOMB_X23_Y17_N2
\cpu1|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~5_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux15~4_combout\ & (\cpu1|s_stack[28][1]~q\)) # (!\cpu1|Mux15~4_combout\ & ((\cpu1|s_stack[20][1]~q\))))) # (!\cpu1|sp\(2) & (\cpu1|Mux15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|Mux15~4_combout\,
	datac => \cpu1|s_stack[28][1]~q\,
	datad => \cpu1|s_stack[20][1]~q\,
	combout => \cpu1|Mux15~5_combout\);

-- Location: FF_X18_Y17_N11
\cpu1|s_stack[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[25][1]~q\);

-- Location: FF_X24_Y13_N7
\cpu1|s_stack[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[21][1]~q\);

-- Location: FF_X21_Y16_N17
\cpu1|s_stack[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[17][1]~q\);

-- Location: LCCOMB_X21_Y16_N16
\cpu1|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~2_combout\ = (\cpu1|sp\(3) & (((\cpu1|sp\(2))))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & (\cpu1|s_stack[21][1]~q\)) # (!\cpu1|sp\(2) & ((\cpu1|s_stack[17][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[21][1]~q\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[17][1]~q\,
	datad => \cpu1|sp\(2),
	combout => \cpu1|Mux15~2_combout\);

-- Location: FF_X19_Y18_N11
\cpu1|s_stack[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[29][1]~q\);

-- Location: LCCOMB_X19_Y18_N10
\cpu1|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~3_combout\ = (\cpu1|Mux15~2_combout\ & (((\cpu1|s_stack[29][1]~q\) # (!\cpu1|sp\(3))))) # (!\cpu1|Mux15~2_combout\ & (\cpu1|s_stack[25][1]~q\ & ((\cpu1|sp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[25][1]~q\,
	datab => \cpu1|Mux15~2_combout\,
	datac => \cpu1|s_stack[29][1]~q\,
	datad => \cpu1|sp\(3),
	combout => \cpu1|Mux15~3_combout\);

-- Location: LCCOMB_X19_Y18_N12
\cpu1|Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~6_combout\ = (\cpu1|sp\(1) & (((\cpu1|sp\(0))))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & ((\cpu1|Mux15~3_combout\))) # (!\cpu1|sp\(0) & (\cpu1|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|Mux15~5_combout\,
	datac => \cpu1|sp\(0),
	datad => \cpu1|Mux15~3_combout\,
	combout => \cpu1|Mux15~6_combout\);

-- Location: LCCOMB_X19_Y18_N0
\cpu1|Mux15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~9_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux15~6_combout\ & (\cpu1|Mux15~8_combout\)) # (!\cpu1|Mux15~6_combout\ & ((\cpu1|Mux15~1_combout\))))) # (!\cpu1|sp\(1) & (((\cpu1|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|Mux15~8_combout\,
	datac => \cpu1|Mux15~1_combout\,
	datad => \cpu1|Mux15~6_combout\,
	combout => \cpu1|Mux15~9_combout\);

-- Location: FF_X16_Y18_N23
\cpu1|s_stack[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[12][1]~q\);

-- Location: FF_X16_Y18_N13
\cpu1|s_stack[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[14][1]~q\);

-- Location: LCCOMB_X16_Y18_N22
\cpu1|Mux15~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~17_combout\ = (\cpu1|sp\(1) & ((\cpu1|sp\(0)) # ((\cpu1|s_stack[14][1]~q\)))) # (!\cpu1|sp\(1) & (!\cpu1|sp\(0) & (\cpu1|s_stack[12][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[12][1]~q\,
	datad => \cpu1|s_stack[14][1]~q\,
	combout => \cpu1|Mux15~17_combout\);

-- Location: FF_X12_Y18_N31
\cpu1|s_stack[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[15][1]~q\);

-- Location: LCCOMB_X14_Y18_N16
\cpu1|s_stack[13][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[13][1]~feeder_combout\ = \cpu1|t\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(1),
	combout => \cpu1|s_stack[13][1]~feeder_combout\);

-- Location: FF_X14_Y18_N17
\cpu1|s_stack[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[13][1]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[13][1]~q\);

-- Location: LCCOMB_X12_Y18_N30
\cpu1|Mux15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~18_combout\ = (\cpu1|Mux15~17_combout\ & (((\cpu1|s_stack[15][1]~q\)) # (!\cpu1|sp\(0)))) # (!\cpu1|Mux15~17_combout\ & (\cpu1|sp\(0) & ((\cpu1|s_stack[13][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux15~17_combout\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[15][1]~q\,
	datad => \cpu1|s_stack[13][1]~q\,
	combout => \cpu1|Mux15~18_combout\);

-- Location: FF_X24_Y11_N3
\cpu1|s_stack[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[8][1]~q\);

-- Location: LCCOMB_X23_Y11_N30
\cpu1|s_stack[9][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[9][1]~feeder_combout\ = \cpu1|t\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(1),
	combout => \cpu1|s_stack[9][1]~feeder_combout\);

-- Location: FF_X23_Y11_N31
\cpu1|s_stack[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[9][1]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[9][1]~q\);

-- Location: LCCOMB_X24_Y11_N2
\cpu1|Mux15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~10_combout\ = (\cpu1|sp\(1) & (\cpu1|sp\(0))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & ((\cpu1|s_stack[9][1]~q\))) # (!\cpu1|sp\(0) & (\cpu1|s_stack[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[8][1]~q\,
	datad => \cpu1|s_stack[9][1]~q\,
	combout => \cpu1|Mux15~10_combout\);

-- Location: FF_X23_Y11_N9
\cpu1|s_stack[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[11][1]~q\);

-- Location: FF_X24_Y11_N17
\cpu1|s_stack[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[10][1]~q\);

-- Location: LCCOMB_X23_Y11_N8
\cpu1|Mux15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~11_combout\ = (\cpu1|Mux15~10_combout\ & (((\cpu1|s_stack[11][1]~q\)) # (!\cpu1|sp\(1)))) # (!\cpu1|Mux15~10_combout\ & (\cpu1|sp\(1) & ((\cpu1|s_stack[10][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux15~10_combout\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[11][1]~q\,
	datad => \cpu1|s_stack[10][1]~q\,
	combout => \cpu1|Mux15~11_combout\);

-- Location: FF_X21_Y17_N31
\cpu1|s_stack[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[5][1]~q\);

-- Location: FF_X24_Y16_N17
\cpu1|s_stack[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[4][1]~q\);

-- Location: FF_X24_Y16_N31
\cpu1|s_stack[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[6][1]~q\);

-- Location: LCCOMB_X24_Y16_N16
\cpu1|Mux15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~12_combout\ = (\cpu1|sp\(1) & ((\cpu1|sp\(0)) # ((\cpu1|s_stack[6][1]~q\)))) # (!\cpu1|sp\(1) & (!\cpu1|sp\(0) & (\cpu1|s_stack[4][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[4][1]~q\,
	datad => \cpu1|s_stack[6][1]~q\,
	combout => \cpu1|Mux15~12_combout\);

-- Location: FF_X21_Y17_N1
\cpu1|s_stack[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[7][1]~q\);

-- Location: LCCOMB_X21_Y17_N0
\cpu1|Mux15~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~13_combout\ = (\cpu1|Mux15~12_combout\ & (((\cpu1|s_stack[7][1]~q\) # (!\cpu1|sp\(0))))) # (!\cpu1|Mux15~12_combout\ & (\cpu1|s_stack[5][1]~q\ & ((\cpu1|sp\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[5][1]~q\,
	datab => \cpu1|Mux15~12_combout\,
	datac => \cpu1|s_stack[7][1]~q\,
	datad => \cpu1|sp\(0),
	combout => \cpu1|Mux15~13_combout\);

-- Location: LCCOMB_X26_Y19_N12
\cpu1|s_stack[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[2][1]~feeder_combout\ = \cpu1|t\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(1),
	combout => \cpu1|s_stack[2][1]~feeder_combout\);

-- Location: FF_X26_Y19_N13
\cpu1|s_stack[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[2][1]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[2][1]~q\);

-- Location: FF_X23_Y21_N13
\cpu1|s_stack[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[3][1]~q\);

-- Location: FF_X22_Y21_N23
\cpu1|s_stack[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[0][1]~q\);

-- Location: FF_X22_Y21_N29
\cpu1|s_stack[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[1][1]~q\);

-- Location: LCCOMB_X22_Y21_N22
\cpu1|Mux15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~14_combout\ = (\cpu1|sp\(0) & ((\cpu1|sp\(1)) # ((\cpu1|s_stack[1][1]~q\)))) # (!\cpu1|sp\(0) & (!\cpu1|sp\(1) & (\cpu1|s_stack[0][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[0][1]~q\,
	datad => \cpu1|s_stack[1][1]~q\,
	combout => \cpu1|Mux15~14_combout\);

-- Location: LCCOMB_X23_Y21_N12
\cpu1|Mux15~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~15_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux15~14_combout\ & ((\cpu1|s_stack[3][1]~q\))) # (!\cpu1|Mux15~14_combout\ & (\cpu1|s_stack[2][1]~q\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[2][1]~q\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[3][1]~q\,
	datad => \cpu1|Mux15~14_combout\,
	combout => \cpu1|Mux15~15_combout\);

-- Location: LCCOMB_X19_Y18_N2
\cpu1|Mux15~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~16_combout\ = (\cpu1|sp\(2) & ((\cpu1|sp\(3)) # ((\cpu1|Mux15~13_combout\)))) # (!\cpu1|sp\(2) & (!\cpu1|sp\(3) & ((\cpu1|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|Mux15~13_combout\,
	datad => \cpu1|Mux15~15_combout\,
	combout => \cpu1|Mux15~16_combout\);

-- Location: LCCOMB_X19_Y18_N20
\cpu1|Mux15~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~19_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux15~16_combout\ & (\cpu1|Mux15~18_combout\)) # (!\cpu1|Mux15~16_combout\ & ((\cpu1|Mux15~11_combout\))))) # (!\cpu1|sp\(3) & (((\cpu1|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux15~18_combout\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|Mux15~11_combout\,
	datad => \cpu1|Mux15~16_combout\,
	combout => \cpu1|Mux15~19_combout\);

-- Location: LCCOMB_X19_Y18_N30
\cpu1|Mux15~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~20_combout\ = (\cpu1|sp\(4) & (\cpu1|Mux15~9_combout\)) # (!\cpu1|sp\(4) & ((\cpu1|Mux15~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux15~9_combout\,
	datab => \cpu1|Mux15~19_combout\,
	datac => \cpu1|sp\(4),
	combout => \cpu1|Mux15~20_combout\);

-- Location: LCCOMB_X14_Y16_N4
\cpu1|Mux33~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~6_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(1) & \cpu1|Mux15~20_combout\)) # (!\cpu1|Mux118~6_combout\ & (!\cpu1|t\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux118~6_combout\,
	datab => \cpu1|t\(1),
	datad => \cpu1|Mux15~20_combout\,
	combout => \cpu1|Mux33~6_combout\);

-- Location: LCCOMB_X22_Y14_N10
\uart1|rx_shift_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_shift_reg[3]~feeder_combout\ = \uart1|rx_shift_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|rx_shift_reg\(4),
	combout => \uart1|rx_shift_reg[3]~feeder_combout\);

-- Location: FF_X22_Y14_N11
\uart1|rx_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_shift_reg[3]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|rx_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_shift_reg\(3));

-- Location: LCCOMB_X22_Y14_N16
\uart1|rx_shift_reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_shift_reg[2]~feeder_combout\ = \uart1|rx_shift_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|rx_shift_reg\(3),
	combout => \uart1|rx_shift_reg[2]~feeder_combout\);

-- Location: FF_X22_Y14_N17
\uart1|rx_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_shift_reg[2]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|rx_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_shift_reg\(2));

-- Location: LCCOMB_X22_Y14_N18
\uart1|rx_shift_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_shift_reg[1]~feeder_combout\ = \uart1|rx_shift_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|rx_shift_reg\(2),
	combout => \uart1|rx_shift_reg[1]~feeder_combout\);

-- Location: FF_X22_Y14_N19
\uart1|rx_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_shift_reg[1]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|rx_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_shift_reg\(1));

-- Location: LCCOMB_X22_Y14_N6
\uart1|rx_buffer_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_buffer_reg[1]~feeder_combout\ = \uart1|rx_shift_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|rx_shift_reg\(1),
	combout => \uart1|rx_buffer_reg[1]~feeder_combout\);

-- Location: FF_X22_Y14_N7
\uart1|rx_buffer_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_buffer_reg[1]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|rx_buffer_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_buffer_reg\(1));

-- Location: FF_X24_Y14_N9
\gpio1|gpio_dir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \system_data_o[1]~12_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \gpio1|gpio_dir_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_dir_reg\(1));

-- Location: LCCOMB_X18_Y14_N28
\gpio1|gpio_reg[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|gpio_reg[15]~0_combout\ = (\cpu1|addr[2]~12_combout\ & (!\uart1|tx_rq~5_combout\ & (\cpu1|write~4_combout\ & \Equal2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[2]~12_combout\,
	datab => \uart1|tx_rq~5_combout\,
	datac => \cpu1|write~4_combout\,
	datad => \Equal2~7_combout\,
	combout => \gpio1|gpio_reg[15]~0_combout\);

-- Location: FF_X28_Y13_N17
\gpio1|gpio_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[1]~12_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_reg\(1));

-- Location: IOIBUF_X34_Y9_N1
\ioport[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ioport(1),
	o => \ioport[1]~input_o\);

-- Location: LCCOMB_X18_Y14_N30
\system_data_o[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[13]~4_combout\ = (\cpu1|addr[2]~12_combout\ & (\cpu1|read~1_combout\ & \Equal2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[2]~12_combout\,
	datab => \cpu1|read~1_combout\,
	datad => \Equal2~7_combout\,
	combout => \system_data_o[13]~4_combout\);

-- Location: LCCOMB_X14_Y12_N16
\cpu1|addr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr[1]~1_combout\ = (\cpu1|addr_sel~0_combout\ & ((\cpu1|a\(1)))) # (!\cpu1|addr_sel~0_combout\ & (\cpu1|p\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|p\(1),
	datac => \cpu1|addr_sel~0_combout\,
	datad => \cpu1|a\(1),
	combout => \cpu1|addr[1]~1_combout\);

-- Location: LCCOMB_X12_Y11_N0
\cpu1|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~0_combout\ = \cpu1|p\(0) $ (VCC)
-- \cpu1|Add3~1\ = CARRY(\cpu1|p\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(0),
	datad => VCC,
	combout => \cpu1|Add3~0_combout\,
	cout => \cpu1|Add3~1\);

-- Location: LCCOMB_X12_Y11_N2
\cpu1|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~2_combout\ = (\cpu1|p\(1) & (!\cpu1|Add3~1\)) # (!\cpu1|p\(1) & ((\cpu1|Add3~1\) # (GND)))
-- \cpu1|Add3~3\ = CARRY((!\cpu1|Add3~1\) # (!\cpu1|p\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(1),
	datad => VCC,
	cin => \cpu1|Add3~1\,
	combout => \cpu1|Add3~2_combout\,
	cout => \cpu1|Add3~3\);

-- Location: LCCOMB_X12_Y11_N4
\cpu1|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~4_combout\ = (\cpu1|p\(2) & (\cpu1|Add3~3\ $ (GND))) # (!\cpu1|p\(2) & (!\cpu1|Add3~3\ & VCC))
-- \cpu1|Add3~5\ = CARRY((\cpu1|p\(2) & !\cpu1|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|p\(2),
	datad => VCC,
	cin => \cpu1|Add3~3\,
	combout => \cpu1|Add3~4_combout\,
	cout => \cpu1|Add3~5\);

-- Location: LCCOMB_X13_Y13_N4
\cpu1|Mux109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux109~0_combout\ = (!\cpu1|Mux38~1_combout\ & (\cpu1|Mux34~1_combout\ & \cpu1|Mux36~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux38~1_combout\,
	datab => \cpu1|Mux34~1_combout\,
	datad => \cpu1|Mux36~1_combout\,
	combout => \cpu1|Mux109~0_combout\);

-- Location: LCCOMB_X13_Y13_N24
\cpu1|reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|reset~0_combout\ = (!\cpu1|i\(15) & (\cpu1|slot\(0) & !\cpu1|slot\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|i\(15),
	datac => \cpu1|slot\(0),
	datad => \cpu1|slot\(1),
	combout => \cpu1|reset~0_combout\);

-- Location: LCCOMB_X13_Y13_N2
\cpu1|r_sel[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_sel[0]~0_combout\ = (\cpu1|reset~0_combout\) # ((!\cpu1|Mux37~1_combout\ & (\cpu1|Mux119~11_combout\ & \cpu1|Mux109~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux37~1_combout\,
	datab => \cpu1|Mux119~11_combout\,
	datac => \cpu1|Mux109~0_combout\,
	datad => \cpu1|reset~0_combout\,
	combout => \cpu1|r_sel[0]~0_combout\);

-- Location: LCCOMB_X13_Y10_N18
\cpu1|r[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r[15]~0_combout\ = (\cpu1|r_sel[1]~3_combout\) # (\cpu1|r_sel[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_sel[1]~3_combout\,
	datac => \cpu1|r_sel[0]~0_combout\,
	combout => \cpu1|r[15]~0_combout\);

-- Location: LCCOMB_X14_Y9_N16
\cpu1|rp[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|rp[0]~5_combout\ = \cpu1|rp\(0) $ (VCC)
-- \cpu1|rp[0]~6\ = CARRY(\cpu1|rp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|rp\(0),
	datad => VCC,
	combout => \cpu1|rp[0]~5_combout\,
	cout => \cpu1|rp[0]~6\);

-- Location: LCCOMB_X16_Y12_N26
\cpu1|Mux34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux34~2_combout\ = (!\cpu1|slot\(0) & !\cpu1|slot\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|slot\(0),
	datad => \cpu1|slot\(1),
	combout => \cpu1|Mux34~2_combout\);

-- Location: LCCOMB_X13_Y13_N26
\cpu1|rp~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|rp~11_combout\ = (!\cpu1|Mux38~1_combout\ & (\cpu1|Mux35~1_combout\ & \cpu1|Mux34~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux38~1_combout\,
	datab => \cpu1|Mux35~1_combout\,
	datad => \cpu1|Mux34~1_combout\,
	combout => \cpu1|rp~11_combout\);

-- Location: LCCOMB_X13_Y13_N28
\cpu1|rp~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|rp~12_combout\ = (\cpu1|rp~11_combout\) # ((\cpu1|r_sel[1]~1_combout\ & ((!\cpu1|r_z~4_combout\) # (!\cpu1|Mux36~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_sel[1]~1_combout\,
	datab => \cpu1|Mux36~1_combout\,
	datac => \cpu1|rp~11_combout\,
	datad => \cpu1|r_z~4_combout\,
	combout => \cpu1|rp~12_combout\);

-- Location: LCCOMB_X13_Y13_N14
\cpu1|rp~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|rp~13_combout\ = (!\cpu1|Mux34~2_combout\ & ((\cpu1|reset~0_combout\) # ((\cpu1|rp~12_combout\ & !\cpu1|Mux37~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux34~2_combout\,
	datab => \cpu1|rp~12_combout\,
	datac => \cpu1|Mux37~1_combout\,
	datad => \cpu1|reset~0_combout\,
	combout => \cpu1|rp~13_combout\);

-- Location: FF_X14_Y9_N17
\cpu1|rp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|rp[0]~5_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rp~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|rp\(0));

-- Location: LCCOMB_X14_Y9_N18
\cpu1|rp[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|rp[1]~7_combout\ = (\cpu1|r_sel[0]~0_combout\ & ((\cpu1|rp\(1) & (!\cpu1|rp[0]~6\)) # (!\cpu1|rp\(1) & ((\cpu1|rp[0]~6\) # (GND))))) # (!\cpu1|r_sel[0]~0_combout\ & ((\cpu1|rp\(1) & (\cpu1|rp[0]~6\ & VCC)) # (!\cpu1|rp\(1) & (!\cpu1|rp[0]~6\))))
-- \cpu1|rp[1]~8\ = CARRY((\cpu1|r_sel[0]~0_combout\ & ((!\cpu1|rp[0]~6\) # (!\cpu1|rp\(1)))) # (!\cpu1|r_sel[0]~0_combout\ & (!\cpu1|rp\(1) & !\cpu1|rp[0]~6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_sel[0]~0_combout\,
	datab => \cpu1|rp\(1),
	datad => VCC,
	cin => \cpu1|rp[0]~6\,
	combout => \cpu1|rp[1]~7_combout\,
	cout => \cpu1|rp[1]~8\);

-- Location: FF_X14_Y9_N19
\cpu1|rp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|rp[1]~7_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rp~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|rp\(1));

-- Location: LCCOMB_X21_Y7_N30
\cpu1|r_stack[9][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[9][2]~feeder_combout\ = \cpu1|r\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(2),
	combout => \cpu1|r_stack[9][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N20
\cpu1|rp1[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|rp1[0]~5_combout\ = !\cpu1|rp1\(0)
-- \cpu1|rp1[0]~6\ = CARRY(!\cpu1|rp1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|rp1\(0),
	combout => \cpu1|rp1[0]~5_combout\,
	cout => \cpu1|rp1[0]~6\);

-- Location: FF_X22_Y9_N21
\cpu1|rp1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|rp1[0]~5_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rp~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|rp1\(0));

-- Location: LCCOMB_X22_Y9_N22
\cpu1|rp1[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|rp1[1]~7_combout\ = (\cpu1|rp1\(1) & ((\cpu1|r_sel[0]~0_combout\ & (!\cpu1|rp1[0]~6\)) # (!\cpu1|r_sel[0]~0_combout\ & (\cpu1|rp1[0]~6\ & VCC)))) # (!\cpu1|rp1\(1) & ((\cpu1|r_sel[0]~0_combout\ & ((\cpu1|rp1[0]~6\) # (GND))) # 
-- (!\cpu1|r_sel[0]~0_combout\ & (!\cpu1|rp1[0]~6\))))
-- \cpu1|rp1[1]~8\ = CARRY((\cpu1|rp1\(1) & (\cpu1|r_sel[0]~0_combout\ & !\cpu1|rp1[0]~6\)) # (!\cpu1|rp1\(1) & ((\cpu1|r_sel[0]~0_combout\) # (!\cpu1|rp1[0]~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp1\(1),
	datab => \cpu1|r_sel[0]~0_combout\,
	datad => VCC,
	cin => \cpu1|rp1[0]~6\,
	combout => \cpu1|rp1[1]~7_combout\,
	cout => \cpu1|rp1[1]~8\);

-- Location: FF_X22_Y9_N23
\cpu1|rp1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|rp1[1]~7_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rp~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|rp1\(1));

-- Location: LCCOMB_X22_Y9_N24
\cpu1|rp1[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|rp1[2]~9_combout\ = ((\cpu1|rp1\(2) $ (\cpu1|r_sel[0]~0_combout\ $ (\cpu1|rp1[1]~8\)))) # (GND)
-- \cpu1|rp1[2]~10\ = CARRY((\cpu1|rp1\(2) & ((!\cpu1|rp1[1]~8\) # (!\cpu1|r_sel[0]~0_combout\))) # (!\cpu1|rp1\(2) & (!\cpu1|r_sel[0]~0_combout\ & !\cpu1|rp1[1]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp1\(2),
	datab => \cpu1|r_sel[0]~0_combout\,
	datad => VCC,
	cin => \cpu1|rp1[1]~8\,
	combout => \cpu1|rp1[2]~9_combout\,
	cout => \cpu1|rp1[2]~10\);

-- Location: FF_X22_Y9_N25
\cpu1|rp1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|rp1[2]~9_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rp~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|rp1\(2));

-- Location: LCCOMB_X22_Y9_N8
\cpu1|Decoder1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~6_combout\ = (!\cpu1|rp1\(1) & (!\cpu1|rp1\(0) & (\cpu1|r_sel[0]~0_combout\ & !\cpu1|rp1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp1\(1),
	datab => \cpu1|rp1\(0),
	datac => \cpu1|r_sel[0]~0_combout\,
	datad => \cpu1|rp1\(2),
	combout => \cpu1|Decoder1~6_combout\);

-- Location: LCCOMB_X22_Y9_N26
\cpu1|rp1[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|rp1[3]~11_combout\ = (\cpu1|rp1\(3) & ((\cpu1|r_sel[0]~0_combout\ & (!\cpu1|rp1[2]~10\)) # (!\cpu1|r_sel[0]~0_combout\ & (\cpu1|rp1[2]~10\ & VCC)))) # (!\cpu1|rp1\(3) & ((\cpu1|r_sel[0]~0_combout\ & ((\cpu1|rp1[2]~10\) # (GND))) # 
-- (!\cpu1|r_sel[0]~0_combout\ & (!\cpu1|rp1[2]~10\))))
-- \cpu1|rp1[3]~12\ = CARRY((\cpu1|rp1\(3) & (\cpu1|r_sel[0]~0_combout\ & !\cpu1|rp1[2]~10\)) # (!\cpu1|rp1\(3) & ((\cpu1|r_sel[0]~0_combout\) # (!\cpu1|rp1[2]~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp1\(3),
	datab => \cpu1|r_sel[0]~0_combout\,
	datad => VCC,
	cin => \cpu1|rp1[2]~10\,
	combout => \cpu1|rp1[3]~11_combout\,
	cout => \cpu1|rp1[3]~12\);

-- Location: FF_X22_Y9_N27
\cpu1|rp1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|rp1[3]~11_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rp~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|rp1\(3));

-- Location: LCCOMB_X22_Y9_N28
\cpu1|rp1[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|rp1[4]~13_combout\ = \cpu1|r_sel[0]~0_combout\ $ (\cpu1|rp1[3]~12\ $ (\cpu1|rp1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|r_sel[0]~0_combout\,
	datad => \cpu1|rp1\(4),
	cin => \cpu1|rp1[3]~12\,
	combout => \cpu1|rp1[4]~13_combout\);

-- Location: FF_X22_Y9_N29
\cpu1|rp1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|rp1[4]~13_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rp~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|rp1\(4));

-- Location: LCCOMB_X26_Y9_N8
\cpu1|Decoder1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~25_combout\ = (\cpu1|Decoder1~6_combout\ & (!\cpu1|rp1\(4) & \cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~6_combout\,
	datab => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~25_combout\);

-- Location: FF_X21_Y7_N31
\cpu1|r_stack[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[9][2]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[9][2]~q\);

-- Location: LCCOMB_X22_Y9_N6
\cpu1|Decoder1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~14_combout\ = (!\cpu1|rp1\(1) & (\cpu1|rp1\(0) & (\cpu1|r_sel[0]~0_combout\ & !\cpu1|rp1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp1\(1),
	datab => \cpu1|rp1\(0),
	datac => \cpu1|r_sel[0]~0_combout\,
	datad => \cpu1|rp1\(2),
	combout => \cpu1|Decoder1~14_combout\);

-- Location: LCCOMB_X22_Y9_N14
\cpu1|Decoder1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~26_combout\ = (\cpu1|Decoder1~14_combout\ & (\cpu1|rp1\(3) & !\cpu1|rp1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~14_combout\,
	datac => \cpu1|rp1\(3),
	datad => \cpu1|rp1\(4),
	combout => \cpu1|Decoder1~26_combout\);

-- Location: FF_X23_Y6_N25
\cpu1|r_stack[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[8][2]~q\);

-- Location: LCCOMB_X23_Y6_N24
\cpu1|Mux87~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~12_combout\ = (\cpu1|rp\(0) & ((\cpu1|r_stack[9][2]~q\) # ((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & (((\cpu1|r_stack[8][2]~q\ & !\cpu1|rp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[9][2]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[8][2]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux87~12_combout\);

-- Location: LCCOMB_X22_Y9_N0
\cpu1|Decoder1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~18_combout\ = (\cpu1|rp1\(1) & (!\cpu1|rp1\(0) & (\cpu1|r_sel[0]~0_combout\ & !\cpu1|rp1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp1\(1),
	datab => \cpu1|rp1\(0),
	datac => \cpu1|r_sel[0]~0_combout\,
	datad => \cpu1|rp1\(2),
	combout => \cpu1|Decoder1~18_combout\);

-- Location: LCCOMB_X21_Y9_N24
\cpu1|Decoder1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~27_combout\ = (!\cpu1|rp1\(4) & (\cpu1|Decoder1~18_combout\ & \cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|rp1\(4),
	datac => \cpu1|Decoder1~18_combout\,
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~27_combout\);

-- Location: FF_X24_Y10_N23
\cpu1|r_stack[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[11][2]~q\);

-- Location: LCCOMB_X22_Y9_N12
\cpu1|Decoder1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~2_combout\ = (\cpu1|rp1\(1) & (\cpu1|rp1\(0) & (\cpu1|r_sel[0]~0_combout\ & !\cpu1|rp1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp1\(1),
	datab => \cpu1|rp1\(0),
	datac => \cpu1|r_sel[0]~0_combout\,
	datad => \cpu1|rp1\(2),
	combout => \cpu1|Decoder1~2_combout\);

-- Location: LCCOMB_X26_Y9_N22
\cpu1|Decoder1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~24_combout\ = (\cpu1|Decoder1~2_combout\ & (!\cpu1|rp1\(4) & \cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~2_combout\,
	datab => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~24_combout\);

-- Location: FF_X24_Y10_N13
\cpu1|r_stack[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[10][2]~q\);

-- Location: LCCOMB_X24_Y10_N22
\cpu1|Mux87~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~13_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux87~12_combout\ & (\cpu1|r_stack[11][2]~q\)) # (!\cpu1|Mux87~12_combout\ & ((\cpu1|r_stack[10][2]~q\))))) # (!\cpu1|rp\(1) & (\cpu1|Mux87~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|Mux87~12_combout\,
	datac => \cpu1|r_stack[11][2]~q\,
	datad => \cpu1|r_stack[10][2]~q\,
	combout => \cpu1|Mux87~13_combout\);

-- Location: LCCOMB_X14_Y9_N20
\cpu1|rp[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|rp[2]~9_combout\ = ((\cpu1|r_sel[0]~0_combout\ $ (\cpu1|rp\(2) $ (\cpu1|rp[1]~8\)))) # (GND)
-- \cpu1|rp[2]~10\ = CARRY((\cpu1|r_sel[0]~0_combout\ & (\cpu1|rp\(2) & !\cpu1|rp[1]~8\)) # (!\cpu1|r_sel[0]~0_combout\ & ((\cpu1|rp\(2)) # (!\cpu1|rp[1]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_sel[0]~0_combout\,
	datab => \cpu1|rp\(2),
	datad => VCC,
	cin => \cpu1|rp[1]~8\,
	combout => \cpu1|rp[2]~9_combout\,
	cout => \cpu1|rp[2]~10\);

-- Location: FF_X14_Y9_N21
\cpu1|rp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|rp[2]~9_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rp~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|rp\(2));

-- Location: LCCOMB_X14_Y9_N22
\cpu1|rp[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|rp[3]~14_combout\ = (\cpu1|r_sel[0]~0_combout\ & ((\cpu1|rp\(3) & (!\cpu1|rp[2]~10\)) # (!\cpu1|rp\(3) & ((\cpu1|rp[2]~10\) # (GND))))) # (!\cpu1|r_sel[0]~0_combout\ & ((\cpu1|rp\(3) & (\cpu1|rp[2]~10\ & VCC)) # (!\cpu1|rp\(3) & 
-- (!\cpu1|rp[2]~10\))))
-- \cpu1|rp[3]~15\ = CARRY((\cpu1|r_sel[0]~0_combout\ & ((!\cpu1|rp[2]~10\) # (!\cpu1|rp\(3)))) # (!\cpu1|r_sel[0]~0_combout\ & (!\cpu1|rp\(3) & !\cpu1|rp[2]~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_sel[0]~0_combout\,
	datab => \cpu1|rp\(3),
	datad => VCC,
	cin => \cpu1|rp[2]~10\,
	combout => \cpu1|rp[3]~14_combout\,
	cout => \cpu1|rp[3]~15\);

-- Location: FF_X14_Y9_N23
\cpu1|rp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|rp[3]~14_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rp~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|rp\(3));

-- Location: LCCOMB_X21_Y9_N0
\cpu1|Decoder1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~34_combout\ = (\cpu1|Decoder1~14_combout\ & (!\cpu1|rp1\(4) & !\cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~14_combout\,
	datab => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~34_combout\);

-- Location: FF_X21_Y6_N3
\cpu1|r_stack[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[0][2]~q\);

-- Location: LCCOMB_X21_Y9_N30
\cpu1|Decoder1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~33_combout\ = (!\cpu1|rp1\(4) & (\cpu1|Decoder1~6_combout\ & !\cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|rp1\(4),
	datac => \cpu1|Decoder1~6_combout\,
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~33_combout\);

-- Location: FF_X21_Y10_N27
\cpu1|r_stack[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[1][2]~q\);

-- Location: LCCOMB_X21_Y6_N2
\cpu1|Mux87~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~16_combout\ = (\cpu1|rp\(1) & (\cpu1|rp\(0))) # (!\cpu1|rp\(1) & ((\cpu1|rp\(0) & ((\cpu1|r_stack[1][2]~q\))) # (!\cpu1|rp\(0) & (\cpu1|r_stack[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[0][2]~q\,
	datad => \cpu1|r_stack[1][2]~q\,
	combout => \cpu1|Mux87~16_combout\);

-- Location: LCCOMB_X21_Y9_N26
\cpu1|Decoder1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~35_combout\ = (!\cpu1|rp1\(4) & (\cpu1|Decoder1~18_combout\ & !\cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|rp1\(4),
	datac => \cpu1|Decoder1~18_combout\,
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~35_combout\);

-- Location: FF_X21_Y10_N5
\cpu1|r_stack[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[3][2]~q\);

-- Location: LCCOMB_X22_Y11_N0
\cpu1|r_stack[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[2][2]~feeder_combout\ = \cpu1|r\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(2),
	combout => \cpu1|r_stack[2][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N16
\cpu1|Decoder1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~32_combout\ = (\cpu1|Decoder1~2_combout\ & (!\cpu1|rp1\(3) & !\cpu1|rp1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~2_combout\,
	datab => \cpu1|rp1\(3),
	datad => \cpu1|rp1\(4),
	combout => \cpu1|Decoder1~32_combout\);

-- Location: FF_X22_Y11_N1
\cpu1|r_stack[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[2][2]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[2][2]~q\);

-- Location: LCCOMB_X21_Y10_N4
\cpu1|Mux87~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~17_combout\ = (\cpu1|Mux87~16_combout\ & (((\cpu1|r_stack[3][2]~q\)) # (!\cpu1|rp\(1)))) # (!\cpu1|Mux87~16_combout\ & (\cpu1|rp\(1) & ((\cpu1|r_stack[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux87~16_combout\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[3][2]~q\,
	datad => \cpu1|r_stack[2][2]~q\,
	combout => \cpu1|Mux87~17_combout\);

-- Location: LCCOMB_X23_Y7_N30
\cpu1|r_stack[5][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[5][2]~feeder_combout\ = \cpu1|r\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(2),
	combout => \cpu1|r_stack[5][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N10
\cpu1|Decoder1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~8_combout\ = (!\cpu1|rp1\(1) & (!\cpu1|rp1\(0) & (\cpu1|r_sel[0]~0_combout\ & \cpu1|rp1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp1\(1),
	datab => \cpu1|rp1\(0),
	datac => \cpu1|r_sel[0]~0_combout\,
	datad => \cpu1|rp1\(2),
	combout => \cpu1|Decoder1~8_combout\);

-- Location: LCCOMB_X26_Y9_N2
\cpu1|Decoder1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~28_combout\ = (\cpu1|Decoder1~8_combout\ & (!\cpu1|rp1\(4) & !\cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~8_combout\,
	datab => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~28_combout\);

-- Location: FF_X23_Y7_N31
\cpu1|r_stack[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[5][2]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[5][2]~q\);

-- Location: LCCOMB_X22_Y9_N2
\cpu1|Decoder1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~20_combout\ = (\cpu1|rp1\(1) & (!\cpu1|rp1\(0) & (\cpu1|r_sel[0]~0_combout\ & \cpu1|rp1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp1\(1),
	datab => \cpu1|rp1\(0),
	datac => \cpu1|r_sel[0]~0_combout\,
	datad => \cpu1|rp1\(2),
	combout => \cpu1|Decoder1~20_combout\);

-- Location: LCCOMB_X26_Y9_N12
\cpu1|Decoder1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~31_combout\ = (!\cpu1|rp1\(4) & (\cpu1|Decoder1~20_combout\ & !\cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|rp1\(4),
	datac => \cpu1|Decoder1~20_combout\,
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~31_combout\);

-- Location: FF_X24_Y7_N23
\cpu1|r_stack[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[7][2]~q\);

-- Location: LCCOMB_X22_Y9_N4
\cpu1|Decoder1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~12_combout\ = (!\cpu1|rp1\(1) & (\cpu1|rp1\(0) & (\cpu1|r_sel[0]~0_combout\ & \cpu1|rp1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp1\(1),
	datab => \cpu1|rp1\(0),
	datac => \cpu1|r_sel[0]~0_combout\,
	datad => \cpu1|rp1\(2),
	combout => \cpu1|Decoder1~12_combout\);

-- Location: LCCOMB_X21_Y9_N28
\cpu1|Decoder1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~30_combout\ = (\cpu1|Decoder1~12_combout\ & (!\cpu1|rp1\(4) & !\cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~12_combout\,
	datab => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~30_combout\);

-- Location: FF_X23_Y7_N9
\cpu1|r_stack[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[4][2]~q\);

-- Location: LCCOMB_X24_Y7_N20
\cpu1|r_stack[6][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[6][2]~feeder_combout\ = \cpu1|r\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(2),
	combout => \cpu1|r_stack[6][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N18
\cpu1|Decoder1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~0_combout\ = (\cpu1|rp1\(1) & (\cpu1|rp1\(0) & (\cpu1|r_sel[0]~0_combout\ & \cpu1|rp1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp1\(1),
	datab => \cpu1|rp1\(0),
	datac => \cpu1|r_sel[0]~0_combout\,
	datad => \cpu1|rp1\(2),
	combout => \cpu1|Decoder1~0_combout\);

-- Location: LCCOMB_X21_Y9_N10
\cpu1|Decoder1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~29_combout\ = (\cpu1|Decoder1~0_combout\ & (!\cpu1|rp1\(4) & !\cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Decoder1~0_combout\,
	datac => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~29_combout\);

-- Location: FF_X24_Y7_N21
\cpu1|r_stack[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[6][2]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[6][2]~q\);

-- Location: LCCOMB_X23_Y7_N8
\cpu1|Mux87~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~14_combout\ = (\cpu1|rp\(1) & ((\cpu1|rp\(0)) # ((\cpu1|r_stack[6][2]~q\)))) # (!\cpu1|rp\(1) & (!\cpu1|rp\(0) & (\cpu1|r_stack[4][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[4][2]~q\,
	datad => \cpu1|r_stack[6][2]~q\,
	combout => \cpu1|Mux87~14_combout\);

-- Location: LCCOMB_X24_Y7_N22
\cpu1|Mux87~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~15_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux87~14_combout\ & ((\cpu1|r_stack[7][2]~q\))) # (!\cpu1|Mux87~14_combout\ & (\cpu1|r_stack[5][2]~q\)))) # (!\cpu1|rp\(0) & (((\cpu1|Mux87~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|r_stack[5][2]~q\,
	datac => \cpu1|r_stack[7][2]~q\,
	datad => \cpu1|Mux87~14_combout\,
	combout => \cpu1|Mux87~15_combout\);

-- Location: LCCOMB_X21_Y10_N14
\cpu1|Mux87~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~18_combout\ = (\cpu1|rp\(3) & (((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & ((\cpu1|Mux87~15_combout\))) # (!\cpu1|rp\(2) & (\cpu1|Mux87~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|Mux87~17_combout\,
	datac => \cpu1|rp\(2),
	datad => \cpu1|Mux87~15_combout\,
	combout => \cpu1|Mux87~18_combout\);

-- Location: LCCOMB_X21_Y9_N12
\cpu1|Decoder1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~37_combout\ = (\cpu1|Decoder1~0_combout\ & (!\cpu1|rp1\(4) & \cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Decoder1~0_combout\,
	datac => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~37_combout\);

-- Location: FF_X21_Y8_N21
\cpu1|r_stack[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[14][2]~q\);

-- Location: LCCOMB_X21_Y9_N6
\cpu1|Decoder1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~38_combout\ = (\cpu1|Decoder1~12_combout\ & (!\cpu1|rp1\(4) & \cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~12_combout\,
	datab => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~38_combout\);

-- Location: FF_X25_Y10_N17
\cpu1|r_stack[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[12][2]~q\);

-- Location: LCCOMB_X25_Y10_N16
\cpu1|Mux87~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~19_combout\ = (\cpu1|rp\(0) & (((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & (\cpu1|r_stack[14][2]~q\)) # (!\cpu1|rp\(1) & ((\cpu1|r_stack[12][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[14][2]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[12][2]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux87~19_combout\);

-- Location: LCCOMB_X26_Y9_N24
\cpu1|Decoder1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~39_combout\ = (!\cpu1|rp1\(4) & (\cpu1|Decoder1~20_combout\ & \cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|rp1\(4),
	datac => \cpu1|Decoder1~20_combout\,
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~39_combout\);

-- Location: FF_X26_Y10_N15
\cpu1|r_stack[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[15][2]~q\);

-- Location: LCCOMB_X26_Y10_N12
\cpu1|r_stack[13][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[13][2]~feeder_combout\ = \cpu1|r\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(2),
	combout => \cpu1|r_stack[13][2]~feeder_combout\);

-- Location: LCCOMB_X26_Y9_N14
\cpu1|Decoder1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~36_combout\ = (\cpu1|Decoder1~8_combout\ & (!\cpu1|rp1\(4) & \cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~8_combout\,
	datab => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~36_combout\);

-- Location: FF_X26_Y10_N13
\cpu1|r_stack[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[13][2]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[13][2]~q\);

-- Location: LCCOMB_X26_Y10_N14
\cpu1|Mux87~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~20_combout\ = (\cpu1|Mux87~19_combout\ & (((\cpu1|r_stack[15][2]~q\)) # (!\cpu1|rp\(0)))) # (!\cpu1|Mux87~19_combout\ & (\cpu1|rp\(0) & ((\cpu1|r_stack[13][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux87~19_combout\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[15][2]~q\,
	datad => \cpu1|r_stack[13][2]~q\,
	combout => \cpu1|Mux87~20_combout\);

-- Location: LCCOMB_X21_Y10_N8
\cpu1|Mux87~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~21_combout\ = (\cpu1|Mux87~18_combout\ & (((\cpu1|Mux87~20_combout\) # (!\cpu1|rp\(3))))) # (!\cpu1|Mux87~18_combout\ & (\cpu1|Mux87~13_combout\ & ((\cpu1|rp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux87~13_combout\,
	datab => \cpu1|Mux87~18_combout\,
	datac => \cpu1|Mux87~20_combout\,
	datad => \cpu1|rp\(3),
	combout => \cpu1|Mux87~21_combout\);

-- Location: LCCOMB_X26_Y9_N16
\cpu1|Decoder1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~4_combout\ = (\cpu1|Decoder1~2_combout\ & (\cpu1|rp1\(4) & !\cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~2_combout\,
	datab => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~4_combout\);

-- Location: FF_X17_Y6_N11
\cpu1|r_stack[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[18][2]~q\);

-- Location: LCCOMB_X22_Y9_N30
\cpu1|Decoder1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~3_combout\ = (\cpu1|Decoder1~2_combout\ & (\cpu1|rp1\(3) & \cpu1|rp1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~2_combout\,
	datac => \cpu1|rp1\(3),
	datad => \cpu1|rp1\(4),
	combout => \cpu1|Decoder1~3_combout\);

-- Location: FF_X14_Y6_N5
\cpu1|r_stack[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[26][2]~q\);

-- Location: LCCOMB_X17_Y6_N10
\cpu1|Mux87~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~2_combout\ = (\cpu1|rp\(3) & ((\cpu1|rp\(2)) # ((\cpu1|r_stack[26][2]~q\)))) # (!\cpu1|rp\(3) & (!\cpu1|rp\(2) & (\cpu1|r_stack[18][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[18][2]~q\,
	datad => \cpu1|r_stack[26][2]~q\,
	combout => \cpu1|Mux87~2_combout\);

-- Location: LCCOMB_X21_Y9_N18
\cpu1|Decoder1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~5_combout\ = (\cpu1|Decoder1~0_combout\ & (\cpu1|rp1\(4) & \cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Decoder1~0_combout\,
	datac => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~5_combout\);

-- Location: FF_X14_Y6_N23
\cpu1|r_stack[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[30][2]~q\);

-- Location: LCCOMB_X21_Y9_N16
\cpu1|Decoder1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~1_combout\ = (\cpu1|Decoder1~0_combout\ & (\cpu1|rp1\(4) & !\cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Decoder1~0_combout\,
	datac => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~1_combout\);

-- Location: FF_X17_Y6_N9
\cpu1|r_stack[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[22][2]~q\);

-- Location: LCCOMB_X14_Y6_N22
\cpu1|Mux87~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~3_combout\ = (\cpu1|Mux87~2_combout\ & (((\cpu1|r_stack[30][2]~q\)) # (!\cpu1|rp\(2)))) # (!\cpu1|Mux87~2_combout\ & (\cpu1|rp\(2) & ((\cpu1|r_stack[22][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux87~2_combout\,
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[30][2]~q\,
	datad => \cpu1|r_stack[22][2]~q\,
	combout => \cpu1|Mux87~3_combout\);

-- Location: LCCOMB_X26_Y9_N30
\cpu1|Decoder1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~10_combout\ = (\cpu1|Decoder1~6_combout\ & (\cpu1|rp1\(4) & !\cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~6_combout\,
	datab => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~10_combout\);

-- Location: FF_X25_Y8_N25
\cpu1|r_stack[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[17][2]~q\);

-- Location: LCCOMB_X26_Y9_N4
\cpu1|Decoder1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~9_combout\ = (\cpu1|Decoder1~8_combout\ & (\cpu1|rp1\(4) & !\cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~8_combout\,
	datab => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~9_combout\);

-- Location: FF_X24_Y8_N11
\cpu1|r_stack[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[21][2]~q\);

-- Location: LCCOMB_X25_Y8_N24
\cpu1|Mux87~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~4_combout\ = (\cpu1|rp\(2) & ((\cpu1|rp\(3)) # ((\cpu1|r_stack[21][2]~q\)))) # (!\cpu1|rp\(2) & (!\cpu1|rp\(3) & (\cpu1|r_stack[17][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[17][2]~q\,
	datad => \cpu1|r_stack[21][2]~q\,
	combout => \cpu1|Mux87~4_combout\);

-- Location: LCCOMB_X25_Y7_N26
\cpu1|r_stack[25][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[25][2]~feeder_combout\ = \cpu1|r\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(2),
	combout => \cpu1|r_stack[25][2]~feeder_combout\);

-- Location: LCCOMB_X26_Y9_N18
\cpu1|Decoder1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~7_combout\ = (\cpu1|Decoder1~6_combout\ & (\cpu1|rp1\(4) & \cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~6_combout\,
	datab => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~7_combout\);

-- Location: FF_X25_Y7_N27
\cpu1|r_stack[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[25][2]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[25][2]~q\);

-- Location: LCCOMB_X26_Y9_N0
\cpu1|Decoder1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~11_combout\ = (\cpu1|Decoder1~8_combout\ & (\cpu1|rp1\(4) & \cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~8_combout\,
	datab => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~11_combout\);

-- Location: FF_X24_Y5_N11
\cpu1|r_stack[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[29][2]~q\);

-- Location: LCCOMB_X24_Y5_N10
\cpu1|Mux87~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~5_combout\ = (\cpu1|Mux87~4_combout\ & (((\cpu1|r_stack[29][2]~q\) # (!\cpu1|rp\(3))))) # (!\cpu1|Mux87~4_combout\ & (\cpu1|r_stack[25][2]~q\ & ((\cpu1|rp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux87~4_combout\,
	datab => \cpu1|r_stack[25][2]~q\,
	datac => \cpu1|r_stack[29][2]~q\,
	datad => \cpu1|rp\(3),
	combout => \cpu1|Mux87~5_combout\);

-- Location: LCCOMB_X16_Y6_N16
\cpu1|r_stack[24][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[24][2]~feeder_combout\ = \cpu1|r\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(2),
	combout => \cpu1|r_stack[24][2]~feeder_combout\);

-- Location: LCCOMB_X21_Y9_N22
\cpu1|Decoder1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~15_combout\ = (\cpu1|Decoder1~14_combout\ & (\cpu1|rp1\(4) & \cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~14_combout\,
	datab => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~15_combout\);

-- Location: FF_X16_Y6_N17
\cpu1|r_stack[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[24][2]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[24][2]~q\);

-- Location: LCCOMB_X21_Y9_N8
\cpu1|Decoder1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~16_combout\ = (\cpu1|Decoder1~14_combout\ & (\cpu1|rp1\(4) & !\cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~14_combout\,
	datab => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~16_combout\);

-- Location: FF_X16_Y7_N23
\cpu1|r_stack[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[16][2]~q\);

-- Location: LCCOMB_X16_Y7_N22
\cpu1|Mux87~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~6_combout\ = (\cpu1|rp\(2) & (((\cpu1|rp\(3))))) # (!\cpu1|rp\(2) & ((\cpu1|rp\(3) & (\cpu1|r_stack[24][2]~q\)) # (!\cpu1|rp\(3) & ((\cpu1|r_stack[16][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|r_stack[24][2]~q\,
	datac => \cpu1|r_stack[16][2]~q\,
	datad => \cpu1|rp\(3),
	combout => \cpu1|Mux87~6_combout\);

-- Location: LCCOMB_X21_Y9_N2
\cpu1|Decoder1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~17_combout\ = (\cpu1|Decoder1~12_combout\ & (\cpu1|rp1\(4) & \cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~12_combout\,
	datab => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~17_combout\);

-- Location: FF_X17_Y8_N15
\cpu1|r_stack[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[28][2]~q\);

-- Location: LCCOMB_X21_Y9_N20
\cpu1|Decoder1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~13_combout\ = (\cpu1|Decoder1~12_combout\ & (\cpu1|rp1\(4) & !\cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Decoder1~12_combout\,
	datab => \cpu1|rp1\(4),
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~13_combout\);

-- Location: FF_X17_Y8_N13
\cpu1|r_stack[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[20][2]~q\);

-- Location: LCCOMB_X17_Y8_N14
\cpu1|Mux87~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~7_combout\ = (\cpu1|Mux87~6_combout\ & (((\cpu1|r_stack[28][2]~q\)) # (!\cpu1|rp\(2)))) # (!\cpu1|Mux87~6_combout\ & (\cpu1|rp\(2) & ((\cpu1|r_stack[20][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux87~6_combout\,
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[28][2]~q\,
	datad => \cpu1|r_stack[20][2]~q\,
	combout => \cpu1|Mux87~7_combout\);

-- Location: LCCOMB_X22_Y6_N14
\cpu1|Mux87~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~8_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux87~5_combout\) # ((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & (((!\cpu1|rp\(1) & \cpu1|Mux87~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|Mux87~5_combout\,
	datac => \cpu1|rp\(1),
	datad => \cpu1|Mux87~7_combout\,
	combout => \cpu1|Mux87~8_combout\);

-- Location: LCCOMB_X21_Y9_N4
\cpu1|Decoder1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~19_combout\ = (\cpu1|rp1\(4) & (\cpu1|Decoder1~18_combout\ & \cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|rp1\(4),
	datac => \cpu1|Decoder1~18_combout\,
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~19_combout\);

-- Location: FF_X23_Y5_N5
\cpu1|r_stack[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[27][2]~q\);

-- Location: LCCOMB_X21_Y9_N14
\cpu1|Decoder1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~22_combout\ = (\cpu1|rp1\(4) & (\cpu1|Decoder1~18_combout\ & !\cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|rp1\(4),
	datac => \cpu1|Decoder1~18_combout\,
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~22_combout\);

-- Location: FF_X23_Y5_N15
\cpu1|r_stack[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[19][2]~q\);

-- Location: LCCOMB_X22_Y5_N12
\cpu1|r_stack[23][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[23][2]~feeder_combout\ = \cpu1|r\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(2),
	combout => \cpu1|r_stack[23][2]~feeder_combout\);

-- Location: LCCOMB_X26_Y9_N26
\cpu1|Decoder1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~21_combout\ = (\cpu1|rp1\(4) & (\cpu1|Decoder1~20_combout\ & !\cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|rp1\(4),
	datac => \cpu1|Decoder1~20_combout\,
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~21_combout\);

-- Location: FF_X22_Y5_N13
\cpu1|r_stack[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[23][2]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[23][2]~q\);

-- Location: LCCOMB_X23_Y5_N14
\cpu1|Mux87~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~9_combout\ = (\cpu1|rp\(3) & (\cpu1|rp\(2))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & ((\cpu1|r_stack[23][2]~q\))) # (!\cpu1|rp\(2) & (\cpu1|r_stack[19][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[19][2]~q\,
	datad => \cpu1|r_stack[23][2]~q\,
	combout => \cpu1|Mux87~9_combout\);

-- Location: LCCOMB_X26_Y9_N28
\cpu1|Decoder1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Decoder1~23_combout\ = (\cpu1|rp1\(4) & (\cpu1|Decoder1~20_combout\ & \cpu1|rp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|rp1\(4),
	datac => \cpu1|Decoder1~20_combout\,
	datad => \cpu1|rp1\(3),
	combout => \cpu1|Decoder1~23_combout\);

-- Location: FF_X22_Y5_N15
\cpu1|r_stack[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[31][2]~q\);

-- Location: LCCOMB_X22_Y5_N14
\cpu1|Mux87~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~10_combout\ = (\cpu1|Mux87~9_combout\ & (((\cpu1|r_stack[31][2]~q\) # (!\cpu1|rp\(3))))) # (!\cpu1|Mux87~9_combout\ & (\cpu1|r_stack[27][2]~q\ & ((\cpu1|rp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[27][2]~q\,
	datab => \cpu1|Mux87~9_combout\,
	datac => \cpu1|r_stack[31][2]~q\,
	datad => \cpu1|rp\(3),
	combout => \cpu1|Mux87~10_combout\);

-- Location: LCCOMB_X22_Y6_N0
\cpu1|Mux87~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~11_combout\ = (\cpu1|Mux87~8_combout\ & (((\cpu1|Mux87~10_combout\) # (!\cpu1|rp\(1))))) # (!\cpu1|Mux87~8_combout\ & (\cpu1|Mux87~3_combout\ & (\cpu1|rp\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux87~3_combout\,
	datab => \cpu1|Mux87~8_combout\,
	datac => \cpu1|rp\(1),
	datad => \cpu1|Mux87~10_combout\,
	combout => \cpu1|Mux87~11_combout\);

-- Location: LCCOMB_X21_Y10_N18
\cpu1|Mux87~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~22_combout\ = (\cpu1|r[15]~0_combout\ & (\cpu1|r[15]~1_combout\)) # (!\cpu1|r[15]~0_combout\ & ((\cpu1|r[15]~1_combout\ & ((\cpu1|Mux87~11_combout\))) # (!\cpu1|r[15]~1_combout\ & (\cpu1|Mux87~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~0_combout\,
	datab => \cpu1|r[15]~1_combout\,
	datac => \cpu1|Mux87~21_combout\,
	datad => \cpu1|Mux87~11_combout\,
	combout => \cpu1|Mux87~22_combout\);

-- Location: LCCOMB_X22_Y14_N22
\uart1|rx_buffer_reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_buffer_reg[2]~feeder_combout\ = \uart1|rx_shift_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|rx_shift_reg\(2),
	combout => \uart1|rx_buffer_reg[2]~feeder_combout\);

-- Location: FF_X22_Y14_N23
\uart1|rx_buffer_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_buffer_reg[2]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|rx_buffer_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_buffer_reg\(2));

-- Location: LCCOMB_X13_Y15_N28
\cpu1|Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux42~0_combout\ = (\cpu1|a[3]~1_combout\ & (((\cpu1|a\(14)) # (\cpu1|a[3]~2_combout\)))) # (!\cpu1|a[3]~1_combout\ & (\cpu1|t\(13) & ((!\cpu1|a[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a[3]~1_combout\,
	datab => \cpu1|t\(13),
	datac => \cpu1|a\(14),
	datad => \cpu1|a[3]~2_combout\,
	combout => \cpu1|Mux42~0_combout\);

-- Location: LCCOMB_X13_Y15_N4
\cpu1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~20_combout\ = (\cpu1|a\(10) & (\cpu1|Add1~19\ $ (GND))) # (!\cpu1|a\(10) & (!\cpu1|Add1~19\ & VCC))
-- \cpu1|Add1~21\ = CARRY((\cpu1|a\(10) & !\cpu1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|a\(10),
	datad => VCC,
	cin => \cpu1|Add1~19\,
	combout => \cpu1|Add1~20_combout\,
	cout => \cpu1|Add1~21\);

-- Location: LCCOMB_X13_Y15_N6
\cpu1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~22_combout\ = (\cpu1|a\(11) & (!\cpu1|Add1~21\)) # (!\cpu1|a\(11) & ((\cpu1|Add1~21\) # (GND)))
-- \cpu1|Add1~23\ = CARRY((!\cpu1|Add1~21\) # (!\cpu1|a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(11),
	datad => VCC,
	cin => \cpu1|Add1~21\,
	combout => \cpu1|Add1~22_combout\,
	cout => \cpu1|Add1~23\);

-- Location: LCCOMB_X22_Y13_N14
\uart1|baudrate_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|baudrate_reg[9]~feeder_combout\ = \system_data_o[9]~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \system_data_o[9]~90_combout\,
	combout => \uart1|baudrate_reg[9]~feeder_combout\);

-- Location: LCCOMB_X22_Y12_N0
\uart1|tx_counter[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_counter[0]~19_combout\ = \uart1|tx_counter\(0) $ (VCC)
-- \uart1|tx_counter[0]~20\ = CARRY(\uart1|tx_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|tx_counter\(0),
	datad => VCC,
	combout => \uart1|tx_counter[0]~19_combout\,
	cout => \uart1|tx_counter[0]~20\);

-- Location: LCCOMB_X17_Y11_N4
\uart1|baudrate_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|baudrate_reg[0]~1_combout\ = !\uart1|tx_shift_reg[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|tx_shift_reg[1]~0_combout\,
	combout => \uart1|baudrate_reg[0]~1_combout\);

-- Location: FF_X17_Y11_N5
\uart1|baudrate_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|baudrate_reg[0]~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|baudrate_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|baudrate_reg\(0));

-- Location: LCCOMB_X17_Y11_N2
\uart1|baudrate_reg[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|baudrate_reg[0]~_wirecell_combout\ = !\uart1|baudrate_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|baudrate_reg\(0),
	combout => \uart1|baudrate_reg[0]~_wirecell_combout\);

-- Location: LCCOMB_X17_Y11_N24
\uart1|hw_xonoff_ff~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|hw_xonoff_ff~1_combout\ = (!\cpu1|addr[0]~0_combout\ & (\cpu1|addr[1]~1_combout\ & \uart1|hw_xonoff_ff~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|addr[0]~0_combout\,
	datac => \cpu1|addr[1]~1_combout\,
	datad => \uart1|hw_xonoff_ff~0_combout\,
	combout => \uart1|hw_xonoff_ff~1_combout\);

-- Location: LCCOMB_X17_Y11_N26
\uart1|hw_xonoff_ff~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|hw_xonoff_ff~2_combout\ = (\uart1|hw_xonoff_ff~1_combout\ & (\uart1|tx_shift_reg[1]~0_combout\)) # (!\uart1|hw_xonoff_ff~1_combout\ & ((\uart1|hw_xonoff_ff~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|tx_shift_reg[1]~0_combout\,
	datac => \uart1|hw_xonoff_ff~q\,
	datad => \uart1|hw_xonoff_ff~1_combout\,
	combout => \uart1|hw_xonoff_ff~2_combout\);

-- Location: FF_X17_Y11_N27
\uart1|hw_xonoff_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|hw_xonoff_ff~2_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|hw_xonoff_ff~q\);

-- Location: LCCOMB_X18_Y12_N8
\uart1|tx_rq~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_rq~4_combout\ = (\uart1|tx_rq~q\) # ((\cpu1|write~4_combout\ & (\Equal2~8_combout\ & \uart1|tx_rq~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|write~4_combout\,
	datab => \Equal2~8_combout\,
	datac => \uart1|tx_rq~q\,
	datad => \uart1|tx_rq~5_combout\,
	combout => \uart1|tx_rq~4_combout\);

-- Location: FF_X18_Y12_N9
\uart1|tx_rq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_rq~4_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sclr => \uart1|tx_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_rq~q\);

-- Location: LCCOMB_X18_Y12_N30
\uart1|tx_counter[1]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_counter[1]~51_combout\ = (\uart1|Equal0~4_combout\) # ((!\uart1|hw_xonoff_ff~q\ & (\uart1|tx_rq~q\ & !\uart1|tx_en~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Equal0~4_combout\,
	datab => \uart1|hw_xonoff_ff~q\,
	datac => \uart1|tx_rq~q\,
	datad => \uart1|tx_en~q\,
	combout => \uart1|tx_counter[1]~51_combout\);

-- Location: FF_X22_Y12_N1
\uart1|tx_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_counter[0]~19_combout\,
	asdata => \uart1|baudrate_reg[0]~_wirecell_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|tx_counter[1]~51_combout\,
	ena => \uart1|tx_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_counter\(0));

-- Location: LCCOMB_X22_Y12_N2
\uart1|tx_counter[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_counter[1]~21_combout\ = (\uart1|tx_counter\(1) & (\uart1|tx_counter[0]~20\ & VCC)) # (!\uart1|tx_counter\(1) & (!\uart1|tx_counter[0]~20\))
-- \uart1|tx_counter[1]~22\ = CARRY((!\uart1|tx_counter\(1) & !\uart1|tx_counter[0]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|tx_counter\(1),
	datad => VCC,
	cin => \uart1|tx_counter[0]~20\,
	combout => \uart1|tx_counter[1]~21_combout\,
	cout => \uart1|tx_counter[1]~22\);

-- Location: LCCOMB_X26_Y13_N8
\uart1|baudrate_reg[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|baudrate_reg[1]~2_combout\ = !\system_data_o[1]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \system_data_o[1]~12_combout\,
	combout => \uart1|baudrate_reg[1]~2_combout\);

-- Location: FF_X26_Y13_N9
\uart1|baudrate_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|baudrate_reg[1]~2_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|baudrate_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|baudrate_reg\(1));

-- Location: LCCOMB_X26_Y13_N22
\uart1|baudrate_reg[1]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|baudrate_reg[1]~_wirecell_combout\ = !\uart1|baudrate_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|baudrate_reg\(1),
	combout => \uart1|baudrate_reg[1]~_wirecell_combout\);

-- Location: FF_X22_Y12_N3
\uart1|tx_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_counter[1]~21_combout\,
	asdata => \uart1|baudrate_reg[1]~_wirecell_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|tx_counter[1]~51_combout\,
	ena => \uart1|tx_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_counter\(1));

-- Location: LCCOMB_X22_Y12_N4
\uart1|tx_counter[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_counter[2]~23_combout\ = (\uart1|tx_counter\(2) & ((GND) # (!\uart1|tx_counter[1]~22\))) # (!\uart1|tx_counter\(2) & (\uart1|tx_counter[1]~22\ $ (GND)))
-- \uart1|tx_counter[2]~24\ = CARRY((\uart1|tx_counter\(2)) # (!\uart1|tx_counter[1]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|tx_counter\(2),
	datad => VCC,
	cin => \uart1|tx_counter[1]~22\,
	combout => \uart1|tx_counter[2]~23_combout\,
	cout => \uart1|tx_counter[2]~24\);

-- Location: LCCOMB_X26_Y13_N26
\uart1|baudrate_reg[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|baudrate_reg[2]~3_combout\ = !\system_data_o[2]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \system_data_o[2]~44_combout\,
	combout => \uart1|baudrate_reg[2]~3_combout\);

-- Location: FF_X26_Y13_N27
\uart1|baudrate_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|baudrate_reg[2]~3_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|baudrate_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|baudrate_reg\(2));

-- Location: LCCOMB_X25_Y12_N26
\uart1|baudrate_reg[2]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|baudrate_reg[2]~_wirecell_combout\ = !\uart1|baudrate_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|baudrate_reg\(2),
	combout => \uart1|baudrate_reg[2]~_wirecell_combout\);

-- Location: FF_X22_Y12_N5
\uart1|tx_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_counter[2]~23_combout\,
	asdata => \uart1|baudrate_reg[2]~_wirecell_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|tx_counter[1]~51_combout\,
	ena => \uart1|tx_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_counter\(2));

-- Location: LCCOMB_X22_Y12_N6
\uart1|tx_counter[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_counter[3]~25_combout\ = (\uart1|tx_counter\(3) & (\uart1|tx_counter[2]~24\ & VCC)) # (!\uart1|tx_counter\(3) & (!\uart1|tx_counter[2]~24\))
-- \uart1|tx_counter[3]~26\ = CARRY((!\uart1|tx_counter\(3) & !\uart1|tx_counter[2]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|tx_counter\(3),
	datad => VCC,
	cin => \uart1|tx_counter[2]~24\,
	combout => \uart1|tx_counter[3]~25_combout\,
	cout => \uart1|tx_counter[3]~26\);

-- Location: LCCOMB_X22_Y14_N26
\uart1|rx_buffer_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_buffer_reg[3]~feeder_combout\ = \uart1|rx_shift_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|rx_shift_reg\(3),
	combout => \uart1|rx_buffer_reg[3]~feeder_combout\);

-- Location: FF_X22_Y14_N27
\uart1|rx_buffer_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_buffer_reg[3]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|rx_buffer_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_buffer_reg\(3));

-- Location: LCCOMB_X31_Y15_N24
\system_data_o[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[3]~23_combout\ = (\uart1|uart_register_file_read~0_combout\) # ((!\cpu1|addr[0]~0_combout\ & !\uart1|baudrate_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|uart_register_file_read~0_combout\,
	datab => \cpu1|addr[0]~0_combout\,
	datad => \uart1|baudrate_reg\(3),
	combout => \system_data_o[3]~23_combout\);

-- Location: LCCOMB_X25_Y13_N26
\system_data_o[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[13]~6_combout\ = (\system_data_o[13]~4_combout\ & ((\cpu1|addr[1]~1_combout\ & ((\Equal2~8_combout\))) # (!\cpu1|addr[1]~1_combout\ & (\cpu1|addr[0]~0_combout\)))) # (!\system_data_o[13]~4_combout\ & (((\Equal2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~4_combout\,
	datab => \cpu1|addr[0]~0_combout\,
	datac => \cpu1|addr[1]~1_combout\,
	datad => \Equal2~8_combout\,
	combout => \system_data_o[13]~6_combout\);

-- Location: IOIBUF_X34_Y9_N15
\ioport[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ioport(3),
	o => \ioport[3]~input_o\);

-- Location: LCCOMB_X28_Y13_N18
\system_data_o[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[3]~24_combout\ = (\system_data_o[13]~5_combout\ & ((\system_data_o[13]~6_combout\ & (\system_data_o[3]~23_combout\)) # (!\system_data_o[13]~6_combout\ & ((\ioport[3]~input_o\))))) # (!\system_data_o[13]~5_combout\ & 
-- (((!\system_data_o[13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[3]~23_combout\,
	datab => \system_data_o[13]~5_combout\,
	datac => \system_data_o[13]~6_combout\,
	datad => \ioport[3]~input_o\,
	combout => \system_data_o[3]~24_combout\);

-- Location: FF_X24_Y14_N13
\gpio1|gpio_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[3]~27_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_reg\(3));

-- Location: LCCOMB_X24_Y14_N22
\gpio1|gpio_dir_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|gpio_dir_reg[3]~feeder_combout\ = \system_data_o[3]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \system_data_o[3]~27_combout\,
	combout => \gpio1|gpio_dir_reg[3]~feeder_combout\);

-- Location: FF_X24_Y14_N23
\gpio1|gpio_dir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \gpio1|gpio_dir_reg[3]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \gpio1|gpio_dir_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_dir_reg\(3));

-- Location: LCCOMB_X24_Y14_N12
\system_data_o[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[3]~25_combout\ = (\system_data_o[3]~24_combout\ & ((\system_data_o[13]~2_combout\) # ((\gpio1|gpio_reg\(3))))) # (!\system_data_o[3]~24_combout\ & (!\system_data_o[13]~2_combout\ & ((\gpio1|gpio_dir_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[3]~24_combout\,
	datab => \system_data_o[13]~2_combout\,
	datac => \gpio1|gpio_reg\(3),
	datad => \gpio1|gpio_dir_reg\(3),
	combout => \system_data_o[3]~25_combout\);

-- Location: FF_X19_Y16_N1
\cpu1|s_stack[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[25][3]~q\);

-- Location: FF_X21_Y16_N3
\cpu1|s_stack[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[29][3]~q\);

-- Location: LCCOMB_X24_Y13_N4
\cpu1|s_stack[21][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[21][3]~feeder_combout\ = \cpu1|t\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(3),
	combout => \cpu1|s_stack[21][3]~feeder_combout\);

-- Location: FF_X24_Y13_N5
\cpu1|s_stack[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[21][3]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[21][3]~q\);

-- Location: FF_X21_Y16_N1
\cpu1|s_stack[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[17][3]~q\);

-- Location: LCCOMB_X21_Y16_N0
\cpu1|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~2_combout\ = (\cpu1|sp\(3) & (((\cpu1|sp\(2))))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & (\cpu1|s_stack[21][3]~q\)) # (!\cpu1|sp\(2) & ((\cpu1|s_stack[17][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[21][3]~q\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[17][3]~q\,
	datad => \cpu1|sp\(2),
	combout => \cpu1|Mux13~2_combout\);

-- Location: LCCOMB_X21_Y16_N2
\cpu1|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~3_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux13~2_combout\ & ((\cpu1|s_stack[29][3]~q\))) # (!\cpu1|Mux13~2_combout\ & (\cpu1|s_stack[25][3]~q\)))) # (!\cpu1|sp\(3) & (((\cpu1|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[25][3]~q\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[29][3]~q\,
	datad => \cpu1|Mux13~2_combout\,
	combout => \cpu1|Mux13~3_combout\);

-- Location: FF_X23_Y17_N5
\cpu1|s_stack[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[20][3]~q\);

-- Location: FF_X23_Y17_N23
\cpu1|s_stack[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[28][3]~q\);

-- Location: FF_X17_Y17_N29
\cpu1|s_stack[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[16][3]~q\);

-- Location: FF_X17_Y17_N19
\cpu1|s_stack[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[24][3]~q\);

-- Location: LCCOMB_X17_Y17_N28
\cpu1|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~4_combout\ = (\cpu1|sp\(3) & ((\cpu1|sp\(2)) # ((\cpu1|s_stack[24][3]~q\)))) # (!\cpu1|sp\(3) & (!\cpu1|sp\(2) & (\cpu1|s_stack[16][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[16][3]~q\,
	datad => \cpu1|s_stack[24][3]~q\,
	combout => \cpu1|Mux13~4_combout\);

-- Location: LCCOMB_X23_Y17_N22
\cpu1|Mux13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~5_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux13~4_combout\ & ((\cpu1|s_stack[28][3]~q\))) # (!\cpu1|Mux13~4_combout\ & (\cpu1|s_stack[20][3]~q\)))) # (!\cpu1|sp\(2) & (((\cpu1|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|s_stack[20][3]~q\,
	datac => \cpu1|s_stack[28][3]~q\,
	datad => \cpu1|Mux13~4_combout\,
	combout => \cpu1|Mux13~5_combout\);

-- Location: LCCOMB_X22_Y17_N30
\cpu1|Mux13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~6_combout\ = (\cpu1|sp\(1) & (((\cpu1|sp\(0))))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & (\cpu1|Mux13~3_combout\)) # (!\cpu1|sp\(0) & ((\cpu1|Mux13~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|Mux13~3_combout\,
	datac => \cpu1|sp\(0),
	datad => \cpu1|Mux13~5_combout\,
	combout => \cpu1|Mux13~6_combout\);

-- Location: FF_X19_Y20_N31
\cpu1|s_stack[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[18][3]~q\);

-- Location: FF_X19_Y20_N29
\cpu1|s_stack[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[26][3]~q\);

-- Location: LCCOMB_X19_Y20_N30
\cpu1|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~0_combout\ = (\cpu1|sp\(3) & ((\cpu1|sp\(2)) # ((\cpu1|s_stack[26][3]~q\)))) # (!\cpu1|sp\(3) & (!\cpu1|sp\(2) & (\cpu1|s_stack[18][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[18][3]~q\,
	datad => \cpu1|s_stack[26][3]~q\,
	combout => \cpu1|Mux13~0_combout\);

-- Location: FF_X22_Y17_N21
\cpu1|s_stack[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[30][3]~q\);

-- Location: FF_X22_Y17_N19
\cpu1|s_stack[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[22][3]~q\);

-- Location: LCCOMB_X22_Y17_N20
\cpu1|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~1_combout\ = (\cpu1|Mux13~0_combout\ & (((\cpu1|s_stack[30][3]~q\)) # (!\cpu1|sp\(2)))) # (!\cpu1|Mux13~0_combout\ & (\cpu1|sp\(2) & ((\cpu1|s_stack[22][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux13~0_combout\,
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[30][3]~q\,
	datad => \cpu1|s_stack[22][3]~q\,
	combout => \cpu1|Mux13~1_combout\);

-- Location: FF_X28_Y18_N27
\cpu1|s_stack[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[19][3]~q\);

-- Location: FF_X28_Y18_N1
\cpu1|s_stack[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[23][3]~q\);

-- Location: LCCOMB_X28_Y18_N26
\cpu1|Mux13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~7_combout\ = (\cpu1|sp\(3) & (\cpu1|sp\(2))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & ((\cpu1|s_stack[23][3]~q\))) # (!\cpu1|sp\(2) & (\cpu1|s_stack[19][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[19][3]~q\,
	datad => \cpu1|s_stack[23][3]~q\,
	combout => \cpu1|Mux13~7_combout\);

-- Location: FF_X23_Y19_N31
\cpu1|s_stack[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[31][3]~q\);

-- Location: FF_X23_Y19_N29
\cpu1|s_stack[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[27][3]~q\);

-- Location: LCCOMB_X23_Y19_N30
\cpu1|Mux13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~8_combout\ = (\cpu1|Mux13~7_combout\ & (((\cpu1|s_stack[31][3]~q\)) # (!\cpu1|sp\(3)))) # (!\cpu1|Mux13~7_combout\ & (\cpu1|sp\(3) & ((\cpu1|s_stack[27][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux13~7_combout\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[31][3]~q\,
	datad => \cpu1|s_stack[27][3]~q\,
	combout => \cpu1|Mux13~8_combout\);

-- Location: LCCOMB_X22_Y17_N16
\cpu1|Mux13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~9_combout\ = (\cpu1|Mux13~6_combout\ & (((\cpu1|Mux13~8_combout\) # (!\cpu1|sp\(1))))) # (!\cpu1|Mux13~6_combout\ & (\cpu1|Mux13~1_combout\ & ((\cpu1|sp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux13~6_combout\,
	datab => \cpu1|Mux13~1_combout\,
	datac => \cpu1|Mux13~8_combout\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux13~9_combout\);

-- Location: FF_X22_Y21_N11
\cpu1|s_stack[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[0][3]~q\);

-- Location: LCCOMB_X22_Y21_N0
\cpu1|s_stack[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[1][3]~feeder_combout\ = \cpu1|t\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(3),
	combout => \cpu1|s_stack[1][3]~feeder_combout\);

-- Location: FF_X22_Y21_N1
\cpu1|s_stack[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[1][3]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[1][3]~q\);

-- Location: LCCOMB_X22_Y21_N10
\cpu1|Mux13~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~14_combout\ = (\cpu1|sp\(0) & ((\cpu1|sp\(1)) # ((\cpu1|s_stack[1][3]~q\)))) # (!\cpu1|sp\(0) & (!\cpu1|sp\(1) & (\cpu1|s_stack[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[0][3]~q\,
	datad => \cpu1|s_stack[1][3]~q\,
	combout => \cpu1|Mux13~14_combout\);

-- Location: FF_X23_Y21_N5
\cpu1|s_stack[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[3][3]~q\);

-- Location: FF_X26_Y19_N15
\cpu1|s_stack[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[2][3]~q\);

-- Location: LCCOMB_X23_Y21_N4
\cpu1|Mux13~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~15_combout\ = (\cpu1|Mux13~14_combout\ & (((\cpu1|s_stack[3][3]~q\)) # (!\cpu1|sp\(1)))) # (!\cpu1|Mux13~14_combout\ & (\cpu1|sp\(1) & ((\cpu1|s_stack[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux13~14_combout\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[3][3]~q\,
	datad => \cpu1|s_stack[2][3]~q\,
	combout => \cpu1|Mux13~15_combout\);

-- Location: FF_X21_Y17_N25
\cpu1|s_stack[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[5][3]~q\);

-- Location: FF_X21_Y17_N19
\cpu1|s_stack[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[7][3]~q\);

-- Location: FF_X24_Y16_N3
\cpu1|s_stack[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[4][3]~q\);

-- Location: FF_X24_Y16_N9
\cpu1|s_stack[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[6][3]~q\);

-- Location: LCCOMB_X24_Y16_N2
\cpu1|Mux13~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~12_combout\ = (\cpu1|sp\(1) & ((\cpu1|sp\(0)) # ((\cpu1|s_stack[6][3]~q\)))) # (!\cpu1|sp\(1) & (!\cpu1|sp\(0) & (\cpu1|s_stack[4][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[4][3]~q\,
	datad => \cpu1|s_stack[6][3]~q\,
	combout => \cpu1|Mux13~12_combout\);

-- Location: LCCOMB_X21_Y17_N18
\cpu1|Mux13~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~13_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux13~12_combout\ & ((\cpu1|s_stack[7][3]~q\))) # (!\cpu1|Mux13~12_combout\ & (\cpu1|s_stack[5][3]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[5][3]~q\,
	datac => \cpu1|s_stack[7][3]~q\,
	datad => \cpu1|Mux13~12_combout\,
	combout => \cpu1|Mux13~13_combout\);

-- Location: LCCOMB_X21_Y17_N20
\cpu1|Mux13~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~16_combout\ = (\cpu1|sp\(3) & (\cpu1|sp\(2))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & ((\cpu1|Mux13~13_combout\))) # (!\cpu1|sp\(2) & (\cpu1|Mux13~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|Mux13~15_combout\,
	datad => \cpu1|Mux13~13_combout\,
	combout => \cpu1|Mux13~16_combout\);

-- Location: LCCOMB_X24_Y11_N0
\cpu1|s_stack[10][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[10][3]~feeder_combout\ = \cpu1|t\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(3),
	combout => \cpu1|s_stack[10][3]~feeder_combout\);

-- Location: FF_X24_Y11_N1
\cpu1|s_stack[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[10][3]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[10][3]~q\);

-- Location: FF_X23_Y11_N25
\cpu1|s_stack[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[11][3]~q\);

-- Location: FF_X24_Y11_N27
\cpu1|s_stack[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[8][3]~q\);

-- Location: FF_X23_Y11_N23
\cpu1|s_stack[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[9][3]~q\);

-- Location: LCCOMB_X24_Y11_N26
\cpu1|Mux13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~10_combout\ = (\cpu1|sp\(1) & (\cpu1|sp\(0))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & ((\cpu1|s_stack[9][3]~q\))) # (!\cpu1|sp\(0) & (\cpu1|s_stack[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[8][3]~q\,
	datad => \cpu1|s_stack[9][3]~q\,
	combout => \cpu1|Mux13~10_combout\);

-- Location: LCCOMB_X23_Y11_N24
\cpu1|Mux13~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~11_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux13~10_combout\ & ((\cpu1|s_stack[11][3]~q\))) # (!\cpu1|Mux13~10_combout\ & (\cpu1|s_stack[10][3]~q\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[10][3]~q\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[11][3]~q\,
	datad => \cpu1|Mux13~10_combout\,
	combout => \cpu1|Mux13~11_combout\);

-- Location: FF_X14_Y18_N19
\cpu1|s_stack[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[13][3]~q\);

-- Location: FF_X18_Y15_N19
\cpu1|s_stack[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[15][3]~q\);

-- Location: FF_X16_Y18_N11
\cpu1|s_stack[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[12][3]~q\);

-- Location: LCCOMB_X16_Y18_N24
\cpu1|s_stack[14][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[14][3]~feeder_combout\ = \cpu1|t\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(3),
	combout => \cpu1|s_stack[14][3]~feeder_combout\);

-- Location: FF_X16_Y18_N25
\cpu1|s_stack[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[14][3]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[14][3]~q\);

-- Location: LCCOMB_X16_Y18_N10
\cpu1|Mux13~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~17_combout\ = (\cpu1|sp\(1) & ((\cpu1|sp\(0)) # ((\cpu1|s_stack[14][3]~q\)))) # (!\cpu1|sp\(1) & (!\cpu1|sp\(0) & (\cpu1|s_stack[12][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[12][3]~q\,
	datad => \cpu1|s_stack[14][3]~q\,
	combout => \cpu1|Mux13~17_combout\);

-- Location: LCCOMB_X18_Y15_N18
\cpu1|Mux13~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~18_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux13~17_combout\ & ((\cpu1|s_stack[15][3]~q\))) # (!\cpu1|Mux13~17_combout\ & (\cpu1|s_stack[13][3]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux13~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[13][3]~q\,
	datac => \cpu1|s_stack[15][3]~q\,
	datad => \cpu1|Mux13~17_combout\,
	combout => \cpu1|Mux13~18_combout\);

-- Location: LCCOMB_X18_Y15_N12
\cpu1|Mux13~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~19_combout\ = (\cpu1|Mux13~16_combout\ & (((\cpu1|Mux13~18_combout\)) # (!\cpu1|sp\(3)))) # (!\cpu1|Mux13~16_combout\ & (\cpu1|sp\(3) & (\cpu1|Mux13~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux13~16_combout\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|Mux13~11_combout\,
	datad => \cpu1|Mux13~18_combout\,
	combout => \cpu1|Mux13~19_combout\);

-- Location: LCCOMB_X18_Y15_N14
\cpu1|Mux13~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux13~20_combout\ = (\cpu1|sp\(4) & (\cpu1|Mux13~9_combout\)) # (!\cpu1|sp\(4) & ((\cpu1|Mux13~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp\(4),
	datac => \cpu1|Mux13~9_combout\,
	datad => \cpu1|Mux13~19_combout\,
	combout => \cpu1|Mux13~20_combout\);

-- Location: LCCOMB_X18_Y16_N0
\cpu1|Mux30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux30~6_combout\ = (\cpu1|t[2]~12_combout\ & ((\cpu1|t[2]~11_combout\) # ((\cpu1|t\(3) & \cpu1|Mux13~20_combout\)))) # (!\cpu1|t[2]~12_combout\ & (!\cpu1|t\(3) & (!\cpu1|t[2]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~12_combout\,
	datab => \cpu1|t\(3),
	datac => \cpu1|t[2]~11_combout\,
	datad => \cpu1|Mux13~20_combout\,
	combout => \cpu1|Mux30~6_combout\);

-- Location: LCCOMB_X16_Y17_N16
\cpu1|t[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t[2]~3_combout\ = (!\cpu1|t_sel[2]~0_combout\ & (\cpu1|t[2]~2_combout\ & \cpu1|Mux119~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t_sel[2]~0_combout\,
	datab => \cpu1|t[2]~2_combout\,
	datad => \cpu1|Mux119~10_combout\,
	combout => \cpu1|t[2]~3_combout\);

-- Location: LCCOMB_X12_Y13_N24
\cpu1|Mux119~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux119~8_combout\ = (\cpu1|spush~0_combout\ & (\cpu1|Mux34~1_combout\ & (!\cpu1|Mux35~1_combout\ & !\cpu1|Mux38~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|spush~0_combout\,
	datab => \cpu1|Mux34~1_combout\,
	datac => \cpu1|Mux35~1_combout\,
	datad => \cpu1|Mux38~1_combout\,
	combout => \cpu1|Mux119~8_combout\);

-- Location: LCCOMB_X12_Y13_N18
\cpu1|Mux119~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux119~9_combout\ = (\cpu1|Mux36~1_combout\ & (\cpu1|Mux119~8_combout\ & ((!\cpu1|Add0~0_combout\) # (!\cpu1|Mux37~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux37~1_combout\,
	datab => \cpu1|Add0~0_combout\,
	datac => \cpu1|Mux36~1_combout\,
	datad => \cpu1|Mux119~8_combout\,
	combout => \cpu1|Mux119~9_combout\);

-- Location: LCCOMB_X12_Y13_N10
\cpu1|Mux119~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux119~5_combout\ = (\cpu1|spush~0_combout\ & (\cpu1|Mux119~4_combout\ & ((\cpu1|Mux38~1_combout\) # (!\cpu1|Mux34~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|spush~0_combout\,
	datab => \cpu1|Mux34~1_combout\,
	datac => \cpu1|Mux38~1_combout\,
	datad => \cpu1|Mux119~4_combout\,
	combout => \cpu1|Mux119~5_combout\);

-- Location: LCCOMB_X12_Y13_N22
\cpu1|t[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t[2]~4_combout\ = (\cpu1|t_sel[2]~0_combout\ & ((\cpu1|Mux119~7_combout\) # ((\cpu1|Mux119~9_combout\) # (\cpu1|Mux119~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux119~7_combout\,
	datab => \cpu1|Mux119~9_combout\,
	datac => \cpu1|t_sel[2]~0_combout\,
	datad => \cpu1|Mux119~5_combout\,
	combout => \cpu1|t[2]~4_combout\);

-- Location: LCCOMB_X12_Y11_N6
\cpu1|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~6_combout\ = (\cpu1|p\(3) & (!\cpu1|Add3~5\)) # (!\cpu1|p\(3) & ((\cpu1|Add3~5\) # (GND)))
-- \cpu1|Add3~7\ = CARRY((!\cpu1|Add3~5\) # (!\cpu1|p\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|p\(3),
	datad => VCC,
	cin => \cpu1|Add3~5\,
	combout => \cpu1|Add3~6_combout\,
	cout => \cpu1|Add3~7\);

-- Location: LCCOMB_X11_Y12_N10
\cpu1|p[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p[3]~10_combout\ = (\cpu1|p_sel[0]~1_combout\ & (\cpu1|r\(3))) # (!\cpu1|p_sel[0]~1_combout\ & ((\cpu1|Add3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(3),
	datab => \cpu1|p_sel[0]~1_combout\,
	datad => \cpu1|Add3~6_combout\,
	combout => \cpu1|p[3]~10_combout\);

-- Location: LCCOMB_X16_Y12_N0
\cpu1|i[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|i[3]~feeder_combout\ = \system_data_o[3]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \system_data_o[3]~27_combout\,
	combout => \cpu1|i[3]~feeder_combout\);

-- Location: FF_X16_Y12_N1
\cpu1|i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|i[3]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Mux34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|i\(3));

-- Location: LCCOMB_X13_Y13_N6
\cpu1|Mux107~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux107~0_combout\ = (!\cpu1|Mux36~1_combout\ & ((\cpu1|Mux38~1_combout\ & (!\cpu1|Mux35~1_combout\ & !\cpu1|Mux37~1_combout\)) # (!\cpu1|Mux38~1_combout\ & (\cpu1|Mux35~1_combout\ & \cpu1|Mux37~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux38~1_combout\,
	datab => \cpu1|Mux35~1_combout\,
	datac => \cpu1|Mux37~1_combout\,
	datad => \cpu1|Mux36~1_combout\,
	combout => \cpu1|Mux107~0_combout\);

-- Location: LCCOMB_X13_Y13_N0
\cpu1|p_sel[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p_sel[1]~2_combout\ = (\cpu1|Mux107~0_combout\ & (!\cpu1|read~0_combout\ & ((\cpu1|slot\(1)) # (\cpu1|slot\(0))))) # (!\cpu1|Mux107~0_combout\ & ((\cpu1|slot\(1)) # ((\cpu1|slot\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux107~0_combout\,
	datab => \cpu1|slot\(1),
	datac => \cpu1|slot\(0),
	datad => \cpu1|read~0_combout\,
	combout => \cpu1|p_sel[1]~2_combout\);

-- Location: LCCOMB_X11_Y11_N4
\cpu1|pload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pload~0_combout\ = (\cpu1|Mux35~1_combout\ & (!\cpu1|Mux36~1_combout\ & (\cpu1|Mux37~1_combout\ & !\cpu1|Mux38~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux35~1_combout\,
	datab => \cpu1|Mux36~1_combout\,
	datac => \cpu1|Mux37~1_combout\,
	datad => \cpu1|Mux38~1_combout\,
	combout => \cpu1|pload~0_combout\);

-- Location: LCCOMB_X11_Y11_N14
\cpu1|pload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pload~1_combout\ = ((!\cpu1|Mux34~1_combout\ & ((\cpu1|p_sel[0]~0_combout\) # (\cpu1|pload~0_combout\)))) # (!\cpu1|spush~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux34~1_combout\,
	datab => \cpu1|p_sel[0]~0_combout\,
	datac => \cpu1|pload~0_combout\,
	datad => \cpu1|spush~0_combout\,
	combout => \cpu1|pload~1_combout\);

-- Location: FF_X11_Y12_N11
\cpu1|p[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|p[3]~10_combout\,
	asdata => \cpu1|i\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \cpu1|p_sel[1]~2_combout\,
	ena => \cpu1|pload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|p\(3));

-- Location: LCCOMB_X14_Y11_N16
\cpu1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add2~0_combout\ = \cpu1|r\(0) $ (VCC)
-- \cpu1|Add2~1\ = CARRY(\cpu1|r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(0),
	datad => VCC,
	combout => \cpu1|Add2~0_combout\,
	cout => \cpu1|Add2~1\);

-- Location: LCCOMB_X14_Y11_N18
\cpu1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add2~2_combout\ = (\cpu1|r\(1) & (\cpu1|Add2~1\ & VCC)) # (!\cpu1|r\(1) & (!\cpu1|Add2~1\))
-- \cpu1|Add2~3\ = CARRY((!\cpu1|r\(1) & !\cpu1|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(1),
	datad => VCC,
	cin => \cpu1|Add2~1\,
	combout => \cpu1|Add2~2_combout\,
	cout => \cpu1|Add2~3\);

-- Location: LCCOMB_X14_Y11_N20
\cpu1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add2~4_combout\ = (\cpu1|r\(2) & ((GND) # (!\cpu1|Add2~3\))) # (!\cpu1|r\(2) & (\cpu1|Add2~3\ $ (GND)))
-- \cpu1|Add2~5\ = CARRY((\cpu1|r\(2)) # (!\cpu1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(2),
	datad => VCC,
	cin => \cpu1|Add2~3\,
	combout => \cpu1|Add2~4_combout\,
	cout => \cpu1|Add2~5\);

-- Location: LCCOMB_X14_Y11_N22
\cpu1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add2~6_combout\ = (\cpu1|r\(3) & (\cpu1|Add2~5\ & VCC)) # (!\cpu1|r\(3) & (!\cpu1|Add2~5\))
-- \cpu1|Add2~7\ = CARRY((!\cpu1|r\(3) & !\cpu1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|r\(3),
	datad => VCC,
	cin => \cpu1|Add2~5\,
	combout => \cpu1|Add2~6_combout\,
	cout => \cpu1|Add2~7\);

-- Location: FF_X21_Y5_N21
\cpu1|r_stack[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[19][3]~q\);

-- Location: LCCOMB_X21_Y5_N10
\cpu1|r_stack[27][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[27][3]~feeder_combout\ = \cpu1|r\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(3),
	combout => \cpu1|r_stack[27][3]~feeder_combout\);

-- Location: FF_X21_Y5_N11
\cpu1|r_stack[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[27][3]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[27][3]~q\);

-- Location: LCCOMB_X21_Y5_N20
\cpu1|Mux86~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~9_combout\ = (\cpu1|rp\(3) & ((\cpu1|rp\(2)) # ((\cpu1|r_stack[27][3]~q\)))) # (!\cpu1|rp\(3) & (!\cpu1|rp\(2) & (\cpu1|r_stack[19][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[19][3]~q\,
	datad => \cpu1|r_stack[27][3]~q\,
	combout => \cpu1|Mux86~9_combout\);

-- Location: FF_X22_Y5_N3
\cpu1|r_stack[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[31][3]~q\);

-- Location: LCCOMB_X22_Y5_N24
\cpu1|r_stack[23][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[23][3]~feeder_combout\ = \cpu1|r\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(3),
	combout => \cpu1|r_stack[23][3]~feeder_combout\);

-- Location: FF_X22_Y5_N25
\cpu1|r_stack[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[23][3]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[23][3]~q\);

-- Location: LCCOMB_X22_Y5_N2
\cpu1|Mux86~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~10_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux86~9_combout\ & (\cpu1|r_stack[31][3]~q\)) # (!\cpu1|Mux86~9_combout\ & ((\cpu1|r_stack[23][3]~q\))))) # (!\cpu1|rp\(2) & (\cpu1|Mux86~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|Mux86~9_combout\,
	datac => \cpu1|r_stack[31][3]~q\,
	datad => \cpu1|r_stack[23][3]~q\,
	combout => \cpu1|Mux86~10_combout\);

-- Location: LCCOMB_X24_Y5_N28
\cpu1|r_stack[21][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[21][3]~feeder_combout\ = \cpu1|r\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(3),
	combout => \cpu1|r_stack[21][3]~feeder_combout\);

-- Location: FF_X24_Y5_N29
\cpu1|r_stack[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[21][3]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[21][3]~q\);

-- Location: FF_X24_Y5_N31
\cpu1|r_stack[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[29][3]~q\);

-- Location: FF_X26_Y7_N11
\cpu1|r_stack[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[17][3]~q\);

-- Location: FF_X26_Y7_N25
\cpu1|r_stack[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[25][3]~q\);

-- Location: LCCOMB_X26_Y7_N10
\cpu1|Mux86~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~2_combout\ = (\cpu1|rp\(3) & ((\cpu1|rp\(2)) # ((\cpu1|r_stack[25][3]~q\)))) # (!\cpu1|rp\(3) & (!\cpu1|rp\(2) & (\cpu1|r_stack[17][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[17][3]~q\,
	datad => \cpu1|r_stack[25][3]~q\,
	combout => \cpu1|Mux86~2_combout\);

-- Location: LCCOMB_X24_Y5_N30
\cpu1|Mux86~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~3_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux86~2_combout\ & ((\cpu1|r_stack[29][3]~q\))) # (!\cpu1|Mux86~2_combout\ & (\cpu1|r_stack[21][3]~q\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux86~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|r_stack[21][3]~q\,
	datac => \cpu1|r_stack[29][3]~q\,
	datad => \cpu1|Mux86~2_combout\,
	combout => \cpu1|Mux86~3_combout\);

-- Location: FF_X18_Y9_N5
\cpu1|r_stack[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[22][3]~q\);

-- Location: FF_X18_Y9_N7
\cpu1|r_stack[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[18][3]~q\);

-- Location: LCCOMB_X18_Y9_N6
\cpu1|Mux86~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~4_combout\ = (\cpu1|rp\(2) & ((\cpu1|r_stack[22][3]~q\) # ((\cpu1|rp\(3))))) # (!\cpu1|rp\(2) & (((\cpu1|r_stack[18][3]~q\ & !\cpu1|rp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|r_stack[22][3]~q\,
	datac => \cpu1|r_stack[18][3]~q\,
	datad => \cpu1|rp\(3),
	combout => \cpu1|Mux86~4_combout\);

-- Location: FF_X14_Y6_N19
\cpu1|r_stack[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[30][3]~q\);

-- Location: LCCOMB_X14_Y6_N24
\cpu1|r_stack[26][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[26][3]~feeder_combout\ = \cpu1|r\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(3),
	combout => \cpu1|r_stack[26][3]~feeder_combout\);

-- Location: FF_X14_Y6_N25
\cpu1|r_stack[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[26][3]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[26][3]~q\);

-- Location: LCCOMB_X14_Y6_N18
\cpu1|Mux86~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~5_combout\ = (\cpu1|Mux86~4_combout\ & (((\cpu1|r_stack[30][3]~q\)) # (!\cpu1|rp\(3)))) # (!\cpu1|Mux86~4_combout\ & (\cpu1|rp\(3) & ((\cpu1|r_stack[26][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux86~4_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[30][3]~q\,
	datad => \cpu1|r_stack[26][3]~q\,
	combout => \cpu1|Mux86~5_combout\);

-- Location: FF_X16_Y6_N27
\cpu1|r_stack[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[24][3]~q\);

-- Location: FF_X16_Y6_N29
\cpu1|r_stack[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[28][3]~q\);

-- Location: FF_X16_Y7_N9
\cpu1|r_stack[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[20][3]~q\);

-- Location: FF_X16_Y7_N11
\cpu1|r_stack[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[16][3]~q\);

-- Location: LCCOMB_X16_Y7_N10
\cpu1|Mux86~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~6_combout\ = (\cpu1|rp\(2) & ((\cpu1|r_stack[20][3]~q\) # ((\cpu1|rp\(3))))) # (!\cpu1|rp\(2) & (((\cpu1|r_stack[16][3]~q\ & !\cpu1|rp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|r_stack[20][3]~q\,
	datac => \cpu1|r_stack[16][3]~q\,
	datad => \cpu1|rp\(3),
	combout => \cpu1|Mux86~6_combout\);

-- Location: LCCOMB_X16_Y6_N28
\cpu1|Mux86~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~7_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux86~6_combout\ & ((\cpu1|r_stack[28][3]~q\))) # (!\cpu1|Mux86~6_combout\ & (\cpu1|r_stack[24][3]~q\)))) # (!\cpu1|rp\(3) & (((\cpu1|Mux86~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[24][3]~q\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[28][3]~q\,
	datad => \cpu1|Mux86~6_combout\,
	combout => \cpu1|Mux86~7_combout\);

-- Location: LCCOMB_X16_Y6_N6
\cpu1|Mux86~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~8_combout\ = (\cpu1|rp\(0) & (\cpu1|rp\(1))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & (\cpu1|Mux86~5_combout\)) # (!\cpu1|rp\(1) & ((\cpu1|Mux86~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|Mux86~5_combout\,
	datad => \cpu1|Mux86~7_combout\,
	combout => \cpu1|Mux86~8_combout\);

-- Location: LCCOMB_X16_Y6_N24
\cpu1|Mux86~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~11_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux86~8_combout\ & (\cpu1|Mux86~10_combout\)) # (!\cpu1|Mux86~8_combout\ & ((\cpu1|Mux86~3_combout\))))) # (!\cpu1|rp\(0) & (((\cpu1|Mux86~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|Mux86~10_combout\,
	datac => \cpu1|Mux86~3_combout\,
	datad => \cpu1|Mux86~8_combout\,
	combout => \cpu1|Mux86~11_combout\);

-- Location: FF_X21_Y6_N15
\cpu1|r_stack[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[0][3]~q\);

-- Location: FF_X21_Y6_N13
\cpu1|r_stack[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[2][3]~q\);

-- Location: LCCOMB_X21_Y6_N14
\cpu1|Mux86~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~16_combout\ = (\cpu1|rp\(1) & ((\cpu1|rp\(0)) # ((\cpu1|r_stack[2][3]~q\)))) # (!\cpu1|rp\(1) & (!\cpu1|rp\(0) & (\cpu1|r_stack[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[0][3]~q\,
	datad => \cpu1|r_stack[2][3]~q\,
	combout => \cpu1|Mux86~16_combout\);

-- Location: FF_X21_Y10_N31
\cpu1|r_stack[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[3][3]~q\);

-- Location: FF_X21_Y10_N13
\cpu1|r_stack[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[1][3]~q\);

-- Location: LCCOMB_X21_Y10_N30
\cpu1|Mux86~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~17_combout\ = (\cpu1|Mux86~16_combout\ & (((\cpu1|r_stack[3][3]~q\)) # (!\cpu1|rp\(0)))) # (!\cpu1|Mux86~16_combout\ & (\cpu1|rp\(0) & ((\cpu1|r_stack[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux86~16_combout\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[3][3]~q\,
	datad => \cpu1|r_stack[1][3]~q\,
	combout => \cpu1|Mux86~17_combout\);

-- Location: FF_X23_Y6_N27
\cpu1|r_stack[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[10][3]~q\);

-- Location: FF_X23_Y6_N21
\cpu1|r_stack[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[8][3]~q\);

-- Location: LCCOMB_X23_Y6_N20
\cpu1|Mux86~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~14_combout\ = (\cpu1|rp\(0) & (((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & (\cpu1|r_stack[10][3]~q\)) # (!\cpu1|rp\(1) & ((\cpu1|r_stack[8][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[10][3]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[8][3]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux86~14_combout\);

-- Location: FF_X21_Y7_N27
\cpu1|r_stack[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[11][3]~q\);

-- Location: FF_X21_Y7_N25
\cpu1|r_stack[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[9][3]~q\);

-- Location: LCCOMB_X21_Y7_N26
\cpu1|Mux86~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~15_combout\ = (\cpu1|Mux86~14_combout\ & (((\cpu1|r_stack[11][3]~q\)) # (!\cpu1|rp\(0)))) # (!\cpu1|Mux86~14_combout\ & (\cpu1|rp\(0) & ((\cpu1|r_stack[9][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux86~14_combout\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[11][3]~q\,
	datad => \cpu1|r_stack[9][3]~q\,
	combout => \cpu1|Mux86~15_combout\);

-- Location: LCCOMB_X21_Y10_N16
\cpu1|Mux86~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~18_combout\ = (\cpu1|rp\(2) & (((\cpu1|rp\(3))))) # (!\cpu1|rp\(2) & ((\cpu1|rp\(3) & ((\cpu1|Mux86~15_combout\))) # (!\cpu1|rp\(3) & (\cpu1|Mux86~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux86~17_combout\,
	datab => \cpu1|Mux86~15_combout\,
	datac => \cpu1|rp\(2),
	datad => \cpu1|rp\(3),
	combout => \cpu1|Mux86~18_combout\);

-- Location: FF_X25_Y10_N27
\cpu1|r_stack[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[13][3]~q\);

-- Location: FF_X25_Y10_N13
\cpu1|r_stack[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[12][3]~q\);

-- Location: LCCOMB_X25_Y10_N12
\cpu1|Mux86~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~19_combout\ = (\cpu1|rp\(0) & ((\cpu1|r_stack[13][3]~q\) # ((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & (((\cpu1|r_stack[12][3]~q\ & !\cpu1|rp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[13][3]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[12][3]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux86~19_combout\);

-- Location: FF_X21_Y8_N25
\cpu1|r_stack[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[15][3]~q\);

-- Location: FF_X21_Y8_N7
\cpu1|r_stack[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[14][3]~q\);

-- Location: LCCOMB_X21_Y8_N24
\cpu1|Mux86~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~20_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux86~19_combout\ & (\cpu1|r_stack[15][3]~q\)) # (!\cpu1|Mux86~19_combout\ & ((\cpu1|r_stack[14][3]~q\))))) # (!\cpu1|rp\(1) & (\cpu1|Mux86~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|Mux86~19_combout\,
	datac => \cpu1|r_stack[15][3]~q\,
	datad => \cpu1|r_stack[14][3]~q\,
	combout => \cpu1|Mux86~20_combout\);

-- Location: FF_X22_Y7_N1
\cpu1|r_stack[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[4][3]~q\);

-- Location: FF_X22_Y7_N7
\cpu1|r_stack[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[5][3]~q\);

-- Location: LCCOMB_X22_Y7_N0
\cpu1|Mux86~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~12_combout\ = (\cpu1|rp\(0) & ((\cpu1|rp\(1)) # ((\cpu1|r_stack[5][3]~q\)))) # (!\cpu1|rp\(0) & (!\cpu1|rp\(1) & (\cpu1|r_stack[4][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[4][3]~q\,
	datad => \cpu1|r_stack[5][3]~q\,
	combout => \cpu1|Mux86~12_combout\);

-- Location: FF_X24_Y7_N11
\cpu1|r_stack[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[7][3]~q\);

-- Location: FF_X24_Y7_N17
\cpu1|r_stack[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[6][3]~q\);

-- Location: LCCOMB_X24_Y7_N10
\cpu1|Mux86~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~13_combout\ = (\cpu1|Mux86~12_combout\ & (((\cpu1|r_stack[7][3]~q\)) # (!\cpu1|rp\(1)))) # (!\cpu1|Mux86~12_combout\ & (\cpu1|rp\(1) & ((\cpu1|r_stack[6][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux86~12_combout\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[7][3]~q\,
	datad => \cpu1|r_stack[6][3]~q\,
	combout => \cpu1|Mux86~13_combout\);

-- Location: LCCOMB_X21_Y8_N2
\cpu1|Mux86~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~21_combout\ = (\cpu1|Mux86~18_combout\ & ((\cpu1|Mux86~20_combout\) # ((!\cpu1|rp\(2))))) # (!\cpu1|Mux86~18_combout\ & (((\cpu1|rp\(2) & \cpu1|Mux86~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux86~18_combout\,
	datab => \cpu1|Mux86~20_combout\,
	datac => \cpu1|rp\(2),
	datad => \cpu1|Mux86~13_combout\,
	combout => \cpu1|Mux86~21_combout\);

-- Location: LCCOMB_X16_Y11_N10
\cpu1|Mux86~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~22_combout\ = (\cpu1|r[15]~0_combout\ & (((\cpu1|t\(3)) # (\cpu1|r[15]~1_combout\)))) # (!\cpu1|r[15]~0_combout\ & (\cpu1|Mux86~21_combout\ & ((!\cpu1|r[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~0_combout\,
	datab => \cpu1|Mux86~21_combout\,
	datac => \cpu1|t\(3),
	datad => \cpu1|r[15]~1_combout\,
	combout => \cpu1|Mux86~22_combout\);

-- Location: LCCOMB_X16_Y11_N4
\cpu1|Mux86~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~23_combout\ = (\cpu1|r[15]~1_combout\ & ((\cpu1|Mux86~22_combout\ & (\cpu1|Add2~6_combout\)) # (!\cpu1|Mux86~22_combout\ & ((\cpu1|Mux86~11_combout\))))) # (!\cpu1|r[15]~1_combout\ & (((\cpu1|Mux86~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~1_combout\,
	datab => \cpu1|Add2~6_combout\,
	datac => \cpu1|Mux86~11_combout\,
	datad => \cpu1|Mux86~22_combout\,
	combout => \cpu1|Mux86~23_combout\);

-- Location: LCCOMB_X13_Y10_N30
\cpu1|Mux86~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux86~24_combout\ = (\cpu1|r_sel[0]~0_combout\ & ((\cpu1|r_sel[1]~3_combout\ & (\cpu1|p\(3))) # (!\cpu1|r_sel[1]~3_combout\ & ((\cpu1|Mux86~23_combout\))))) # (!\cpu1|r_sel[0]~0_combout\ & (((\cpu1|Mux86~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(3),
	datab => \cpu1|r_sel[0]~0_combout\,
	datac => \cpu1|r_sel[1]~3_combout\,
	datad => \cpu1|Mux86~23_combout\,
	combout => \cpu1|Mux86~24_combout\);

-- Location: LCCOMB_X12_Y12_N14
\cpu1|Mux112~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux112~0_combout\ = (!\cpu1|Mux37~1_combout\ & ((\cpu1|Mux34~1_combout\ & (\cpu1|Mux35~1_combout\ & !\cpu1|Mux38~1_combout\)) # (!\cpu1|Mux34~1_combout\ & (!\cpu1|Mux35~1_combout\ & \cpu1|Mux38~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux34~1_combout\,
	datab => \cpu1|Mux35~1_combout\,
	datac => \cpu1|Mux38~1_combout\,
	datad => \cpu1|Mux37~1_combout\,
	combout => \cpu1|Mux112~0_combout\);

-- Location: LCCOMB_X16_Y12_N16
\cpu1|rload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|rload~4_combout\ = (\cpu1|slot\(1) & (((\cpu1|Mux112~0_combout\)))) # (!\cpu1|slot\(1) & (\cpu1|slot\(0) & ((\cpu1|Mux112~0_combout\) # (!\cpu1|i\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|slot\(0),
	datab => \cpu1|slot\(1),
	datac => \cpu1|i\(15),
	datad => \cpu1|Mux112~0_combout\,
	combout => \cpu1|rload~4_combout\);

-- Location: FF_X13_Y10_N31
\cpu1|r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux86~24_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r\(3));

-- Location: LCCOMB_X12_Y13_N28
\cpu1|Mux119~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux119~6_combout\ = (\cpu1|Mux36~1_combout\ & ((\cpu1|Mux38~1_combout\) # (\cpu1|Mux34~1_combout\ $ (\cpu1|Mux37~1_combout\)))) # (!\cpu1|Mux36~1_combout\ & (\cpu1|Mux34~1_combout\ & (\cpu1|Mux38~1_combout\ $ (!\cpu1|Mux37~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux38~1_combout\,
	datab => \cpu1|Mux34~1_combout\,
	datac => \cpu1|Mux36~1_combout\,
	datad => \cpu1|Mux37~1_combout\,
	combout => \cpu1|Mux119~6_combout\);

-- Location: LCCOMB_X12_Y13_N30
\cpu1|t[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t[2]~13_combout\ = (!\cpu1|Mux119~5_combout\ & (((!\cpu1|Mux35~1_combout\) # (!\cpu1|Mux119~6_combout\)) # (!\cpu1|spush~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|spush~0_combout\,
	datab => \cpu1|Mux119~6_combout\,
	datac => \cpu1|Mux35~1_combout\,
	datad => \cpu1|Mux119~5_combout\,
	combout => \cpu1|t[2]~13_combout\);

-- Location: LCCOMB_X12_Y13_N0
\cpu1|t[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t[2]~5_combout\ = (\cpu1|t_sel[2]~0_combout\ & ((\cpu1|Mux118~6_combout\) # ((\cpu1|t[2]~13_combout\ & !\cpu1|Mux119~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~13_combout\,
	datab => \cpu1|Mux118~6_combout\,
	datac => \cpu1|t_sel[2]~0_combout\,
	datad => \cpu1|Mux119~9_combout\,
	combout => \cpu1|t[2]~5_combout\);

-- Location: FF_X19_Y20_N1
\cpu1|s_stack[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[18][2]~q\);

-- Location: FF_X22_Y20_N1
\cpu1|s_stack[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[22][2]~q\);

-- Location: LCCOMB_X19_Y20_N0
\cpu1|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~2_combout\ = (\cpu1|sp\(3) & (\cpu1|sp\(2))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & ((\cpu1|s_stack[22][2]~q\))) # (!\cpu1|sp\(2) & (\cpu1|s_stack[18][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[18][2]~q\,
	datad => \cpu1|s_stack[22][2]~q\,
	combout => \cpu1|Mux14~2_combout\);

-- Location: FF_X23_Y20_N13
\cpu1|s_stack[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[30][2]~q\);

-- Location: LCCOMB_X23_Y20_N10
\cpu1|s_stack[26][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[26][2]~feeder_combout\ = \cpu1|t\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(2),
	combout => \cpu1|s_stack[26][2]~feeder_combout\);

-- Location: FF_X23_Y20_N11
\cpu1|s_stack[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[26][2]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[26][2]~q\);

-- Location: LCCOMB_X23_Y20_N12
\cpu1|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~3_combout\ = (\cpu1|Mux14~2_combout\ & (((\cpu1|s_stack[30][2]~q\)) # (!\cpu1|sp\(3)))) # (!\cpu1|Mux14~2_combout\ & (\cpu1|sp\(3) & ((\cpu1|s_stack[26][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux14~2_combout\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[30][2]~q\,
	datad => \cpu1|s_stack[26][2]~q\,
	combout => \cpu1|Mux14~3_combout\);

-- Location: FF_X17_Y17_N17
\cpu1|s_stack[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[16][2]~q\);

-- Location: LCCOMB_X17_Y19_N14
\cpu1|s_stack[20][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[20][2]~feeder_combout\ = \cpu1|t\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(2),
	combout => \cpu1|s_stack[20][2]~feeder_combout\);

-- Location: FF_X17_Y19_N15
\cpu1|s_stack[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[20][2]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[20][2]~q\);

-- Location: LCCOMB_X17_Y17_N16
\cpu1|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~4_combout\ = (\cpu1|sp\(3) & (\cpu1|sp\(2))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & ((\cpu1|s_stack[20][2]~q\))) # (!\cpu1|sp\(2) & (\cpu1|s_stack[16][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[16][2]~q\,
	datad => \cpu1|s_stack[20][2]~q\,
	combout => \cpu1|Mux14~4_combout\);

-- Location: FF_X18_Y18_N7
\cpu1|s_stack[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[28][2]~q\);

-- Location: FF_X17_Y17_N23
\cpu1|s_stack[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[24][2]~q\);

-- Location: LCCOMB_X18_Y18_N6
\cpu1|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~5_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux14~4_combout\ & (\cpu1|s_stack[28][2]~q\)) # (!\cpu1|Mux14~4_combout\ & ((\cpu1|s_stack[24][2]~q\))))) # (!\cpu1|sp\(3) & (\cpu1|Mux14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|Mux14~4_combout\,
	datac => \cpu1|s_stack[28][2]~q\,
	datad => \cpu1|s_stack[24][2]~q\,
	combout => \cpu1|Mux14~5_combout\);

-- Location: LCCOMB_X17_Y18_N6
\cpu1|Mux14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~6_combout\ = (\cpu1|sp\(0) & (((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & (\cpu1|Mux14~3_combout\)) # (!\cpu1|sp\(1) & ((\cpu1|Mux14~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|Mux14~3_combout\,
	datac => \cpu1|sp\(1),
	datad => \cpu1|Mux14~5_combout\,
	combout => \cpu1|Mux14~6_combout\);

-- Location: FF_X21_Y20_N21
\cpu1|s_stack[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[21][2]~q\);

-- Location: FF_X21_Y16_N23
\cpu1|s_stack[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[29][2]~q\);

-- Location: FF_X19_Y16_N27
\cpu1|s_stack[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[25][2]~q\);

-- Location: FF_X21_Y16_N29
\cpu1|s_stack[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[17][2]~q\);

-- Location: LCCOMB_X21_Y16_N28
\cpu1|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~0_combout\ = (\cpu1|sp\(3) & ((\cpu1|s_stack[25][2]~q\) # ((\cpu1|sp\(2))))) # (!\cpu1|sp\(3) & (((\cpu1|s_stack[17][2]~q\ & !\cpu1|sp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[25][2]~q\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[17][2]~q\,
	datad => \cpu1|sp\(2),
	combout => \cpu1|Mux14~0_combout\);

-- Location: LCCOMB_X21_Y16_N22
\cpu1|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~1_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux14~0_combout\ & ((\cpu1|s_stack[29][2]~q\))) # (!\cpu1|Mux14~0_combout\ & (\cpu1|s_stack[21][2]~q\)))) # (!\cpu1|sp\(2) & (((\cpu1|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|s_stack[21][2]~q\,
	datac => \cpu1|s_stack[29][2]~q\,
	datad => \cpu1|Mux14~0_combout\,
	combout => \cpu1|Mux14~1_combout\);

-- Location: FF_X24_Y19_N21
\cpu1|s_stack[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[19][2]~q\);

-- Location: FF_X22_Y19_N7
\cpu1|s_stack[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[27][2]~q\);

-- Location: LCCOMB_X24_Y19_N20
\cpu1|Mux14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~7_combout\ = (\cpu1|sp\(2) & (\cpu1|sp\(3))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & ((\cpu1|s_stack[27][2]~q\))) # (!\cpu1|sp\(3) & (\cpu1|s_stack[19][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[19][2]~q\,
	datad => \cpu1|s_stack[27][2]~q\,
	combout => \cpu1|Mux14~7_combout\);

-- Location: FF_X17_Y18_N9
\cpu1|s_stack[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[31][2]~q\);

-- Location: FF_X28_Y18_N21
\cpu1|s_stack[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[23][2]~q\);

-- Location: LCCOMB_X17_Y18_N8
\cpu1|Mux14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~8_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux14~7_combout\ & (\cpu1|s_stack[31][2]~q\)) # (!\cpu1|Mux14~7_combout\ & ((\cpu1|s_stack[23][2]~q\))))) # (!\cpu1|sp\(2) & (\cpu1|Mux14~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|Mux14~7_combout\,
	datac => \cpu1|s_stack[31][2]~q\,
	datad => \cpu1|s_stack[23][2]~q\,
	combout => \cpu1|Mux14~8_combout\);

-- Location: LCCOMB_X17_Y18_N26
\cpu1|Mux14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~9_combout\ = (\cpu1|Mux14~6_combout\ & (((\cpu1|Mux14~8_combout\) # (!\cpu1|sp\(0))))) # (!\cpu1|Mux14~6_combout\ & (\cpu1|Mux14~1_combout\ & ((\cpu1|sp\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux14~6_combout\,
	datab => \cpu1|Mux14~1_combout\,
	datac => \cpu1|Mux14~8_combout\,
	datad => \cpu1|sp\(0),
	combout => \cpu1|Mux14~9_combout\);

-- Location: FF_X24_Y16_N21
\cpu1|s_stack[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[4][2]~q\);

-- Location: LCCOMB_X24_Y17_N12
\cpu1|s_stack[5][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[5][2]~feeder_combout\ = \cpu1|t\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(2),
	combout => \cpu1|s_stack[5][2]~feeder_combout\);

-- Location: FF_X24_Y17_N13
\cpu1|s_stack[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[5][2]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[5][2]~q\);

-- Location: LCCOMB_X24_Y16_N20
\cpu1|Mux14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~10_combout\ = (\cpu1|sp\(1) & (\cpu1|sp\(0))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & ((\cpu1|s_stack[5][2]~q\))) # (!\cpu1|sp\(0) & (\cpu1|s_stack[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[4][2]~q\,
	datad => \cpu1|s_stack[5][2]~q\,
	combout => \cpu1|Mux14~10_combout\);

-- Location: FF_X26_Y16_N11
\cpu1|s_stack[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[7][2]~q\);

-- Location: FF_X26_Y16_N1
\cpu1|s_stack[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[6][2]~q\);

-- Location: LCCOMB_X26_Y16_N10
\cpu1|Mux14~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~11_combout\ = (\cpu1|Mux14~10_combout\ & (((\cpu1|s_stack[7][2]~q\)) # (!\cpu1|sp\(1)))) # (!\cpu1|Mux14~10_combout\ & (\cpu1|sp\(1) & ((\cpu1|s_stack[6][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux14~10_combout\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[7][2]~q\,
	datad => \cpu1|s_stack[6][2]~q\,
	combout => \cpu1|Mux14~11_combout\);

-- Location: FF_X23_Y11_N27
\cpu1|s_stack[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[9][2]~q\);

-- Location: FF_X23_Y11_N5
\cpu1|s_stack[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[11][2]~q\);

-- Location: FF_X24_Y11_N31
\cpu1|s_stack[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[8][2]~q\);

-- Location: FF_X24_Y11_N21
\cpu1|s_stack[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[10][2]~q\);

-- Location: LCCOMB_X24_Y11_N30
\cpu1|Mux14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~12_combout\ = (\cpu1|sp\(1) & ((\cpu1|sp\(0)) # ((\cpu1|s_stack[10][2]~q\)))) # (!\cpu1|sp\(1) & (!\cpu1|sp\(0) & (\cpu1|s_stack[8][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[8][2]~q\,
	datad => \cpu1|s_stack[10][2]~q\,
	combout => \cpu1|Mux14~12_combout\);

-- Location: LCCOMB_X23_Y11_N4
\cpu1|Mux14~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~13_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux14~12_combout\ & ((\cpu1|s_stack[11][2]~q\))) # (!\cpu1|Mux14~12_combout\ & (\cpu1|s_stack[9][2]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[9][2]~q\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[11][2]~q\,
	datad => \cpu1|Mux14~12_combout\,
	combout => \cpu1|Mux14~13_combout\);

-- Location: FF_X26_Y19_N27
\cpu1|s_stack[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[0][2]~q\);

-- Location: FF_X26_Y19_N25
\cpu1|s_stack[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[2][2]~q\);

-- Location: LCCOMB_X26_Y19_N26
\cpu1|Mux14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~14_combout\ = (\cpu1|sp\(0) & (\cpu1|sp\(1))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & ((\cpu1|s_stack[2][2]~q\))) # (!\cpu1|sp\(1) & (\cpu1|s_stack[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[0][2]~q\,
	datad => \cpu1|s_stack[2][2]~q\,
	combout => \cpu1|Mux14~14_combout\);

-- Location: FF_X23_Y21_N1
\cpu1|s_stack[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[3][2]~q\);

-- Location: LCCOMB_X23_Y21_N6
\cpu1|s_stack[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[1][2]~feeder_combout\ = \cpu1|t\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(2),
	combout => \cpu1|s_stack[1][2]~feeder_combout\);

-- Location: FF_X23_Y21_N7
\cpu1|s_stack[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[1][2]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[1][2]~q\);

-- Location: LCCOMB_X23_Y21_N0
\cpu1|Mux14~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~15_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux14~14_combout\ & (\cpu1|s_stack[3][2]~q\)) # (!\cpu1|Mux14~14_combout\ & ((\cpu1|s_stack[1][2]~q\))))) # (!\cpu1|sp\(0) & (\cpu1|Mux14~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|Mux14~14_combout\,
	datac => \cpu1|s_stack[3][2]~q\,
	datad => \cpu1|s_stack[1][2]~q\,
	combout => \cpu1|Mux14~15_combout\);

-- Location: LCCOMB_X23_Y21_N2
\cpu1|Mux14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~16_combout\ = (\cpu1|sp\(2) & (\cpu1|sp\(3))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & (\cpu1|Mux14~13_combout\)) # (!\cpu1|sp\(3) & ((\cpu1|Mux14~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|Mux14~13_combout\,
	datad => \cpu1|Mux14~15_combout\,
	combout => \cpu1|Mux14~16_combout\);

-- Location: FF_X14_Y18_N15
\cpu1|s_stack[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[12][2]~q\);

-- Location: FF_X14_Y18_N13
\cpu1|s_stack[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[13][2]~q\);

-- Location: LCCOMB_X14_Y18_N14
\cpu1|Mux14~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~17_combout\ = (\cpu1|sp\(0) & ((\cpu1|sp\(1)) # ((\cpu1|s_stack[13][2]~q\)))) # (!\cpu1|sp\(0) & (!\cpu1|sp\(1) & (\cpu1|s_stack[12][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[12][2]~q\,
	datad => \cpu1|s_stack[13][2]~q\,
	combout => \cpu1|Mux14~17_combout\);

-- Location: FF_X18_Y20_N19
\cpu1|s_stack[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[15][2]~q\);

-- Location: FF_X18_Y20_N1
\cpu1|s_stack[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[14][2]~q\);

-- Location: LCCOMB_X18_Y20_N18
\cpu1|Mux14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~18_combout\ = (\cpu1|Mux14~17_combout\ & (((\cpu1|s_stack[15][2]~q\)) # (!\cpu1|sp\(1)))) # (!\cpu1|Mux14~17_combout\ & (\cpu1|sp\(1) & ((\cpu1|s_stack[14][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux14~17_combout\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[15][2]~q\,
	datad => \cpu1|s_stack[14][2]~q\,
	combout => \cpu1|Mux14~18_combout\);

-- Location: LCCOMB_X18_Y20_N20
\cpu1|Mux14~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~19_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux14~16_combout\ & ((\cpu1|Mux14~18_combout\))) # (!\cpu1|Mux14~16_combout\ & (\cpu1|Mux14~11_combout\)))) # (!\cpu1|sp\(2) & (((\cpu1|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|Mux14~11_combout\,
	datac => \cpu1|Mux14~16_combout\,
	datad => \cpu1|Mux14~18_combout\,
	combout => \cpu1|Mux14~19_combout\);

-- Location: LCCOMB_X17_Y18_N20
\cpu1|Mux14~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux14~20_combout\ = (\cpu1|sp\(4) & (\cpu1|Mux14~9_combout\)) # (!\cpu1|sp\(4) & ((\cpu1|Mux14~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp\(4),
	datac => \cpu1|Mux14~9_combout\,
	datad => \cpu1|Mux14~19_combout\,
	combout => \cpu1|Mux14~20_combout\);

-- Location: FF_X23_Y11_N19
\cpu1|s_stack[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[9][0]~q\);

-- Location: FF_X23_Y11_N21
\cpu1|s_stack[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[11][0]~q\);

-- Location: FF_X24_Y11_N15
\cpu1|s_stack[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[8][0]~q\);

-- Location: FF_X24_Y11_N29
\cpu1|s_stack[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[10][0]~q\);

-- Location: LCCOMB_X24_Y11_N14
\cpu1|Mux16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~12_combout\ = (\cpu1|sp\(1) & ((\cpu1|sp\(0)) # ((\cpu1|s_stack[10][0]~q\)))) # (!\cpu1|sp\(1) & (!\cpu1|sp\(0) & (\cpu1|s_stack[8][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[8][0]~q\,
	datad => \cpu1|s_stack[10][0]~q\,
	combout => \cpu1|Mux16~12_combout\);

-- Location: LCCOMB_X23_Y11_N20
\cpu1|Mux16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~13_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux16~12_combout\ & ((\cpu1|s_stack[11][0]~q\))) # (!\cpu1|Mux16~12_combout\ & (\cpu1|s_stack[9][0]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[9][0]~q\,
	datac => \cpu1|s_stack[11][0]~q\,
	datad => \cpu1|Mux16~12_combout\,
	combout => \cpu1|Mux16~13_combout\);

-- Location: FF_X23_Y21_N23
\cpu1|s_stack[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[1][0]~q\);

-- Location: FF_X23_Y21_N17
\cpu1|s_stack[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[3][0]~q\);

-- Location: FF_X26_Y19_N9
\cpu1|s_stack[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[0][0]~q\);

-- Location: LCCOMB_X26_Y19_N6
\cpu1|s_stack[2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[2][0]~feeder_combout\ = \cpu1|t\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(0),
	combout => \cpu1|s_stack[2][0]~feeder_combout\);

-- Location: FF_X26_Y19_N7
\cpu1|s_stack[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[2][0]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[2][0]~q\);

-- Location: LCCOMB_X26_Y19_N8
\cpu1|Mux16~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~14_combout\ = (\cpu1|sp\(0) & (\cpu1|sp\(1))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & ((\cpu1|s_stack[2][0]~q\))) # (!\cpu1|sp\(1) & (\cpu1|s_stack[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[0][0]~q\,
	datad => \cpu1|s_stack[2][0]~q\,
	combout => \cpu1|Mux16~14_combout\);

-- Location: LCCOMB_X23_Y21_N16
\cpu1|Mux16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~15_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux16~14_combout\ & ((\cpu1|s_stack[3][0]~q\))) # (!\cpu1|Mux16~14_combout\ & (\cpu1|s_stack[1][0]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[1][0]~q\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[3][0]~q\,
	datad => \cpu1|Mux16~14_combout\,
	combout => \cpu1|Mux16~15_combout\);

-- Location: LCCOMB_X23_Y21_N18
\cpu1|Mux16~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~16_combout\ = (\cpu1|sp\(2) & (\cpu1|sp\(3))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & (\cpu1|Mux16~13_combout\)) # (!\cpu1|sp\(3) & ((\cpu1|Mux16~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|Mux16~13_combout\,
	datad => \cpu1|Mux16~15_combout\,
	combout => \cpu1|Mux16~16_combout\);

-- Location: FF_X14_Y18_N21
\cpu1|s_stack[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[12][0]~q\);

-- Location: FF_X14_Y18_N11
\cpu1|s_stack[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[13][0]~q\);

-- Location: LCCOMB_X14_Y18_N20
\cpu1|Mux16~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~17_combout\ = (\cpu1|sp\(0) & ((\cpu1|sp\(1)) # ((\cpu1|s_stack[13][0]~q\)))) # (!\cpu1|sp\(0) & (!\cpu1|sp\(1) & (\cpu1|s_stack[12][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[12][0]~q\,
	datad => \cpu1|s_stack[13][0]~q\,
	combout => \cpu1|Mux16~17_combout\);

-- Location: FF_X18_Y20_N9
\cpu1|s_stack[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[15][0]~q\);

-- Location: FF_X18_Y20_N7
\cpu1|s_stack[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[14][0]~q\);

-- Location: LCCOMB_X18_Y20_N8
\cpu1|Mux16~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~18_combout\ = (\cpu1|Mux16~17_combout\ & (((\cpu1|s_stack[15][0]~q\)) # (!\cpu1|sp\(1)))) # (!\cpu1|Mux16~17_combout\ & (\cpu1|sp\(1) & ((\cpu1|s_stack[14][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux16~17_combout\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[15][0]~q\,
	datad => \cpu1|s_stack[14][0]~q\,
	combout => \cpu1|Mux16~18_combout\);

-- Location: FF_X24_Y16_N27
\cpu1|s_stack[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[4][0]~q\);

-- Location: LCCOMB_X24_Y17_N30
\cpu1|s_stack[5][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[5][0]~feeder_combout\ = \cpu1|t\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(0),
	combout => \cpu1|s_stack[5][0]~feeder_combout\);

-- Location: FF_X24_Y17_N31
\cpu1|s_stack[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[5][0]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[5][0]~q\);

-- Location: LCCOMB_X24_Y16_N26
\cpu1|Mux16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~10_combout\ = (\cpu1|sp\(1) & (\cpu1|sp\(0))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & ((\cpu1|s_stack[5][0]~q\))) # (!\cpu1|sp\(0) & (\cpu1|s_stack[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[4][0]~q\,
	datad => \cpu1|s_stack[5][0]~q\,
	combout => \cpu1|Mux16~10_combout\);

-- Location: FF_X26_Y16_N5
\cpu1|s_stack[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[6][0]~q\);

-- Location: FF_X26_Y16_N7
\cpu1|s_stack[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[7][0]~q\);

-- Location: LCCOMB_X26_Y16_N6
\cpu1|Mux16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~11_combout\ = (\cpu1|Mux16~10_combout\ & (((\cpu1|s_stack[7][0]~q\) # (!\cpu1|sp\(1))))) # (!\cpu1|Mux16~10_combout\ & (\cpu1|s_stack[6][0]~q\ & ((\cpu1|sp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux16~10_combout\,
	datab => \cpu1|s_stack[6][0]~q\,
	datac => \cpu1|s_stack[7][0]~q\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux16~11_combout\);

-- Location: LCCOMB_X19_Y18_N8
\cpu1|Mux16~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~19_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux16~16_combout\ & (\cpu1|Mux16~18_combout\)) # (!\cpu1|Mux16~16_combout\ & ((\cpu1|Mux16~11_combout\))))) # (!\cpu1|sp\(2) & (\cpu1|Mux16~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|Mux16~16_combout\,
	datac => \cpu1|Mux16~18_combout\,
	datad => \cpu1|Mux16~11_combout\,
	combout => \cpu1|Mux16~19_combout\);

-- Location: FF_X16_Y20_N15
\cpu1|s_stack[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[16][0]~q\);

-- Location: FF_X16_Y20_N13
\cpu1|s_stack[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[20][0]~q\);

-- Location: LCCOMB_X16_Y20_N14
\cpu1|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~4_combout\ = (\cpu1|sp\(2) & ((\cpu1|sp\(3)) # ((\cpu1|s_stack[20][0]~q\)))) # (!\cpu1|sp\(2) & (!\cpu1|sp\(3) & (\cpu1|s_stack[16][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[16][0]~q\,
	datad => \cpu1|s_stack[20][0]~q\,
	combout => \cpu1|Mux16~4_combout\);

-- Location: FF_X18_Y18_N27
\cpu1|s_stack[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[28][0]~q\);

-- Location: FF_X18_Y18_N17
\cpu1|s_stack[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[24][0]~q\);

-- Location: LCCOMB_X18_Y18_N26
\cpu1|Mux16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~5_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux16~4_combout\ & (\cpu1|s_stack[28][0]~q\)) # (!\cpu1|Mux16~4_combout\ & ((\cpu1|s_stack[24][0]~q\))))) # (!\cpu1|sp\(3) & (\cpu1|Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|Mux16~4_combout\,
	datac => \cpu1|s_stack[28][0]~q\,
	datad => \cpu1|s_stack[24][0]~q\,
	combout => \cpu1|Mux16~5_combout\);

-- Location: FF_X22_Y20_N13
\cpu1|s_stack[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[18][0]~q\);

-- Location: FF_X22_Y20_N11
\cpu1|s_stack[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[22][0]~q\);

-- Location: LCCOMB_X22_Y20_N12
\cpu1|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~2_combout\ = (\cpu1|sp\(3) & (\cpu1|sp\(2))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & ((\cpu1|s_stack[22][0]~q\))) # (!\cpu1|sp\(2) & (\cpu1|s_stack[18][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[18][0]~q\,
	datad => \cpu1|s_stack[22][0]~q\,
	combout => \cpu1|Mux16~2_combout\);

-- Location: FF_X23_Y20_N25
\cpu1|s_stack[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[30][0]~q\);

-- Location: FF_X23_Y20_N7
\cpu1|s_stack[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[26][0]~q\);

-- Location: LCCOMB_X23_Y20_N24
\cpu1|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~3_combout\ = (\cpu1|Mux16~2_combout\ & (((\cpu1|s_stack[30][0]~q\)) # (!\cpu1|sp\(3)))) # (!\cpu1|Mux16~2_combout\ & (\cpu1|sp\(3) & ((\cpu1|s_stack[26][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux16~2_combout\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[30][0]~q\,
	datad => \cpu1|s_stack[26][0]~q\,
	combout => \cpu1|Mux16~3_combout\);

-- Location: LCCOMB_X19_Y18_N26
\cpu1|Mux16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~6_combout\ = (\cpu1|sp\(1) & ((\cpu1|sp\(0)) # ((\cpu1|Mux16~3_combout\)))) # (!\cpu1|sp\(1) & (!\cpu1|sp\(0) & (\cpu1|Mux16~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|Mux16~5_combout\,
	datad => \cpu1|Mux16~3_combout\,
	combout => \cpu1|Mux16~6_combout\);

-- Location: FF_X22_Y19_N3
\cpu1|s_stack[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[27][0]~q\);

-- Location: FF_X22_Y19_N13
\cpu1|s_stack[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[19][0]~q\);

-- Location: LCCOMB_X22_Y19_N12
\cpu1|Mux16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~7_combout\ = (\cpu1|sp\(2) & (((\cpu1|sp\(3))))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & (\cpu1|s_stack[27][0]~q\)) # (!\cpu1|sp\(3) & ((\cpu1|s_stack[19][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|s_stack[27][0]~q\,
	datac => \cpu1|s_stack[19][0]~q\,
	datad => \cpu1|sp\(3),
	combout => \cpu1|Mux16~7_combout\);

-- Location: FF_X19_Y18_N29
\cpu1|s_stack[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[31][0]~q\);

-- Location: LCCOMB_X28_Y18_N14
\cpu1|s_stack[23][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[23][0]~feeder_combout\ = \cpu1|t\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(0),
	combout => \cpu1|s_stack[23][0]~feeder_combout\);

-- Location: FF_X28_Y18_N15
\cpu1|s_stack[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[23][0]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[23][0]~q\);

-- Location: LCCOMB_X19_Y18_N28
\cpu1|Mux16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~8_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux16~7_combout\ & (\cpu1|s_stack[31][0]~q\)) # (!\cpu1|Mux16~7_combout\ & ((\cpu1|s_stack[23][0]~q\))))) # (!\cpu1|sp\(2) & (\cpu1|Mux16~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|Mux16~7_combout\,
	datac => \cpu1|s_stack[31][0]~q\,
	datad => \cpu1|s_stack[23][0]~q\,
	combout => \cpu1|Mux16~8_combout\);

-- Location: FF_X23_Y14_N27
\cpu1|s_stack[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[21][0]~q\);

-- Location: FF_X19_Y18_N17
\cpu1|s_stack[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[29][0]~q\);

-- Location: FF_X19_Y16_N7
\cpu1|s_stack[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[17][0]~q\);

-- Location: FF_X19_Y16_N29
\cpu1|s_stack[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[25][0]~q\);

-- Location: LCCOMB_X19_Y16_N6
\cpu1|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~0_combout\ = (\cpu1|sp\(3) & ((\cpu1|sp\(2)) # ((\cpu1|s_stack[25][0]~q\)))) # (!\cpu1|sp\(3) & (!\cpu1|sp\(2) & (\cpu1|s_stack[17][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[17][0]~q\,
	datad => \cpu1|s_stack[25][0]~q\,
	combout => \cpu1|Mux16~0_combout\);

-- Location: LCCOMB_X19_Y18_N16
\cpu1|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~1_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux16~0_combout\ & ((\cpu1|s_stack[29][0]~q\))) # (!\cpu1|Mux16~0_combout\ & (\cpu1|s_stack[21][0]~q\)))) # (!\cpu1|sp\(2) & (((\cpu1|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|s_stack[21][0]~q\,
	datac => \cpu1|s_stack[29][0]~q\,
	datad => \cpu1|Mux16~0_combout\,
	combout => \cpu1|Mux16~1_combout\);

-- Location: LCCOMB_X19_Y18_N6
\cpu1|Mux16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~9_combout\ = (\cpu1|Mux16~6_combout\ & ((\cpu1|Mux16~8_combout\) # ((!\cpu1|sp\(0))))) # (!\cpu1|Mux16~6_combout\ & (((\cpu1|sp\(0) & \cpu1|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux16~6_combout\,
	datab => \cpu1|Mux16~8_combout\,
	datac => \cpu1|sp\(0),
	datad => \cpu1|Mux16~1_combout\,
	combout => \cpu1|Mux16~9_combout\);

-- Location: LCCOMB_X19_Y18_N18
\cpu1|Mux16~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux16~20_combout\ = (\cpu1|sp\(4) & ((\cpu1|Mux16~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux16~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux16~19_combout\,
	datac => \cpu1|sp\(4),
	datad => \cpu1|Mux16~9_combout\,
	combout => \cpu1|Mux16~20_combout\);

-- Location: LCCOMB_X17_Y16_N16
\cpu1|sum[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sum[0]~0_combout\ = (\cpu1|t\(0) & (\cpu1|Mux16~20_combout\ $ (VCC))) # (!\cpu1|t\(0) & (\cpu1|Mux16~20_combout\ & VCC))
-- \cpu1|sum[0]~1\ = CARRY((\cpu1|t\(0) & \cpu1|Mux16~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(0),
	datab => \cpu1|Mux16~20_combout\,
	datad => VCC,
	combout => \cpu1|sum[0]~0_combout\,
	cout => \cpu1|sum[0]~1\);

-- Location: LCCOMB_X17_Y16_N18
\cpu1|sum[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sum[1]~2_combout\ = (\cpu1|Mux15~20_combout\ & ((\cpu1|t\(1) & (\cpu1|sum[0]~1\ & VCC)) # (!\cpu1|t\(1) & (!\cpu1|sum[0]~1\)))) # (!\cpu1|Mux15~20_combout\ & ((\cpu1|t\(1) & (!\cpu1|sum[0]~1\)) # (!\cpu1|t\(1) & ((\cpu1|sum[0]~1\) # (GND)))))
-- \cpu1|sum[1]~3\ = CARRY((\cpu1|Mux15~20_combout\ & (!\cpu1|t\(1) & !\cpu1|sum[0]~1\)) # (!\cpu1|Mux15~20_combout\ & ((!\cpu1|sum[0]~1\) # (!\cpu1|t\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux15~20_combout\,
	datab => \cpu1|t\(1),
	datad => VCC,
	cin => \cpu1|sum[0]~1\,
	combout => \cpu1|sum[1]~2_combout\,
	cout => \cpu1|sum[1]~3\);

-- Location: LCCOMB_X17_Y16_N20
\cpu1|sum[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sum[2]~4_combout\ = ((\cpu1|t\(2) $ (\cpu1|Mux14~20_combout\ $ (!\cpu1|sum[1]~3\)))) # (GND)
-- \cpu1|sum[2]~5\ = CARRY((\cpu1|t\(2) & ((\cpu1|Mux14~20_combout\) # (!\cpu1|sum[1]~3\))) # (!\cpu1|t\(2) & (\cpu1|Mux14~20_combout\ & !\cpu1|sum[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(2),
	datab => \cpu1|Mux14~20_combout\,
	datad => VCC,
	cin => \cpu1|sum[1]~3\,
	combout => \cpu1|sum[2]~4_combout\,
	cout => \cpu1|sum[2]~5\);

-- Location: LCCOMB_X17_Y16_N0
\cpu1|Mux33~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~7_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(2))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(2),
	datab => \cpu1|sum[2]~4_combout\,
	datad => \cpu1|Mux118~6_combout\,
	combout => \cpu1|Mux33~7_combout\);

-- Location: LCCOMB_X13_Y16_N18
\cpu1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~2_combout\ = (\cpu1|a\(1) & (!\cpu1|Add1~1\)) # (!\cpu1|a\(1) & ((\cpu1|Add1~1\) # (GND)))
-- \cpu1|Add1~3\ = CARRY((!\cpu1|Add1~1\) # (!\cpu1|a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(1),
	datad => VCC,
	cin => \cpu1|Add1~1\,
	combout => \cpu1|Add1~2_combout\,
	cout => \cpu1|Add1~3\);

-- Location: LCCOMB_X13_Y16_N20
\cpu1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~4_combout\ = (\cpu1|a\(2) & (\cpu1|Add1~3\ $ (GND))) # (!\cpu1|a\(2) & (!\cpu1|Add1~3\ & VCC))
-- \cpu1|Add1~5\ = CARRY((\cpu1|a\(2) & !\cpu1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(2),
	datad => VCC,
	cin => \cpu1|Add1~3\,
	combout => \cpu1|Add1~4_combout\,
	cout => \cpu1|Add1~5\);

-- Location: LCCOMB_X13_Y16_N22
\cpu1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~6_combout\ = (\cpu1|a\(3) & (!\cpu1|Add1~5\)) # (!\cpu1|a\(3) & ((\cpu1|Add1~5\) # (GND)))
-- \cpu1|Add1~7\ = CARRY((!\cpu1|Add1~5\) # (!\cpu1|a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|a\(3),
	datad => VCC,
	cin => \cpu1|Add1~5\,
	combout => \cpu1|Add1~6_combout\,
	cout => \cpu1|Add1~7\);

-- Location: LCCOMB_X12_Y16_N8
\cpu1|Mux52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux52~0_combout\ = (\cpu1|a[3]~1_combout\ & (((\cpu1|a[3]~2_combout\)))) # (!\cpu1|a[3]~1_combout\ & ((\cpu1|a[3]~2_combout\ & ((\cpu1|Add1~6_combout\))) # (!\cpu1|a[3]~2_combout\ & (\cpu1|t\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(3),
	datab => \cpu1|a[3]~1_combout\,
	datac => \cpu1|a[3]~2_combout\,
	datad => \cpu1|Add1~6_combout\,
	combout => \cpu1|Mux52~0_combout\);

-- Location: LCCOMB_X13_Y16_N4
\cpu1|Mux52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux52~1_combout\ = (\cpu1|a[3]~1_combout\ & ((\cpu1|Mux52~0_combout\ & ((\cpu1|a\(2)))) # (!\cpu1|Mux52~0_combout\ & (\cpu1|a\(4))))) # (!\cpu1|a[3]~1_combout\ & (((\cpu1|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a[3]~1_combout\,
	datab => \cpu1|a\(4),
	datac => \cpu1|a\(2),
	datad => \cpu1|Mux52~0_combout\,
	combout => \cpu1|Mux52~1_combout\);

-- Location: LCCOMB_X12_Y12_N28
\cpu1|Mux125~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux125~0_combout\ = (\cpu1|Mux35~1_combout\ & (!\cpu1|Mux37~1_combout\ & ((\cpu1|Mux36~1_combout\) # (!\cpu1|Mux34~1_combout\)))) # (!\cpu1|Mux35~1_combout\ & (\cpu1|Mux34~1_combout\ & (!\cpu1|Mux36~1_combout\ & \cpu1|Mux37~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux34~1_combout\,
	datab => \cpu1|Mux35~1_combout\,
	datac => \cpu1|Mux36~1_combout\,
	datad => \cpu1|Mux37~1_combout\,
	combout => \cpu1|Mux125~0_combout\);

-- Location: LCCOMB_X10_Y12_N12
\cpu1|aload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|aload~2_combout\ = (\cpu1|Mux38~1_combout\ & ((\cpu1|Mux125~0_combout\) # ((\cpu1|Mux119~12_combout\ & \cpu1|Mux109~0_combout\)))) # (!\cpu1|Mux38~1_combout\ & (\cpu1|Mux119~12_combout\ & (\cpu1|Mux109~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux38~1_combout\,
	datab => \cpu1|Mux119~12_combout\,
	datac => \cpu1|Mux109~0_combout\,
	datad => \cpu1|Mux125~0_combout\,
	combout => \cpu1|aload~2_combout\);

-- Location: LCCOMB_X10_Y12_N22
\cpu1|aload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|aload~3_combout\ = (\cpu1|aload~2_combout\ & ((\cpu1|slot\(1)) # ((\cpu1|i\(15) & \cpu1|slot\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|aload~2_combout\,
	datab => \cpu1|i\(15),
	datac => \cpu1|slot\(0),
	datad => \cpu1|slot\(1),
	combout => \cpu1|aload~3_combout\);

-- Location: FF_X13_Y16_N5
\cpu1|a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux52~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|aload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|a\(3));

-- Location: LCCOMB_X17_Y13_N0
\cpu1|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux30~0_combout\ = (\cpu1|t[2]~5_combout\ & ((\cpu1|t[2]~4_combout\) # ((\cpu1|a\(3))))) # (!\cpu1|t[2]~5_combout\ & (!\cpu1|t[2]~4_combout\ & (\cpu1|Mux33~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~5_combout\,
	datab => \cpu1|t[2]~4_combout\,
	datac => \cpu1|Mux33~7_combout\,
	datad => \cpu1|a\(3),
	combout => \cpu1|Mux30~0_combout\);

-- Location: LCCOMB_X17_Y13_N26
\cpu1|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux30~1_combout\ = (\cpu1|t[2]~4_combout\ & ((\cpu1|Mux30~0_combout\ & (\cpu1|t\(11))) # (!\cpu1|Mux30~0_combout\ & ((\cpu1|r\(3)))))) # (!\cpu1|t[2]~4_combout\ & (((\cpu1|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(11),
	datab => \cpu1|t[2]~4_combout\,
	datac => \cpu1|r\(3),
	datad => \cpu1|Mux30~0_combout\,
	combout => \cpu1|Mux30~1_combout\);

-- Location: LCCOMB_X16_Y17_N18
\cpu1|t[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t[2]~6_combout\ = (\cpu1|t[2]~2_combout\ & ((\cpu1|t_sel[2]~0_combout\) # ((\cpu1|Mux118~6_combout\) # (!\cpu1|Mux119~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t_sel[2]~0_combout\,
	datab => \cpu1|t[2]~2_combout\,
	datac => \cpu1|Mux118~6_combout\,
	datad => \cpu1|Mux119~10_combout\,
	combout => \cpu1|t[2]~6_combout\);

-- Location: FF_X22_Y19_N19
\cpu1|s_stack[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[27][4]~q\);

-- Location: FF_X22_Y19_N5
\cpu1|s_stack[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[19][4]~q\);

-- Location: LCCOMB_X22_Y19_N4
\cpu1|Mux12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~7_combout\ = (\cpu1|sp\(2) & (((\cpu1|sp\(3))))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & (\cpu1|s_stack[27][4]~q\)) # (!\cpu1|sp\(3) & ((\cpu1|s_stack[19][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|s_stack[27][4]~q\,
	datac => \cpu1|s_stack[19][4]~q\,
	datad => \cpu1|sp\(3),
	combout => \cpu1|Mux12~7_combout\);

-- Location: FF_X22_Y15_N27
\cpu1|s_stack[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[31][4]~q\);

-- Location: FF_X22_Y15_N17
\cpu1|s_stack[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[23][4]~q\);

-- Location: LCCOMB_X22_Y15_N26
\cpu1|Mux12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~8_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux12~7_combout\ & (\cpu1|s_stack[31][4]~q\)) # (!\cpu1|Mux12~7_combout\ & ((\cpu1|s_stack[23][4]~q\))))) # (!\cpu1|sp\(2) & (\cpu1|Mux12~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|Mux12~7_combout\,
	datac => \cpu1|s_stack[31][4]~q\,
	datad => \cpu1|s_stack[23][4]~q\,
	combout => \cpu1|Mux12~8_combout\);

-- Location: LCCOMB_X19_Y16_N22
\cpu1|s_stack[25][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[25][4]~feeder_combout\ = \cpu1|t\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(4),
	combout => \cpu1|s_stack[25][4]~feeder_combout\);

-- Location: FF_X19_Y16_N23
\cpu1|s_stack[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[25][4]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[25][4]~q\);

-- Location: FF_X21_Y16_N21
\cpu1|s_stack[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[17][4]~q\);

-- Location: LCCOMB_X21_Y16_N20
\cpu1|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~0_combout\ = (\cpu1|sp\(3) & ((\cpu1|s_stack[25][4]~q\) # ((\cpu1|sp\(2))))) # (!\cpu1|sp\(3) & (((\cpu1|s_stack[17][4]~q\ & !\cpu1|sp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[25][4]~q\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[17][4]~q\,
	datad => \cpu1|sp\(2),
	combout => \cpu1|Mux12~0_combout\);

-- Location: FF_X21_Y16_N31
\cpu1|s_stack[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[29][4]~q\);

-- Location: FF_X21_Y20_N27
\cpu1|s_stack[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[21][4]~q\);

-- Location: LCCOMB_X21_Y16_N30
\cpu1|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~1_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux12~0_combout\ & (\cpu1|s_stack[29][4]~q\)) # (!\cpu1|Mux12~0_combout\ & ((\cpu1|s_stack[21][4]~q\))))) # (!\cpu1|sp\(2) & (\cpu1|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|Mux12~0_combout\,
	datac => \cpu1|s_stack[29][4]~q\,
	datad => \cpu1|s_stack[21][4]~q\,
	combout => \cpu1|Mux12~1_combout\);

-- Location: LCCOMB_X17_Y17_N0
\cpu1|s_stack[24][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[24][4]~feeder_combout\ = \cpu1|t\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(4),
	combout => \cpu1|s_stack[24][4]~feeder_combout\);

-- Location: FF_X17_Y17_N1
\cpu1|s_stack[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[24][4]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[24][4]~q\);

-- Location: FF_X18_Y18_N29
\cpu1|s_stack[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[28][4]~q\);

-- Location: FF_X16_Y20_N3
\cpu1|s_stack[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[16][4]~q\);

-- Location: FF_X16_Y20_N25
\cpu1|s_stack[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[20][4]~q\);

-- Location: LCCOMB_X16_Y20_N2
\cpu1|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~4_combout\ = (\cpu1|sp\(2) & ((\cpu1|sp\(3)) # ((\cpu1|s_stack[20][4]~q\)))) # (!\cpu1|sp\(2) & (!\cpu1|sp\(3) & (\cpu1|s_stack[16][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[16][4]~q\,
	datad => \cpu1|s_stack[20][4]~q\,
	combout => \cpu1|Mux12~4_combout\);

-- Location: LCCOMB_X18_Y18_N28
\cpu1|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~5_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux12~4_combout\ & ((\cpu1|s_stack[28][4]~q\))) # (!\cpu1|Mux12~4_combout\ & (\cpu1|s_stack[24][4]~q\)))) # (!\cpu1|sp\(3) & (((\cpu1|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|s_stack[24][4]~q\,
	datac => \cpu1|s_stack[28][4]~q\,
	datad => \cpu1|Mux12~4_combout\,
	combout => \cpu1|Mux12~5_combout\);

-- Location: FF_X19_Y19_N27
\cpu1|s_stack[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[26][4]~q\);

-- Location: FF_X19_Y19_N29
\cpu1|s_stack[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[30][4]~q\);

-- Location: FF_X19_Y20_N11
\cpu1|s_stack[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[18][4]~q\);

-- Location: FF_X21_Y19_N5
\cpu1|s_stack[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[22][4]~q\);

-- Location: LCCOMB_X19_Y20_N10
\cpu1|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~2_combout\ = (\cpu1|sp\(3) & (\cpu1|sp\(2))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & ((\cpu1|s_stack[22][4]~q\))) # (!\cpu1|sp\(2) & (\cpu1|s_stack[18][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[18][4]~q\,
	datad => \cpu1|s_stack[22][4]~q\,
	combout => \cpu1|Mux12~2_combout\);

-- Location: LCCOMB_X19_Y19_N28
\cpu1|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~3_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux12~2_combout\ & ((\cpu1|s_stack[30][4]~q\))) # (!\cpu1|Mux12~2_combout\ & (\cpu1|s_stack[26][4]~q\)))) # (!\cpu1|sp\(3) & (((\cpu1|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[26][4]~q\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[30][4]~q\,
	datad => \cpu1|Mux12~2_combout\,
	combout => \cpu1|Mux12~3_combout\);

-- Location: LCCOMB_X17_Y18_N16
\cpu1|Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~6_combout\ = (\cpu1|sp\(0) & (((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & ((\cpu1|Mux12~3_combout\))) # (!\cpu1|sp\(1) & (\cpu1|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|Mux12~5_combout\,
	datac => \cpu1|sp\(1),
	datad => \cpu1|Mux12~3_combout\,
	combout => \cpu1|Mux12~6_combout\);

-- Location: LCCOMB_X17_Y18_N2
\cpu1|Mux12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~9_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux12~6_combout\ & (\cpu1|Mux12~8_combout\)) # (!\cpu1|Mux12~6_combout\ & ((\cpu1|Mux12~1_combout\))))) # (!\cpu1|sp\(0) & (((\cpu1|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|Mux12~8_combout\,
	datac => \cpu1|Mux12~1_combout\,
	datad => \cpu1|Mux12~6_combout\,
	combout => \cpu1|Mux12~9_combout\);

-- Location: FF_X24_Y11_N23
\cpu1|s_stack[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[8][4]~q\);

-- Location: FF_X24_Y11_N13
\cpu1|s_stack[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[10][4]~q\);

-- Location: LCCOMB_X24_Y11_N22
\cpu1|Mux12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~12_combout\ = (\cpu1|sp\(1) & ((\cpu1|sp\(0)) # ((\cpu1|s_stack[10][4]~q\)))) # (!\cpu1|sp\(1) & (!\cpu1|sp\(0) & (\cpu1|s_stack[8][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[8][4]~q\,
	datad => \cpu1|s_stack[10][4]~q\,
	combout => \cpu1|Mux12~12_combout\);

-- Location: FF_X23_Y11_N29
\cpu1|s_stack[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[11][4]~q\);

-- Location: FF_X23_Y11_N11
\cpu1|s_stack[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[9][4]~q\);

-- Location: LCCOMB_X23_Y11_N28
\cpu1|Mux12~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~13_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux12~12_combout\ & (\cpu1|s_stack[11][4]~q\)) # (!\cpu1|Mux12~12_combout\ & ((\cpu1|s_stack[9][4]~q\))))) # (!\cpu1|sp\(0) & (\cpu1|Mux12~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|Mux12~12_combout\,
	datac => \cpu1|s_stack[11][4]~q\,
	datad => \cpu1|s_stack[9][4]~q\,
	combout => \cpu1|Mux12~13_combout\);

-- Location: FF_X23_Y21_N25
\cpu1|s_stack[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[1][4]~q\);

-- Location: FF_X23_Y21_N27
\cpu1|s_stack[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[3][4]~q\);

-- Location: FF_X26_Y19_N21
\cpu1|s_stack[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[0][4]~q\);

-- Location: FF_X26_Y19_N11
\cpu1|s_stack[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[2][4]~q\);

-- Location: LCCOMB_X26_Y19_N20
\cpu1|Mux12~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~14_combout\ = (\cpu1|sp\(0) & (\cpu1|sp\(1))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & ((\cpu1|s_stack[2][4]~q\))) # (!\cpu1|sp\(1) & (\cpu1|s_stack[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[0][4]~q\,
	datad => \cpu1|s_stack[2][4]~q\,
	combout => \cpu1|Mux12~14_combout\);

-- Location: LCCOMB_X23_Y21_N26
\cpu1|Mux12~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~15_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux12~14_combout\ & ((\cpu1|s_stack[3][4]~q\))) # (!\cpu1|Mux12~14_combout\ & (\cpu1|s_stack[1][4]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[1][4]~q\,
	datac => \cpu1|s_stack[3][4]~q\,
	datad => \cpu1|Mux12~14_combout\,
	combout => \cpu1|Mux12~15_combout\);

-- Location: LCCOMB_X18_Y20_N16
\cpu1|Mux12~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~16_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux12~13_combout\) # ((\cpu1|sp\(2))))) # (!\cpu1|sp\(3) & (((\cpu1|Mux12~15_combout\ & !\cpu1|sp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|Mux12~13_combout\,
	datac => \cpu1|Mux12~15_combout\,
	datad => \cpu1|sp\(2),
	combout => \cpu1|Mux12~16_combout\);

-- Location: FF_X24_Y16_N23
\cpu1|s_stack[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[4][4]~q\);

-- Location: LCCOMB_X24_Y17_N26
\cpu1|s_stack[5][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[5][4]~feeder_combout\ = \cpu1|t\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(4),
	combout => \cpu1|s_stack[5][4]~feeder_combout\);

-- Location: FF_X24_Y17_N27
\cpu1|s_stack[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[5][4]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[5][4]~q\);

-- Location: LCCOMB_X24_Y16_N22
\cpu1|Mux12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~10_combout\ = (\cpu1|sp\(1) & (\cpu1|sp\(0))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & ((\cpu1|s_stack[5][4]~q\))) # (!\cpu1|sp\(0) & (\cpu1|s_stack[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[4][4]~q\,
	datad => \cpu1|s_stack[5][4]~q\,
	combout => \cpu1|Mux12~10_combout\);

-- Location: FF_X26_Y16_N15
\cpu1|s_stack[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[7][4]~q\);

-- Location: FF_X26_Y16_N13
\cpu1|s_stack[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[6][4]~q\);

-- Location: LCCOMB_X26_Y16_N14
\cpu1|Mux12~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~11_combout\ = (\cpu1|Mux12~10_combout\ & (((\cpu1|s_stack[7][4]~q\)) # (!\cpu1|sp\(1)))) # (!\cpu1|Mux12~10_combout\ & (\cpu1|sp\(1) & ((\cpu1|s_stack[6][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux12~10_combout\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[7][4]~q\,
	datad => \cpu1|s_stack[6][4]~q\,
	combout => \cpu1|Mux12~11_combout\);

-- Location: LCCOMB_X18_Y20_N10
\cpu1|s_stack[14][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[14][4]~feeder_combout\ = \cpu1|t\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(4),
	combout => \cpu1|s_stack[14][4]~feeder_combout\);

-- Location: FF_X18_Y20_N11
\cpu1|s_stack[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[14][4]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[14][4]~q\);

-- Location: FF_X18_Y20_N29
\cpu1|s_stack[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[15][4]~q\);

-- Location: LCCOMB_X14_Y18_N22
\cpu1|s_stack[13][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[13][4]~feeder_combout\ = \cpu1|t\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(4),
	combout => \cpu1|s_stack[13][4]~feeder_combout\);

-- Location: FF_X14_Y18_N23
\cpu1|s_stack[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[13][4]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[13][4]~q\);

-- Location: FF_X14_Y18_N25
\cpu1|s_stack[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[12][4]~q\);

-- Location: LCCOMB_X14_Y18_N24
\cpu1|Mux12~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~17_combout\ = (\cpu1|sp\(1) & (((\cpu1|sp\(0))))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & (\cpu1|s_stack[13][4]~q\)) # (!\cpu1|sp\(0) & ((\cpu1|s_stack[12][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[13][4]~q\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[12][4]~q\,
	datad => \cpu1|sp\(0),
	combout => \cpu1|Mux12~17_combout\);

-- Location: LCCOMB_X18_Y20_N28
\cpu1|Mux12~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~18_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux12~17_combout\ & ((\cpu1|s_stack[15][4]~q\))) # (!\cpu1|Mux12~17_combout\ & (\cpu1|s_stack[14][4]~q\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[14][4]~q\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[15][4]~q\,
	datad => \cpu1|Mux12~17_combout\,
	combout => \cpu1|Mux12~18_combout\);

-- Location: LCCOMB_X18_Y20_N14
\cpu1|Mux12~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~19_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux12~16_combout\ & ((\cpu1|Mux12~18_combout\))) # (!\cpu1|Mux12~16_combout\ & (\cpu1|Mux12~11_combout\)))) # (!\cpu1|sp\(2) & (\cpu1|Mux12~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|Mux12~16_combout\,
	datac => \cpu1|Mux12~11_combout\,
	datad => \cpu1|Mux12~18_combout\,
	combout => \cpu1|Mux12~19_combout\);

-- Location: LCCOMB_X17_Y18_N12
\cpu1|Mux12~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~20_combout\ = (\cpu1|sp\(4) & (\cpu1|Mux12~9_combout\)) # (!\cpu1|sp\(4) & ((\cpu1|Mux12~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp\(4),
	datac => \cpu1|Mux12~9_combout\,
	datad => \cpu1|Mux12~19_combout\,
	combout => \cpu1|Mux12~20_combout\);

-- Location: LCCOMB_X17_Y16_N22
\cpu1|sum[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sum[3]~6_combout\ = (\cpu1|Mux13~20_combout\ & ((\cpu1|t\(3) & (\cpu1|sum[2]~5\ & VCC)) # (!\cpu1|t\(3) & (!\cpu1|sum[2]~5\)))) # (!\cpu1|Mux13~20_combout\ & ((\cpu1|t\(3) & (!\cpu1|sum[2]~5\)) # (!\cpu1|t\(3) & ((\cpu1|sum[2]~5\) # (GND)))))
-- \cpu1|sum[3]~7\ = CARRY((\cpu1|Mux13~20_combout\ & (!\cpu1|t\(3) & !\cpu1|sum[2]~5\)) # (!\cpu1|Mux13~20_combout\ & ((!\cpu1|sum[2]~5\) # (!\cpu1|t\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux13~20_combout\,
	datab => \cpu1|t\(3),
	datad => VCC,
	cin => \cpu1|sum[2]~5\,
	combout => \cpu1|sum[3]~6_combout\,
	cout => \cpu1|sum[3]~7\);

-- Location: LCCOMB_X17_Y16_N24
\cpu1|sum[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sum[4]~8_combout\ = ((\cpu1|t\(4) $ (\cpu1|Mux12~20_combout\ $ (!\cpu1|sum[3]~7\)))) # (GND)
-- \cpu1|sum[4]~9\ = CARRY((\cpu1|t\(4) & ((\cpu1|Mux12~20_combout\) # (!\cpu1|sum[3]~7\))) # (!\cpu1|t\(4) & (\cpu1|Mux12~20_combout\ & !\cpu1|sum[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(4),
	datab => \cpu1|Mux12~20_combout\,
	datad => VCC,
	cin => \cpu1|sum[3]~7\,
	combout => \cpu1|sum[4]~8_combout\,
	cout => \cpu1|sum[4]~9\);

-- Location: LCCOMB_X17_Y16_N8
\cpu1|Mux33~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~12_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(4))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux118~6_combout\,
	datac => \cpu1|t\(4),
	datad => \cpu1|sum[4]~8_combout\,
	combout => \cpu1|Mux33~12_combout\);

-- Location: LCCOMB_X12_Y13_N26
\cpu1|t[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t[2]~7_combout\ = (\cpu1|Mux119~7_combout\) # ((\cpu1|Mux119~9_combout\) # ((\cpu1|Mux119~5_combout\) # (!\cpu1|t_sel[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux119~7_combout\,
	datab => \cpu1|Mux119~9_combout\,
	datac => \cpu1|t_sel[2]~0_combout\,
	datad => \cpu1|Mux119~5_combout\,
	combout => \cpu1|t[2]~7_combout\);

-- Location: LCCOMB_X16_Y17_N20
\cpu1|t[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t[2]~8_combout\ = (\cpu1|t[2]~7_combout\ & (\cpu1|t_sel[2]~0_combout\)) # (!\cpu1|t[2]~7_combout\ & ((\cpu1|Mux118~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t_sel[2]~0_combout\,
	datac => \cpu1|Mux118~6_combout\,
	datad => \cpu1|t[2]~7_combout\,
	combout => \cpu1|t[2]~8_combout\);

-- Location: LCCOMB_X17_Y18_N30
\cpu1|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux30~2_combout\ = (\cpu1|t[2]~8_combout\ & ((\cpu1|t[2]~7_combout\) # ((\cpu1|t\(4))))) # (!\cpu1|t[2]~8_combout\ & (!\cpu1|t[2]~7_combout\ & ((\cpu1|sum[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~8_combout\,
	datab => \cpu1|t[2]~7_combout\,
	datac => \cpu1|t\(4),
	datad => \cpu1|sum[3]~6_combout\,
	combout => \cpu1|Mux30~2_combout\);

-- Location: LCCOMB_X18_Y15_N0
\cpu1|t_in~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_in~2_combout\ = \cpu1|t\(3) $ (((\cpu1|sp\(4) & (\cpu1|Mux13~9_combout\)) # (!\cpu1|sp\(4) & ((\cpu1|Mux13~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux13~9_combout\,
	datab => \cpu1|sp\(4),
	datac => \cpu1|t\(3),
	datad => \cpu1|Mux13~19_combout\,
	combout => \cpu1|t_in~2_combout\);

-- Location: LCCOMB_X18_Y16_N18
\cpu1|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux30~3_combout\ = (\cpu1|t[2]~7_combout\ & ((\cpu1|Mux30~2_combout\ & (\cpu1|Mux33~12_combout\)) # (!\cpu1|Mux30~2_combout\ & ((\cpu1|t_in~2_combout\))))) # (!\cpu1|t[2]~7_combout\ & (((\cpu1|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux33~12_combout\,
	datab => \cpu1|t[2]~7_combout\,
	datac => \cpu1|Mux30~2_combout\,
	datad => \cpu1|t_in~2_combout\,
	combout => \cpu1|Mux30~3_combout\);

-- Location: LCCOMB_X18_Y16_N12
\cpu1|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux30~4_combout\ = (\cpu1|t[2]~6_combout\ & ((\cpu1|Mux30~1_combout\) # ((\cpu1|t[2]~3_combout\)))) # (!\cpu1|t[2]~6_combout\ & (((!\cpu1|t[2]~3_combout\ & \cpu1|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux30~1_combout\,
	datab => \cpu1|t[2]~6_combout\,
	datac => \cpu1|t[2]~3_combout\,
	datad => \cpu1|Mux30~3_combout\,
	combout => \cpu1|Mux30~4_combout\);

-- Location: LCCOMB_X18_Y16_N6
\cpu1|Mux30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux30~5_combout\ = (\cpu1|t[2]~3_combout\ & ((\cpu1|Mux30~4_combout\ & (\cpu1|Mux13~20_combout\)) # (!\cpu1|Mux30~4_combout\ & ((\cpu1|t\(2)))))) # (!\cpu1|t[2]~3_combout\ & (((\cpu1|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux13~20_combout\,
	datab => \cpu1|t\(2),
	datac => \cpu1|t[2]~3_combout\,
	datad => \cpu1|Mux30~4_combout\,
	combout => \cpu1|Mux30~5_combout\);

-- Location: LCCOMB_X18_Y16_N16
\cpu1|Mux30~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux30~7_combout\ = (\cpu1|Mux30~6_combout\ & ((\system_data_o[3]~27_combout\) # ((!\cpu1|t[2]~11_combout\)))) # (!\cpu1|Mux30~6_combout\ & (((\cpu1|t[2]~11_combout\ & \cpu1|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[3]~27_combout\,
	datab => \cpu1|Mux30~6_combout\,
	datac => \cpu1|t[2]~11_combout\,
	datad => \cpu1|Mux30~5_combout\,
	combout => \cpu1|Mux30~7_combout\);

-- Location: LCCOMB_X12_Y12_N10
\cpu1|tload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|tload~0_combout\ = (\cpu1|Mux34~1_combout\ & (((!\cpu1|Mux37~1_combout\)) # (!\cpu1|Mux35~1_combout\))) # (!\cpu1|Mux34~1_combout\ & (\cpu1|Mux37~1_combout\ & ((\cpu1|Mux35~1_combout\) # (!\cpu1|Mux36~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux34~1_combout\,
	datab => \cpu1|Mux35~1_combout\,
	datac => \cpu1|Mux36~1_combout\,
	datad => \cpu1|Mux37~1_combout\,
	combout => \cpu1|tload~0_combout\);

-- Location: LCCOMB_X12_Y12_N20
\cpu1|tload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|tload~1_combout\ = (\cpu1|spush~0_combout\ & ((\cpu1|tload~0_combout\) # ((\cpu1|Mux38~1_combout\ & \cpu1|Mux35~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux38~1_combout\,
	datab => \cpu1|spush~0_combout\,
	datac => \cpu1|Mux35~1_combout\,
	datad => \cpu1|tload~0_combout\,
	combout => \cpu1|tload~1_combout\);

-- Location: FF_X18_Y16_N17
\cpu1|t[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux30~7_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|tload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|t\(3));

-- Location: FF_X24_Y8_N5
\cpu1|r_stack[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[21][15]~q\);

-- Location: FF_X25_Y9_N21
\cpu1|r_stack[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[29][15]~q\);

-- Location: FF_X26_Y7_N3
\cpu1|r_stack[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[17][15]~q\);

-- Location: LCCOMB_X26_Y7_N0
\cpu1|r_stack[25][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[25][15]~feeder_combout\ = \cpu1|r\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(15),
	combout => \cpu1|r_stack[25][15]~feeder_combout\);

-- Location: FF_X26_Y7_N1
\cpu1|r_stack[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[25][15]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[25][15]~q\);

-- Location: LCCOMB_X26_Y7_N2
\cpu1|Mux74~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~2_combout\ = (\cpu1|rp\(3) & ((\cpu1|rp\(2)) # ((\cpu1|r_stack[25][15]~q\)))) # (!\cpu1|rp\(3) & (!\cpu1|rp\(2) & (\cpu1|r_stack[17][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[17][15]~q\,
	datad => \cpu1|r_stack[25][15]~q\,
	combout => \cpu1|Mux74~2_combout\);

-- Location: LCCOMB_X25_Y9_N20
\cpu1|Mux74~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~3_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux74~2_combout\ & ((\cpu1|r_stack[29][15]~q\))) # (!\cpu1|Mux74~2_combout\ & (\cpu1|r_stack[21][15]~q\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux74~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[21][15]~q\,
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[29][15]~q\,
	datad => \cpu1|Mux74~2_combout\,
	combout => \cpu1|Mux74~3_combout\);

-- Location: FF_X16_Y6_N9
\cpu1|r_stack[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[24][15]~q\);

-- Location: FF_X16_Y10_N17
\cpu1|r_stack[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[28][15]~q\);

-- Location: FF_X17_Y7_N5
\cpu1|r_stack[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[16][15]~q\);

-- Location: FF_X16_Y10_N31
\cpu1|r_stack[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[20][15]~q\);

-- Location: LCCOMB_X17_Y7_N4
\cpu1|Mux74~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~6_combout\ = (\cpu1|rp\(3) & (\cpu1|rp\(2))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & ((\cpu1|r_stack[20][15]~q\))) # (!\cpu1|rp\(2) & (\cpu1|r_stack[16][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[16][15]~q\,
	datad => \cpu1|r_stack[20][15]~q\,
	combout => \cpu1|Mux74~6_combout\);

-- Location: LCCOMB_X16_Y10_N16
\cpu1|Mux74~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~7_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux74~6_combout\ & ((\cpu1|r_stack[28][15]~q\))) # (!\cpu1|Mux74~6_combout\ & (\cpu1|r_stack[24][15]~q\)))) # (!\cpu1|rp\(3) & (((\cpu1|Mux74~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[24][15]~q\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[28][15]~q\,
	datad => \cpu1|Mux74~6_combout\,
	combout => \cpu1|Mux74~7_combout\);

-- Location: FF_X13_Y9_N21
\cpu1|r_stack[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[26][15]~q\);

-- Location: FF_X12_Y9_N31
\cpu1|r_stack[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[30][15]~q\);

-- Location: FF_X13_Y9_N7
\cpu1|r_stack[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[18][15]~q\);

-- Location: FF_X12_Y9_N13
\cpu1|r_stack[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[22][15]~q\);

-- Location: LCCOMB_X13_Y9_N6
\cpu1|Mux74~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~4_combout\ = (\cpu1|rp\(2) & ((\cpu1|rp\(3)) # ((\cpu1|r_stack[22][15]~q\)))) # (!\cpu1|rp\(2) & (!\cpu1|rp\(3) & (\cpu1|r_stack[18][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[18][15]~q\,
	datad => \cpu1|r_stack[22][15]~q\,
	combout => \cpu1|Mux74~4_combout\);

-- Location: LCCOMB_X12_Y9_N30
\cpu1|Mux74~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~5_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux74~4_combout\ & ((\cpu1|r_stack[30][15]~q\))) # (!\cpu1|Mux74~4_combout\ & (\cpu1|r_stack[26][15]~q\)))) # (!\cpu1|rp\(3) & (((\cpu1|Mux74~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[26][15]~q\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[30][15]~q\,
	datad => \cpu1|Mux74~4_combout\,
	combout => \cpu1|Mux74~5_combout\);

-- Location: LCCOMB_X17_Y9_N0
\cpu1|Mux74~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~8_combout\ = (\cpu1|rp\(0) & (((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & ((\cpu1|Mux74~5_combout\))) # (!\cpu1|rp\(1) & (\cpu1|Mux74~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux74~7_combout\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|rp\(1),
	datad => \cpu1|Mux74~5_combout\,
	combout => \cpu1|Mux74~8_combout\);

-- Location: FF_X19_Y5_N5
\cpu1|r_stack[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[27][15]~q\);

-- Location: FF_X18_Y5_N15
\cpu1|r_stack[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[19][15]~q\);

-- Location: LCCOMB_X18_Y5_N14
\cpu1|Mux74~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~9_combout\ = (\cpu1|rp\(3) & ((\cpu1|r_stack[27][15]~q\) # ((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & (((\cpu1|r_stack[19][15]~q\ & !\cpu1|rp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[27][15]~q\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[19][15]~q\,
	datad => \cpu1|rp\(2),
	combout => \cpu1|Mux74~9_combout\);

-- Location: FF_X18_Y5_N5
\cpu1|r_stack[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[23][15]~q\);

-- Location: FF_X19_Y5_N31
\cpu1|r_stack[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[31][15]~q\);

-- Location: LCCOMB_X19_Y5_N30
\cpu1|Mux74~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~10_combout\ = (\cpu1|Mux74~9_combout\ & (((\cpu1|r_stack[31][15]~q\) # (!\cpu1|rp\(2))))) # (!\cpu1|Mux74~9_combout\ & (\cpu1|r_stack[23][15]~q\ & ((\cpu1|rp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux74~9_combout\,
	datab => \cpu1|r_stack[23][15]~q\,
	datac => \cpu1|r_stack[31][15]~q\,
	datad => \cpu1|rp\(2),
	combout => \cpu1|Mux74~10_combout\);

-- Location: LCCOMB_X18_Y10_N0
\cpu1|Mux74~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~11_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux74~8_combout\ & ((\cpu1|Mux74~10_combout\))) # (!\cpu1|Mux74~8_combout\ & (\cpu1|Mux74~3_combout\)))) # (!\cpu1|rp\(0) & (((\cpu1|Mux74~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|Mux74~3_combout\,
	datac => \cpu1|Mux74~8_combout\,
	datad => \cpu1|Mux74~10_combout\,
	combout => \cpu1|Mux74~11_combout\);

-- Location: FF_X19_Y11_N11
\cpu1|r_stack[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[0][11]~q\);

-- Location: FF_X19_Y11_N17
\cpu1|r_stack[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[2][11]~q\);

-- Location: LCCOMB_X19_Y11_N10
\cpu1|Mux78~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~16_combout\ = (\cpu1|rp\(0) & (\cpu1|rp\(1))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & ((\cpu1|r_stack[2][11]~q\))) # (!\cpu1|rp\(1) & (\cpu1|r_stack[0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[0][11]~q\,
	datad => \cpu1|r_stack[2][11]~q\,
	combout => \cpu1|Mux78~16_combout\);

-- Location: FF_X19_Y9_N17
\cpu1|r_stack[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[3][11]~q\);

-- Location: LCCOMB_X19_Y8_N12
\cpu1|r_stack[1][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[1][11]~feeder_combout\ = \cpu1|r\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(11),
	combout => \cpu1|r_stack[1][11]~feeder_combout\);

-- Location: FF_X19_Y8_N13
\cpu1|r_stack[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[1][11]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[1][11]~q\);

-- Location: LCCOMB_X19_Y9_N16
\cpu1|Mux78~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~17_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux78~16_combout\ & (\cpu1|r_stack[3][11]~q\)) # (!\cpu1|Mux78~16_combout\ & ((\cpu1|r_stack[1][11]~q\))))) # (!\cpu1|rp\(0) & (\cpu1|Mux78~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|Mux78~16_combout\,
	datac => \cpu1|r_stack[3][11]~q\,
	datad => \cpu1|r_stack[1][11]~q\,
	combout => \cpu1|Mux78~17_combout\);

-- Location: FF_X19_Y7_N13
\cpu1|r_stack[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[8][11]~q\);

-- Location: LCCOMB_X23_Y4_N20
\cpu1|r_stack[10][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[10][11]~feeder_combout\ = \cpu1|r\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(11),
	combout => \cpu1|r_stack[10][11]~feeder_combout\);

-- Location: FF_X23_Y4_N21
\cpu1|r_stack[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[10][11]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[10][11]~q\);

-- Location: LCCOMB_X19_Y7_N12
\cpu1|Mux78~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~14_combout\ = (\cpu1|rp\(0) & (\cpu1|rp\(1))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & ((\cpu1|r_stack[10][11]~q\))) # (!\cpu1|rp\(1) & (\cpu1|r_stack[8][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[8][11]~q\,
	datad => \cpu1|r_stack[10][11]~q\,
	combout => \cpu1|Mux78~14_combout\);

-- Location: FF_X21_Y7_N5
\cpu1|r_stack[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[11][11]~q\);

-- Location: FF_X21_Y7_N19
\cpu1|r_stack[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[9][11]~q\);

-- Location: LCCOMB_X21_Y7_N4
\cpu1|Mux78~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~15_combout\ = (\cpu1|Mux78~14_combout\ & (((\cpu1|r_stack[11][11]~q\)) # (!\cpu1|rp\(0)))) # (!\cpu1|Mux78~14_combout\ & (\cpu1|rp\(0) & ((\cpu1|r_stack[9][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux78~14_combout\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[11][11]~q\,
	datad => \cpu1|r_stack[9][11]~q\,
	combout => \cpu1|Mux78~15_combout\);

-- Location: LCCOMB_X22_Y6_N4
\cpu1|Mux78~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~18_combout\ = (\cpu1|rp\(2) & (((\cpu1|rp\(3))))) # (!\cpu1|rp\(2) & ((\cpu1|rp\(3) & ((\cpu1|Mux78~15_combout\))) # (!\cpu1|rp\(3) & (\cpu1|Mux78~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|Mux78~17_combout\,
	datac => \cpu1|Mux78~15_combout\,
	datad => \cpu1|rp\(3),
	combout => \cpu1|Mux78~18_combout\);

-- Location: FF_X19_Y6_N21
\cpu1|r_stack[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[14][11]~q\);

-- Location: FF_X23_Y8_N1
\cpu1|r_stack[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[15][11]~q\);

-- Location: LCCOMB_X18_Y6_N14
\cpu1|r_stack[13][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[13][11]~feeder_combout\ = \cpu1|r\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(11),
	combout => \cpu1|r_stack[13][11]~feeder_combout\);

-- Location: FF_X18_Y6_N15
\cpu1|r_stack[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[13][11]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[13][11]~q\);

-- Location: FF_X19_Y6_N7
\cpu1|r_stack[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[12][11]~q\);

-- Location: LCCOMB_X19_Y6_N6
\cpu1|Mux78~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~19_combout\ = (\cpu1|rp\(0) & ((\cpu1|r_stack[13][11]~q\) # ((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & (((\cpu1|r_stack[12][11]~q\ & !\cpu1|rp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[13][11]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[12][11]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux78~19_combout\);

-- Location: LCCOMB_X23_Y8_N0
\cpu1|Mux78~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~20_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux78~19_combout\ & ((\cpu1|r_stack[15][11]~q\))) # (!\cpu1|Mux78~19_combout\ & (\cpu1|r_stack[14][11]~q\)))) # (!\cpu1|rp\(1) & (((\cpu1|Mux78~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|r_stack[14][11]~q\,
	datac => \cpu1|r_stack[15][11]~q\,
	datad => \cpu1|Mux78~19_combout\,
	combout => \cpu1|Mux78~20_combout\);

-- Location: FF_X22_Y7_N21
\cpu1|r_stack[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[4][11]~q\);

-- Location: FF_X22_Y7_N11
\cpu1|r_stack[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[5][11]~q\);

-- Location: LCCOMB_X22_Y7_N20
\cpu1|Mux78~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~12_combout\ = (\cpu1|rp\(0) & ((\cpu1|rp\(1)) # ((\cpu1|r_stack[5][11]~q\)))) # (!\cpu1|rp\(0) & (!\cpu1|rp\(1) & (\cpu1|r_stack[4][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[4][11]~q\,
	datad => \cpu1|r_stack[5][11]~q\,
	combout => \cpu1|Mux78~12_combout\);

-- Location: FF_X24_Y9_N27
\cpu1|r_stack[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[7][11]~q\);

-- Location: LCCOMB_X23_Y9_N20
\cpu1|r_stack[6][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[6][11]~feeder_combout\ = \cpu1|r\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(11),
	combout => \cpu1|r_stack[6][11]~feeder_combout\);

-- Location: FF_X23_Y9_N21
\cpu1|r_stack[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[6][11]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[6][11]~q\);

-- Location: LCCOMB_X24_Y9_N26
\cpu1|Mux78~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~13_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux78~12_combout\ & (\cpu1|r_stack[7][11]~q\)) # (!\cpu1|Mux78~12_combout\ & ((\cpu1|r_stack[6][11]~q\))))) # (!\cpu1|rp\(1) & (\cpu1|Mux78~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|Mux78~12_combout\,
	datac => \cpu1|r_stack[7][11]~q\,
	datad => \cpu1|r_stack[6][11]~q\,
	combout => \cpu1|Mux78~13_combout\);

-- Location: LCCOMB_X23_Y8_N2
\cpu1|Mux78~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~21_combout\ = (\cpu1|Mux78~18_combout\ & ((\cpu1|Mux78~20_combout\) # ((!\cpu1|rp\(2))))) # (!\cpu1|Mux78~18_combout\ & (((\cpu1|rp\(2) & \cpu1|Mux78~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux78~18_combout\,
	datab => \cpu1|Mux78~20_combout\,
	datac => \cpu1|rp\(2),
	datad => \cpu1|Mux78~13_combout\,
	combout => \cpu1|Mux78~21_combout\);

-- Location: LCCOMB_X13_Y10_N14
\cpu1|Mux78~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~22_combout\ = (\cpu1|r[15]~1_combout\ & (\cpu1|r[15]~0_combout\)) # (!\cpu1|r[15]~1_combout\ & ((\cpu1|r[15]~0_combout\ & (\cpu1|t\(11))) # (!\cpu1|r[15]~0_combout\ & ((\cpu1|Mux78~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~1_combout\,
	datab => \cpu1|r[15]~0_combout\,
	datac => \cpu1|t\(11),
	datad => \cpu1|Mux78~21_combout\,
	combout => \cpu1|Mux78~22_combout\);

-- Location: LCCOMB_X26_Y7_N12
\cpu1|r_stack[25][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[25][11]~feeder_combout\ = \cpu1|r\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(11),
	combout => \cpu1|r_stack[25][11]~feeder_combout\);

-- Location: FF_X26_Y7_N13
\cpu1|r_stack[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[25][11]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[25][11]~q\);

-- Location: FF_X26_Y7_N31
\cpu1|r_stack[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[17][11]~q\);

-- Location: LCCOMB_X26_Y7_N30
\cpu1|Mux78~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~2_combout\ = (\cpu1|rp\(2) & (((\cpu1|rp\(3))))) # (!\cpu1|rp\(2) & ((\cpu1|rp\(3) & (\cpu1|r_stack[25][11]~q\)) # (!\cpu1|rp\(3) & ((\cpu1|r_stack[17][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[25][11]~q\,
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[17][11]~q\,
	datad => \cpu1|rp\(3),
	combout => \cpu1|Mux78~2_combout\);

-- Location: FF_X25_Y9_N1
\cpu1|r_stack[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[29][11]~q\);

-- Location: FF_X24_Y8_N1
\cpu1|r_stack[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[21][11]~q\);

-- Location: LCCOMB_X25_Y9_N0
\cpu1|Mux78~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~3_combout\ = (\cpu1|Mux78~2_combout\ & (((\cpu1|r_stack[29][11]~q\)) # (!\cpu1|rp\(2)))) # (!\cpu1|Mux78~2_combout\ & (\cpu1|rp\(2) & ((\cpu1|r_stack[21][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux78~2_combout\,
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[29][11]~q\,
	datad => \cpu1|r_stack[21][11]~q\,
	combout => \cpu1|Mux78~3_combout\);

-- Location: FF_X18_Y5_N19
\cpu1|r_stack[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[23][11]~q\);

-- Location: FF_X22_Y5_N1
\cpu1|r_stack[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[31][11]~q\);

-- Location: FF_X21_Y5_N15
\cpu1|r_stack[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[19][11]~q\);

-- Location: FF_X21_Y5_N13
\cpu1|r_stack[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[27][11]~q\);

-- Location: LCCOMB_X21_Y5_N14
\cpu1|Mux78~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~9_combout\ = (\cpu1|rp\(3) & ((\cpu1|rp\(2)) # ((\cpu1|r_stack[27][11]~q\)))) # (!\cpu1|rp\(3) & (!\cpu1|rp\(2) & (\cpu1|r_stack[19][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[19][11]~q\,
	datad => \cpu1|r_stack[27][11]~q\,
	combout => \cpu1|Mux78~9_combout\);

-- Location: LCCOMB_X22_Y5_N0
\cpu1|Mux78~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~10_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux78~9_combout\ & ((\cpu1|r_stack[31][11]~q\))) # (!\cpu1|Mux78~9_combout\ & (\cpu1|r_stack[23][11]~q\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux78~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|r_stack[23][11]~q\,
	datac => \cpu1|r_stack[31][11]~q\,
	datad => \cpu1|Mux78~9_combout\,
	combout => \cpu1|Mux78~10_combout\);

-- Location: FF_X18_Y9_N15
\cpu1|r_stack[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[18][11]~q\);

-- Location: FF_X18_Y9_N13
\cpu1|r_stack[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[22][11]~q\);

-- Location: LCCOMB_X18_Y9_N14
\cpu1|Mux78~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~4_combout\ = (\cpu1|rp\(2) & ((\cpu1|rp\(3)) # ((\cpu1|r_stack[22][11]~q\)))) # (!\cpu1|rp\(2) & (!\cpu1|rp\(3) & (\cpu1|r_stack[18][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[18][11]~q\,
	datad => \cpu1|r_stack[22][11]~q\,
	combout => \cpu1|Mux78~4_combout\);

-- Location: FF_X12_Y9_N19
\cpu1|r_stack[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[30][11]~q\);

-- Location: LCCOMB_X13_Y9_N18
\cpu1|r_stack[26][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[26][11]~feeder_combout\ = \cpu1|r\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(11),
	combout => \cpu1|r_stack[26][11]~feeder_combout\);

-- Location: FF_X13_Y9_N19
\cpu1|r_stack[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[26][11]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[26][11]~q\);

-- Location: LCCOMB_X12_Y9_N18
\cpu1|Mux78~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~5_combout\ = (\cpu1|Mux78~4_combout\ & (((\cpu1|r_stack[30][11]~q\)) # (!\cpu1|rp\(3)))) # (!\cpu1|Mux78~4_combout\ & (\cpu1|rp\(3) & ((\cpu1|r_stack[26][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux78~4_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[30][11]~q\,
	datad => \cpu1|r_stack[26][11]~q\,
	combout => \cpu1|Mux78~5_combout\);

-- Location: FF_X16_Y10_N15
\cpu1|r_stack[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[20][11]~q\);

-- Location: FF_X17_Y7_N21
\cpu1|r_stack[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[16][11]~q\);

-- Location: LCCOMB_X17_Y7_N20
\cpu1|Mux78~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~6_combout\ = (\cpu1|rp\(3) & (((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & (\cpu1|r_stack[20][11]~q\)) # (!\cpu1|rp\(2) & ((\cpu1|r_stack[16][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[20][11]~q\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[16][11]~q\,
	datad => \cpu1|rp\(2),
	combout => \cpu1|Mux78~6_combout\);

-- Location: FF_X17_Y7_N11
\cpu1|r_stack[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[24][11]~q\);

-- Location: FF_X16_Y10_N25
\cpu1|r_stack[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[28][11]~q\);

-- Location: LCCOMB_X16_Y10_N24
\cpu1|Mux78~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~7_combout\ = (\cpu1|Mux78~6_combout\ & (((\cpu1|r_stack[28][11]~q\) # (!\cpu1|rp\(3))))) # (!\cpu1|Mux78~6_combout\ & (\cpu1|r_stack[24][11]~q\ & ((\cpu1|rp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux78~6_combout\,
	datab => \cpu1|r_stack[24][11]~q\,
	datac => \cpu1|r_stack[28][11]~q\,
	datad => \cpu1|rp\(3),
	combout => \cpu1|Mux78~7_combout\);

-- Location: LCCOMB_X16_Y10_N2
\cpu1|Mux78~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~8_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux78~5_combout\) # ((\cpu1|rp\(0))))) # (!\cpu1|rp\(1) & (((!\cpu1|rp\(0) & \cpu1|Mux78~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux78~5_combout\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|rp\(0),
	datad => \cpu1|Mux78~7_combout\,
	combout => \cpu1|Mux78~8_combout\);

-- Location: LCCOMB_X16_Y10_N4
\cpu1|Mux78~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~11_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux78~8_combout\ & ((\cpu1|Mux78~10_combout\))) # (!\cpu1|Mux78~8_combout\ & (\cpu1|Mux78~3_combout\)))) # (!\cpu1|rp\(0) & (((\cpu1|Mux78~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux78~3_combout\,
	datab => \cpu1|Mux78~10_combout\,
	datac => \cpu1|rp\(0),
	datad => \cpu1|Mux78~8_combout\,
	combout => \cpu1|Mux78~11_combout\);

-- Location: FF_X17_Y6_N27
\cpu1|r_stack[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[18][9]~q\);

-- Location: FF_X17_Y6_N25
\cpu1|r_stack[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[22][9]~q\);

-- Location: LCCOMB_X17_Y6_N26
\cpu1|Mux80~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~4_combout\ = (\cpu1|rp\(3) & (\cpu1|rp\(2))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & ((\cpu1|r_stack[22][9]~q\))) # (!\cpu1|rp\(2) & (\cpu1|r_stack[18][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[18][9]~q\,
	datad => \cpu1|r_stack[22][9]~q\,
	combout => \cpu1|Mux80~4_combout\);

-- Location: FF_X13_Y9_N17
\cpu1|r_stack[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[26][9]~q\);

-- Location: FF_X12_Y9_N1
\cpu1|r_stack[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[30][9]~q\);

-- Location: LCCOMB_X12_Y9_N0
\cpu1|Mux80~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~5_combout\ = (\cpu1|Mux80~4_combout\ & (((\cpu1|r_stack[30][9]~q\) # (!\cpu1|rp\(3))))) # (!\cpu1|Mux80~4_combout\ & (\cpu1|r_stack[26][9]~q\ & ((\cpu1|rp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux80~4_combout\,
	datab => \cpu1|r_stack[26][9]~q\,
	datac => \cpu1|r_stack[30][9]~q\,
	datad => \cpu1|rp\(3),
	combout => \cpu1|Mux80~5_combout\);

-- Location: FF_X16_Y7_N27
\cpu1|r_stack[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[16][9]~q\);

-- Location: FF_X16_Y7_N1
\cpu1|r_stack[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[20][9]~q\);

-- Location: LCCOMB_X16_Y7_N26
\cpu1|Mux80~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~6_combout\ = (\cpu1|rp\(2) & ((\cpu1|rp\(3)) # ((\cpu1|r_stack[20][9]~q\)))) # (!\cpu1|rp\(2) & (!\cpu1|rp\(3) & (\cpu1|r_stack[16][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[16][9]~q\,
	datad => \cpu1|r_stack[20][9]~q\,
	combout => \cpu1|Mux80~6_combout\);

-- Location: FF_X16_Y10_N7
\cpu1|r_stack[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[28][9]~q\);

-- Location: LCCOMB_X16_Y6_N18
\cpu1|r_stack[24][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[24][9]~feeder_combout\ = \cpu1|r\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(9),
	combout => \cpu1|r_stack[24][9]~feeder_combout\);

-- Location: FF_X16_Y6_N19
\cpu1|r_stack[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[24][9]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[24][9]~q\);

-- Location: LCCOMB_X16_Y10_N6
\cpu1|Mux80~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~7_combout\ = (\cpu1|Mux80~6_combout\ & (((\cpu1|r_stack[28][9]~q\)) # (!\cpu1|rp\(3)))) # (!\cpu1|Mux80~6_combout\ & (\cpu1|rp\(3) & ((\cpu1|r_stack[24][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux80~6_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[28][9]~q\,
	datad => \cpu1|r_stack[24][9]~q\,
	combout => \cpu1|Mux80~7_combout\);

-- Location: LCCOMB_X16_Y10_N8
\cpu1|Mux80~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~8_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux80~5_combout\) # ((\cpu1|rp\(0))))) # (!\cpu1|rp\(1) & (((!\cpu1|rp\(0) & \cpu1|Mux80~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux80~5_combout\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|rp\(0),
	datad => \cpu1|Mux80~7_combout\,
	combout => \cpu1|Mux80~8_combout\);

-- Location: LCCOMB_X24_Y8_N14
\cpu1|r_stack[21][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[21][9]~feeder_combout\ = \cpu1|r\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(9),
	combout => \cpu1|r_stack[21][9]~feeder_combout\);

-- Location: FF_X24_Y8_N15
\cpu1|r_stack[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[21][9]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[21][9]~q\);

-- Location: FF_X25_Y9_N23
\cpu1|r_stack[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[29][9]~q\);

-- Location: FF_X25_Y8_N29
\cpu1|r_stack[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[17][9]~q\);

-- Location: FF_X25_Y8_N11
\cpu1|r_stack[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[25][9]~q\);

-- Location: LCCOMB_X25_Y8_N28
\cpu1|Mux80~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~2_combout\ = (\cpu1|rp\(2) & (\cpu1|rp\(3))) # (!\cpu1|rp\(2) & ((\cpu1|rp\(3) & ((\cpu1|r_stack[25][9]~q\))) # (!\cpu1|rp\(3) & (\cpu1|r_stack[17][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[17][9]~q\,
	datad => \cpu1|r_stack[25][9]~q\,
	combout => \cpu1|Mux80~2_combout\);

-- Location: LCCOMB_X25_Y9_N22
\cpu1|Mux80~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~3_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux80~2_combout\ & ((\cpu1|r_stack[29][9]~q\))) # (!\cpu1|Mux80~2_combout\ & (\cpu1|r_stack[21][9]~q\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux80~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[21][9]~q\,
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[29][9]~q\,
	datad => \cpu1|Mux80~2_combout\,
	combout => \cpu1|Mux80~3_combout\);

-- Location: FF_X23_Y5_N1
\cpu1|r_stack[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[27][9]~q\);

-- Location: FF_X23_Y5_N27
\cpu1|r_stack[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[19][9]~q\);

-- Location: LCCOMB_X23_Y5_N26
\cpu1|Mux80~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~9_combout\ = (\cpu1|rp\(3) & ((\cpu1|r_stack[27][9]~q\) # ((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & (((\cpu1|r_stack[19][9]~q\ & !\cpu1|rp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|r_stack[27][9]~q\,
	datac => \cpu1|r_stack[19][9]~q\,
	datad => \cpu1|rp\(2),
	combout => \cpu1|Mux80~9_combout\);

-- Location: FF_X17_Y5_N1
\cpu1|r_stack[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[31][9]~q\);

-- Location: LCCOMB_X18_Y5_N16
\cpu1|r_stack[23][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[23][9]~feeder_combout\ = \cpu1|r\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(9),
	combout => \cpu1|r_stack[23][9]~feeder_combout\);

-- Location: FF_X18_Y5_N17
\cpu1|r_stack[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[23][9]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[23][9]~q\);

-- Location: LCCOMB_X17_Y5_N0
\cpu1|Mux80~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~10_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux80~9_combout\ & (\cpu1|r_stack[31][9]~q\)) # (!\cpu1|Mux80~9_combout\ & ((\cpu1|r_stack[23][9]~q\))))) # (!\cpu1|rp\(2) & (\cpu1|Mux80~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|Mux80~9_combout\,
	datac => \cpu1|r_stack[31][9]~q\,
	datad => \cpu1|r_stack[23][9]~q\,
	combout => \cpu1|Mux80~10_combout\);

-- Location: LCCOMB_X16_Y7_N28
\cpu1|Mux80~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~11_combout\ = (\cpu1|Mux80~8_combout\ & (((\cpu1|Mux80~10_combout\) # (!\cpu1|rp\(0))))) # (!\cpu1|Mux80~8_combout\ & (\cpu1|Mux80~3_combout\ & (\cpu1|rp\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux80~8_combout\,
	datab => \cpu1|Mux80~3_combout\,
	datac => \cpu1|rp\(0),
	datad => \cpu1|Mux80~10_combout\,
	combout => \cpu1|Mux80~11_combout\);

-- Location: FF_X23_Y7_N3
\cpu1|r_stack[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[4][9]~q\);

-- Location: FF_X23_Y7_N1
\cpu1|r_stack[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[5][9]~q\);

-- Location: LCCOMB_X23_Y7_N2
\cpu1|Mux80~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~12_combout\ = (\cpu1|rp\(1) & (\cpu1|rp\(0))) # (!\cpu1|rp\(1) & ((\cpu1|rp\(0) & ((\cpu1|r_stack[5][9]~q\))) # (!\cpu1|rp\(0) & (\cpu1|r_stack[4][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[4][9]~q\,
	datad => \cpu1|r_stack[5][9]~q\,
	combout => \cpu1|Mux80~12_combout\);

-- Location: FF_X24_Y7_N27
\cpu1|r_stack[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[7][9]~q\);

-- Location: FF_X24_Y7_N25
\cpu1|r_stack[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[6][9]~q\);

-- Location: LCCOMB_X24_Y7_N26
\cpu1|Mux80~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~13_combout\ = (\cpu1|Mux80~12_combout\ & (((\cpu1|r_stack[7][9]~q\)) # (!\cpu1|rp\(1)))) # (!\cpu1|Mux80~12_combout\ & (\cpu1|rp\(1) & ((\cpu1|r_stack[6][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux80~12_combout\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[7][9]~q\,
	datad => \cpu1|r_stack[6][9]~q\,
	combout => \cpu1|Mux80~13_combout\);

-- Location: LCCOMB_X19_Y9_N22
\cpu1|r_stack[14][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[14][9]~feeder_combout\ = \cpu1|r\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(9),
	combout => \cpu1|r_stack[14][9]~feeder_combout\);

-- Location: FF_X19_Y9_N23
\cpu1|r_stack[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[14][9]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[14][9]~q\);

-- Location: FF_X18_Y8_N3
\cpu1|r_stack[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[15][9]~q\);

-- Location: FF_X18_Y8_N25
\cpu1|r_stack[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[12][9]~q\);

-- Location: FF_X18_Y6_N5
\cpu1|r_stack[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[13][9]~q\);

-- Location: LCCOMB_X18_Y8_N24
\cpu1|Mux80~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~19_combout\ = (\cpu1|rp\(1) & (\cpu1|rp\(0))) # (!\cpu1|rp\(1) & ((\cpu1|rp\(0) & ((\cpu1|r_stack[13][9]~q\))) # (!\cpu1|rp\(0) & (\cpu1|r_stack[12][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[12][9]~q\,
	datad => \cpu1|r_stack[13][9]~q\,
	combout => \cpu1|Mux80~19_combout\);

-- Location: LCCOMB_X18_Y8_N2
\cpu1|Mux80~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~20_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux80~19_combout\ & ((\cpu1|r_stack[15][9]~q\))) # (!\cpu1|Mux80~19_combout\ & (\cpu1|r_stack[14][9]~q\)))) # (!\cpu1|rp\(1) & (((\cpu1|Mux80~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[14][9]~q\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[15][9]~q\,
	datad => \cpu1|Mux80~19_combout\,
	combout => \cpu1|Mux80~20_combout\);

-- Location: FF_X21_Y7_N23
\cpu1|r_stack[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[9][9]~q\);

-- Location: FF_X21_Y7_N1
\cpu1|r_stack[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[11][9]~q\);

-- Location: FF_X23_Y4_N3
\cpu1|r_stack[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[10][9]~q\);

-- Location: FF_X23_Y6_N1
\cpu1|r_stack[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[8][9]~q\);

-- Location: LCCOMB_X23_Y6_N0
\cpu1|Mux80~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~14_combout\ = (\cpu1|rp\(1) & ((\cpu1|r_stack[10][9]~q\) # ((\cpu1|rp\(0))))) # (!\cpu1|rp\(1) & (((\cpu1|r_stack[8][9]~q\ & !\cpu1|rp\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[10][9]~q\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[8][9]~q\,
	datad => \cpu1|rp\(0),
	combout => \cpu1|Mux80~14_combout\);

-- Location: LCCOMB_X21_Y7_N0
\cpu1|Mux80~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~15_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux80~14_combout\ & ((\cpu1|r_stack[11][9]~q\))) # (!\cpu1|Mux80~14_combout\ & (\cpu1|r_stack[9][9]~q\)))) # (!\cpu1|rp\(0) & (((\cpu1|Mux80~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[9][9]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[11][9]~q\,
	datad => \cpu1|Mux80~14_combout\,
	combout => \cpu1|Mux80~15_combout\);

-- Location: FF_X18_Y10_N29
\cpu1|r_stack[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[1][9]~q\);

-- Location: FF_X19_Y9_N11
\cpu1|r_stack[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[3][9]~q\);

-- Location: FF_X18_Y10_N31
\cpu1|r_stack[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[0][9]~q\);

-- Location: FF_X19_Y10_N25
\cpu1|r_stack[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[2][9]~q\);

-- Location: LCCOMB_X18_Y10_N30
\cpu1|Mux80~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~16_combout\ = (\cpu1|rp\(0) & (\cpu1|rp\(1))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & ((\cpu1|r_stack[2][9]~q\))) # (!\cpu1|rp\(1) & (\cpu1|r_stack[0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[0][9]~q\,
	datad => \cpu1|r_stack[2][9]~q\,
	combout => \cpu1|Mux80~16_combout\);

-- Location: LCCOMB_X19_Y9_N10
\cpu1|Mux80~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~17_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux80~16_combout\ & ((\cpu1|r_stack[3][9]~q\))) # (!\cpu1|Mux80~16_combout\ & (\cpu1|r_stack[1][9]~q\)))) # (!\cpu1|rp\(0) & (((\cpu1|Mux80~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[1][9]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[3][9]~q\,
	datad => \cpu1|Mux80~16_combout\,
	combout => \cpu1|Mux80~17_combout\);

-- Location: LCCOMB_X19_Y9_N12
\cpu1|Mux80~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~18_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux80~15_combout\) # ((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & (((!\cpu1|rp\(2) & \cpu1|Mux80~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux80~15_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|rp\(2),
	datad => \cpu1|Mux80~17_combout\,
	combout => \cpu1|Mux80~18_combout\);

-- Location: LCCOMB_X19_Y9_N24
\cpu1|Mux80~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~21_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux80~18_combout\ & ((\cpu1|Mux80~20_combout\))) # (!\cpu1|Mux80~18_combout\ & (\cpu1|Mux80~13_combout\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux80~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux80~13_combout\,
	datab => \cpu1|Mux80~20_combout\,
	datac => \cpu1|rp\(2),
	datad => \cpu1|Mux80~18_combout\,
	combout => \cpu1|Mux80~21_combout\);

-- Location: LCCOMB_X13_Y10_N26
\cpu1|Mux80~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~22_combout\ = (\cpu1|r[15]~1_combout\ & (\cpu1|r[15]~0_combout\)) # (!\cpu1|r[15]~1_combout\ & ((\cpu1|r[15]~0_combout\ & ((\cpu1|t\(9)))) # (!\cpu1|r[15]~0_combout\ & (\cpu1|Mux80~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~1_combout\,
	datab => \cpu1|r[15]~0_combout\,
	datac => \cpu1|Mux80~21_combout\,
	datad => \cpu1|t\(9),
	combout => \cpu1|Mux80~22_combout\);

-- Location: FF_X22_Y18_N15
\cpu1|s_stack[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[2][7]~q\);

-- Location: FF_X22_Y18_N9
\cpu1|s_stack[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[3][7]~q\);

-- Location: FF_X23_Y18_N21
\cpu1|s_stack[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[1][7]~q\);

-- Location: FF_X23_Y18_N7
\cpu1|s_stack[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[0][7]~q\);

-- Location: LCCOMB_X23_Y18_N6
\cpu1|Mux9~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~14_combout\ = (\cpu1|sp\(0) & ((\cpu1|s_stack[1][7]~q\) # ((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & (((\cpu1|s_stack[0][7]~q\ & !\cpu1|sp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[1][7]~q\,
	datac => \cpu1|s_stack[0][7]~q\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux9~14_combout\);

-- Location: LCCOMB_X22_Y18_N8
\cpu1|Mux9~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~15_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux9~14_combout\ & ((\cpu1|s_stack[3][7]~q\))) # (!\cpu1|Mux9~14_combout\ & (\cpu1|s_stack[2][7]~q\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|s_stack[2][7]~q\,
	datac => \cpu1|s_stack[3][7]~q\,
	datad => \cpu1|Mux9~14_combout\,
	combout => \cpu1|Mux9~15_combout\);

-- Location: FF_X24_Y16_N7
\cpu1|s_stack[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[4][7]~q\);

-- Location: LCCOMB_X24_Y16_N28
\cpu1|s_stack[6][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[6][7]~feeder_combout\ = \cpu1|t\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(7),
	combout => \cpu1|s_stack[6][7]~feeder_combout\);

-- Location: FF_X24_Y16_N29
\cpu1|s_stack[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[6][7]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[6][7]~q\);

-- Location: LCCOMB_X24_Y16_N6
\cpu1|Mux9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~12_combout\ = (\cpu1|sp\(1) & ((\cpu1|sp\(0)) # ((\cpu1|s_stack[6][7]~q\)))) # (!\cpu1|sp\(1) & (!\cpu1|sp\(0) & (\cpu1|s_stack[4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[4][7]~q\,
	datad => \cpu1|s_stack[6][7]~q\,
	combout => \cpu1|Mux9~12_combout\);

-- Location: FF_X21_Y17_N23
\cpu1|s_stack[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[7][7]~q\);

-- Location: FF_X21_Y17_N13
\cpu1|s_stack[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[5][7]~q\);

-- Location: LCCOMB_X21_Y17_N22
\cpu1|Mux9~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~13_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux9~12_combout\ & (\cpu1|s_stack[7][7]~q\)) # (!\cpu1|Mux9~12_combout\ & ((\cpu1|s_stack[5][7]~q\))))) # (!\cpu1|sp\(0) & (\cpu1|Mux9~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|Mux9~12_combout\,
	datac => \cpu1|s_stack[7][7]~q\,
	datad => \cpu1|s_stack[5][7]~q\,
	combout => \cpu1|Mux9~13_combout\);

-- Location: LCCOMB_X19_Y18_N24
\cpu1|Mux9~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~16_combout\ = (\cpu1|sp\(2) & (((\cpu1|Mux9~13_combout\) # (\cpu1|sp\(3))))) # (!\cpu1|sp\(2) & (\cpu1|Mux9~15_combout\ & ((!\cpu1|sp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux9~15_combout\,
	datab => \cpu1|Mux9~13_combout\,
	datac => \cpu1|sp\(2),
	datad => \cpu1|sp\(3),
	combout => \cpu1|Mux9~16_combout\);

-- Location: FF_X16_Y18_N27
\cpu1|s_stack[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[14][7]~q\);

-- Location: FF_X16_Y18_N21
\cpu1|s_stack[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[12][7]~q\);

-- Location: LCCOMB_X16_Y18_N20
\cpu1|Mux9~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~17_combout\ = (\cpu1|sp\(0) & (((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & (\cpu1|s_stack[14][7]~q\)) # (!\cpu1|sp\(1) & ((\cpu1|s_stack[12][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[14][7]~q\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[12][7]~q\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux9~17_combout\);

-- Location: FF_X17_Y16_N11
\cpu1|s_stack[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[15][7]~q\);

-- Location: LCCOMB_X16_Y13_N18
\cpu1|s_stack[13][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[13][7]~feeder_combout\ = \cpu1|t\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(7),
	combout => \cpu1|s_stack[13][7]~feeder_combout\);

-- Location: FF_X16_Y13_N19
\cpu1|s_stack[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[13][7]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[13][7]~q\);

-- Location: LCCOMB_X17_Y16_N10
\cpu1|Mux9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~18_combout\ = (\cpu1|Mux9~17_combout\ & (((\cpu1|s_stack[15][7]~q\)) # (!\cpu1|sp\(0)))) # (!\cpu1|Mux9~17_combout\ & (\cpu1|sp\(0) & ((\cpu1|s_stack[13][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux9~17_combout\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[15][7]~q\,
	datad => \cpu1|s_stack[13][7]~q\,
	combout => \cpu1|Mux9~18_combout\);

-- Location: FF_X13_Y17_N11
\cpu1|s_stack[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[8][7]~q\);

-- Location: LCCOMB_X13_Y17_N8
\cpu1|s_stack[9][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[9][7]~feeder_combout\ = \cpu1|t\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(7),
	combout => \cpu1|s_stack[9][7]~feeder_combout\);

-- Location: FF_X13_Y17_N9
\cpu1|s_stack[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[9][7]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[9][7]~q\);

-- Location: LCCOMB_X13_Y17_N10
\cpu1|Mux9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~10_combout\ = (\cpu1|sp\(0) & ((\cpu1|sp\(1)) # ((\cpu1|s_stack[9][7]~q\)))) # (!\cpu1|sp\(0) & (!\cpu1|sp\(1) & (\cpu1|s_stack[8][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[8][7]~q\,
	datad => \cpu1|s_stack[9][7]~q\,
	combout => \cpu1|Mux9~10_combout\);

-- Location: FF_X23_Y11_N3
\cpu1|s_stack[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[11][7]~q\);

-- Location: FF_X24_Y11_N5
\cpu1|s_stack[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[10][7]~q\);

-- Location: LCCOMB_X23_Y11_N2
\cpu1|Mux9~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~11_combout\ = (\cpu1|Mux9~10_combout\ & (((\cpu1|s_stack[11][7]~q\)) # (!\cpu1|sp\(1)))) # (!\cpu1|Mux9~10_combout\ & (\cpu1|sp\(1) & ((\cpu1|s_stack[10][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux9~10_combout\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[11][7]~q\,
	datad => \cpu1|s_stack[10][7]~q\,
	combout => \cpu1|Mux9~11_combout\);

-- Location: LCCOMB_X21_Y17_N16
\cpu1|Mux9~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~19_combout\ = (\cpu1|Mux9~16_combout\ & (((\cpu1|Mux9~18_combout\)) # (!\cpu1|sp\(3)))) # (!\cpu1|Mux9~16_combout\ & (\cpu1|sp\(3) & ((\cpu1|Mux9~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux9~16_combout\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|Mux9~18_combout\,
	datad => \cpu1|Mux9~11_combout\,
	combout => \cpu1|Mux9~19_combout\);

-- Location: FF_X19_Y20_N19
\cpu1|s_stack[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[18][7]~q\);

-- Location: FF_X19_Y20_N25
\cpu1|s_stack[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[26][7]~q\);

-- Location: LCCOMB_X19_Y20_N18
\cpu1|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~0_combout\ = (\cpu1|sp\(3) & ((\cpu1|sp\(2)) # ((\cpu1|s_stack[26][7]~q\)))) # (!\cpu1|sp\(3) & (!\cpu1|sp\(2) & (\cpu1|s_stack[18][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[18][7]~q\,
	datad => \cpu1|s_stack[26][7]~q\,
	combout => \cpu1|Mux9~0_combout\);

-- Location: FF_X22_Y17_N27
\cpu1|s_stack[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[30][7]~q\);

-- Location: FF_X22_Y17_N25
\cpu1|s_stack[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[22][7]~q\);

-- Location: LCCOMB_X22_Y17_N26
\cpu1|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~1_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux9~0_combout\ & (\cpu1|s_stack[30][7]~q\)) # (!\cpu1|Mux9~0_combout\ & ((\cpu1|s_stack[22][7]~q\))))) # (!\cpu1|sp\(2) & (\cpu1|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|Mux9~0_combout\,
	datac => \cpu1|s_stack[30][7]~q\,
	datad => \cpu1|s_stack[22][7]~q\,
	combout => \cpu1|Mux9~1_combout\);

-- Location: LCCOMB_X19_Y16_N14
\cpu1|s_stack[25][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[25][7]~feeder_combout\ = \cpu1|t\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(7),
	combout => \cpu1|s_stack[25][7]~feeder_combout\);

-- Location: FF_X19_Y16_N15
\cpu1|s_stack[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[25][7]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[25][7]~q\);

-- Location: FF_X21_Y16_N15
\cpu1|s_stack[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[29][7]~q\);

-- Location: LCCOMB_X24_Y13_N2
\cpu1|s_stack[21][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[21][7]~feeder_combout\ = \cpu1|t\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(7),
	combout => \cpu1|s_stack[21][7]~feeder_combout\);

-- Location: FF_X24_Y13_N3
\cpu1|s_stack[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[21][7]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[21][7]~q\);

-- Location: FF_X21_Y16_N13
\cpu1|s_stack[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[17][7]~q\);

-- Location: LCCOMB_X21_Y16_N12
\cpu1|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~2_combout\ = (\cpu1|sp\(3) & (((\cpu1|sp\(2))))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & (\cpu1|s_stack[21][7]~q\)) # (!\cpu1|sp\(2) & ((\cpu1|s_stack[17][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[21][7]~q\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[17][7]~q\,
	datad => \cpu1|sp\(2),
	combout => \cpu1|Mux9~2_combout\);

-- Location: LCCOMB_X21_Y16_N14
\cpu1|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~3_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux9~2_combout\ & ((\cpu1|s_stack[29][7]~q\))) # (!\cpu1|Mux9~2_combout\ & (\cpu1|s_stack[25][7]~q\)))) # (!\cpu1|sp\(3) & (((\cpu1|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[25][7]~q\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[29][7]~q\,
	datad => \cpu1|Mux9~2_combout\,
	combout => \cpu1|Mux9~3_combout\);

-- Location: FF_X17_Y17_N3
\cpu1|s_stack[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[16][7]~q\);

-- Location: FF_X17_Y17_N9
\cpu1|s_stack[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[24][7]~q\);

-- Location: LCCOMB_X17_Y17_N2
\cpu1|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~4_combout\ = (\cpu1|sp\(3) & ((\cpu1|sp\(2)) # ((\cpu1|s_stack[24][7]~q\)))) # (!\cpu1|sp\(3) & (!\cpu1|sp\(2) & (\cpu1|s_stack[16][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[16][7]~q\,
	datad => \cpu1|s_stack[24][7]~q\,
	combout => \cpu1|Mux9~4_combout\);

-- Location: FF_X23_Y17_N7
\cpu1|s_stack[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[28][7]~q\);

-- Location: LCCOMB_X23_Y17_N28
\cpu1|s_stack[20][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[20][7]~feeder_combout\ = \cpu1|t\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(7),
	combout => \cpu1|s_stack[20][7]~feeder_combout\);

-- Location: FF_X23_Y17_N29
\cpu1|s_stack[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[20][7]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[20][7]~q\);

-- Location: LCCOMB_X23_Y17_N6
\cpu1|Mux9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~5_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux9~4_combout\ & (\cpu1|s_stack[28][7]~q\)) # (!\cpu1|Mux9~4_combout\ & ((\cpu1|s_stack[20][7]~q\))))) # (!\cpu1|sp\(2) & (\cpu1|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|Mux9~4_combout\,
	datac => \cpu1|s_stack[28][7]~q\,
	datad => \cpu1|s_stack[20][7]~q\,
	combout => \cpu1|Mux9~5_combout\);

-- Location: LCCOMB_X21_Y17_N8
\cpu1|Mux9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~6_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux9~3_combout\) # ((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & (((!\cpu1|sp\(1) & \cpu1|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|Mux9~3_combout\,
	datac => \cpu1|sp\(1),
	datad => \cpu1|Mux9~5_combout\,
	combout => \cpu1|Mux9~6_combout\);

-- Location: FF_X28_Y18_N3
\cpu1|s_stack[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[19][7]~q\);

-- Location: FF_X28_Y18_N25
\cpu1|s_stack[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[23][7]~q\);

-- Location: LCCOMB_X28_Y18_N2
\cpu1|Mux9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~7_combout\ = (\cpu1|sp\(3) & (\cpu1|sp\(2))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & ((\cpu1|s_stack[23][7]~q\))) # (!\cpu1|sp\(2) & (\cpu1|s_stack[19][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[19][7]~q\,
	datad => \cpu1|s_stack[23][7]~q\,
	combout => \cpu1|Mux9~7_combout\);

-- Location: FF_X23_Y19_N15
\cpu1|s_stack[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[31][7]~q\);

-- Location: FF_X23_Y19_N21
\cpu1|s_stack[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[27][7]~q\);

-- Location: LCCOMB_X23_Y19_N14
\cpu1|Mux9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~8_combout\ = (\cpu1|Mux9~7_combout\ & (((\cpu1|s_stack[31][7]~q\)) # (!\cpu1|sp\(3)))) # (!\cpu1|Mux9~7_combout\ & (\cpu1|sp\(3) & ((\cpu1|s_stack[27][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux9~7_combout\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[31][7]~q\,
	datad => \cpu1|s_stack[27][7]~q\,
	combout => \cpu1|Mux9~8_combout\);

-- Location: LCCOMB_X21_Y17_N10
\cpu1|Mux9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~9_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux9~6_combout\ & ((\cpu1|Mux9~8_combout\))) # (!\cpu1|Mux9~6_combout\ & (\cpu1|Mux9~1_combout\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux9~1_combout\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|Mux9~6_combout\,
	datad => \cpu1|Mux9~8_combout\,
	combout => \cpu1|Mux9~9_combout\);

-- Location: LCCOMB_X21_Y17_N26
\cpu1|Mux9~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux9~20_combout\ = (\cpu1|sp\(4) & ((\cpu1|Mux9~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux9~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux9~19_combout\,
	datac => \cpu1|sp\(4),
	datad => \cpu1|Mux9~9_combout\,
	combout => \cpu1|Mux9~20_combout\);

-- Location: LCCOMB_X17_Y16_N28
\cpu1|sum[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sum[6]~12_combout\ = ((\cpu1|Mux10~20_combout\ $ (\cpu1|t\(6) $ (!\cpu1|sum[5]~11\)))) # (GND)
-- \cpu1|sum[6]~13\ = CARRY((\cpu1|Mux10~20_combout\ & ((\cpu1|t\(6)) # (!\cpu1|sum[5]~11\))) # (!\cpu1|Mux10~20_combout\ & (\cpu1|t\(6) & !\cpu1|sum[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux10~20_combout\,
	datab => \cpu1|t\(6),
	datad => VCC,
	cin => \cpu1|sum[5]~11\,
	combout => \cpu1|sum[6]~12_combout\,
	cout => \cpu1|sum[6]~13\);

-- Location: LCCOMB_X16_Y17_N30
\cpu1|Mux33~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~19_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(6))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(6),
	datab => \cpu1|sum[6]~12_combout\,
	datac => \cpu1|Mux118~6_combout\,
	combout => \cpu1|Mux33~19_combout\);

-- Location: FF_X22_Y21_N15
\cpu1|s_stack[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[0][5]~q\);

-- Location: FF_X22_Y21_N21
\cpu1|s_stack[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[1][5]~q\);

-- Location: LCCOMB_X22_Y21_N14
\cpu1|Mux11~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~14_combout\ = (\cpu1|sp\(0) & ((\cpu1|sp\(1)) # ((\cpu1|s_stack[1][5]~q\)))) # (!\cpu1|sp\(0) & (!\cpu1|sp\(1) & (\cpu1|s_stack[0][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[0][5]~q\,
	datad => \cpu1|s_stack[1][5]~q\,
	combout => \cpu1|Mux11~14_combout\);

-- Location: FF_X23_Y21_N15
\cpu1|s_stack[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[3][5]~q\);

-- Location: FF_X26_Y19_N17
\cpu1|s_stack[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[2][5]~q\);

-- Location: LCCOMB_X23_Y21_N14
\cpu1|Mux11~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~15_combout\ = (\cpu1|Mux11~14_combout\ & (((\cpu1|s_stack[3][5]~q\)) # (!\cpu1|sp\(1)))) # (!\cpu1|Mux11~14_combout\ & (\cpu1|sp\(1) & ((\cpu1|s_stack[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux11~14_combout\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[3][5]~q\,
	datad => \cpu1|s_stack[2][5]~q\,
	combout => \cpu1|Mux11~15_combout\);

-- Location: LCCOMB_X21_Y17_N4
\cpu1|s_stack[5][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[5][5]~feeder_combout\ = \cpu1|t\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(5),
	combout => \cpu1|s_stack[5][5]~feeder_combout\);

-- Location: FF_X21_Y17_N5
\cpu1|s_stack[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[5][5]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[5][5]~q\);

-- Location: FF_X21_Y17_N15
\cpu1|s_stack[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[7][5]~q\);

-- Location: FF_X24_Y16_N13
\cpu1|s_stack[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[4][5]~q\);

-- Location: FF_X24_Y16_N19
\cpu1|s_stack[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[6][5]~q\);

-- Location: LCCOMB_X24_Y16_N12
\cpu1|Mux11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~12_combout\ = (\cpu1|sp\(1) & ((\cpu1|sp\(0)) # ((\cpu1|s_stack[6][5]~q\)))) # (!\cpu1|sp\(1) & (!\cpu1|sp\(0) & (\cpu1|s_stack[4][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[4][5]~q\,
	datad => \cpu1|s_stack[6][5]~q\,
	combout => \cpu1|Mux11~12_combout\);

-- Location: LCCOMB_X21_Y17_N14
\cpu1|Mux11~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~13_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux11~12_combout\ & ((\cpu1|s_stack[7][5]~q\))) # (!\cpu1|Mux11~12_combout\ & (\cpu1|s_stack[5][5]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[5][5]~q\,
	datac => \cpu1|s_stack[7][5]~q\,
	datad => \cpu1|Mux11~12_combout\,
	combout => \cpu1|Mux11~13_combout\);

-- Location: LCCOMB_X22_Y17_N28
\cpu1|Mux11~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~16_combout\ = (\cpu1|sp\(3) & (((\cpu1|sp\(2))))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & ((\cpu1|Mux11~13_combout\))) # (!\cpu1|sp\(2) & (\cpu1|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|Mux11~15_combout\,
	datac => \cpu1|sp\(2),
	datad => \cpu1|Mux11~13_combout\,
	combout => \cpu1|Mux11~16_combout\);

-- Location: LCCOMB_X14_Y18_N26
\cpu1|s_stack[13][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[13][5]~feeder_combout\ = \cpu1|t\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(5),
	combout => \cpu1|s_stack[13][5]~feeder_combout\);

-- Location: FF_X14_Y18_N27
\cpu1|s_stack[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[13][5]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[13][5]~q\);

-- Location: FF_X12_Y18_N29
\cpu1|s_stack[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[15][5]~q\);

-- Location: FF_X14_Y18_N5
\cpu1|s_stack[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[12][5]~q\);

-- Location: LCCOMB_X16_Y18_N6
\cpu1|s_stack[14][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[14][5]~feeder_combout\ = \cpu1|t\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(5),
	combout => \cpu1|s_stack[14][5]~feeder_combout\);

-- Location: FF_X16_Y18_N7
\cpu1|s_stack[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[14][5]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[14][5]~q\);

-- Location: LCCOMB_X14_Y18_N4
\cpu1|Mux11~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~17_combout\ = (\cpu1|sp\(0) & (\cpu1|sp\(1))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & ((\cpu1|s_stack[14][5]~q\))) # (!\cpu1|sp\(1) & (\cpu1|s_stack[12][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[12][5]~q\,
	datad => \cpu1|s_stack[14][5]~q\,
	combout => \cpu1|Mux11~17_combout\);

-- Location: LCCOMB_X12_Y18_N28
\cpu1|Mux11~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~18_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux11~17_combout\ & ((\cpu1|s_stack[15][5]~q\))) # (!\cpu1|Mux11~17_combout\ & (\cpu1|s_stack[13][5]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[13][5]~q\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[15][5]~q\,
	datad => \cpu1|Mux11~17_combout\,
	combout => \cpu1|Mux11~18_combout\);

-- Location: FF_X24_Y11_N9
\cpu1|s_stack[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[10][5]~q\);

-- Location: FF_X23_Y11_N17
\cpu1|s_stack[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[11][5]~q\);

-- Location: FF_X24_Y11_N19
\cpu1|s_stack[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[8][5]~q\);

-- Location: FF_X23_Y11_N15
\cpu1|s_stack[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[9][5]~q\);

-- Location: LCCOMB_X24_Y11_N18
\cpu1|Mux11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~10_combout\ = (\cpu1|sp\(1) & (\cpu1|sp\(0))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & ((\cpu1|s_stack[9][5]~q\))) # (!\cpu1|sp\(0) & (\cpu1|s_stack[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[8][5]~q\,
	datad => \cpu1|s_stack[9][5]~q\,
	combout => \cpu1|Mux11~10_combout\);

-- Location: LCCOMB_X23_Y11_N16
\cpu1|Mux11~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~11_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux11~10_combout\ & ((\cpu1|s_stack[11][5]~q\))) # (!\cpu1|Mux11~10_combout\ & (\cpu1|s_stack[10][5]~q\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[10][5]~q\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[11][5]~q\,
	datad => \cpu1|Mux11~10_combout\,
	combout => \cpu1|Mux11~11_combout\);

-- Location: LCCOMB_X22_Y17_N14
\cpu1|Mux11~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~19_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux11~16_combout\ & (\cpu1|Mux11~18_combout\)) # (!\cpu1|Mux11~16_combout\ & ((\cpu1|Mux11~11_combout\))))) # (!\cpu1|sp\(3) & (\cpu1|Mux11~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|Mux11~16_combout\,
	datac => \cpu1|Mux11~18_combout\,
	datad => \cpu1|Mux11~11_combout\,
	combout => \cpu1|Mux11~19_combout\);

-- Location: FF_X19_Y16_N19
\cpu1|s_stack[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[25][5]~q\);

-- Location: FF_X18_Y17_N17
\cpu1|s_stack[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[29][5]~q\);

-- Location: LCCOMB_X17_Y16_N4
\cpu1|s_stack[21][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[21][5]~feeder_combout\ = \cpu1|t\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(5),
	combout => \cpu1|s_stack[21][5]~feeder_combout\);

-- Location: FF_X17_Y16_N5
\cpu1|s_stack[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[21][5]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[21][5]~q\);

-- Location: FF_X19_Y16_N5
\cpu1|s_stack[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[17][5]~q\);

-- Location: LCCOMB_X19_Y16_N4
\cpu1|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~2_combout\ = (\cpu1|sp\(3) & (((\cpu1|sp\(2))))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & (\cpu1|s_stack[21][5]~q\)) # (!\cpu1|sp\(2) & ((\cpu1|s_stack[17][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|s_stack[21][5]~q\,
	datac => \cpu1|s_stack[17][5]~q\,
	datad => \cpu1|sp\(2),
	combout => \cpu1|Mux11~2_combout\);

-- Location: LCCOMB_X18_Y17_N16
\cpu1|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~3_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux11~2_combout\ & ((\cpu1|s_stack[29][5]~q\))) # (!\cpu1|Mux11~2_combout\ & (\cpu1|s_stack[25][5]~q\)))) # (!\cpu1|sp\(3) & (((\cpu1|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|s_stack[25][5]~q\,
	datac => \cpu1|s_stack[29][5]~q\,
	datad => \cpu1|Mux11~2_combout\,
	combout => \cpu1|Mux11~3_combout\);

-- Location: FF_X17_Y17_N15
\cpu1|s_stack[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[16][5]~q\);

-- Location: FF_X17_Y17_N13
\cpu1|s_stack[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[24][5]~q\);

-- Location: LCCOMB_X17_Y17_N14
\cpu1|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~4_combout\ = (\cpu1|sp\(3) & ((\cpu1|sp\(2)) # ((\cpu1|s_stack[24][5]~q\)))) # (!\cpu1|sp\(3) & (!\cpu1|sp\(2) & (\cpu1|s_stack[16][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[16][5]~q\,
	datad => \cpu1|s_stack[24][5]~q\,
	combout => \cpu1|Mux11~4_combout\);

-- Location: FF_X23_Y17_N9
\cpu1|s_stack[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[20][5]~q\);

-- Location: FF_X23_Y17_N19
\cpu1|s_stack[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[28][5]~q\);

-- Location: LCCOMB_X23_Y17_N18
\cpu1|Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~5_combout\ = (\cpu1|Mux11~4_combout\ & (((\cpu1|s_stack[28][5]~q\) # (!\cpu1|sp\(2))))) # (!\cpu1|Mux11~4_combout\ & (\cpu1|s_stack[20][5]~q\ & ((\cpu1|sp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux11~4_combout\,
	datab => \cpu1|s_stack[20][5]~q\,
	datac => \cpu1|s_stack[28][5]~q\,
	datad => \cpu1|sp\(2),
	combout => \cpu1|Mux11~5_combout\);

-- Location: LCCOMB_X22_Y17_N0
\cpu1|Mux11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~6_combout\ = (\cpu1|sp\(1) & (\cpu1|sp\(0))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & (\cpu1|Mux11~3_combout\)) # (!\cpu1|sp\(0) & ((\cpu1|Mux11~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|Mux11~3_combout\,
	datad => \cpu1|Mux11~5_combout\,
	combout => \cpu1|Mux11~6_combout\);

-- Location: FF_X19_Y20_N23
\cpu1|s_stack[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[26][5]~q\);

-- Location: FF_X19_Y20_N17
\cpu1|s_stack[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[18][5]~q\);

-- Location: LCCOMB_X19_Y20_N16
\cpu1|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~0_combout\ = (\cpu1|sp\(2) & (((\cpu1|sp\(3))))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & (\cpu1|s_stack[26][5]~q\)) # (!\cpu1|sp\(3) & ((\cpu1|s_stack[18][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[26][5]~q\,
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[18][5]~q\,
	datad => \cpu1|sp\(3),
	combout => \cpu1|Mux11~0_combout\);

-- Location: FF_X22_Y17_N23
\cpu1|s_stack[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[30][5]~q\);

-- Location: FF_X22_Y17_N13
\cpu1|s_stack[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[22][5]~q\);

-- Location: LCCOMB_X22_Y17_N22
\cpu1|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~1_combout\ = (\cpu1|Mux11~0_combout\ & (((\cpu1|s_stack[30][5]~q\)) # (!\cpu1|sp\(2)))) # (!\cpu1|Mux11~0_combout\ & (\cpu1|sp\(2) & ((\cpu1|s_stack[22][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux11~0_combout\,
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[30][5]~q\,
	datad => \cpu1|s_stack[22][5]~q\,
	combout => \cpu1|Mux11~1_combout\);

-- Location: FF_X28_Y18_N7
\cpu1|s_stack[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[19][5]~q\);

-- Location: FF_X28_Y18_N13
\cpu1|s_stack[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[23][5]~q\);

-- Location: LCCOMB_X28_Y18_N6
\cpu1|Mux11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~7_combout\ = (\cpu1|sp\(3) & (\cpu1|sp\(2))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & ((\cpu1|s_stack[23][5]~q\))) # (!\cpu1|sp\(2) & (\cpu1|s_stack[19][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[19][5]~q\,
	datad => \cpu1|s_stack[23][5]~q\,
	combout => \cpu1|Mux11~7_combout\);

-- Location: FF_X23_Y19_N11
\cpu1|s_stack[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[31][5]~q\);

-- Location: FF_X23_Y19_N1
\cpu1|s_stack[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[27][5]~q\);

-- Location: LCCOMB_X23_Y19_N10
\cpu1|Mux11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~8_combout\ = (\cpu1|Mux11~7_combout\ & (((\cpu1|s_stack[31][5]~q\)) # (!\cpu1|sp\(3)))) # (!\cpu1|Mux11~7_combout\ & (\cpu1|sp\(3) & ((\cpu1|s_stack[27][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux11~7_combout\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[31][5]~q\,
	datad => \cpu1|s_stack[27][5]~q\,
	combout => \cpu1|Mux11~8_combout\);

-- Location: LCCOMB_X22_Y17_N10
\cpu1|Mux11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~9_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux11~6_combout\ & ((\cpu1|Mux11~8_combout\))) # (!\cpu1|Mux11~6_combout\ & (\cpu1|Mux11~1_combout\)))) # (!\cpu1|sp\(1) & (\cpu1|Mux11~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|Mux11~6_combout\,
	datac => \cpu1|Mux11~1_combout\,
	datad => \cpu1|Mux11~8_combout\,
	combout => \cpu1|Mux11~9_combout\);

-- Location: LCCOMB_X22_Y17_N4
\cpu1|t_in~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_in~12_combout\ = \cpu1|t\(5) $ (((\cpu1|sp\(4) & ((\cpu1|Mux11~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux11~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(5),
	datab => \cpu1|Mux11~19_combout\,
	datac => \cpu1|sp\(4),
	datad => \cpu1|Mux11~9_combout\,
	combout => \cpu1|t_in~12_combout\);

-- Location: LCCOMB_X22_Y17_N8
\cpu1|Mux11~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux11~20_combout\ = (\cpu1|sp\(4) & ((\cpu1|Mux11~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux11~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(4),
	datab => \cpu1|Mux11~19_combout\,
	datad => \cpu1|Mux11~9_combout\,
	combout => \cpu1|Mux11~20_combout\);

-- Location: LCCOMB_X17_Y16_N26
\cpu1|sum[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sum[5]~10_combout\ = (\cpu1|t\(5) & ((\cpu1|Mux11~20_combout\ & (\cpu1|sum[4]~9\ & VCC)) # (!\cpu1|Mux11~20_combout\ & (!\cpu1|sum[4]~9\)))) # (!\cpu1|t\(5) & ((\cpu1|Mux11~20_combout\ & (!\cpu1|sum[4]~9\)) # (!\cpu1|Mux11~20_combout\ & 
-- ((\cpu1|sum[4]~9\) # (GND)))))
-- \cpu1|sum[5]~11\ = CARRY((\cpu1|t\(5) & (!\cpu1|Mux11~20_combout\ & !\cpu1|sum[4]~9\)) # (!\cpu1|t\(5) & ((!\cpu1|sum[4]~9\) # (!\cpu1|Mux11~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(5),
	datab => \cpu1|Mux11~20_combout\,
	datad => VCC,
	cin => \cpu1|sum[4]~9\,
	combout => \cpu1|sum[5]~10_combout\,
	cout => \cpu1|sum[5]~11\);

-- Location: LCCOMB_X16_Y17_N24
\cpu1|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~2_combout\ = (\cpu1|t[2]~8_combout\ & (((\cpu1|t[2]~7_combout\)))) # (!\cpu1|t[2]~8_combout\ & ((\cpu1|t[2]~7_combout\ & (\cpu1|t_in~12_combout\)) # (!\cpu1|t[2]~7_combout\ & ((\cpu1|sum[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t_in~12_combout\,
	datab => \cpu1|t[2]~8_combout\,
	datac => \cpu1|sum[5]~10_combout\,
	datad => \cpu1|t[2]~7_combout\,
	combout => \cpu1|Mux28~2_combout\);

-- Location: LCCOMB_X16_Y17_N2
\cpu1|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~3_combout\ = (\cpu1|t[2]~8_combout\ & ((\cpu1|Mux28~2_combout\ & (\cpu1|Mux33~19_combout\)) # (!\cpu1|Mux28~2_combout\ & ((\cpu1|t\(6)))))) # (!\cpu1|t[2]~8_combout\ & (((\cpu1|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux33~19_combout\,
	datab => \cpu1|t[2]~8_combout\,
	datac => \cpu1|t\(6),
	datad => \cpu1|Mux28~2_combout\,
	combout => \cpu1|Mux28~3_combout\);

-- Location: LCCOMB_X16_Y17_N12
\cpu1|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~4_combout\ = (\cpu1|t[2]~6_combout\ & (((\cpu1|t[2]~3_combout\)))) # (!\cpu1|t[2]~6_combout\ & ((\cpu1|t[2]~3_combout\ & ((\cpu1|t\(4)))) # (!\cpu1|t[2]~3_combout\ & (\cpu1|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~3_combout\,
	datab => \cpu1|t[2]~6_combout\,
	datac => \cpu1|t\(4),
	datad => \cpu1|t[2]~3_combout\,
	combout => \cpu1|Mux28~4_combout\);

-- Location: LCCOMB_X14_Y11_N24
\cpu1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add2~8_combout\ = (\cpu1|r\(4) & ((GND) # (!\cpu1|Add2~7\))) # (!\cpu1|r\(4) & (\cpu1|Add2~7\ $ (GND)))
-- \cpu1|Add2~9\ = CARRY((\cpu1|r\(4)) # (!\cpu1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|r\(4),
	datad => VCC,
	cin => \cpu1|Add2~7\,
	combout => \cpu1|Add2~8_combout\,
	cout => \cpu1|Add2~9\);

-- Location: FF_X21_Y7_N29
\cpu1|r_stack[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[9][4]~q\);

-- Location: FF_X23_Y6_N23
\cpu1|r_stack[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[8][4]~q\);

-- Location: LCCOMB_X23_Y6_N22
\cpu1|Mux85~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~12_combout\ = (\cpu1|rp\(0) & ((\cpu1|r_stack[9][4]~q\) # ((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & (((\cpu1|r_stack[8][4]~q\ & !\cpu1|rp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[9][4]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[8][4]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux85~12_combout\);

-- Location: FF_X24_Y10_N19
\cpu1|r_stack[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[11][4]~q\);

-- Location: FF_X24_Y10_N25
\cpu1|r_stack[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[10][4]~q\);

-- Location: LCCOMB_X24_Y10_N18
\cpu1|Mux85~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~13_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux85~12_combout\ & (\cpu1|r_stack[11][4]~q\)) # (!\cpu1|Mux85~12_combout\ & ((\cpu1|r_stack[10][4]~q\))))) # (!\cpu1|rp\(1) & (\cpu1|Mux85~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|Mux85~12_combout\,
	datac => \cpu1|r_stack[11][4]~q\,
	datad => \cpu1|r_stack[10][4]~q\,
	combout => \cpu1|Mux85~13_combout\);

-- Location: FF_X22_Y9_N17
\cpu1|r_stack[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[5][4]~q\);

-- Location: FF_X23_Y7_N29
\cpu1|r_stack[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[4][4]~q\);

-- Location: FF_X24_Y7_N3
\cpu1|r_stack[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[6][4]~q\);

-- Location: LCCOMB_X23_Y7_N28
\cpu1|Mux85~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~14_combout\ = (\cpu1|rp\(1) & ((\cpu1|rp\(0)) # ((\cpu1|r_stack[6][4]~q\)))) # (!\cpu1|rp\(1) & (!\cpu1|rp\(0) & (\cpu1|r_stack[4][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[4][4]~q\,
	datad => \cpu1|r_stack[6][4]~q\,
	combout => \cpu1|Mux85~14_combout\);

-- Location: FF_X24_Y9_N11
\cpu1|r_stack[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[7][4]~q\);

-- Location: LCCOMB_X24_Y9_N10
\cpu1|Mux85~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~15_combout\ = (\cpu1|Mux85~14_combout\ & (((\cpu1|r_stack[7][4]~q\) # (!\cpu1|rp\(0))))) # (!\cpu1|Mux85~14_combout\ & (\cpu1|r_stack[5][4]~q\ & ((\cpu1|rp\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[5][4]~q\,
	datab => \cpu1|Mux85~14_combout\,
	datac => \cpu1|r_stack[7][4]~q\,
	datad => \cpu1|rp\(0),
	combout => \cpu1|Mux85~15_combout\);

-- Location: LCCOMB_X21_Y6_N16
\cpu1|r_stack[2][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[2][4]~feeder_combout\ = \cpu1|r\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(4),
	combout => \cpu1|r_stack[2][4]~feeder_combout\);

-- Location: FF_X21_Y6_N17
\cpu1|r_stack[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[2][4]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[2][4]~q\);

-- Location: FF_X18_Y10_N11
\cpu1|r_stack[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[0][4]~q\);

-- Location: FF_X18_Y10_N17
\cpu1|r_stack[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[1][4]~q\);

-- Location: LCCOMB_X18_Y10_N10
\cpu1|Mux85~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~16_combout\ = (\cpu1|rp\(0) & ((\cpu1|rp\(1)) # ((\cpu1|r_stack[1][4]~q\)))) # (!\cpu1|rp\(0) & (!\cpu1|rp\(1) & (\cpu1|r_stack[0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[0][4]~q\,
	datad => \cpu1|r_stack[1][4]~q\,
	combout => \cpu1|Mux85~16_combout\);

-- Location: FF_X21_Y10_N29
\cpu1|r_stack[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[3][4]~q\);

-- Location: LCCOMB_X21_Y10_N28
\cpu1|Mux85~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~17_combout\ = (\cpu1|Mux85~16_combout\ & (((\cpu1|r_stack[3][4]~q\) # (!\cpu1|rp\(1))))) # (!\cpu1|Mux85~16_combout\ & (\cpu1|r_stack[2][4]~q\ & ((\cpu1|rp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[2][4]~q\,
	datab => \cpu1|Mux85~16_combout\,
	datac => \cpu1|r_stack[3][4]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux85~17_combout\);

-- Location: LCCOMB_X21_Y10_N22
\cpu1|Mux85~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~18_combout\ = (\cpu1|rp\(3) & (((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & (\cpu1|Mux85~15_combout\)) # (!\cpu1|rp\(2) & ((\cpu1|Mux85~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|Mux85~15_combout\,
	datac => \cpu1|rp\(2),
	datad => \cpu1|Mux85~17_combout\,
	combout => \cpu1|Mux85~18_combout\);

-- Location: LCCOMB_X23_Y10_N24
\cpu1|r_stack[14][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[14][4]~feeder_combout\ = \cpu1|r\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(4),
	combout => \cpu1|r_stack[14][4]~feeder_combout\);

-- Location: FF_X23_Y10_N25
\cpu1|r_stack[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[14][4]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[14][4]~q\);

-- Location: FF_X25_Y10_N23
\cpu1|r_stack[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[12][4]~q\);

-- Location: LCCOMB_X25_Y10_N22
\cpu1|Mux85~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~19_combout\ = (\cpu1|rp\(0) & (((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & (\cpu1|r_stack[14][4]~q\)) # (!\cpu1|rp\(1) & ((\cpu1|r_stack[12][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[14][4]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[12][4]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux85~19_combout\);

-- Location: FF_X26_Y10_N3
\cpu1|r_stack[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[15][4]~q\);

-- Location: FF_X26_Y10_N25
\cpu1|r_stack[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[13][4]~q\);

-- Location: LCCOMB_X26_Y10_N2
\cpu1|Mux85~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~20_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux85~19_combout\ & (\cpu1|r_stack[15][4]~q\)) # (!\cpu1|Mux85~19_combout\ & ((\cpu1|r_stack[13][4]~q\))))) # (!\cpu1|rp\(0) & (\cpu1|Mux85~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|Mux85~19_combout\,
	datac => \cpu1|r_stack[15][4]~q\,
	datad => \cpu1|r_stack[13][4]~q\,
	combout => \cpu1|Mux85~20_combout\);

-- Location: LCCOMB_X21_Y10_N0
\cpu1|Mux85~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~21_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux85~18_combout\ & ((\cpu1|Mux85~20_combout\))) # (!\cpu1|Mux85~18_combout\ & (\cpu1|Mux85~13_combout\)))) # (!\cpu1|rp\(3) & (((\cpu1|Mux85~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|Mux85~13_combout\,
	datac => \cpu1|Mux85~18_combout\,
	datad => \cpu1|Mux85~20_combout\,
	combout => \cpu1|Mux85~21_combout\);

-- Location: FF_X17_Y6_N23
\cpu1|r_stack[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[18][4]~q\);

-- Location: FF_X14_Y6_N9
\cpu1|r_stack[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[26][4]~q\);

-- Location: LCCOMB_X17_Y6_N22
\cpu1|Mux85~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~2_combout\ = (\cpu1|rp\(3) & ((\cpu1|rp\(2)) # ((\cpu1|r_stack[26][4]~q\)))) # (!\cpu1|rp\(3) & (!\cpu1|rp\(2) & (\cpu1|r_stack[18][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[18][4]~q\,
	datad => \cpu1|r_stack[26][4]~q\,
	combout => \cpu1|Mux85~2_combout\);

-- Location: FF_X14_Y6_N27
\cpu1|r_stack[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[30][4]~q\);

-- Location: FF_X17_Y6_N21
\cpu1|r_stack[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[22][4]~q\);

-- Location: LCCOMB_X14_Y6_N26
\cpu1|Mux85~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~3_combout\ = (\cpu1|Mux85~2_combout\ & (((\cpu1|r_stack[30][4]~q\)) # (!\cpu1|rp\(2)))) # (!\cpu1|Mux85~2_combout\ & (\cpu1|rp\(2) & ((\cpu1|r_stack[22][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux85~2_combout\,
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[30][4]~q\,
	datad => \cpu1|r_stack[22][4]~q\,
	combout => \cpu1|Mux85~3_combout\);

-- Location: FF_X22_Y5_N17
\cpu1|r_stack[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[23][4]~q\);

-- Location: FF_X23_Y5_N11
\cpu1|r_stack[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[19][4]~q\);

-- Location: LCCOMB_X23_Y5_N10
\cpu1|Mux85~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~9_combout\ = (\cpu1|rp\(3) & (((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & (\cpu1|r_stack[23][4]~q\)) # (!\cpu1|rp\(2) & ((\cpu1|r_stack[19][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|r_stack[23][4]~q\,
	datac => \cpu1|r_stack[19][4]~q\,
	datad => \cpu1|rp\(2),
	combout => \cpu1|Mux85~9_combout\);

-- Location: FF_X22_Y5_N27
\cpu1|r_stack[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[31][4]~q\);

-- Location: LCCOMB_X23_Y5_N16
\cpu1|r_stack[27][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[27][4]~feeder_combout\ = \cpu1|r\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(4),
	combout => \cpu1|r_stack[27][4]~feeder_combout\);

-- Location: FF_X23_Y5_N17
\cpu1|r_stack[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[27][4]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[27][4]~q\);

-- Location: LCCOMB_X22_Y5_N26
\cpu1|Mux85~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~10_combout\ = (\cpu1|Mux85~9_combout\ & (((\cpu1|r_stack[31][4]~q\)) # (!\cpu1|rp\(3)))) # (!\cpu1|Mux85~9_combout\ & (\cpu1|rp\(3) & ((\cpu1|r_stack[27][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux85~9_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[31][4]~q\,
	datad => \cpu1|r_stack[27][4]~q\,
	combout => \cpu1|Mux85~10_combout\);

-- Location: FF_X25_Y8_N7
\cpu1|r_stack[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[17][4]~q\);

-- Location: FF_X24_Y8_N9
\cpu1|r_stack[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[21][4]~q\);

-- Location: LCCOMB_X25_Y8_N6
\cpu1|Mux85~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~4_combout\ = (\cpu1|rp\(2) & ((\cpu1|rp\(3)) # ((\cpu1|r_stack[21][4]~q\)))) # (!\cpu1|rp\(2) & (!\cpu1|rp\(3) & (\cpu1|r_stack[17][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[17][4]~q\,
	datad => \cpu1|r_stack[21][4]~q\,
	combout => \cpu1|Mux85~4_combout\);

-- Location: FF_X24_Y5_N9
\cpu1|r_stack[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[29][4]~q\);

-- Location: LCCOMB_X25_Y8_N12
\cpu1|r_stack[25][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[25][4]~feeder_combout\ = \cpu1|r\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(4),
	combout => \cpu1|r_stack[25][4]~feeder_combout\);

-- Location: FF_X25_Y8_N13
\cpu1|r_stack[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[25][4]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[25][4]~q\);

-- Location: LCCOMB_X24_Y5_N8
\cpu1|Mux85~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~5_combout\ = (\cpu1|Mux85~4_combout\ & (((\cpu1|r_stack[29][4]~q\)) # (!\cpu1|rp\(3)))) # (!\cpu1|Mux85~4_combout\ & (\cpu1|rp\(3) & ((\cpu1|r_stack[25][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux85~4_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[29][4]~q\,
	datad => \cpu1|r_stack[25][4]~q\,
	combout => \cpu1|Mux85~5_combout\);

-- Location: FF_X18_Y7_N7
\cpu1|r_stack[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[20][4]~q\);

-- Location: FF_X18_Y7_N1
\cpu1|r_stack[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[28][4]~q\);

-- Location: FF_X16_Y7_N21
\cpu1|r_stack[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[16][4]~q\);

-- Location: LCCOMB_X16_Y6_N14
\cpu1|r_stack[24][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[24][4]~feeder_combout\ = \cpu1|r\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(4),
	combout => \cpu1|r_stack[24][4]~feeder_combout\);

-- Location: FF_X16_Y6_N15
\cpu1|r_stack[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[24][4]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[24][4]~q\);

-- Location: LCCOMB_X16_Y7_N20
\cpu1|Mux85~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~6_combout\ = (\cpu1|rp\(2) & (\cpu1|rp\(3))) # (!\cpu1|rp\(2) & ((\cpu1|rp\(3) & ((\cpu1|r_stack[24][4]~q\))) # (!\cpu1|rp\(3) & (\cpu1|r_stack[16][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[16][4]~q\,
	datad => \cpu1|r_stack[24][4]~q\,
	combout => \cpu1|Mux85~6_combout\);

-- Location: LCCOMB_X18_Y7_N0
\cpu1|Mux85~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~7_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux85~6_combout\ & ((\cpu1|r_stack[28][4]~q\))) # (!\cpu1|Mux85~6_combout\ & (\cpu1|r_stack[20][4]~q\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux85~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[20][4]~q\,
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[28][4]~q\,
	datad => \cpu1|Mux85~6_combout\,
	combout => \cpu1|Mux85~7_combout\);

-- Location: LCCOMB_X18_Y8_N6
\cpu1|Mux85~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~8_combout\ = (\cpu1|rp\(1) & (((\cpu1|rp\(0))))) # (!\cpu1|rp\(1) & ((\cpu1|rp\(0) & (\cpu1|Mux85~5_combout\)) # (!\cpu1|rp\(0) & ((\cpu1|Mux85~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux85~5_combout\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|rp\(0),
	datad => \cpu1|Mux85~7_combout\,
	combout => \cpu1|Mux85~8_combout\);

-- Location: LCCOMB_X18_Y8_N16
\cpu1|Mux85~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~11_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux85~8_combout\ & ((\cpu1|Mux85~10_combout\))) # (!\cpu1|Mux85~8_combout\ & (\cpu1|Mux85~3_combout\)))) # (!\cpu1|rp\(1) & (((\cpu1|Mux85~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux85~3_combout\,
	datab => \cpu1|Mux85~10_combout\,
	datac => \cpu1|rp\(1),
	datad => \cpu1|Mux85~8_combout\,
	combout => \cpu1|Mux85~11_combout\);

-- Location: LCCOMB_X14_Y11_N0
\cpu1|Mux85~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~22_combout\ = (\cpu1|r[15]~1_combout\ & ((\cpu1|r[15]~0_combout\) # ((\cpu1|Mux85~11_combout\)))) # (!\cpu1|r[15]~1_combout\ & (!\cpu1|r[15]~0_combout\ & (\cpu1|Mux85~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~1_combout\,
	datab => \cpu1|r[15]~0_combout\,
	datac => \cpu1|Mux85~21_combout\,
	datad => \cpu1|Mux85~11_combout\,
	combout => \cpu1|Mux85~22_combout\);

-- Location: LCCOMB_X14_Y11_N2
\cpu1|Mux85~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~23_combout\ = (\cpu1|r[15]~0_combout\ & ((\cpu1|Mux85~22_combout\ & (\cpu1|Add2~8_combout\)) # (!\cpu1|Mux85~22_combout\ & ((\cpu1|t\(4)))))) # (!\cpu1|r[15]~0_combout\ & (((\cpu1|Mux85~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add2~8_combout\,
	datab => \cpu1|t\(4),
	datac => \cpu1|r[15]~0_combout\,
	datad => \cpu1|Mux85~22_combout\,
	combout => \cpu1|Mux85~23_combout\);

-- Location: LCCOMB_X12_Y10_N12
\cpu1|Mux85~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux85~24_combout\ = (\cpu1|r_sel[0]~0_combout\ & ((\cpu1|r_sel[1]~3_combout\ & ((\cpu1|p\(4)))) # (!\cpu1|r_sel[1]~3_combout\ & (\cpu1|Mux85~23_combout\)))) # (!\cpu1|r_sel[0]~0_combout\ & (\cpu1|Mux85~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux85~23_combout\,
	datab => \cpu1|r_sel[0]~0_combout\,
	datac => \cpu1|p\(4),
	datad => \cpu1|r_sel[1]~3_combout\,
	combout => \cpu1|Mux85~24_combout\);

-- Location: FF_X12_Y10_N13
\cpu1|r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux85~24_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r\(4));

-- Location: LCCOMB_X12_Y11_N8
\cpu1|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~8_combout\ = (\cpu1|p\(4) & (\cpu1|Add3~7\ $ (GND))) # (!\cpu1|p\(4) & (!\cpu1|Add3~7\ & VCC))
-- \cpu1|Add3~9\ = CARRY((\cpu1|p\(4) & !\cpu1|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(4),
	datad => VCC,
	cin => \cpu1|Add3~7\,
	combout => \cpu1|Add3~8_combout\,
	cout => \cpu1|Add3~9\);

-- Location: LCCOMB_X11_Y11_N28
\cpu1|p[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p[4]~11_combout\ = (\cpu1|p_sel[0]~1_combout\ & (\cpu1|r\(4))) # (!\cpu1|p_sel[0]~1_combout\ & ((\cpu1|Add3~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(4),
	datab => \cpu1|Add3~8_combout\,
	datad => \cpu1|p_sel[0]~1_combout\,
	combout => \cpu1|p[4]~11_combout\);

-- Location: FF_X16_Y12_N19
\cpu1|i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[4]~80_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Mux34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|i\(4));

-- Location: FF_X11_Y11_N29
\cpu1|p[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|p[4]~11_combout\,
	asdata => \cpu1|i\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \cpu1|p_sel[1]~2_combout\,
	ena => \cpu1|pload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|p\(4));

-- Location: LCCOMB_X12_Y11_N10
\cpu1|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~10_combout\ = (\cpu1|p\(5) & (!\cpu1|Add3~9\)) # (!\cpu1|p\(5) & ((\cpu1|Add3~9\) # (GND)))
-- \cpu1|Add3~11\ = CARRY((!\cpu1|Add3~9\) # (!\cpu1|p\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|p\(5),
	datad => VCC,
	cin => \cpu1|Add3~9\,
	combout => \cpu1|Add3~10_combout\,
	cout => \cpu1|Add3~11\);

-- Location: LCCOMB_X11_Y11_N30
\cpu1|p[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p[5]~12_combout\ = (\cpu1|p_sel[0]~1_combout\ & (\cpu1|r\(5))) # (!\cpu1|p_sel[0]~1_combout\ & ((\cpu1|Add3~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(5),
	datab => \cpu1|Add3~10_combout\,
	datad => \cpu1|p_sel[0]~1_combout\,
	combout => \cpu1|p[5]~12_combout\);

-- Location: FF_X21_Y13_N9
\gpio1|gpio_dir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \system_data_o[5]~70_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \gpio1|gpio_dir_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_dir_reg\(5));

-- Location: FF_X26_Y13_N1
\gpio1|gpio_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[5]~70_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_reg\(5));

-- Location: IOIBUF_X34_Y18_N15
\ioport[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ioport(5),
	o => \ioport[5]~input_o\);

-- Location: LCCOMB_X25_Y12_N14
\uart1|baudrate_reg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|baudrate_reg[5]~5_combout\ = !\system_data_o[5]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \system_data_o[5]~70_combout\,
	combout => \uart1|baudrate_reg[5]~5_combout\);

-- Location: FF_X25_Y12_N15
\uart1|baudrate_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|baudrate_reg[5]~5_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|baudrate_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|baudrate_reg\(5));

-- Location: LCCOMB_X28_Y13_N20
\system_data_o[5]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[5]~66_combout\ = (\uart1|uart_register_file_read~0_combout\) # ((!\cpu1|addr[0]~0_combout\ & !\uart1|baudrate_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[0]~0_combout\,
	datab => \uart1|uart_register_file_read~0_combout\,
	datad => \uart1|baudrate_reg\(5),
	combout => \system_data_o[5]~66_combout\);

-- Location: LCCOMB_X28_Y13_N14
\system_data_o[5]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[5]~67_combout\ = (\system_data_o[13]~5_combout\ & ((\system_data_o[13]~6_combout\ & ((\system_data_o[5]~66_combout\))) # (!\system_data_o[13]~6_combout\ & (\ioport[5]~input_o\)))) # (!\system_data_o[13]~5_combout\ & 
-- (((!\system_data_o[13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ioport[5]~input_o\,
	datab => \system_data_o[13]~5_combout\,
	datac => \system_data_o[13]~6_combout\,
	datad => \system_data_o[5]~66_combout\,
	combout => \system_data_o[5]~67_combout\);

-- Location: LCCOMB_X26_Y13_N0
\system_data_o[5]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[5]~68_combout\ = (\system_data_o[13]~2_combout\ & (((\system_data_o[5]~67_combout\)))) # (!\system_data_o[13]~2_combout\ & ((\system_data_o[5]~67_combout\ & ((\gpio1|gpio_reg\(5)))) # (!\system_data_o[5]~67_combout\ & 
-- (\gpio1|gpio_dir_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~2_combout\,
	datab => \gpio1|gpio_dir_reg\(5),
	datac => \gpio1|gpio_reg\(5),
	datad => \system_data_o[5]~67_combout\,
	combout => \system_data_o[5]~68_combout\);

-- Location: LCCOMB_X22_Y14_N20
\uart1|rx_buffer_reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_buffer_reg[5]~feeder_combout\ = \uart1|rx_shift_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|rx_shift_reg\(5),
	combout => \uart1|rx_buffer_reg[5]~feeder_combout\);

-- Location: FF_X22_Y14_N21
\uart1|rx_buffer_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_buffer_reg[5]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|rx_buffer_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_buffer_reg\(5));

-- Location: IOIBUF_X0_Y13_N22
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y14_N22
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y14_N15
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X1_Y12_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X11_Y14_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\);

-- Location: FF_X11_Y14_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X10_Y16_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X10_Y16_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X10_Y16_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X10_Y16_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X10_Y16_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X10_Y16_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X10_Y15_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X10_Y15_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: LCCOMB_X10_Y14_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X10_Y14_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X10_Y14_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X10_Y14_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X10_Y14_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X10_Y14_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X10_Y14_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X10_Y14_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X10_Y14_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: LCCOMB_X10_Y14_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\);

-- Location: FF_X10_Y14_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X10_Y15_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X10_Y15_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X10_Y15_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X10_Y15_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X10_Y15_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X10_Y15_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X10_Y15_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X10_Y15_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X10_Y15_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X10_Y15_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X10_Y15_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCCOMB_X10_Y15_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\);

-- Location: FF_X10_Y15_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X10_Y15_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X10_Y15_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X10_Y15_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X10_Y15_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X11_Y14_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X11_Y14_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X10_Y14_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X10_Y14_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LCCOMB_X10_Y14_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\);

-- Location: LCCOMB_X11_Y14_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\);

-- Location: LCCOMB_X11_Y20_N8
\~QIC_CREATED_GND~I\ : cycloneive_lcell_comb
-- Equation(s):
-- \~QIC_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QIC_CREATED_GND~I_combout\);

-- Location: LCCOMB_X13_Y14_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\);

-- Location: LCCOMB_X12_Y14_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: FF_X13_Y14_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: LCCOMB_X21_Y14_N2
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datad => VCC,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13\);

-- Location: LCCOMB_X11_Y14_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LCCOMB_X12_Y14_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X11_Y14_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X11_Y14_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\);

-- Location: FF_X11_Y14_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X11_Y14_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: FF_X11_Y15_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: FF_X11_Y15_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: FF_X11_Y15_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: LCCOMB_X11_Y15_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X11_Y15_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: LCCOMB_X11_Y15_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: FF_X11_Y15_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: FF_X11_Y15_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: LCCOMB_X11_Y15_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X11_Y15_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X11_Y15_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X11_Y15_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X11_Y15_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X11_Y15_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X11_Y15_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: LCCOMB_X11_Y15_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X11_Y15_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X11_Y15_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\);

-- Location: FF_X11_Y15_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X11_Y14_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X11_Y14_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: LCCOMB_X11_Y14_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\);

-- Location: FF_X11_Y14_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LCCOMB_X13_Y14_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\);

-- Location: FF_X13_Y14_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\);

-- Location: LCCOMB_X21_Y14_N0
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: LCCOMB_X22_Y13_N16
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\);

-- Location: FF_X13_Y14_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\);

-- Location: LCCOMB_X21_Y14_N26
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout\);

-- Location: LCCOMB_X13_Y14_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\);

-- Location: FF_X13_Y14_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\);

-- Location: LCCOMB_X21_Y15_N16
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\);

-- Location: LCCOMB_X21_Y15_N0
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => VCC,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~1\);

-- Location: LCCOMB_X21_Y15_N20
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\);

-- Location: LCCOMB_X21_Y15_N24
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout\);

-- Location: FF_X21_Y15_N25
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LCCOMB_X21_Y15_N2
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => VCC,
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~1\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~3\);

-- Location: LCCOMB_X21_Y15_N26
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\);

-- Location: FF_X21_Y15_N27
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X21_Y15_N14
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\);

-- Location: LCCOMB_X21_Y15_N4
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => VCC,
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~3\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~5\);

-- Location: LCCOMB_X21_Y15_N22
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\);

-- Location: FF_X21_Y15_N23
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LCCOMB_X21_Y15_N6
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => VCC,
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~5\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~7\);

-- Location: LCCOMB_X21_Y15_N28
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\);

-- Location: FF_X21_Y15_N29
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X21_Y15_N8
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~7\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\);

-- Location: LCCOMB_X21_Y15_N10
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout\);

-- Location: FF_X21_Y15_N11
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4));

-- Location: LCCOMB_X21_Y15_N12
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: LCCOMB_X21_Y14_N28
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~14_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout\);

-- Location: FF_X21_Y14_N3
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	asdata => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: LCCOMB_X21_Y14_N4
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17\);

-- Location: FF_X21_Y14_N5
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout\,
	asdata => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: LCCOMB_X21_Y14_N6
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19\);

-- Location: FF_X21_Y14_N7
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout\,
	asdata => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: LCCOMB_X21_Y14_N8
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21\);

-- Location: FF_X21_Y14_N9
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout\,
	asdata => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: LCCOMB_X21_Y14_N10
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	datad => VCC,
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23\);

-- Location: LCCOMB_X21_Y14_N12
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	datad => VCC,
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25\);

-- Location: LCCOMB_X21_Y14_N14
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	datad => VCC,
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27\);

-- Location: LCCOMB_X21_Y14_N16
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	datad => VCC,
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29\);

-- Location: LCCOMB_X21_Y14_N18
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	datad => VCC,
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31\);

-- Location: LCCOMB_X21_Y14_N20
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	datad => VCC,
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33\);

-- Location: LCCOMB_X21_Y14_N22
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	datad => VCC,
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35\);

-- Location: LCCOMB_X21_Y14_N24
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout\);

-- Location: FF_X21_Y14_N25
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11));

-- Location: FF_X21_Y14_N23
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout\,
	asdata => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10));

-- Location: FF_X21_Y14_N21
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout\,
	asdata => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

-- Location: FF_X21_Y14_N19
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout\,
	asdata => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

-- Location: FF_X21_Y14_N17
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout\,
	asdata => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: FF_X21_Y14_N15
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout\,
	asdata => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: FF_X21_Y14_N13
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout\,
	asdata => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X21_Y14_N11
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout\,
	asdata => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: LCCOMB_X13_Y14_N18
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: LCCOMB_X14_Y14_N14
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X14_Y14_N1
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4));

-- Location: FF_X14_Y14_N11
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5));

-- Location: LCCOMB_X14_Y14_N28
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout\);

-- Location: FF_X14_Y14_N29
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout\,
	clrn => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6));

-- Location: LCCOMB_X14_Y14_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\);

-- Location: LCCOMB_X11_Y14_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\);

-- Location: LCCOMB_X11_Y14_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\);

-- Location: FF_X14_Y14_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7));

-- Location: LCCOMB_X14_Y14_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\);

-- Location: FF_X14_Y14_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: LCCOMB_X14_Y14_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\);

-- Location: FF_X14_Y14_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: LCCOMB_X14_Y14_N30
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\);

-- Location: FF_X14_Y14_N31
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\,
	clrn => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: LCCOMB_X14_Y14_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\);

-- Location: FF_X14_Y14_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: LCCOMB_X13_Y14_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout\);

-- Location: FF_X13_Y14_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\);

-- Location: LCCOMB_X13_Y14_N24
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X13_Y14_N25
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X12_Y14_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\);

-- Location: FF_X12_Y14_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LCCOMB_X12_Y14_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\);

-- Location: LCCOMB_X10_Y14_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: FF_X10_Y14_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X11_Y14_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X10_Y14_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\);

-- Location: FF_X10_Y14_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X10_Y15_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X10_Y15_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X11_Y14_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\,
	asdata => \~QIC_CREATED_GND~I_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8));

-- Location: LCCOMB_X12_Y14_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout\);

-- Location: FF_X12_Y14_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X11_Y14_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\);

-- Location: LCCOMB_X11_Y14_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\);

-- Location: FF_X14_Y14_N13
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X14_Y14_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\);

-- Location: LCCOMB_X11_Y14_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout\);

-- Location: FF_X11_Y14_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: LCCOMB_X14_Y14_N2
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\);

-- Location: FF_X14_Y14_N3
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\,
	clrn => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: LCCOMB_X12_Y14_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\);

-- Location: FF_X12_Y14_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LCCOMB_X14_Y14_N8
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\);

-- Location: FF_X14_Y14_N9
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\,
	clrn => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: LCCOMB_X12_Y14_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\);

-- Location: FF_X12_Y14_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LCCOMB_X12_Y14_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\);

-- Location: LCCOMB_X12_Y14_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\);

-- Location: LCCOMB_X10_Y14_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\);

-- Location: LCCOMB_X12_Y14_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\);

-- Location: LCCOMB_X10_Y14_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: FF_X10_Y14_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X10_Y14_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X10_Y14_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X10_Y14_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X10_Y14_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X10_Y14_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X10_Y14_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X25_Y15_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X13_Y12_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X13_Y12_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15\);

-- Location: LCCOMB_X13_Y12_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\);

-- Location: FF_X13_Y12_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X13_Y12_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\);

-- Location: FF_X13_Y12_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X13_Y12_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\);

-- Location: FF_X13_Y12_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X13_Y12_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\);

-- Location: FF_X13_Y12_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X13_Y12_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\);

-- Location: LCCOMB_X13_Y12_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\);

-- Location: FF_X13_Y12_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X13_Y12_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X13_Y12_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X13_Y12_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X13_Y12_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X16_Y14_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout\);

-- Location: FF_X13_Y12_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X13_Y12_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: FF_X13_Y12_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X13_Y12_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: FF_X13_Y12_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X13_Y12_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X13_Y12_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: FF_X13_Y12_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X12_Y14_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

-- Location: FF_X12_Y14_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0));

-- Location: LCCOMB_X12_Y14_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\);

-- Location: LCCOMB_X25_Y15_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\);

-- Location: LCCOMB_X25_Y15_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\);

-- Location: LCCOMB_X25_Y15_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\);

-- Location: LCCOMB_X25_Y15_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout\);

-- Location: FF_X25_Y15_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LCCOMB_X25_Y15_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\);

-- Location: FF_X25_Y15_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: LCCOMB_X25_Y15_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\);

-- Location: FF_X25_Y15_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LCCOMB_X25_Y15_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\);

-- Location: FF_X25_Y15_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LCCOMB_X25_Y15_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\);

-- Location: FF_X25_Y15_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LCCOMB_X26_Y15_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout\);

-- Location: LCCOMB_X26_Y15_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\);

-- Location: LCCOMB_X19_Y15_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X13_Y14_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X19_Y15_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\);

-- Location: FF_X19_Y15_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: FF_X19_Y15_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X19_Y15_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X19_Y15_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X19_Y15_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X19_Y15_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X19_Y15_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\);

-- Location: LCCOMB_X19_Y15_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X19_Y15_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LCCOMB_X26_Y15_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\);

-- Location: LCCOMB_X26_Y15_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

-- Location: LCCOMB_X26_Y15_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\);

-- Location: LCCOMB_X26_Y15_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: LCCOMB_X23_Y15_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X19_Y15_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\);

-- Location: FF_X19_Y15_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LCCOMB_X26_Y15_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\);

-- Location: LCCOMB_X26_Y15_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\);

-- Location: LCCOMB_X23_Y15_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X19_Y15_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\);

-- Location: FF_X19_Y15_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LCCOMB_X26_Y15_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\);

-- Location: LCCOMB_X26_Y15_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\);

-- Location: LCCOMB_X26_Y15_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\);

-- Location: LCCOMB_X23_Y15_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: FF_X19_Y15_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LCCOMB_X26_Y15_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\);

-- Location: LCCOMB_X26_Y15_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\);

-- Location: LCCOMB_X26_Y15_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\);

-- Location: LCCOMB_X23_Y15_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X23_Y15_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LCCOMB_X23_Y15_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X23_Y15_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X23_Y15_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: FF_X23_Y15_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: FF_X23_Y15_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LCCOMB_X12_Y14_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

-- Location: LCCOMB_X12_Y14_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

-- Location: LCCOMB_X12_Y14_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\);

-- Location: LCCOMB_X13_Y14_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\);

-- Location: FF_X13_Y14_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\);

-- Location: LCCOMB_X13_Y14_N28
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X13_Y14_N29
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X13_Y14_N30
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\);

-- Location: LCCOMB_X22_Y16_N4
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => VCC,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\);

-- Location: LCCOMB_X22_Y16_N28
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\);

-- Location: LCCOMB_X22_Y16_N26
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout\);

-- Location: LCCOMB_X23_Y16_N12
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X23_Y16_N18
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16_combout\);

-- Location: FF_X22_Y16_N5
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	sclr => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X22_Y16_N6
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => VCC,
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\);

-- Location: FF_X22_Y16_N7
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\,
	sclr => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: LCCOMB_X22_Y16_N8
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => VCC,
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12\);

-- Location: FF_X22_Y16_N9
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout\,
	sclr => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: LCCOMB_X22_Y16_N10
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => VCC,
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\,
	cout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14\);

-- Location: FF_X22_Y16_N11
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\,
	sclr => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X22_Y16_N12
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	cin => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\);

-- Location: FF_X22_Y16_N13
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\,
	sclr => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: LCCOMB_X22_Y16_N18
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LCCOMB_X22_Y16_N0
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: LCCOMB_X22_Y16_N14
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: LCCOMB_X22_Y16_N16
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: LCCOMB_X22_Y16_N2
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X22_Y16_N20
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\);

-- Location: LCCOMB_X22_Y16_N22
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout\);

-- Location: LCCOMB_X22_Y16_N30
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\);

-- Location: LCCOMB_X22_Y16_N24
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\);

-- Location: LCCOMB_X23_Y16_N28
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\);

-- Location: LCCOMB_X23_Y16_N14
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6_combout\);

-- Location: FF_X23_Y16_N29
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X23_Y16_N24
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: FF_X23_Y16_N25
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X23_Y16_N26
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: FF_X23_Y16_N27
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X23_Y16_N16
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: FF_X23_Y16_N17
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X21_Y15_N30
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: LCCOMB_X14_Y12_N26
\cpu1|addr[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr[3]~9_combout\ = (\cpu1|addr_sel~0_combout\ & ((\cpu1|a\(3)))) # (!\cpu1|addr_sel~0_combout\ & (\cpu1|p\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|p\(3),
	datac => \cpu1|addr_sel~0_combout\,
	datad => \cpu1|a\(3),
	combout => \cpu1|addr[3]~9_combout\);

-- Location: LCCOMB_X14_Y12_N4
\cpu1|addr[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr[4]~10_combout\ = (\cpu1|addr_sel~0_combout\ & (\cpu1|a\(4))) # (!\cpu1|addr_sel~0_combout\ & ((\cpu1|p\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|addr_sel~0_combout\,
	datac => \cpu1|a\(4),
	datad => \cpu1|p\(4),
	combout => \cpu1|addr[4]~10_combout\);

-- Location: LCCOMB_X17_Y12_N18
\cpu1|addr[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr[5]~11_combout\ = (\cpu1|addr_sel~0_combout\ & ((\cpu1|a\(5)))) # (!\cpu1|addr_sel~0_combout\ & (\cpu1|p\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|addr_sel~0_combout\,
	datac => \cpu1|p\(5),
	datad => \cpu1|a\(5),
	combout => \cpu1|addr[5]~11_combout\);

-- Location: LCCOMB_X12_Y11_N12
\cpu1|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~12_combout\ = (\cpu1|p\(6) & (\cpu1|Add3~11\ $ (GND))) # (!\cpu1|p\(6) & (!\cpu1|Add3~11\ & VCC))
-- \cpu1|Add3~13\ = CARRY((\cpu1|p\(6) & !\cpu1|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(6),
	datad => VCC,
	cin => \cpu1|Add3~11\,
	combout => \cpu1|Add3~12_combout\,
	cout => \cpu1|Add3~13\);

-- Location: LCCOMB_X25_Y10_N30
\cpu1|r_stack[13][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[13][6]~feeder_combout\ = \cpu1|r\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(6),
	combout => \cpu1|r_stack[13][6]~feeder_combout\);

-- Location: FF_X25_Y10_N31
\cpu1|r_stack[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[13][6]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[13][6]~q\);

-- Location: FF_X23_Y8_N11
\cpu1|r_stack[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[15][6]~q\);

-- Location: FF_X22_Y10_N25
\cpu1|r_stack[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[14][6]~q\);

-- Location: FF_X25_Y10_N9
\cpu1|r_stack[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[12][6]~q\);

-- Location: LCCOMB_X25_Y10_N8
\cpu1|Mux83~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~19_combout\ = (\cpu1|rp\(0) & (((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & (\cpu1|r_stack[14][6]~q\)) # (!\cpu1|rp\(1) & ((\cpu1|r_stack[12][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[14][6]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[12][6]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux83~19_combout\);

-- Location: LCCOMB_X23_Y8_N10
\cpu1|Mux83~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~20_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux83~19_combout\ & ((\cpu1|r_stack[15][6]~q\))) # (!\cpu1|Mux83~19_combout\ & (\cpu1|r_stack[13][6]~q\)))) # (!\cpu1|rp\(0) & (((\cpu1|Mux83~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[13][6]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[15][6]~q\,
	datad => \cpu1|Mux83~19_combout\,
	combout => \cpu1|Mux83~20_combout\);

-- Location: LCCOMB_X22_Y8_N8
\cpu1|r_stack[9][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[9][6]~feeder_combout\ = \cpu1|r\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(6),
	combout => \cpu1|r_stack[9][6]~feeder_combout\);

-- Location: FF_X22_Y8_N9
\cpu1|r_stack[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[9][6]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[9][6]~q\);

-- Location: FF_X23_Y6_N19
\cpu1|r_stack[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[8][6]~q\);

-- Location: LCCOMB_X23_Y6_N18
\cpu1|Mux83~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~12_combout\ = (\cpu1|rp\(0) & ((\cpu1|r_stack[9][6]~q\) # ((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & (((\cpu1|r_stack[8][6]~q\ & !\cpu1|rp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[9][6]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[8][6]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux83~12_combout\);

-- Location: FF_X24_Y6_N1
\cpu1|r_stack[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[11][6]~q\);

-- Location: FF_X23_Y6_N9
\cpu1|r_stack[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[10][6]~q\);

-- Location: LCCOMB_X24_Y6_N0
\cpu1|Mux83~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~13_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux83~12_combout\ & (\cpu1|r_stack[11][6]~q\)) # (!\cpu1|Mux83~12_combout\ & ((\cpu1|r_stack[10][6]~q\))))) # (!\cpu1|rp\(1) & (\cpu1|Mux83~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|Mux83~12_combout\,
	datac => \cpu1|r_stack[11][6]~q\,
	datad => \cpu1|r_stack[10][6]~q\,
	combout => \cpu1|Mux83~13_combout\);

-- Location: FF_X19_Y10_N9
\cpu1|r_stack[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[2][6]~q\);

-- Location: FF_X19_Y10_N27
\cpu1|r_stack[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[3][6]~q\);

-- Location: FF_X18_Y10_N9
\cpu1|r_stack[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[1][6]~q\);

-- Location: FF_X18_Y10_N19
\cpu1|r_stack[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[0][6]~q\);

-- Location: LCCOMB_X18_Y10_N18
\cpu1|Mux83~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~16_combout\ = (\cpu1|rp\(1) & (((\cpu1|rp\(0))))) # (!\cpu1|rp\(1) & ((\cpu1|rp\(0) & (\cpu1|r_stack[1][6]~q\)) # (!\cpu1|rp\(0) & ((\cpu1|r_stack[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|r_stack[1][6]~q\,
	datac => \cpu1|r_stack[0][6]~q\,
	datad => \cpu1|rp\(0),
	combout => \cpu1|Mux83~16_combout\);

-- Location: LCCOMB_X19_Y10_N26
\cpu1|Mux83~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~17_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux83~16_combout\ & ((\cpu1|r_stack[3][6]~q\))) # (!\cpu1|Mux83~16_combout\ & (\cpu1|r_stack[2][6]~q\)))) # (!\cpu1|rp\(1) & (((\cpu1|Mux83~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|r_stack[2][6]~q\,
	datac => \cpu1|r_stack[3][6]~q\,
	datad => \cpu1|Mux83~16_combout\,
	combout => \cpu1|Mux83~17_combout\);

-- Location: LCCOMB_X23_Y7_N4
\cpu1|r_stack[5][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[5][6]~feeder_combout\ = \cpu1|r\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(6),
	combout => \cpu1|r_stack[5][6]~feeder_combout\);

-- Location: FF_X23_Y7_N5
\cpu1|r_stack[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[5][6]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[5][6]~q\);

-- Location: FF_X24_Y7_N13
\cpu1|r_stack[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[7][6]~q\);

-- Location: FF_X23_Y7_N15
\cpu1|r_stack[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[4][6]~q\);

-- Location: FF_X24_Y7_N19
\cpu1|r_stack[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[6][6]~q\);

-- Location: LCCOMB_X23_Y7_N14
\cpu1|Mux83~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~14_combout\ = (\cpu1|rp\(1) & ((\cpu1|rp\(0)) # ((\cpu1|r_stack[6][6]~q\)))) # (!\cpu1|rp\(1) & (!\cpu1|rp\(0) & (\cpu1|r_stack[4][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[4][6]~q\,
	datad => \cpu1|r_stack[6][6]~q\,
	combout => \cpu1|Mux83~14_combout\);

-- Location: LCCOMB_X24_Y7_N12
\cpu1|Mux83~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~15_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux83~14_combout\ & ((\cpu1|r_stack[7][6]~q\))) # (!\cpu1|Mux83~14_combout\ & (\cpu1|r_stack[5][6]~q\)))) # (!\cpu1|rp\(0) & (((\cpu1|Mux83~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|r_stack[5][6]~q\,
	datac => \cpu1|r_stack[7][6]~q\,
	datad => \cpu1|Mux83~14_combout\,
	combout => \cpu1|Mux83~15_combout\);

-- Location: LCCOMB_X23_Y8_N24
\cpu1|Mux83~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~18_combout\ = (\cpu1|rp\(3) & (((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & ((\cpu1|Mux83~15_combout\))) # (!\cpu1|rp\(2) & (\cpu1|Mux83~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux83~17_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|rp\(2),
	datad => \cpu1|Mux83~15_combout\,
	combout => \cpu1|Mux83~18_combout\);

-- Location: LCCOMB_X23_Y8_N28
\cpu1|Mux83~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~21_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux83~18_combout\ & (\cpu1|Mux83~20_combout\)) # (!\cpu1|Mux83~18_combout\ & ((\cpu1|Mux83~13_combout\))))) # (!\cpu1|rp\(3) & (((\cpu1|Mux83~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux83~20_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|Mux83~13_combout\,
	datad => \cpu1|Mux83~18_combout\,
	combout => \cpu1|Mux83~21_combout\);

-- Location: FF_X17_Y6_N31
\cpu1|r_stack[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[18][6]~q\);

-- Location: FF_X14_Y6_N1
\cpu1|r_stack[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[26][6]~q\);

-- Location: LCCOMB_X17_Y6_N30
\cpu1|Mux83~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~2_combout\ = (\cpu1|rp\(3) & ((\cpu1|rp\(2)) # ((\cpu1|r_stack[26][6]~q\)))) # (!\cpu1|rp\(3) & (!\cpu1|rp\(2) & (\cpu1|r_stack[18][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[18][6]~q\,
	datad => \cpu1|r_stack[26][6]~q\,
	combout => \cpu1|Mux83~2_combout\);

-- Location: FF_X14_Y6_N3
\cpu1|r_stack[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[30][6]~q\);

-- Location: FF_X17_Y6_N29
\cpu1|r_stack[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[22][6]~q\);

-- Location: LCCOMB_X14_Y6_N2
\cpu1|Mux83~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~3_combout\ = (\cpu1|Mux83~2_combout\ & (((\cpu1|r_stack[30][6]~q\)) # (!\cpu1|rp\(2)))) # (!\cpu1|Mux83~2_combout\ & (\cpu1|rp\(2) & ((\cpu1|r_stack[22][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux83~2_combout\,
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[30][6]~q\,
	datad => \cpu1|r_stack[22][6]~q\,
	combout => \cpu1|Mux83~3_combout\);

-- Location: LCCOMB_X23_Y5_N8
\cpu1|r_stack[27][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[27][6]~feeder_combout\ = \cpu1|r\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(6),
	combout => \cpu1|r_stack[27][6]~feeder_combout\);

-- Location: FF_X23_Y5_N9
\cpu1|r_stack[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[27][6]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[27][6]~q\);

-- Location: FF_X22_Y5_N11
\cpu1|r_stack[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[31][6]~q\);

-- Location: FF_X23_Y5_N19
\cpu1|r_stack[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[19][6]~q\);

-- Location: LCCOMB_X22_Y5_N8
\cpu1|r_stack[23][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[23][6]~feeder_combout\ = \cpu1|r\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(6),
	combout => \cpu1|r_stack[23][6]~feeder_combout\);

-- Location: FF_X22_Y5_N9
\cpu1|r_stack[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[23][6]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[23][6]~q\);

-- Location: LCCOMB_X23_Y5_N18
\cpu1|Mux83~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~9_combout\ = (\cpu1|rp\(3) & (\cpu1|rp\(2))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & ((\cpu1|r_stack[23][6]~q\))) # (!\cpu1|rp\(2) & (\cpu1|r_stack[19][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[19][6]~q\,
	datad => \cpu1|r_stack[23][6]~q\,
	combout => \cpu1|Mux83~9_combout\);

-- Location: LCCOMB_X22_Y5_N10
\cpu1|Mux83~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~10_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux83~9_combout\ & ((\cpu1|r_stack[31][6]~q\))) # (!\cpu1|Mux83~9_combout\ & (\cpu1|r_stack[27][6]~q\)))) # (!\cpu1|rp\(3) & (((\cpu1|Mux83~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[27][6]~q\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[31][6]~q\,
	datad => \cpu1|Mux83~9_combout\,
	combout => \cpu1|Mux83~10_combout\);

-- Location: FF_X17_Y8_N25
\cpu1|r_stack[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[20][6]~q\);

-- Location: FF_X17_Y8_N3
\cpu1|r_stack[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[28][6]~q\);

-- Location: FF_X16_Y7_N15
\cpu1|r_stack[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[16][6]~q\);

-- Location: FF_X16_Y6_N1
\cpu1|r_stack[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[24][6]~q\);

-- Location: LCCOMB_X16_Y7_N14
\cpu1|Mux83~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~6_combout\ = (\cpu1|rp\(2) & (\cpu1|rp\(3))) # (!\cpu1|rp\(2) & ((\cpu1|rp\(3) & ((\cpu1|r_stack[24][6]~q\))) # (!\cpu1|rp\(3) & (\cpu1|r_stack[16][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[16][6]~q\,
	datad => \cpu1|r_stack[24][6]~q\,
	combout => \cpu1|Mux83~6_combout\);

-- Location: LCCOMB_X17_Y8_N2
\cpu1|Mux83~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~7_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux83~6_combout\ & ((\cpu1|r_stack[28][6]~q\))) # (!\cpu1|Mux83~6_combout\ & (\cpu1|r_stack[20][6]~q\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux83~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|r_stack[20][6]~q\,
	datac => \cpu1|r_stack[28][6]~q\,
	datad => \cpu1|Mux83~6_combout\,
	combout => \cpu1|Mux83~7_combout\);

-- Location: FF_X25_Y8_N31
\cpu1|r_stack[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[17][6]~q\);

-- Location: LCCOMB_X24_Y5_N24
\cpu1|r_stack[21][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[21][6]~feeder_combout\ = \cpu1|r\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(6),
	combout => \cpu1|r_stack[21][6]~feeder_combout\);

-- Location: FF_X24_Y5_N25
\cpu1|r_stack[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[21][6]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[21][6]~q\);

-- Location: LCCOMB_X25_Y8_N30
\cpu1|Mux83~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~4_combout\ = (\cpu1|rp\(2) & ((\cpu1|rp\(3)) # ((\cpu1|r_stack[21][6]~q\)))) # (!\cpu1|rp\(2) & (!\cpu1|rp\(3) & (\cpu1|r_stack[17][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[17][6]~q\,
	datad => \cpu1|r_stack[21][6]~q\,
	combout => \cpu1|Mux83~4_combout\);

-- Location: FF_X24_Y5_N3
\cpu1|r_stack[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[29][6]~q\);

-- Location: LCCOMB_X25_Y8_N4
\cpu1|r_stack[25][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[25][6]~feeder_combout\ = \cpu1|r\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(6),
	combout => \cpu1|r_stack[25][6]~feeder_combout\);

-- Location: FF_X25_Y8_N5
\cpu1|r_stack[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[25][6]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[25][6]~q\);

-- Location: LCCOMB_X24_Y5_N2
\cpu1|Mux83~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~5_combout\ = (\cpu1|Mux83~4_combout\ & (((\cpu1|r_stack[29][6]~q\)) # (!\cpu1|rp\(3)))) # (!\cpu1|Mux83~4_combout\ & (\cpu1|rp\(3) & ((\cpu1|r_stack[25][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux83~4_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[29][6]~q\,
	datad => \cpu1|r_stack[25][6]~q\,
	combout => \cpu1|Mux83~5_combout\);

-- Location: LCCOMB_X23_Y8_N20
\cpu1|Mux83~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~8_combout\ = (\cpu1|rp\(1) & (\cpu1|rp\(0))) # (!\cpu1|rp\(1) & ((\cpu1|rp\(0) & ((\cpu1|Mux83~5_combout\))) # (!\cpu1|rp\(0) & (\cpu1|Mux83~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|rp\(0),
	datac => \cpu1|Mux83~7_combout\,
	datad => \cpu1|Mux83~5_combout\,
	combout => \cpu1|Mux83~8_combout\);

-- Location: LCCOMB_X23_Y8_N30
\cpu1|Mux83~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~11_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux83~8_combout\ & ((\cpu1|Mux83~10_combout\))) # (!\cpu1|Mux83~8_combout\ & (\cpu1|Mux83~3_combout\)))) # (!\cpu1|rp\(1) & (((\cpu1|Mux83~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|Mux83~3_combout\,
	datac => \cpu1|Mux83~10_combout\,
	datad => \cpu1|Mux83~8_combout\,
	combout => \cpu1|Mux83~11_combout\);

-- Location: LCCOMB_X16_Y11_N8
\cpu1|Mux83~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~22_combout\ = (\cpu1|r[15]~0_combout\ & (\cpu1|r[15]~1_combout\)) # (!\cpu1|r[15]~0_combout\ & ((\cpu1|r[15]~1_combout\ & ((\cpu1|Mux83~11_combout\))) # (!\cpu1|r[15]~1_combout\ & (\cpu1|Mux83~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~0_combout\,
	datab => \cpu1|r[15]~1_combout\,
	datac => \cpu1|Mux83~21_combout\,
	datad => \cpu1|Mux83~11_combout\,
	combout => \cpu1|Mux83~22_combout\);

-- Location: LCCOMB_X14_Y11_N26
\cpu1|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add2~10_combout\ = (\cpu1|r\(5) & (\cpu1|Add2~9\ & VCC)) # (!\cpu1|r\(5) & (!\cpu1|Add2~9\))
-- \cpu1|Add2~11\ = CARRY((!\cpu1|r\(5) & !\cpu1|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|r\(5),
	datad => VCC,
	cin => \cpu1|Add2~9\,
	combout => \cpu1|Add2~10_combout\,
	cout => \cpu1|Add2~11\);

-- Location: LCCOMB_X14_Y11_N28
\cpu1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add2~12_combout\ = (\cpu1|r\(6) & ((GND) # (!\cpu1|Add2~11\))) # (!\cpu1|r\(6) & (\cpu1|Add2~11\ $ (GND)))
-- \cpu1|Add2~13\ = CARRY((\cpu1|r\(6)) # (!\cpu1|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(6),
	datad => VCC,
	cin => \cpu1|Add2~11\,
	combout => \cpu1|Add2~12_combout\,
	cout => \cpu1|Add2~13\);

-- Location: LCCOMB_X14_Y11_N6
\cpu1|Mux83~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~23_combout\ = (\cpu1|Mux83~22_combout\ & (((\cpu1|Add2~12_combout\) # (!\cpu1|r[15]~0_combout\)))) # (!\cpu1|Mux83~22_combout\ & (\cpu1|t\(6) & (\cpu1|r[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(6),
	datab => \cpu1|Mux83~22_combout\,
	datac => \cpu1|r[15]~0_combout\,
	datad => \cpu1|Add2~12_combout\,
	combout => \cpu1|Mux83~23_combout\);

-- Location: LCCOMB_X13_Y10_N10
\cpu1|Mux83~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux83~24_combout\ = (\cpu1|r_sel[0]~0_combout\ & ((\cpu1|r_sel[1]~3_combout\ & (\cpu1|p\(6))) # (!\cpu1|r_sel[1]~3_combout\ & ((\cpu1|Mux83~23_combout\))))) # (!\cpu1|r_sel[0]~0_combout\ & (((\cpu1|Mux83~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(6),
	datab => \cpu1|r_sel[0]~0_combout\,
	datac => \cpu1|r_sel[1]~3_combout\,
	datad => \cpu1|Mux83~23_combout\,
	combout => \cpu1|Mux83~24_combout\);

-- Location: FF_X13_Y10_N11
\cpu1|r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux83~24_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r\(6));

-- Location: LCCOMB_X11_Y11_N10
\cpu1|p[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p[6]~7_combout\ = (\cpu1|p_sel[0]~1_combout\ & ((\cpu1|r\(6)))) # (!\cpu1|p_sel[0]~1_combout\ & (\cpu1|Add3~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add3~12_combout\,
	datab => \cpu1|r\(6),
	datad => \cpu1|p_sel[0]~1_combout\,
	combout => \cpu1|p[6]~7_combout\);

-- Location: FF_X11_Y11_N11
\cpu1|p[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|p[6]~7_combout\,
	asdata => \cpu1|i\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \cpu1|p_sel[1]~2_combout\,
	ena => \cpu1|pload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|p\(6));

-- Location: LCCOMB_X14_Y12_N20
\cpu1|addr[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr[6]~6_combout\ = (\cpu1|addr_sel~0_combout\ & (\cpu1|a\(6))) # (!\cpu1|addr_sel~0_combout\ & ((\cpu1|p\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|a\(6),
	datac => \cpu1|addr_sel~0_combout\,
	datad => \cpu1|p\(6),
	combout => \cpu1|addr[6]~6_combout\);

-- Location: LCCOMB_X14_Y12_N10
\cpu1|addr[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr[7]~5_combout\ = (\cpu1|addr_sel~0_combout\ & (\cpu1|a\(7))) # (!\cpu1|addr_sel~0_combout\ & ((\cpu1|p\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(7),
	datac => \cpu1|addr_sel~0_combout\,
	datad => \cpu1|p\(7),
	combout => \cpu1|addr[7]~5_combout\);

-- Location: LCCOMB_X14_Y12_N8
\cpu1|addr[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr[8]~4_combout\ = (\cpu1|addr_sel~0_combout\ & (\cpu1|a\(8))) # (!\cpu1|addr_sel~0_combout\ & ((\cpu1|p\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|addr_sel~0_combout\,
	datac => \cpu1|a\(8),
	datad => \cpu1|p\(8),
	combout => \cpu1|addr[8]~4_combout\);

-- Location: LCCOMB_X14_Y12_N30
\cpu1|addr[9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr[9]~3_combout\ = (\cpu1|addr_sel~0_combout\ & ((\cpu1|a\(9)))) # (!\cpu1|addr_sel~0_combout\ & (\cpu1|p\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(9),
	datab => \cpu1|a\(9),
	datac => \cpu1|addr_sel~0_combout\,
	combout => \cpu1|addr[9]~3_combout\);

-- Location: LCCOMB_X17_Y12_N0
\cpu1|addr[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr[10]~8_combout\ = (\cpu1|addr_sel~0_combout\ & ((\cpu1|a\(10)))) # (!\cpu1|addr_sel~0_combout\ & (\cpu1|p\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|addr_sel~0_combout\,
	datac => \cpu1|p\(10),
	datad => \cpu1|a\(10),
	combout => \cpu1|addr[10]~8_combout\);

-- Location: LCCOMB_X14_Y12_N2
\cpu1|addr[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr[11]~2_combout\ = (\cpu1|addr_sel~0_combout\ & ((\cpu1|a\(11)))) # (!\cpu1|addr_sel~0_combout\ & (\cpu1|p\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|p\(11),
	datac => \cpu1|addr_sel~0_combout\,
	datad => \cpu1|a\(11),
	combout => \cpu1|addr[11]~2_combout\);

-- Location: M9K_X15_Y15_N0
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000869BDAC882792D6C856500397D82899EDA22578D627562F647196820CD299084A565233D00B0455959EBF7A589436F1AAA1F2A2D94E9696BA070A692AA69EAA69EAAE105980A89020AB2916E8847A22AA29D68A64A28422AFDC881A56D3AAA8E836A228C642E3232614C896A6104160AEE092D089C1F9E5E4A067D3",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000E3BBF9F0F8A8FE6A000F284A33A7A1F730AD3EA5629BA0046A2D99895555538AEBBEA8D67636ADB21CA1CBAE2279343A881A995662992E71086DBAFA7A4127529A9EB3A6E58A9A22FD5CBB2FC7C833216204E57753BBCA8DAA95E9290F685757DE67F1F8C7F181108EC6B08AB8B95F255FA8A980CE27CA18ABA07B9EEA36AB8AA562F4B949D1267261F9C0C0C7AB680B250097A728A3A20022695A0BD2BEE7116DAD933E967504886DCC6A55677578693186984CE0B92766D4E76FB567174D2E982CB5BF1A25B86C632F9BD8C89EB23A76AE3A6A723AEA9C2AAA3B6ED",
	mem_init0 => X"000000000000000000000000000000000001066B22BCA9AAE1A3652B2F226BB22128B1A5E2FA1FAE6A526573E87076FC73F2C37A76E0E9BED9C3589957645EA63E31721AADA24A08EEC744F8CC63388861E347F6568ED9EDBD6B9668F19252FC64F6D557428812764E6A5E8E5518DE1F7EF51B90EE7747A8BBD60BE38029B59FFCDDA58E688A2762F48DEFC91AAA21C4485C58B9938628B40768B81E89A2C0162688000B9E712BCB7EB71D2ED86A62E1ABA3967AAC9E583B2A80DA19EE82267400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042598000000000000000301",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ep16_ram:ram_memory_0|altsyncram:altsyncram_component|altsyncram_33u3:auto_generated|altsyncram_nir2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu1|write~4_combout\,
	portare => VCC,
	portbwe => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \ALT_INV_aclk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y18_N0
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D00C0C1D4746C0380A02F41FC1FD1C83C030081E073007030802D47D46D1FC0B4208344651E0D0020C3221D0C192340C3C441C3400303010C501F7430774303747107D01D01CF403C70304072C00CB00CB4072D01CB5030F02B401D016505150D43540003432D3D32691AD332CCC33DFF78D73F0B37093534F03001",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000322CBF4500E373355552F0032C8CC3222323207323CEDC007338DCCEAAAAA10EF5F73003932374D3B8C01D76C702EBFFDFFCC062C32D33250E34EB53075470C313C32250325F0FF2D0004ECBCC9CA03001DB3445801C94C0C3C01CCF107000088D08804E11C1C350D793A447009C7071C4E5FD010729154041DD9C4717C840D3408221C51C84473E335CCCFFD00FF70F3CD40A3070C383BF034C07DFFEFEFFFF30BCAFEFF2CFC00EB4FFFF4073600D3401D35F1DBF5C300883CCC8D033CB3CFF8F24CCA2FF2CFC3CF923BC851DC3573320D500743D0C0D0F7437C0300",
	mem_init0 => X"000000000000000000000000000000000002F21AC7C0C0347CC2F10D34478ED3D070C433F3FBCEFF233E73FE7F3FD3BF3C92F324477F0CCE0CDD00C30031C1D30344B33430E007AD471208BC803201DF731418C301FB2D3006181BFB28E3C288BF2200A3FFFF01B33BED03F7100C816207200DF07700B41CCC033D3CCFC0D1FFFCC1FCBF7F8F33B301F0700FCBFF3CC06FCC00DC8F007F8FF07FCFC0CCB38FC732CFCFD0EAA41EAA07A406E66F81AA6E47FFC33FC0CF8F407FD00FFC0FFB430000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001400000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ep16_ram:ram_memory_0|altsyncram:altsyncram_component|altsyncram_33u3:auto_generated|altsyncram_nir2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu1|write~4_combout\,
	portare => VCC,
	portbwe => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \ALT_INV_aclk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\,
	portbdatain => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\,
	portaaddr => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\,
	portbaddr => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\,
	portbdataout => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y18_N16
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(15),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\);

-- Location: LCCOMB_X21_Y15_N18
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout\);

-- Location: FF_X26_Y18_N17
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15));

-- Location: M9K_X15_Y14_N0
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A1A98180484A85897245294E95418468100449D250204861EA4800C21489485220C22010051000345111C5444D11005540805100A141080410113011530115301214D0D10D57494D79550B54505514551015442D590955D97710C4045001554551081001401D0D111C02C1110190104D1081130006082020D00200",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000006118740420A40115555534211C81C01112121022130500025638444FFFFFF015D45216A641315141045494709105D775D1584272D15D131017105700010620211571118050094236002015C7805410202184122340045440554A5454005588DC401C60551151C4095341540540444061355098000324020110584E824494804180C2104888408128000480054800D0041000051A1043410E214604D7A5FD5B65605C56563180C04350A4C76252581411294107004545109C410084CA1204105184000851141844103023444804A1450110515215215E8548701498161",
	mem_init0 => X"000000000000000000000000000000000001F215120140006C4172941022C5D0E010422051C1C0EB210C10743324C1730C02221801054440408880800020215551A441205450255505511C744051095741884450817F1D10A6040B791C5181445E1108E2147700E11C8C01822204481121120484018870054C01051CC140913000894C355C493051017464168FFF1C0057C00948440A6758506751614C5341613147014864900649819085B656C8BA5B0310E10420400500104A01088C4120A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041551000000000000000200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ep16_ram:ram_memory_0|altsyncram:altsyncram_component|altsyncram_33u3:auto_generated|altsyncram_nir2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu1|write~4_combout\,
	portare => VCC,
	portbwe => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \ALT_INV_aclk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\,
	portbdatain => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\,
	portaaddr => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\,
	portbaddr => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\,
	portbdataout => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y15_N0
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015B1B139CE4C14D1340CA5241241A86A4A248C2F0915686AAD4856C14C1B21300D34C54D7370D5EF0ED22A40CA4215256E772539D494B952505311032D1030D1071CC273A536494C2B4DA5494E525B9A52F496BD252DE9974B0E534D3656D054D534409C903511134201DC3245CC731EF38C72404655C7030F075D1",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000002224BF0151917231555651C12485C32225212623170E8D545170CC9400000595F1F13146C3533053388505100361043E42A4D612030531270430E143C54261E545E52259130D44D1C1DC040BCC8CE821400A35E38D8480C057F594DD7C55F7948C9C9C470154C3714753E14118CC3E20E060D1E7C558157044C09D4610087153714325DD1895413D135CCDCAD508900E28D60E7414D3D391614FE40FC5FFD3C550DCFAAD22CD1C4970DB653C132F85305053140C8A0C3F0C938CC954538C38D64F30CC622614F438DC13F8B584611522284550103554040D56100A120",
	mem_init0 => X"00000000000000000000000000000000000031184110543420D2150535461C411454D42173C50767231333BF103803B410C1012DE1600CCA0CC45083F420F9555244E73054F1457D454214BC9E52484402540C835073446541089B3620C3C3890D2251D3294071D33255C53157149072412585E07678408545A125104288991FFC71480D1DC511E3695665964FFF305E1405F0584E742480AE2482B84C5382A53144C2816BA716BAE5A5960760188940039E611690448C541AD609EF0E790050000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C13F0000000000000000103",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ep16_ram:ram_memory_0|altsyncram:altsyncram_component|altsyncram_33u3:auto_generated|altsyncram_nir2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu1|write~4_combout\,
	portare => VCC,
	portbwe => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \ALT_INV_aclk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\,
	portbdatain => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\,
	portaaddr => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\,
	portbaddr => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\,
	portbdataout => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y18_N30
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12),
	datac => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(11),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: FF_X26_Y18_N31
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: M9K_X27_Y17_N0
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042141E0CA122E82C0642421821909C67D150450D4202A1A30C010A7406494419471C5AA108B422839025598919F5C29BC02A0B00822F00A0BE216B7866B7866B7C683588D288942346821006C0A1B001B0602C1A8B84223023D4299A152A24410045290824035250E5D0280050884451C44841D0004482020C0408A",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000B55D75288AE441110001048E5D929055536452B612070100E728710BFFFFF0B9DD13442B1061C31C051E3922D4AF5D75391D22B6A0500052AA1810626EF8F62EFE0E55AAA95AF123088AEB5791731EF7C85588AB58297D1ABC22B87888EFA23D41BD68A9AA2F9402B604182E4A1982F60A95A5FDCE3488AAD505582F72D1F384A3D258022D602E2CCC409124D535A9D10400C742A41750752A92AB73A5BD6B65B45C5357629A5E8640B36028E21AB9160A914911640248AD61999420A2841854C515987561184019457759553BEE16D05B8546A02541A80942A2DEA79",
	mem_init0 => X"00000000000000000000000000000000000270151439940038550089420790024065207440C6412A22652635192114F92417B05AA24400410491A8D0A2340194444462646110825002150D7548251999508A5441A8BE100820059A2C58418114065081F2919928E11612824320094915865018954509D10902C241650918D15FFC88989448404040B892328A0000040A4180A998460A394A4A39090888620926218D4919A5908A59029285745549EB554761260B4181C48A240A06288D8A412800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042951000000000000000201",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ep16_ram:ram_memory_0|altsyncram:altsyncram_component|altsyncram_33u3:auto_generated|altsyncram_nir2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu1|write~4_combout\,
	portare => VCC,
	portbwe => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \ALT_INV_aclk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\,
	portbdatain => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\,
	portaaddr => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\,
	portbaddr => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\,
	portbdataout => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y18_N4
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(10),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: FF_X26_Y18_N5
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: M9K_X27_Y18_N0
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008F8B8A88E2A3AB184B13F247EC7CC8C08403040D0122F2B24ED3CB2CB3C4BCCF32882AA328502AA30411185044817284043BC410AF1110AC542C965111651016512E2CAC82C4F0E2C3A102B104A84108413A104A8410B10DF2F0285FC52F05545510210B1003C2C191800C113C000104D10811F0B12082020D003E9",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000021187500BD955115555774F518484011161213423747484B56744C5400002455D5D217F6411151512C52D5739197DF75CFD86963515C17129510774265514125415511AD1549167240AC47C7084D7C63B1C53AD74A144051416E8447AB10ABC849086A0404004028471130A14C040D00304498BAB3200AB0105C5FE24790B851B882105A8843A12C0004883FCB8BD004108B073A1043413F3105B2CFBCFD1F7C204C4F72F143CF00C0ADF35B1276C5143C515F007F041F88414085EE12C71C73040008F1FE304C1470234C4E04915501145552152D5F854B711799161",
	mem_init0 => X"000000000000000000000000000000000003F307D2C940036447729512B64DC2FB506B42F1F7C9F7352D50F53F2FC1FB2D42E216B53F04450488B900AE40295753F475215450F55D155158744A51415F31AA4441B9771D33A7045F591410C044731339D0FDFF2DD11DDEF5922E947911A513949001E5F454DE951C3CCFC984BFFC987CF33F0F3233A8712287CFFF1C8D0FC8D84CC72B2F0FFE2F0FE84CD30FC1334F0FC874D2874DB1D241E11FC47E3F331CC124F84A07AA18C901CD8C7302F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ep16_ram:ram_memory_0|altsyncram:altsyncram_component|altsyncram_33u3:auto_generated|altsyncram_nir2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu1|write~4_combout\,
	portare => VCC,
	portbwe => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \ALT_INV_aclk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\,
	portbdatain => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\,
	portaaddr => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\,
	portbaddr => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\,
	portbdataout => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y18_N6
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	datac => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(9),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\);

-- Location: FF_X26_Y18_N7
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: LCCOMB_X26_Y18_N12
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(14),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\);

-- Location: FF_X26_Y18_N13
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

-- Location: M9K_X27_Y16_N0
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004105051C0702D45C9B22F097D06004678834099E610001459922C07C02C8FC1B460A30461074C4561E133141D89731057D015530115434004511D3472134321347007C51C504F447C70110014C115300535054D50534051F40F4515406004015D472A404143BD3D3F3C0CC373DCC730CF74C32B14705C3031F43115",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000373CFC5410D11330555370013CCCC33333333431130F58001330DCCFFFFFF085F4C73047471355442CC01417C362DB7C5FDCD623470D73300535F713E51635C505E13701140D4753545307CF9CDD7E3224CC71279484D0F957C114DF44141458C980D4445840C30053077501110D7635C050DDEEF535401C05CCCD0343D0A947008330C01CC04508401C082FCA9FD10C75820B7015D3D72F454E03DFBC7F5FFD34CCDBF3D3DFCE0D842BF3605078153410535F08FF5C3100C38C4CC0108A38F30C50D477FF30D538F037DDEA94E5054738400451080D14427213DA169",
	mem_init0 => X"000000000000000000000000000000000002D11FC3F8557034D7711530071CC3C414C073F3F7C0F1133D73FD7F0BC7FB2C03F33801381CC91C0951C71030C14707A0A33615D5450D215398FCC413094F7304488751735D7C401D8B3C70D3435C7F73C092FCFF50933FCC45C70044D123013015C47708B594DD651D7DDBD0D9F000B174F3775F30775172310744003C061FC071444E547F0FF43F4FC054575BE1515F5BD06DB116CB01B596D77FC9997F43D96504C04B4C045DC24D870F65631000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040554000000000000000100",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ep16_ram:ram_memory_0|altsyncram:altsyncram_component|altsyncram_33u3:auto_generated|altsyncram_nir2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu1|write~4_combout\,
	portare => VCC,
	portbwe => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \ALT_INV_aclk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\,
	portbdatain => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\,
	portaaddr => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\,
	portbaddr => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\,
	portbdataout => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y18_N20
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(13),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: FF_X26_Y18_N21
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

-- Location: LCCOMB_X26_Y18_N8
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(12),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: FF_X26_Y18_N9
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12));

-- Location: M9K_X27_Y14_N0
\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055F525B4994ADFF82B0AB36ED3C8A429CB1480BC6F34D94DA95ACFD8FEC2683A4A3A9EBA6ED0F9EA4CB322F4C292337FDE41AF3920FCF92FD05D7703037030770B0B58EC46CDE1F183634757CC2DF319F10F7C41DF11573F42A065C35C677B05C1F5B2573A32ABABC2C08E330DCC335CF74E31E4B535A3A3AF87763",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000D379F2A1D76BE50C0006F97F788FC3327323629303C7CE1D7B3C5CCFFFFFF01CD7CB7B717791483138EB9FF6C3068A35DEC9FD26438E3F634C10E7C7C34051E76FE3723CF48FC13229187F9BCDDC24515389BE77064DD0D0FFC47C7FEFFEC6B9CC3997FF8ABED37FEFC3E1FF88BCBC92EBF8F46EFB2A98C3A9F8BD3DAFE82FC32E8238DBE4E73F3AEE9CCABB16E7FACF19CF83B0B8E323BA0B1F959FECFC7B6C700C1F22F2CF910488EE633B33265C115DC10E0CEBDD3748904CC9E133810467059CCC22FD205E14F32318FA5CE7F71161FC163F381D9FCE707FE0382",
	mem_init0 => X"0000000000000000000000000000000000029012C392E9329866F46F32BDEFE3ABF8EBD7F3FF8FEB277AB7F79A3AF7BE3BB6B26ADFB28C168CC927532DD4D0C31F60133675D9B71C275698F0957300CEB323416325E78CB274119B7D20D3C20A7B322593ECEE45810ECFF35B5D1D810607654DDC7404A50ECDD3CEFBEEC96260009BFC2FBFEFF3BB7EEA99AE415538DFEE8DFEEC0563DEEBB29EAECAEC3BAECBB0EEEEDBEEA7FEAAEFA2E4B65A839A6A4F7EEF3E6ACD82FDB7CFC7FFBDFF491400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000083AE0000000000000000100",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ep16_ram:ram_memory_0|altsyncram:altsyncram_component|altsyncram_33u3:auto_generated|altsyncram_nir2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu1|write~4_combout\,
	portare => VCC,
	portbwe => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \ALT_INV_aclk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\,
	portbdatain => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\,
	portaaddr => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\,
	portbaddr => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\,
	portbdataout => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y18_N22
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(8),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: FF_X26_Y18_N23
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: LCCOMB_X26_Y18_N10
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(7),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: FF_X26_Y18_N11
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LCCOMB_X26_Y18_N24
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(6),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: FF_X26_Y18_N25
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LCCOMB_X26_Y18_N14
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(5),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\);

-- Location: FF_X26_Y18_N15
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LCCOMB_X26_Y18_N18
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(4),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\);

-- Location: FF_X26_Y18_N19
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LCCOMB_X26_Y18_N2
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	datac => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(3),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: FF_X26_Y18_N3
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LCCOMB_X26_Y18_N26
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(2),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: FF_X26_Y18_N27
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LCCOMB_X26_Y18_N0
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(1),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\);

-- Location: FF_X26_Y18_N1
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LCCOMB_X16_Y15_N8
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	datad => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_b\(0),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\);

-- Location: FF_X16_Y15_N9
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\,
	ena => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X13_Y14_N10
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\);

-- Location: LCCOMB_X13_Y14_N16
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\,
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout\);

-- Location: LCCOMB_X16_Y14_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\);

-- Location: LCCOMB_X16_Y14_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\);

-- Location: FF_X16_Y14_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: CLKCTRL_G1
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X11_Y15_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X11_Y15_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X14_Y14_N16
\ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \ram_memory_0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: LCCOMB_X21_Y13_N28
\system_data_o[5]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[5]~69_combout\ = (\system_data_o[3]~91_combout\ & (((!\system_data_o[3]~9_combout\)))) # (!\system_data_o[3]~91_combout\ & ((\system_data_o[3]~9_combout\ & (\cpu1|t\(5))) # (!\system_data_o[3]~9_combout\ & 
-- ((\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(5),
	datab => \system_data_o[3]~91_combout\,
	datac => \system_data_o[3]~9_combout\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	combout => \system_data_o[5]~69_combout\);

-- Location: LCCOMB_X21_Y13_N8
\system_data_o[5]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[5]~70_combout\ = (\system_data_o[3]~10_combout\ & ((\system_data_o[5]~69_combout\ & (\system_data_o[5]~68_combout\)) # (!\system_data_o[5]~69_combout\ & ((\uart1|rx_buffer_reg\(5)))))) # (!\system_data_o[3]~10_combout\ & 
-- (((\system_data_o[5]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[5]~68_combout\,
	datab => \system_data_o[3]~10_combout\,
	datac => \uart1|rx_buffer_reg\(5),
	datad => \system_data_o[5]~69_combout\,
	combout => \system_data_o[5]~70_combout\);

-- Location: FF_X10_Y12_N15
\cpu1|i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[5]~70_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Mux34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|i\(5));

-- Location: FF_X11_Y11_N31
\cpu1|p[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|p[5]~12_combout\,
	asdata => \cpu1|i\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \cpu1|p_sel[1]~2_combout\,
	ena => \cpu1|pload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|p\(5));

-- Location: FF_X23_Y4_N25
\cpu1|r_stack[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[10][5]~q\);

-- Location: FF_X23_Y6_N29
\cpu1|r_stack[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[8][5]~q\);

-- Location: LCCOMB_X23_Y6_N28
\cpu1|Mux84~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~14_combout\ = (\cpu1|rp\(1) & ((\cpu1|r_stack[10][5]~q\) # ((\cpu1|rp\(0))))) # (!\cpu1|rp\(1) & (((\cpu1|r_stack[8][5]~q\ & !\cpu1|rp\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[10][5]~q\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[8][5]~q\,
	datad => \cpu1|rp\(0),
	combout => \cpu1|Mux84~14_combout\);

-- Location: FF_X21_Y7_N11
\cpu1|r_stack[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[11][5]~q\);

-- Location: LCCOMB_X21_Y7_N8
\cpu1|r_stack[9][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[9][5]~feeder_combout\ = \cpu1|r\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(5),
	combout => \cpu1|r_stack[9][5]~feeder_combout\);

-- Location: FF_X21_Y7_N9
\cpu1|r_stack[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[9][5]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[9][5]~q\);

-- Location: LCCOMB_X21_Y7_N10
\cpu1|Mux84~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~15_combout\ = (\cpu1|Mux84~14_combout\ & (((\cpu1|r_stack[11][5]~q\)) # (!\cpu1|rp\(0)))) # (!\cpu1|Mux84~14_combout\ & (\cpu1|rp\(0) & ((\cpu1|r_stack[9][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux84~14_combout\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[11][5]~q\,
	datad => \cpu1|r_stack[9][5]~q\,
	combout => \cpu1|Mux84~15_combout\);

-- Location: FF_X18_Y10_N7
\cpu1|r_stack[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[0][5]~q\);

-- Location: FF_X21_Y6_N23
\cpu1|r_stack[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[2][5]~q\);

-- Location: LCCOMB_X18_Y10_N6
\cpu1|Mux84~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~16_combout\ = (\cpu1|rp\(0) & (\cpu1|rp\(1))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & ((\cpu1|r_stack[2][5]~q\))) # (!\cpu1|rp\(1) & (\cpu1|r_stack[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[0][5]~q\,
	datad => \cpu1|r_stack[2][5]~q\,
	combout => \cpu1|Mux84~16_combout\);

-- Location: FF_X21_Y10_N3
\cpu1|r_stack[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[3][5]~q\);

-- Location: FF_X18_Y10_N21
\cpu1|r_stack[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[1][5]~q\);

-- Location: LCCOMB_X21_Y10_N2
\cpu1|Mux84~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~17_combout\ = (\cpu1|Mux84~16_combout\ & (((\cpu1|r_stack[3][5]~q\)) # (!\cpu1|rp\(0)))) # (!\cpu1|Mux84~16_combout\ & (\cpu1|rp\(0) & ((\cpu1|r_stack[1][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux84~16_combout\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[3][5]~q\,
	datad => \cpu1|r_stack[1][5]~q\,
	combout => \cpu1|Mux84~17_combout\);

-- Location: LCCOMB_X21_Y8_N10
\cpu1|Mux84~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~18_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux84~15_combout\) # ((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & (((!\cpu1|rp\(2) & \cpu1|Mux84~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux84~15_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|rp\(2),
	datad => \cpu1|Mux84~17_combout\,
	combout => \cpu1|Mux84~18_combout\);

-- Location: FF_X23_Y8_N23
\cpu1|r_stack[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[14][5]~q\);

-- Location: FF_X25_Y10_N21
\cpu1|r_stack[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[12][5]~q\);

-- Location: LCCOMB_X25_Y10_N18
\cpu1|r_stack[13][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[13][5]~feeder_combout\ = \cpu1|r\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(5),
	combout => \cpu1|r_stack[13][5]~feeder_combout\);

-- Location: FF_X25_Y10_N19
\cpu1|r_stack[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[13][5]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[13][5]~q\);

-- Location: LCCOMB_X25_Y10_N20
\cpu1|Mux84~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~19_combout\ = (\cpu1|rp\(0) & ((\cpu1|rp\(1)) # ((\cpu1|r_stack[13][5]~q\)))) # (!\cpu1|rp\(0) & (!\cpu1|rp\(1) & (\cpu1|r_stack[12][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[12][5]~q\,
	datad => \cpu1|r_stack[13][5]~q\,
	combout => \cpu1|Mux84~19_combout\);

-- Location: FF_X23_Y8_N17
\cpu1|r_stack[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[15][5]~q\);

-- Location: LCCOMB_X23_Y8_N16
\cpu1|Mux84~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~20_combout\ = (\cpu1|Mux84~19_combout\ & (((\cpu1|r_stack[15][5]~q\) # (!\cpu1|rp\(1))))) # (!\cpu1|Mux84~19_combout\ & (\cpu1|r_stack[14][5]~q\ & ((\cpu1|rp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[14][5]~q\,
	datab => \cpu1|Mux84~19_combout\,
	datac => \cpu1|r_stack[15][5]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux84~20_combout\);

-- Location: FF_X24_Y7_N31
\cpu1|r_stack[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[6][5]~q\);

-- Location: FF_X23_Y7_N27
\cpu1|r_stack[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[4][5]~q\);

-- Location: FF_X23_Y7_N17
\cpu1|r_stack[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[5][5]~q\);

-- Location: LCCOMB_X23_Y7_N26
\cpu1|Mux84~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~12_combout\ = (\cpu1|rp\(1) & (\cpu1|rp\(0))) # (!\cpu1|rp\(1) & ((\cpu1|rp\(0) & ((\cpu1|r_stack[5][5]~q\))) # (!\cpu1|rp\(0) & (\cpu1|r_stack[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[4][5]~q\,
	datad => \cpu1|r_stack[5][5]~q\,
	combout => \cpu1|Mux84~12_combout\);

-- Location: FF_X24_Y7_N1
\cpu1|r_stack[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[7][5]~q\);

-- Location: LCCOMB_X24_Y7_N0
\cpu1|Mux84~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~13_combout\ = (\cpu1|Mux84~12_combout\ & (((\cpu1|r_stack[7][5]~q\) # (!\cpu1|rp\(1))))) # (!\cpu1|Mux84~12_combout\ & (\cpu1|r_stack[6][5]~q\ & ((\cpu1|rp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[6][5]~q\,
	datab => \cpu1|Mux84~12_combout\,
	datac => \cpu1|r_stack[7][5]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux84~13_combout\);

-- Location: LCCOMB_X23_Y8_N26
\cpu1|Mux84~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~21_combout\ = (\cpu1|Mux84~18_combout\ & ((\cpu1|Mux84~20_combout\) # ((!\cpu1|rp\(2))))) # (!\cpu1|Mux84~18_combout\ & (((\cpu1|rp\(2) & \cpu1|Mux84~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux84~18_combout\,
	datab => \cpu1|Mux84~20_combout\,
	datac => \cpu1|rp\(2),
	datad => \cpu1|Mux84~13_combout\,
	combout => \cpu1|Mux84~21_combout\);

-- Location: LCCOMB_X17_Y10_N24
\cpu1|Mux84~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~22_combout\ = (\cpu1|r[15]~1_combout\ & (((\cpu1|r[15]~0_combout\)))) # (!\cpu1|r[15]~1_combout\ & ((\cpu1|r[15]~0_combout\ & ((\cpu1|t\(5)))) # (!\cpu1|r[15]~0_combout\ & (\cpu1|Mux84~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~1_combout\,
	datab => \cpu1|Mux84~21_combout\,
	datac => \cpu1|t\(5),
	datad => \cpu1|r[15]~0_combout\,
	combout => \cpu1|Mux84~22_combout\);

-- Location: FF_X25_Y8_N3
\cpu1|r_stack[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[17][5]~q\);

-- Location: FF_X25_Y8_N1
\cpu1|r_stack[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[25][5]~q\);

-- Location: LCCOMB_X25_Y8_N2
\cpu1|Mux84~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~2_combout\ = (\cpu1|rp\(2) & (\cpu1|rp\(3))) # (!\cpu1|rp\(2) & ((\cpu1|rp\(3) & ((\cpu1|r_stack[25][5]~q\))) # (!\cpu1|rp\(3) & (\cpu1|r_stack[17][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[17][5]~q\,
	datad => \cpu1|r_stack[25][5]~q\,
	combout => \cpu1|Mux84~2_combout\);

-- Location: FF_X24_Y5_N23
\cpu1|r_stack[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[29][5]~q\);

-- Location: FF_X24_Y5_N21
\cpu1|r_stack[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[21][5]~q\);

-- Location: LCCOMB_X24_Y5_N22
\cpu1|Mux84~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~3_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux84~2_combout\ & (\cpu1|r_stack[29][5]~q\)) # (!\cpu1|Mux84~2_combout\ & ((\cpu1|r_stack[21][5]~q\))))) # (!\cpu1|rp\(2) & (\cpu1|Mux84~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|Mux84~2_combout\,
	datac => \cpu1|r_stack[29][5]~q\,
	datad => \cpu1|r_stack[21][5]~q\,
	combout => \cpu1|Mux84~3_combout\);

-- Location: FF_X22_Y5_N21
\cpu1|r_stack[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[23][5]~q\);

-- Location: FF_X22_Y5_N31
\cpu1|r_stack[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[31][5]~q\);

-- Location: FF_X23_Y5_N7
\cpu1|r_stack[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[19][5]~q\);

-- Location: FF_X23_Y5_N29
\cpu1|r_stack[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[27][5]~q\);

-- Location: LCCOMB_X23_Y5_N6
\cpu1|Mux84~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~9_combout\ = (\cpu1|rp\(3) & ((\cpu1|rp\(2)) # ((\cpu1|r_stack[27][5]~q\)))) # (!\cpu1|rp\(3) & (!\cpu1|rp\(2) & (\cpu1|r_stack[19][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[19][5]~q\,
	datad => \cpu1|r_stack[27][5]~q\,
	combout => \cpu1|Mux84~9_combout\);

-- Location: LCCOMB_X22_Y5_N30
\cpu1|Mux84~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~10_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux84~9_combout\ & ((\cpu1|r_stack[31][5]~q\))) # (!\cpu1|Mux84~9_combout\ & (\cpu1|r_stack[23][5]~q\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux84~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|r_stack[23][5]~q\,
	datac => \cpu1|r_stack[31][5]~q\,
	datad => \cpu1|Mux84~9_combout\,
	combout => \cpu1|Mux84~10_combout\);

-- Location: FF_X17_Y6_N19
\cpu1|r_stack[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[18][5]~q\);

-- Location: FF_X17_Y6_N17
\cpu1|r_stack[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[22][5]~q\);

-- Location: LCCOMB_X17_Y6_N18
\cpu1|Mux84~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~4_combout\ = (\cpu1|rp\(3) & (\cpu1|rp\(2))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & ((\cpu1|r_stack[22][5]~q\))) # (!\cpu1|rp\(2) & (\cpu1|r_stack[18][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[18][5]~q\,
	datad => \cpu1|r_stack[22][5]~q\,
	combout => \cpu1|Mux84~4_combout\);

-- Location: FF_X14_Y6_N15
\cpu1|r_stack[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[30][5]~q\);

-- Location: FF_X14_Y6_N21
\cpu1|r_stack[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[26][5]~q\);

-- Location: LCCOMB_X14_Y6_N14
\cpu1|Mux84~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~5_combout\ = (\cpu1|Mux84~4_combout\ & (((\cpu1|r_stack[30][5]~q\)) # (!\cpu1|rp\(3)))) # (!\cpu1|Mux84~4_combout\ & (\cpu1|rp\(3) & ((\cpu1|r_stack[26][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux84~4_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[30][5]~q\,
	datad => \cpu1|r_stack[26][5]~q\,
	combout => \cpu1|Mux84~5_combout\);

-- Location: FF_X16_Y7_N3
\cpu1|r_stack[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[16][5]~q\);

-- Location: FF_X16_Y7_N25
\cpu1|r_stack[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[20][5]~q\);

-- Location: LCCOMB_X16_Y7_N2
\cpu1|Mux84~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~6_combout\ = (\cpu1|rp\(2) & ((\cpu1|rp\(3)) # ((\cpu1|r_stack[20][5]~q\)))) # (!\cpu1|rp\(2) & (!\cpu1|rp\(3) & (\cpu1|r_stack[16][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[16][5]~q\,
	datad => \cpu1|r_stack[20][5]~q\,
	combout => \cpu1|Mux84~6_combout\);

-- Location: FF_X16_Y6_N5
\cpu1|r_stack[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[28][5]~q\);

-- Location: FF_X16_Y6_N11
\cpu1|r_stack[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[24][5]~q\);

-- Location: LCCOMB_X16_Y6_N4
\cpu1|Mux84~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~7_combout\ = (\cpu1|Mux84~6_combout\ & (((\cpu1|r_stack[28][5]~q\)) # (!\cpu1|rp\(3)))) # (!\cpu1|Mux84~6_combout\ & (\cpu1|rp\(3) & ((\cpu1|r_stack[24][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux84~6_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[28][5]~q\,
	datad => \cpu1|r_stack[24][5]~q\,
	combout => \cpu1|Mux84~7_combout\);

-- Location: LCCOMB_X16_Y10_N18
\cpu1|Mux84~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~8_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux84~5_combout\) # ((\cpu1|rp\(0))))) # (!\cpu1|rp\(1) & (((!\cpu1|rp\(0) & \cpu1|Mux84~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux84~5_combout\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|rp\(0),
	datad => \cpu1|Mux84~7_combout\,
	combout => \cpu1|Mux84~8_combout\);

-- Location: LCCOMB_X17_Y5_N12
\cpu1|Mux84~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~11_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux84~8_combout\ & ((\cpu1|Mux84~10_combout\))) # (!\cpu1|Mux84~8_combout\ & (\cpu1|Mux84~3_combout\)))) # (!\cpu1|rp\(0) & (((\cpu1|Mux84~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux84~3_combout\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|Mux84~10_combout\,
	datad => \cpu1|Mux84~8_combout\,
	combout => \cpu1|Mux84~11_combout\);

-- Location: LCCOMB_X13_Y10_N22
\cpu1|Mux84~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~23_combout\ = (\cpu1|r[15]~1_combout\ & ((\cpu1|Mux84~22_combout\ & ((\cpu1|Add2~10_combout\))) # (!\cpu1|Mux84~22_combout\ & (\cpu1|Mux84~11_combout\)))) # (!\cpu1|r[15]~1_combout\ & (\cpu1|Mux84~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~1_combout\,
	datab => \cpu1|Mux84~22_combout\,
	datac => \cpu1|Mux84~11_combout\,
	datad => \cpu1|Add2~10_combout\,
	combout => \cpu1|Mux84~23_combout\);

-- Location: LCCOMB_X12_Y10_N2
\cpu1|Mux84~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux84~24_combout\ = (\cpu1|r_sel[0]~0_combout\ & ((\cpu1|r_sel[1]~3_combout\ & (\cpu1|p\(5))) # (!\cpu1|r_sel[1]~3_combout\ & ((\cpu1|Mux84~23_combout\))))) # (!\cpu1|r_sel[0]~0_combout\ & (((\cpu1|Mux84~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(5),
	datab => \cpu1|Mux84~23_combout\,
	datac => \cpu1|r_sel[0]~0_combout\,
	datad => \cpu1|r_sel[1]~3_combout\,
	combout => \cpu1|Mux84~24_combout\);

-- Location: FF_X12_Y10_N3
\cpu1|r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux84~24_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r\(5));

-- Location: LCCOMB_X18_Y13_N6
\cpu1|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~0_combout\ = (\cpu1|t[2]~5_combout\ & (((\cpu1|t[2]~4_combout\)))) # (!\cpu1|t[2]~5_combout\ & ((\cpu1|t[2]~4_combout\ & (\cpu1|r\(5))) # (!\cpu1|t[2]~4_combout\ & ((\cpu1|Mux33~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(5),
	datab => \cpu1|t[2]~5_combout\,
	datac => \cpu1|Mux33~12_combout\,
	datad => \cpu1|t[2]~4_combout\,
	combout => \cpu1|Mux28~0_combout\);

-- Location: LCCOMB_X17_Y13_N8
\cpu1|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~1_combout\ = (\cpu1|t[2]~5_combout\ & ((\cpu1|Mux28~0_combout\ & ((\cpu1|t\(13)))) # (!\cpu1|Mux28~0_combout\ & (\cpu1|a\(5))))) # (!\cpu1|t[2]~5_combout\ & (((\cpu1|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(5),
	datab => \cpu1|t[2]~5_combout\,
	datac => \cpu1|t\(13),
	datad => \cpu1|Mux28~0_combout\,
	combout => \cpu1|Mux28~1_combout\);

-- Location: LCCOMB_X16_Y17_N22
\cpu1|Mux28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~5_combout\ = (\cpu1|Mux28~4_combout\ & (((\cpu1|Mux11~20_combout\)) # (!\cpu1|t[2]~6_combout\))) # (!\cpu1|Mux28~4_combout\ & (\cpu1|t[2]~6_combout\ & ((\cpu1|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~4_combout\,
	datab => \cpu1|t[2]~6_combout\,
	datac => \cpu1|Mux11~20_combout\,
	datad => \cpu1|Mux28~1_combout\,
	combout => \cpu1|Mux28~5_combout\);

-- Location: LCCOMB_X21_Y13_N10
\cpu1|Mux28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~6_combout\ = (\cpu1|t[2]~12_combout\ & (((\cpu1|t[2]~11_combout\)))) # (!\cpu1|t[2]~12_combout\ & ((\cpu1|t[2]~11_combout\ & ((\cpu1|Mux28~5_combout\))) # (!\cpu1|t[2]~11_combout\ & (!\cpu1|t\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(5),
	datab => \cpu1|Mux28~5_combout\,
	datac => \cpu1|t[2]~12_combout\,
	datad => \cpu1|t[2]~11_combout\,
	combout => \cpu1|Mux28~6_combout\);

-- Location: LCCOMB_X22_Y17_N2
\cpu1|t_in~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_in~11_combout\ = (\cpu1|t\(5) & ((\cpu1|sp\(4) & ((\cpu1|Mux11~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux11~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(5),
	datab => \cpu1|Mux11~19_combout\,
	datac => \cpu1|sp\(4),
	datad => \cpu1|Mux11~9_combout\,
	combout => \cpu1|t_in~11_combout\);

-- Location: LCCOMB_X21_Y13_N26
\cpu1|Mux28~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~7_combout\ = (\cpu1|Mux28~6_combout\ & ((\system_data_o[5]~70_combout\) # ((!\cpu1|t[2]~12_combout\)))) # (!\cpu1|Mux28~6_combout\ & (((\cpu1|t[2]~12_combout\ & \cpu1|t_in~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~6_combout\,
	datab => \system_data_o[5]~70_combout\,
	datac => \cpu1|t[2]~12_combout\,
	datad => \cpu1|t_in~11_combout\,
	combout => \cpu1|Mux28~7_combout\);

-- Location: FF_X21_Y13_N27
\cpu1|t[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux28~7_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|tload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|t\(5));

-- Location: LCCOMB_X17_Y16_N30
\cpu1|sum[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sum[7]~14_combout\ = (\cpu1|Mux9~20_combout\ & ((\cpu1|t\(7) & (\cpu1|sum[6]~13\ & VCC)) # (!\cpu1|t\(7) & (!\cpu1|sum[6]~13\)))) # (!\cpu1|Mux9~20_combout\ & ((\cpu1|t\(7) & (!\cpu1|sum[6]~13\)) # (!\cpu1|t\(7) & ((\cpu1|sum[6]~13\) # (GND)))))
-- \cpu1|sum[7]~15\ = CARRY((\cpu1|Mux9~20_combout\ & (!\cpu1|t\(7) & !\cpu1|sum[6]~13\)) # (!\cpu1|Mux9~20_combout\ & ((!\cpu1|sum[6]~13\) # (!\cpu1|t\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux9~20_combout\,
	datab => \cpu1|t\(7),
	datad => VCC,
	cin => \cpu1|sum[6]~13\,
	combout => \cpu1|sum[7]~14_combout\,
	cout => \cpu1|sum[7]~15\);

-- Location: LCCOMB_X16_Y13_N24
\cpu1|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux26~2_combout\ = (\cpu1|t[2]~8_combout\ & (((\cpu1|t\(8)) # (\cpu1|t[2]~7_combout\)))) # (!\cpu1|t[2]~8_combout\ & (\cpu1|sum[7]~14_combout\ & ((!\cpu1|t[2]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sum[7]~14_combout\,
	datab => \cpu1|t\(8),
	datac => \cpu1|t[2]~8_combout\,
	datad => \cpu1|t[2]~7_combout\,
	combout => \cpu1|Mux26~2_combout\);

-- Location: LCCOMB_X21_Y17_N2
\cpu1|t_in~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_in~9_combout\ = \cpu1|t\(7) $ (((\cpu1|sp\(4) & (\cpu1|Mux9~9_combout\)) # (!\cpu1|sp\(4) & ((\cpu1|Mux9~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux9~9_combout\,
	datab => \cpu1|t\(7),
	datac => \cpu1|sp\(4),
	datad => \cpu1|Mux9~19_combout\,
	combout => \cpu1|t_in~9_combout\);

-- Location: FF_X14_Y18_N29
\cpu1|s_stack[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[12][8]~q\);

-- Location: LCCOMB_X14_Y18_N2
\cpu1|s_stack[13][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[13][8]~feeder_combout\ = \cpu1|t\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(8),
	combout => \cpu1|s_stack[13][8]~feeder_combout\);

-- Location: FF_X14_Y18_N3
\cpu1|s_stack[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[13][8]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[13][8]~q\);

-- Location: LCCOMB_X14_Y18_N28
\cpu1|Mux8~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~17_combout\ = (\cpu1|sp\(0) & ((\cpu1|sp\(1)) # ((\cpu1|s_stack[13][8]~q\)))) # (!\cpu1|sp\(0) & (!\cpu1|sp\(1) & (\cpu1|s_stack[12][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[12][8]~q\,
	datad => \cpu1|s_stack[13][8]~q\,
	combout => \cpu1|Mux8~17_combout\);

-- Location: FF_X18_Y20_N3
\cpu1|s_stack[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[15][8]~q\);

-- Location: LCCOMB_X18_Y20_N24
\cpu1|s_stack[14][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[14][8]~feeder_combout\ = \cpu1|t\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(8),
	combout => \cpu1|s_stack[14][8]~feeder_combout\);

-- Location: FF_X18_Y20_N25
\cpu1|s_stack[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[14][8]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[14][8]~q\);

-- Location: LCCOMB_X18_Y20_N2
\cpu1|Mux8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~18_combout\ = (\cpu1|Mux8~17_combout\ & (((\cpu1|s_stack[15][8]~q\)) # (!\cpu1|sp\(1)))) # (!\cpu1|Mux8~17_combout\ & (\cpu1|sp\(1) & ((\cpu1|s_stack[14][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux8~17_combout\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[15][8]~q\,
	datad => \cpu1|s_stack[14][8]~q\,
	combout => \cpu1|Mux8~18_combout\);

-- Location: FF_X24_Y16_N11
\cpu1|s_stack[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[4][8]~q\);

-- Location: FF_X24_Y17_N21
\cpu1|s_stack[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[5][8]~q\);

-- Location: LCCOMB_X24_Y16_N10
\cpu1|Mux8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~10_combout\ = (\cpu1|sp\(1) & (\cpu1|sp\(0))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & ((\cpu1|s_stack[5][8]~q\))) # (!\cpu1|sp\(0) & (\cpu1|s_stack[4][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[4][8]~q\,
	datad => \cpu1|s_stack[5][8]~q\,
	combout => \cpu1|Mux8~10_combout\);

-- Location: FF_X24_Y17_N7
\cpu1|s_stack[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[7][8]~q\);

-- Location: FF_X24_Y16_N1
\cpu1|s_stack[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[6][8]~q\);

-- Location: LCCOMB_X24_Y17_N6
\cpu1|Mux8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~11_combout\ = (\cpu1|Mux8~10_combout\ & (((\cpu1|s_stack[7][8]~q\)) # (!\cpu1|sp\(1)))) # (!\cpu1|Mux8~10_combout\ & (\cpu1|sp\(1) & ((\cpu1|s_stack[6][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux8~10_combout\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[7][8]~q\,
	datad => \cpu1|s_stack[6][8]~q\,
	combout => \cpu1|Mux8~11_combout\);

-- Location: FF_X24_Y11_N11
\cpu1|s_stack[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[10][8]~q\);

-- Location: FF_X13_Y17_N15
\cpu1|s_stack[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[8][8]~q\);

-- Location: LCCOMB_X13_Y17_N14
\cpu1|Mux8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~12_combout\ = (\cpu1|sp\(1) & ((\cpu1|s_stack[10][8]~q\) # ((\cpu1|sp\(0))))) # (!\cpu1|sp\(1) & (((\cpu1|s_stack[8][8]~q\ & !\cpu1|sp\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[10][8]~q\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[8][8]~q\,
	datad => \cpu1|sp\(0),
	combout => \cpu1|Mux8~12_combout\);

-- Location: FF_X23_Y11_N1
\cpu1|s_stack[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[11][8]~q\);

-- Location: FF_X13_Y17_N29
\cpu1|s_stack[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[9][8]~q\);

-- Location: LCCOMB_X23_Y11_N0
\cpu1|Mux8~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~13_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux8~12_combout\ & (\cpu1|s_stack[11][8]~q\)) # (!\cpu1|Mux8~12_combout\ & ((\cpu1|s_stack[9][8]~q\))))) # (!\cpu1|sp\(0) & (\cpu1|Mux8~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|Mux8~12_combout\,
	datac => \cpu1|s_stack[11][8]~q\,
	datad => \cpu1|s_stack[9][8]~q\,
	combout => \cpu1|Mux8~13_combout\);

-- Location: LCCOMB_X23_Y18_N0
\cpu1|s_stack[1][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[1][8]~feeder_combout\ = \cpu1|t\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(8),
	combout => \cpu1|s_stack[1][8]~feeder_combout\);

-- Location: FF_X23_Y18_N1
\cpu1|s_stack[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[1][8]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[1][8]~q\);

-- Location: FF_X22_Y18_N29
\cpu1|s_stack[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[3][8]~q\);

-- Location: FF_X26_Y18_N29
\cpu1|s_stack[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[2][8]~q\);

-- Location: FF_X23_Y18_N3
\cpu1|s_stack[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[0][8]~q\);

-- Location: LCCOMB_X23_Y18_N2
\cpu1|Mux8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~14_combout\ = (\cpu1|sp\(0) & (((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & (\cpu1|s_stack[2][8]~q\)) # (!\cpu1|sp\(1) & ((\cpu1|s_stack[0][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[2][8]~q\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[0][8]~q\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux8~14_combout\);

-- Location: LCCOMB_X22_Y18_N28
\cpu1|Mux8~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~15_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux8~14_combout\ & ((\cpu1|s_stack[3][8]~q\))) # (!\cpu1|Mux8~14_combout\ & (\cpu1|s_stack[1][8]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[1][8]~q\,
	datac => \cpu1|s_stack[3][8]~q\,
	datad => \cpu1|Mux8~14_combout\,
	combout => \cpu1|Mux8~15_combout\);

-- Location: LCCOMB_X25_Y16_N0
\cpu1|Mux8~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~16_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux8~13_combout\) # ((\cpu1|sp\(2))))) # (!\cpu1|sp\(3) & (((!\cpu1|sp\(2) & \cpu1|Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux8~13_combout\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|sp\(2),
	datad => \cpu1|Mux8~15_combout\,
	combout => \cpu1|Mux8~16_combout\);

-- Location: LCCOMB_X25_Y16_N26
\cpu1|Mux8~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~19_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux8~16_combout\ & (\cpu1|Mux8~18_combout\)) # (!\cpu1|Mux8~16_combout\ & ((\cpu1|Mux8~11_combout\))))) # (!\cpu1|sp\(2) & (((\cpu1|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux8~18_combout\,
	datab => \cpu1|Mux8~11_combout\,
	datac => \cpu1|sp\(2),
	datad => \cpu1|Mux8~16_combout\,
	combout => \cpu1|Mux8~19_combout\);

-- Location: FF_X24_Y13_N9
\cpu1|s_stack[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[21][8]~q\);

-- Location: FF_X21_Y16_N11
\cpu1|s_stack[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[29][8]~q\);

-- Location: FF_X19_Y16_N21
\cpu1|s_stack[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[25][8]~q\);

-- Location: FF_X21_Y16_N25
\cpu1|s_stack[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[17][8]~q\);

-- Location: LCCOMB_X21_Y16_N24
\cpu1|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~0_combout\ = (\cpu1|sp\(3) & ((\cpu1|s_stack[25][8]~q\) # ((\cpu1|sp\(2))))) # (!\cpu1|sp\(3) & (((\cpu1|s_stack[17][8]~q\ & !\cpu1|sp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[25][8]~q\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[17][8]~q\,
	datad => \cpu1|sp\(2),
	combout => \cpu1|Mux8~0_combout\);

-- Location: LCCOMB_X21_Y16_N10
\cpu1|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~1_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux8~0_combout\ & ((\cpu1|s_stack[29][8]~q\))) # (!\cpu1|Mux8~0_combout\ & (\cpu1|s_stack[21][8]~q\)))) # (!\cpu1|sp\(2) & (((\cpu1|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[21][8]~q\,
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[29][8]~q\,
	datad => \cpu1|Mux8~0_combout\,
	combout => \cpu1|Mux8~1_combout\);

-- Location: FF_X22_Y19_N11
\cpu1|s_stack[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[27][8]~q\);

-- Location: FF_X22_Y19_N21
\cpu1|s_stack[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[19][8]~q\);

-- Location: LCCOMB_X22_Y19_N20
\cpu1|Mux8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~7_combout\ = (\cpu1|sp\(2) & (((\cpu1|sp\(3))))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & (\cpu1|s_stack[27][8]~q\)) # (!\cpu1|sp\(3) & ((\cpu1|s_stack[19][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|s_stack[27][8]~q\,
	datac => \cpu1|s_stack[19][8]~q\,
	datad => \cpu1|sp\(3),
	combout => \cpu1|Mux8~7_combout\);

-- Location: FF_X25_Y16_N5
\cpu1|s_stack[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[31][8]~q\);

-- Location: FF_X25_Y16_N11
\cpu1|s_stack[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[23][8]~q\);

-- Location: LCCOMB_X25_Y16_N4
\cpu1|Mux8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~8_combout\ = (\cpu1|Mux8~7_combout\ & (((\cpu1|s_stack[31][8]~q\)) # (!\cpu1|sp\(2)))) # (!\cpu1|Mux8~7_combout\ & (\cpu1|sp\(2) & ((\cpu1|s_stack[23][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux8~7_combout\,
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[31][8]~q\,
	datad => \cpu1|s_stack[23][8]~q\,
	combout => \cpu1|Mux8~8_combout\);

-- Location: FF_X17_Y19_N17
\cpu1|s_stack[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[16][8]~q\);

-- Location: FF_X17_Y19_N7
\cpu1|s_stack[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[20][8]~q\);

-- Location: LCCOMB_X17_Y19_N16
\cpu1|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~4_combout\ = (\cpu1|sp\(3) & (\cpu1|sp\(2))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & ((\cpu1|s_stack[20][8]~q\))) # (!\cpu1|sp\(2) & (\cpu1|s_stack[16][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[16][8]~q\,
	datad => \cpu1|s_stack[20][8]~q\,
	combout => \cpu1|Mux8~4_combout\);

-- Location: FF_X18_Y18_N15
\cpu1|s_stack[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[28][8]~q\);

-- Location: LCCOMB_X18_Y18_N20
\cpu1|s_stack[24][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[24][8]~feeder_combout\ = \cpu1|t\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(8),
	combout => \cpu1|s_stack[24][8]~feeder_combout\);

-- Location: FF_X18_Y18_N21
\cpu1|s_stack[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[24][8]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[24][8]~q\);

-- Location: LCCOMB_X18_Y18_N14
\cpu1|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~5_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux8~4_combout\ & (\cpu1|s_stack[28][8]~q\)) # (!\cpu1|Mux8~4_combout\ & ((\cpu1|s_stack[24][8]~q\))))) # (!\cpu1|sp\(3) & (\cpu1|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|Mux8~4_combout\,
	datac => \cpu1|s_stack[28][8]~q\,
	datad => \cpu1|s_stack[24][8]~q\,
	combout => \cpu1|Mux8~5_combout\);

-- Location: FF_X25_Y19_N21
\cpu1|s_stack[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[18][8]~q\);

-- Location: FF_X25_Y19_N27
\cpu1|s_stack[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[22][8]~q\);

-- Location: LCCOMB_X25_Y19_N20
\cpu1|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~2_combout\ = (\cpu1|sp\(2) & ((\cpu1|sp\(3)) # ((\cpu1|s_stack[22][8]~q\)))) # (!\cpu1|sp\(2) & (!\cpu1|sp\(3) & (\cpu1|s_stack[18][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[18][8]~q\,
	datad => \cpu1|s_stack[22][8]~q\,
	combout => \cpu1|Mux8~2_combout\);

-- Location: FF_X19_Y19_N21
\cpu1|s_stack[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[30][8]~q\);

-- Location: FF_X19_Y19_N3
\cpu1|s_stack[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[26][8]~q\);

-- Location: LCCOMB_X19_Y19_N20
\cpu1|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~3_combout\ = (\cpu1|Mux8~2_combout\ & (((\cpu1|s_stack[30][8]~q\)) # (!\cpu1|sp\(3)))) # (!\cpu1|Mux8~2_combout\ & (\cpu1|sp\(3) & ((\cpu1|s_stack[26][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux8~2_combout\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[30][8]~q\,
	datad => \cpu1|s_stack[26][8]~q\,
	combout => \cpu1|Mux8~3_combout\);

-- Location: LCCOMB_X25_Y16_N24
\cpu1|Mux8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~6_combout\ = (\cpu1|sp\(0) & (((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & ((\cpu1|Mux8~3_combout\))) # (!\cpu1|sp\(1) & (\cpu1|Mux8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux8~5_combout\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|sp\(1),
	datad => \cpu1|Mux8~3_combout\,
	combout => \cpu1|Mux8~6_combout\);

-- Location: LCCOMB_X25_Y16_N6
\cpu1|Mux8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~9_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux8~6_combout\ & ((\cpu1|Mux8~8_combout\))) # (!\cpu1|Mux8~6_combout\ & (\cpu1|Mux8~1_combout\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux8~1_combout\,
	datab => \cpu1|Mux8~8_combout\,
	datac => \cpu1|sp\(0),
	datad => \cpu1|Mux8~6_combout\,
	combout => \cpu1|Mux8~9_combout\);

-- Location: LCCOMB_X25_Y16_N28
\cpu1|Mux8~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~20_combout\ = (\cpu1|sp\(4) & ((\cpu1|Mux8~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux8~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(4),
	datac => \cpu1|Mux8~19_combout\,
	datad => \cpu1|Mux8~9_combout\,
	combout => \cpu1|Mux8~20_combout\);

-- Location: LCCOMB_X17_Y15_N0
\cpu1|sum[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sum[8]~16_combout\ = ((\cpu1|t\(8) $ (\cpu1|Mux8~20_combout\ $ (!\cpu1|sum[7]~15\)))) # (GND)
-- \cpu1|sum[8]~17\ = CARRY((\cpu1|t\(8) & ((\cpu1|Mux8~20_combout\) # (!\cpu1|sum[7]~15\))) # (!\cpu1|t\(8) & (\cpu1|Mux8~20_combout\ & !\cpu1|sum[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(8),
	datab => \cpu1|Mux8~20_combout\,
	datad => VCC,
	cin => \cpu1|sum[7]~15\,
	combout => \cpu1|sum[8]~16_combout\,
	cout => \cpu1|sum[8]~17\);

-- Location: LCCOMB_X16_Y13_N2
\cpu1|Mux33~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~20_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(8))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|t\(8),
	datac => \cpu1|sum[8]~16_combout\,
	datad => \cpu1|Mux118~6_combout\,
	combout => \cpu1|Mux33~20_combout\);

-- Location: LCCOMB_X16_Y13_N4
\cpu1|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux26~3_combout\ = (\cpu1|t[2]~7_combout\ & ((\cpu1|Mux26~2_combout\ & ((\cpu1|Mux33~20_combout\))) # (!\cpu1|Mux26~2_combout\ & (\cpu1|t_in~9_combout\)))) # (!\cpu1|t[2]~7_combout\ & (\cpu1|Mux26~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~7_combout\,
	datab => \cpu1|Mux26~2_combout\,
	datac => \cpu1|t_in~9_combout\,
	datad => \cpu1|Mux33~20_combout\,
	combout => \cpu1|Mux26~3_combout\);

-- Location: LCCOMB_X17_Y14_N6
\cpu1|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux26~0_combout\ = (\cpu1|t[2]~4_combout\ & (((\cpu1|t[2]~5_combout\)))) # (!\cpu1|t[2]~4_combout\ & ((\cpu1|t[2]~5_combout\ & (\cpu1|a\(7))) # (!\cpu1|t[2]~5_combout\ & ((\cpu1|Mux33~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(7),
	datab => \cpu1|t[2]~4_combout\,
	datac => \cpu1|t[2]~5_combout\,
	datad => \cpu1|Mux33~19_combout\,
	combout => \cpu1|Mux26~0_combout\);

-- Location: LCCOMB_X17_Y14_N0
\cpu1|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux26~1_combout\ = (\cpu1|Mux26~0_combout\ & ((\cpu1|t\(15)) # ((!\cpu1|t[2]~4_combout\)))) # (!\cpu1|Mux26~0_combout\ & (((\cpu1|r\(7) & \cpu1|t[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux26~0_combout\,
	datab => \cpu1|t\(15),
	datac => \cpu1|r\(7),
	datad => \cpu1|t[2]~4_combout\,
	combout => \cpu1|Mux26~1_combout\);

-- Location: LCCOMB_X17_Y14_N10
\cpu1|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux26~4_combout\ = (\cpu1|t[2]~3_combout\ & (((\cpu1|t[2]~6_combout\)))) # (!\cpu1|t[2]~3_combout\ & ((\cpu1|t[2]~6_combout\ & ((\cpu1|Mux26~1_combout\))) # (!\cpu1|t[2]~6_combout\ & (\cpu1|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux26~3_combout\,
	datab => \cpu1|t[2]~3_combout\,
	datac => \cpu1|t[2]~6_combout\,
	datad => \cpu1|Mux26~1_combout\,
	combout => \cpu1|Mux26~4_combout\);

-- Location: LCCOMB_X17_Y14_N4
\cpu1|Mux26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux26~5_combout\ = (\cpu1|Mux26~4_combout\ & (((\cpu1|Mux9~20_combout\)) # (!\cpu1|t[2]~3_combout\))) # (!\cpu1|Mux26~4_combout\ & (\cpu1|t[2]~3_combout\ & (\cpu1|t\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux26~4_combout\,
	datab => \cpu1|t[2]~3_combout\,
	datac => \cpu1|t\(6),
	datad => \cpu1|Mux9~20_combout\,
	combout => \cpu1|Mux26~5_combout\);

-- Location: LCCOMB_X18_Y16_N4
\cpu1|Mux26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux26~6_combout\ = (\cpu1|t[2]~12_combout\ & ((\cpu1|t[2]~11_combout\) # ((\cpu1|t\(7) & \cpu1|Mux9~20_combout\)))) # (!\cpu1|t[2]~12_combout\ & (!\cpu1|t\(7) & (!\cpu1|t[2]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~12_combout\,
	datab => \cpu1|t\(7),
	datac => \cpu1|t[2]~11_combout\,
	datad => \cpu1|Mux9~20_combout\,
	combout => \cpu1|Mux26~6_combout\);

-- Location: LCCOMB_X18_Y16_N14
\cpu1|Mux26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux26~7_combout\ = (\cpu1|Mux26~6_combout\ & (((\system_data_o[7]~54_combout\) # (!\cpu1|t[2]~11_combout\)))) # (!\cpu1|Mux26~6_combout\ & (\cpu1|Mux26~5_combout\ & (\cpu1|t[2]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux26~5_combout\,
	datab => \cpu1|Mux26~6_combout\,
	datac => \cpu1|t[2]~11_combout\,
	datad => \system_data_o[7]~54_combout\,
	combout => \cpu1|Mux26~7_combout\);

-- Location: FF_X18_Y16_N15
\cpu1|t[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux26~7_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|tload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|t\(7));

-- Location: FF_X25_Y10_N11
\cpu1|r_stack[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[13][7]~q\);

-- Location: FF_X25_Y10_N5
\cpu1|r_stack[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[12][7]~q\);

-- Location: LCCOMB_X25_Y10_N4
\cpu1|Mux82~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~19_combout\ = (\cpu1|rp\(0) & ((\cpu1|r_stack[13][7]~q\) # ((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & (((\cpu1|r_stack[12][7]~q\ & !\cpu1|rp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[13][7]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[12][7]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux82~19_combout\);

-- Location: FF_X21_Y8_N23
\cpu1|r_stack[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[15][7]~q\);

-- Location: FF_X21_Y8_N13
\cpu1|r_stack[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[14][7]~q\);

-- Location: LCCOMB_X21_Y8_N22
\cpu1|Mux82~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~20_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux82~19_combout\ & (\cpu1|r_stack[15][7]~q\)) # (!\cpu1|Mux82~19_combout\ & ((\cpu1|r_stack[14][7]~q\))))) # (!\cpu1|rp\(1) & (\cpu1|Mux82~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|Mux82~19_combout\,
	datac => \cpu1|r_stack[15][7]~q\,
	datad => \cpu1|r_stack[14][7]~q\,
	combout => \cpu1|Mux82~20_combout\);

-- Location: FF_X23_Y7_N11
\cpu1|r_stack[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[4][7]~q\);

-- Location: LCCOMB_X23_Y7_N24
\cpu1|r_stack[5][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[5][7]~feeder_combout\ = \cpu1|r\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(7),
	combout => \cpu1|r_stack[5][7]~feeder_combout\);

-- Location: FF_X23_Y7_N25
\cpu1|r_stack[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[5][7]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[5][7]~q\);

-- Location: LCCOMB_X23_Y7_N10
\cpu1|Mux82~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~12_combout\ = (\cpu1|rp\(1) & (\cpu1|rp\(0))) # (!\cpu1|rp\(1) & ((\cpu1|rp\(0) & ((\cpu1|r_stack[5][7]~q\))) # (!\cpu1|rp\(0) & (\cpu1|r_stack[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[4][7]~q\,
	datad => \cpu1|r_stack[5][7]~q\,
	combout => \cpu1|Mux82~12_combout\);

-- Location: LCCOMB_X24_Y7_N14
\cpu1|r_stack[6][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[6][7]~feeder_combout\ = \cpu1|r\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(7),
	combout => \cpu1|r_stack[6][7]~feeder_combout\);

-- Location: FF_X24_Y7_N15
\cpu1|r_stack[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[6][7]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[6][7]~q\);

-- Location: FF_X24_Y7_N9
\cpu1|r_stack[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[7][7]~q\);

-- Location: LCCOMB_X24_Y7_N8
\cpu1|Mux82~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~13_combout\ = (\cpu1|Mux82~12_combout\ & (((\cpu1|r_stack[7][7]~q\) # (!\cpu1|rp\(1))))) # (!\cpu1|Mux82~12_combout\ & (\cpu1|r_stack[6][7]~q\ & ((\cpu1|rp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux82~12_combout\,
	datab => \cpu1|r_stack[6][7]~q\,
	datac => \cpu1|r_stack[7][7]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux82~13_combout\);

-- Location: FF_X23_Y6_N13
\cpu1|r_stack[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[10][7]~q\);

-- Location: FF_X23_Y6_N31
\cpu1|r_stack[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[8][7]~q\);

-- Location: LCCOMB_X23_Y6_N30
\cpu1|Mux82~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~14_combout\ = (\cpu1|rp\(0) & (((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & (\cpu1|r_stack[10][7]~q\)) # (!\cpu1|rp\(1) & ((\cpu1|r_stack[8][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[10][7]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[8][7]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux82~14_combout\);

-- Location: FF_X21_Y7_N7
\cpu1|r_stack[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[11][7]~q\);

-- Location: FF_X21_Y7_N21
\cpu1|r_stack[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[9][7]~q\);

-- Location: LCCOMB_X21_Y7_N6
\cpu1|Mux82~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~15_combout\ = (\cpu1|Mux82~14_combout\ & (((\cpu1|r_stack[11][7]~q\)) # (!\cpu1|rp\(0)))) # (!\cpu1|Mux82~14_combout\ & (\cpu1|rp\(0) & ((\cpu1|r_stack[9][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux82~14_combout\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[11][7]~q\,
	datad => \cpu1|r_stack[9][7]~q\,
	combout => \cpu1|Mux82~15_combout\);

-- Location: FF_X18_Y10_N23
\cpu1|r_stack[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[0][7]~q\);

-- Location: FF_X21_Y6_N21
\cpu1|r_stack[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[2][7]~q\);

-- Location: LCCOMB_X18_Y10_N22
\cpu1|Mux82~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~16_combout\ = (\cpu1|rp\(0) & (\cpu1|rp\(1))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & ((\cpu1|r_stack[2][7]~q\))) # (!\cpu1|rp\(1) & (\cpu1|r_stack[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[0][7]~q\,
	datad => \cpu1|r_stack[2][7]~q\,
	combout => \cpu1|Mux82~16_combout\);

-- Location: FF_X18_Y10_N5
\cpu1|r_stack[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[1][7]~q\);

-- Location: FF_X21_Y10_N25
\cpu1|r_stack[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[3][7]~q\);

-- Location: LCCOMB_X21_Y10_N24
\cpu1|Mux82~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~17_combout\ = (\cpu1|Mux82~16_combout\ & (((\cpu1|r_stack[3][7]~q\) # (!\cpu1|rp\(0))))) # (!\cpu1|Mux82~16_combout\ & (\cpu1|r_stack[1][7]~q\ & ((\cpu1|rp\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux82~16_combout\,
	datab => \cpu1|r_stack[1][7]~q\,
	datac => \cpu1|r_stack[3][7]~q\,
	datad => \cpu1|rp\(0),
	combout => \cpu1|Mux82~17_combout\);

-- Location: LCCOMB_X21_Y8_N26
\cpu1|Mux82~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~18_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux82~15_combout\) # ((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & (((\cpu1|Mux82~17_combout\ & !\cpu1|rp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux82~15_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|Mux82~17_combout\,
	datad => \cpu1|rp\(2),
	combout => \cpu1|Mux82~18_combout\);

-- Location: LCCOMB_X21_Y8_N0
\cpu1|Mux82~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~21_combout\ = (\cpu1|Mux82~18_combout\ & ((\cpu1|Mux82~20_combout\) # ((!\cpu1|rp\(2))))) # (!\cpu1|Mux82~18_combout\ & (((\cpu1|Mux82~13_combout\ & \cpu1|rp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux82~20_combout\,
	datab => \cpu1|Mux82~13_combout\,
	datac => \cpu1|Mux82~18_combout\,
	datad => \cpu1|rp\(2),
	combout => \cpu1|Mux82~21_combout\);

-- Location: LCCOMB_X16_Y11_N12
\cpu1|Mux82~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~22_combout\ = (\cpu1|r[15]~0_combout\ & ((\cpu1|r[15]~1_combout\) # ((\cpu1|t\(7))))) # (!\cpu1|r[15]~0_combout\ & (!\cpu1|r[15]~1_combout\ & ((\cpu1|Mux82~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~0_combout\,
	datab => \cpu1|r[15]~1_combout\,
	datac => \cpu1|t\(7),
	datad => \cpu1|Mux82~21_combout\,
	combout => \cpu1|Mux82~22_combout\);

-- Location: LCCOMB_X14_Y11_N30
\cpu1|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add2~14_combout\ = (\cpu1|r\(7) & (\cpu1|Add2~13\ & VCC)) # (!\cpu1|r\(7) & (!\cpu1|Add2~13\))
-- \cpu1|Add2~15\ = CARRY((!\cpu1|r\(7) & !\cpu1|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(7),
	datad => VCC,
	cin => \cpu1|Add2~13\,
	combout => \cpu1|Add2~14_combout\,
	cout => \cpu1|Add2~15\);

-- Location: FF_X24_Y5_N5
\cpu1|r_stack[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[21][7]~q\);

-- Location: FF_X24_Y5_N15
\cpu1|r_stack[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[29][7]~q\);

-- Location: FF_X25_Y8_N9
\cpu1|r_stack[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[25][7]~q\);

-- Location: FF_X25_Y8_N27
\cpu1|r_stack[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[17][7]~q\);

-- Location: LCCOMB_X25_Y8_N26
\cpu1|Mux82~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~2_combout\ = (\cpu1|rp\(2) & (((\cpu1|rp\(3))))) # (!\cpu1|rp\(2) & ((\cpu1|rp\(3) & (\cpu1|r_stack[25][7]~q\)) # (!\cpu1|rp\(3) & ((\cpu1|r_stack[17][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|r_stack[25][7]~q\,
	datac => \cpu1|r_stack[17][7]~q\,
	datad => \cpu1|rp\(3),
	combout => \cpu1|Mux82~2_combout\);

-- Location: LCCOMB_X24_Y5_N14
\cpu1|Mux82~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~3_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux82~2_combout\ & ((\cpu1|r_stack[29][7]~q\))) # (!\cpu1|Mux82~2_combout\ & (\cpu1|r_stack[21][7]~q\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux82~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|r_stack[21][7]~q\,
	datac => \cpu1|r_stack[29][7]~q\,
	datad => \cpu1|Mux82~2_combout\,
	combout => \cpu1|Mux82~3_combout\);

-- Location: FF_X22_Y5_N29
\cpu1|r_stack[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[23][7]~q\);

-- Location: FF_X22_Y5_N7
\cpu1|r_stack[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[31][7]~q\);

-- Location: FF_X23_Y5_N23
\cpu1|r_stack[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[19][7]~q\);

-- Location: LCCOMB_X23_Y5_N20
\cpu1|r_stack[27][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[27][7]~feeder_combout\ = \cpu1|r\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(7),
	combout => \cpu1|r_stack[27][7]~feeder_combout\);

-- Location: FF_X23_Y5_N21
\cpu1|r_stack[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[27][7]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[27][7]~q\);

-- Location: LCCOMB_X23_Y5_N22
\cpu1|Mux82~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~9_combout\ = (\cpu1|rp\(3) & ((\cpu1|rp\(2)) # ((\cpu1|r_stack[27][7]~q\)))) # (!\cpu1|rp\(3) & (!\cpu1|rp\(2) & (\cpu1|r_stack[19][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[19][7]~q\,
	datad => \cpu1|r_stack[27][7]~q\,
	combout => \cpu1|Mux82~9_combout\);

-- Location: LCCOMB_X22_Y5_N6
\cpu1|Mux82~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~10_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux82~9_combout\ & ((\cpu1|r_stack[31][7]~q\))) # (!\cpu1|Mux82~9_combout\ & (\cpu1|r_stack[23][7]~q\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux82~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|r_stack[23][7]~q\,
	datac => \cpu1|r_stack[31][7]~q\,
	datad => \cpu1|Mux82~9_combout\,
	combout => \cpu1|Mux82~10_combout\);

-- Location: FF_X17_Y6_N3
\cpu1|r_stack[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[18][7]~q\);

-- Location: FF_X17_Y6_N1
\cpu1|r_stack[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[22][7]~q\);

-- Location: LCCOMB_X17_Y6_N2
\cpu1|Mux82~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~4_combout\ = (\cpu1|rp\(3) & (\cpu1|rp\(2))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & ((\cpu1|r_stack[22][7]~q\))) # (!\cpu1|rp\(2) & (\cpu1|r_stack[18][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[18][7]~q\,
	datad => \cpu1|r_stack[22][7]~q\,
	combout => \cpu1|Mux82~4_combout\);

-- Location: FF_X14_Y6_N7
\cpu1|r_stack[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[30][7]~q\);

-- Location: FF_X14_Y6_N13
\cpu1|r_stack[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[26][7]~q\);

-- Location: LCCOMB_X14_Y6_N6
\cpu1|Mux82~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~5_combout\ = (\cpu1|Mux82~4_combout\ & (((\cpu1|r_stack[30][7]~q\)) # (!\cpu1|rp\(3)))) # (!\cpu1|Mux82~4_combout\ & (\cpu1|rp\(3) & ((\cpu1|r_stack[26][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux82~4_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[30][7]~q\,
	datad => \cpu1|r_stack[26][7]~q\,
	combout => \cpu1|Mux82~5_combout\);

-- Location: LCCOMB_X16_Y6_N20
\cpu1|r_stack[24][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[24][7]~feeder_combout\ = \cpu1|r\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(7),
	combout => \cpu1|r_stack[24][7]~feeder_combout\);

-- Location: FF_X16_Y6_N21
\cpu1|r_stack[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[24][7]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[24][7]~q\);

-- Location: FF_X16_Y6_N31
\cpu1|r_stack[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[28][7]~q\);

-- Location: FF_X16_Y7_N5
\cpu1|r_stack[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[16][7]~q\);

-- Location: FF_X16_Y7_N19
\cpu1|r_stack[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[20][7]~q\);

-- Location: LCCOMB_X16_Y7_N4
\cpu1|Mux82~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~6_combout\ = (\cpu1|rp\(2) & ((\cpu1|rp\(3)) # ((\cpu1|r_stack[20][7]~q\)))) # (!\cpu1|rp\(2) & (!\cpu1|rp\(3) & (\cpu1|r_stack[16][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[16][7]~q\,
	datad => \cpu1|r_stack[20][7]~q\,
	combout => \cpu1|Mux82~6_combout\);

-- Location: LCCOMB_X16_Y6_N30
\cpu1|Mux82~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~7_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux82~6_combout\ & ((\cpu1|r_stack[28][7]~q\))) # (!\cpu1|Mux82~6_combout\ & (\cpu1|r_stack[24][7]~q\)))) # (!\cpu1|rp\(3) & (((\cpu1|Mux82~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|r_stack[24][7]~q\,
	datac => \cpu1|r_stack[28][7]~q\,
	datad => \cpu1|Mux82~6_combout\,
	combout => \cpu1|Mux82~7_combout\);

-- Location: LCCOMB_X16_Y11_N2
\cpu1|Mux82~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~8_combout\ = (\cpu1|rp\(0) & (((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & (\cpu1|Mux82~5_combout\)) # (!\cpu1|rp\(1) & ((\cpu1|Mux82~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux82~5_combout\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|rp\(1),
	datad => \cpu1|Mux82~7_combout\,
	combout => \cpu1|Mux82~8_combout\);

-- Location: LCCOMB_X17_Y5_N18
\cpu1|Mux82~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~11_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux82~8_combout\ & ((\cpu1|Mux82~10_combout\))) # (!\cpu1|Mux82~8_combout\ & (\cpu1|Mux82~3_combout\)))) # (!\cpu1|rp\(0) & (((\cpu1|Mux82~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux82~3_combout\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|Mux82~10_combout\,
	datad => \cpu1|Mux82~8_combout\,
	combout => \cpu1|Mux82~11_combout\);

-- Location: LCCOMB_X16_Y11_N30
\cpu1|Mux82~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~23_combout\ = (\cpu1|Mux82~22_combout\ & ((\cpu1|Add2~14_combout\) # ((!\cpu1|r[15]~1_combout\)))) # (!\cpu1|Mux82~22_combout\ & (((\cpu1|Mux82~11_combout\ & \cpu1|r[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux82~22_combout\,
	datab => \cpu1|Add2~14_combout\,
	datac => \cpu1|Mux82~11_combout\,
	datad => \cpu1|r[15]~1_combout\,
	combout => \cpu1|Mux82~23_combout\);

-- Location: LCCOMB_X12_Y10_N16
\cpu1|Mux82~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux82~24_combout\ = (\cpu1|r_sel[0]~0_combout\ & ((\cpu1|r_sel[1]~3_combout\ & ((\cpu1|p\(7)))) # (!\cpu1|r_sel[1]~3_combout\ & (\cpu1|Mux82~23_combout\)))) # (!\cpu1|r_sel[0]~0_combout\ & (\cpu1|Mux82~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux82~23_combout\,
	datab => \cpu1|r_sel[0]~0_combout\,
	datac => \cpu1|p\(7),
	datad => \cpu1|r_sel[1]~3_combout\,
	combout => \cpu1|Mux82~24_combout\);

-- Location: FF_X12_Y10_N17
\cpu1|r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux82~24_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r\(7));

-- Location: LCCOMB_X12_Y11_N14
\cpu1|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~14_combout\ = (\cpu1|p\(7) & (!\cpu1|Add3~13\)) # (!\cpu1|p\(7) & ((\cpu1|Add3~13\) # (GND)))
-- \cpu1|Add3~15\ = CARRY((!\cpu1|Add3~13\) # (!\cpu1|p\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(7),
	datad => VCC,
	cin => \cpu1|Add3~13\,
	combout => \cpu1|Add3~14_combout\,
	cout => \cpu1|Add3~15\);

-- Location: LCCOMB_X11_Y11_N16
\cpu1|p[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p[7]~6_combout\ = (\cpu1|p_sel[0]~1_combout\ & (\cpu1|r\(7))) # (!\cpu1|p_sel[0]~1_combout\ & ((\cpu1|Add3~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(7),
	datab => \cpu1|Add3~14_combout\,
	datad => \cpu1|p_sel[0]~1_combout\,
	combout => \cpu1|p[7]~6_combout\);

-- Location: FF_X11_Y11_N17
\cpu1|p[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|p[7]~6_combout\,
	asdata => \cpu1|i\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \cpu1|p_sel[1]~2_combout\,
	ena => \cpu1|pload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|p\(7));

-- Location: LCCOMB_X12_Y11_N16
\cpu1|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~16_combout\ = (\cpu1|p\(8) & (\cpu1|Add3~15\ $ (GND))) # (!\cpu1|p\(8) & (!\cpu1|Add3~15\ & VCC))
-- \cpu1|Add3~17\ = CARRY((\cpu1|p\(8) & !\cpu1|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|p\(8),
	datad => VCC,
	cin => \cpu1|Add3~15\,
	combout => \cpu1|Add3~16_combout\,
	cout => \cpu1|Add3~17\);

-- Location: LCCOMB_X11_Y12_N14
\cpu1|p[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p[8]~5_combout\ = (\cpu1|p_sel[0]~1_combout\ & (\cpu1|r\(8))) # (!\cpu1|p_sel[0]~1_combout\ & ((\cpu1|Add3~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(8),
	datab => \cpu1|Add3~16_combout\,
	datad => \cpu1|p_sel[0]~1_combout\,
	combout => \cpu1|p[8]~5_combout\);

-- Location: FF_X11_Y12_N15
\cpu1|p[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|p[8]~5_combout\,
	asdata => \cpu1|i\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \cpu1|p_sel[1]~2_combout\,
	ena => \cpu1|pload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|p\(8));

-- Location: FF_X18_Y8_N5
\cpu1|r_stack[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[12][8]~q\);

-- Location: FF_X21_Y8_N17
\cpu1|r_stack[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[14][8]~q\);

-- Location: LCCOMB_X18_Y8_N4
\cpu1|Mux81~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~19_combout\ = (\cpu1|rp\(1) & ((\cpu1|rp\(0)) # ((\cpu1|r_stack[14][8]~q\)))) # (!\cpu1|rp\(1) & (!\cpu1|rp\(0) & (\cpu1|r_stack[12][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[12][8]~q\,
	datad => \cpu1|r_stack[14][8]~q\,
	combout => \cpu1|Mux81~19_combout\);

-- Location: FF_X18_Y6_N17
\cpu1|r_stack[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[15][8]~q\);

-- Location: FF_X18_Y6_N7
\cpu1|r_stack[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[13][8]~q\);

-- Location: LCCOMB_X18_Y6_N16
\cpu1|Mux81~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~20_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux81~19_combout\ & (\cpu1|r_stack[15][8]~q\)) # (!\cpu1|Mux81~19_combout\ & ((\cpu1|r_stack[13][8]~q\))))) # (!\cpu1|rp\(0) & (\cpu1|Mux81~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|Mux81~19_combout\,
	datac => \cpu1|r_stack[15][8]~q\,
	datad => \cpu1|r_stack[13][8]~q\,
	combout => \cpu1|Mux81~20_combout\);

-- Location: LCCOMB_X21_Y7_N2
\cpu1|r_stack[9][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[9][8]~feeder_combout\ = \cpu1|r\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(8),
	combout => \cpu1|r_stack[9][8]~feeder_combout\);

-- Location: FF_X21_Y7_N3
\cpu1|r_stack[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[9][8]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[9][8]~q\);

-- Location: FF_X23_Y6_N11
\cpu1|r_stack[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[8][8]~q\);

-- Location: LCCOMB_X23_Y6_N10
\cpu1|Mux81~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~12_combout\ = (\cpu1|rp\(0) & ((\cpu1|r_stack[9][8]~q\) # ((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & (((\cpu1|r_stack[8][8]~q\ & !\cpu1|rp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[9][8]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[8][8]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux81~12_combout\);

-- Location: FF_X23_Y4_N31
\cpu1|r_stack[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[11][8]~q\);

-- Location: FF_X23_Y4_N13
\cpu1|r_stack[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[10][8]~q\);

-- Location: LCCOMB_X23_Y4_N30
\cpu1|Mux81~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~13_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux81~12_combout\ & (\cpu1|r_stack[11][8]~q\)) # (!\cpu1|Mux81~12_combout\ & ((\cpu1|r_stack[10][8]~q\))))) # (!\cpu1|rp\(1) & (\cpu1|Mux81~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|Mux81~12_combout\,
	datac => \cpu1|r_stack[11][8]~q\,
	datad => \cpu1|r_stack[10][8]~q\,
	combout => \cpu1|Mux81~13_combout\);

-- Location: FF_X18_Y10_N3
\cpu1|r_stack[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[0][8]~q\);

-- Location: LCCOMB_X18_Y10_N24
\cpu1|r_stack[1][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[1][8]~feeder_combout\ = \cpu1|r\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(8),
	combout => \cpu1|r_stack[1][8]~feeder_combout\);

-- Location: FF_X18_Y10_N25
\cpu1|r_stack[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[1][8]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[1][8]~q\);

-- Location: LCCOMB_X18_Y10_N2
\cpu1|Mux81~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~16_combout\ = (\cpu1|rp\(0) & ((\cpu1|rp\(1)) # ((\cpu1|r_stack[1][8]~q\)))) # (!\cpu1|rp\(0) & (!\cpu1|rp\(1) & (\cpu1|r_stack[0][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[0][8]~q\,
	datad => \cpu1|r_stack[1][8]~q\,
	combout => \cpu1|Mux81~16_combout\);

-- Location: FF_X19_Y10_N21
\cpu1|r_stack[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[3][8]~q\);

-- Location: FF_X19_Y10_N11
\cpu1|r_stack[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[2][8]~q\);

-- Location: LCCOMB_X19_Y10_N20
\cpu1|Mux81~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~17_combout\ = (\cpu1|Mux81~16_combout\ & (((\cpu1|r_stack[3][8]~q\)) # (!\cpu1|rp\(1)))) # (!\cpu1|Mux81~16_combout\ & (\cpu1|rp\(1) & ((\cpu1|r_stack[2][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux81~16_combout\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[3][8]~q\,
	datad => \cpu1|r_stack[2][8]~q\,
	combout => \cpu1|Mux81~17_combout\);

-- Location: FF_X23_Y7_N7
\cpu1|r_stack[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[4][8]~q\);

-- Location: LCCOMB_X24_Y7_N4
\cpu1|r_stack[6][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[6][8]~feeder_combout\ = \cpu1|r\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(8),
	combout => \cpu1|r_stack[6][8]~feeder_combout\);

-- Location: FF_X24_Y7_N5
\cpu1|r_stack[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[6][8]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[6][8]~q\);

-- Location: LCCOMB_X23_Y7_N6
\cpu1|Mux81~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~14_combout\ = (\cpu1|rp\(1) & ((\cpu1|rp\(0)) # ((\cpu1|r_stack[6][8]~q\)))) # (!\cpu1|rp\(1) & (!\cpu1|rp\(0) & (\cpu1|r_stack[4][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[4][8]~q\,
	datad => \cpu1|r_stack[6][8]~q\,
	combout => \cpu1|Mux81~14_combout\);

-- Location: FF_X24_Y9_N17
\cpu1|r_stack[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[7][8]~q\);

-- Location: FF_X23_Y7_N21
\cpu1|r_stack[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[5][8]~q\);

-- Location: LCCOMB_X24_Y9_N16
\cpu1|Mux81~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~15_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux81~14_combout\ & (\cpu1|r_stack[7][8]~q\)) # (!\cpu1|Mux81~14_combout\ & ((\cpu1|r_stack[5][8]~q\))))) # (!\cpu1|rp\(0) & (\cpu1|Mux81~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|Mux81~14_combout\,
	datac => \cpu1|r_stack[7][8]~q\,
	datad => \cpu1|r_stack[5][8]~q\,
	combout => \cpu1|Mux81~15_combout\);

-- Location: LCCOMB_X19_Y10_N30
\cpu1|Mux81~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~18_combout\ = (\cpu1|rp\(3) & (((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & ((\cpu1|Mux81~15_combout\))) # (!\cpu1|rp\(2) & (\cpu1|Mux81~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|Mux81~17_combout\,
	datac => \cpu1|rp\(2),
	datad => \cpu1|Mux81~15_combout\,
	combout => \cpu1|Mux81~18_combout\);

-- Location: LCCOMB_X17_Y10_N12
\cpu1|Mux81~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~21_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux81~18_combout\ & (\cpu1|Mux81~20_combout\)) # (!\cpu1|Mux81~18_combout\ & ((\cpu1|Mux81~13_combout\))))) # (!\cpu1|rp\(3) & (((\cpu1|Mux81~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|Mux81~20_combout\,
	datac => \cpu1|Mux81~13_combout\,
	datad => \cpu1|Mux81~18_combout\,
	combout => \cpu1|Mux81~21_combout\);

-- Location: FF_X25_Y8_N23
\cpu1|r_stack[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[17][8]~q\);

-- Location: FF_X24_Y5_N19
\cpu1|r_stack[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[21][8]~q\);

-- Location: LCCOMB_X25_Y8_N22
\cpu1|Mux81~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~4_combout\ = (\cpu1|rp\(2) & ((\cpu1|rp\(3)) # ((\cpu1|r_stack[21][8]~q\)))) # (!\cpu1|rp\(2) & (!\cpu1|rp\(3) & (\cpu1|r_stack[17][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[17][8]~q\,
	datad => \cpu1|r_stack[21][8]~q\,
	combout => \cpu1|Mux81~4_combout\);

-- Location: FF_X25_Y9_N11
\cpu1|r_stack[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[29][8]~q\);

-- Location: LCCOMB_X25_Y9_N16
\cpu1|r_stack[25][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[25][8]~feeder_combout\ = \cpu1|r\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(8),
	combout => \cpu1|r_stack[25][8]~feeder_combout\);

-- Location: FF_X25_Y9_N17
\cpu1|r_stack[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[25][8]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[25][8]~q\);

-- Location: LCCOMB_X25_Y9_N10
\cpu1|Mux81~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~5_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux81~4_combout\ & (\cpu1|r_stack[29][8]~q\)) # (!\cpu1|Mux81~4_combout\ & ((\cpu1|r_stack[25][8]~q\))))) # (!\cpu1|rp\(3) & (\cpu1|Mux81~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|Mux81~4_combout\,
	datac => \cpu1|r_stack[29][8]~q\,
	datad => \cpu1|r_stack[25][8]~q\,
	combout => \cpu1|Mux81~5_combout\);

-- Location: FF_X16_Y7_N17
\cpu1|r_stack[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[16][8]~q\);

-- Location: LCCOMB_X17_Y7_N2
\cpu1|r_stack[24][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[24][8]~feeder_combout\ = \cpu1|r\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(8),
	combout => \cpu1|r_stack[24][8]~feeder_combout\);

-- Location: FF_X17_Y7_N3
\cpu1|r_stack[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[24][8]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[24][8]~q\);

-- Location: LCCOMB_X16_Y7_N16
\cpu1|Mux81~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~6_combout\ = (\cpu1|rp\(2) & (\cpu1|rp\(3))) # (!\cpu1|rp\(2) & ((\cpu1|rp\(3) & ((\cpu1|r_stack[24][8]~q\))) # (!\cpu1|rp\(3) & (\cpu1|r_stack[16][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[16][8]~q\,
	datad => \cpu1|r_stack[24][8]~q\,
	combout => \cpu1|Mux81~6_combout\);

-- Location: FF_X18_Y7_N21
\cpu1|r_stack[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[28][8]~q\);

-- Location: FF_X16_Y7_N7
\cpu1|r_stack[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[20][8]~q\);

-- Location: LCCOMB_X18_Y7_N20
\cpu1|Mux81~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~7_combout\ = (\cpu1|Mux81~6_combout\ & (((\cpu1|r_stack[28][8]~q\)) # (!\cpu1|rp\(2)))) # (!\cpu1|Mux81~6_combout\ & (\cpu1|rp\(2) & ((\cpu1|r_stack[20][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux81~6_combout\,
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[28][8]~q\,
	datad => \cpu1|r_stack[20][8]~q\,
	combout => \cpu1|Mux81~7_combout\);

-- Location: LCCOMB_X18_Y9_N24
\cpu1|Mux81~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~8_combout\ = (\cpu1|rp\(1) & (\cpu1|rp\(0))) # (!\cpu1|rp\(1) & ((\cpu1|rp\(0) & (\cpu1|Mux81~5_combout\)) # (!\cpu1|rp\(0) & ((\cpu1|Mux81~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|rp\(0),
	datac => \cpu1|Mux81~5_combout\,
	datad => \cpu1|Mux81~7_combout\,
	combout => \cpu1|Mux81~8_combout\);

-- Location: FF_X17_Y6_N7
\cpu1|r_stack[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[18][8]~q\);

-- Location: FF_X14_Y6_N17
\cpu1|r_stack[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[26][8]~q\);

-- Location: LCCOMB_X17_Y6_N6
\cpu1|Mux81~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~2_combout\ = (\cpu1|rp\(3) & ((\cpu1|rp\(2)) # ((\cpu1|r_stack[26][8]~q\)))) # (!\cpu1|rp\(3) & (!\cpu1|rp\(2) & (\cpu1|r_stack[18][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[18][8]~q\,
	datad => \cpu1|r_stack[26][8]~q\,
	combout => \cpu1|Mux81~2_combout\);

-- Location: FF_X14_Y6_N11
\cpu1|r_stack[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[30][8]~q\);

-- Location: FF_X17_Y6_N5
\cpu1|r_stack[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[22][8]~q\);

-- Location: LCCOMB_X14_Y6_N10
\cpu1|Mux81~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~3_combout\ = (\cpu1|Mux81~2_combout\ & (((\cpu1|r_stack[30][8]~q\)) # (!\cpu1|rp\(2)))) # (!\cpu1|Mux81~2_combout\ & (\cpu1|rp\(2) & ((\cpu1|r_stack[22][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux81~2_combout\,
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[30][8]~q\,
	datad => \cpu1|r_stack[22][8]~q\,
	combout => \cpu1|Mux81~3_combout\);

-- Location: FF_X19_Y5_N23
\cpu1|r_stack[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[27][8]~q\);

-- Location: FF_X19_Y5_N1
\cpu1|r_stack[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[31][8]~q\);

-- Location: FF_X21_Y5_N1
\cpu1|r_stack[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[19][8]~q\);

-- Location: LCCOMB_X22_Y5_N18
\cpu1|r_stack[23][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[23][8]~feeder_combout\ = \cpu1|r\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(8),
	combout => \cpu1|r_stack[23][8]~feeder_combout\);

-- Location: FF_X22_Y5_N19
\cpu1|r_stack[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[23][8]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[23][8]~q\);

-- Location: LCCOMB_X21_Y5_N0
\cpu1|Mux81~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~9_combout\ = (\cpu1|rp\(3) & (\cpu1|rp\(2))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & ((\cpu1|r_stack[23][8]~q\))) # (!\cpu1|rp\(2) & (\cpu1|r_stack[19][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[19][8]~q\,
	datad => \cpu1|r_stack[23][8]~q\,
	combout => \cpu1|Mux81~9_combout\);

-- Location: LCCOMB_X19_Y5_N0
\cpu1|Mux81~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~10_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux81~9_combout\ & ((\cpu1|r_stack[31][8]~q\))) # (!\cpu1|Mux81~9_combout\ & (\cpu1|r_stack[27][8]~q\)))) # (!\cpu1|rp\(3) & (((\cpu1|Mux81~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[27][8]~q\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[31][8]~q\,
	datad => \cpu1|Mux81~9_combout\,
	combout => \cpu1|Mux81~10_combout\);

-- Location: LCCOMB_X18_Y9_N10
\cpu1|Mux81~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~11_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux81~8_combout\ & ((\cpu1|Mux81~10_combout\))) # (!\cpu1|Mux81~8_combout\ & (\cpu1|Mux81~3_combout\)))) # (!\cpu1|rp\(1) & (\cpu1|Mux81~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|Mux81~8_combout\,
	datac => \cpu1|Mux81~3_combout\,
	datad => \cpu1|Mux81~10_combout\,
	combout => \cpu1|Mux81~11_combout\);

-- Location: LCCOMB_X17_Y10_N14
\cpu1|Mux81~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~22_combout\ = (\cpu1|r[15]~0_combout\ & (((\cpu1|r[15]~1_combout\)))) # (!\cpu1|r[15]~0_combout\ & ((\cpu1|r[15]~1_combout\ & ((\cpu1|Mux81~11_combout\))) # (!\cpu1|r[15]~1_combout\ & (\cpu1|Mux81~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux81~21_combout\,
	datab => \cpu1|r[15]~0_combout\,
	datac => \cpu1|r[15]~1_combout\,
	datad => \cpu1|Mux81~11_combout\,
	combout => \cpu1|Mux81~22_combout\);

-- Location: LCCOMB_X14_Y10_N0
\cpu1|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add2~16_combout\ = (\cpu1|r\(8) & ((GND) # (!\cpu1|Add2~15\))) # (!\cpu1|r\(8) & (\cpu1|Add2~15\ $ (GND)))
-- \cpu1|Add2~17\ = CARRY((\cpu1|r\(8)) # (!\cpu1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(8),
	datad => VCC,
	cin => \cpu1|Add2~15\,
	combout => \cpu1|Add2~16_combout\,
	cout => \cpu1|Add2~17\);

-- Location: LCCOMB_X14_Y10_N22
\cpu1|Mux81~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~23_combout\ = (\cpu1|r[15]~0_combout\ & ((\cpu1|Mux81~22_combout\ & ((\cpu1|Add2~16_combout\))) # (!\cpu1|Mux81~22_combout\ & (\cpu1|t\(8))))) # (!\cpu1|r[15]~0_combout\ & (((\cpu1|Mux81~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(8),
	datab => \cpu1|r[15]~0_combout\,
	datac => \cpu1|Mux81~22_combout\,
	datad => \cpu1|Add2~16_combout\,
	combout => \cpu1|Mux81~23_combout\);

-- Location: LCCOMB_X13_Y10_N16
\cpu1|Mux81~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux81~24_combout\ = (\cpu1|r_sel[0]~0_combout\ & ((\cpu1|r_sel[1]~3_combout\ & (\cpu1|p\(8))) # (!\cpu1|r_sel[1]~3_combout\ & ((\cpu1|Mux81~23_combout\))))) # (!\cpu1|r_sel[0]~0_combout\ & (((\cpu1|Mux81~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(8),
	datab => \cpu1|r_sel[0]~0_combout\,
	datac => \cpu1|r_sel[1]~3_combout\,
	datad => \cpu1|Mux81~23_combout\,
	combout => \cpu1|Mux81~24_combout\);

-- Location: FF_X13_Y10_N17
\cpu1|r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux81~24_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r\(8));

-- Location: LCCOMB_X14_Y10_N2
\cpu1|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add2~18_combout\ = (\cpu1|r\(9) & (\cpu1|Add2~17\ & VCC)) # (!\cpu1|r\(9) & (!\cpu1|Add2~17\))
-- \cpu1|Add2~19\ = CARRY((!\cpu1|r\(9) & !\cpu1|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|r\(9),
	datad => VCC,
	cin => \cpu1|Add2~17\,
	combout => \cpu1|Add2~18_combout\,
	cout => \cpu1|Add2~19\);

-- Location: LCCOMB_X13_Y10_N28
\cpu1|Mux80~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~23_combout\ = (\cpu1|r[15]~1_combout\ & ((\cpu1|Mux80~22_combout\ & ((\cpu1|Add2~18_combout\))) # (!\cpu1|Mux80~22_combout\ & (\cpu1|Mux80~11_combout\)))) # (!\cpu1|r[15]~1_combout\ & (((\cpu1|Mux80~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~1_combout\,
	datab => \cpu1|Mux80~11_combout\,
	datac => \cpu1|Mux80~22_combout\,
	datad => \cpu1|Add2~18_combout\,
	combout => \cpu1|Mux80~23_combout\);

-- Location: LCCOMB_X12_Y10_N6
\cpu1|Mux80~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux80~24_combout\ = (\cpu1|r_sel[0]~0_combout\ & ((\cpu1|r_sel[1]~3_combout\ & (\cpu1|p\(9))) # (!\cpu1|r_sel[1]~3_combout\ & ((\cpu1|Mux80~23_combout\))))) # (!\cpu1|r_sel[0]~0_combout\ & (((\cpu1|Mux80~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(9),
	datab => \cpu1|Mux80~23_combout\,
	datac => \cpu1|r_sel[0]~0_combout\,
	datad => \cpu1|r_sel[1]~3_combout\,
	combout => \cpu1|Mux80~24_combout\);

-- Location: FF_X12_Y10_N7
\cpu1|r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux80~24_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r\(9));

-- Location: LCCOMB_X12_Y11_N18
\cpu1|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~18_combout\ = (\cpu1|p\(9) & (!\cpu1|Add3~17\)) # (!\cpu1|p\(9) & ((\cpu1|Add3~17\) # (GND)))
-- \cpu1|Add3~19\ = CARRY((!\cpu1|Add3~17\) # (!\cpu1|p\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(9),
	datad => VCC,
	cin => \cpu1|Add3~17\,
	combout => \cpu1|Add3~18_combout\,
	cout => \cpu1|Add3~19\);

-- Location: LCCOMB_X11_Y12_N20
\cpu1|p[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p[9]~4_combout\ = (\cpu1|p_sel[0]~1_combout\ & (\cpu1|r\(9))) # (!\cpu1|p_sel[0]~1_combout\ & ((\cpu1|Add3~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(9),
	datab => \cpu1|p_sel[0]~1_combout\,
	datad => \cpu1|Add3~18_combout\,
	combout => \cpu1|p[9]~4_combout\);

-- Location: FF_X16_Y12_N15
\cpu1|i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[9]~90_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Mux34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|i\(9));

-- Location: FF_X11_Y12_N21
\cpu1|p[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|p[9]~4_combout\,
	asdata => \cpu1|i\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \cpu1|p_sel[1]~2_combout\,
	ena => \cpu1|pload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|p\(9));

-- Location: LCCOMB_X12_Y11_N20
\cpu1|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~20_combout\ = (\cpu1|p\(10) & (\cpu1|Add3~19\ $ (GND))) # (!\cpu1|p\(10) & (!\cpu1|Add3~19\ & VCC))
-- \cpu1|Add3~21\ = CARRY((\cpu1|p\(10) & !\cpu1|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(10),
	datad => VCC,
	cin => \cpu1|Add3~19\,
	combout => \cpu1|Add3~20_combout\,
	cout => \cpu1|Add3~21\);

-- Location: LCCOMB_X11_Y12_N16
\cpu1|p[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p[10]~8_combout\ = (\cpu1|p_sel[0]~1_combout\ & ((\cpu1|r\(10)))) # (!\cpu1|p_sel[0]~1_combout\ & (\cpu1|Add3~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add3~20_combout\,
	datab => \cpu1|r\(10),
	datad => \cpu1|p_sel[0]~1_combout\,
	combout => \cpu1|p[10]~8_combout\);

-- Location: LCCOMB_X11_Y12_N6
\cpu1|p[14]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p[14]~15_combout\ = (\cpu1|pload~1_combout\ & ((!\cpu1|p_sel[1]~2_combout\) # (!\cpu1|p_sel[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pload~1_combout\,
	datab => \cpu1|p_sel[0]~1_combout\,
	datad => \cpu1|p_sel[1]~2_combout\,
	combout => \cpu1|p[14]~15_combout\);

-- Location: FF_X11_Y12_N17
\cpu1|p[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|p[10]~8_combout\,
	asdata => \cpu1|i\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \cpu1|p_sel[1]~2_combout\,
	ena => \cpu1|p[14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|p\(10));

-- Location: FF_X19_Y7_N17
\cpu1|r_stack[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[8][10]~q\);

-- Location: FF_X19_Y7_N7
\cpu1|r_stack[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[9][10]~q\);

-- Location: LCCOMB_X19_Y7_N16
\cpu1|Mux79~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~12_combout\ = (\cpu1|rp\(0) & ((\cpu1|rp\(1)) # ((\cpu1|r_stack[9][10]~q\)))) # (!\cpu1|rp\(0) & (!\cpu1|rp\(1) & (\cpu1|r_stack[8][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[8][10]~q\,
	datad => \cpu1|r_stack[9][10]~q\,
	combout => \cpu1|Mux79~12_combout\);

-- Location: FF_X23_Y4_N9
\cpu1|r_stack[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[11][10]~q\);

-- Location: FF_X23_Y4_N7
\cpu1|r_stack[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[10][10]~q\);

-- Location: LCCOMB_X23_Y4_N8
\cpu1|Mux79~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~13_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux79~12_combout\ & (\cpu1|r_stack[11][10]~q\)) # (!\cpu1|Mux79~12_combout\ & ((\cpu1|r_stack[10][10]~q\))))) # (!\cpu1|rp\(1) & (\cpu1|Mux79~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|Mux79~12_combout\,
	datac => \cpu1|r_stack[11][10]~q\,
	datad => \cpu1|r_stack[10][10]~q\,
	combout => \cpu1|Mux79~13_combout\);

-- Location: FF_X18_Y6_N1
\cpu1|r_stack[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[13][10]~q\);

-- Location: FF_X18_Y6_N19
\cpu1|r_stack[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[15][10]~q\);

-- Location: FF_X19_Y6_N19
\cpu1|r_stack[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[12][10]~q\);

-- Location: LCCOMB_X19_Y6_N16
\cpu1|r_stack[14][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[14][10]~feeder_combout\ = \cpu1|r\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(10),
	combout => \cpu1|r_stack[14][10]~feeder_combout\);

-- Location: FF_X19_Y6_N17
\cpu1|r_stack[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[14][10]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[14][10]~q\);

-- Location: LCCOMB_X19_Y6_N18
\cpu1|Mux79~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~19_combout\ = (\cpu1|rp\(0) & (\cpu1|rp\(1))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & ((\cpu1|r_stack[14][10]~q\))) # (!\cpu1|rp\(1) & (\cpu1|r_stack[12][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[12][10]~q\,
	datad => \cpu1|r_stack[14][10]~q\,
	combout => \cpu1|Mux79~19_combout\);

-- Location: LCCOMB_X18_Y6_N18
\cpu1|Mux79~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~20_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux79~19_combout\ & ((\cpu1|r_stack[15][10]~q\))) # (!\cpu1|Mux79~19_combout\ & (\cpu1|r_stack[13][10]~q\)))) # (!\cpu1|rp\(0) & (((\cpu1|Mux79~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|r_stack[13][10]~q\,
	datac => \cpu1|r_stack[15][10]~q\,
	datad => \cpu1|Mux79~19_combout\,
	combout => \cpu1|Mux79~20_combout\);

-- Location: FF_X24_Y9_N21
\cpu1|r_stack[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[5][10]~q\);

-- Location: FF_X24_Y9_N31
\cpu1|r_stack[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[7][10]~q\);

-- Location: FF_X23_Y9_N7
\cpu1|r_stack[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[6][10]~q\);

-- Location: FF_X23_Y9_N9
\cpu1|r_stack[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[4][10]~q\);

-- Location: LCCOMB_X23_Y9_N8
\cpu1|Mux79~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~14_combout\ = (\cpu1|rp\(0) & (((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & (\cpu1|r_stack[6][10]~q\)) # (!\cpu1|rp\(1) & ((\cpu1|r_stack[4][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[6][10]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[4][10]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux79~14_combout\);

-- Location: LCCOMB_X24_Y9_N30
\cpu1|Mux79~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~15_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux79~14_combout\ & ((\cpu1|r_stack[7][10]~q\))) # (!\cpu1|Mux79~14_combout\ & (\cpu1|r_stack[5][10]~q\)))) # (!\cpu1|rp\(0) & (((\cpu1|Mux79~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|r_stack[5][10]~q\,
	datac => \cpu1|r_stack[7][10]~q\,
	datad => \cpu1|Mux79~14_combout\,
	combout => \cpu1|Mux79~15_combout\);

-- Location: FF_X18_Y10_N27
\cpu1|r_stack[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[0][10]~q\);

-- Location: FF_X19_Y8_N31
\cpu1|r_stack[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[1][10]~q\);

-- Location: LCCOMB_X18_Y10_N26
\cpu1|Mux79~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~16_combout\ = (\cpu1|rp\(0) & ((\cpu1|rp\(1)) # ((\cpu1|r_stack[1][10]~q\)))) # (!\cpu1|rp\(0) & (!\cpu1|rp\(1) & (\cpu1|r_stack[0][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[0][10]~q\,
	datad => \cpu1|r_stack[1][10]~q\,
	combout => \cpu1|Mux79~16_combout\);

-- Location: FF_X19_Y10_N5
\cpu1|r_stack[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[2][10]~q\);

-- Location: FF_X19_Y10_N23
\cpu1|r_stack[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[3][10]~q\);

-- Location: LCCOMB_X19_Y10_N22
\cpu1|Mux79~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~17_combout\ = (\cpu1|Mux79~16_combout\ & (((\cpu1|r_stack[3][10]~q\) # (!\cpu1|rp\(1))))) # (!\cpu1|Mux79~16_combout\ & (\cpu1|r_stack[2][10]~q\ & ((\cpu1|rp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux79~16_combout\,
	datab => \cpu1|r_stack[2][10]~q\,
	datac => \cpu1|r_stack[3][10]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux79~17_combout\);

-- Location: LCCOMB_X21_Y6_N24
\cpu1|Mux79~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~18_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux79~15_combout\) # ((\cpu1|rp\(3))))) # (!\cpu1|rp\(2) & (((!\cpu1|rp\(3) & \cpu1|Mux79~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux79~15_combout\,
	datab => \cpu1|rp\(2),
	datac => \cpu1|rp\(3),
	datad => \cpu1|Mux79~17_combout\,
	combout => \cpu1|Mux79~18_combout\);

-- Location: LCCOMB_X21_Y6_N26
\cpu1|Mux79~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~21_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux79~18_combout\ & ((\cpu1|Mux79~20_combout\))) # (!\cpu1|Mux79~18_combout\ & (\cpu1|Mux79~13_combout\)))) # (!\cpu1|rp\(3) & (((\cpu1|Mux79~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux79~13_combout\,
	datab => \cpu1|Mux79~20_combout\,
	datac => \cpu1|rp\(3),
	datad => \cpu1|Mux79~18_combout\,
	combout => \cpu1|Mux79~21_combout\);

-- Location: FF_X19_Y5_N11
\cpu1|r_stack[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[27][10]~q\);

-- Location: FF_X19_Y5_N21
\cpu1|r_stack[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[31][10]~q\);

-- Location: FF_X18_Y5_N23
\cpu1|r_stack[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[19][10]~q\);

-- Location: FF_X18_Y5_N29
\cpu1|r_stack[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[23][10]~q\);

-- Location: LCCOMB_X18_Y5_N22
\cpu1|Mux79~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~9_combout\ = (\cpu1|rp\(3) & (\cpu1|rp\(2))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & ((\cpu1|r_stack[23][10]~q\))) # (!\cpu1|rp\(2) & (\cpu1|r_stack[19][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[19][10]~q\,
	datad => \cpu1|r_stack[23][10]~q\,
	combout => \cpu1|Mux79~9_combout\);

-- Location: LCCOMB_X19_Y5_N20
\cpu1|Mux79~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~10_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux79~9_combout\ & ((\cpu1|r_stack[31][10]~q\))) # (!\cpu1|Mux79~9_combout\ & (\cpu1|r_stack[27][10]~q\)))) # (!\cpu1|rp\(3) & (((\cpu1|Mux79~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[27][10]~q\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[31][10]~q\,
	datad => \cpu1|Mux79~9_combout\,
	combout => \cpu1|Mux79~10_combout\);

-- Location: FF_X12_Y9_N21
\cpu1|r_stack[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[22][10]~q\);

-- Location: FF_X12_Y9_N23
\cpu1|r_stack[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[30][10]~q\);

-- Location: FF_X13_Y9_N23
\cpu1|r_stack[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[18][10]~q\);

-- Location: LCCOMB_X13_Y9_N28
\cpu1|r_stack[26][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[26][10]~feeder_combout\ = \cpu1|r\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(10),
	combout => \cpu1|r_stack[26][10]~feeder_combout\);

-- Location: FF_X13_Y9_N29
\cpu1|r_stack[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[26][10]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[26][10]~q\);

-- Location: LCCOMB_X13_Y9_N22
\cpu1|Mux79~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~2_combout\ = (\cpu1|rp\(2) & (\cpu1|rp\(3))) # (!\cpu1|rp\(2) & ((\cpu1|rp\(3) & ((\cpu1|r_stack[26][10]~q\))) # (!\cpu1|rp\(3) & (\cpu1|r_stack[18][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[18][10]~q\,
	datad => \cpu1|r_stack[26][10]~q\,
	combout => \cpu1|Mux79~2_combout\);

-- Location: LCCOMB_X12_Y9_N22
\cpu1|Mux79~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~3_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux79~2_combout\ & ((\cpu1|r_stack[30][10]~q\))) # (!\cpu1|Mux79~2_combout\ & (\cpu1|r_stack[22][10]~q\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux79~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|r_stack[22][10]~q\,
	datac => \cpu1|r_stack[30][10]~q\,
	datad => \cpu1|Mux79~2_combout\,
	combout => \cpu1|Mux79~3_combout\);

-- Location: FF_X24_Y8_N27
\cpu1|r_stack[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[21][10]~q\);

-- Location: FF_X24_Y8_N13
\cpu1|r_stack[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[17][10]~q\);

-- Location: LCCOMB_X24_Y8_N12
\cpu1|Mux79~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~4_combout\ = (\cpu1|rp\(3) & (((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & (\cpu1|r_stack[21][10]~q\)) # (!\cpu1|rp\(2) & ((\cpu1|r_stack[17][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[21][10]~q\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[17][10]~q\,
	datad => \cpu1|rp\(2),
	combout => \cpu1|Mux79~4_combout\);

-- Location: FF_X25_Y9_N19
\cpu1|r_stack[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[25][10]~q\);

-- Location: FF_X25_Y9_N29
\cpu1|r_stack[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[29][10]~q\);

-- Location: LCCOMB_X25_Y9_N28
\cpu1|Mux79~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~5_combout\ = (\cpu1|Mux79~4_combout\ & (((\cpu1|r_stack[29][10]~q\) # (!\cpu1|rp\(3))))) # (!\cpu1|Mux79~4_combout\ & (\cpu1|r_stack[25][10]~q\ & ((\cpu1|rp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux79~4_combout\,
	datab => \cpu1|r_stack[25][10]~q\,
	datac => \cpu1|r_stack[29][10]~q\,
	datad => \cpu1|rp\(3),
	combout => \cpu1|Mux79~5_combout\);

-- Location: FF_X18_Y7_N31
\cpu1|r_stack[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[20][10]~q\);

-- Location: FF_X18_Y7_N25
\cpu1|r_stack[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[28][10]~q\);

-- Location: FF_X17_Y7_N7
\cpu1|r_stack[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[24][10]~q\);

-- Location: FF_X17_Y7_N9
\cpu1|r_stack[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[16][10]~q\);

-- Location: LCCOMB_X17_Y7_N8
\cpu1|Mux79~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~6_combout\ = (\cpu1|rp\(3) & ((\cpu1|r_stack[24][10]~q\) # ((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & (((\cpu1|r_stack[16][10]~q\ & !\cpu1|rp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[24][10]~q\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[16][10]~q\,
	datad => \cpu1|rp\(2),
	combout => \cpu1|Mux79~6_combout\);

-- Location: LCCOMB_X18_Y7_N24
\cpu1|Mux79~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~7_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux79~6_combout\ & ((\cpu1|r_stack[28][10]~q\))) # (!\cpu1|Mux79~6_combout\ & (\cpu1|r_stack[20][10]~q\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux79~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[20][10]~q\,
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[28][10]~q\,
	datad => \cpu1|Mux79~6_combout\,
	combout => \cpu1|Mux79~7_combout\);

-- Location: LCCOMB_X18_Y7_N18
\cpu1|Mux79~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~8_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux79~5_combout\) # ((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & (((!\cpu1|rp\(1) & \cpu1|Mux79~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|Mux79~5_combout\,
	datac => \cpu1|rp\(1),
	datad => \cpu1|Mux79~7_combout\,
	combout => \cpu1|Mux79~8_combout\);

-- Location: LCCOMB_X17_Y10_N6
\cpu1|Mux79~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~11_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux79~8_combout\ & (\cpu1|Mux79~10_combout\)) # (!\cpu1|Mux79~8_combout\ & ((\cpu1|Mux79~3_combout\))))) # (!\cpu1|rp\(1) & (((\cpu1|Mux79~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux79~10_combout\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|Mux79~3_combout\,
	datad => \cpu1|Mux79~8_combout\,
	combout => \cpu1|Mux79~11_combout\);

-- Location: LCCOMB_X17_Y10_N0
\cpu1|Mux79~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~22_combout\ = (\cpu1|r[15]~0_combout\ & (((\cpu1|r[15]~1_combout\)))) # (!\cpu1|r[15]~0_combout\ & ((\cpu1|r[15]~1_combout\ & ((\cpu1|Mux79~11_combout\))) # (!\cpu1|r[15]~1_combout\ & (\cpu1|Mux79~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~0_combout\,
	datab => \cpu1|Mux79~21_combout\,
	datac => \cpu1|r[15]~1_combout\,
	datad => \cpu1|Mux79~11_combout\,
	combout => \cpu1|Mux79~22_combout\);

-- Location: LCCOMB_X14_Y10_N4
\cpu1|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add2~20_combout\ = (\cpu1|r\(10) & ((GND) # (!\cpu1|Add2~19\))) # (!\cpu1|r\(10) & (\cpu1|Add2~19\ $ (GND)))
-- \cpu1|Add2~21\ = CARRY((\cpu1|r\(10)) # (!\cpu1|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(10),
	datad => VCC,
	cin => \cpu1|Add2~19\,
	combout => \cpu1|Add2~20_combout\,
	cout => \cpu1|Add2~21\);

-- Location: LCCOMB_X17_Y10_N26
\cpu1|Mux79~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~23_combout\ = (\cpu1|r[15]~0_combout\ & ((\cpu1|Mux79~22_combout\ & ((\cpu1|Add2~20_combout\))) # (!\cpu1|Mux79~22_combout\ & (\cpu1|t\(10))))) # (!\cpu1|r[15]~0_combout\ & (\cpu1|Mux79~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~0_combout\,
	datab => \cpu1|Mux79~22_combout\,
	datac => \cpu1|t\(10),
	datad => \cpu1|Add2~20_combout\,
	combout => \cpu1|Mux79~23_combout\);

-- Location: LCCOMB_X12_Y10_N20
\cpu1|Mux79~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux79~24_combout\ = (\cpu1|r_sel[0]~0_combout\ & ((\cpu1|r_sel[1]~3_combout\ & (\cpu1|p\(10))) # (!\cpu1|r_sel[1]~3_combout\ & ((\cpu1|Mux79~23_combout\))))) # (!\cpu1|r_sel[0]~0_combout\ & (((\cpu1|Mux79~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(10),
	datab => \cpu1|r_sel[0]~0_combout\,
	datac => \cpu1|Mux79~23_combout\,
	datad => \cpu1|r_sel[1]~3_combout\,
	combout => \cpu1|Mux79~24_combout\);

-- Location: FF_X12_Y10_N21
\cpu1|r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux79~24_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r\(10));

-- Location: LCCOMB_X14_Y10_N6
\cpu1|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add2~22_combout\ = (\cpu1|r\(11) & (\cpu1|Add2~21\ & VCC)) # (!\cpu1|r\(11) & (!\cpu1|Add2~21\))
-- \cpu1|Add2~23\ = CARRY((!\cpu1|r\(11) & !\cpu1|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(11),
	datad => VCC,
	cin => \cpu1|Add2~21\,
	combout => \cpu1|Add2~22_combout\,
	cout => \cpu1|Add2~23\);

-- Location: LCCOMB_X13_Y10_N24
\cpu1|Mux78~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~23_combout\ = (\cpu1|r[15]~1_combout\ & ((\cpu1|Mux78~22_combout\ & ((\cpu1|Add2~22_combout\))) # (!\cpu1|Mux78~22_combout\ & (\cpu1|Mux78~11_combout\)))) # (!\cpu1|r[15]~1_combout\ & (\cpu1|Mux78~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~1_combout\,
	datab => \cpu1|Mux78~22_combout\,
	datac => \cpu1|Mux78~11_combout\,
	datad => \cpu1|Add2~22_combout\,
	combout => \cpu1|Mux78~23_combout\);

-- Location: LCCOMB_X12_Y10_N10
\cpu1|Mux78~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux78~24_combout\ = (\cpu1|r_sel[0]~0_combout\ & ((\cpu1|r_sel[1]~3_combout\ & ((\cpu1|p\(11)))) # (!\cpu1|r_sel[1]~3_combout\ & (\cpu1|Mux78~23_combout\)))) # (!\cpu1|r_sel[0]~0_combout\ & (\cpu1|Mux78~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux78~23_combout\,
	datab => \cpu1|p\(11),
	datac => \cpu1|r_sel[0]~0_combout\,
	datad => \cpu1|r_sel[1]~3_combout\,
	combout => \cpu1|Mux78~24_combout\);

-- Location: FF_X12_Y10_N11
\cpu1|r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux78~24_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r\(11));

-- Location: LCCOMB_X12_Y11_N22
\cpu1|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~22_combout\ = (\cpu1|p\(11) & (!\cpu1|Add3~21\)) # (!\cpu1|p\(11) & ((\cpu1|Add3~21\) # (GND)))
-- \cpu1|Add3~23\ = CARRY((!\cpu1|Add3~21\) # (!\cpu1|p\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|p\(11),
	datad => VCC,
	cin => \cpu1|Add3~21\,
	combout => \cpu1|Add3~22_combout\,
	cout => \cpu1|Add3~23\);

-- Location: LCCOMB_X11_Y12_N4
\cpu1|p[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p[11]~3_combout\ = (\cpu1|p_sel[0]~1_combout\ & (\cpu1|r\(11))) # (!\cpu1|p_sel[0]~1_combout\ & ((\cpu1|Add3~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(11),
	datab => \cpu1|Add3~22_combout\,
	datad => \cpu1|p_sel[0]~1_combout\,
	combout => \cpu1|p[11]~3_combout\);

-- Location: FF_X11_Y12_N5
\cpu1|p[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|p[11]~3_combout\,
	asdata => \cpu1|i\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \cpu1|p_sel[1]~2_combout\,
	ena => \cpu1|p[14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|p\(11));

-- Location: LCCOMB_X12_Y11_N24
\cpu1|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~24_combout\ = (\cpu1|p\(12) & (\cpu1|Add3~23\ $ (GND))) # (!\cpu1|p\(12) & (!\cpu1|Add3~23\ & VCC))
-- \cpu1|Add3~25\ = CARRY((\cpu1|p\(12) & !\cpu1|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(12),
	datad => VCC,
	cin => \cpu1|Add3~23\,
	combout => \cpu1|Add3~24_combout\,
	cout => \cpu1|Add3~25\);

-- Location: LCCOMB_X11_Y12_N2
\cpu1|p[12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p[12]~2_combout\ = (\cpu1|p_sel[0]~1_combout\ & (\cpu1|r\(12))) # (!\cpu1|p_sel[0]~1_combout\ & ((\cpu1|Add3~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(12),
	datab => \cpu1|Add3~24_combout\,
	datad => \cpu1|p_sel[0]~1_combout\,
	combout => \cpu1|p[12]~2_combout\);

-- Location: FF_X11_Y12_N3
\cpu1|p[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|p[12]~2_combout\,
	asdata => \cpu1|i\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \cpu1|p_sel[1]~2_combout\,
	ena => \cpu1|p[14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|p\(12));

-- Location: LCCOMB_X14_Y10_N8
\cpu1|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add2~24_combout\ = (\cpu1|r\(12) & ((GND) # (!\cpu1|Add2~23\))) # (!\cpu1|r\(12) & (\cpu1|Add2~23\ $ (GND)))
-- \cpu1|Add2~25\ = CARRY((\cpu1|r\(12)) # (!\cpu1|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|r\(12),
	datad => VCC,
	cin => \cpu1|Add2~23\,
	combout => \cpu1|Add2~24_combout\,
	cout => \cpu1|Add2~25\);

-- Location: FF_X19_Y7_N9
\cpu1|r_stack[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[9][12]~q\);

-- Location: FF_X19_Y7_N27
\cpu1|r_stack[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[8][12]~q\);

-- Location: LCCOMB_X19_Y7_N26
\cpu1|Mux77~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~12_combout\ = (\cpu1|rp\(0) & ((\cpu1|r_stack[9][12]~q\) # ((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & (((\cpu1|r_stack[8][12]~q\ & !\cpu1|rp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|r_stack[9][12]~q\,
	datac => \cpu1|r_stack[8][12]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux77~12_combout\);

-- Location: FF_X22_Y6_N7
\cpu1|r_stack[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[11][12]~q\);

-- Location: FF_X23_Y4_N19
\cpu1|r_stack[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[10][12]~q\);

-- Location: LCCOMB_X22_Y6_N6
\cpu1|Mux77~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~13_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux77~12_combout\ & (\cpu1|r_stack[11][12]~q\)) # (!\cpu1|Mux77~12_combout\ & ((\cpu1|r_stack[10][12]~q\))))) # (!\cpu1|rp\(1) & (\cpu1|Mux77~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|Mux77~12_combout\,
	datac => \cpu1|r_stack[11][12]~q\,
	datad => \cpu1|r_stack[10][12]~q\,
	combout => \cpu1|Mux77~13_combout\);

-- Location: FF_X18_Y6_N29
\cpu1|r_stack[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[13][12]~q\);

-- Location: FF_X22_Y6_N17
\cpu1|r_stack[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[15][12]~q\);

-- Location: FF_X19_Y6_N27
\cpu1|r_stack[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[12][12]~q\);

-- Location: FF_X19_Y6_N1
\cpu1|r_stack[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[14][12]~q\);

-- Location: LCCOMB_X19_Y6_N26
\cpu1|Mux77~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~19_combout\ = (\cpu1|rp\(0) & (\cpu1|rp\(1))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & ((\cpu1|r_stack[14][12]~q\))) # (!\cpu1|rp\(1) & (\cpu1|r_stack[12][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[12][12]~q\,
	datad => \cpu1|r_stack[14][12]~q\,
	combout => \cpu1|Mux77~19_combout\);

-- Location: LCCOMB_X22_Y6_N16
\cpu1|Mux77~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~20_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux77~19_combout\ & ((\cpu1|r_stack[15][12]~q\))) # (!\cpu1|Mux77~19_combout\ & (\cpu1|r_stack[13][12]~q\)))) # (!\cpu1|rp\(0) & (((\cpu1|Mux77~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|r_stack[13][12]~q\,
	datac => \cpu1|r_stack[15][12]~q\,
	datad => \cpu1|Mux77~19_combout\,
	combout => \cpu1|Mux77~20_combout\);

-- Location: FF_X24_Y9_N15
\cpu1|r_stack[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[5][12]~q\);

-- Location: FF_X24_Y9_N1
\cpu1|r_stack[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[7][12]~q\);

-- Location: FF_X23_Y9_N19
\cpu1|r_stack[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[4][12]~q\);

-- Location: FF_X23_Y9_N17
\cpu1|r_stack[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[6][12]~q\);

-- Location: LCCOMB_X23_Y9_N18
\cpu1|Mux77~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~14_combout\ = (\cpu1|rp\(0) & (\cpu1|rp\(1))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & ((\cpu1|r_stack[6][12]~q\))) # (!\cpu1|rp\(1) & (\cpu1|r_stack[4][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[4][12]~q\,
	datad => \cpu1|r_stack[6][12]~q\,
	combout => \cpu1|Mux77~14_combout\);

-- Location: LCCOMB_X24_Y9_N0
\cpu1|Mux77~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~15_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux77~14_combout\ & ((\cpu1|r_stack[7][12]~q\))) # (!\cpu1|Mux77~14_combout\ & (\cpu1|r_stack[5][12]~q\)))) # (!\cpu1|rp\(0) & (((\cpu1|Mux77~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|r_stack[5][12]~q\,
	datac => \cpu1|r_stack[7][12]~q\,
	datad => \cpu1|Mux77~14_combout\,
	combout => \cpu1|Mux77~15_combout\);

-- Location: FF_X19_Y11_N31
\cpu1|r_stack[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[0][12]~q\);

-- Location: FF_X19_Y8_N3
\cpu1|r_stack[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[1][12]~q\);

-- Location: LCCOMB_X19_Y11_N30
\cpu1|Mux77~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~16_combout\ = (\cpu1|rp\(0) & ((\cpu1|rp\(1)) # ((\cpu1|r_stack[1][12]~q\)))) # (!\cpu1|rp\(0) & (!\cpu1|rp\(1) & (\cpu1|r_stack[0][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[0][12]~q\,
	datad => \cpu1|r_stack[1][12]~q\,
	combout => \cpu1|Mux77~16_combout\);

-- Location: FF_X19_Y10_N1
\cpu1|r_stack[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[3][12]~q\);

-- Location: FF_X19_Y10_N7
\cpu1|r_stack[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[2][12]~q\);

-- Location: LCCOMB_X19_Y10_N0
\cpu1|Mux77~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~17_combout\ = (\cpu1|Mux77~16_combout\ & (((\cpu1|r_stack[3][12]~q\)) # (!\cpu1|rp\(1)))) # (!\cpu1|Mux77~16_combout\ & (\cpu1|rp\(1) & ((\cpu1|r_stack[2][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux77~16_combout\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[3][12]~q\,
	datad => \cpu1|r_stack[2][12]~q\,
	combout => \cpu1|Mux77~17_combout\);

-- Location: LCCOMB_X19_Y10_N18
\cpu1|Mux77~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~18_combout\ = (\cpu1|rp\(3) & (((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & (\cpu1|Mux77~15_combout\)) # (!\cpu1|rp\(2) & ((\cpu1|Mux77~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|Mux77~15_combout\,
	datac => \cpu1|rp\(2),
	datad => \cpu1|Mux77~17_combout\,
	combout => \cpu1|Mux77~18_combout\);

-- Location: LCCOMB_X22_Y6_N26
\cpu1|Mux77~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~21_combout\ = (\cpu1|Mux77~18_combout\ & (((\cpu1|Mux77~20_combout\) # (!\cpu1|rp\(3))))) # (!\cpu1|Mux77~18_combout\ & (\cpu1|Mux77~13_combout\ & ((\cpu1|rp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux77~13_combout\,
	datab => \cpu1|Mux77~20_combout\,
	datac => \cpu1|Mux77~18_combout\,
	datad => \cpu1|rp\(3),
	combout => \cpu1|Mux77~21_combout\);

-- Location: FF_X12_Y9_N15
\cpu1|r_stack[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[22][12]~q\);

-- Location: FF_X12_Y9_N17
\cpu1|r_stack[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[30][12]~q\);

-- Location: FF_X13_Y9_N25
\cpu1|r_stack[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[18][12]~q\);

-- Location: FF_X13_Y9_N31
\cpu1|r_stack[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[26][12]~q\);

-- Location: LCCOMB_X13_Y9_N24
\cpu1|Mux77~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~2_combout\ = (\cpu1|rp\(2) & (\cpu1|rp\(3))) # (!\cpu1|rp\(2) & ((\cpu1|rp\(3) & ((\cpu1|r_stack[26][12]~q\))) # (!\cpu1|rp\(3) & (\cpu1|r_stack[18][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[18][12]~q\,
	datad => \cpu1|r_stack[26][12]~q\,
	combout => \cpu1|Mux77~2_combout\);

-- Location: LCCOMB_X12_Y9_N16
\cpu1|Mux77~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~3_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux77~2_combout\ & ((\cpu1|r_stack[30][12]~q\))) # (!\cpu1|Mux77~2_combout\ & (\cpu1|r_stack[22][12]~q\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux77~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|r_stack[22][12]~q\,
	datac => \cpu1|r_stack[30][12]~q\,
	datad => \cpu1|Mux77~2_combout\,
	combout => \cpu1|Mux77~3_combout\);

-- Location: FF_X24_Y8_N31
\cpu1|r_stack[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[17][12]~q\);

-- Location: FF_X24_Y8_N21
\cpu1|r_stack[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[21][12]~q\);

-- Location: LCCOMB_X24_Y8_N30
\cpu1|Mux77~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~4_combout\ = (\cpu1|rp\(2) & ((\cpu1|rp\(3)) # ((\cpu1|r_stack[21][12]~q\)))) # (!\cpu1|rp\(2) & (!\cpu1|rp\(3) & (\cpu1|r_stack[17][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[17][12]~q\,
	datad => \cpu1|r_stack[21][12]~q\,
	combout => \cpu1|Mux77~4_combout\);

-- Location: FF_X25_Y9_N15
\cpu1|r_stack[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[29][12]~q\);

-- Location: FF_X25_Y9_N13
\cpu1|r_stack[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[25][12]~q\);

-- Location: LCCOMB_X25_Y9_N14
\cpu1|Mux77~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~5_combout\ = (\cpu1|Mux77~4_combout\ & (((\cpu1|r_stack[29][12]~q\)) # (!\cpu1|rp\(3)))) # (!\cpu1|Mux77~4_combout\ & (\cpu1|rp\(3) & ((\cpu1|r_stack[25][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux77~4_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[29][12]~q\,
	datad => \cpu1|r_stack[25][12]~q\,
	combout => \cpu1|Mux77~5_combout\);

-- Location: FF_X17_Y7_N23
\cpu1|r_stack[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[24][12]~q\);

-- Location: FF_X17_Y7_N17
\cpu1|r_stack[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[16][12]~q\);

-- Location: LCCOMB_X17_Y7_N16
\cpu1|Mux77~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~6_combout\ = (\cpu1|rp\(3) & ((\cpu1|r_stack[24][12]~q\) # ((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & (((\cpu1|r_stack[16][12]~q\ & !\cpu1|rp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[24][12]~q\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[16][12]~q\,
	datad => \cpu1|rp\(2),
	combout => \cpu1|Mux77~6_combout\);

-- Location: FF_X18_Y7_N9
\cpu1|r_stack[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[20][12]~q\);

-- Location: FF_X18_Y7_N3
\cpu1|r_stack[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[28][12]~q\);

-- Location: LCCOMB_X18_Y7_N2
\cpu1|Mux77~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~7_combout\ = (\cpu1|Mux77~6_combout\ & (((\cpu1|r_stack[28][12]~q\) # (!\cpu1|rp\(2))))) # (!\cpu1|Mux77~6_combout\ & (\cpu1|r_stack[20][12]~q\ & ((\cpu1|rp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux77~6_combout\,
	datab => \cpu1|r_stack[20][12]~q\,
	datac => \cpu1|r_stack[28][12]~q\,
	datad => \cpu1|rp\(2),
	combout => \cpu1|Mux77~7_combout\);

-- Location: LCCOMB_X18_Y7_N4
\cpu1|Mux77~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~8_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux77~5_combout\) # ((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & (((!\cpu1|rp\(1) & \cpu1|Mux77~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|Mux77~5_combout\,
	datac => \cpu1|rp\(1),
	datad => \cpu1|Mux77~7_combout\,
	combout => \cpu1|Mux77~8_combout\);

-- Location: FF_X18_Y5_N7
\cpu1|r_stack[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[23][12]~q\);

-- Location: FF_X18_Y5_N9
\cpu1|r_stack[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[19][12]~q\);

-- Location: LCCOMB_X18_Y5_N8
\cpu1|Mux77~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~9_combout\ = (\cpu1|rp\(3) & (((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & (\cpu1|r_stack[23][12]~q\)) # (!\cpu1|rp\(2) & ((\cpu1|r_stack[19][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[23][12]~q\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[19][12]~q\,
	datad => \cpu1|rp\(2),
	combout => \cpu1|Mux77~9_combout\);

-- Location: FF_X19_Y5_N17
\cpu1|r_stack[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[31][12]~q\);

-- Location: FF_X19_Y5_N7
\cpu1|r_stack[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[27][12]~q\);

-- Location: LCCOMB_X19_Y5_N16
\cpu1|Mux77~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~10_combout\ = (\cpu1|Mux77~9_combout\ & (((\cpu1|r_stack[31][12]~q\)) # (!\cpu1|rp\(3)))) # (!\cpu1|Mux77~9_combout\ & (\cpu1|rp\(3) & ((\cpu1|r_stack[27][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux77~9_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[31][12]~q\,
	datad => \cpu1|r_stack[27][12]~q\,
	combout => \cpu1|Mux77~10_combout\);

-- Location: LCCOMB_X17_Y9_N4
\cpu1|Mux77~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~11_combout\ = (\cpu1|Mux77~8_combout\ & (((\cpu1|Mux77~10_combout\) # (!\cpu1|rp\(1))))) # (!\cpu1|Mux77~8_combout\ & (\cpu1|Mux77~3_combout\ & (\cpu1|rp\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux77~3_combout\,
	datab => \cpu1|Mux77~8_combout\,
	datac => \cpu1|rp\(1),
	datad => \cpu1|Mux77~10_combout\,
	combout => \cpu1|Mux77~11_combout\);

-- Location: LCCOMB_X17_Y10_N4
\cpu1|Mux77~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~22_combout\ = (\cpu1|r[15]~0_combout\ & (((\cpu1|r[15]~1_combout\)))) # (!\cpu1|r[15]~0_combout\ & ((\cpu1|r[15]~1_combout\ & ((\cpu1|Mux77~11_combout\))) # (!\cpu1|r[15]~1_combout\ & (\cpu1|Mux77~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~0_combout\,
	datab => \cpu1|Mux77~21_combout\,
	datac => \cpu1|r[15]~1_combout\,
	datad => \cpu1|Mux77~11_combout\,
	combout => \cpu1|Mux77~22_combout\);

-- Location: LCCOMB_X16_Y10_N20
\cpu1|Mux77~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~23_combout\ = (\cpu1|r[15]~0_combout\ & ((\cpu1|Mux77~22_combout\ & (\cpu1|Add2~24_combout\)) # (!\cpu1|Mux77~22_combout\ & ((\cpu1|t\(12)))))) # (!\cpu1|r[15]~0_combout\ & (((\cpu1|Mux77~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~0_combout\,
	datab => \cpu1|Add2~24_combout\,
	datac => \cpu1|t\(12),
	datad => \cpu1|Mux77~22_combout\,
	combout => \cpu1|Mux77~23_combout\);

-- Location: LCCOMB_X12_Y10_N8
\cpu1|Mux77~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux77~24_combout\ = (\cpu1|r_sel[0]~0_combout\ & ((\cpu1|r_sel[1]~3_combout\ & (\cpu1|p\(12))) # (!\cpu1|r_sel[1]~3_combout\ & ((\cpu1|Mux77~23_combout\))))) # (!\cpu1|r_sel[0]~0_combout\ & (((\cpu1|Mux77~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(12),
	datab => \cpu1|Mux77~23_combout\,
	datac => \cpu1|r_sel[0]~0_combout\,
	datad => \cpu1|r_sel[1]~3_combout\,
	combout => \cpu1|Mux77~24_combout\);

-- Location: FF_X12_Y10_N9
\cpu1|r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux77~24_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r\(12));

-- Location: LCCOMB_X14_Y10_N10
\cpu1|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add2~26_combout\ = (\cpu1|r\(13) & (\cpu1|Add2~25\ & VCC)) # (!\cpu1|r\(13) & (!\cpu1|Add2~25\))
-- \cpu1|Add2~27\ = CARRY((!\cpu1|r\(13) & !\cpu1|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(13),
	datad => VCC,
	cin => \cpu1|Add2~25\,
	combout => \cpu1|Add2~26_combout\,
	cout => \cpu1|Add2~27\);

-- Location: FF_X19_Y7_N21
\cpu1|r_stack[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[9][13]~q\);

-- Location: FF_X21_Y7_N17
\cpu1|r_stack[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[11][13]~q\);

-- Location: FF_X19_Y7_N31
\cpu1|r_stack[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[8][13]~q\);

-- Location: LCCOMB_X25_Y7_N24
\cpu1|r_stack[10][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[10][13]~feeder_combout\ = \cpu1|r\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(13),
	combout => \cpu1|r_stack[10][13]~feeder_combout\);

-- Location: FF_X25_Y7_N25
\cpu1|r_stack[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[10][13]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[10][13]~q\);

-- Location: LCCOMB_X19_Y7_N30
\cpu1|Mux76~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~14_combout\ = (\cpu1|rp\(0) & (\cpu1|rp\(1))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & ((\cpu1|r_stack[10][13]~q\))) # (!\cpu1|rp\(1) & (\cpu1|r_stack[8][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[8][13]~q\,
	datad => \cpu1|r_stack[10][13]~q\,
	combout => \cpu1|Mux76~14_combout\);

-- Location: LCCOMB_X21_Y7_N16
\cpu1|Mux76~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~15_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux76~14_combout\ & ((\cpu1|r_stack[11][13]~q\))) # (!\cpu1|Mux76~14_combout\ & (\cpu1|r_stack[9][13]~q\)))) # (!\cpu1|rp\(0) & (((\cpu1|Mux76~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[9][13]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[11][13]~q\,
	datad => \cpu1|Mux76~14_combout\,
	combout => \cpu1|Mux76~15_combout\);

-- Location: FF_X16_Y9_N27
\cpu1|r_stack[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[1][13]~q\);

-- Location: FF_X16_Y9_N13
\cpu1|r_stack[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[3][13]~q\);

-- Location: FF_X19_Y11_N27
\cpu1|r_stack[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[2][13]~q\);

-- Location: FF_X19_Y11_N5
\cpu1|r_stack[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[0][13]~q\);

-- Location: LCCOMB_X19_Y11_N4
\cpu1|Mux76~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~16_combout\ = (\cpu1|rp\(1) & ((\cpu1|r_stack[2][13]~q\) # ((\cpu1|rp\(0))))) # (!\cpu1|rp\(1) & (((\cpu1|r_stack[0][13]~q\ & !\cpu1|rp\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[2][13]~q\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[0][13]~q\,
	datad => \cpu1|rp\(0),
	combout => \cpu1|Mux76~16_combout\);

-- Location: LCCOMB_X16_Y9_N12
\cpu1|Mux76~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~17_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux76~16_combout\ & ((\cpu1|r_stack[3][13]~q\))) # (!\cpu1|Mux76~16_combout\ & (\cpu1|r_stack[1][13]~q\)))) # (!\cpu1|rp\(0) & (((\cpu1|Mux76~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[1][13]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[3][13]~q\,
	datad => \cpu1|Mux76~16_combout\,
	combout => \cpu1|Mux76~17_combout\);

-- Location: LCCOMB_X16_Y9_N30
\cpu1|Mux76~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~18_combout\ = (\cpu1|rp\(3) & ((\cpu1|rp\(2)) # ((\cpu1|Mux76~15_combout\)))) # (!\cpu1|rp\(3) & (!\cpu1|rp\(2) & ((\cpu1|Mux76~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|Mux76~15_combout\,
	datad => \cpu1|Mux76~17_combout\,
	combout => \cpu1|Mux76~18_combout\);

-- Location: FF_X18_Y6_N3
\cpu1|r_stack[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[13][13]~q\);

-- Location: FF_X19_Y6_N31
\cpu1|r_stack[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[12][13]~q\);

-- Location: LCCOMB_X19_Y6_N30
\cpu1|Mux76~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~19_combout\ = (\cpu1|rp\(0) & ((\cpu1|r_stack[13][13]~q\) # ((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & (((\cpu1|r_stack[12][13]~q\ & !\cpu1|rp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[13][13]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[12][13]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux76~19_combout\);

-- Location: FF_X14_Y9_N1
\cpu1|r_stack[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[15][13]~q\);

-- Location: FF_X19_Y6_N29
\cpu1|r_stack[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[14][13]~q\);

-- Location: LCCOMB_X14_Y9_N0
\cpu1|Mux76~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~20_combout\ = (\cpu1|Mux76~19_combout\ & (((\cpu1|r_stack[15][13]~q\)) # (!\cpu1|rp\(1)))) # (!\cpu1|Mux76~19_combout\ & (\cpu1|rp\(1) & ((\cpu1|r_stack[14][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux76~19_combout\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[15][13]~q\,
	datad => \cpu1|r_stack[14][13]~q\,
	combout => \cpu1|Mux76~20_combout\);

-- Location: FF_X23_Y9_N5
\cpu1|r_stack[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[6][13]~q\);

-- Location: FF_X24_Y9_N29
\cpu1|r_stack[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[7][13]~q\);

-- Location: LCCOMB_X22_Y7_N16
\cpu1|r_stack[5][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[5][13]~feeder_combout\ = \cpu1|r\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(13),
	combout => \cpu1|r_stack[5][13]~feeder_combout\);

-- Location: FF_X22_Y7_N17
\cpu1|r_stack[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[5][13]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[5][13]~q\);

-- Location: FF_X23_Y9_N31
\cpu1|r_stack[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[4][13]~q\);

-- Location: LCCOMB_X23_Y9_N30
\cpu1|Mux76~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~12_combout\ = (\cpu1|rp\(0) & ((\cpu1|r_stack[5][13]~q\) # ((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & (((\cpu1|r_stack[4][13]~q\ & !\cpu1|rp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[5][13]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[4][13]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux76~12_combout\);

-- Location: LCCOMB_X24_Y9_N28
\cpu1|Mux76~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~13_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux76~12_combout\ & ((\cpu1|r_stack[7][13]~q\))) # (!\cpu1|Mux76~12_combout\ & (\cpu1|r_stack[6][13]~q\)))) # (!\cpu1|rp\(1) & (((\cpu1|Mux76~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|r_stack[6][13]~q\,
	datac => \cpu1|r_stack[7][13]~q\,
	datad => \cpu1|Mux76~12_combout\,
	combout => \cpu1|Mux76~13_combout\);

-- Location: LCCOMB_X16_Y9_N16
\cpu1|Mux76~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~21_combout\ = (\cpu1|Mux76~18_combout\ & (((\cpu1|Mux76~20_combout\)) # (!\cpu1|rp\(2)))) # (!\cpu1|Mux76~18_combout\ & (\cpu1|rp\(2) & ((\cpu1|Mux76~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux76~18_combout\,
	datab => \cpu1|rp\(2),
	datac => \cpu1|Mux76~20_combout\,
	datad => \cpu1|Mux76~13_combout\,
	combout => \cpu1|Mux76~21_combout\);

-- Location: LCCOMB_X16_Y9_N2
\cpu1|Mux76~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~22_combout\ = (\cpu1|r[15]~0_combout\ & ((\cpu1|t\(13)) # ((\cpu1|r[15]~1_combout\)))) # (!\cpu1|r[15]~0_combout\ & (((!\cpu1|r[15]~1_combout\ & \cpu1|Mux76~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~0_combout\,
	datab => \cpu1|t\(13),
	datac => \cpu1|r[15]~1_combout\,
	datad => \cpu1|Mux76~21_combout\,
	combout => \cpu1|Mux76~22_combout\);

-- Location: FF_X16_Y10_N11
\cpu1|r_stack[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[20][13]~q\);

-- Location: FF_X17_Y7_N13
\cpu1|r_stack[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[16][13]~q\);

-- Location: LCCOMB_X17_Y7_N12
\cpu1|Mux76~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~6_combout\ = (\cpu1|rp\(3) & (((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & (\cpu1|r_stack[20][13]~q\)) # (!\cpu1|rp\(2) & ((\cpu1|r_stack[16][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[20][13]~q\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[16][13]~q\,
	datad => \cpu1|rp\(2),
	combout => \cpu1|Mux76~6_combout\);

-- Location: FF_X18_Y7_N15
\cpu1|r_stack[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[28][13]~q\);

-- Location: FF_X17_Y7_N19
\cpu1|r_stack[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[24][13]~q\);

-- Location: LCCOMB_X18_Y7_N14
\cpu1|Mux76~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~7_combout\ = (\cpu1|Mux76~6_combout\ & (((\cpu1|r_stack[28][13]~q\)) # (!\cpu1|rp\(3)))) # (!\cpu1|Mux76~6_combout\ & (\cpu1|rp\(3) & ((\cpu1|r_stack[24][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux76~6_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[28][13]~q\,
	datad => \cpu1|r_stack[24][13]~q\,
	combout => \cpu1|Mux76~7_combout\);

-- Location: LCCOMB_X13_Y9_N4
\cpu1|r_stack[26][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[26][13]~feeder_combout\ = \cpu1|r\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(13),
	combout => \cpu1|r_stack[26][13]~feeder_combout\);

-- Location: FF_X13_Y9_N5
\cpu1|r_stack[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[26][13]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[26][13]~q\);

-- Location: FF_X12_Y9_N5
\cpu1|r_stack[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[30][13]~q\);

-- Location: FF_X18_Y9_N27
\cpu1|r_stack[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[18][13]~q\);

-- Location: FF_X18_Y9_N1
\cpu1|r_stack[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[22][13]~q\);

-- Location: LCCOMB_X18_Y9_N26
\cpu1|Mux76~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~4_combout\ = (\cpu1|rp\(2) & ((\cpu1|rp\(3)) # ((\cpu1|r_stack[22][13]~q\)))) # (!\cpu1|rp\(2) & (!\cpu1|rp\(3) & (\cpu1|r_stack[18][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[18][13]~q\,
	datad => \cpu1|r_stack[22][13]~q\,
	combout => \cpu1|Mux76~4_combout\);

-- Location: LCCOMB_X12_Y9_N4
\cpu1|Mux76~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~5_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux76~4_combout\ & ((\cpu1|r_stack[30][13]~q\))) # (!\cpu1|Mux76~4_combout\ & (\cpu1|r_stack[26][13]~q\)))) # (!\cpu1|rp\(3) & (((\cpu1|Mux76~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[26][13]~q\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[30][13]~q\,
	datad => \cpu1|Mux76~4_combout\,
	combout => \cpu1|Mux76~5_combout\);

-- Location: LCCOMB_X16_Y9_N22
\cpu1|Mux76~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~8_combout\ = (\cpu1|rp\(1) & ((\cpu1|rp\(0)) # ((\cpu1|Mux76~5_combout\)))) # (!\cpu1|rp\(1) & (!\cpu1|rp\(0) & (\cpu1|Mux76~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|rp\(0),
	datac => \cpu1|Mux76~7_combout\,
	datad => \cpu1|Mux76~5_combout\,
	combout => \cpu1|Mux76~8_combout\);

-- Location: LCCOMB_X24_Y5_N16
\cpu1|r_stack[21][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[21][13]~feeder_combout\ = \cpu1|r\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(13),
	combout => \cpu1|r_stack[21][13]~feeder_combout\);

-- Location: FF_X24_Y5_N17
\cpu1|r_stack[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[21][13]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[21][13]~q\);

-- Location: FF_X25_Y9_N3
\cpu1|r_stack[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[29][13]~q\);

-- Location: FF_X24_Y8_N3
\cpu1|r_stack[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[17][13]~q\);

-- Location: FF_X25_Y8_N17
\cpu1|r_stack[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[25][13]~q\);

-- Location: LCCOMB_X24_Y8_N2
\cpu1|Mux76~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~2_combout\ = (\cpu1|rp\(2) & (\cpu1|rp\(3))) # (!\cpu1|rp\(2) & ((\cpu1|rp\(3) & ((\cpu1|r_stack[25][13]~q\))) # (!\cpu1|rp\(3) & (\cpu1|r_stack[17][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[17][13]~q\,
	datad => \cpu1|r_stack[25][13]~q\,
	combout => \cpu1|Mux76~2_combout\);

-- Location: LCCOMB_X25_Y9_N2
\cpu1|Mux76~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~3_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux76~2_combout\ & ((\cpu1|r_stack[29][13]~q\))) # (!\cpu1|Mux76~2_combout\ & (\cpu1|r_stack[21][13]~q\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux76~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[21][13]~q\,
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[29][13]~q\,
	datad => \cpu1|Mux76~2_combout\,
	combout => \cpu1|Mux76~3_combout\);

-- Location: LCCOMB_X18_Y5_N20
\cpu1|r_stack[23][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[23][13]~feeder_combout\ = \cpu1|r\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(13),
	combout => \cpu1|r_stack[23][13]~feeder_combout\);

-- Location: FF_X18_Y5_N21
\cpu1|r_stack[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[23][13]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[23][13]~q\);

-- Location: FF_X21_Y5_N3
\cpu1|r_stack[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[19][13]~q\);

-- Location: FF_X21_Y5_N25
\cpu1|r_stack[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[27][13]~q\);

-- Location: LCCOMB_X21_Y5_N2
\cpu1|Mux76~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~9_combout\ = (\cpu1|rp\(3) & ((\cpu1|rp\(2)) # ((\cpu1|r_stack[27][13]~q\)))) # (!\cpu1|rp\(3) & (!\cpu1|rp\(2) & (\cpu1|r_stack[19][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[19][13]~q\,
	datad => \cpu1|r_stack[27][13]~q\,
	combout => \cpu1|Mux76~9_combout\);

-- Location: FF_X19_Y5_N13
\cpu1|r_stack[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[31][13]~q\);

-- Location: LCCOMB_X19_Y5_N12
\cpu1|Mux76~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~10_combout\ = (\cpu1|Mux76~9_combout\ & (((\cpu1|r_stack[31][13]~q\) # (!\cpu1|rp\(2))))) # (!\cpu1|Mux76~9_combout\ & (\cpu1|r_stack[23][13]~q\ & ((\cpu1|rp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[23][13]~q\,
	datab => \cpu1|Mux76~9_combout\,
	datac => \cpu1|r_stack[31][13]~q\,
	datad => \cpu1|rp\(2),
	combout => \cpu1|Mux76~10_combout\);

-- Location: LCCOMB_X16_Y9_N24
\cpu1|Mux76~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~11_combout\ = (\cpu1|Mux76~8_combout\ & (((\cpu1|Mux76~10_combout\)) # (!\cpu1|rp\(0)))) # (!\cpu1|Mux76~8_combout\ & (\cpu1|rp\(0) & (\cpu1|Mux76~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux76~8_combout\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|Mux76~3_combout\,
	datad => \cpu1|Mux76~10_combout\,
	combout => \cpu1|Mux76~11_combout\);

-- Location: LCCOMB_X16_Y9_N28
\cpu1|Mux76~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~23_combout\ = (\cpu1|Mux76~22_combout\ & ((\cpu1|Add2~26_combout\) # ((!\cpu1|r[15]~1_combout\)))) # (!\cpu1|Mux76~22_combout\ & (((\cpu1|r[15]~1_combout\ & \cpu1|Mux76~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add2~26_combout\,
	datab => \cpu1|Mux76~22_combout\,
	datac => \cpu1|r[15]~1_combout\,
	datad => \cpu1|Mux76~11_combout\,
	combout => \cpu1|Mux76~23_combout\);

-- Location: LCCOMB_X12_Y10_N30
\cpu1|Mux76~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~24_combout\ = (\cpu1|r_sel[0]~0_combout\ & ((\cpu1|r_sel[1]~3_combout\ & ((\cpu1|p\(13)))) # (!\cpu1|r_sel[1]~3_combout\ & (\cpu1|Mux76~23_combout\)))) # (!\cpu1|r_sel[0]~0_combout\ & (\cpu1|Mux76~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux76~23_combout\,
	datab => \cpu1|p\(13),
	datac => \cpu1|r_sel[0]~0_combout\,
	datad => \cpu1|r_sel[1]~3_combout\,
	combout => \cpu1|Mux76~24_combout\);

-- Location: FF_X12_Y10_N31
\cpu1|r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux76~24_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r\(13));

-- Location: LCCOMB_X12_Y11_N26
\cpu1|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~26_combout\ = (\cpu1|p\(13) & (!\cpu1|Add3~25\)) # (!\cpu1|p\(13) & ((\cpu1|Add3~25\) # (GND)))
-- \cpu1|Add3~27\ = CARRY((!\cpu1|Add3~25\) # (!\cpu1|p\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(13),
	datad => VCC,
	cin => \cpu1|Add3~25\,
	combout => \cpu1|Add3~26_combout\,
	cout => \cpu1|Add3~27\);

-- Location: LCCOMB_X11_Y12_N8
\cpu1|p[13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p[13]~1_combout\ = (\cpu1|p_sel[0]~1_combout\ & (\cpu1|r\(13))) # (!\cpu1|p_sel[0]~1_combout\ & ((\cpu1|Add3~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(13),
	datab => \cpu1|p_sel[0]~1_combout\,
	datad => \cpu1|Add3~26_combout\,
	combout => \cpu1|p[13]~1_combout\);

-- Location: FF_X11_Y12_N9
\cpu1|p[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|p[13]~1_combout\,
	asdata => \cpu1|i\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \cpu1|p_sel[1]~2_combout\,
	ena => \cpu1|p[14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|p\(13));

-- Location: LCCOMB_X12_Y11_N28
\cpu1|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~28_combout\ = (\cpu1|p\(14) & (\cpu1|Add3~27\ $ (GND))) # (!\cpu1|p\(14) & (!\cpu1|Add3~27\ & VCC))
-- \cpu1|Add3~29\ = CARRY((\cpu1|p\(14) & !\cpu1|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|p\(14),
	datad => VCC,
	cin => \cpu1|Add3~27\,
	combout => \cpu1|Add3~28_combout\,
	cout => \cpu1|Add3~29\);

-- Location: LCCOMB_X11_Y12_N22
\cpu1|p[14]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p[14]~0_combout\ = (\cpu1|p_sel[0]~1_combout\ & (\cpu1|r\(14))) # (!\cpu1|p_sel[0]~1_combout\ & ((\cpu1|Add3~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(14),
	datab => \cpu1|p_sel[0]~1_combout\,
	datad => \cpu1|Add3~28_combout\,
	combout => \cpu1|p[14]~0_combout\);

-- Location: FF_X16_Y12_N29
\cpu1|i[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[14]~85_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Mux34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|i\(14));

-- Location: FF_X11_Y12_N23
\cpu1|p[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|p[14]~0_combout\,
	asdata => \cpu1|i\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \cpu1|p_sel[1]~2_combout\,
	ena => \cpu1|p[14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|p\(14));

-- Location: LCCOMB_X14_Y10_N12
\cpu1|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add2~28_combout\ = (\cpu1|r\(14) & ((GND) # (!\cpu1|Add2~27\))) # (!\cpu1|r\(14) & (\cpu1|Add2~27\ $ (GND)))
-- \cpu1|Add2~29\ = CARRY((\cpu1|r\(14)) # (!\cpu1|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(14),
	datad => VCC,
	cin => \cpu1|Add2~27\,
	combout => \cpu1|Add2~28_combout\,
	cout => \cpu1|Add2~29\);

-- Location: FF_X23_Y9_N27
\cpu1|r_stack[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[4][14]~q\);

-- Location: FF_X23_Y9_N1
\cpu1|r_stack[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[6][14]~q\);

-- Location: LCCOMB_X23_Y9_N26
\cpu1|Mux75~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~14_combout\ = (\cpu1|rp\(0) & (\cpu1|rp\(1))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & ((\cpu1|r_stack[6][14]~q\))) # (!\cpu1|rp\(1) & (\cpu1|r_stack[4][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[4][14]~q\,
	datad => \cpu1|r_stack[6][14]~q\,
	combout => \cpu1|Mux75~14_combout\);

-- Location: FF_X24_Y9_N9
\cpu1|r_stack[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[5][14]~q\);

-- Location: FF_X24_Y9_N3
\cpu1|r_stack[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[7][14]~q\);

-- Location: LCCOMB_X24_Y9_N2
\cpu1|Mux75~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~15_combout\ = (\cpu1|Mux75~14_combout\ & (((\cpu1|r_stack[7][14]~q\) # (!\cpu1|rp\(0))))) # (!\cpu1|Mux75~14_combout\ & (\cpu1|r_stack[5][14]~q\ & ((\cpu1|rp\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux75~14_combout\,
	datab => \cpu1|r_stack[5][14]~q\,
	datac => \cpu1|r_stack[7][14]~q\,
	datad => \cpu1|rp\(0),
	combout => \cpu1|Mux75~15_combout\);

-- Location: FF_X19_Y10_N17
\cpu1|r_stack[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[2][14]~q\);

-- Location: FF_X19_Y10_N3
\cpu1|r_stack[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[3][14]~q\);

-- Location: FF_X19_Y11_N25
\cpu1|r_stack[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[0][14]~q\);

-- Location: LCCOMB_X12_Y10_N14
\cpu1|r_stack[1][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[1][14]~feeder_combout\ = \cpu1|r\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(14),
	combout => \cpu1|r_stack[1][14]~feeder_combout\);

-- Location: FF_X12_Y10_N15
\cpu1|r_stack[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[1][14]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[1][14]~q\);

-- Location: LCCOMB_X19_Y11_N24
\cpu1|Mux75~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~16_combout\ = (\cpu1|rp\(0) & ((\cpu1|rp\(1)) # ((\cpu1|r_stack[1][14]~q\)))) # (!\cpu1|rp\(0) & (!\cpu1|rp\(1) & (\cpu1|r_stack[0][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[0][14]~q\,
	datad => \cpu1|r_stack[1][14]~q\,
	combout => \cpu1|Mux75~16_combout\);

-- Location: LCCOMB_X19_Y10_N2
\cpu1|Mux75~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~17_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux75~16_combout\ & ((\cpu1|r_stack[3][14]~q\))) # (!\cpu1|Mux75~16_combout\ & (\cpu1|r_stack[2][14]~q\)))) # (!\cpu1|rp\(1) & (((\cpu1|Mux75~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|r_stack[2][14]~q\,
	datac => \cpu1|r_stack[3][14]~q\,
	datad => \cpu1|Mux75~16_combout\,
	combout => \cpu1|Mux75~17_combout\);

-- Location: LCCOMB_X19_Y10_N28
\cpu1|Mux75~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~18_combout\ = (\cpu1|rp\(3) & (((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & (\cpu1|Mux75~15_combout\)) # (!\cpu1|rp\(2) & ((\cpu1|Mux75~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|Mux75~15_combout\,
	datac => \cpu1|rp\(2),
	datad => \cpu1|Mux75~17_combout\,
	combout => \cpu1|Mux75~18_combout\);

-- Location: FF_X19_Y6_N9
\cpu1|r_stack[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[14][14]~q\);

-- Location: FF_X19_Y6_N3
\cpu1|r_stack[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[12][14]~q\);

-- Location: LCCOMB_X19_Y6_N2
\cpu1|Mux75~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~19_combout\ = (\cpu1|rp\(0) & (((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & (\cpu1|r_stack[14][14]~q\)) # (!\cpu1|rp\(1) & ((\cpu1|r_stack[12][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[14][14]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[12][14]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux75~19_combout\);

-- Location: FF_X22_Y6_N19
\cpu1|r_stack[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[15][14]~q\);

-- Location: FF_X18_Y6_N9
\cpu1|r_stack[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[13][14]~q\);

-- Location: LCCOMB_X22_Y6_N18
\cpu1|Mux75~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~20_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux75~19_combout\ & (\cpu1|r_stack[15][14]~q\)) # (!\cpu1|Mux75~19_combout\ & ((\cpu1|r_stack[13][14]~q\))))) # (!\cpu1|rp\(0) & (\cpu1|Mux75~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|Mux75~19_combout\,
	datac => \cpu1|r_stack[15][14]~q\,
	datad => \cpu1|r_stack[13][14]~q\,
	combout => \cpu1|Mux75~20_combout\);

-- Location: FF_X19_Y7_N3
\cpu1|r_stack[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[8][14]~q\);

-- Location: FF_X19_Y7_N1
\cpu1|r_stack[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[9][14]~q\);

-- Location: LCCOMB_X19_Y7_N2
\cpu1|Mux75~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~12_combout\ = (\cpu1|rp\(0) & ((\cpu1|rp\(1)) # ((\cpu1|r_stack[9][14]~q\)))) # (!\cpu1|rp\(0) & (!\cpu1|rp\(1) & (\cpu1|r_stack[8][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[8][14]~q\,
	datad => \cpu1|r_stack[9][14]~q\,
	combout => \cpu1|Mux75~12_combout\);

-- Location: FF_X22_Y6_N25
\cpu1|r_stack[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[11][14]~q\);

-- Location: FF_X23_Y4_N1
\cpu1|r_stack[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[10][14]~q\);

-- Location: LCCOMB_X22_Y6_N24
\cpu1|Mux75~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~13_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux75~12_combout\ & (\cpu1|r_stack[11][14]~q\)) # (!\cpu1|Mux75~12_combout\ & ((\cpu1|r_stack[10][14]~q\))))) # (!\cpu1|rp\(1) & (\cpu1|Mux75~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|Mux75~12_combout\,
	datac => \cpu1|r_stack[11][14]~q\,
	datad => \cpu1|r_stack[10][14]~q\,
	combout => \cpu1|Mux75~13_combout\);

-- Location: LCCOMB_X22_Y6_N20
\cpu1|Mux75~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~21_combout\ = (\cpu1|Mux75~18_combout\ & ((\cpu1|Mux75~20_combout\) # ((!\cpu1|rp\(3))))) # (!\cpu1|Mux75~18_combout\ & (((\cpu1|rp\(3) & \cpu1|Mux75~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux75~18_combout\,
	datab => \cpu1|Mux75~20_combout\,
	datac => \cpu1|rp\(3),
	datad => \cpu1|Mux75~13_combout\,
	combout => \cpu1|Mux75~21_combout\);

-- Location: FF_X12_Y9_N25
\cpu1|r_stack[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[22][14]~q\);

-- Location: FF_X12_Y9_N3
\cpu1|r_stack[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[30][14]~q\);

-- Location: FF_X13_Y9_N9
\cpu1|r_stack[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[26][14]~q\);

-- Location: FF_X13_Y9_N3
\cpu1|r_stack[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[18][14]~q\);

-- Location: LCCOMB_X13_Y9_N2
\cpu1|Mux75~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~2_combout\ = (\cpu1|rp\(2) & (((\cpu1|rp\(3))))) # (!\cpu1|rp\(2) & ((\cpu1|rp\(3) & (\cpu1|r_stack[26][14]~q\)) # (!\cpu1|rp\(3) & ((\cpu1|r_stack[18][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|r_stack[26][14]~q\,
	datac => \cpu1|r_stack[18][14]~q\,
	datad => \cpu1|rp\(3),
	combout => \cpu1|Mux75~2_combout\);

-- Location: LCCOMB_X12_Y9_N2
\cpu1|Mux75~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~3_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux75~2_combout\ & ((\cpu1|r_stack[30][14]~q\))) # (!\cpu1|Mux75~2_combout\ & (\cpu1|r_stack[22][14]~q\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux75~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|r_stack[22][14]~q\,
	datac => \cpu1|r_stack[30][14]~q\,
	datad => \cpu1|Mux75~2_combout\,
	combout => \cpu1|Mux75~3_combout\);

-- Location: FF_X24_Y8_N17
\cpu1|r_stack[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[17][14]~q\);

-- Location: FF_X24_Y8_N7
\cpu1|r_stack[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[21][14]~q\);

-- Location: LCCOMB_X24_Y8_N16
\cpu1|Mux75~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~4_combout\ = (\cpu1|rp\(2) & ((\cpu1|rp\(3)) # ((\cpu1|r_stack[21][14]~q\)))) # (!\cpu1|rp\(2) & (!\cpu1|rp\(3) & (\cpu1|r_stack[17][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[17][14]~q\,
	datad => \cpu1|r_stack[21][14]~q\,
	combout => \cpu1|Mux75~4_combout\);

-- Location: FF_X25_Y9_N9
\cpu1|r_stack[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[29][14]~q\);

-- Location: FF_X25_Y9_N7
\cpu1|r_stack[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[25][14]~q\);

-- Location: LCCOMB_X25_Y9_N8
\cpu1|Mux75~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~5_combout\ = (\cpu1|Mux75~4_combout\ & (((\cpu1|r_stack[29][14]~q\)) # (!\cpu1|rp\(3)))) # (!\cpu1|Mux75~4_combout\ & (\cpu1|rp\(3) & ((\cpu1|r_stack[25][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux75~4_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[29][14]~q\,
	datad => \cpu1|r_stack[25][14]~q\,
	combout => \cpu1|Mux75~5_combout\);

-- Location: FF_X17_Y7_N15
\cpu1|r_stack[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[24][14]~q\);

-- Location: FF_X17_Y7_N1
\cpu1|r_stack[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[16][14]~q\);

-- Location: LCCOMB_X17_Y7_N0
\cpu1|Mux75~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~6_combout\ = (\cpu1|rp\(3) & ((\cpu1|r_stack[24][14]~q\) # ((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & (((\cpu1|r_stack[16][14]~q\ & !\cpu1|rp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|r_stack[24][14]~q\,
	datac => \cpu1|r_stack[16][14]~q\,
	datad => \cpu1|rp\(2),
	combout => \cpu1|Mux75~6_combout\);

-- Location: FF_X18_Y7_N11
\cpu1|r_stack[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[28][14]~q\);

-- Location: FF_X18_Y7_N17
\cpu1|r_stack[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[20][14]~q\);

-- Location: LCCOMB_X18_Y7_N10
\cpu1|Mux75~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~7_combout\ = (\cpu1|Mux75~6_combout\ & (((\cpu1|r_stack[28][14]~q\)) # (!\cpu1|rp\(2)))) # (!\cpu1|Mux75~6_combout\ & (\cpu1|rp\(2) & ((\cpu1|r_stack[20][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux75~6_combout\,
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[28][14]~q\,
	datad => \cpu1|r_stack[20][14]~q\,
	combout => \cpu1|Mux75~7_combout\);

-- Location: LCCOMB_X18_Y7_N12
\cpu1|Mux75~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~8_combout\ = (\cpu1|rp\(0) & ((\cpu1|rp\(1)) # ((\cpu1|Mux75~5_combout\)))) # (!\cpu1|rp\(0) & (!\cpu1|rp\(1) & ((\cpu1|Mux75~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|Mux75~5_combout\,
	datad => \cpu1|Mux75~7_combout\,
	combout => \cpu1|Mux75~8_combout\);

-- Location: FF_X18_Y5_N11
\cpu1|r_stack[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[19][14]~q\);

-- Location: FF_X18_Y5_N25
\cpu1|r_stack[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[23][14]~q\);

-- Location: LCCOMB_X18_Y5_N10
\cpu1|Mux75~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~9_combout\ = (\cpu1|rp\(3) & (\cpu1|rp\(2))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & ((\cpu1|r_stack[23][14]~q\))) # (!\cpu1|rp\(2) & (\cpu1|r_stack[19][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[19][14]~q\,
	datad => \cpu1|r_stack[23][14]~q\,
	combout => \cpu1|Mux75~9_combout\);

-- Location: FF_X19_Y5_N19
\cpu1|r_stack[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[31][14]~q\);

-- Location: FF_X19_Y5_N9
\cpu1|r_stack[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[27][14]~q\);

-- Location: LCCOMB_X19_Y5_N18
\cpu1|Mux75~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~10_combout\ = (\cpu1|Mux75~9_combout\ & (((\cpu1|r_stack[31][14]~q\)) # (!\cpu1|rp\(3)))) # (!\cpu1|Mux75~9_combout\ & (\cpu1|rp\(3) & ((\cpu1|r_stack[27][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux75~9_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[31][14]~q\,
	datad => \cpu1|r_stack[27][14]~q\,
	combout => \cpu1|Mux75~10_combout\);

-- Location: LCCOMB_X17_Y9_N10
\cpu1|Mux75~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~11_combout\ = (\cpu1|Mux75~8_combout\ & (((\cpu1|Mux75~10_combout\) # (!\cpu1|rp\(1))))) # (!\cpu1|Mux75~8_combout\ & (\cpu1|Mux75~3_combout\ & (\cpu1|rp\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux75~3_combout\,
	datab => \cpu1|Mux75~8_combout\,
	datac => \cpu1|rp\(1),
	datad => \cpu1|Mux75~10_combout\,
	combout => \cpu1|Mux75~11_combout\);

-- Location: LCCOMB_X17_Y10_N16
\cpu1|Mux75~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~22_combout\ = (\cpu1|r[15]~0_combout\ & (((\cpu1|r[15]~1_combout\)))) # (!\cpu1|r[15]~0_combout\ & ((\cpu1|r[15]~1_combout\ & ((\cpu1|Mux75~11_combout\))) # (!\cpu1|r[15]~1_combout\ & (\cpu1|Mux75~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~0_combout\,
	datab => \cpu1|Mux75~21_combout\,
	datac => \cpu1|r[15]~1_combout\,
	datad => \cpu1|Mux75~11_combout\,
	combout => \cpu1|Mux75~22_combout\);

-- Location: LCCOMB_X17_Y10_N18
\cpu1|Mux75~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~23_combout\ = (\cpu1|r[15]~0_combout\ & ((\cpu1|Mux75~22_combout\ & (\cpu1|Add2~28_combout\)) # (!\cpu1|Mux75~22_combout\ & ((\cpu1|t\(14)))))) # (!\cpu1|r[15]~0_combout\ & (((\cpu1|Mux75~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~0_combout\,
	datab => \cpu1|Add2~28_combout\,
	datac => \cpu1|t\(14),
	datad => \cpu1|Mux75~22_combout\,
	combout => \cpu1|Mux75~23_combout\);

-- Location: LCCOMB_X12_Y10_N28
\cpu1|Mux75~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux75~24_combout\ = (\cpu1|r_sel[0]~0_combout\ & ((\cpu1|r_sel[1]~3_combout\ & (\cpu1|p\(14))) # (!\cpu1|r_sel[1]~3_combout\ & ((\cpu1|Mux75~23_combout\))))) # (!\cpu1|r_sel[0]~0_combout\ & (((\cpu1|Mux75~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(14),
	datab => \cpu1|r_sel[0]~0_combout\,
	datac => \cpu1|Mux75~23_combout\,
	datad => \cpu1|r_sel[1]~3_combout\,
	combout => \cpu1|Mux75~24_combout\);

-- Location: FF_X12_Y10_N29
\cpu1|r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux75~24_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r\(14));

-- Location: LCCOMB_X14_Y10_N14
\cpu1|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add2~30_combout\ = (\cpu1|r\(15) & (\cpu1|Add2~29\ & VCC)) # (!\cpu1|r\(15) & (!\cpu1|Add2~29\))
-- \cpu1|Add2~31\ = CARRY((!\cpu1|r\(15) & !\cpu1|Add2~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(15),
	datad => VCC,
	cin => \cpu1|Add2~29\,
	combout => \cpu1|Add2~30_combout\,
	cout => \cpu1|Add2~31\);

-- Location: FF_X19_Y6_N5
\cpu1|r_stack[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[14][15]~q\);

-- Location: FF_X18_Y6_N23
\cpu1|r_stack[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[15][15]~q\);

-- Location: FF_X18_Y6_N13
\cpu1|r_stack[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[13][15]~q\);

-- Location: FF_X19_Y6_N23
\cpu1|r_stack[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[12][15]~q\);

-- Location: LCCOMB_X19_Y6_N22
\cpu1|Mux74~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~19_combout\ = (\cpu1|rp\(0) & ((\cpu1|r_stack[13][15]~q\) # ((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & (((\cpu1|r_stack[12][15]~q\ & !\cpu1|rp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[13][15]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[12][15]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux74~19_combout\);

-- Location: LCCOMB_X18_Y6_N22
\cpu1|Mux74~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~20_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux74~19_combout\ & ((\cpu1|r_stack[15][15]~q\))) # (!\cpu1|Mux74~19_combout\ & (\cpu1|r_stack[14][15]~q\)))) # (!\cpu1|rp\(1) & (((\cpu1|Mux74~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[14][15]~q\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[15][15]~q\,
	datad => \cpu1|Mux74~19_combout\,
	combout => \cpu1|Mux74~20_combout\);

-- Location: LCCOMB_X23_Y9_N12
\cpu1|r_stack[6][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[6][15]~feeder_combout\ = \cpu1|r\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(15),
	combout => \cpu1|r_stack[6][15]~feeder_combout\);

-- Location: FF_X23_Y9_N13
\cpu1|r_stack[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[6][15]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[6][15]~q\);

-- Location: FF_X24_Y9_N23
\cpu1|r_stack[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[7][15]~q\);

-- Location: FF_X24_Y9_N5
\cpu1|r_stack[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[5][15]~q\);

-- Location: FF_X23_Y9_N15
\cpu1|r_stack[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[4][15]~q\);

-- Location: LCCOMB_X23_Y9_N14
\cpu1|Mux74~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~12_combout\ = (\cpu1|rp\(0) & ((\cpu1|r_stack[5][15]~q\) # ((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & (((\cpu1|r_stack[4][15]~q\ & !\cpu1|rp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[5][15]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[4][15]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux74~12_combout\);

-- Location: LCCOMB_X24_Y9_N22
\cpu1|Mux74~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~13_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux74~12_combout\ & ((\cpu1|r_stack[7][15]~q\))) # (!\cpu1|Mux74~12_combout\ & (\cpu1|r_stack[6][15]~q\)))) # (!\cpu1|rp\(1) & (((\cpu1|Mux74~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|r_stack[6][15]~q\,
	datac => \cpu1|r_stack[7][15]~q\,
	datad => \cpu1|Mux74~12_combout\,
	combout => \cpu1|Mux74~13_combout\);

-- Location: FF_X19_Y7_N15
\cpu1|r_stack[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[8][15]~q\);

-- Location: FF_X23_Y4_N29
\cpu1|r_stack[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[10][15]~q\);

-- Location: LCCOMB_X19_Y7_N14
\cpu1|Mux74~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~14_combout\ = (\cpu1|rp\(0) & (\cpu1|rp\(1))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & ((\cpu1|r_stack[10][15]~q\))) # (!\cpu1|rp\(1) & (\cpu1|r_stack[8][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[8][15]~q\,
	datad => \cpu1|r_stack[10][15]~q\,
	combout => \cpu1|Mux74~14_combout\);

-- Location: FF_X23_Y4_N23
\cpu1|r_stack[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[11][15]~q\);

-- Location: FF_X19_Y7_N5
\cpu1|r_stack[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[9][15]~q\);

-- Location: LCCOMB_X23_Y4_N22
\cpu1|Mux74~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~15_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux74~14_combout\ & (\cpu1|r_stack[11][15]~q\)) # (!\cpu1|Mux74~14_combout\ & ((\cpu1|r_stack[9][15]~q\))))) # (!\cpu1|rp\(0) & (\cpu1|Mux74~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|Mux74~14_combout\,
	datac => \cpu1|r_stack[11][15]~q\,
	datad => \cpu1|r_stack[9][15]~q\,
	combout => \cpu1|Mux74~15_combout\);

-- Location: FF_X16_Y9_N7
\cpu1|r_stack[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[1][15]~q\);

-- Location: FF_X16_Y9_N1
\cpu1|r_stack[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[3][15]~q\);

-- Location: FF_X19_Y11_N15
\cpu1|r_stack[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[0][15]~q\);

-- Location: FF_X19_Y11_N21
\cpu1|r_stack[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[2][15]~q\);

-- Location: LCCOMB_X19_Y11_N14
\cpu1|Mux74~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~16_combout\ = (\cpu1|rp\(0) & (\cpu1|rp\(1))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & ((\cpu1|r_stack[2][15]~q\))) # (!\cpu1|rp\(1) & (\cpu1|r_stack[0][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[0][15]~q\,
	datad => \cpu1|r_stack[2][15]~q\,
	combout => \cpu1|Mux74~16_combout\);

-- Location: LCCOMB_X16_Y9_N0
\cpu1|Mux74~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~17_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux74~16_combout\ & ((\cpu1|r_stack[3][15]~q\))) # (!\cpu1|Mux74~16_combout\ & (\cpu1|r_stack[1][15]~q\)))) # (!\cpu1|rp\(0) & (((\cpu1|Mux74~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[1][15]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[3][15]~q\,
	datad => \cpu1|Mux74~16_combout\,
	combout => \cpu1|Mux74~17_combout\);

-- Location: LCCOMB_X16_Y9_N18
\cpu1|Mux74~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~18_combout\ = (\cpu1|rp\(3) & ((\cpu1|rp\(2)) # ((\cpu1|Mux74~15_combout\)))) # (!\cpu1|rp\(3) & (!\cpu1|rp\(2) & ((\cpu1|Mux74~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|Mux74~15_combout\,
	datad => \cpu1|Mux74~17_combout\,
	combout => \cpu1|Mux74~18_combout\);

-- Location: LCCOMB_X16_Y9_N20
\cpu1|Mux74~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~21_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux74~18_combout\ & (\cpu1|Mux74~20_combout\)) # (!\cpu1|Mux74~18_combout\ & ((\cpu1|Mux74~13_combout\))))) # (!\cpu1|rp\(2) & (((\cpu1|Mux74~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux74~20_combout\,
	datab => \cpu1|rp\(2),
	datac => \cpu1|Mux74~13_combout\,
	datad => \cpu1|Mux74~18_combout\,
	combout => \cpu1|Mux74~21_combout\);

-- Location: LCCOMB_X14_Y10_N26
\cpu1|Mux74~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~22_combout\ = (\cpu1|r[15]~0_combout\ & ((\cpu1|t\(15)) # ((\cpu1|r[15]~1_combout\)))) # (!\cpu1|r[15]~0_combout\ & (((\cpu1|Mux74~21_combout\ & !\cpu1|r[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(15),
	datab => \cpu1|r[15]~0_combout\,
	datac => \cpu1|Mux74~21_combout\,
	datad => \cpu1|r[15]~1_combout\,
	combout => \cpu1|Mux74~22_combout\);

-- Location: LCCOMB_X14_Y10_N20
\cpu1|Mux74~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~23_combout\ = (\cpu1|Mux74~22_combout\ & (((\cpu1|Add2~30_combout\) # (!\cpu1|r[15]~1_combout\)))) # (!\cpu1|Mux74~22_combout\ & (\cpu1|Mux74~11_combout\ & ((\cpu1|r[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux74~11_combout\,
	datab => \cpu1|Add2~30_combout\,
	datac => \cpu1|Mux74~22_combout\,
	datad => \cpu1|r[15]~1_combout\,
	combout => \cpu1|Mux74~23_combout\);

-- Location: LCCOMB_X12_Y10_N26
\cpu1|Mux74~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux74~24_combout\ = (\cpu1|r_sel[0]~0_combout\ & ((\cpu1|r_sel[1]~3_combout\ & ((\cpu1|p\(15)))) # (!\cpu1|r_sel[1]~3_combout\ & (\cpu1|Mux74~23_combout\)))) # (!\cpu1|r_sel[0]~0_combout\ & (\cpu1|Mux74~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux74~23_combout\,
	datab => \cpu1|r_sel[0]~0_combout\,
	datac => \cpu1|p\(15),
	datad => \cpu1|r_sel[1]~3_combout\,
	combout => \cpu1|Mux74~24_combout\);

-- Location: FF_X12_Y10_N27
\cpu1|r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux74~24_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r\(15));

-- Location: LCCOMB_X12_Y11_N30
\cpu1|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~30_combout\ = \cpu1|Add3~29\ $ (\cpu1|p\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|p\(15),
	cin => \cpu1|Add3~29\,
	combout => \cpu1|Add3~30_combout\);

-- Location: LCCOMB_X11_Y12_N0
\cpu1|p[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p[15]~16_combout\ = (\cpu1|p_sel[0]~1_combout\ & (\cpu1|r\(15))) # (!\cpu1|p_sel[0]~1_combout\ & ((\cpu1|Add3~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(15),
	datab => \cpu1|p_sel[0]~1_combout\,
	datad => \cpu1|Add3~30_combout\,
	combout => \cpu1|p[15]~16_combout\);

-- Location: LCCOMB_X11_Y11_N8
\cpu1|p[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p[15]~17_combout\ = (\cpu1|p_sel[1]~2_combout\ & (((\cpu1|p\(15))))) # (!\cpu1|p_sel[1]~2_combout\ & ((\cpu1|pload~1_combout\ & ((\cpu1|p[15]~16_combout\))) # (!\cpu1|pload~1_combout\ & (\cpu1|p\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p_sel[1]~2_combout\,
	datab => \cpu1|pload~1_combout\,
	datac => \cpu1|p\(15),
	datad => \cpu1|p[15]~16_combout\,
	combout => \cpu1|p[15]~17_combout\);

-- Location: FF_X11_Y11_N9
\cpu1|p[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|p[15]~17_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|p\(15));

-- Location: LCCOMB_X14_Y12_N22
\system_data_o[3]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[3]~91_combout\ = (!\cpu1|write~4_combout\ & ((\cpu1|addr_sel~0_combout\ & (\cpu1|a\(15))) # (!\cpu1|addr_sel~0_combout\ & ((\cpu1|p\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(15),
	datab => \cpu1|write~4_combout\,
	datac => \cpu1|addr_sel~0_combout\,
	datad => \cpu1|p\(15),
	combout => \system_data_o[3]~91_combout\);

-- Location: LCCOMB_X24_Y14_N0
\system_data_o[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[3]~26_combout\ = (\system_data_o[3]~9_combout\ & (\cpu1|t\(3) & (!\system_data_o[3]~91_combout\))) # (!\system_data_o[3]~9_combout\ & (((\system_data_o[3]~91_combout\) # 
-- (\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(3),
	datab => \system_data_o[3]~9_combout\,
	datac => \system_data_o[3]~91_combout\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	combout => \system_data_o[3]~26_combout\);

-- Location: LCCOMB_X24_Y14_N10
\system_data_o[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[3]~27_combout\ = (\system_data_o[3]~10_combout\ & ((\system_data_o[3]~26_combout\ & ((\system_data_o[3]~25_combout\))) # (!\system_data_o[3]~26_combout\ & (\uart1|rx_buffer_reg\(3))))) # (!\system_data_o[3]~10_combout\ & 
-- (((\system_data_o[3]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[3]~10_combout\,
	datab => \uart1|rx_buffer_reg\(3),
	datac => \system_data_o[3]~25_combout\,
	datad => \system_data_o[3]~26_combout\,
	combout => \system_data_o[3]~27_combout\);

-- Location: LCCOMB_X26_Y13_N28
\uart1|baudrate_reg[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|baudrate_reg[3]~4_combout\ = !\system_data_o[3]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \system_data_o[3]~27_combout\,
	combout => \uart1|baudrate_reg[3]~4_combout\);

-- Location: FF_X26_Y13_N29
\uart1|baudrate_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|baudrate_reg[3]~4_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|baudrate_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|baudrate_reg\(3));

-- Location: LCCOMB_X25_Y12_N4
\uart1|baudrate_reg[3]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|baudrate_reg[3]~_wirecell_combout\ = !\uart1|baudrate_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|baudrate_reg\(3),
	combout => \uart1|baudrate_reg[3]~_wirecell_combout\);

-- Location: FF_X22_Y12_N7
\uart1|tx_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_counter[3]~25_combout\,
	asdata => \uart1|baudrate_reg[3]~_wirecell_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|tx_counter[1]~51_combout\,
	ena => \uart1|tx_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_counter\(3));

-- Location: LCCOMB_X22_Y12_N8
\uart1|tx_counter[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_counter[4]~27_combout\ = (\uart1|tx_counter\(4) & ((GND) # (!\uart1|tx_counter[3]~26\))) # (!\uart1|tx_counter\(4) & (\uart1|tx_counter[3]~26\ $ (GND)))
-- \uart1|tx_counter[4]~28\ = CARRY((\uart1|tx_counter\(4)) # (!\uart1|tx_counter[3]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|tx_counter\(4),
	datad => VCC,
	cin => \uart1|tx_counter[3]~26\,
	combout => \uart1|tx_counter[4]~27_combout\,
	cout => \uart1|tx_counter[4]~28\);

-- Location: FF_X24_Y12_N5
\uart1|baudrate_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[4]~80_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \uart1|baudrate_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|baudrate_reg\(4));

-- Location: FF_X22_Y12_N9
\uart1|tx_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_counter[4]~27_combout\,
	asdata => \uart1|baudrate_reg\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|tx_counter[1]~51_combout\,
	ena => \uart1|tx_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_counter\(4));

-- Location: LCCOMB_X22_Y12_N10
\uart1|tx_counter[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_counter[5]~29_combout\ = (\uart1|tx_counter\(5) & (\uart1|tx_counter[4]~28\ & VCC)) # (!\uart1|tx_counter\(5) & (!\uart1|tx_counter[4]~28\))
-- \uart1|tx_counter[5]~30\ = CARRY((!\uart1|tx_counter\(5) & !\uart1|tx_counter[4]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|tx_counter\(5),
	datad => VCC,
	cin => \uart1|tx_counter[4]~28\,
	combout => \uart1|tx_counter[5]~29_combout\,
	cout => \uart1|tx_counter[5]~30\);

-- Location: LCCOMB_X28_Y13_N30
\uart1|baudrate_reg[5]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|baudrate_reg[5]~_wirecell_combout\ = !\uart1|baudrate_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|baudrate_reg\(5),
	combout => \uart1|baudrate_reg[5]~_wirecell_combout\);

-- Location: FF_X22_Y12_N11
\uart1|tx_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_counter[5]~29_combout\,
	asdata => \uart1|baudrate_reg[5]~_wirecell_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|tx_counter[1]~51_combout\,
	ena => \uart1|tx_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_counter\(5));

-- Location: LCCOMB_X22_Y12_N12
\uart1|tx_counter[6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_counter[6]~31_combout\ = (\uart1|tx_counter\(6) & ((GND) # (!\uart1|tx_counter[5]~30\))) # (!\uart1|tx_counter\(6) & (\uart1|tx_counter[5]~30\ $ (GND)))
-- \uart1|tx_counter[6]~32\ = CARRY((\uart1|tx_counter\(6)) # (!\uart1|tx_counter[5]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|tx_counter\(6),
	datad => VCC,
	cin => \uart1|tx_counter[5]~30\,
	combout => \uart1|tx_counter[6]~31_combout\,
	cout => \uart1|tx_counter[6]~32\);

-- Location: FF_X22_Y13_N27
\uart1|baudrate_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[6]~22_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \uart1|baudrate_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|baudrate_reg\(6));

-- Location: FF_X22_Y12_N13
\uart1|tx_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_counter[6]~31_combout\,
	asdata => \uart1|baudrate_reg\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|tx_counter[1]~51_combout\,
	ena => \uart1|tx_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_counter\(6));

-- Location: LCCOMB_X22_Y12_N14
\uart1|tx_counter[7]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_counter[7]~33_combout\ = (\uart1|tx_counter\(7) & (\uart1|tx_counter[6]~32\ & VCC)) # (!\uart1|tx_counter\(7) & (!\uart1|tx_counter[6]~32\))
-- \uart1|tx_counter[7]~34\ = CARRY((!\uart1|tx_counter\(7) & !\uart1|tx_counter[6]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|tx_counter\(7),
	datad => VCC,
	cin => \uart1|tx_counter[6]~32\,
	combout => \uart1|tx_counter[7]~33_combout\,
	cout => \uart1|tx_counter[7]~34\);

-- Location: LCCOMB_X22_Y13_N20
\uart1|baudrate_reg[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|baudrate_reg[7]~6_combout\ = !\system_data_o[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \system_data_o[7]~54_combout\,
	combout => \uart1|baudrate_reg[7]~6_combout\);

-- Location: FF_X22_Y13_N21
\uart1|baudrate_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|baudrate_reg[7]~6_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|baudrate_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|baudrate_reg\(7));

-- Location: LCCOMB_X25_Y12_N22
\uart1|baudrate_reg[7]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|baudrate_reg[7]~_wirecell_combout\ = !\uart1|baudrate_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|baudrate_reg\(7),
	combout => \uart1|baudrate_reg[7]~_wirecell_combout\);

-- Location: FF_X22_Y12_N15
\uart1|tx_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_counter[7]~33_combout\,
	asdata => \uart1|baudrate_reg[7]~_wirecell_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|tx_counter[1]~51_combout\,
	ena => \uart1|tx_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_counter\(7));

-- Location: LCCOMB_X22_Y12_N16
\uart1|tx_counter[8]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_counter[8]~35_combout\ = (\uart1|tx_counter\(8) & ((GND) # (!\uart1|tx_counter[7]~34\))) # (!\uart1|tx_counter\(8) & (\uart1|tx_counter[7]~34\ $ (GND)))
-- \uart1|tx_counter[8]~36\ = CARRY((\uart1|tx_counter\(8)) # (!\uart1|tx_counter[7]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|tx_counter\(8),
	datad => VCC,
	cin => \uart1|tx_counter[7]~34\,
	combout => \uart1|tx_counter[8]~35_combout\,
	cout => \uart1|tx_counter[8]~36\);

-- Location: LCCOMB_X17_Y11_N30
\uart1|baudrate_reg[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|baudrate_reg[8]~7_combout\ = !\system_data_o[8]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \system_data_o[8]~39_combout\,
	combout => \uart1|baudrate_reg[8]~7_combout\);

-- Location: FF_X17_Y11_N31
\uart1|baudrate_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|baudrate_reg[8]~7_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|baudrate_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|baudrate_reg\(8));

-- Location: LCCOMB_X19_Y12_N8
\uart1|baudrate_reg[8]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|baudrate_reg[8]~_wirecell_combout\ = !\uart1|baudrate_reg\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|baudrate_reg\(8),
	combout => \uart1|baudrate_reg[8]~_wirecell_combout\);

-- Location: FF_X22_Y12_N17
\uart1|tx_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_counter[8]~35_combout\,
	asdata => \uart1|baudrate_reg[8]~_wirecell_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|tx_counter[1]~51_combout\,
	ena => \uart1|tx_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_counter\(8));

-- Location: LCCOMB_X22_Y12_N18
\uart1|tx_counter[9]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_counter[9]~37_combout\ = (\uart1|tx_counter\(9) & (\uart1|tx_counter[8]~36\ & VCC)) # (!\uart1|tx_counter\(9) & (!\uart1|tx_counter[8]~36\))
-- \uart1|tx_counter[9]~38\ = CARRY((!\uart1|tx_counter\(9) & !\uart1|tx_counter[8]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|tx_counter\(9),
	datad => VCC,
	cin => \uart1|tx_counter[8]~36\,
	combout => \uart1|tx_counter[9]~37_combout\,
	cout => \uart1|tx_counter[9]~38\);

-- Location: FF_X22_Y12_N19
\uart1|tx_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_counter[9]~37_combout\,
	asdata => \uart1|baudrate_reg\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|tx_counter[1]~51_combout\,
	ena => \uart1|tx_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_counter\(9));

-- Location: LCCOMB_X22_Y12_N20
\uart1|tx_counter[10]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_counter[10]~39_combout\ = (\uart1|tx_counter\(10) & ((GND) # (!\uart1|tx_counter[9]~38\))) # (!\uart1|tx_counter\(10) & (\uart1|tx_counter[9]~38\ $ (GND)))
-- \uart1|tx_counter[10]~40\ = CARRY((\uart1|tx_counter\(10)) # (!\uart1|tx_counter[9]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|tx_counter\(10),
	datad => VCC,
	cin => \uart1|tx_counter[9]~38\,
	combout => \uart1|tx_counter[10]~39_combout\,
	cout => \uart1|tx_counter[10]~40\);

-- Location: FF_X22_Y13_N25
\uart1|baudrate_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[10]~65_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \uart1|baudrate_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|baudrate_reg\(10));

-- Location: FF_X22_Y12_N21
\uart1|tx_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_counter[10]~39_combout\,
	asdata => \uart1|baudrate_reg\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|tx_counter[1]~51_combout\,
	ena => \uart1|tx_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_counter\(10));

-- Location: LCCOMB_X22_Y12_N22
\uart1|tx_counter[11]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_counter[11]~41_combout\ = (\uart1|tx_counter\(11) & (\uart1|tx_counter[10]~40\ & VCC)) # (!\uart1|tx_counter\(11) & (!\uart1|tx_counter[10]~40\))
-- \uart1|tx_counter[11]~42\ = CARRY((!\uart1|tx_counter\(11) & !\uart1|tx_counter[10]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|tx_counter\(11),
	datad => VCC,
	cin => \uart1|tx_counter[10]~40\,
	combout => \uart1|tx_counter[11]~41_combout\,
	cout => \uart1|tx_counter[11]~42\);

-- Location: LCCOMB_X22_Y13_N18
\uart1|baudrate_reg[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|baudrate_reg[11]~feeder_combout\ = \system_data_o[11]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \system_data_o[11]~17_combout\,
	combout => \uart1|baudrate_reg[11]~feeder_combout\);

-- Location: FF_X22_Y13_N19
\uart1|baudrate_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|baudrate_reg[11]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|baudrate_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|baudrate_reg\(11));

-- Location: FF_X22_Y12_N23
\uart1|tx_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_counter[11]~41_combout\,
	asdata => \uart1|baudrate_reg\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|tx_counter[1]~51_combout\,
	ena => \uart1|tx_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_counter\(11));

-- Location: LCCOMB_X21_Y12_N12
\uart1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Equal0~2_combout\ = (!\uart1|tx_counter\(9) & (!\uart1|tx_counter\(11) & (!\uart1|tx_counter\(10) & !\uart1|tx_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|tx_counter\(9),
	datab => \uart1|tx_counter\(11),
	datac => \uart1|tx_counter\(10),
	datad => \uart1|tx_counter\(8),
	combout => \uart1|Equal0~2_combout\);

-- Location: LCCOMB_X21_Y12_N24
\uart1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Equal0~0_combout\ = (!\uart1|tx_counter\(3) & (!\uart1|tx_counter\(2) & (!\uart1|tx_counter\(0) & !\uart1|tx_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|tx_counter\(3),
	datab => \uart1|tx_counter\(2),
	datac => \uart1|tx_counter\(0),
	datad => \uart1|tx_counter\(1),
	combout => \uart1|Equal0~0_combout\);

-- Location: LCCOMB_X22_Y12_N24
\uart1|tx_counter[12]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_counter[12]~43_combout\ = (\uart1|tx_counter\(12) & ((GND) # (!\uart1|tx_counter[11]~42\))) # (!\uart1|tx_counter\(12) & (\uart1|tx_counter[11]~42\ $ (GND)))
-- \uart1|tx_counter[12]~44\ = CARRY((\uart1|tx_counter\(12)) # (!\uart1|tx_counter[11]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|tx_counter\(12),
	datad => VCC,
	cin => \uart1|tx_counter[11]~42\,
	combout => \uart1|tx_counter[12]~43_combout\,
	cout => \uart1|tx_counter[12]~44\);

-- Location: FF_X22_Y13_N17
\uart1|baudrate_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[12]~49_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \uart1|baudrate_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|baudrate_reg\(12));

-- Location: FF_X22_Y12_N25
\uart1|tx_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_counter[12]~43_combout\,
	asdata => \uart1|baudrate_reg\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|tx_counter[1]~51_combout\,
	ena => \uart1|tx_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_counter\(12));

-- Location: LCCOMB_X22_Y12_N26
\uart1|tx_counter[13]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_counter[13]~45_combout\ = (\uart1|tx_counter\(13) & (\uart1|tx_counter[12]~44\ & VCC)) # (!\uart1|tx_counter\(13) & (!\uart1|tx_counter[12]~44\))
-- \uart1|tx_counter[13]~46\ = CARRY((!\uart1|tx_counter\(13) & !\uart1|tx_counter[12]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|tx_counter\(13),
	datad => VCC,
	cin => \uart1|tx_counter[12]~44\,
	combout => \uart1|tx_counter[13]~45_combout\,
	cout => \uart1|tx_counter[13]~46\);

-- Location: FF_X22_Y13_N29
\uart1|baudrate_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[13]~32_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \uart1|baudrate_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|baudrate_reg\(13));

-- Location: FF_X22_Y12_N27
\uart1|tx_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_counter[13]~45_combout\,
	asdata => \uart1|baudrate_reg\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|tx_counter[1]~51_combout\,
	ena => \uart1|tx_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_counter\(13));

-- Location: LCCOMB_X22_Y12_N28
\uart1|tx_counter[14]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_counter[14]~47_combout\ = (\uart1|tx_counter\(14) & ((GND) # (!\uart1|tx_counter[13]~46\))) # (!\uart1|tx_counter\(14) & (\uart1|tx_counter[13]~46\ $ (GND)))
-- \uart1|tx_counter[14]~48\ = CARRY((\uart1|tx_counter\(14)) # (!\uart1|tx_counter[13]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|tx_counter\(14),
	datad => VCC,
	cin => \uart1|tx_counter[13]~46\,
	combout => \uart1|tx_counter[14]~47_combout\,
	cout => \uart1|tx_counter[14]~48\);

-- Location: FF_X22_Y12_N29
\uart1|tx_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_counter[14]~47_combout\,
	asdata => \uart1|baudrate_reg\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|tx_counter[1]~51_combout\,
	ena => \uart1|tx_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_counter\(14));

-- Location: LCCOMB_X22_Y12_N30
\uart1|tx_counter[15]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_counter[15]~49_combout\ = \uart1|tx_counter\(15) $ (!\uart1|tx_counter[14]~48\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|tx_counter\(15),
	cin => \uart1|tx_counter[14]~48\,
	combout => \uart1|tx_counter[15]~49_combout\);

-- Location: LCCOMB_X22_Y13_N8
\uart1|baudrate_reg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|baudrate_reg[15]~feeder_combout\ = \system_data_o[15]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \system_data_o[15]~75_combout\,
	combout => \uart1|baudrate_reg[15]~feeder_combout\);

-- Location: FF_X22_Y13_N9
\uart1|baudrate_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|baudrate_reg[15]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|baudrate_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|baudrate_reg\(15));

-- Location: FF_X22_Y12_N31
\uart1|tx_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_counter[15]~49_combout\,
	asdata => \uart1|baudrate_reg\(15),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|tx_counter[1]~51_combout\,
	ena => \uart1|tx_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_counter\(15));

-- Location: LCCOMB_X21_Y12_N6
\uart1|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Equal0~3_combout\ = (!\uart1|tx_counter\(13) & (!\uart1|tx_counter\(12) & (!\uart1|tx_counter\(15) & !\uart1|tx_counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|tx_counter\(13),
	datab => \uart1|tx_counter\(12),
	datac => \uart1|tx_counter\(15),
	datad => \uart1|tx_counter\(14),
	combout => \uart1|Equal0~3_combout\);

-- Location: LCCOMB_X21_Y12_N10
\uart1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Equal0~1_combout\ = (!\uart1|tx_counter\(5) & (!\uart1|tx_counter\(6) & (!\uart1|tx_counter\(4) & !\uart1|tx_counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|tx_counter\(5),
	datab => \uart1|tx_counter\(6),
	datac => \uart1|tx_counter\(4),
	datad => \uart1|tx_counter\(7),
	combout => \uart1|Equal0~1_combout\);

-- Location: LCCOMB_X21_Y12_N16
\uart1|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Equal0~4_combout\ = (\uart1|Equal0~2_combout\ & (\uart1|Equal0~0_combout\ & (\uart1|Equal0~3_combout\ & \uart1|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Equal0~2_combout\,
	datab => \uart1|Equal0~0_combout\,
	datac => \uart1|Equal0~3_combout\,
	datad => \uart1|Equal0~1_combout\,
	combout => \uart1|Equal0~4_combout\);

-- Location: LCCOMB_X18_Y12_N0
\uart1|uart_tx_core~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|uart_tx_core~0_combout\ = (!\uart1|hw_xonoff_ff~q\ & (\uart1|tx_rq~q\ & !\uart1|tx_en~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|hw_xonoff_ff~q\,
	datac => \uart1|tx_rq~q\,
	datad => \uart1|tx_en~q\,
	combout => \uart1|uart_tx_core~0_combout\);

-- Location: LCCOMB_X18_Y12_N26
\uart1|tx_bitcnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_bitcnt~0_combout\ = (\uart1|Equal0~4_combout\ & (!\uart1|Equal1~0_combout\ & \uart1|tx_en~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Equal0~4_combout\,
	datac => \uart1|Equal1~0_combout\,
	datad => \uart1|tx_en~q\,
	combout => \uart1|tx_bitcnt~0_combout\);

-- Location: LCCOMB_X18_Y12_N10
\uart1|tx_bitcnt[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_bitcnt[0]~4_combout\ = (\uart1|tx_bitcnt~0_combout\ & (!\uart1|tx_bitcnt\(0))) # (!\uart1|tx_bitcnt~0_combout\ & ((\uart1|tx_bitcnt\(0)) # (\uart1|uart_tx_core~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|tx_bitcnt~0_combout\,
	datac => \uart1|tx_bitcnt\(0),
	datad => \uart1|uart_tx_core~0_combout\,
	combout => \uart1|tx_bitcnt[0]~4_combout\);

-- Location: FF_X18_Y12_N11
\uart1|tx_bitcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_bitcnt[0]~4_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_bitcnt\(0));

-- Location: LCCOMB_X18_Y12_N24
\uart1|tx_bitcnt[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_bitcnt[1]~3_combout\ = (\uart1|uart_tx_core~0_combout\) # (\uart1|tx_bitcnt\(1) $ (((\uart1|tx_bitcnt~0_combout\ & !\uart1|tx_bitcnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|uart_tx_core~0_combout\,
	datab => \uart1|tx_bitcnt~0_combout\,
	datac => \uart1|tx_bitcnt\(1),
	datad => \uart1|tx_bitcnt\(0),
	combout => \uart1|tx_bitcnt[1]~3_combout\);

-- Location: FF_X18_Y12_N25
\uart1|tx_bitcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_bitcnt[1]~3_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_bitcnt\(1));

-- Location: LCCOMB_X18_Y12_N28
\uart1|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add1~1_combout\ = \uart1|tx_bitcnt\(2) $ (((\uart1|tx_bitcnt\(1)) # (\uart1|tx_bitcnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|tx_bitcnt\(1),
	datac => \uart1|tx_bitcnt\(2),
	datad => \uart1|tx_bitcnt\(0),
	combout => \uart1|Add1~1_combout\);

-- Location: LCCOMB_X18_Y12_N22
\uart1|tx_bitcnt[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_bitcnt[2]~2_combout\ = (!\uart1|uart_tx_core~0_combout\ & ((\uart1|tx_bitcnt~0_combout\ & (!\uart1|Add1~1_combout\)) # (!\uart1|tx_bitcnt~0_combout\ & ((\uart1|tx_bitcnt\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Add1~1_combout\,
	datab => \uart1|tx_bitcnt~0_combout\,
	datac => \uart1|tx_bitcnt\(2),
	datad => \uart1|uart_tx_core~0_combout\,
	combout => \uart1|tx_bitcnt[2]~2_combout\);

-- Location: FF_X18_Y12_N23
\uart1|tx_bitcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_bitcnt[2]~2_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_bitcnt\(2));

-- Location: LCCOMB_X18_Y12_N18
\uart1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add1~0_combout\ = \uart1|tx_bitcnt\(3) $ (((\uart1|tx_bitcnt\(1)) # ((\uart1|tx_bitcnt\(2)) # (\uart1|tx_bitcnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|tx_bitcnt\(3),
	datab => \uart1|tx_bitcnt\(1),
	datac => \uart1|tx_bitcnt\(2),
	datad => \uart1|tx_bitcnt\(0),
	combout => \uart1|Add1~0_combout\);

-- Location: LCCOMB_X18_Y12_N12
\uart1|tx_bitcnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_bitcnt[3]~1_combout\ = (\uart1|uart_tx_core~0_combout\) # ((\uart1|tx_bitcnt~0_combout\ & ((!\uart1|Add1~0_combout\))) # (!\uart1|tx_bitcnt~0_combout\ & (\uart1|tx_bitcnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|uart_tx_core~0_combout\,
	datab => \uart1|tx_bitcnt~0_combout\,
	datac => \uart1|tx_bitcnt\(3),
	datad => \uart1|Add1~0_combout\,
	combout => \uart1|tx_bitcnt[3]~1_combout\);

-- Location: FF_X18_Y12_N13
\uart1|tx_bitcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_bitcnt[3]~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_bitcnt\(3));

-- Location: LCCOMB_X18_Y12_N4
\uart1|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Equal1~0_combout\ = (!\uart1|tx_bitcnt\(3) & (!\uart1|tx_bitcnt\(1) & (!\uart1|tx_bitcnt\(2) & !\uart1|tx_bitcnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|tx_bitcnt\(3),
	datab => \uart1|tx_bitcnt\(1),
	datac => \uart1|tx_bitcnt\(2),
	datad => \uart1|tx_bitcnt\(0),
	combout => \uart1|Equal1~0_combout\);

-- Location: LCCOMB_X18_Y12_N16
\uart1|tx_counter[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_counter[1]~18_combout\ = (\uart1|uart_tx_core~0_combout\) # ((\uart1|tx_en~q\ & ((!\uart1|Equal1~0_combout\) # (!\uart1|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Equal0~4_combout\,
	datab => \uart1|Equal1~0_combout\,
	datac => \uart1|tx_en~q\,
	datad => \uart1|uart_tx_core~0_combout\,
	combout => \uart1|tx_counter[1]~18_combout\);

-- Location: FF_X18_Y12_N17
\uart1|tx_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_counter[1]~18_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_en~q\);

-- Location: LCCOMB_X18_Y12_N20
\uart1|hw_xonoff_ff~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|hw_xonoff_ff~0_combout\ = (!\cpu1|addr[2]~12_combout\ & (\Equal2~7_combout\ & (\cpu1|write~4_combout\ & !\uart1|tx_en~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[2]~12_combout\,
	datab => \Equal2~7_combout\,
	datac => \cpu1|write~4_combout\,
	datad => \uart1|tx_en~q\,
	combout => \uart1|hw_xonoff_ff~0_combout\);

-- Location: LCCOMB_X17_Y11_N10
\uart1|baudrate_reg[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|baudrate_reg[15]~0_combout\ = (!\cpu1|addr[0]~0_combout\ & (!\cpu1|addr[1]~1_combout\ & \uart1|hw_xonoff_ff~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|addr[0]~0_combout\,
	datac => \cpu1|addr[1]~1_combout\,
	datad => \uart1|hw_xonoff_ff~0_combout\,
	combout => \uart1|baudrate_reg[15]~0_combout\);

-- Location: FF_X22_Y13_N15
\uart1|baudrate_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|baudrate_reg[9]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|baudrate_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|baudrate_reg\(9));

-- Location: LCCOMB_X25_Y13_N18
\system_data_o[9]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[9]~86_combout\ = (\uart1|uart_register_file_read~0_combout\) # ((\uart1|baudrate_reg\(9) & (!\cpu1|addr[1]~1_combout\ & !\cpu1|addr[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|uart_register_file_read~0_combout\,
	datab => \uart1|baudrate_reg\(9),
	datac => \cpu1|addr[1]~1_combout\,
	datad => \cpu1|addr[0]~0_combout\,
	combout => \system_data_o[9]~86_combout\);

-- Location: IOIBUF_X28_Y24_N1
\ioport[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ioport(9),
	o => \ioport[9]~input_o\);

-- Location: LCCOMB_X25_Y13_N12
\system_data_o[9]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[9]~87_combout\ = (\system_data_o[13]~5_combout\ & ((\system_data_o[13]~6_combout\ & (\system_data_o[9]~86_combout\)) # (!\system_data_o[13]~6_combout\ & ((\ioport[9]~input_o\))))) # (!\system_data_o[13]~5_combout\ & 
-- (((!\system_data_o[13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~5_combout\,
	datab => \system_data_o[9]~86_combout\,
	datac => \system_data_o[13]~6_combout\,
	datad => \ioport[9]~input_o\,
	combout => \system_data_o[9]~87_combout\);

-- Location: FF_X24_Y14_N27
\gpio1|gpio_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[9]~90_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_reg\(9));

-- Location: FF_X23_Y13_N21
\gpio1|gpio_dir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \system_data_o[9]~90_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \gpio1|gpio_dir_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_dir_reg\(9));

-- Location: LCCOMB_X24_Y14_N26
\system_data_o[9]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[9]~88_combout\ = (\system_data_o[9]~87_combout\ & ((\system_data_o[13]~2_combout\) # ((\gpio1|gpio_reg\(9))))) # (!\system_data_o[9]~87_combout\ & (!\system_data_o[13]~2_combout\ & ((\gpio1|gpio_dir_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[9]~87_combout\,
	datab => \system_data_o[13]~2_combout\,
	datac => \gpio1|gpio_reg\(9),
	datad => \gpio1|gpio_dir_reg\(9),
	combout => \system_data_o[9]~88_combout\);

-- Location: LCCOMB_X26_Y13_N4
\system_data_o[9]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[9]~89_combout\ = (!\cpu1|write~4_combout\ & ((\cpu1|addr[15]~7_combout\ & (\system_data_o[9]~88_combout\)) # (!\cpu1|addr[15]~7_combout\ & ((\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[9]~88_combout\,
	datab => \cpu1|write~4_combout\,
	datac => \cpu1|addr[15]~7_combout\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \system_data_o[9]~89_combout\);

-- Location: LCCOMB_X23_Y13_N20
\system_data_o[9]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[9]~90_combout\ = (\system_data_o[9]~89_combout\) # ((\cpu1|write~4_combout\ & \cpu1|t\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|write~4_combout\,
	datac => \cpu1|t\(9),
	datad => \system_data_o[9]~89_combout\,
	combout => \system_data_o[9]~90_combout\);

-- Location: FF_X25_Y19_N17
\cpu1|s_stack[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[18][9]~q\);

-- Location: FF_X21_Y19_N3
\cpu1|s_stack[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[26][9]~q\);

-- Location: LCCOMB_X25_Y19_N16
\cpu1|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~0_combout\ = (\cpu1|sp\(2) & (\cpu1|sp\(3))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & ((\cpu1|s_stack[26][9]~q\))) # (!\cpu1|sp\(3) & (\cpu1|s_stack[18][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[18][9]~q\,
	datad => \cpu1|s_stack[26][9]~q\,
	combout => \cpu1|Mux7~0_combout\);

-- Location: FF_X19_Y19_N9
\cpu1|s_stack[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[30][9]~q\);

-- Location: FF_X25_Y19_N15
\cpu1|s_stack[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[22][9]~q\);

-- Location: LCCOMB_X19_Y19_N8
\cpu1|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~1_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux7~0_combout\ & (\cpu1|s_stack[30][9]~q\)) # (!\cpu1|Mux7~0_combout\ & ((\cpu1|s_stack[22][9]~q\))))) # (!\cpu1|sp\(2) & (\cpu1|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|Mux7~0_combout\,
	datac => \cpu1|s_stack[30][9]~q\,
	datad => \cpu1|s_stack[22][9]~q\,
	combout => \cpu1|Mux7~1_combout\);

-- Location: FF_X23_Y19_N17
\cpu1|s_stack[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[27][9]~q\);

-- Location: FF_X23_Y19_N19
\cpu1|s_stack[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[31][9]~q\);

-- Location: FF_X24_Y19_N27
\cpu1|s_stack[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[19][9]~q\);

-- Location: FF_X24_Y19_N1
\cpu1|s_stack[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[23][9]~q\);

-- Location: LCCOMB_X24_Y19_N26
\cpu1|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~7_combout\ = (\cpu1|sp\(2) & ((\cpu1|sp\(3)) # ((\cpu1|s_stack[23][9]~q\)))) # (!\cpu1|sp\(2) & (!\cpu1|sp\(3) & (\cpu1|s_stack[19][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[19][9]~q\,
	datad => \cpu1|s_stack[23][9]~q\,
	combout => \cpu1|Mux7~7_combout\);

-- Location: LCCOMB_X23_Y19_N18
\cpu1|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~8_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux7~7_combout\ & ((\cpu1|s_stack[31][9]~q\))) # (!\cpu1|Mux7~7_combout\ & (\cpu1|s_stack[27][9]~q\)))) # (!\cpu1|sp\(3) & (((\cpu1|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|s_stack[27][9]~q\,
	datac => \cpu1|s_stack[31][9]~q\,
	datad => \cpu1|Mux7~7_combout\,
	combout => \cpu1|Mux7~8_combout\);

-- Location: FF_X23_Y17_N25
\cpu1|s_stack[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[20][9]~q\);

-- Location: FF_X23_Y17_N27
\cpu1|s_stack[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[28][9]~q\);

-- Location: FF_X24_Y15_N5
\cpu1|s_stack[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[24][9]~q\);

-- Location: FF_X24_Y15_N7
\cpu1|s_stack[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[16][9]~q\);

-- Location: LCCOMB_X24_Y15_N6
\cpu1|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~4_combout\ = (\cpu1|sp\(3) & ((\cpu1|s_stack[24][9]~q\) # ((\cpu1|sp\(2))))) # (!\cpu1|sp\(3) & (((\cpu1|s_stack[16][9]~q\ & !\cpu1|sp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|s_stack[24][9]~q\,
	datac => \cpu1|s_stack[16][9]~q\,
	datad => \cpu1|sp\(2),
	combout => \cpu1|Mux7~4_combout\);

-- Location: LCCOMB_X23_Y17_N26
\cpu1|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~5_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux7~4_combout\ & ((\cpu1|s_stack[28][9]~q\))) # (!\cpu1|Mux7~4_combout\ & (\cpu1|s_stack[20][9]~q\)))) # (!\cpu1|sp\(2) & (((\cpu1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|s_stack[20][9]~q\,
	datac => \cpu1|s_stack[28][9]~q\,
	datad => \cpu1|Mux7~4_combout\,
	combout => \cpu1|Mux7~5_combout\);

-- Location: FF_X18_Y17_N21
\cpu1|s_stack[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[25][9]~q\);

-- Location: FF_X18_Y17_N15
\cpu1|s_stack[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[29][9]~q\);

-- Location: FF_X19_Y17_N23
\cpu1|s_stack[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[17][9]~q\);

-- Location: LCCOMB_X19_Y17_N28
\cpu1|s_stack[21][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[21][9]~feeder_combout\ = \cpu1|t\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(9),
	combout => \cpu1|s_stack[21][9]~feeder_combout\);

-- Location: FF_X19_Y17_N29
\cpu1|s_stack[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[21][9]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[21][9]~q\);

-- Location: LCCOMB_X19_Y17_N22
\cpu1|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~2_combout\ = (\cpu1|sp\(2) & ((\cpu1|sp\(3)) # ((\cpu1|s_stack[21][9]~q\)))) # (!\cpu1|sp\(2) & (!\cpu1|sp\(3) & (\cpu1|s_stack[17][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[17][9]~q\,
	datad => \cpu1|s_stack[21][9]~q\,
	combout => \cpu1|Mux7~2_combout\);

-- Location: LCCOMB_X18_Y17_N14
\cpu1|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~3_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux7~2_combout\ & ((\cpu1|s_stack[29][9]~q\))) # (!\cpu1|Mux7~2_combout\ & (\cpu1|s_stack[25][9]~q\)))) # (!\cpu1|sp\(3) & (((\cpu1|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|s_stack[25][9]~q\,
	datac => \cpu1|s_stack[29][9]~q\,
	datad => \cpu1|Mux7~2_combout\,
	combout => \cpu1|Mux7~3_combout\);

-- Location: LCCOMB_X12_Y17_N28
\cpu1|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~6_combout\ = (\cpu1|sp\(1) & (\cpu1|sp\(0))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & ((\cpu1|Mux7~3_combout\))) # (!\cpu1|sp\(0) & (\cpu1|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|Mux7~5_combout\,
	datad => \cpu1|Mux7~3_combout\,
	combout => \cpu1|Mux7~6_combout\);

-- Location: LCCOMB_X12_Y17_N6
\cpu1|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~9_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux7~6_combout\ & ((\cpu1|Mux7~8_combout\))) # (!\cpu1|Mux7~6_combout\ & (\cpu1|Mux7~1_combout\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|Mux7~1_combout\,
	datac => \cpu1|Mux7~8_combout\,
	datad => \cpu1|Mux7~6_combout\,
	combout => \cpu1|Mux7~9_combout\);

-- Location: FF_X12_Y17_N1
\cpu1|s_stack[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[10][9]~q\);

-- Location: FF_X12_Y17_N11
\cpu1|s_stack[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[11][9]~q\);

-- Location: FF_X13_Y17_N3
\cpu1|s_stack[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[8][9]~q\);

-- Location: FF_X13_Y17_N17
\cpu1|s_stack[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[9][9]~q\);

-- Location: LCCOMB_X13_Y17_N2
\cpu1|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~10_combout\ = (\cpu1|sp\(0) & ((\cpu1|sp\(1)) # ((\cpu1|s_stack[9][9]~q\)))) # (!\cpu1|sp\(0) & (!\cpu1|sp\(1) & (\cpu1|s_stack[8][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[8][9]~q\,
	datad => \cpu1|s_stack[9][9]~q\,
	combout => \cpu1|Mux7~10_combout\);

-- Location: LCCOMB_X12_Y17_N10
\cpu1|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~11_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux7~10_combout\ & ((\cpu1|s_stack[11][9]~q\))) # (!\cpu1|Mux7~10_combout\ & (\cpu1|s_stack[10][9]~q\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|s_stack[10][9]~q\,
	datac => \cpu1|s_stack[11][9]~q\,
	datad => \cpu1|Mux7~10_combout\,
	combout => \cpu1|Mux7~11_combout\);

-- Location: FF_X14_Y18_N9
\cpu1|s_stack[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[13][9]~q\);

-- Location: FF_X12_Y18_N19
\cpu1|s_stack[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[15][9]~q\);

-- Location: FF_X13_Y18_N21
\cpu1|s_stack[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[14][9]~q\);

-- Location: FF_X13_Y18_N23
\cpu1|s_stack[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[12][9]~q\);

-- Location: LCCOMB_X13_Y18_N22
\cpu1|Mux7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~17_combout\ = (\cpu1|sp\(0) & (((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & (\cpu1|s_stack[14][9]~q\)) # (!\cpu1|sp\(1) & ((\cpu1|s_stack[12][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[14][9]~q\,
	datac => \cpu1|s_stack[12][9]~q\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux7~17_combout\);

-- Location: LCCOMB_X12_Y18_N18
\cpu1|Mux7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~18_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux7~17_combout\ & ((\cpu1|s_stack[15][9]~q\))) # (!\cpu1|Mux7~17_combout\ & (\cpu1|s_stack[13][9]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[13][9]~q\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[15][9]~q\,
	datad => \cpu1|Mux7~17_combout\,
	combout => \cpu1|Mux7~18_combout\);

-- Location: FF_X21_Y18_N5
\cpu1|s_stack[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[5][9]~q\);

-- Location: FF_X21_Y18_N23
\cpu1|s_stack[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[7][9]~q\);

-- Location: FF_X25_Y21_N31
\cpu1|s_stack[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[6][9]~q\);

-- Location: FF_X25_Y21_N1
\cpu1|s_stack[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[4][9]~q\);

-- Location: LCCOMB_X25_Y21_N0
\cpu1|Mux7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~12_combout\ = (\cpu1|sp\(0) & (((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & (\cpu1|s_stack[6][9]~q\)) # (!\cpu1|sp\(1) & ((\cpu1|s_stack[4][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[6][9]~q\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[4][9]~q\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux7~12_combout\);

-- Location: LCCOMB_X21_Y18_N22
\cpu1|Mux7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~13_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux7~12_combout\ & ((\cpu1|s_stack[7][9]~q\))) # (!\cpu1|Mux7~12_combout\ & (\cpu1|s_stack[5][9]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[5][9]~q\,
	datac => \cpu1|s_stack[7][9]~q\,
	datad => \cpu1|Mux7~12_combout\,
	combout => \cpu1|Mux7~13_combout\);

-- Location: FF_X23_Y18_N5
\cpu1|s_stack[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[1][9]~q\);

-- Location: FF_X23_Y18_N31
\cpu1|s_stack[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[0][9]~q\);

-- Location: LCCOMB_X23_Y18_N30
\cpu1|Mux7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~14_combout\ = (\cpu1|sp\(0) & ((\cpu1|s_stack[1][9]~q\) # ((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & (((\cpu1|s_stack[0][9]~q\ & !\cpu1|sp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[1][9]~q\,
	datac => \cpu1|s_stack[0][9]~q\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux7~14_combout\);

-- Location: FF_X22_Y18_N1
\cpu1|s_stack[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[2][9]~q\);

-- Location: FF_X22_Y18_N27
\cpu1|s_stack[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[3][9]~q\);

-- Location: LCCOMB_X22_Y18_N26
\cpu1|Mux7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~15_combout\ = (\cpu1|Mux7~14_combout\ & (((\cpu1|s_stack[3][9]~q\) # (!\cpu1|sp\(1))))) # (!\cpu1|Mux7~14_combout\ & (\cpu1|s_stack[2][9]~q\ & ((\cpu1|sp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux7~14_combout\,
	datab => \cpu1|s_stack[2][9]~q\,
	datac => \cpu1|s_stack[3][9]~q\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux7~15_combout\);

-- Location: LCCOMB_X21_Y18_N8
\cpu1|Mux7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~16_combout\ = (\cpu1|sp\(3) & (((\cpu1|sp\(2))))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & (\cpu1|Mux7~13_combout\)) # (!\cpu1|sp\(2) & ((\cpu1|Mux7~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux7~13_combout\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|sp\(2),
	datad => \cpu1|Mux7~15_combout\,
	combout => \cpu1|Mux7~16_combout\);

-- Location: LCCOMB_X12_Y17_N20
\cpu1|Mux7~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~19_combout\ = (\cpu1|Mux7~16_combout\ & (((\cpu1|Mux7~18_combout\) # (!\cpu1|sp\(3))))) # (!\cpu1|Mux7~16_combout\ & (\cpu1|Mux7~11_combout\ & ((\cpu1|sp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux7~11_combout\,
	datab => \cpu1|Mux7~18_combout\,
	datac => \cpu1|Mux7~16_combout\,
	datad => \cpu1|sp\(3),
	combout => \cpu1|Mux7~19_combout\);

-- Location: LCCOMB_X12_Y17_N14
\cpu1|Mux7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~20_combout\ = (\cpu1|sp\(4) & (\cpu1|Mux7~9_combout\)) # (!\cpu1|sp\(4) & ((\cpu1|Mux7~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux7~9_combout\,
	datac => \cpu1|sp\(4),
	datad => \cpu1|Mux7~19_combout\,
	combout => \cpu1|Mux7~20_combout\);

-- Location: LCCOMB_X17_Y13_N20
\cpu1|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux24~0_combout\ = (\cpu1|t[2]~4_combout\ & (((\cpu1|t[2]~5_combout\)))) # (!\cpu1|t[2]~4_combout\ & ((\cpu1|t[2]~5_combout\ & (\cpu1|a\(9))) # (!\cpu1|t[2]~5_combout\ & ((\cpu1|Mux33~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(9),
	datab => \cpu1|t[2]~4_combout\,
	datac => \cpu1|t[2]~5_combout\,
	datad => \cpu1|Mux33~20_combout\,
	combout => \cpu1|Mux24~0_combout\);

-- Location: LCCOMB_X17_Y13_N14
\cpu1|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux24~1_combout\ = (\cpu1|t[2]~4_combout\ & ((\cpu1|Mux24~0_combout\ & ((\cpu1|t\(1)))) # (!\cpu1|Mux24~0_combout\ & (\cpu1|r\(9))))) # (!\cpu1|t[2]~4_combout\ & (((\cpu1|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(9),
	datab => \cpu1|t[2]~4_combout\,
	datac => \cpu1|t\(1),
	datad => \cpu1|Mux24~0_combout\,
	combout => \cpu1|Mux24~1_combout\);

-- Location: LCCOMB_X12_Y17_N16
\cpu1|t_in~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_in~16_combout\ = \cpu1|t\(9) $ (((\cpu1|sp\(4) & ((\cpu1|Mux7~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux7~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(4),
	datab => \cpu1|Mux7~19_combout\,
	datac => \cpu1|t\(9),
	datad => \cpu1|Mux7~9_combout\,
	combout => \cpu1|t_in~16_combout\);

-- Location: FF_X22_Y15_N1
\cpu1|s_stack[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[23][10]~q\);

-- Location: FF_X22_Y15_N3
\cpu1|s_stack[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[31][10]~q\);

-- Location: FF_X24_Y19_N15
\cpu1|s_stack[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[19][10]~q\);

-- Location: LCCOMB_X22_Y19_N0
\cpu1|s_stack[27][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[27][10]~feeder_combout\ = \cpu1|t\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(10),
	combout => \cpu1|s_stack[27][10]~feeder_combout\);

-- Location: FF_X22_Y19_N1
\cpu1|s_stack[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[27][10]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[27][10]~q\);

-- Location: LCCOMB_X24_Y19_N14
\cpu1|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~7_combout\ = (\cpu1|sp\(2) & (\cpu1|sp\(3))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & ((\cpu1|s_stack[27][10]~q\))) # (!\cpu1|sp\(3) & (\cpu1|s_stack[19][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[19][10]~q\,
	datad => \cpu1|s_stack[27][10]~q\,
	combout => \cpu1|Mux6~7_combout\);

-- Location: LCCOMB_X22_Y15_N2
\cpu1|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~8_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux6~7_combout\ & ((\cpu1|s_stack[31][10]~q\))) # (!\cpu1|Mux6~7_combout\ & (\cpu1|s_stack[23][10]~q\)))) # (!\cpu1|sp\(2) & (((\cpu1|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|s_stack[23][10]~q\,
	datac => \cpu1|s_stack[31][10]~q\,
	datad => \cpu1|Mux6~7_combout\,
	combout => \cpu1|Mux6~8_combout\);

-- Location: FF_X19_Y19_N13
\cpu1|s_stack[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[26][10]~q\);

-- Location: FF_X19_Y19_N31
\cpu1|s_stack[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[30][10]~q\);

-- Location: FF_X25_Y19_N29
\cpu1|s_stack[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[18][10]~q\);

-- Location: FF_X25_Y19_N3
\cpu1|s_stack[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[22][10]~q\);

-- Location: LCCOMB_X25_Y19_N28
\cpu1|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~2_combout\ = (\cpu1|sp\(2) & ((\cpu1|sp\(3)) # ((\cpu1|s_stack[22][10]~q\)))) # (!\cpu1|sp\(2) & (!\cpu1|sp\(3) & (\cpu1|s_stack[18][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[18][10]~q\,
	datad => \cpu1|s_stack[22][10]~q\,
	combout => \cpu1|Mux6~2_combout\);

-- Location: LCCOMB_X19_Y19_N30
\cpu1|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~3_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux6~2_combout\ & ((\cpu1|s_stack[30][10]~q\))) # (!\cpu1|Mux6~2_combout\ & (\cpu1|s_stack[26][10]~q\)))) # (!\cpu1|sp\(3) & (((\cpu1|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[26][10]~q\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[30][10]~q\,
	datad => \cpu1|Mux6~2_combout\,
	combout => \cpu1|Mux6~3_combout\);

-- Location: LCCOMB_X18_Y18_N8
\cpu1|s_stack[24][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[24][10]~feeder_combout\ = \cpu1|t\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(10),
	combout => \cpu1|s_stack[24][10]~feeder_combout\);

-- Location: FF_X18_Y18_N9
\cpu1|s_stack[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[24][10]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[24][10]~q\);

-- Location: FF_X18_Y18_N19
\cpu1|s_stack[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[28][10]~q\);

-- Location: FF_X17_Y19_N29
\cpu1|s_stack[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[16][10]~q\);

-- Location: FF_X17_Y19_N11
\cpu1|s_stack[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[20][10]~q\);

-- Location: LCCOMB_X17_Y19_N28
\cpu1|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~4_combout\ = (\cpu1|sp\(3) & (\cpu1|sp\(2))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & ((\cpu1|s_stack[20][10]~q\))) # (!\cpu1|sp\(2) & (\cpu1|s_stack[16][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[16][10]~q\,
	datad => \cpu1|s_stack[20][10]~q\,
	combout => \cpu1|Mux6~4_combout\);

-- Location: LCCOMB_X18_Y18_N18
\cpu1|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~5_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux6~4_combout\ & ((\cpu1|s_stack[28][10]~q\))) # (!\cpu1|Mux6~4_combout\ & (\cpu1|s_stack[24][10]~q\)))) # (!\cpu1|sp\(3) & (((\cpu1|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|s_stack[24][10]~q\,
	datac => \cpu1|s_stack[28][10]~q\,
	datad => \cpu1|Mux6~4_combout\,
	combout => \cpu1|Mux6~5_combout\);

-- Location: LCCOMB_X12_Y18_N8
\cpu1|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~6_combout\ = (\cpu1|sp\(1) & ((\cpu1|sp\(0)) # ((\cpu1|Mux6~3_combout\)))) # (!\cpu1|sp\(1) & (!\cpu1|sp\(0) & ((\cpu1|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|Mux6~3_combout\,
	datad => \cpu1|Mux6~5_combout\,
	combout => \cpu1|Mux6~6_combout\);

-- Location: FF_X19_Y16_N11
\cpu1|s_stack[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[17][10]~q\);

-- Location: FF_X19_Y16_N25
\cpu1|s_stack[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[25][10]~q\);

-- Location: LCCOMB_X19_Y16_N10
\cpu1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~0_combout\ = (\cpu1|sp\(3) & ((\cpu1|sp\(2)) # ((\cpu1|s_stack[25][10]~q\)))) # (!\cpu1|sp\(3) & (!\cpu1|sp\(2) & (\cpu1|s_stack[17][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[17][10]~q\,
	datad => \cpu1|s_stack[25][10]~q\,
	combout => \cpu1|Mux6~0_combout\);

-- Location: FF_X16_Y16_N25
\cpu1|s_stack[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[29][10]~q\);

-- Location: LCCOMB_X19_Y17_N18
\cpu1|s_stack[21][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[21][10]~feeder_combout\ = \cpu1|t\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(10),
	combout => \cpu1|s_stack[21][10]~feeder_combout\);

-- Location: FF_X19_Y17_N19
\cpu1|s_stack[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[21][10]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[21][10]~q\);

-- Location: LCCOMB_X16_Y16_N24
\cpu1|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~1_combout\ = (\cpu1|Mux6~0_combout\ & (((\cpu1|s_stack[29][10]~q\)) # (!\cpu1|sp\(2)))) # (!\cpu1|Mux6~0_combout\ & (\cpu1|sp\(2) & ((\cpu1|s_stack[21][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux6~0_combout\,
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[29][10]~q\,
	datad => \cpu1|s_stack[21][10]~q\,
	combout => \cpu1|Mux6~1_combout\);

-- Location: LCCOMB_X16_Y16_N26
\cpu1|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~9_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux6~6_combout\ & (\cpu1|Mux6~8_combout\)) # (!\cpu1|Mux6~6_combout\ & ((\cpu1|Mux6~1_combout\))))) # (!\cpu1|sp\(0) & (((\cpu1|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux6~8_combout\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|Mux6~6_combout\,
	datad => \cpu1|Mux6~1_combout\,
	combout => \cpu1|Mux6~9_combout\);

-- Location: FF_X25_Y21_N19
\cpu1|s_stack[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[6][10]~q\);

-- Location: FF_X24_Y17_N11
\cpu1|s_stack[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[7][10]~q\);

-- Location: FF_X25_Y21_N21
\cpu1|s_stack[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[4][10]~q\);

-- Location: FF_X24_Y17_N25
\cpu1|s_stack[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[5][10]~q\);

-- Location: LCCOMB_X25_Y21_N20
\cpu1|Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~10_combout\ = (\cpu1|sp\(1) & (\cpu1|sp\(0))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & ((\cpu1|s_stack[5][10]~q\))) # (!\cpu1|sp\(0) & (\cpu1|s_stack[4][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[4][10]~q\,
	datad => \cpu1|s_stack[5][10]~q\,
	combout => \cpu1|Mux6~10_combout\);

-- Location: LCCOMB_X24_Y17_N10
\cpu1|Mux6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~11_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux6~10_combout\ & ((\cpu1|s_stack[7][10]~q\))) # (!\cpu1|Mux6~10_combout\ & (\cpu1|s_stack[6][10]~q\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[6][10]~q\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[7][10]~q\,
	datad => \cpu1|Mux6~10_combout\,
	combout => \cpu1|Mux6~11_combout\);

-- Location: LCCOMB_X13_Y18_N10
\cpu1|s_stack[14][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[14][10]~feeder_combout\ = \cpu1|t\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(10),
	combout => \cpu1|s_stack[14][10]~feeder_combout\);

-- Location: FF_X13_Y18_N11
\cpu1|s_stack[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[14][10]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[14][10]~q\);

-- Location: FF_X18_Y15_N31
\cpu1|s_stack[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[15][10]~q\);

-- Location: FF_X18_Y19_N5
\cpu1|s_stack[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[12][10]~q\);

-- Location: FF_X18_Y19_N11
\cpu1|s_stack[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[13][10]~q\);

-- Location: LCCOMB_X18_Y19_N4
\cpu1|Mux6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~17_combout\ = (\cpu1|sp\(0) & ((\cpu1|sp\(1)) # ((\cpu1|s_stack[13][10]~q\)))) # (!\cpu1|sp\(0) & (!\cpu1|sp\(1) & (\cpu1|s_stack[12][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[12][10]~q\,
	datad => \cpu1|s_stack[13][10]~q\,
	combout => \cpu1|Mux6~17_combout\);

-- Location: LCCOMB_X18_Y15_N30
\cpu1|Mux6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~18_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux6~17_combout\ & ((\cpu1|s_stack[15][10]~q\))) # (!\cpu1|Mux6~17_combout\ & (\cpu1|s_stack[14][10]~q\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[14][10]~q\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[15][10]~q\,
	datad => \cpu1|Mux6~17_combout\,
	combout => \cpu1|Mux6~18_combout\);

-- Location: FF_X23_Y18_N9
\cpu1|s_stack[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[1][10]~q\);

-- Location: FF_X18_Y15_N27
\cpu1|s_stack[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[3][10]~q\);

-- Location: FF_X26_Y19_N29
\cpu1|s_stack[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[2][10]~q\);

-- Location: FF_X23_Y18_N27
\cpu1|s_stack[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[0][10]~q\);

-- Location: LCCOMB_X23_Y18_N26
\cpu1|Mux6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~14_combout\ = (\cpu1|sp\(0) & (((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & (\cpu1|s_stack[2][10]~q\)) # (!\cpu1|sp\(1) & ((\cpu1|s_stack[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[2][10]~q\,
	datac => \cpu1|s_stack[0][10]~q\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux6~14_combout\);

-- Location: LCCOMB_X18_Y15_N26
\cpu1|Mux6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~15_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux6~14_combout\ & ((\cpu1|s_stack[3][10]~q\))) # (!\cpu1|Mux6~14_combout\ & (\cpu1|s_stack[1][10]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[1][10]~q\,
	datac => \cpu1|s_stack[3][10]~q\,
	datad => \cpu1|Mux6~14_combout\,
	combout => \cpu1|Mux6~15_combout\);

-- Location: FF_X13_Y17_N5
\cpu1|s_stack[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[9][10]~q\);

-- Location: FF_X12_Y17_N27
\cpu1|s_stack[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[11][10]~q\);

-- Location: FF_X13_Y17_N23
\cpu1|s_stack[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[8][10]~q\);

-- Location: FF_X12_Y17_N9
\cpu1|s_stack[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[10][10]~q\);

-- Location: LCCOMB_X13_Y17_N22
\cpu1|Mux6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~12_combout\ = (\cpu1|sp\(0) & (\cpu1|sp\(1))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & ((\cpu1|s_stack[10][10]~q\))) # (!\cpu1|sp\(1) & (\cpu1|s_stack[8][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[8][10]~q\,
	datad => \cpu1|s_stack[10][10]~q\,
	combout => \cpu1|Mux6~12_combout\);

-- Location: LCCOMB_X12_Y17_N26
\cpu1|Mux6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~13_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux6~12_combout\ & ((\cpu1|s_stack[11][10]~q\))) # (!\cpu1|Mux6~12_combout\ & (\cpu1|s_stack[9][10]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[9][10]~q\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[11][10]~q\,
	datad => \cpu1|Mux6~12_combout\,
	combout => \cpu1|Mux6~13_combout\);

-- Location: LCCOMB_X18_Y15_N20
\cpu1|Mux6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~16_combout\ = (\cpu1|sp\(2) & (\cpu1|sp\(3))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & ((\cpu1|Mux6~13_combout\))) # (!\cpu1|sp\(3) & (\cpu1|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|Mux6~15_combout\,
	datad => \cpu1|Mux6~13_combout\,
	combout => \cpu1|Mux6~16_combout\);

-- Location: LCCOMB_X18_Y15_N16
\cpu1|Mux6~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~19_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux6~16_combout\ & ((\cpu1|Mux6~18_combout\))) # (!\cpu1|Mux6~16_combout\ & (\cpu1|Mux6~11_combout\)))) # (!\cpu1|sp\(2) & (((\cpu1|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|Mux6~11_combout\,
	datac => \cpu1|Mux6~18_combout\,
	datad => \cpu1|Mux6~16_combout\,
	combout => \cpu1|Mux6~19_combout\);

-- Location: LCCOMB_X14_Y15_N8
\cpu1|Mux6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~20_combout\ = (\cpu1|sp\(4) & (\cpu1|Mux6~9_combout\)) # (!\cpu1|sp\(4) & ((\cpu1|Mux6~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux6~9_combout\,
	datac => \cpu1|sp\(4),
	datad => \cpu1|Mux6~19_combout\,
	combout => \cpu1|Mux6~20_combout\);

-- Location: LCCOMB_X17_Y15_N2
\cpu1|sum[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sum[9]~18_combout\ = (\cpu1|t\(9) & ((\cpu1|Mux7~20_combout\ & (\cpu1|sum[8]~17\ & VCC)) # (!\cpu1|Mux7~20_combout\ & (!\cpu1|sum[8]~17\)))) # (!\cpu1|t\(9) & ((\cpu1|Mux7~20_combout\ & (!\cpu1|sum[8]~17\)) # (!\cpu1|Mux7~20_combout\ & 
-- ((\cpu1|sum[8]~17\) # (GND)))))
-- \cpu1|sum[9]~19\ = CARRY((\cpu1|t\(9) & (!\cpu1|Mux7~20_combout\ & !\cpu1|sum[8]~17\)) # (!\cpu1|t\(9) & ((!\cpu1|sum[8]~17\) # (!\cpu1|Mux7~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(9),
	datab => \cpu1|Mux7~20_combout\,
	datad => VCC,
	cin => \cpu1|sum[8]~17\,
	combout => \cpu1|sum[9]~18_combout\,
	cout => \cpu1|sum[9]~19\);

-- Location: LCCOMB_X17_Y15_N4
\cpu1|sum[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sum[10]~20_combout\ = ((\cpu1|Mux6~20_combout\ $ (\cpu1|t\(10) $ (!\cpu1|sum[9]~19\)))) # (GND)
-- \cpu1|sum[10]~21\ = CARRY((\cpu1|Mux6~20_combout\ & ((\cpu1|t\(10)) # (!\cpu1|sum[9]~19\))) # (!\cpu1|Mux6~20_combout\ & (\cpu1|t\(10) & !\cpu1|sum[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux6~20_combout\,
	datab => \cpu1|t\(10),
	datad => VCC,
	cin => \cpu1|sum[9]~19\,
	combout => \cpu1|sum[10]~20_combout\,
	cout => \cpu1|sum[10]~21\);

-- Location: LCCOMB_X14_Y15_N2
\cpu1|Mux33~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~8_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(10))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[10]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux118~6_combout\,
	datac => \cpu1|t\(10),
	datad => \cpu1|sum[10]~20_combout\,
	combout => \cpu1|Mux33~8_combout\);

-- Location: LCCOMB_X14_Y15_N24
\cpu1|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux24~2_combout\ = (\cpu1|t[2]~7_combout\ & (((\cpu1|t[2]~8_combout\)))) # (!\cpu1|t[2]~7_combout\ & ((\cpu1|t[2]~8_combout\ & (\cpu1|t\(10))) # (!\cpu1|t[2]~8_combout\ & ((\cpu1|sum[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(10),
	datab => \cpu1|sum[9]~18_combout\,
	datac => \cpu1|t[2]~7_combout\,
	datad => \cpu1|t[2]~8_combout\,
	combout => \cpu1|Mux24~2_combout\);

-- Location: LCCOMB_X14_Y15_N18
\cpu1|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux24~3_combout\ = (\cpu1|t[2]~7_combout\ & ((\cpu1|Mux24~2_combout\ & ((\cpu1|Mux33~8_combout\))) # (!\cpu1|Mux24~2_combout\ & (\cpu1|t_in~16_combout\)))) # (!\cpu1|t[2]~7_combout\ & (((\cpu1|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t_in~16_combout\,
	datab => \cpu1|Mux33~8_combout\,
	datac => \cpu1|t[2]~7_combout\,
	datad => \cpu1|Mux24~2_combout\,
	combout => \cpu1|Mux24~3_combout\);

-- Location: LCCOMB_X14_Y15_N20
\cpu1|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux24~4_combout\ = (\cpu1|t[2]~6_combout\ & ((\cpu1|Mux24~1_combout\) # ((\cpu1|t[2]~3_combout\)))) # (!\cpu1|t[2]~6_combout\ & (((!\cpu1|t[2]~3_combout\ & \cpu1|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux24~1_combout\,
	datab => \cpu1|t[2]~6_combout\,
	datac => \cpu1|t[2]~3_combout\,
	datad => \cpu1|Mux24~3_combout\,
	combout => \cpu1|Mux24~4_combout\);

-- Location: LCCOMB_X14_Y15_N30
\cpu1|Mux24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux24~5_combout\ = (\cpu1|t[2]~3_combout\ & ((\cpu1|Mux24~4_combout\ & ((\cpu1|Mux7~20_combout\))) # (!\cpu1|Mux24~4_combout\ & (\cpu1|t\(8))))) # (!\cpu1|t[2]~3_combout\ & (((\cpu1|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(8),
	datab => \cpu1|t[2]~3_combout\,
	datac => \cpu1|Mux7~20_combout\,
	datad => \cpu1|Mux24~4_combout\,
	combout => \cpu1|Mux24~5_combout\);

-- Location: LCCOMB_X23_Y13_N6
\cpu1|Mux24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux24~6_combout\ = (\cpu1|t[2]~11_combout\ & (((\cpu1|t[2]~12_combout\)))) # (!\cpu1|t[2]~11_combout\ & ((\cpu1|t\(9) & (\cpu1|Mux7~20_combout\ & \cpu1|t[2]~12_combout\)) # (!\cpu1|t\(9) & ((!\cpu1|t[2]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux7~20_combout\,
	datab => \cpu1|t[2]~11_combout\,
	datac => \cpu1|t\(9),
	datad => \cpu1|t[2]~12_combout\,
	combout => \cpu1|Mux24~6_combout\);

-- Location: LCCOMB_X23_Y13_N14
\cpu1|Mux24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux24~7_combout\ = (\cpu1|t[2]~11_combout\ & ((\cpu1|Mux24~6_combout\ & (\system_data_o[9]~90_combout\)) # (!\cpu1|Mux24~6_combout\ & ((\cpu1|Mux24~5_combout\))))) # (!\cpu1|t[2]~11_combout\ & (((\cpu1|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[9]~90_combout\,
	datab => \cpu1|t[2]~11_combout\,
	datac => \cpu1|Mux24~5_combout\,
	datad => \cpu1|Mux24~6_combout\,
	combout => \cpu1|Mux24~7_combout\);

-- Location: FF_X23_Y13_N15
\cpu1|t[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux24~7_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|tload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|t\(9));

-- Location: FF_X12_Y18_N21
\cpu1|s_stack[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[13][11]~q\);

-- Location: FF_X12_Y18_N15
\cpu1|s_stack[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[15][11]~q\);

-- Location: FF_X13_Y18_N15
\cpu1|s_stack[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[14][11]~q\);

-- Location: FF_X13_Y18_N17
\cpu1|s_stack[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[12][11]~q\);

-- Location: LCCOMB_X13_Y18_N16
\cpu1|Mux5~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~17_combout\ = (\cpu1|sp\(0) & (((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & (\cpu1|s_stack[14][11]~q\)) # (!\cpu1|sp\(1) & ((\cpu1|s_stack[12][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[14][11]~q\,
	datac => \cpu1|s_stack[12][11]~q\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux5~17_combout\);

-- Location: LCCOMB_X12_Y18_N14
\cpu1|Mux5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~18_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux5~17_combout\ & ((\cpu1|s_stack[15][11]~q\))) # (!\cpu1|Mux5~17_combout\ & (\cpu1|s_stack[13][11]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[13][11]~q\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[15][11]~q\,
	datad => \cpu1|Mux5~17_combout\,
	combout => \cpu1|Mux5~18_combout\);

-- Location: FF_X12_Y17_N5
\cpu1|s_stack[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[10][11]~q\);

-- Location: FF_X12_Y17_N23
\cpu1|s_stack[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[11][11]~q\);

-- Location: FF_X13_Y17_N19
\cpu1|s_stack[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[8][11]~q\);

-- Location: LCCOMB_X13_Y17_N24
\cpu1|s_stack[9][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[9][11]~feeder_combout\ = \cpu1|t\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(11),
	combout => \cpu1|s_stack[9][11]~feeder_combout\);

-- Location: FF_X13_Y17_N25
\cpu1|s_stack[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[9][11]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[9][11]~q\);

-- Location: LCCOMB_X13_Y17_N18
\cpu1|Mux5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~10_combout\ = (\cpu1|sp\(0) & ((\cpu1|sp\(1)) # ((\cpu1|s_stack[9][11]~q\)))) # (!\cpu1|sp\(0) & (!\cpu1|sp\(1) & (\cpu1|s_stack[8][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[8][11]~q\,
	datad => \cpu1|s_stack[9][11]~q\,
	combout => \cpu1|Mux5~10_combout\);

-- Location: LCCOMB_X12_Y17_N22
\cpu1|Mux5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~11_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux5~10_combout\ & ((\cpu1|s_stack[11][11]~q\))) # (!\cpu1|Mux5~10_combout\ & (\cpu1|s_stack[10][11]~q\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|s_stack[10][11]~q\,
	datac => \cpu1|s_stack[11][11]~q\,
	datad => \cpu1|Mux5~10_combout\,
	combout => \cpu1|Mux5~11_combout\);

-- Location: FF_X21_Y18_N29
\cpu1|s_stack[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[5][11]~q\);

-- Location: FF_X21_Y18_N7
\cpu1|s_stack[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[7][11]~q\);

-- Location: LCCOMB_X25_Y21_N22
\cpu1|s_stack[6][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[6][11]~feeder_combout\ = \cpu1|t\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(11),
	combout => \cpu1|s_stack[6][11]~feeder_combout\);

-- Location: FF_X25_Y21_N23
\cpu1|s_stack[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[6][11]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[6][11]~q\);

-- Location: FF_X25_Y21_N9
\cpu1|s_stack[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[4][11]~q\);

-- Location: LCCOMB_X25_Y21_N8
\cpu1|Mux5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~12_combout\ = (\cpu1|sp\(0) & (((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & (\cpu1|s_stack[6][11]~q\)) # (!\cpu1|sp\(1) & ((\cpu1|s_stack[4][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[6][11]~q\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[4][11]~q\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux5~12_combout\);

-- Location: LCCOMB_X21_Y18_N6
\cpu1|Mux5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~13_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux5~12_combout\ & ((\cpu1|s_stack[7][11]~q\))) # (!\cpu1|Mux5~12_combout\ & (\cpu1|s_stack[5][11]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[5][11]~q\,
	datac => \cpu1|s_stack[7][11]~q\,
	datad => \cpu1|Mux5~12_combout\,
	combout => \cpu1|Mux5~13_combout\);

-- Location: FF_X23_Y18_N23
\cpu1|s_stack[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[0][11]~q\);

-- Location: FF_X23_Y18_N13
\cpu1|s_stack[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[1][11]~q\);

-- Location: LCCOMB_X23_Y18_N22
\cpu1|Mux5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~14_combout\ = (\cpu1|sp\(1) & (\cpu1|sp\(0))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & ((\cpu1|s_stack[1][11]~q\))) # (!\cpu1|sp\(0) & (\cpu1|s_stack[0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[0][11]~q\,
	datad => \cpu1|s_stack[1][11]~q\,
	combout => \cpu1|Mux5~14_combout\);

-- Location: FF_X22_Y18_N23
\cpu1|s_stack[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[3][11]~q\);

-- Location: FF_X26_Y19_N3
\cpu1|s_stack[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[2][11]~q\);

-- Location: LCCOMB_X22_Y18_N22
\cpu1|Mux5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~15_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux5~14_combout\ & (\cpu1|s_stack[3][11]~q\)) # (!\cpu1|Mux5~14_combout\ & ((\cpu1|s_stack[2][11]~q\))))) # (!\cpu1|sp\(1) & (\cpu1|Mux5~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|Mux5~14_combout\,
	datac => \cpu1|s_stack[3][11]~q\,
	datad => \cpu1|s_stack[2][11]~q\,
	combout => \cpu1|Mux5~15_combout\);

-- Location: LCCOMB_X21_Y18_N0
\cpu1|Mux5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~16_combout\ = (\cpu1|sp\(3) & (((\cpu1|sp\(2))))) # (!\cpu1|sp\(3) & ((\cpu1|sp\(2) & (\cpu1|Mux5~13_combout\)) # (!\cpu1|sp\(2) & ((\cpu1|Mux5~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux5~13_combout\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|sp\(2),
	datad => \cpu1|Mux5~15_combout\,
	combout => \cpu1|Mux5~16_combout\);

-- Location: LCCOMB_X21_Y18_N26
\cpu1|Mux5~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~19_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux5~16_combout\ & (\cpu1|Mux5~18_combout\)) # (!\cpu1|Mux5~16_combout\ & ((\cpu1|Mux5~11_combout\))))) # (!\cpu1|sp\(3) & (((\cpu1|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux5~18_combout\,
	datab => \cpu1|Mux5~11_combout\,
	datac => \cpu1|sp\(3),
	datad => \cpu1|Mux5~16_combout\,
	combout => \cpu1|Mux5~19_combout\);

-- Location: FF_X19_Y17_N9
\cpu1|s_stack[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[17][11]~q\);

-- Location: LCCOMB_X19_Y17_N6
\cpu1|s_stack[21][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[21][11]~feeder_combout\ = \cpu1|t\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(11),
	combout => \cpu1|s_stack[21][11]~feeder_combout\);

-- Location: FF_X19_Y17_N7
\cpu1|s_stack[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[21][11]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[21][11]~q\);

-- Location: LCCOMB_X19_Y17_N8
\cpu1|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~2_combout\ = (\cpu1|sp\(2) & ((\cpu1|sp\(3)) # ((\cpu1|s_stack[21][11]~q\)))) # (!\cpu1|sp\(2) & (!\cpu1|sp\(3) & (\cpu1|s_stack[17][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[17][11]~q\,
	datad => \cpu1|s_stack[21][11]~q\,
	combout => \cpu1|Mux5~2_combout\);

-- Location: FF_X18_Y17_N19
\cpu1|s_stack[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[29][11]~q\);

-- Location: FF_X18_Y17_N1
\cpu1|s_stack[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[25][11]~q\);

-- Location: LCCOMB_X18_Y17_N18
\cpu1|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~3_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux5~2_combout\ & (\cpu1|s_stack[29][11]~q\)) # (!\cpu1|Mux5~2_combout\ & ((\cpu1|s_stack[25][11]~q\))))) # (!\cpu1|sp\(3) & (\cpu1|Mux5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|Mux5~2_combout\,
	datac => \cpu1|s_stack[29][11]~q\,
	datad => \cpu1|s_stack[25][11]~q\,
	combout => \cpu1|Mux5~3_combout\);

-- Location: FF_X24_Y15_N27
\cpu1|s_stack[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[16][11]~q\);

-- Location: FF_X24_Y15_N1
\cpu1|s_stack[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[24][11]~q\);

-- Location: LCCOMB_X24_Y15_N26
\cpu1|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~4_combout\ = (\cpu1|sp\(3) & ((\cpu1|sp\(2)) # ((\cpu1|s_stack[24][11]~q\)))) # (!\cpu1|sp\(3) & (!\cpu1|sp\(2) & (\cpu1|s_stack[16][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[16][11]~q\,
	datad => \cpu1|s_stack[24][11]~q\,
	combout => \cpu1|Mux5~4_combout\);

-- Location: FF_X23_Y17_N15
\cpu1|s_stack[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[28][11]~q\);

-- Location: FF_X23_Y17_N13
\cpu1|s_stack[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[20][11]~q\);

-- Location: LCCOMB_X23_Y17_N14
\cpu1|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~5_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux5~4_combout\ & (\cpu1|s_stack[28][11]~q\)) # (!\cpu1|Mux5~4_combout\ & ((\cpu1|s_stack[20][11]~q\))))) # (!\cpu1|sp\(2) & (\cpu1|Mux5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|Mux5~4_combout\,
	datac => \cpu1|s_stack[28][11]~q\,
	datad => \cpu1|s_stack[20][11]~q\,
	combout => \cpu1|Mux5~5_combout\);

-- Location: LCCOMB_X28_Y17_N10
\cpu1|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~6_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux5~3_combout\) # ((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & (((!\cpu1|sp\(1) & \cpu1|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|Mux5~3_combout\,
	datac => \cpu1|sp\(1),
	datad => \cpu1|Mux5~5_combout\,
	combout => \cpu1|Mux5~6_combout\);

-- Location: FF_X25_Y19_N31
\cpu1|s_stack[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[22][11]~q\);

-- Location: FF_X28_Y17_N1
\cpu1|s_stack[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[30][11]~q\);

-- Location: FF_X25_Y19_N9
\cpu1|s_stack[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[18][11]~q\);

-- Location: LCCOMB_X23_Y20_N8
\cpu1|s_stack[26][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[26][11]~feeder_combout\ = \cpu1|t\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(11),
	combout => \cpu1|s_stack[26][11]~feeder_combout\);

-- Location: FF_X23_Y20_N9
\cpu1|s_stack[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[26][11]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[26][11]~q\);

-- Location: LCCOMB_X25_Y19_N8
\cpu1|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~0_combout\ = (\cpu1|sp\(2) & (\cpu1|sp\(3))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & ((\cpu1|s_stack[26][11]~q\))) # (!\cpu1|sp\(3) & (\cpu1|s_stack[18][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[18][11]~q\,
	datad => \cpu1|s_stack[26][11]~q\,
	combout => \cpu1|Mux5~0_combout\);

-- Location: LCCOMB_X28_Y17_N0
\cpu1|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~1_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux5~0_combout\ & ((\cpu1|s_stack[30][11]~q\))) # (!\cpu1|Mux5~0_combout\ & (\cpu1|s_stack[22][11]~q\)))) # (!\cpu1|sp\(2) & (((\cpu1|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[22][11]~q\,
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[30][11]~q\,
	datad => \cpu1|Mux5~0_combout\,
	combout => \cpu1|Mux5~1_combout\);

-- Location: LCCOMB_X22_Y19_N30
\cpu1|s_stack[27][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[27][11]~feeder_combout\ = \cpu1|t\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(11),
	combout => \cpu1|s_stack[27][11]~feeder_combout\);

-- Location: FF_X22_Y19_N31
\cpu1|s_stack[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[27][11]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[27][11]~q\);

-- Location: FF_X28_Y17_N29
\cpu1|s_stack[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[31][11]~q\);

-- Location: FF_X24_Y19_N5
\cpu1|s_stack[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[19][11]~q\);

-- Location: FF_X24_Y19_N11
\cpu1|s_stack[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[23][11]~q\);

-- Location: LCCOMB_X24_Y19_N4
\cpu1|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~7_combout\ = (\cpu1|sp\(2) & ((\cpu1|sp\(3)) # ((\cpu1|s_stack[23][11]~q\)))) # (!\cpu1|sp\(2) & (!\cpu1|sp\(3) & (\cpu1|s_stack[19][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[19][11]~q\,
	datad => \cpu1|s_stack[23][11]~q\,
	combout => \cpu1|Mux5~7_combout\);

-- Location: LCCOMB_X28_Y17_N28
\cpu1|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~8_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux5~7_combout\ & ((\cpu1|s_stack[31][11]~q\))) # (!\cpu1|Mux5~7_combout\ & (\cpu1|s_stack[27][11]~q\)))) # (!\cpu1|sp\(3) & (((\cpu1|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|s_stack[27][11]~q\,
	datac => \cpu1|s_stack[31][11]~q\,
	datad => \cpu1|Mux5~7_combout\,
	combout => \cpu1|Mux5~8_combout\);

-- Location: LCCOMB_X28_Y17_N6
\cpu1|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~9_combout\ = (\cpu1|Mux5~6_combout\ & (((\cpu1|Mux5~8_combout\) # (!\cpu1|sp\(1))))) # (!\cpu1|Mux5~6_combout\ & (\cpu1|Mux5~1_combout\ & (\cpu1|sp\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux5~6_combout\,
	datab => \cpu1|Mux5~1_combout\,
	datac => \cpu1|sp\(1),
	datad => \cpu1|Mux5~8_combout\,
	combout => \cpu1|Mux5~9_combout\);

-- Location: LCCOMB_X28_Y17_N8
\cpu1|Mux5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux5~20_combout\ = (\cpu1|sp\(4) & ((\cpu1|Mux5~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux5~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp\(4),
	datac => \cpu1|Mux5~19_combout\,
	datad => \cpu1|Mux5~9_combout\,
	combout => \cpu1|Mux5~20_combout\);

-- Location: LCCOMB_X17_Y15_N6
\cpu1|sum[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sum[11]~22_combout\ = (\cpu1|Mux5~20_combout\ & ((\cpu1|t\(11) & (\cpu1|sum[10]~21\ & VCC)) # (!\cpu1|t\(11) & (!\cpu1|sum[10]~21\)))) # (!\cpu1|Mux5~20_combout\ & ((\cpu1|t\(11) & (!\cpu1|sum[10]~21\)) # (!\cpu1|t\(11) & ((\cpu1|sum[10]~21\) # 
-- (GND)))))
-- \cpu1|sum[11]~23\ = CARRY((\cpu1|Mux5~20_combout\ & (!\cpu1|t\(11) & !\cpu1|sum[10]~21\)) # (!\cpu1|Mux5~20_combout\ & ((!\cpu1|sum[10]~21\) # (!\cpu1|t\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux5~20_combout\,
	datab => \cpu1|t\(11),
	datad => VCC,
	cin => \cpu1|sum[10]~21\,
	combout => \cpu1|sum[11]~22_combout\,
	cout => \cpu1|sum[11]~23\);

-- Location: LCCOMB_X18_Y13_N16
\cpu1|Mux33~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~17_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(11))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[11]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(11),
	datab => \cpu1|sum[11]~22_combout\,
	datad => \cpu1|Mux118~6_combout\,
	combout => \cpu1|Mux33~17_combout\);

-- Location: LCCOMB_X14_Y15_N14
\cpu1|t_in~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_in~10_combout\ = \cpu1|t\(10) $ (((\cpu1|sp\(4) & (\cpu1|Mux6~9_combout\)) # (!\cpu1|sp\(4) & ((\cpu1|Mux6~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(10),
	datab => \cpu1|Mux6~9_combout\,
	datac => \cpu1|sp\(4),
	datad => \cpu1|Mux6~19_combout\,
	combout => \cpu1|t_in~10_combout\);

-- Location: LCCOMB_X14_Y15_N0
\cpu1|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux23~2_combout\ = (\cpu1|t[2]~8_combout\ & ((\cpu1|t\(11)) # ((\cpu1|t[2]~7_combout\)))) # (!\cpu1|t[2]~8_combout\ & (((!\cpu1|t[2]~7_combout\ & \cpu1|sum[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(11),
	datab => \cpu1|t[2]~8_combout\,
	datac => \cpu1|t[2]~7_combout\,
	datad => \cpu1|sum[10]~20_combout\,
	combout => \cpu1|Mux23~2_combout\);

-- Location: LCCOMB_X14_Y15_N26
\cpu1|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux23~3_combout\ = (\cpu1|t[2]~7_combout\ & ((\cpu1|Mux23~2_combout\ & (\cpu1|Mux33~17_combout\)) # (!\cpu1|Mux23~2_combout\ & ((\cpu1|t_in~10_combout\))))) # (!\cpu1|t[2]~7_combout\ & (((\cpu1|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~7_combout\,
	datab => \cpu1|Mux33~17_combout\,
	datac => \cpu1|t_in~10_combout\,
	datad => \cpu1|Mux23~2_combout\,
	combout => \cpu1|Mux23~3_combout\);

-- Location: LCCOMB_X14_Y15_N6
\cpu1|Mux33~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~14_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(9))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[9]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(9),
	datab => \cpu1|Mux118~6_combout\,
	datac => \cpu1|sum[9]~18_combout\,
	combout => \cpu1|Mux33~14_combout\);

-- Location: LCCOMB_X14_Y15_N10
\cpu1|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux23~0_combout\ = (\cpu1|t[2]~4_combout\ & (\cpu1|t[2]~5_combout\)) # (!\cpu1|t[2]~4_combout\ & ((\cpu1|t[2]~5_combout\ & (\cpu1|a\(10))) # (!\cpu1|t[2]~5_combout\ & ((\cpu1|Mux33~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~4_combout\,
	datab => \cpu1|t[2]~5_combout\,
	datac => \cpu1|a\(10),
	datad => \cpu1|Mux33~14_combout\,
	combout => \cpu1|Mux23~0_combout\);

-- Location: LCCOMB_X14_Y15_N28
\cpu1|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux23~1_combout\ = (\cpu1|t[2]~4_combout\ & ((\cpu1|Mux23~0_combout\ & (\cpu1|t\(2))) # (!\cpu1|Mux23~0_combout\ & ((\cpu1|r\(10)))))) # (!\cpu1|t[2]~4_combout\ & (((\cpu1|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~4_combout\,
	datab => \cpu1|t\(2),
	datac => \cpu1|r\(10),
	datad => \cpu1|Mux23~0_combout\,
	combout => \cpu1|Mux23~1_combout\);

-- Location: LCCOMB_X14_Y15_N12
\cpu1|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux23~4_combout\ = (\cpu1|t[2]~6_combout\ & (((\cpu1|t[2]~3_combout\) # (\cpu1|Mux23~1_combout\)))) # (!\cpu1|t[2]~6_combout\ & (\cpu1|Mux23~3_combout\ & (!\cpu1|t[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux23~3_combout\,
	datab => \cpu1|t[2]~6_combout\,
	datac => \cpu1|t[2]~3_combout\,
	datad => \cpu1|Mux23~1_combout\,
	combout => \cpu1|Mux23~4_combout\);

-- Location: LCCOMB_X14_Y15_N22
\cpu1|Mux23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux23~5_combout\ = (\cpu1|t[2]~3_combout\ & ((\cpu1|Mux23~4_combout\ & ((\cpu1|Mux6~20_combout\))) # (!\cpu1|Mux23~4_combout\ & (\cpu1|t\(9))))) # (!\cpu1|t[2]~3_combout\ & (((\cpu1|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(9),
	datab => \cpu1|Mux6~20_combout\,
	datac => \cpu1|t[2]~3_combout\,
	datad => \cpu1|Mux23~4_combout\,
	combout => \cpu1|Mux23~5_combout\);

-- Location: LCCOMB_X18_Y16_N22
\cpu1|Mux23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux23~6_combout\ = (\cpu1|t[2]~12_combout\ & ((\cpu1|t[2]~11_combout\) # ((\cpu1|t\(10) & \cpu1|Mux6~20_combout\)))) # (!\cpu1|t[2]~12_combout\ & (!\cpu1|t\(10) & (!\cpu1|t[2]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~12_combout\,
	datab => \cpu1|t\(10),
	datac => \cpu1|t[2]~11_combout\,
	datad => \cpu1|Mux6~20_combout\,
	combout => \cpu1|Mux23~6_combout\);

-- Location: LCCOMB_X18_Y16_N8
\cpu1|Mux23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux23~7_combout\ = (\cpu1|t[2]~11_combout\ & ((\cpu1|Mux23~6_combout\ & ((\system_data_o[10]~65_combout\))) # (!\cpu1|Mux23~6_combout\ & (\cpu1|Mux23~5_combout\)))) # (!\cpu1|t[2]~11_combout\ & (((\cpu1|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux23~5_combout\,
	datab => \cpu1|t[2]~11_combout\,
	datac => \cpu1|Mux23~6_combout\,
	datad => \system_data_o[10]~65_combout\,
	combout => \cpu1|Mux23~7_combout\);

-- Location: FF_X18_Y16_N9
\cpu1|t[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux23~7_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|tload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|t\(10));

-- Location: FF_X17_Y19_N23
\cpu1|s_stack[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[20][12]~q\);

-- Location: FF_X17_Y19_N9
\cpu1|s_stack[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[16][12]~q\);

-- Location: LCCOMB_X17_Y19_N8
\cpu1|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~4_combout\ = (\cpu1|sp\(2) & ((\cpu1|s_stack[20][12]~q\) # ((\cpu1|sp\(3))))) # (!\cpu1|sp\(2) & (((\cpu1|s_stack[16][12]~q\ & !\cpu1|sp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[20][12]~q\,
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[16][12]~q\,
	datad => \cpu1|sp\(3),
	combout => \cpu1|Mux4~4_combout\);

-- Location: FF_X18_Y18_N23
\cpu1|s_stack[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[28][12]~q\);

-- Location: FF_X18_Y18_N13
\cpu1|s_stack[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[24][12]~q\);

-- Location: LCCOMB_X18_Y18_N22
\cpu1|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~5_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux4~4_combout\ & (\cpu1|s_stack[28][12]~q\)) # (!\cpu1|Mux4~4_combout\ & ((\cpu1|s_stack[24][12]~q\))))) # (!\cpu1|sp\(3) & (\cpu1|Mux4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|Mux4~4_combout\,
	datac => \cpu1|s_stack[28][12]~q\,
	datad => \cpu1|s_stack[24][12]~q\,
	combout => \cpu1|Mux4~5_combout\);

-- Location: FF_X25_Y19_N13
\cpu1|s_stack[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[18][12]~q\);

-- Location: FF_X25_Y19_N11
\cpu1|s_stack[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[22][12]~q\);

-- Location: LCCOMB_X25_Y19_N12
\cpu1|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~2_combout\ = (\cpu1|sp\(2) & ((\cpu1|sp\(3)) # ((\cpu1|s_stack[22][12]~q\)))) # (!\cpu1|sp\(2) & (!\cpu1|sp\(3) & (\cpu1|s_stack[18][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[18][12]~q\,
	datad => \cpu1|s_stack[22][12]~q\,
	combout => \cpu1|Mux4~2_combout\);

-- Location: FF_X19_Y19_N19
\cpu1|s_stack[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[30][12]~q\);

-- Location: FF_X19_Y19_N1
\cpu1|s_stack[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[26][12]~q\);

-- Location: LCCOMB_X19_Y19_N18
\cpu1|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~3_combout\ = (\cpu1|Mux4~2_combout\ & (((\cpu1|s_stack[30][12]~q\)) # (!\cpu1|sp\(3)))) # (!\cpu1|Mux4~2_combout\ & (\cpu1|sp\(3) & ((\cpu1|s_stack[26][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux4~2_combout\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[30][12]~q\,
	datad => \cpu1|s_stack[26][12]~q\,
	combout => \cpu1|Mux4~3_combout\);

-- Location: LCCOMB_X18_Y15_N8
\cpu1|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~6_combout\ = (\cpu1|sp\(1) & (((\cpu1|sp\(0)) # (\cpu1|Mux4~3_combout\)))) # (!\cpu1|sp\(1) & (\cpu1|Mux4~5_combout\ & (!\cpu1|sp\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux4~5_combout\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|sp\(0),
	datad => \cpu1|Mux4~3_combout\,
	combout => \cpu1|Mux4~6_combout\);

-- Location: FF_X18_Y17_N5
\cpu1|s_stack[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[25][12]~q\);

-- Location: FF_X19_Y17_N21
\cpu1|s_stack[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[17][12]~q\);

-- Location: LCCOMB_X19_Y17_N20
\cpu1|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~0_combout\ = (\cpu1|sp\(2) & (((\cpu1|sp\(3))))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & (\cpu1|s_stack[25][12]~q\)) # (!\cpu1|sp\(3) & ((\cpu1|s_stack[17][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|s_stack[25][12]~q\,
	datac => \cpu1|s_stack[17][12]~q\,
	datad => \cpu1|sp\(3),
	combout => \cpu1|Mux4~0_combout\);

-- Location: FF_X17_Y16_N1
\cpu1|s_stack[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[21][12]~q\);

-- Location: FF_X18_Y17_N23
\cpu1|s_stack[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[29][12]~q\);

-- Location: LCCOMB_X18_Y17_N22
\cpu1|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~1_combout\ = (\cpu1|Mux4~0_combout\ & (((\cpu1|s_stack[29][12]~q\) # (!\cpu1|sp\(2))))) # (!\cpu1|Mux4~0_combout\ & (\cpu1|s_stack[21][12]~q\ & ((\cpu1|sp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux4~0_combout\,
	datab => \cpu1|s_stack[21][12]~q\,
	datac => \cpu1|s_stack[29][12]~q\,
	datad => \cpu1|sp\(2),
	combout => \cpu1|Mux4~1_combout\);

-- Location: FF_X22_Y15_N5
\cpu1|s_stack[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[23][12]~q\);

-- Location: FF_X22_Y15_N23
\cpu1|s_stack[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[31][12]~q\);

-- Location: FF_X24_Y19_N9
\cpu1|s_stack[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[19][12]~q\);

-- Location: LCCOMB_X22_Y19_N28
\cpu1|s_stack[27][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[27][12]~feeder_combout\ = \cpu1|t\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(12),
	combout => \cpu1|s_stack[27][12]~feeder_combout\);

-- Location: FF_X22_Y19_N29
\cpu1|s_stack[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[27][12]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[27][12]~q\);

-- Location: LCCOMB_X24_Y19_N8
\cpu1|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~7_combout\ = (\cpu1|sp\(2) & (\cpu1|sp\(3))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & ((\cpu1|s_stack[27][12]~q\))) # (!\cpu1|sp\(3) & (\cpu1|s_stack[19][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[19][12]~q\,
	datad => \cpu1|s_stack[27][12]~q\,
	combout => \cpu1|Mux4~7_combout\);

-- Location: LCCOMB_X22_Y15_N22
\cpu1|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~8_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux4~7_combout\ & ((\cpu1|s_stack[31][12]~q\))) # (!\cpu1|Mux4~7_combout\ & (\cpu1|s_stack[23][12]~q\)))) # (!\cpu1|sp\(2) & (((\cpu1|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|s_stack[23][12]~q\,
	datac => \cpu1|s_stack[31][12]~q\,
	datad => \cpu1|Mux4~7_combout\,
	combout => \cpu1|Mux4~8_combout\);

-- Location: LCCOMB_X18_Y15_N10
\cpu1|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~9_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux4~6_combout\ & ((\cpu1|Mux4~8_combout\))) # (!\cpu1|Mux4~6_combout\ & (\cpu1|Mux4~1_combout\)))) # (!\cpu1|sp\(0) & (\cpu1|Mux4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|Mux4~6_combout\,
	datac => \cpu1|Mux4~1_combout\,
	datad => \cpu1|Mux4~8_combout\,
	combout => \cpu1|Mux4~9_combout\);

-- Location: LCCOMB_X18_Y15_N24
\cpu1|Mux4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~20_combout\ = (\cpu1|sp\(4) & ((\cpu1|Mux4~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux4~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux4~19_combout\,
	datab => \cpu1|sp\(4),
	datad => \cpu1|Mux4~9_combout\,
	combout => \cpu1|Mux4~20_combout\);

-- Location: LCCOMB_X17_Y15_N8
\cpu1|sum[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sum[12]~24_combout\ = ((\cpu1|t\(12) $ (\cpu1|Mux4~20_combout\ $ (!\cpu1|sum[11]~23\)))) # (GND)
-- \cpu1|sum[12]~25\ = CARRY((\cpu1|t\(12) & ((\cpu1|Mux4~20_combout\) # (!\cpu1|sum[11]~23\))) # (!\cpu1|t\(12) & (\cpu1|Mux4~20_combout\ & !\cpu1|sum[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(12),
	datab => \cpu1|Mux4~20_combout\,
	datad => VCC,
	cin => \cpu1|sum[11]~23\,
	combout => \cpu1|sum[12]~24_combout\,
	cout => \cpu1|sum[12]~25\);

-- Location: LCCOMB_X18_Y13_N18
\cpu1|Mux33~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~9_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(12))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[12]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(12),
	datac => \cpu1|sum[12]~24_combout\,
	datad => \cpu1|Mux118~6_combout\,
	combout => \cpu1|Mux33~9_combout\);

-- Location: LCCOMB_X28_Y17_N26
\cpu1|t_in~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_in~0_combout\ = \cpu1|t\(11) $ (((\cpu1|sp\(4) & ((\cpu1|Mux5~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(11),
	datab => \cpu1|sp\(4),
	datac => \cpu1|Mux5~19_combout\,
	datad => \cpu1|Mux5~9_combout\,
	combout => \cpu1|t_in~0_combout\);

-- Location: LCCOMB_X18_Y13_N0
\cpu1|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux22~2_combout\ = (\cpu1|t[2]~8_combout\ & ((\cpu1|t\(12)) # ((\cpu1|t[2]~7_combout\)))) # (!\cpu1|t[2]~8_combout\ & (((\cpu1|sum[11]~22_combout\ & !\cpu1|t[2]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(12),
	datab => \cpu1|sum[11]~22_combout\,
	datac => \cpu1|t[2]~8_combout\,
	datad => \cpu1|t[2]~7_combout\,
	combout => \cpu1|Mux22~2_combout\);

-- Location: LCCOMB_X18_Y13_N20
\cpu1|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux22~3_combout\ = (\cpu1|t[2]~7_combout\ & ((\cpu1|Mux22~2_combout\ & (\cpu1|Mux33~9_combout\)) # (!\cpu1|Mux22~2_combout\ & ((\cpu1|t_in~0_combout\))))) # (!\cpu1|t[2]~7_combout\ & (((\cpu1|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~7_combout\,
	datab => \cpu1|Mux33~9_combout\,
	datac => \cpu1|t_in~0_combout\,
	datad => \cpu1|Mux22~2_combout\,
	combout => \cpu1|Mux22~3_combout\);

-- Location: LCCOMB_X14_Y15_N4
\cpu1|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux22~0_combout\ = (\cpu1|t[2]~4_combout\ & (\cpu1|t[2]~5_combout\)) # (!\cpu1|t[2]~4_combout\ & ((\cpu1|t[2]~5_combout\ & (\cpu1|a\(11))) # (!\cpu1|t[2]~5_combout\ & ((\cpu1|Mux33~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~4_combout\,
	datab => \cpu1|t[2]~5_combout\,
	datac => \cpu1|a\(11),
	datad => \cpu1|Mux33~8_combout\,
	combout => \cpu1|Mux22~0_combout\);

-- Location: LCCOMB_X17_Y14_N8
\cpu1|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux22~1_combout\ = (\cpu1|t[2]~4_combout\ & ((\cpu1|Mux22~0_combout\ & (\cpu1|t\(3))) # (!\cpu1|Mux22~0_combout\ & ((\cpu1|r\(11)))))) # (!\cpu1|t[2]~4_combout\ & (((\cpu1|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(3),
	datab => \cpu1|t[2]~4_combout\,
	datac => \cpu1|Mux22~0_combout\,
	datad => \cpu1|r\(11),
	combout => \cpu1|Mux22~1_combout\);

-- Location: LCCOMB_X17_Y14_N2
\cpu1|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux22~4_combout\ = (\cpu1|t[2]~6_combout\ & (((\cpu1|Mux22~1_combout\) # (\cpu1|t[2]~3_combout\)))) # (!\cpu1|t[2]~6_combout\ & (\cpu1|Mux22~3_combout\ & ((!\cpu1|t[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux22~3_combout\,
	datab => \cpu1|t[2]~6_combout\,
	datac => \cpu1|Mux22~1_combout\,
	datad => \cpu1|t[2]~3_combout\,
	combout => \cpu1|Mux22~4_combout\);

-- Location: LCCOMB_X18_Y13_N14
\cpu1|Mux22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux22~5_combout\ = (\cpu1|t[2]~3_combout\ & ((\cpu1|Mux22~4_combout\ & ((\cpu1|Mux5~20_combout\))) # (!\cpu1|Mux22~4_combout\ & (\cpu1|t\(10))))) # (!\cpu1|t[2]~3_combout\ & (((\cpu1|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(10),
	datab => \cpu1|t[2]~3_combout\,
	datac => \cpu1|Mux5~20_combout\,
	datad => \cpu1|Mux22~4_combout\,
	combout => \cpu1|Mux22~5_combout\);

-- Location: LCCOMB_X23_Y13_N16
\cpu1|Mux22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux22~6_combout\ = (\cpu1|t[2]~12_combout\ & ((\cpu1|t[2]~11_combout\) # ((\cpu1|Mux5~20_combout\ & \cpu1|t\(11))))) # (!\cpu1|t[2]~12_combout\ & (((!\cpu1|t[2]~11_combout\ & !\cpu1|t\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux5~20_combout\,
	datab => \cpu1|t[2]~12_combout\,
	datac => \cpu1|t[2]~11_combout\,
	datad => \cpu1|t\(11),
	combout => \cpu1|Mux22~6_combout\);

-- Location: LCCOMB_X23_Y13_N18
\cpu1|Mux22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux22~7_combout\ = (\cpu1|t[2]~11_combout\ & ((\cpu1|Mux22~6_combout\ & ((\system_data_o[11]~17_combout\))) # (!\cpu1|Mux22~6_combout\ & (\cpu1|Mux22~5_combout\)))) # (!\cpu1|t[2]~11_combout\ & (((\cpu1|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux22~5_combout\,
	datab => \cpu1|t[2]~11_combout\,
	datac => \system_data_o[11]~17_combout\,
	datad => \cpu1|Mux22~6_combout\,
	combout => \cpu1|Mux22~7_combout\);

-- Location: FF_X23_Y13_N19
\cpu1|t[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux22~7_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|tload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|t\(11));

-- Location: LCCOMB_X13_Y15_N18
\cpu1|Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux44~0_combout\ = (\cpu1|a[3]~1_combout\ & (((\cpu1|a\(12)) # (\cpu1|a[3]~2_combout\)))) # (!\cpu1|a[3]~1_combout\ & (\cpu1|t\(11) & ((!\cpu1|a[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a[3]~1_combout\,
	datab => \cpu1|t\(11),
	datac => \cpu1|a\(12),
	datad => \cpu1|a[3]~2_combout\,
	combout => \cpu1|Mux44~0_combout\);

-- Location: LCCOMB_X13_Y15_N26
\cpu1|Mux44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux44~1_combout\ = (\cpu1|a[3]~2_combout\ & ((\cpu1|Mux44~0_combout\ & ((\cpu1|a\(10)))) # (!\cpu1|Mux44~0_combout\ & (\cpu1|Add1~22_combout\)))) # (!\cpu1|a[3]~2_combout\ & (((\cpu1|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a[3]~2_combout\,
	datab => \cpu1|Add1~22_combout\,
	datac => \cpu1|a\(10),
	datad => \cpu1|Mux44~0_combout\,
	combout => \cpu1|Mux44~1_combout\);

-- Location: FF_X13_Y15_N27
\cpu1|a[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux44~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|aload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|a\(11));

-- Location: LCCOMB_X13_Y15_N8
\cpu1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~24_combout\ = (\cpu1|a\(12) & (\cpu1|Add1~23\ $ (GND))) # (!\cpu1|a\(12) & (!\cpu1|Add1~23\ & VCC))
-- \cpu1|Add1~25\ = CARRY((\cpu1|a\(12) & !\cpu1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(12),
	datad => VCC,
	cin => \cpu1|Add1~23\,
	combout => \cpu1|Add1~24_combout\,
	cout => \cpu1|Add1~25\);

-- Location: LCCOMB_X13_Y15_N10
\cpu1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~26_combout\ = (\cpu1|a\(13) & (!\cpu1|Add1~25\)) # (!\cpu1|a\(13) & ((\cpu1|Add1~25\) # (GND)))
-- \cpu1|Add1~27\ = CARRY((!\cpu1|Add1~25\) # (!\cpu1|a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|a\(13),
	datad => VCC,
	cin => \cpu1|Add1~25\,
	combout => \cpu1|Add1~26_combout\,
	cout => \cpu1|Add1~27\);

-- Location: LCCOMB_X13_Y15_N20
\cpu1|Mux42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux42~1_combout\ = (\cpu1|a[3]~2_combout\ & ((\cpu1|Mux42~0_combout\ & (\cpu1|a\(12))) # (!\cpu1|Mux42~0_combout\ & ((\cpu1|Add1~26_combout\))))) # (!\cpu1|a[3]~2_combout\ & (\cpu1|Mux42~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a[3]~2_combout\,
	datab => \cpu1|Mux42~0_combout\,
	datac => \cpu1|a\(12),
	datad => \cpu1|Add1~26_combout\,
	combout => \cpu1|Mux42~1_combout\);

-- Location: FF_X13_Y15_N21
\cpu1|a[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux42~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|aload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|a\(13));

-- Location: LCCOMB_X13_Y15_N12
\cpu1|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~28_combout\ = (\cpu1|a\(14) & (\cpu1|Add1~27\ $ (GND))) # (!\cpu1|a\(14) & (!\cpu1|Add1~27\ & VCC))
-- \cpu1|Add1~29\ = CARRY((\cpu1|a\(14) & !\cpu1|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|a\(14),
	datad => VCC,
	cin => \cpu1|Add1~27\,
	combout => \cpu1|Add1~28_combout\,
	cout => \cpu1|Add1~29\);

-- Location: LCCOMB_X10_Y15_N24
\cpu1|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux41~0_combout\ = (\cpu1|a[3]~1_combout\ & (((\cpu1|a[3]~2_combout\)))) # (!\cpu1|a[3]~1_combout\ & ((\cpu1|a[3]~2_combout\ & ((\cpu1|Add1~28_combout\))) # (!\cpu1|a[3]~2_combout\ & (\cpu1|t\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a[3]~1_combout\,
	datab => \cpu1|t\(14),
	datac => \cpu1|a[3]~2_combout\,
	datad => \cpu1|Add1~28_combout\,
	combout => \cpu1|Mux41~0_combout\);

-- Location: LCCOMB_X10_Y13_N8
\cpu1|Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux41~1_combout\ = (\cpu1|Mux41~0_combout\ & ((\cpu1|a\(13)) # ((!\cpu1|a[3]~1_combout\)))) # (!\cpu1|Mux41~0_combout\ & (((\cpu1|a[3]~1_combout\ & \cpu1|a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux41~0_combout\,
	datab => \cpu1|a\(13),
	datac => \cpu1|a[3]~1_combout\,
	datad => \cpu1|a\(15),
	combout => \cpu1|Mux41~1_combout\);

-- Location: FF_X10_Y13_N9
\cpu1|a[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux41~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|aload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|a\(14));

-- Location: LCCOMB_X13_Y15_N14
\cpu1|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~30_combout\ = (\cpu1|a\(15) & (!\cpu1|Add1~29\)) # (!\cpu1|a\(15) & ((\cpu1|Add1~29\) # (GND)))
-- \cpu1|Add1~31\ = CARRY((!\cpu1|Add1~29\) # (!\cpu1|a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|a\(15),
	datad => VCC,
	cin => \cpu1|Add1~29\,
	combout => \cpu1|Add1~30_combout\,
	cout => \cpu1|Add1~31\);

-- Location: LCCOMB_X10_Y13_N4
\cpu1|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux40~0_combout\ = (\cpu1|Mux122~1_combout\ & ((\cpu1|t\(0)) # ((\cpu1|Mux124~4_combout\)))) # (!\cpu1|Mux122~1_combout\ & (((!\cpu1|Mux124~4_combout\ & \cpu1|Add1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux122~1_combout\,
	datab => \cpu1|t\(0),
	datac => \cpu1|Mux124~4_combout\,
	datad => \cpu1|Add1~30_combout\,
	combout => \cpu1|Mux40~0_combout\);

-- Location: LCCOMB_X10_Y13_N6
\cpu1|Mux40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux40~1_combout\ = (\cpu1|Mux124~4_combout\ & ((\cpu1|Mux40~0_combout\ & (\cpu1|a\(14))) # (!\cpu1|Mux40~0_combout\ & ((\cpu1|sum[0]~0_combout\))))) # (!\cpu1|Mux124~4_combout\ & (\cpu1|Mux40~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux124~4_combout\,
	datab => \cpu1|Mux40~0_combout\,
	datac => \cpu1|a\(14),
	datad => \cpu1|sum[0]~0_combout\,
	combout => \cpu1|Mux40~1_combout\);

-- Location: LCCOMB_X10_Y12_N18
\cpu1|Mux123~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux123~0_combout\ = (\cpu1|Mux35~1_combout\ & (!\cpu1|Mux34~1_combout\ & !\cpu1|Mux37~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux35~1_combout\,
	datab => \cpu1|Mux34~1_combout\,
	datad => \cpu1|Mux37~1_combout\,
	combout => \cpu1|Mux123~0_combout\);

-- Location: LCCOMB_X10_Y13_N24
\cpu1|Mux123~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux123~1_combout\ = (\cpu1|Mux123~0_combout\) # ((\cpu1|a\(0) & (\cpu1|Mux34~1_combout\ & \cpu1|Mux119~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(0),
	datab => \cpu1|Mux34~1_combout\,
	datac => \cpu1|Mux123~0_combout\,
	datad => \cpu1|Mux119~4_combout\,
	combout => \cpu1|Mux123~1_combout\);

-- Location: LCCOMB_X10_Y13_N10
\cpu1|a[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|a[3]~0_combout\ = \cpu1|Mux122~1_combout\ $ (((\cpu1|Mux38~1_combout\ & (\cpu1|spush~0_combout\ & \cpu1|Mux123~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux122~1_combout\,
	datab => \cpu1|Mux38~1_combout\,
	datac => \cpu1|spush~0_combout\,
	datad => \cpu1|Mux123~1_combout\,
	combout => \cpu1|a[3]~0_combout\);

-- Location: LCCOMB_X10_Y13_N2
\cpu1|Mux40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux40~2_combout\ = (\cpu1|a[3]~0_combout\ & (\cpu1|Mux40~1_combout\)) # (!\cpu1|a[3]~0_combout\ & ((\cpu1|t\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux40~1_combout\,
	datac => \cpu1|t\(15),
	datad => \cpu1|a[3]~0_combout\,
	combout => \cpu1|Mux40~2_combout\);

-- Location: FF_X10_Y13_N3
\cpu1|a[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux40~2_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|aload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|a\(15));

-- Location: LCCOMB_X14_Y12_N24
\cpu1|addr[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr[15]~7_combout\ = (\cpu1|addr_sel~0_combout\ & (\cpu1|a\(15))) # (!\cpu1|addr_sel~0_combout\ & ((\cpu1|p\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(15),
	datab => \cpu1|p\(15),
	datac => \cpu1|addr_sel~0_combout\,
	combout => \cpu1|addr[15]~7_combout\);

-- Location: LCCOMB_X18_Y14_N8
\system_data_o[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[3]~9_combout\ = (\cpu1|write~4_combout\) # ((\cpu1|addr[1]~1_combout\ & (\cpu1|addr[15]~7_combout\ & !\uart1|uart_register_file_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[1]~1_combout\,
	datab => \cpu1|addr[15]~7_combout\,
	datac => \cpu1|write~4_combout\,
	datad => \uart1|uart_register_file_read~0_combout\,
	combout => \system_data_o[3]~9_combout\);

-- Location: LCCOMB_X24_Y14_N16
\system_data_o[2]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[2]~43_combout\ = (\system_data_o[3]~9_combout\ & (\cpu1|t\(2) & (!\system_data_o[3]~91_combout\))) # (!\system_data_o[3]~9_combout\ & (((\system_data_o[3]~91_combout\) # 
-- (\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(2),
	datab => \system_data_o[3]~9_combout\,
	datac => \system_data_o[3]~91_combout\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \system_data_o[2]~43_combout\);

-- Location: IOIBUF_X34_Y9_N8
\ioport[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ioport(2),
	o => \ioport[2]~input_o\);

-- Location: LCCOMB_X28_Y13_N12
\system_data_o[2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[2]~40_combout\ = (\uart1|uart_register_file_read~0_combout\) # ((!\cpu1|addr[0]~0_combout\ & !\uart1|baudrate_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[0]~0_combout\,
	datab => \uart1|uart_register_file_read~0_combout\,
	datac => \uart1|baudrate_reg\(2),
	combout => \system_data_o[2]~40_combout\);

-- Location: LCCOMB_X28_Y13_N22
\system_data_o[2]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[2]~41_combout\ = (\system_data_o[13]~6_combout\ & (\system_data_o[13]~5_combout\ & ((\system_data_o[2]~40_combout\)))) # (!\system_data_o[13]~6_combout\ & (((\ioport[2]~input_o\)) # (!\system_data_o[13]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~6_combout\,
	datab => \system_data_o[13]~5_combout\,
	datac => \ioport[2]~input_o\,
	datad => \system_data_o[2]~40_combout\,
	combout => \system_data_o[2]~41_combout\);

-- Location: FF_X24_Y14_N21
\gpio1|gpio_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[2]~44_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_reg\(2));

-- Location: FF_X24_Y14_N31
\gpio1|gpio_dir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \system_data_o[2]~44_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \gpio1|gpio_dir_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_dir_reg\(2));

-- Location: LCCOMB_X24_Y14_N20
\system_data_o[2]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[2]~42_combout\ = (\system_data_o[2]~41_combout\ & ((\system_data_o[13]~2_combout\) # ((\gpio1|gpio_reg\(2))))) # (!\system_data_o[2]~41_combout\ & (!\system_data_o[13]~2_combout\ & ((\gpio1|gpio_dir_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[2]~41_combout\,
	datab => \system_data_o[13]~2_combout\,
	datac => \gpio1|gpio_reg\(2),
	datad => \gpio1|gpio_dir_reg\(2),
	combout => \system_data_o[2]~42_combout\);

-- Location: LCCOMB_X24_Y14_N30
\system_data_o[2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[2]~44_combout\ = (\system_data_o[3]~10_combout\ & ((\system_data_o[2]~43_combout\ & ((\system_data_o[2]~42_combout\))) # (!\system_data_o[2]~43_combout\ & (\uart1|rx_buffer_reg\(2))))) # (!\system_data_o[3]~10_combout\ & 
-- (((\system_data_o[2]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_buffer_reg\(2),
	datab => \system_data_o[3]~10_combout\,
	datac => \system_data_o[2]~43_combout\,
	datad => \system_data_o[2]~42_combout\,
	combout => \system_data_o[2]~44_combout\);

-- Location: LCCOMB_X14_Y16_N2
\cpu1|Mux33~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~16_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(1))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux118~6_combout\,
	datab => \cpu1|t\(1),
	datad => \cpu1|sum[1]~2_combout\,
	combout => \cpu1|Mux33~16_combout\);

-- Location: LCCOMB_X17_Y13_N4
\cpu1|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux31~2_combout\ = (\cpu1|t[2]~4_combout\ & ((\cpu1|r\(2)) # ((\cpu1|t[2]~5_combout\)))) # (!\cpu1|t[2]~4_combout\ & (((!\cpu1|t[2]~5_combout\ & \cpu1|Mux33~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(2),
	datab => \cpu1|t[2]~4_combout\,
	datac => \cpu1|t[2]~5_combout\,
	datad => \cpu1|Mux33~16_combout\,
	combout => \cpu1|Mux31~2_combout\);

-- Location: LCCOMB_X17_Y13_N22
\cpu1|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux31~3_combout\ = (\cpu1|Mux31~2_combout\ & ((\cpu1|t\(10)) # ((!\cpu1|t[2]~5_combout\)))) # (!\cpu1|Mux31~2_combout\ & (((\cpu1|t[2]~5_combout\ & \cpu1|a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux31~2_combout\,
	datab => \cpu1|t\(10),
	datac => \cpu1|t[2]~5_combout\,
	datad => \cpu1|a\(2),
	combout => \cpu1|Mux31~3_combout\);

-- Location: LCCOMB_X18_Y16_N30
\cpu1|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux31~4_combout\ = (\cpu1|t[2]~3_combout\ & ((\cpu1|t[2]~6_combout\ & (\cpu1|Mux14~20_combout\)) # (!\cpu1|t[2]~6_combout\ & ((\cpu1|t\(1)))))) # (!\cpu1|t[2]~3_combout\ & (((\cpu1|t[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux14~20_combout\,
	datab => \cpu1|t\(1),
	datac => \cpu1|t[2]~3_combout\,
	datad => \cpu1|t[2]~6_combout\,
	combout => \cpu1|Mux31~4_combout\);

-- Location: LCCOMB_X17_Y18_N4
\cpu1|t_in~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_in~6_combout\ = \cpu1|t\(2) $ (((\cpu1|sp\(4) & (\cpu1|Mux14~9_combout\)) # (!\cpu1|sp\(4) & ((\cpu1|Mux14~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(2),
	datab => \cpu1|sp\(4),
	datac => \cpu1|Mux14~9_combout\,
	datad => \cpu1|Mux14~19_combout\,
	combout => \cpu1|t_in~6_combout\);

-- Location: LCCOMB_X17_Y18_N14
\cpu1|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux31~0_combout\ = (\cpu1|t[2]~8_combout\ & (\cpu1|t[2]~7_combout\)) # (!\cpu1|t[2]~8_combout\ & ((\cpu1|t[2]~7_combout\ & (\cpu1|t_in~6_combout\)) # (!\cpu1|t[2]~7_combout\ & ((\cpu1|sum[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~8_combout\,
	datab => \cpu1|t[2]~7_combout\,
	datac => \cpu1|t_in~6_combout\,
	datad => \cpu1|sum[2]~4_combout\,
	combout => \cpu1|Mux31~0_combout\);

-- Location: LCCOMB_X17_Y16_N2
\cpu1|Mux33~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~15_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(3))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|t\(3),
	datac => \cpu1|sum[3]~6_combout\,
	datad => \cpu1|Mux118~6_combout\,
	combout => \cpu1|Mux33~15_combout\);

-- Location: LCCOMB_X18_Y16_N20
\cpu1|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux31~1_combout\ = (\cpu1|Mux31~0_combout\ & (((\cpu1|Mux33~15_combout\) # (!\cpu1|t[2]~8_combout\)))) # (!\cpu1|Mux31~0_combout\ & (\cpu1|t\(3) & (\cpu1|t[2]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux31~0_combout\,
	datab => \cpu1|t\(3),
	datac => \cpu1|t[2]~8_combout\,
	datad => \cpu1|Mux33~15_combout\,
	combout => \cpu1|Mux31~1_combout\);

-- Location: LCCOMB_X18_Y16_N24
\cpu1|Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux31~5_combout\ = (\cpu1|t[2]~3_combout\ & (((\cpu1|Mux31~4_combout\)))) # (!\cpu1|t[2]~3_combout\ & ((\cpu1|Mux31~4_combout\ & (\cpu1|Mux31~3_combout\)) # (!\cpu1|Mux31~4_combout\ & ((\cpu1|Mux31~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux31~3_combout\,
	datab => \cpu1|t[2]~3_combout\,
	datac => \cpu1|Mux31~4_combout\,
	datad => \cpu1|Mux31~1_combout\,
	combout => \cpu1|Mux31~5_combout\);

-- Location: LCCOMB_X18_Y16_N26
\cpu1|Mux31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux31~6_combout\ = (\cpu1|t[2]~12_combout\ & (((\cpu1|t[2]~11_combout\)))) # (!\cpu1|t[2]~12_combout\ & ((\cpu1|t[2]~11_combout\ & ((\cpu1|Mux31~5_combout\))) # (!\cpu1|t[2]~11_combout\ & (!\cpu1|t\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~12_combout\,
	datab => \cpu1|t\(2),
	datac => \cpu1|t[2]~11_combout\,
	datad => \cpu1|Mux31~5_combout\,
	combout => \cpu1|Mux31~6_combout\);

-- Location: LCCOMB_X17_Y18_N18
\cpu1|t_in~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_in~5_combout\ = (\cpu1|t\(2) & ((\cpu1|sp\(4) & (\cpu1|Mux14~9_combout\)) # (!\cpu1|sp\(4) & ((\cpu1|Mux14~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux14~9_combout\,
	datab => \cpu1|sp\(4),
	datac => \cpu1|t\(2),
	datad => \cpu1|Mux14~19_combout\,
	combout => \cpu1|t_in~5_combout\);

-- Location: LCCOMB_X18_Y16_N28
\cpu1|Mux31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux31~7_combout\ = (\cpu1|t[2]~12_combout\ & ((\cpu1|Mux31~6_combout\ & (\system_data_o[2]~44_combout\)) # (!\cpu1|Mux31~6_combout\ & ((\cpu1|t_in~5_combout\))))) # (!\cpu1|t[2]~12_combout\ & (((\cpu1|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~12_combout\,
	datab => \system_data_o[2]~44_combout\,
	datac => \cpu1|Mux31~6_combout\,
	datad => \cpu1|t_in~5_combout\,
	combout => \cpu1|Mux31~7_combout\);

-- Location: FF_X18_Y16_N29
\cpu1|t[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux31~7_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|tload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|t\(2));

-- Location: LCCOMB_X14_Y11_N12
\cpu1|Mux87~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~23_combout\ = (\cpu1|Mux87~22_combout\ & (((\cpu1|Add2~4_combout\) # (!\cpu1|r[15]~0_combout\)))) # (!\cpu1|Mux87~22_combout\ & (\cpu1|t\(2) & (\cpu1|r[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux87~22_combout\,
	datab => \cpu1|t\(2),
	datac => \cpu1|r[15]~0_combout\,
	datad => \cpu1|Add2~4_combout\,
	combout => \cpu1|Mux87~23_combout\);

-- Location: LCCOMB_X13_Y10_N20
\cpu1|Mux87~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux87~24_combout\ = (\cpu1|r_sel[1]~3_combout\ & ((\cpu1|r_sel[0]~0_combout\ & ((\cpu1|p\(2)))) # (!\cpu1|r_sel[0]~0_combout\ & (\cpu1|Mux87~23_combout\)))) # (!\cpu1|r_sel[1]~3_combout\ & (((\cpu1|Mux87~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_sel[1]~3_combout\,
	datab => \cpu1|r_sel[0]~0_combout\,
	datac => \cpu1|Mux87~23_combout\,
	datad => \cpu1|p\(2),
	combout => \cpu1|Mux87~24_combout\);

-- Location: FF_X13_Y10_N21
\cpu1|r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux87~24_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r\(2));

-- Location: LCCOMB_X11_Y11_N0
\cpu1|p[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p[2]~9_combout\ = (\cpu1|p_sel[0]~1_combout\ & ((\cpu1|r\(2)))) # (!\cpu1|p_sel[0]~1_combout\ & (\cpu1|Add3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add3~4_combout\,
	datab => \cpu1|r\(2),
	datad => \cpu1|p_sel[0]~1_combout\,
	combout => \cpu1|p[2]~9_combout\);

-- Location: FF_X10_Y12_N19
\cpu1|i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[2]~44_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Mux34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|i\(2));

-- Location: FF_X11_Y11_N1
\cpu1|p[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|p[2]~9_combout\,
	asdata => \cpu1|i\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \cpu1|p_sel[1]~2_combout\,
	ena => \cpu1|pload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|p\(2));

-- Location: LCCOMB_X14_Y12_N28
\Equal2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~8_combout\ = (\Equal2~7_combout\ & ((\cpu1|addr_sel~0_combout\ & (!\cpu1|a\(2))) # (!\cpu1|addr_sel~0_combout\ & ((!\cpu1|p\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(2),
	datab => \Equal2~7_combout\,
	datac => \cpu1|addr_sel~0_combout\,
	datad => \cpu1|p\(2),
	combout => \Equal2~8_combout\);

-- Location: LCCOMB_X25_Y13_N16
\system_data_o[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[13]~5_combout\ = (\system_data_o[13]~4_combout\ & (\cpu1|addr[1]~1_combout\)) # (!\system_data_o[13]~4_combout\ & ((\Equal2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~4_combout\,
	datac => \cpu1|addr[1]~1_combout\,
	datad => \Equal2~8_combout\,
	combout => \system_data_o[13]~5_combout\);

-- Location: LCCOMB_X28_Y13_N2
\system_data_o[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[1]~3_combout\ = (\uart1|uart_register_file_read~0_combout\) # ((!\cpu1|addr[0]~0_combout\ & !\uart1|baudrate_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[0]~0_combout\,
	datab => \uart1|uart_register_file_read~0_combout\,
	datac => \uart1|baudrate_reg\(1),
	combout => \system_data_o[1]~3_combout\);

-- Location: LCCOMB_X28_Y13_N28
\system_data_o[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[1]~7_combout\ = (\system_data_o[13]~5_combout\ & ((\system_data_o[13]~6_combout\ & ((\system_data_o[1]~3_combout\))) # (!\system_data_o[13]~6_combout\ & (\ioport[1]~input_o\)))) # (!\system_data_o[13]~5_combout\ & 
-- (((!\system_data_o[13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ioport[1]~input_o\,
	datab => \system_data_o[13]~5_combout\,
	datac => \system_data_o[13]~6_combout\,
	datad => \system_data_o[1]~3_combout\,
	combout => \system_data_o[1]~7_combout\);

-- Location: LCCOMB_X28_Y13_N16
\system_data_o[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[1]~8_combout\ = (\system_data_o[13]~2_combout\ & (((\system_data_o[1]~7_combout\)))) # (!\system_data_o[13]~2_combout\ & ((\system_data_o[1]~7_combout\ & ((\gpio1|gpio_reg\(1)))) # (!\system_data_o[1]~7_combout\ & 
-- (\gpio1|gpio_dir_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|gpio_dir_reg\(1),
	datab => \system_data_o[13]~2_combout\,
	datac => \gpio1|gpio_reg\(1),
	datad => \system_data_o[1]~7_combout\,
	combout => \system_data_o[1]~8_combout\);

-- Location: LCCOMB_X24_Y14_N28
\system_data_o[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[1]~11_combout\ = (\system_data_o[3]~91_combout\ & (((!\system_data_o[3]~9_combout\)))) # (!\system_data_o[3]~91_combout\ & ((\system_data_o[3]~9_combout\ & ((\cpu1|t\(1)))) # (!\system_data_o[3]~9_combout\ & 
-- (\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datab => \system_data_o[3]~91_combout\,
	datac => \system_data_o[3]~9_combout\,
	datad => \cpu1|t\(1),
	combout => \system_data_o[1]~11_combout\);

-- Location: LCCOMB_X24_Y14_N8
\system_data_o[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[1]~12_combout\ = (\system_data_o[3]~10_combout\ & ((\system_data_o[1]~11_combout\ & ((\system_data_o[1]~8_combout\))) # (!\system_data_o[1]~11_combout\ & (\uart1|rx_buffer_reg\(1))))) # (!\system_data_o[3]~10_combout\ & 
-- (((\system_data_o[1]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_buffer_reg\(1),
	datab => \system_data_o[3]~10_combout\,
	datac => \system_data_o[1]~8_combout\,
	datad => \system_data_o[1]~11_combout\,
	combout => \system_data_o[1]~12_combout\);

-- Location: LCCOMB_X14_Y16_N10
\cpu1|Mux33~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~5_combout\ = (\cpu1|Mux118~6_combout\ & (((\system_data_o[1]~12_combout\)))) # (!\cpu1|Mux118~6_combout\ & (\cpu1|t\(1) $ (((\cpu1|Mux15~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux118~6_combout\,
	datab => \cpu1|t\(1),
	datac => \system_data_o[1]~12_combout\,
	datad => \cpu1|Mux15~20_combout\,
	combout => \cpu1|Mux33~5_combout\);

-- Location: LCCOMB_X14_Y16_N30
\cpu1|Mux32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux32~2_combout\ = (\cpu1|Mux119~10_combout\ & ((\cpu1|t_sel[2]~0_combout\) # ((\cpu1|Mux33~5_combout\)))) # (!\cpu1|Mux119~10_combout\ & (!\cpu1|t_sel[2]~0_combout\ & (\cpu1|Mux33~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux119~10_combout\,
	datab => \cpu1|t_sel[2]~0_combout\,
	datac => \cpu1|Mux33~6_combout\,
	datad => \cpu1|Mux33~5_combout\,
	combout => \cpu1|Mux32~2_combout\);

-- Location: LCCOMB_X14_Y16_N8
\cpu1|Mux33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~4_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(2))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(2),
	datab => \cpu1|sum[1]~2_combout\,
	datad => \cpu1|Mux118~6_combout\,
	combout => \cpu1|Mux33~4_combout\);

-- Location: LCCOMB_X14_Y16_N0
\cpu1|Mux32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux32~3_combout\ = (\cpu1|Mux32~2_combout\ & (((\cpu1|Mux33~7_combout\)) # (!\cpu1|t_sel[2]~0_combout\))) # (!\cpu1|Mux32~2_combout\ & (\cpu1|t_sel[2]~0_combout\ & (\cpu1|Mux33~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux32~2_combout\,
	datab => \cpu1|t_sel[2]~0_combout\,
	datac => \cpu1|Mux33~4_combout\,
	datad => \cpu1|Mux33~7_combout\,
	combout => \cpu1|Mux32~3_combout\);

-- Location: LCCOMB_X14_Y16_N20
\cpu1|Mux33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~3_combout\ = (\cpu1|Mux118~6_combout\ & ((\cpu1|t\(9)))) # (!\cpu1|Mux118~6_combout\ & (\cpu1|r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(1),
	datab => \cpu1|t\(9),
	datad => \cpu1|Mux118~6_combout\,
	combout => \cpu1|Mux33~3_combout\);

-- Location: LCCOMB_X14_Y16_N22
\cpu1|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~1_combout\ = (\cpu1|Mux118~6_combout\ & (\system_data_o[1]~12_combout\)) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux118~6_combout\,
	datac => \system_data_o[1]~12_combout\,
	datad => \cpu1|a\(1),
	combout => \cpu1|Mux33~1_combout\);

-- Location: LCCOMB_X14_Y16_N24
\cpu1|Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~2_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(0))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux118~6_combout\,
	datab => \cpu1|t\(0),
	datad => \cpu1|sum[0]~0_combout\,
	combout => \cpu1|Mux33~2_combout\);

-- Location: LCCOMB_X14_Y16_N26
\cpu1|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux32~0_combout\ = (\cpu1|Mux119~10_combout\ & (\cpu1|t_sel[2]~0_combout\)) # (!\cpu1|Mux119~10_combout\ & ((\cpu1|t_sel[2]~0_combout\ & (\cpu1|Mux33~1_combout\)) # (!\cpu1|t_sel[2]~0_combout\ & ((\cpu1|Mux33~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux119~10_combout\,
	datab => \cpu1|t_sel[2]~0_combout\,
	datac => \cpu1|Mux33~1_combout\,
	datad => \cpu1|Mux33~2_combout\,
	combout => \cpu1|Mux32~0_combout\);

-- Location: LCCOMB_X14_Y16_N12
\cpu1|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~0_combout\ = (\cpu1|Mux118~6_combout\ & ((\cpu1|Mux15~20_combout\))) # (!\cpu1|Mux118~6_combout\ & (\cpu1|t\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux118~6_combout\,
	datab => \cpu1|t\(0),
	datad => \cpu1|Mux15~20_combout\,
	combout => \cpu1|Mux33~0_combout\);

-- Location: LCCOMB_X14_Y16_N14
\cpu1|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux32~1_combout\ = (\cpu1|Mux119~10_combout\ & ((\cpu1|Mux32~0_combout\ & (\cpu1|Mux33~3_combout\)) # (!\cpu1|Mux32~0_combout\ & ((\cpu1|Mux33~0_combout\))))) # (!\cpu1|Mux119~10_combout\ & (((\cpu1|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux119~10_combout\,
	datab => \cpu1|Mux33~3_combout\,
	datac => \cpu1|Mux32~0_combout\,
	datad => \cpu1|Mux33~0_combout\,
	combout => \cpu1|Mux32~1_combout\);

-- Location: LCCOMB_X14_Y16_N16
\cpu1|Mux32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux32~4_combout\ = (\cpu1|t[2]~2_combout\ & ((\cpu1|Mux32~1_combout\))) # (!\cpu1|t[2]~2_combout\ & (\cpu1|Mux32~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~2_combout\,
	datab => \cpu1|Mux32~3_combout\,
	datac => \cpu1|Mux32~1_combout\,
	combout => \cpu1|Mux32~4_combout\);

-- Location: FF_X14_Y16_N17
\cpu1|t[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux32~4_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|tload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|t\(1));

-- Location: LCCOMB_X12_Y16_N6
\cpu1|Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux54~0_combout\ = (\cpu1|a[3]~1_combout\ & (((\cpu1|a[3]~2_combout\) # (\cpu1|a\(2))))) # (!\cpu1|a[3]~1_combout\ & (\cpu1|t\(1) & (!\cpu1|a[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(1),
	datab => \cpu1|a[3]~1_combout\,
	datac => \cpu1|a[3]~2_combout\,
	datad => \cpu1|a\(2),
	combout => \cpu1|Mux54~0_combout\);

-- Location: LCCOMB_X12_Y16_N2
\cpu1|Mux54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux54~1_combout\ = (\cpu1|Mux54~0_combout\ & ((\cpu1|a\(0)) # ((!\cpu1|a[3]~2_combout\)))) # (!\cpu1|Mux54~0_combout\ & (((\cpu1|a[3]~2_combout\ & \cpu1|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux54~0_combout\,
	datab => \cpu1|a\(0),
	datac => \cpu1|a[3]~2_combout\,
	datad => \cpu1|Add1~2_combout\,
	combout => \cpu1|Mux54~1_combout\);

-- Location: FF_X12_Y16_N3
\cpu1|a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux54~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|aload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|a\(1));

-- Location: LCCOMB_X12_Y16_N16
\cpu1|Mux55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux55~1_combout\ = (\cpu1|Mux55~0_combout\ & (((\cpu1|Add0~0_combout\) # (!\cpu1|a[3]~1_combout\)))) # (!\cpu1|Mux55~0_combout\ & (\cpu1|a\(1) & ((\cpu1|a[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux55~0_combout\,
	datab => \cpu1|a\(1),
	datac => \cpu1|Add0~0_combout\,
	datad => \cpu1|a[3]~1_combout\,
	combout => \cpu1|Mux55~1_combout\);

-- Location: FF_X12_Y16_N17
\cpu1|a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux55~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|aload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|a\(0));

-- Location: LCCOMB_X17_Y11_N8
\cpu1|addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr[0]~0_combout\ = (\cpu1|addr_sel~0_combout\ & ((\cpu1|a\(0)))) # (!\cpu1|addr_sel~0_combout\ & (\cpu1|p\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|p\(0),
	datac => \cpu1|addr_sel~0_combout\,
	datad => \cpu1|a\(0),
	combout => \cpu1|addr[0]~0_combout\);

-- Location: LCCOMB_X24_Y14_N18
\system_data_o[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[3]~10_combout\ = (\system_data_o[3]~91_combout\ & ((\cpu1|addr[0]~0_combout\) # (!\system_data_o[3]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[0]~0_combout\,
	datab => \system_data_o[3]~9_combout\,
	datac => \system_data_o[3]~91_combout\,
	combout => \system_data_o[3]~10_combout\);

-- Location: IOIBUF_X23_Y0_N8
\ioport[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ioport(4),
	o => \ioport[4]~input_o\);

-- Location: LCCOMB_X28_Y13_N0
\system_data_o[4]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[4]~76_combout\ = (\uart1|uart_register_file_read~0_combout\) # ((!\cpu1|addr[0]~0_combout\ & \uart1|baudrate_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[0]~0_combout\,
	datab => \uart1|uart_register_file_read~0_combout\,
	datad => \uart1|baudrate_reg\(4),
	combout => \system_data_o[4]~76_combout\);

-- Location: LCCOMB_X28_Y13_N26
\system_data_o[4]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[4]~77_combout\ = (\system_data_o[13]~6_combout\ & (\system_data_o[13]~5_combout\ & ((\system_data_o[4]~76_combout\)))) # (!\system_data_o[13]~6_combout\ & (((\ioport[4]~input_o\)) # (!\system_data_o[13]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~6_combout\,
	datab => \system_data_o[13]~5_combout\,
	datac => \ioport[4]~input_o\,
	datad => \system_data_o[4]~76_combout\,
	combout => \system_data_o[4]~77_combout\);

-- Location: FF_X16_Y12_N9
\gpio1|gpio_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[4]~80_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_reg\(4));

-- Location: LCCOMB_X22_Y13_N12
\gpio1|gpio_dir_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|gpio_dir_reg[4]~feeder_combout\ = \system_data_o[4]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \system_data_o[4]~80_combout\,
	combout => \gpio1|gpio_dir_reg[4]~feeder_combout\);

-- Location: FF_X22_Y13_N13
\gpio1|gpio_dir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \gpio1|gpio_dir_reg[4]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \gpio1|gpio_dir_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_dir_reg\(4));

-- Location: LCCOMB_X16_Y12_N8
\system_data_o[4]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[4]~78_combout\ = (\system_data_o[13]~2_combout\ & (\system_data_o[4]~77_combout\)) # (!\system_data_o[13]~2_combout\ & ((\system_data_o[4]~77_combout\ & (\gpio1|gpio_reg\(4))) # (!\system_data_o[4]~77_combout\ & 
-- ((\gpio1|gpio_dir_reg\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~2_combout\,
	datab => \system_data_o[4]~77_combout\,
	datac => \gpio1|gpio_reg\(4),
	datad => \gpio1|gpio_dir_reg\(4),
	combout => \system_data_o[4]~78_combout\);

-- Location: LCCOMB_X21_Y13_N24
\system_data_o[4]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[4]~79_combout\ = (\system_data_o[3]~9_combout\ & (!\system_data_o[3]~91_combout\ & (\cpu1|t\(4)))) # (!\system_data_o[3]~9_combout\ & ((\system_data_o[3]~91_combout\) # 
-- ((\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[3]~9_combout\,
	datab => \system_data_o[3]~91_combout\,
	datac => \cpu1|t\(4),
	datad => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	combout => \system_data_o[4]~79_combout\);

-- Location: LCCOMB_X21_Y13_N18
\system_data_o[4]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[4]~80_combout\ = (\system_data_o[3]~10_combout\ & ((\system_data_o[4]~79_combout\ & ((\system_data_o[4]~78_combout\))) # (!\system_data_o[4]~79_combout\ & (\uart1|rx_buffer_reg\(4))))) # (!\system_data_o[3]~10_combout\ & 
-- (((\system_data_o[4]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_buffer_reg\(4),
	datab => \system_data_o[3]~10_combout\,
	datac => \system_data_o[4]~78_combout\,
	datad => \system_data_o[4]~79_combout\,
	combout => \system_data_o[4]~80_combout\);

-- Location: LCCOMB_X17_Y18_N0
\cpu1|t_in~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_in~13_combout\ = (\cpu1|t\(4) & ((\cpu1|sp\(4) & (\cpu1|Mux12~9_combout\)) # (!\cpu1|sp\(4) & ((\cpu1|Mux12~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux12~9_combout\,
	datab => \cpu1|sp\(4),
	datac => \cpu1|t\(4),
	datad => \cpu1|Mux12~19_combout\,
	combout => \cpu1|t_in~13_combout\);

-- Location: LCCOMB_X17_Y13_N10
\cpu1|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux29~0_combout\ = (\cpu1|t[2]~5_combout\ & (((\cpu1|t[2]~4_combout\)))) # (!\cpu1|t[2]~5_combout\ & ((\cpu1|t[2]~4_combout\ & (\cpu1|r\(4))) # (!\cpu1|t[2]~4_combout\ & ((\cpu1|Mux33~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(4),
	datab => \cpu1|t[2]~5_combout\,
	datac => \cpu1|Mux33~15_combout\,
	datad => \cpu1|t[2]~4_combout\,
	combout => \cpu1|Mux29~0_combout\);

-- Location: LCCOMB_X17_Y14_N22
\cpu1|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux29~1_combout\ = (\cpu1|Mux29~0_combout\ & (((\cpu1|t\(12)) # (!\cpu1|t[2]~5_combout\)))) # (!\cpu1|Mux29~0_combout\ & (\cpu1|a\(4) & ((\cpu1|t[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(4),
	datab => \cpu1|t\(12),
	datac => \cpu1|Mux29~0_combout\,
	datad => \cpu1|t[2]~5_combout\,
	combout => \cpu1|Mux29~1_combout\);

-- Location: LCCOMB_X17_Y16_N14
\cpu1|Mux33~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~10_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(5))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(5),
	datac => \cpu1|sum[5]~10_combout\,
	datad => \cpu1|Mux118~6_combout\,
	combout => \cpu1|Mux33~10_combout\);

-- Location: LCCOMB_X17_Y18_N10
\cpu1|t_in~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_in~14_combout\ = \cpu1|t\(4) $ (((\cpu1|sp\(4) & (\cpu1|Mux12~9_combout\)) # (!\cpu1|sp\(4) & ((\cpu1|Mux12~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux12~9_combout\,
	datab => \cpu1|sp\(4),
	datac => \cpu1|t\(4),
	datad => \cpu1|Mux12~19_combout\,
	combout => \cpu1|t_in~14_combout\);

-- Location: LCCOMB_X17_Y18_N28
\cpu1|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux29~2_combout\ = (\cpu1|t[2]~8_combout\ & (((\cpu1|t[2]~7_combout\)))) # (!\cpu1|t[2]~8_combout\ & ((\cpu1|t[2]~7_combout\ & (\cpu1|t_in~14_combout\)) # (!\cpu1|t[2]~7_combout\ & ((\cpu1|sum[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t_in~14_combout\,
	datab => \cpu1|sum[4]~8_combout\,
	datac => \cpu1|t[2]~8_combout\,
	datad => \cpu1|t[2]~7_combout\,
	combout => \cpu1|Mux29~2_combout\);

-- Location: LCCOMB_X17_Y18_N22
\cpu1|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux29~3_combout\ = (\cpu1|t[2]~8_combout\ & ((\cpu1|Mux29~2_combout\ & ((\cpu1|Mux33~10_combout\))) # (!\cpu1|Mux29~2_combout\ & (\cpu1|t\(5))))) # (!\cpu1|t[2]~8_combout\ & (((\cpu1|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~8_combout\,
	datab => \cpu1|t\(5),
	datac => \cpu1|Mux33~10_combout\,
	datad => \cpu1|Mux29~2_combout\,
	combout => \cpu1|Mux29~3_combout\);

-- Location: LCCOMB_X17_Y14_N24
\cpu1|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux29~4_combout\ = (\cpu1|t[2]~3_combout\ & ((\cpu1|t\(3)) # ((\cpu1|t[2]~6_combout\)))) # (!\cpu1|t[2]~3_combout\ & (((!\cpu1|t[2]~6_combout\ & \cpu1|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(3),
	datab => \cpu1|t[2]~3_combout\,
	datac => \cpu1|t[2]~6_combout\,
	datad => \cpu1|Mux29~3_combout\,
	combout => \cpu1|Mux29~4_combout\);

-- Location: LCCOMB_X17_Y14_N26
\cpu1|Mux29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux29~5_combout\ = (\cpu1|t[2]~6_combout\ & ((\cpu1|Mux29~4_combout\ & ((\cpu1|Mux12~20_combout\))) # (!\cpu1|Mux29~4_combout\ & (\cpu1|Mux29~1_combout\)))) # (!\cpu1|t[2]~6_combout\ & (((\cpu1|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux29~1_combout\,
	datab => \cpu1|t[2]~6_combout\,
	datac => \cpu1|Mux12~20_combout\,
	datad => \cpu1|Mux29~4_combout\,
	combout => \cpu1|Mux29~5_combout\);

-- Location: LCCOMB_X21_Y13_N12
\cpu1|Mux29~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux29~6_combout\ = (\cpu1|t[2]~12_combout\ & (((\cpu1|t[2]~11_combout\)))) # (!\cpu1|t[2]~12_combout\ & ((\cpu1|t[2]~11_combout\ & (\cpu1|Mux29~5_combout\)) # (!\cpu1|t[2]~11_combout\ & ((!\cpu1|t\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~12_combout\,
	datab => \cpu1|Mux29~5_combout\,
	datac => \cpu1|t\(4),
	datad => \cpu1|t[2]~11_combout\,
	combout => \cpu1|Mux29~6_combout\);

-- Location: LCCOMB_X21_Y13_N30
\cpu1|Mux29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux29~7_combout\ = (\cpu1|t[2]~12_combout\ & ((\cpu1|Mux29~6_combout\ & (\system_data_o[4]~80_combout\)) # (!\cpu1|Mux29~6_combout\ & ((\cpu1|t_in~13_combout\))))) # (!\cpu1|t[2]~12_combout\ & (((\cpu1|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[4]~80_combout\,
	datab => \cpu1|t_in~13_combout\,
	datac => \cpu1|t[2]~12_combout\,
	datad => \cpu1|Mux29~6_combout\,
	combout => \cpu1|Mux29~7_combout\);

-- Location: FF_X21_Y13_N31
\cpu1|t[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux29~7_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|tload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|t\(4));

-- Location: LCCOMB_X13_Y16_N12
\cpu1|Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux51~0_combout\ = (\cpu1|a[3]~1_combout\ & ((\cpu1|a\(5)) # ((\cpu1|a[3]~2_combout\)))) # (!\cpu1|a[3]~1_combout\ & (((\cpu1|t\(4) & !\cpu1|a[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a[3]~1_combout\,
	datab => \cpu1|a\(5),
	datac => \cpu1|t\(4),
	datad => \cpu1|a[3]~2_combout\,
	combout => \cpu1|Mux51~0_combout\);

-- Location: LCCOMB_X13_Y16_N24
\cpu1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~8_combout\ = (\cpu1|a\(4) & (\cpu1|Add1~7\ $ (GND))) # (!\cpu1|a\(4) & (!\cpu1|Add1~7\ & VCC))
-- \cpu1|Add1~9\ = CARRY((\cpu1|a\(4) & !\cpu1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|a\(4),
	datad => VCC,
	cin => \cpu1|Add1~7\,
	combout => \cpu1|Add1~8_combout\,
	cout => \cpu1|Add1~9\);

-- Location: LCCOMB_X13_Y16_N14
\cpu1|Mux51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux51~1_combout\ = (\cpu1|Mux51~0_combout\ & (((\cpu1|a\(3))) # (!\cpu1|a[3]~2_combout\))) # (!\cpu1|Mux51~0_combout\ & (\cpu1|a[3]~2_combout\ & ((\cpu1|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux51~0_combout\,
	datab => \cpu1|a[3]~2_combout\,
	datac => \cpu1|a\(3),
	datad => \cpu1|Add1~8_combout\,
	combout => \cpu1|Mux51~1_combout\);

-- Location: FF_X13_Y16_N15
\cpu1|a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux51~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|aload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|a\(4));

-- Location: LCCOMB_X13_Y16_N26
\cpu1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~10_combout\ = (\cpu1|a\(5) & (!\cpu1|Add1~9\)) # (!\cpu1|a\(5) & ((\cpu1|Add1~9\) # (GND)))
-- \cpu1|Add1~11\ = CARRY((!\cpu1|Add1~9\) # (!\cpu1|a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|a\(5),
	datad => VCC,
	cin => \cpu1|Add1~9\,
	combout => \cpu1|Add1~10_combout\,
	cout => \cpu1|Add1~11\);

-- Location: LCCOMB_X13_Y16_N6
\cpu1|Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux50~0_combout\ = (\cpu1|a[3]~1_combout\ & (((\cpu1|a[3]~2_combout\)))) # (!\cpu1|a[3]~1_combout\ & ((\cpu1|a[3]~2_combout\ & ((\cpu1|Add1~10_combout\))) # (!\cpu1|a[3]~2_combout\ & (\cpu1|t\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a[3]~1_combout\,
	datab => \cpu1|t\(5),
	datac => \cpu1|Add1~10_combout\,
	datad => \cpu1|a[3]~2_combout\,
	combout => \cpu1|Mux50~0_combout\);

-- Location: LCCOMB_X13_Y16_N8
\cpu1|Mux50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux50~1_combout\ = (\cpu1|a[3]~1_combout\ & ((\cpu1|Mux50~0_combout\ & ((\cpu1|a\(4)))) # (!\cpu1|Mux50~0_combout\ & (\cpu1|a\(6))))) # (!\cpu1|a[3]~1_combout\ & (((\cpu1|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a[3]~1_combout\,
	datab => \cpu1|a\(6),
	datac => \cpu1|a\(4),
	datad => \cpu1|Mux50~0_combout\,
	combout => \cpu1|Mux50~1_combout\);

-- Location: FF_X13_Y16_N9
\cpu1|a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux50~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|aload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|a\(5));

-- Location: LCCOMB_X13_Y16_N28
\cpu1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~12_combout\ = (\cpu1|a\(6) & (\cpu1|Add1~11\ $ (GND))) # (!\cpu1|a\(6) & (!\cpu1|Add1~11\ & VCC))
-- \cpu1|Add1~13\ = CARRY((\cpu1|a\(6) & !\cpu1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|a\(6),
	datad => VCC,
	cin => \cpu1|Add1~11\,
	combout => \cpu1|Add1~12_combout\,
	cout => \cpu1|Add1~13\);

-- Location: LCCOMB_X13_Y16_N30
\cpu1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~14_combout\ = (\cpu1|a\(7) & (!\cpu1|Add1~13\)) # (!\cpu1|a\(7) & ((\cpu1|Add1~13\) # (GND)))
-- \cpu1|Add1~15\ = CARRY((!\cpu1|Add1~13\) # (!\cpu1|a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|a\(7),
	datad => VCC,
	cin => \cpu1|Add1~13\,
	combout => \cpu1|Add1~14_combout\,
	cout => \cpu1|Add1~15\);

-- Location: LCCOMB_X13_Y15_N0
\cpu1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~16_combout\ = (\cpu1|a\(8) & (\cpu1|Add1~15\ $ (GND))) # (!\cpu1|a\(8) & (!\cpu1|Add1~15\ & VCC))
-- \cpu1|Add1~17\ = CARRY((\cpu1|a\(8) & !\cpu1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|a\(8),
	datad => VCC,
	cin => \cpu1|Add1~15\,
	combout => \cpu1|Add1~16_combout\,
	cout => \cpu1|Add1~17\);

-- Location: LCCOMB_X13_Y15_N2
\cpu1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~18_combout\ = (\cpu1|a\(9) & (!\cpu1|Add1~17\)) # (!\cpu1|a\(9) & ((\cpu1|Add1~17\) # (GND)))
-- \cpu1|Add1~19\ = CARRY((!\cpu1|Add1~17\) # (!\cpu1|a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|a\(9),
	datad => VCC,
	cin => \cpu1|Add1~17\,
	combout => \cpu1|Add1~18_combout\,
	cout => \cpu1|Add1~19\);

-- Location: LCCOMB_X12_Y16_N30
\cpu1|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux45~0_combout\ = (\cpu1|a[3]~2_combout\ & ((\cpu1|a[3]~1_combout\) # ((\cpu1|Add1~20_combout\)))) # (!\cpu1|a[3]~2_combout\ & (!\cpu1|a[3]~1_combout\ & ((\cpu1|t\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a[3]~2_combout\,
	datab => \cpu1|a[3]~1_combout\,
	datac => \cpu1|Add1~20_combout\,
	datad => \cpu1|t\(10),
	combout => \cpu1|Mux45~0_combout\);

-- Location: LCCOMB_X12_Y16_N0
\cpu1|Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux45~1_combout\ = (\cpu1|Mux45~0_combout\ & ((\cpu1|a\(9)) # ((!\cpu1|a[3]~1_combout\)))) # (!\cpu1|Mux45~0_combout\ & (((\cpu1|a[3]~1_combout\ & \cpu1|a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux45~0_combout\,
	datab => \cpu1|a\(9),
	datac => \cpu1|a[3]~1_combout\,
	datad => \cpu1|a\(11),
	combout => \cpu1|Mux45~1_combout\);

-- Location: FF_X12_Y16_N1
\cpu1|a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux45~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|aload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|a\(10));

-- Location: LCCOMB_X12_Y16_N24
\cpu1|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux46~0_combout\ = (\cpu1|a[3]~2_combout\ & ((\cpu1|a[3]~1_combout\) # ((\cpu1|Add1~18_combout\)))) # (!\cpu1|a[3]~2_combout\ & (!\cpu1|a[3]~1_combout\ & (\cpu1|t\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a[3]~2_combout\,
	datab => \cpu1|a[3]~1_combout\,
	datac => \cpu1|t\(9),
	datad => \cpu1|Add1~18_combout\,
	combout => \cpu1|Mux46~0_combout\);

-- Location: LCCOMB_X12_Y16_N28
\cpu1|Mux46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux46~1_combout\ = (\cpu1|a[3]~1_combout\ & ((\cpu1|Mux46~0_combout\ & ((\cpu1|a\(8)))) # (!\cpu1|Mux46~0_combout\ & (\cpu1|a\(10))))) # (!\cpu1|a[3]~1_combout\ & (((\cpu1|Mux46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(10),
	datab => \cpu1|a[3]~1_combout\,
	datac => \cpu1|a\(8),
	datad => \cpu1|Mux46~0_combout\,
	combout => \cpu1|Mux46~1_combout\);

-- Location: FF_X12_Y16_N29
\cpu1|a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux46~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|aload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|a\(9));

-- Location: LCCOMB_X12_Y16_N18
\cpu1|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux47~0_combout\ = (\cpu1|a[3]~2_combout\ & (((\cpu1|a[3]~1_combout\)))) # (!\cpu1|a[3]~2_combout\ & ((\cpu1|a[3]~1_combout\ & (\cpu1|a\(9))) # (!\cpu1|a[3]~1_combout\ & ((\cpu1|t\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a[3]~2_combout\,
	datab => \cpu1|a\(9),
	datac => \cpu1|a[3]~1_combout\,
	datad => \cpu1|t\(8),
	combout => \cpu1|Mux47~0_combout\);

-- Location: LCCOMB_X12_Y16_N14
\cpu1|Mux47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux47~1_combout\ = (\cpu1|a[3]~2_combout\ & ((\cpu1|Mux47~0_combout\ & (\cpu1|a\(7))) # (!\cpu1|Mux47~0_combout\ & ((\cpu1|Add1~16_combout\))))) # (!\cpu1|a[3]~2_combout\ & (\cpu1|Mux47~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a[3]~2_combout\,
	datab => \cpu1|Mux47~0_combout\,
	datac => \cpu1|a\(7),
	datad => \cpu1|Add1~16_combout\,
	combout => \cpu1|Mux47~1_combout\);

-- Location: FF_X12_Y16_N15
\cpu1|a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux47~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|aload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|a\(8));

-- Location: LCCOMB_X12_Y16_N12
\cpu1|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux48~0_combout\ = (\cpu1|a[3]~2_combout\ & (((\cpu1|Add1~14_combout\) # (\cpu1|a[3]~1_combout\)))) # (!\cpu1|a[3]~2_combout\ & (\cpu1|t\(7) & ((!\cpu1|a[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a[3]~2_combout\,
	datab => \cpu1|t\(7),
	datac => \cpu1|Add1~14_combout\,
	datad => \cpu1|a[3]~1_combout\,
	combout => \cpu1|Mux48~0_combout\);

-- Location: LCCOMB_X13_Y16_N0
\cpu1|Mux48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux48~1_combout\ = (\cpu1|a[3]~1_combout\ & ((\cpu1|Mux48~0_combout\ & ((\cpu1|a\(6)))) # (!\cpu1|Mux48~0_combout\ & (\cpu1|a\(8))))) # (!\cpu1|a[3]~1_combout\ & (((\cpu1|Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(8),
	datab => \cpu1|a\(6),
	datac => \cpu1|a[3]~1_combout\,
	datad => \cpu1|Mux48~0_combout\,
	combout => \cpu1|Mux48~1_combout\);

-- Location: FF_X13_Y16_N1
\cpu1|a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux48~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|aload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|a\(7));

-- Location: LCCOMB_X13_Y16_N10
\cpu1|Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux49~0_combout\ = (\cpu1|a[3]~1_combout\ & (((\cpu1|a\(7)) # (\cpu1|a[3]~2_combout\)))) # (!\cpu1|a[3]~1_combout\ & (\cpu1|t\(6) & ((!\cpu1|a[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(6),
	datab => \cpu1|a\(7),
	datac => \cpu1|a[3]~1_combout\,
	datad => \cpu1|a[3]~2_combout\,
	combout => \cpu1|Mux49~0_combout\);

-- Location: LCCOMB_X13_Y16_N2
\cpu1|Mux49~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux49~1_combout\ = (\cpu1|Mux49~0_combout\ & (((\cpu1|a\(5))) # (!\cpu1|a[3]~2_combout\))) # (!\cpu1|Mux49~0_combout\ & (\cpu1|a[3]~2_combout\ & ((\cpu1|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux49~0_combout\,
	datab => \cpu1|a[3]~2_combout\,
	datac => \cpu1|a\(5),
	datad => \cpu1|Add1~12_combout\,
	combout => \cpu1|Mux49~1_combout\);

-- Location: FF_X13_Y16_N3
\cpu1|a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux49~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|aload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|a\(6));

-- Location: LCCOMB_X17_Y13_N16
\cpu1|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux27~0_combout\ = (\cpu1|t[2]~5_combout\ & (((\cpu1|t[2]~4_combout\)))) # (!\cpu1|t[2]~5_combout\ & ((\cpu1|t[2]~4_combout\ & (\cpu1|r\(6))) # (!\cpu1|t[2]~4_combout\ & ((\cpu1|Mux33~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(6),
	datab => \cpu1|Mux33~10_combout\,
	datac => \cpu1|t[2]~5_combout\,
	datad => \cpu1|t[2]~4_combout\,
	combout => \cpu1|Mux27~0_combout\);

-- Location: LCCOMB_X17_Y13_N18
\cpu1|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux27~1_combout\ = (\cpu1|t[2]~5_combout\ & ((\cpu1|Mux27~0_combout\ & ((\cpu1|t\(14)))) # (!\cpu1|Mux27~0_combout\ & (\cpu1|a\(6))))) # (!\cpu1|t[2]~5_combout\ & (((\cpu1|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(6),
	datab => \cpu1|t[2]~5_combout\,
	datac => \cpu1|t\(14),
	datad => \cpu1|Mux27~0_combout\,
	combout => \cpu1|Mux27~1_combout\);

-- Location: LCCOMB_X16_Y13_N12
\cpu1|Mux33~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~11_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(7))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(7),
	datab => \cpu1|Mux118~6_combout\,
	datac => \cpu1|sum[7]~14_combout\,
	combout => \cpu1|Mux33~11_combout\);

-- Location: LCCOMB_X24_Y18_N4
\cpu1|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux27~2_combout\ = \cpu1|t\(6) $ (((\cpu1|sp\(4) & ((\cpu1|Mux10~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux10~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(4),
	datab => \cpu1|Mux10~19_combout\,
	datac => \cpu1|t\(6),
	datad => \cpu1|Mux10~9_combout\,
	combout => \cpu1|Mux27~2_combout\);

-- Location: LCCOMB_X16_Y17_N4
\cpu1|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux27~3_combout\ = (\cpu1|Mux27~2_combout\) # (\cpu1|t_sel[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Mux27~2_combout\,
	datad => \cpu1|t_sel[2]~0_combout\,
	combout => \cpu1|Mux27~3_combout\);

-- Location: LCCOMB_X16_Y17_N6
\cpu1|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux27~4_combout\ = (\cpu1|t[2]~7_combout\ & (((\cpu1|Mux27~3_combout\)))) # (!\cpu1|t[2]~7_combout\ & (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux118~6_combout\,
	datab => \cpu1|Mux27~3_combout\,
	datac => \cpu1|sum[6]~12_combout\,
	datad => \cpu1|t[2]~7_combout\,
	combout => \cpu1|Mux27~4_combout\);

-- Location: LCCOMB_X16_Y13_N14
\cpu1|Mux27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux27~5_combout\ = (\cpu1|t[2]~8_combout\ & ((\cpu1|Mux27~4_combout\ & ((\cpu1|Mux33~11_combout\))) # (!\cpu1|Mux27~4_combout\ & (\cpu1|t\(7))))) # (!\cpu1|t[2]~8_combout\ & (((\cpu1|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(7),
	datab => \cpu1|Mux33~11_combout\,
	datac => \cpu1|t[2]~8_combout\,
	datad => \cpu1|Mux27~4_combout\,
	combout => \cpu1|Mux27~5_combout\);

-- Location: LCCOMB_X17_Y13_N12
\cpu1|Mux27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux27~6_combout\ = (\cpu1|t[2]~3_combout\ & (((\cpu1|t[2]~6_combout\) # (\cpu1|t\(5))))) # (!\cpu1|t[2]~3_combout\ & (\cpu1|Mux27~5_combout\ & (!\cpu1|t[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux27~5_combout\,
	datab => \cpu1|t[2]~3_combout\,
	datac => \cpu1|t[2]~6_combout\,
	datad => \cpu1|t\(5),
	combout => \cpu1|Mux27~6_combout\);

-- Location: LCCOMB_X17_Y13_N30
\cpu1|Mux27~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux27~7_combout\ = (\cpu1|t[2]~6_combout\ & ((\cpu1|Mux27~6_combout\ & (\cpu1|Mux10~20_combout\)) # (!\cpu1|Mux27~6_combout\ & ((\cpu1|Mux27~1_combout\))))) # (!\cpu1|t[2]~6_combout\ & (((\cpu1|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux10~20_combout\,
	datab => \cpu1|Mux27~1_combout\,
	datac => \cpu1|t[2]~6_combout\,
	datad => \cpu1|Mux27~6_combout\,
	combout => \cpu1|Mux27~7_combout\);

-- Location: LCCOMB_X21_Y13_N22
\cpu1|Mux27~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux27~8_combout\ = (\cpu1|t[2]~11_combout\ & ((\cpu1|Mux27~7_combout\) # ((\cpu1|t[2]~12_combout\)))) # (!\cpu1|t[2]~11_combout\ & (((!\cpu1|t[2]~12_combout\ & !\cpu1|t\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~11_combout\,
	datab => \cpu1|Mux27~7_combout\,
	datac => \cpu1|t[2]~12_combout\,
	datad => \cpu1|t\(6),
	combout => \cpu1|Mux27~8_combout\);

-- Location: LCCOMB_X21_Y13_N0
\cpu1|Mux27~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux27~9_combout\ = (\cpu1|t[2]~12_combout\ & ((\cpu1|Mux27~8_combout\ & ((\system_data_o[6]~22_combout\))) # (!\cpu1|Mux27~8_combout\ & (\cpu1|t_in~1_combout\)))) # (!\cpu1|t[2]~12_combout\ & (((\cpu1|Mux27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~12_combout\,
	datab => \cpu1|t_in~1_combout\,
	datac => \cpu1|Mux27~8_combout\,
	datad => \system_data_o[6]~22_combout\,
	combout => \cpu1|Mux27~9_combout\);

-- Location: FF_X21_Y13_N1
\cpu1|t[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux27~9_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|tload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|t\(6));

-- Location: FF_X21_Y18_N31
\cpu1|s_stack[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[5][13]~q\);

-- Location: FF_X25_Y21_N25
\cpu1|s_stack[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[4][13]~q\);

-- Location: FF_X25_Y21_N7
\cpu1|s_stack[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[6][13]~q\);

-- Location: LCCOMB_X25_Y21_N24
\cpu1|Mux3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~12_combout\ = (\cpu1|sp\(1) & ((\cpu1|sp\(0)) # ((\cpu1|s_stack[6][13]~q\)))) # (!\cpu1|sp\(1) & (!\cpu1|sp\(0) & (\cpu1|s_stack[4][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[4][13]~q\,
	datad => \cpu1|s_stack[6][13]~q\,
	combout => \cpu1|Mux3~12_combout\);

-- Location: FF_X21_Y18_N25
\cpu1|s_stack[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[7][13]~q\);

-- Location: LCCOMB_X21_Y18_N24
\cpu1|Mux3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~13_combout\ = (\cpu1|Mux3~12_combout\ & (((\cpu1|s_stack[7][13]~q\) # (!\cpu1|sp\(0))))) # (!\cpu1|Mux3~12_combout\ & (\cpu1|s_stack[5][13]~q\ & ((\cpu1|sp\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[5][13]~q\,
	datab => \cpu1|Mux3~12_combout\,
	datac => \cpu1|s_stack[7][13]~q\,
	datad => \cpu1|sp\(0),
	combout => \cpu1|Mux3~13_combout\);

-- Location: FF_X22_Y21_N19
\cpu1|s_stack[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[0][13]~q\);

-- Location: FF_X22_Y21_N25
\cpu1|s_stack[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[1][13]~q\);

-- Location: LCCOMB_X22_Y21_N18
\cpu1|Mux3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~14_combout\ = (\cpu1|sp\(0) & ((\cpu1|sp\(1)) # ((\cpu1|s_stack[1][13]~q\)))) # (!\cpu1|sp\(0) & (!\cpu1|sp\(1) & (\cpu1|s_stack[0][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[0][13]~q\,
	datad => \cpu1|s_stack[1][13]~q\,
	combout => \cpu1|Mux3~14_combout\);

-- Location: FF_X22_Y18_N17
\cpu1|s_stack[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[3][13]~q\);

-- Location: FF_X22_Y18_N7
\cpu1|s_stack[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[2][13]~q\);

-- Location: LCCOMB_X22_Y18_N16
\cpu1|Mux3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~15_combout\ = (\cpu1|Mux3~14_combout\ & (((\cpu1|s_stack[3][13]~q\)) # (!\cpu1|sp\(1)))) # (!\cpu1|Mux3~14_combout\ & (\cpu1|sp\(1) & ((\cpu1|s_stack[2][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux3~14_combout\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[3][13]~q\,
	datad => \cpu1|s_stack[2][13]~q\,
	combout => \cpu1|Mux3~15_combout\);

-- Location: LCCOMB_X21_Y18_N18
\cpu1|Mux3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~16_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux3~13_combout\) # ((\cpu1|sp\(3))))) # (!\cpu1|sp\(2) & (((!\cpu1|sp\(3) & \cpu1|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|Mux3~13_combout\,
	datac => \cpu1|sp\(3),
	datad => \cpu1|Mux3~15_combout\,
	combout => \cpu1|Mux3~16_combout\);

-- Location: FF_X13_Y17_N27
\cpu1|s_stack[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[8][13]~q\);

-- Location: LCCOMB_X13_Y17_N0
\cpu1|s_stack[9][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[9][13]~feeder_combout\ = \cpu1|t\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(13),
	combout => \cpu1|s_stack[9][13]~feeder_combout\);

-- Location: FF_X13_Y17_N1
\cpu1|s_stack[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[9][13]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[9][13]~q\);

-- Location: LCCOMB_X13_Y17_N26
\cpu1|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~10_combout\ = (\cpu1|sp\(0) & ((\cpu1|sp\(1)) # ((\cpu1|s_stack[9][13]~q\)))) # (!\cpu1|sp\(0) & (!\cpu1|sp\(1) & (\cpu1|s_stack[8][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[8][13]~q\,
	datad => \cpu1|s_stack[9][13]~q\,
	combout => \cpu1|Mux3~10_combout\);

-- Location: FF_X17_Y20_N3
\cpu1|s_stack[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[11][13]~q\);

-- Location: FF_X17_Y20_N25
\cpu1|s_stack[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[10][13]~q\);

-- Location: LCCOMB_X17_Y20_N2
\cpu1|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~11_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux3~10_combout\ & (\cpu1|s_stack[11][13]~q\)) # (!\cpu1|Mux3~10_combout\ & ((\cpu1|s_stack[10][13]~q\))))) # (!\cpu1|sp\(1) & (\cpu1|Mux3~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|Mux3~10_combout\,
	datac => \cpu1|s_stack[11][13]~q\,
	datad => \cpu1|s_stack[10][13]~q\,
	combout => \cpu1|Mux3~11_combout\);

-- Location: FF_X12_Y18_N25
\cpu1|s_stack[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[13][13]~q\);

-- Location: FF_X12_Y18_N11
\cpu1|s_stack[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[15][13]~q\);

-- Location: LCCOMB_X13_Y18_N24
\cpu1|s_stack[14][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[14][13]~feeder_combout\ = \cpu1|t\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(13),
	combout => \cpu1|s_stack[14][13]~feeder_combout\);

-- Location: FF_X13_Y18_N25
\cpu1|s_stack[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[14][13]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[14][13]~q\);

-- Location: FF_X13_Y18_N27
\cpu1|s_stack[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[12][13]~q\);

-- Location: LCCOMB_X13_Y18_N26
\cpu1|Mux3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~17_combout\ = (\cpu1|sp\(0) & (((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & (\cpu1|s_stack[14][13]~q\)) # (!\cpu1|sp\(1) & ((\cpu1|s_stack[12][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[14][13]~q\,
	datac => \cpu1|s_stack[12][13]~q\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux3~17_combout\);

-- Location: LCCOMB_X12_Y18_N10
\cpu1|Mux3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~18_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux3~17_combout\ & ((\cpu1|s_stack[15][13]~q\))) # (!\cpu1|Mux3~17_combout\ & (\cpu1|s_stack[13][13]~q\)))) # (!\cpu1|sp\(0) & (((\cpu1|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[13][13]~q\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[15][13]~q\,
	datad => \cpu1|Mux3~17_combout\,
	combout => \cpu1|Mux3~18_combout\);

-- Location: LCCOMB_X18_Y21_N22
\cpu1|Mux3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~19_combout\ = (\cpu1|Mux3~16_combout\ & (((\cpu1|Mux3~18_combout\) # (!\cpu1|sp\(3))))) # (!\cpu1|Mux3~16_combout\ & (\cpu1|Mux3~11_combout\ & (\cpu1|sp\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux3~16_combout\,
	datab => \cpu1|Mux3~11_combout\,
	datac => \cpu1|sp\(3),
	datad => \cpu1|Mux3~18_combout\,
	combout => \cpu1|Mux3~19_combout\);

-- Location: FF_X25_Y19_N25
\cpu1|s_stack[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[18][13]~q\);

-- Location: FF_X21_Y19_N17
\cpu1|s_stack[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[26][13]~q\);

-- Location: LCCOMB_X25_Y19_N24
\cpu1|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~0_combout\ = (\cpu1|sp\(2) & (\cpu1|sp\(3))) # (!\cpu1|sp\(2) & ((\cpu1|sp\(3) & ((\cpu1|s_stack[26][13]~q\))) # (!\cpu1|sp\(3) & (\cpu1|s_stack[18][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[18][13]~q\,
	datad => \cpu1|s_stack[26][13]~q\,
	combout => \cpu1|Mux3~0_combout\);

-- Location: FF_X19_Y19_N7
\cpu1|s_stack[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[30][13]~q\);

-- Location: FF_X25_Y19_N7
\cpu1|s_stack[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[22][13]~q\);

-- Location: LCCOMB_X19_Y19_N6
\cpu1|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~1_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux3~0_combout\ & (\cpu1|s_stack[30][13]~q\)) # (!\cpu1|Mux3~0_combout\ & ((\cpu1|s_stack[22][13]~q\))))) # (!\cpu1|sp\(2) & (\cpu1|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|Mux3~0_combout\,
	datac => \cpu1|s_stack[30][13]~q\,
	datad => \cpu1|s_stack[22][13]~q\,
	combout => \cpu1|Mux3~1_combout\);

-- Location: FF_X23_Y19_N13
\cpu1|s_stack[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[27][13]~q\);

-- Location: FF_X23_Y19_N23
\cpu1|s_stack[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[31][13]~q\);

-- Location: FF_X24_Y19_N23
\cpu1|s_stack[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[19][13]~q\);

-- Location: FF_X24_Y19_N29
\cpu1|s_stack[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[23][13]~q\);

-- Location: LCCOMB_X24_Y19_N22
\cpu1|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~7_combout\ = (\cpu1|sp\(2) & ((\cpu1|sp\(3)) # ((\cpu1|s_stack[23][13]~q\)))) # (!\cpu1|sp\(2) & (!\cpu1|sp\(3) & (\cpu1|s_stack[19][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[19][13]~q\,
	datad => \cpu1|s_stack[23][13]~q\,
	combout => \cpu1|Mux3~7_combout\);

-- Location: LCCOMB_X23_Y19_N22
\cpu1|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~8_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux3~7_combout\ & ((\cpu1|s_stack[31][13]~q\))) # (!\cpu1|Mux3~7_combout\ & (\cpu1|s_stack[27][13]~q\)))) # (!\cpu1|sp\(3) & (((\cpu1|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[27][13]~q\,
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[31][13]~q\,
	datad => \cpu1|Mux3~7_combout\,
	combout => \cpu1|Mux3~8_combout\);

-- Location: FF_X17_Y19_N13
\cpu1|s_stack[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[20][13]~q\);

-- Location: FF_X24_Y15_N23
\cpu1|s_stack[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[16][13]~q\);

-- Location: FF_X24_Y15_N13
\cpu1|s_stack[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[24][13]~q\);

-- Location: LCCOMB_X24_Y15_N22
\cpu1|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~4_combout\ = (\cpu1|sp\(3) & ((\cpu1|sp\(2)) # ((\cpu1|s_stack[24][13]~q\)))) # (!\cpu1|sp\(3) & (!\cpu1|sp\(2) & (\cpu1|s_stack[16][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|s_stack[16][13]~q\,
	datad => \cpu1|s_stack[24][13]~q\,
	combout => \cpu1|Mux3~4_combout\);

-- Location: FF_X18_Y21_N31
\cpu1|s_stack[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[28][13]~q\);

-- Location: LCCOMB_X18_Y21_N30
\cpu1|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~5_combout\ = (\cpu1|Mux3~4_combout\ & (((\cpu1|s_stack[28][13]~q\) # (!\cpu1|sp\(2))))) # (!\cpu1|Mux3~4_combout\ & (\cpu1|s_stack[20][13]~q\ & ((\cpu1|sp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[20][13]~q\,
	datab => \cpu1|Mux3~4_combout\,
	datac => \cpu1|s_stack[28][13]~q\,
	datad => \cpu1|sp\(2),
	combout => \cpu1|Mux3~5_combout\);

-- Location: FF_X18_Y17_N25
\cpu1|s_stack[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[25][13]~q\);

-- Location: FF_X18_Y17_N27
\cpu1|s_stack[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[29][13]~q\);

-- Location: FF_X19_Y17_N27
\cpu1|s_stack[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[17][13]~q\);

-- Location: FF_X19_Y17_N1
\cpu1|s_stack[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[21][13]~q\);

-- Location: LCCOMB_X19_Y17_N26
\cpu1|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~2_combout\ = (\cpu1|sp\(2) & ((\cpu1|sp\(3)) # ((\cpu1|s_stack[21][13]~q\)))) # (!\cpu1|sp\(2) & (!\cpu1|sp\(3) & (\cpu1|s_stack[17][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|sp\(3),
	datac => \cpu1|s_stack[17][13]~q\,
	datad => \cpu1|s_stack[21][13]~q\,
	combout => \cpu1|Mux3~2_combout\);

-- Location: LCCOMB_X18_Y17_N26
\cpu1|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~3_combout\ = (\cpu1|sp\(3) & ((\cpu1|Mux3~2_combout\ & ((\cpu1|s_stack[29][13]~q\))) # (!\cpu1|Mux3~2_combout\ & (\cpu1|s_stack[25][13]~q\)))) # (!\cpu1|sp\(3) & (((\cpu1|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|s_stack[25][13]~q\,
	datac => \cpu1|s_stack[29][13]~q\,
	datad => \cpu1|Mux3~2_combout\,
	combout => \cpu1|Mux3~3_combout\);

-- Location: LCCOMB_X18_Y21_N0
\cpu1|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~6_combout\ = (\cpu1|sp\(1) & (((\cpu1|sp\(0))))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & ((\cpu1|Mux3~3_combout\))) # (!\cpu1|sp\(0) & (\cpu1|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux3~5_combout\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|Mux3~3_combout\,
	datad => \cpu1|sp\(0),
	combout => \cpu1|Mux3~6_combout\);

-- Location: LCCOMB_X18_Y21_N2
\cpu1|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~9_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux3~6_combout\ & ((\cpu1|Mux3~8_combout\))) # (!\cpu1|Mux3~6_combout\ & (\cpu1|Mux3~1_combout\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux3~1_combout\,
	datab => \cpu1|Mux3~8_combout\,
	datac => \cpu1|sp\(1),
	datad => \cpu1|Mux3~6_combout\,
	combout => \cpu1|Mux3~9_combout\);

-- Location: LCCOMB_X18_Y21_N8
\cpu1|Mux3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~20_combout\ = (\cpu1|sp\(4) & ((\cpu1|Mux3~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux3~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp\(4),
	datac => \cpu1|Mux3~19_combout\,
	datad => \cpu1|Mux3~9_combout\,
	combout => \cpu1|Mux3~20_combout\);

-- Location: LCCOMB_X17_Y15_N10
\cpu1|sum[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sum[13]~26_combout\ = (\cpu1|Mux3~20_combout\ & ((\cpu1|t\(13) & (\cpu1|sum[12]~25\ & VCC)) # (!\cpu1|t\(13) & (!\cpu1|sum[12]~25\)))) # (!\cpu1|Mux3~20_combout\ & ((\cpu1|t\(13) & (!\cpu1|sum[12]~25\)) # (!\cpu1|t\(13) & ((\cpu1|sum[12]~25\) # 
-- (GND)))))
-- \cpu1|sum[13]~27\ = CARRY((\cpu1|Mux3~20_combout\ & (!\cpu1|t\(13) & !\cpu1|sum[12]~25\)) # (!\cpu1|Mux3~20_combout\ & ((!\cpu1|sum[12]~25\) # (!\cpu1|t\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux3~20_combout\,
	datab => \cpu1|t\(13),
	datad => VCC,
	cin => \cpu1|sum[12]~25\,
	combout => \cpu1|sum[13]~26_combout\,
	cout => \cpu1|sum[13]~27\);

-- Location: LCCOMB_X17_Y14_N20
\cpu1|Mux33~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~18_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(13))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[13]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(13),
	datac => \cpu1|sum[13]~26_combout\,
	datad => \cpu1|Mux118~6_combout\,
	combout => \cpu1|Mux33~18_combout\);

-- Location: LCCOMB_X17_Y14_N28
\cpu1|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux19~0_combout\ = (\cpu1|t[2]~5_combout\ & (\cpu1|t[2]~4_combout\)) # (!\cpu1|t[2]~5_combout\ & ((\cpu1|t[2]~4_combout\ & (\cpu1|r\(14))) # (!\cpu1|t[2]~4_combout\ & ((\cpu1|Mux33~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~5_combout\,
	datab => \cpu1|t[2]~4_combout\,
	datac => \cpu1|r\(14),
	datad => \cpu1|Mux33~18_combout\,
	combout => \cpu1|Mux19~0_combout\);

-- Location: LCCOMB_X17_Y14_N30
\cpu1|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux19~1_combout\ = (\cpu1|t[2]~5_combout\ & ((\cpu1|Mux19~0_combout\ & (\cpu1|t\(6))) # (!\cpu1|Mux19~0_combout\ & ((\cpu1|a\(14)))))) # (!\cpu1|t[2]~5_combout\ & (((\cpu1|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(6),
	datab => \cpu1|a\(14),
	datac => \cpu1|t[2]~5_combout\,
	datad => \cpu1|Mux19~0_combout\,
	combout => \cpu1|Mux19~1_combout\);

-- Location: LCCOMB_X17_Y15_N14
\cpu1|sum[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sum[15]~30_combout\ = (\cpu1|t\(15) & ((\cpu1|Mux1~20_combout\ & (\cpu1|sum[14]~29\ & VCC)) # (!\cpu1|Mux1~20_combout\ & (!\cpu1|sum[14]~29\)))) # (!\cpu1|t\(15) & ((\cpu1|Mux1~20_combout\ & (!\cpu1|sum[14]~29\)) # (!\cpu1|Mux1~20_combout\ & 
-- ((\cpu1|sum[14]~29\) # (GND)))))
-- \cpu1|sum[15]~31\ = CARRY((\cpu1|t\(15) & (!\cpu1|Mux1~20_combout\ & !\cpu1|sum[14]~29\)) # (!\cpu1|t\(15) & ((!\cpu1|sum[14]~29\) # (!\cpu1|Mux1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(15),
	datab => \cpu1|Mux1~20_combout\,
	datad => VCC,
	cin => \cpu1|sum[14]~29\,
	combout => \cpu1|sum[15]~30_combout\,
	cout => \cpu1|sum[15]~31\);

-- Location: LCCOMB_X14_Y13_N4
\cpu1|Mux33~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~35_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(15))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[15]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(15),
	datab => \cpu1|Mux118~6_combout\,
	datad => \cpu1|sum[15]~30_combout\,
	combout => \cpu1|Mux33~35_combout\);

-- Location: LCCOMB_X17_Y20_N22
\cpu1|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux19~2_combout\ = \cpu1|t\(14) $ (((\cpu1|sp\(4) & ((\cpu1|Mux2~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux2~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux2~19_combout\,
	datab => \cpu1|sp\(4),
	datac => \cpu1|t\(14),
	datad => \cpu1|Mux2~9_combout\,
	combout => \cpu1|Mux19~2_combout\);

-- Location: LCCOMB_X14_Y17_N14
\cpu1|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux19~3_combout\ = (\cpu1|t_sel[2]~0_combout\) # (\cpu1|Mux19~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t_sel[2]~0_combout\,
	datad => \cpu1|Mux19~2_combout\,
	combout => \cpu1|Mux19~3_combout\);

-- Location: LCCOMB_X17_Y20_N14
\cpu1|Mux2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux2~20_combout\ = (\cpu1|sp\(4) & ((\cpu1|Mux2~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux2~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux2~19_combout\,
	datac => \cpu1|sp\(4),
	datad => \cpu1|Mux2~9_combout\,
	combout => \cpu1|Mux2~20_combout\);

-- Location: LCCOMB_X17_Y15_N12
\cpu1|sum[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sum[14]~28_combout\ = ((\cpu1|t\(14) $ (\cpu1|Mux2~20_combout\ $ (!\cpu1|sum[13]~27\)))) # (GND)
-- \cpu1|sum[14]~29\ = CARRY((\cpu1|t\(14) & ((\cpu1|Mux2~20_combout\) # (!\cpu1|sum[13]~27\))) # (!\cpu1|t\(14) & (\cpu1|Mux2~20_combout\ & !\cpu1|sum[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(14),
	datab => \cpu1|Mux2~20_combout\,
	datad => VCC,
	cin => \cpu1|sum[13]~27\,
	combout => \cpu1|sum[14]~28_combout\,
	cout => \cpu1|sum[14]~29\);

-- Location: LCCOMB_X14_Y17_N0
\cpu1|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux19~4_combout\ = (\cpu1|t[2]~7_combout\ & (((\cpu1|Mux19~3_combout\)))) # (!\cpu1|t[2]~7_combout\ & (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux118~6_combout\,
	datab => \cpu1|t[2]~7_combout\,
	datac => \cpu1|Mux19~3_combout\,
	datad => \cpu1|sum[14]~28_combout\,
	combout => \cpu1|Mux19~4_combout\);

-- Location: LCCOMB_X14_Y17_N2
\cpu1|Mux19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux19~5_combout\ = (\cpu1|t[2]~8_combout\ & ((\cpu1|Mux19~4_combout\ & (\cpu1|Mux33~35_combout\)) # (!\cpu1|Mux19~4_combout\ & ((\cpu1|t\(15)))))) # (!\cpu1|t[2]~8_combout\ & (((\cpu1|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux33~35_combout\,
	datab => \cpu1|t[2]~8_combout\,
	datac => \cpu1|t\(15),
	datad => \cpu1|Mux19~4_combout\,
	combout => \cpu1|Mux19~5_combout\);

-- Location: LCCOMB_X17_Y14_N16
\cpu1|Mux19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux19~6_combout\ = (\cpu1|t[2]~3_combout\ & ((\cpu1|t\(13)) # ((\cpu1|t[2]~6_combout\)))) # (!\cpu1|t[2]~3_combout\ & (((!\cpu1|t[2]~6_combout\ & \cpu1|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(13),
	datab => \cpu1|t[2]~3_combout\,
	datac => \cpu1|t[2]~6_combout\,
	datad => \cpu1|Mux19~5_combout\,
	combout => \cpu1|Mux19~6_combout\);

-- Location: LCCOMB_X17_Y14_N18
\cpu1|Mux19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux19~7_combout\ = (\cpu1|Mux19~6_combout\ & (((\cpu1|Mux2~20_combout\) # (!\cpu1|t[2]~6_combout\)))) # (!\cpu1|Mux19~6_combout\ & (\cpu1|Mux19~1_combout\ & (\cpu1|t[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux19~1_combout\,
	datab => \cpu1|Mux19~6_combout\,
	datac => \cpu1|t[2]~6_combout\,
	datad => \cpu1|Mux2~20_combout\,
	combout => \cpu1|Mux19~7_combout\);

-- Location: LCCOMB_X23_Y13_N28
\cpu1|Mux19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux19~8_combout\ = (\cpu1|t[2]~12_combout\ & (((\cpu1|t[2]~11_combout\)))) # (!\cpu1|t[2]~12_combout\ & ((\cpu1|t[2]~11_combout\ & (\cpu1|Mux19~7_combout\)) # (!\cpu1|t[2]~11_combout\ & ((!\cpu1|t\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux19~7_combout\,
	datab => \cpu1|t[2]~12_combout\,
	datac => \cpu1|t[2]~11_combout\,
	datad => \cpu1|t\(14),
	combout => \cpu1|Mux19~8_combout\);

-- Location: LCCOMB_X23_Y13_N26
\cpu1|Mux19~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux19~9_combout\ = (\cpu1|t[2]~12_combout\ & ((\cpu1|Mux19~8_combout\ & ((\system_data_o[14]~85_combout\))) # (!\cpu1|Mux19~8_combout\ & (\cpu1|t_in~15_combout\)))) # (!\cpu1|t[2]~12_combout\ & (((\cpu1|Mux19~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t_in~15_combout\,
	datab => \cpu1|t[2]~12_combout\,
	datac => \system_data_o[14]~85_combout\,
	datad => \cpu1|Mux19~8_combout\,
	combout => \cpu1|Mux19~9_combout\);

-- Location: FF_X23_Y13_N27
\cpu1|t[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux19~9_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|tload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|t\(14));

-- Location: LCCOMB_X17_Y15_N16
\cpu1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add0~0_combout\ = !\cpu1|sum[15]~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cpu1|sum[15]~31\,
	combout => \cpu1|Add0~0_combout\);

-- Location: LCCOMB_X14_Y17_N12
\cpu1|Mux33~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~38_combout\ = (!\cpu1|Mux118~6_combout\ & \cpu1|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Mux118~6_combout\,
	datad => \cpu1|Add0~0_combout\,
	combout => \cpu1|Mux33~38_combout\);

-- Location: LCCOMB_X14_Y17_N18
\cpu1|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux17~2_combout\ = (!\cpu1|Mux119~10_combout\ & ((\cpu1|Mux17~1_combout\) # ((\cpu1|Mux33~38_combout\ & \cpu1|t_sel[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux119~10_combout\,
	datab => \cpu1|Mux17~1_combout\,
	datac => \cpu1|Mux33~38_combout\,
	datad => \cpu1|t_sel[2]~0_combout\,
	combout => \cpu1|Mux17~2_combout\);

-- Location: LCCOMB_X14_Y17_N4
\cpu1|Mux33~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~39_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|Mux0~20_combout\)) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|t\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux118~6_combout\,
	datab => \cpu1|Mux0~20_combout\,
	datac => \cpu1|t\(15),
	combout => \cpu1|Mux33~39_combout\);

-- Location: LCCOMB_X14_Y17_N6
\cpu1|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux17~0_combout\ = (\cpu1|Mux119~10_combout\ & ((\cpu1|t_sel[2]~0_combout\) # ((\cpu1|Mux33~39_combout\)))) # (!\cpu1|Mux119~10_combout\ & (!\cpu1|t_sel[2]~0_combout\ & ((\cpu1|Mux33~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux119~10_combout\,
	datab => \cpu1|t_sel[2]~0_combout\,
	datac => \cpu1|Mux33~39_combout\,
	datad => \cpu1|Mux33~35_combout\,
	combout => \cpu1|Mux17~0_combout\);

-- Location: LCCOMB_X19_Y6_N12
\cpu1|r_stack[14][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[14][16]~feeder_combout\ = \cpu1|r\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(16),
	combout => \cpu1|r_stack[14][16]~feeder_combout\);

-- Location: FF_X19_Y6_N13
\cpu1|r_stack[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[14][16]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[14][16]~q\);

-- Location: FF_X19_Y6_N15
\cpu1|r_stack[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[12][16]~q\);

-- Location: LCCOMB_X19_Y6_N14
\cpu1|Mux56~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~17_combout\ = (\cpu1|rp\(0) & (((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & (\cpu1|r_stack[14][16]~q\)) # (!\cpu1|rp\(1) & ((\cpu1|r_stack[12][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[14][16]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[12][16]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux56~17_combout\);

-- Location: FF_X18_Y6_N21
\cpu1|r_stack[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[15][16]~q\);

-- Location: FF_X18_Y6_N11
\cpu1|r_stack[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[13][16]~q\);

-- Location: LCCOMB_X18_Y6_N20
\cpu1|Mux56~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~18_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux56~17_combout\ & (\cpu1|r_stack[15][16]~q\)) # (!\cpu1|Mux56~17_combout\ & ((\cpu1|r_stack[13][16]~q\))))) # (!\cpu1|rp\(0) & (\cpu1|Mux56~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|Mux56~17_combout\,
	datac => \cpu1|r_stack[15][16]~q\,
	datad => \cpu1|r_stack[13][16]~q\,
	combout => \cpu1|Mux56~18_combout\);

-- Location: FF_X23_Y9_N11
\cpu1|r_stack[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[6][16]~q\);

-- Location: FF_X23_Y9_N29
\cpu1|r_stack[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[4][16]~q\);

-- Location: LCCOMB_X23_Y9_N28
\cpu1|Mux56~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~12_combout\ = (\cpu1|rp\(0) & (((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & (\cpu1|r_stack[6][16]~q\)) # (!\cpu1|rp\(1) & ((\cpu1|r_stack[4][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[6][16]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[4][16]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux56~12_combout\);

-- Location: FF_X24_Y9_N7
\cpu1|r_stack[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[7][16]~q\);

-- Location: LCCOMB_X24_Y9_N12
\cpu1|r_stack[5][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[5][16]~feeder_combout\ = \cpu1|r\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(16),
	combout => \cpu1|r_stack[5][16]~feeder_combout\);

-- Location: FF_X24_Y9_N13
\cpu1|r_stack[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[5][16]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[5][16]~q\);

-- Location: LCCOMB_X24_Y9_N6
\cpu1|Mux56~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~13_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux56~12_combout\ & (\cpu1|r_stack[7][16]~q\)) # (!\cpu1|Mux56~12_combout\ & ((\cpu1|r_stack[5][16]~q\))))) # (!\cpu1|rp\(0) & (\cpu1|Mux56~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|Mux56~12_combout\,
	datac => \cpu1|r_stack[7][16]~q\,
	datad => \cpu1|r_stack[5][16]~q\,
	combout => \cpu1|Mux56~13_combout\);

-- Location: FF_X18_Y10_N15
\cpu1|r_stack[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[0][16]~q\);

-- Location: FF_X18_Y10_N13
\cpu1|r_stack[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[1][16]~q\);

-- Location: LCCOMB_X18_Y10_N14
\cpu1|Mux56~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~14_combout\ = (\cpu1|rp\(0) & ((\cpu1|rp\(1)) # ((\cpu1|r_stack[1][16]~q\)))) # (!\cpu1|rp\(0) & (!\cpu1|rp\(1) & (\cpu1|r_stack[0][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[0][16]~q\,
	datad => \cpu1|r_stack[1][16]~q\,
	combout => \cpu1|Mux56~14_combout\);

-- Location: FF_X19_Y10_N15
\cpu1|r_stack[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[3][16]~q\);

-- Location: FF_X19_Y10_N13
\cpu1|r_stack[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[2][16]~q\);

-- Location: LCCOMB_X19_Y10_N14
\cpu1|Mux56~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~15_combout\ = (\cpu1|Mux56~14_combout\ & (((\cpu1|r_stack[3][16]~q\)) # (!\cpu1|rp\(1)))) # (!\cpu1|Mux56~14_combout\ & (\cpu1|rp\(1) & ((\cpu1|r_stack[2][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux56~14_combout\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[3][16]~q\,
	datad => \cpu1|r_stack[2][16]~q\,
	combout => \cpu1|Mux56~15_combout\);

-- Location: LCCOMB_X22_Y6_N8
\cpu1|Mux56~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~16_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux56~13_combout\) # ((\cpu1|rp\(3))))) # (!\cpu1|rp\(2) & (((\cpu1|Mux56~15_combout\ & !\cpu1|rp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux56~13_combout\,
	datab => \cpu1|Mux56~15_combout\,
	datac => \cpu1|rp\(2),
	datad => \cpu1|rp\(3),
	combout => \cpu1|Mux56~16_combout\);

-- Location: FF_X19_Y7_N29
\cpu1|r_stack[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[8][16]~q\);

-- Location: FF_X19_Y7_N11
\cpu1|r_stack[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[9][16]~q\);

-- Location: LCCOMB_X19_Y7_N28
\cpu1|Mux56~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~10_combout\ = (\cpu1|rp\(0) & ((\cpu1|rp\(1)) # ((\cpu1|r_stack[9][16]~q\)))) # (!\cpu1|rp\(0) & (!\cpu1|rp\(1) & (\cpu1|r_stack[8][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[8][16]~q\,
	datad => \cpu1|r_stack[9][16]~q\,
	combout => \cpu1|Mux56~10_combout\);

-- Location: FF_X22_Y6_N31
\cpu1|r_stack[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[11][16]~q\);

-- Location: LCCOMB_X23_Y4_N10
\cpu1|r_stack[10][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[10][16]~feeder_combout\ = \cpu1|r\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(16),
	combout => \cpu1|r_stack[10][16]~feeder_combout\);

-- Location: FF_X23_Y4_N11
\cpu1|r_stack[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[10][16]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[10][16]~q\);

-- Location: LCCOMB_X22_Y6_N30
\cpu1|Mux56~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~11_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux56~10_combout\ & (\cpu1|r_stack[11][16]~q\)) # (!\cpu1|Mux56~10_combout\ & ((\cpu1|r_stack[10][16]~q\))))) # (!\cpu1|rp\(1) & (\cpu1|Mux56~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|Mux56~10_combout\,
	datac => \cpu1|r_stack[11][16]~q\,
	datad => \cpu1|r_stack[10][16]~q\,
	combout => \cpu1|Mux56~11_combout\);

-- Location: LCCOMB_X22_Y6_N10
\cpu1|Mux56~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~19_combout\ = (\cpu1|Mux56~16_combout\ & ((\cpu1|Mux56~18_combout\) # ((!\cpu1|rp\(3))))) # (!\cpu1|Mux56~16_combout\ & (((\cpu1|Mux56~11_combout\ & \cpu1|rp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux56~18_combout\,
	datab => \cpu1|Mux56~16_combout\,
	datac => \cpu1|Mux56~11_combout\,
	datad => \cpu1|rp\(3),
	combout => \cpu1|Mux56~19_combout\);

-- Location: LCCOMB_X14_Y9_N24
\cpu1|rp[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|rp[4]~16_combout\ = \cpu1|r_sel[0]~0_combout\ $ (\cpu1|rp[3]~15\ $ (\cpu1|rp\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_sel[0]~0_combout\,
	datad => \cpu1|rp\(4),
	cin => \cpu1|rp[3]~15\,
	combout => \cpu1|rp[4]~16_combout\);

-- Location: FF_X14_Y9_N25
\cpu1|rp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|rp[4]~16_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rp~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|rp\(4));

-- Location: FF_X19_Y5_N27
\cpu1|r_stack[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[27][16]~q\);

-- Location: FF_X19_Y5_N29
\cpu1|r_stack[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[31][16]~q\);

-- Location: FF_X18_Y5_N27
\cpu1|r_stack[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[23][16]~q\);

-- Location: FF_X18_Y5_N13
\cpu1|r_stack[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[19][16]~q\);

-- Location: LCCOMB_X18_Y5_N12
\cpu1|Mux56~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~7_combout\ = (\cpu1|rp\(3) & (((\cpu1|rp\(2))))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & (\cpu1|r_stack[23][16]~q\)) # (!\cpu1|rp\(2) & ((\cpu1|r_stack[19][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[23][16]~q\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[19][16]~q\,
	datad => \cpu1|rp\(2),
	combout => \cpu1|Mux56~7_combout\);

-- Location: LCCOMB_X19_Y5_N28
\cpu1|Mux56~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~8_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux56~7_combout\ & ((\cpu1|r_stack[31][16]~q\))) # (!\cpu1|Mux56~7_combout\ & (\cpu1|r_stack[27][16]~q\)))) # (!\cpu1|rp\(3) & (((\cpu1|Mux56~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[27][16]~q\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[31][16]~q\,
	datad => \cpu1|Mux56~7_combout\,
	combout => \cpu1|Mux56~8_combout\);

-- Location: FF_X13_Y9_N13
\cpu1|r_stack[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[18][16]~q\);

-- Location: FF_X13_Y9_N11
\cpu1|r_stack[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[26][16]~q\);

-- Location: LCCOMB_X13_Y9_N12
\cpu1|Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~0_combout\ = (\cpu1|rp\(2) & (\cpu1|rp\(3))) # (!\cpu1|rp\(2) & ((\cpu1|rp\(3) & ((\cpu1|r_stack[26][16]~q\))) # (!\cpu1|rp\(3) & (\cpu1|r_stack[18][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[18][16]~q\,
	datad => \cpu1|r_stack[26][16]~q\,
	combout => \cpu1|Mux56~0_combout\);

-- Location: FF_X12_Y9_N29
\cpu1|r_stack[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[30][16]~q\);

-- Location: FF_X12_Y9_N11
\cpu1|r_stack[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[22][16]~q\);

-- Location: LCCOMB_X12_Y9_N28
\cpu1|Mux56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~1_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux56~0_combout\ & (\cpu1|r_stack[30][16]~q\)) # (!\cpu1|Mux56~0_combout\ & ((\cpu1|r_stack[22][16]~q\))))) # (!\cpu1|rp\(2) & (\cpu1|Mux56~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|Mux56~0_combout\,
	datac => \cpu1|r_stack[30][16]~q\,
	datad => \cpu1|r_stack[22][16]~q\,
	combout => \cpu1|Mux56~1_combout\);

-- Location: LCCOMB_X18_Y7_N26
\cpu1|r_stack[20][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[20][16]~feeder_combout\ = \cpu1|r\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(16),
	combout => \cpu1|r_stack[20][16]~feeder_combout\);

-- Location: FF_X18_Y7_N27
\cpu1|r_stack[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[20][16]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[20][16]~q\);

-- Location: FF_X17_Y7_N31
\cpu1|r_stack[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[16][16]~q\);

-- Location: FF_X17_Y7_N29
\cpu1|r_stack[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[24][16]~q\);

-- Location: LCCOMB_X17_Y7_N30
\cpu1|Mux56~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~4_combout\ = (\cpu1|rp\(3) & ((\cpu1|rp\(2)) # ((\cpu1|r_stack[24][16]~q\)))) # (!\cpu1|rp\(3) & (!\cpu1|rp\(2) & (\cpu1|r_stack[16][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[16][16]~q\,
	datad => \cpu1|r_stack[24][16]~q\,
	combout => \cpu1|Mux56~4_combout\);

-- Location: FF_X18_Y7_N29
\cpu1|r_stack[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[28][16]~q\);

-- Location: LCCOMB_X18_Y7_N28
\cpu1|Mux56~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~5_combout\ = (\cpu1|Mux56~4_combout\ & (((\cpu1|r_stack[28][16]~q\) # (!\cpu1|rp\(2))))) # (!\cpu1|Mux56~4_combout\ & (\cpu1|r_stack[20][16]~q\ & ((\cpu1|rp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[20][16]~q\,
	datab => \cpu1|Mux56~4_combout\,
	datac => \cpu1|r_stack[28][16]~q\,
	datad => \cpu1|rp\(2),
	combout => \cpu1|Mux56~5_combout\);

-- Location: FF_X24_Y8_N23
\cpu1|r_stack[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[17][16]~q\);

-- Location: LCCOMB_X24_Y8_N28
\cpu1|r_stack[21][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[21][16]~feeder_combout\ = \cpu1|r\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(16),
	combout => \cpu1|r_stack[21][16]~feeder_combout\);

-- Location: FF_X24_Y8_N29
\cpu1|r_stack[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[21][16]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[21][16]~q\);

-- Location: LCCOMB_X24_Y8_N22
\cpu1|Mux56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~2_combout\ = (\cpu1|rp\(2) & ((\cpu1|rp\(3)) # ((\cpu1|r_stack[21][16]~q\)))) # (!\cpu1|rp\(2) & (!\cpu1|rp\(3) & (\cpu1|r_stack[17][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[17][16]~q\,
	datad => \cpu1|r_stack[21][16]~q\,
	combout => \cpu1|Mux56~2_combout\);

-- Location: LCCOMB_X25_Y9_N4
\cpu1|r_stack[25][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[25][16]~feeder_combout\ = \cpu1|r\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(16),
	combout => \cpu1|r_stack[25][16]~feeder_combout\);

-- Location: FF_X25_Y9_N5
\cpu1|r_stack[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[25][16]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[25][16]~q\);

-- Location: FF_X25_Y9_N31
\cpu1|r_stack[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(16),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[29][16]~q\);

-- Location: LCCOMB_X25_Y9_N30
\cpu1|Mux56~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~3_combout\ = (\cpu1|Mux56~2_combout\ & (((\cpu1|r_stack[29][16]~q\) # (!\cpu1|rp\(3))))) # (!\cpu1|Mux56~2_combout\ & (\cpu1|r_stack[25][16]~q\ & ((\cpu1|rp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux56~2_combout\,
	datab => \cpu1|r_stack[25][16]~q\,
	datac => \cpu1|r_stack[29][16]~q\,
	datad => \cpu1|rp\(3),
	combout => \cpu1|Mux56~3_combout\);

-- Location: LCCOMB_X22_Y6_N2
\cpu1|Mux56~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~6_combout\ = (\cpu1|rp\(0) & (((\cpu1|rp\(1)) # (\cpu1|Mux56~3_combout\)))) # (!\cpu1|rp\(0) & (\cpu1|Mux56~5_combout\ & (!\cpu1|rp\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|Mux56~5_combout\,
	datac => \cpu1|rp\(1),
	datad => \cpu1|Mux56~3_combout\,
	combout => \cpu1|Mux56~6_combout\);

-- Location: LCCOMB_X22_Y6_N12
\cpu1|Mux56~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux56~9_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux56~6_combout\ & (\cpu1|Mux56~8_combout\)) # (!\cpu1|Mux56~6_combout\ & ((\cpu1|Mux56~1_combout\))))) # (!\cpu1|rp\(1) & (((\cpu1|Mux56~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux56~8_combout\,
	datab => \cpu1|Mux56~1_combout\,
	datac => \cpu1|rp\(1),
	datad => \cpu1|Mux56~6_combout\,
	combout => \cpu1|Mux56~9_combout\);

-- Location: LCCOMB_X22_Y6_N28
\cpu1|Mux73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux73~0_combout\ = (\cpu1|rp\(4) & ((\cpu1|Mux56~9_combout\))) # (!\cpu1|rp\(4) & (\cpu1|Mux56~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux56~19_combout\,
	datac => \cpu1|rp\(4),
	datad => \cpu1|Mux56~9_combout\,
	combout => \cpu1|Mux73~0_combout\);

-- Location: LCCOMB_X14_Y10_N16
\cpu1|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add2~32_combout\ = \cpu1|Add2~31\ $ (\cpu1|r\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(16),
	cin => \cpu1|Add2~31\,
	combout => \cpu1|Add2~32_combout\);

-- Location: LCCOMB_X13_Y10_N4
\cpu1|Mux73~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux73~1_combout\ = (!\cpu1|r_sel[0]~0_combout\ & ((\cpu1|r_sel[1]~3_combout\ & ((\cpu1|Add2~32_combout\))) # (!\cpu1|r_sel[1]~3_combout\ & (\cpu1|Mux73~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux73~0_combout\,
	datab => \cpu1|r_sel[0]~0_combout\,
	datac => \cpu1|r_sel[1]~3_combout\,
	datad => \cpu1|Add2~32_combout\,
	combout => \cpu1|Mux73~1_combout\);

-- Location: LCCOMB_X12_Y10_N24
\cpu1|Mux73~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux73~2_combout\ = (\cpu1|Mux73~1_combout\) # ((\cpu1|t\(16) & (\cpu1|r_sel[0]~0_combout\ & !\cpu1|r_sel[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux73~1_combout\,
	datab => \cpu1|t\(16),
	datac => \cpu1|r_sel[0]~0_combout\,
	datad => \cpu1|r_sel[1]~3_combout\,
	combout => \cpu1|Mux73~2_combout\);

-- Location: FF_X12_Y10_N25
\cpu1|r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux73~2_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r\(16));

-- Location: LCCOMB_X14_Y13_N14
\cpu1|Mux17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux17~5_combout\ = (\cpu1|Mux17~0_combout\ & ((\cpu1|Mux118~6_combout\ & ((\cpu1|t\(16)))) # (!\cpu1|Mux118~6_combout\ & (\cpu1|r\(16))))) # (!\cpu1|Mux17~0_combout\ & (((!\cpu1|Mux118~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux17~0_combout\,
	datab => \cpu1|r\(16),
	datac => \cpu1|t\(16),
	datad => \cpu1|Mux118~6_combout\,
	combout => \cpu1|Mux17~5_combout\);

-- Location: LCCOMB_X13_Y15_N16
\cpu1|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~32_combout\ = \cpu1|Add1~31\ $ (!\cpu1|a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|a\(16),
	cin => \cpu1|Add1~31\,
	combout => \cpu1|Add1~32_combout\);

-- Location: LCCOMB_X10_Y13_N18
\cpu1|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux39~0_combout\ = (!\cpu1|Mux124~4_combout\ & (!\cpu1|Mux122~1_combout\ & \cpu1|Add1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux124~4_combout\,
	datac => \cpu1|Mux122~1_combout\,
	datad => \cpu1|Add1~32_combout\,
	combout => \cpu1|Mux39~0_combout\);

-- Location: LCCOMB_X10_Y13_N16
\cpu1|Mux39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux39~1_combout\ = (\cpu1|a[3]~0_combout\ & ((\cpu1|Mux39~0_combout\))) # (!\cpu1|a[3]~0_combout\ & (\cpu1|t\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a[3]~0_combout\,
	datab => \cpu1|t\(16),
	datad => \cpu1|Mux39~0_combout\,
	combout => \cpu1|Mux39~1_combout\);

-- Location: FF_X10_Y13_N17
\cpu1|a[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux39~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|aload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|a\(16));

-- Location: LCCOMB_X14_Y17_N30
\cpu1|Mux17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux17~6_combout\ = (\cpu1|t_sel[2]~0_combout\ & (\cpu1|Mux17~5_combout\ & ((\cpu1|a\(16)) # (\cpu1|Mux17~0_combout\)))) # (!\cpu1|t_sel[2]~0_combout\ & (((\cpu1|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t_sel[2]~0_combout\,
	datab => \cpu1|Mux17~5_combout\,
	datac => \cpu1|a\(16),
	datad => \cpu1|Mux17~0_combout\,
	combout => \cpu1|Mux17~6_combout\);

-- Location: LCCOMB_X28_Y17_N16
\cpu1|t_in~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_in~17_combout\ = \cpu1|t\(16) $ (((\cpu1|sp\(4) & ((\cpu1|Mux0~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux0~19_combout\,
	datab => \cpu1|sp\(4),
	datac => \cpu1|t\(16),
	datad => \cpu1|Mux0~9_combout\,
	combout => \cpu1|t_in~17_combout\);

-- Location: LCCOMB_X14_Y17_N28
\cpu1|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux17~3_combout\ = (!\cpu1|t_sel[2]~0_combout\ & (\cpu1|Mux119~10_combout\ & (!\cpu1|Mux118~6_combout\ & \cpu1|t_in~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t_sel[2]~0_combout\,
	datab => \cpu1|Mux119~10_combout\,
	datac => \cpu1|Mux118~6_combout\,
	datad => \cpu1|t_in~17_combout\,
	combout => \cpu1|Mux17~3_combout\);

-- Location: LCCOMB_X14_Y17_N26
\cpu1|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux17~4_combout\ = (\cpu1|t[2]~2_combout\ & (((\cpu1|Mux17~6_combout\)))) # (!\cpu1|t[2]~2_combout\ & ((\cpu1|Mux17~2_combout\) # ((\cpu1|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~2_combout\,
	datab => \cpu1|Mux17~2_combout\,
	datac => \cpu1|Mux17~6_combout\,
	datad => \cpu1|Mux17~3_combout\,
	combout => \cpu1|Mux17~4_combout\);

-- Location: FF_X14_Y17_N27
\cpu1|t[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux17~4_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|tload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|t\(16));

-- Location: LCCOMB_X17_Y15_N26
\cpu1|Mux108~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux108~1_combout\ = (!\cpu1|t\(8) & (!\cpu1|t\(10) & (!\cpu1|t\(9) & !\cpu1|t\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(8),
	datab => \cpu1|t\(10),
	datac => \cpu1|t\(9),
	datad => \cpu1|t\(11),
	combout => \cpu1|Mux108~1_combout\);

-- Location: LCCOMB_X21_Y13_N4
\cpu1|Mux108~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux108~2_combout\ = (!\cpu1|t\(5) & (!\cpu1|t\(6) & (!\cpu1|t\(4) & !\cpu1|t\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(5),
	datab => \cpu1|t\(6),
	datac => \cpu1|t\(4),
	datad => \cpu1|t\(7),
	combout => \cpu1|Mux108~2_combout\);

-- Location: LCCOMB_X17_Y15_N22
\cpu1|Mux108~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux108~4_combout\ = (\cpu1|t\(15)) # ((\cpu1|t\(13)) # ((\cpu1|t\(14)) # (\cpu1|t\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(15),
	datab => \cpu1|t\(13),
	datac => \cpu1|t\(14),
	datad => \cpu1|t\(12),
	combout => \cpu1|Mux108~4_combout\);

-- Location: LCCOMB_X17_Y15_N28
\cpu1|Mux108~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux108~3_combout\ = (!\cpu1|t\(3) & (!\cpu1|t\(0) & (!\cpu1|t\(1) & !\cpu1|t\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(3),
	datab => \cpu1|t\(0),
	datac => \cpu1|t\(1),
	datad => \cpu1|t\(2),
	combout => \cpu1|Mux108~3_combout\);

-- Location: LCCOMB_X17_Y15_N24
\cpu1|Mux108~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux108~5_combout\ = (\cpu1|Mux108~1_combout\ & (\cpu1|Mux108~2_combout\ & (!\cpu1|Mux108~4_combout\ & \cpu1|Mux108~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux108~1_combout\,
	datab => \cpu1|Mux108~2_combout\,
	datac => \cpu1|Mux108~4_combout\,
	datad => \cpu1|Mux108~3_combout\,
	combout => \cpu1|Mux108~5_combout\);

-- Location: LCCOMB_X11_Y11_N22
\cpu1|Mux108~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux108~6_combout\ = ((\cpu1|Mux38~1_combout\ & (\cpu1|t\(16))) # (!\cpu1|Mux38~1_combout\ & ((\cpu1|Mux108~5_combout\)))) # (!\cpu1|Mux37~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux38~1_combout\,
	datab => \cpu1|t\(16),
	datac => \cpu1|Mux37~1_combout\,
	datad => \cpu1|Mux108~5_combout\,
	combout => \cpu1|Mux108~6_combout\);

-- Location: LCCOMB_X11_Y11_N20
\cpu1|Mux108~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux108~0_combout\ = (\cpu1|Mux38~1_combout\ & (!\cpu1|Mux37~1_combout\ & \cpu1|r_z~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux38~1_combout\,
	datac => \cpu1|Mux37~1_combout\,
	datad => \cpu1|r_z~4_combout\,
	combout => \cpu1|Mux108~0_combout\);

-- Location: LCCOMB_X11_Y11_N24
\cpu1|p_sel[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p_sel[0]~0_combout\ = (!\cpu1|Mux35~1_combout\ & ((\cpu1|Mux108~0_combout\) # ((!\cpu1|Mux36~1_combout\ & \cpu1|Mux108~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux35~1_combout\,
	datab => \cpu1|Mux36~1_combout\,
	datac => \cpu1|Mux108~6_combout\,
	datad => \cpu1|Mux108~0_combout\,
	combout => \cpu1|p_sel[0]~0_combout\);

-- Location: LCCOMB_X11_Y11_N2
\cpu1|p_sel[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p_sel[0]~1_combout\ = (\cpu1|spush~0_combout\ & (!\cpu1|Mux34~1_combout\ & \cpu1|p_sel[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|spush~0_combout\,
	datac => \cpu1|Mux34~1_combout\,
	datad => \cpu1|p_sel[0]~0_combout\,
	combout => \cpu1|p_sel[0]~1_combout\);

-- Location: LCCOMB_X11_Y12_N26
\cpu1|p[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p[1]~14_combout\ = (\cpu1|p_sel[0]~1_combout\ & (\cpu1|r\(1))) # (!\cpu1|p_sel[0]~1_combout\ & ((\cpu1|Add3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(1),
	datab => \cpu1|p_sel[0]~1_combout\,
	datad => \cpu1|Add3~2_combout\,
	combout => \cpu1|p[1]~14_combout\);

-- Location: FF_X10_Y12_N17
\cpu1|i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[1]~12_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Mux34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|i\(1));

-- Location: FF_X11_Y12_N27
\cpu1|p[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|p[1]~14_combout\,
	asdata => \cpu1|i\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \cpu1|p_sel[1]~2_combout\,
	ena => \cpu1|pload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|p\(1));

-- Location: FF_X21_Y6_N7
\cpu1|r_stack[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[0][1]~q\);

-- Location: FF_X21_Y6_N29
\cpu1|r_stack[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[2][1]~q\);

-- Location: LCCOMB_X21_Y6_N6
\cpu1|Mux88~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~16_combout\ = (\cpu1|rp\(1) & ((\cpu1|rp\(0)) # ((\cpu1|r_stack[2][1]~q\)))) # (!\cpu1|rp\(1) & (!\cpu1|rp\(0) & (\cpu1|r_stack[0][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[0][1]~q\,
	datad => \cpu1|r_stack[2][1]~q\,
	combout => \cpu1|Mux88~16_combout\);

-- Location: FF_X21_Y10_N21
\cpu1|r_stack[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[3][1]~q\);

-- Location: FF_X21_Y10_N11
\cpu1|r_stack[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[1][1]~q\);

-- Location: LCCOMB_X21_Y10_N20
\cpu1|Mux88~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~17_combout\ = (\cpu1|Mux88~16_combout\ & (((\cpu1|r_stack[3][1]~q\)) # (!\cpu1|rp\(0)))) # (!\cpu1|Mux88~16_combout\ & (\cpu1|rp\(0) & ((\cpu1|r_stack[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux88~16_combout\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[3][1]~q\,
	datad => \cpu1|r_stack[1][1]~q\,
	combout => \cpu1|Mux88~17_combout\);

-- Location: LCCOMB_X23_Y6_N6
\cpu1|r_stack[10][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[10][1]~feeder_combout\ = \cpu1|r\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(1),
	combout => \cpu1|r_stack[10][1]~feeder_combout\);

-- Location: FF_X23_Y6_N7
\cpu1|r_stack[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[10][1]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[10][1]~q\);

-- Location: FF_X23_Y6_N17
\cpu1|r_stack[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[8][1]~q\);

-- Location: LCCOMB_X23_Y6_N16
\cpu1|Mux88~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~14_combout\ = (\cpu1|rp\(0) & (((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & (\cpu1|r_stack[10][1]~q\)) # (!\cpu1|rp\(1) & ((\cpu1|r_stack[8][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[10][1]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[8][1]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux88~14_combout\);

-- Location: FF_X21_Y7_N15
\cpu1|r_stack[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[11][1]~q\);

-- Location: FF_X21_Y7_N13
\cpu1|r_stack[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[9][1]~q\);

-- Location: LCCOMB_X21_Y7_N14
\cpu1|Mux88~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~15_combout\ = (\cpu1|Mux88~14_combout\ & (((\cpu1|r_stack[11][1]~q\)) # (!\cpu1|rp\(0)))) # (!\cpu1|Mux88~14_combout\ & (\cpu1|rp\(0) & ((\cpu1|r_stack[9][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux88~14_combout\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[11][1]~q\,
	datad => \cpu1|r_stack[9][1]~q\,
	combout => \cpu1|Mux88~15_combout\);

-- Location: LCCOMB_X22_Y7_N2
\cpu1|Mux88~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~18_combout\ = (\cpu1|rp\(2) & (\cpu1|rp\(3))) # (!\cpu1|rp\(2) & ((\cpu1|rp\(3) & ((\cpu1|Mux88~15_combout\))) # (!\cpu1|rp\(3) & (\cpu1|Mux88~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|Mux88~17_combout\,
	datad => \cpu1|Mux88~15_combout\,
	combout => \cpu1|Mux88~18_combout\);

-- Location: FF_X23_Y7_N13
\cpu1|r_stack[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[4][1]~q\);

-- Location: FF_X23_Y7_N19
\cpu1|r_stack[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[5][1]~q\);

-- Location: LCCOMB_X23_Y7_N12
\cpu1|Mux88~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~12_combout\ = (\cpu1|rp\(1) & (\cpu1|rp\(0))) # (!\cpu1|rp\(1) & ((\cpu1|rp\(0) & ((\cpu1|r_stack[5][1]~q\))) # (!\cpu1|rp\(0) & (\cpu1|r_stack[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[4][1]~q\,
	datad => \cpu1|r_stack[5][1]~q\,
	combout => \cpu1|Mux88~12_combout\);

-- Location: FF_X24_Y7_N7
\cpu1|r_stack[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[7][1]~q\);

-- Location: LCCOMB_X24_Y7_N28
\cpu1|r_stack[6][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[6][1]~feeder_combout\ = \cpu1|r\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(1),
	combout => \cpu1|r_stack[6][1]~feeder_combout\);

-- Location: FF_X24_Y7_N29
\cpu1|r_stack[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[6][1]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[6][1]~q\);

-- Location: LCCOMB_X24_Y7_N6
\cpu1|Mux88~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~13_combout\ = (\cpu1|Mux88~12_combout\ & (((\cpu1|r_stack[7][1]~q\)) # (!\cpu1|rp\(1)))) # (!\cpu1|Mux88~12_combout\ & (\cpu1|rp\(1) & ((\cpu1|r_stack[6][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux88~12_combout\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[7][1]~q\,
	datad => \cpu1|r_stack[6][1]~q\,
	combout => \cpu1|Mux88~13_combout\);

-- Location: FF_X23_Y8_N5
\cpu1|r_stack[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[14][1]~q\);

-- Location: FF_X23_Y8_N7
\cpu1|r_stack[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[15][1]~q\);

-- Location: FF_X25_Y10_N7
\cpu1|r_stack[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[13][1]~q\);

-- Location: FF_X25_Y10_N1
\cpu1|r_stack[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[12][1]~q\);

-- Location: LCCOMB_X25_Y10_N0
\cpu1|Mux88~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~19_combout\ = (\cpu1|rp\(0) & ((\cpu1|r_stack[13][1]~q\) # ((\cpu1|rp\(1))))) # (!\cpu1|rp\(0) & (((\cpu1|r_stack[12][1]~q\ & !\cpu1|rp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_stack[13][1]~q\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|r_stack[12][1]~q\,
	datad => \cpu1|rp\(1),
	combout => \cpu1|Mux88~19_combout\);

-- Location: LCCOMB_X23_Y8_N6
\cpu1|Mux88~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~20_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux88~19_combout\ & ((\cpu1|r_stack[15][1]~q\))) # (!\cpu1|Mux88~19_combout\ & (\cpu1|r_stack[14][1]~q\)))) # (!\cpu1|rp\(1) & (((\cpu1|Mux88~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|r_stack[14][1]~q\,
	datac => \cpu1|r_stack[15][1]~q\,
	datad => \cpu1|Mux88~19_combout\,
	combout => \cpu1|Mux88~20_combout\);

-- Location: LCCOMB_X23_Y8_N8
\cpu1|Mux88~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~21_combout\ = (\cpu1|Mux88~18_combout\ & (((\cpu1|Mux88~20_combout\) # (!\cpu1|rp\(2))))) # (!\cpu1|Mux88~18_combout\ & (\cpu1|Mux88~13_combout\ & (\cpu1|rp\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux88~18_combout\,
	datab => \cpu1|Mux88~13_combout\,
	datac => \cpu1|rp\(2),
	datad => \cpu1|Mux88~20_combout\,
	combout => \cpu1|Mux88~21_combout\);

-- Location: LCCOMB_X13_Y10_N0
\cpu1|Mux88~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~22_combout\ = (\cpu1|r[15]~1_combout\ & (\cpu1|r[15]~0_combout\)) # (!\cpu1|r[15]~1_combout\ & ((\cpu1|r[15]~0_combout\ & (\cpu1|t\(1))) # (!\cpu1|r[15]~0_combout\ & ((\cpu1|Mux88~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~1_combout\,
	datab => \cpu1|r[15]~0_combout\,
	datac => \cpu1|t\(1),
	datad => \cpu1|Mux88~21_combout\,
	combout => \cpu1|Mux88~22_combout\);

-- Location: FF_X24_Y5_N1
\cpu1|r_stack[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[21][1]~q\);

-- Location: FF_X24_Y5_N27
\cpu1|r_stack[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[29][1]~q\);

-- Location: FF_X25_Y8_N21
\cpu1|r_stack[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[17][1]~q\);

-- Location: FF_X25_Y8_N19
\cpu1|r_stack[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[25][1]~q\);

-- Location: LCCOMB_X25_Y8_N20
\cpu1|Mux88~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~2_combout\ = (\cpu1|rp\(2) & (\cpu1|rp\(3))) # (!\cpu1|rp\(2) & ((\cpu1|rp\(3) & ((\cpu1|r_stack[25][1]~q\))) # (!\cpu1|rp\(3) & (\cpu1|r_stack[17][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[17][1]~q\,
	datad => \cpu1|r_stack[25][1]~q\,
	combout => \cpu1|Mux88~2_combout\);

-- Location: LCCOMB_X24_Y5_N26
\cpu1|Mux88~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~3_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux88~2_combout\ & ((\cpu1|r_stack[29][1]~q\))) # (!\cpu1|Mux88~2_combout\ & (\cpu1|r_stack[21][1]~q\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux88~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|r_stack[21][1]~q\,
	datac => \cpu1|r_stack[29][1]~q\,
	datad => \cpu1|Mux88~2_combout\,
	combout => \cpu1|Mux88~3_combout\);

-- Location: FF_X17_Y6_N15
\cpu1|r_stack[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[18][1]~q\);

-- Location: FF_X17_Y6_N13
\cpu1|r_stack[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[22][1]~q\);

-- Location: LCCOMB_X17_Y6_N14
\cpu1|Mux88~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~4_combout\ = (\cpu1|rp\(3) & (\cpu1|rp\(2))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & ((\cpu1|r_stack[22][1]~q\))) # (!\cpu1|rp\(2) & (\cpu1|r_stack[18][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[18][1]~q\,
	datad => \cpu1|r_stack[22][1]~q\,
	combout => \cpu1|Mux88~4_combout\);

-- Location: FF_X14_Y6_N31
\cpu1|r_stack[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[30][1]~q\);

-- Location: FF_X14_Y6_N29
\cpu1|r_stack[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[26][1]~q\);

-- Location: LCCOMB_X14_Y6_N30
\cpu1|Mux88~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~5_combout\ = (\cpu1|Mux88~4_combout\ & (((\cpu1|r_stack[30][1]~q\)) # (!\cpu1|rp\(3)))) # (!\cpu1|Mux88~4_combout\ & (\cpu1|rp\(3) & ((\cpu1|r_stack[26][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux88~4_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[30][1]~q\,
	datad => \cpu1|r_stack[26][1]~q\,
	combout => \cpu1|Mux88~5_combout\);

-- Location: FF_X16_Y7_N31
\cpu1|r_stack[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[16][1]~q\);

-- Location: FF_X16_Y7_N13
\cpu1|r_stack[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[20][1]~q\);

-- Location: LCCOMB_X16_Y7_N30
\cpu1|Mux88~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~6_combout\ = (\cpu1|rp\(2) & ((\cpu1|rp\(3)) # ((\cpu1|r_stack[20][1]~q\)))) # (!\cpu1|rp\(2) & (!\cpu1|rp\(3) & (\cpu1|r_stack[16][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[16][1]~q\,
	datad => \cpu1|r_stack[20][1]~q\,
	combout => \cpu1|Mux88~6_combout\);

-- Location: FF_X16_Y6_N13
\cpu1|r_stack[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[28][1]~q\);

-- Location: LCCOMB_X16_Y6_N2
\cpu1|r_stack[24][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[24][1]~feeder_combout\ = \cpu1|r\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(1),
	combout => \cpu1|r_stack[24][1]~feeder_combout\);

-- Location: FF_X16_Y6_N3
\cpu1|r_stack[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[24][1]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[24][1]~q\);

-- Location: LCCOMB_X16_Y6_N12
\cpu1|Mux88~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~7_combout\ = (\cpu1|Mux88~6_combout\ & (((\cpu1|r_stack[28][1]~q\)) # (!\cpu1|rp\(3)))) # (!\cpu1|Mux88~6_combout\ & (\cpu1|rp\(3) & ((\cpu1|r_stack[24][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux88~6_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[28][1]~q\,
	datad => \cpu1|r_stack[24][1]~q\,
	combout => \cpu1|Mux88~7_combout\);

-- Location: LCCOMB_X21_Y6_N8
\cpu1|Mux88~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~8_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux88~5_combout\) # ((\cpu1|rp\(0))))) # (!\cpu1|rp\(1) & (((!\cpu1|rp\(0) & \cpu1|Mux88~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|Mux88~5_combout\,
	datac => \cpu1|rp\(0),
	datad => \cpu1|Mux88~7_combout\,
	combout => \cpu1|Mux88~8_combout\);

-- Location: FF_X22_Y5_N5
\cpu1|r_stack[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[23][1]~q\);

-- Location: FF_X22_Y5_N23
\cpu1|r_stack[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[31][1]~q\);

-- Location: FF_X23_Y5_N3
\cpu1|r_stack[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[19][1]~q\);

-- Location: LCCOMB_X23_Y5_N24
\cpu1|r_stack[27][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[27][1]~feeder_combout\ = \cpu1|r\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(1),
	combout => \cpu1|r_stack[27][1]~feeder_combout\);

-- Location: FF_X23_Y5_N25
\cpu1|r_stack[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[27][1]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[27][1]~q\);

-- Location: LCCOMB_X23_Y5_N2
\cpu1|Mux88~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~9_combout\ = (\cpu1|rp\(3) & ((\cpu1|rp\(2)) # ((\cpu1|r_stack[27][1]~q\)))) # (!\cpu1|rp\(3) & (!\cpu1|rp\(2) & (\cpu1|r_stack[19][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[19][1]~q\,
	datad => \cpu1|r_stack[27][1]~q\,
	combout => \cpu1|Mux88~9_combout\);

-- Location: LCCOMB_X22_Y5_N22
\cpu1|Mux88~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~10_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux88~9_combout\ & ((\cpu1|r_stack[31][1]~q\))) # (!\cpu1|Mux88~9_combout\ & (\cpu1|r_stack[23][1]~q\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux88~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|r_stack[23][1]~q\,
	datac => \cpu1|r_stack[31][1]~q\,
	datad => \cpu1|Mux88~9_combout\,
	combout => \cpu1|Mux88~10_combout\);

-- Location: LCCOMB_X21_Y6_N18
\cpu1|Mux88~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~11_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux88~8_combout\ & ((\cpu1|Mux88~10_combout\))) # (!\cpu1|Mux88~8_combout\ & (\cpu1|Mux88~3_combout\)))) # (!\cpu1|rp\(0) & (((\cpu1|Mux88~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux88~3_combout\,
	datab => \cpu1|rp\(0),
	datac => \cpu1|Mux88~8_combout\,
	datad => \cpu1|Mux88~10_combout\,
	combout => \cpu1|Mux88~11_combout\);

-- Location: LCCOMB_X13_Y10_N2
\cpu1|Mux88~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~23_combout\ = (\cpu1|r[15]~1_combout\ & ((\cpu1|Mux88~22_combout\ & ((\cpu1|Add2~2_combout\))) # (!\cpu1|Mux88~22_combout\ & (\cpu1|Mux88~11_combout\)))) # (!\cpu1|r[15]~1_combout\ & (\cpu1|Mux88~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~1_combout\,
	datab => \cpu1|Mux88~22_combout\,
	datac => \cpu1|Mux88~11_combout\,
	datad => \cpu1|Add2~2_combout\,
	combout => \cpu1|Mux88~23_combout\);

-- Location: LCCOMB_X13_Y10_N8
\cpu1|Mux88~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux88~24_combout\ = (\cpu1|r_sel[0]~0_combout\ & ((\cpu1|r_sel[1]~3_combout\ & (\cpu1|p\(1))) # (!\cpu1|r_sel[1]~3_combout\ & ((\cpu1|Mux88~23_combout\))))) # (!\cpu1|r_sel[0]~0_combout\ & (((\cpu1|Mux88~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(1),
	datab => \cpu1|r_sel[0]~0_combout\,
	datac => \cpu1|r_sel[1]~3_combout\,
	datad => \cpu1|Mux88~23_combout\,
	combout => \cpu1|Mux88~24_combout\);

-- Location: FF_X13_Y10_N9
\cpu1|r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux88~24_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r\(1));

-- Location: LCCOMB_X14_Y10_N30
\cpu1|r_z~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_z~3_combout\ = (\cpu1|r\(1)) # ((\cpu1|r\(2)) # ((\cpu1|r\(3)) # (\cpu1|r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(1),
	datab => \cpu1|r\(2),
	datac => \cpu1|r\(3),
	datad => \cpu1|r\(0),
	combout => \cpu1|r_z~3_combout\);

-- Location: LCCOMB_X14_Y10_N18
\cpu1|r_z~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_z~0_combout\ = (\cpu1|r\(14)) # ((\cpu1|r\(12)) # ((\cpu1|r\(15)) # (\cpu1|r\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(14),
	datab => \cpu1|r\(12),
	datac => \cpu1|r\(15),
	datad => \cpu1|r\(13),
	combout => \cpu1|r_z~0_combout\);

-- Location: LCCOMB_X25_Y10_N24
\cpu1|r_z~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_z~2_combout\ = (\cpu1|r\(5)) # ((\cpu1|r\(7)) # ((\cpu1|r\(4)) # (\cpu1|r\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(5),
	datab => \cpu1|r\(7),
	datac => \cpu1|r\(4),
	datad => \cpu1|r\(6),
	combout => \cpu1|r_z~2_combout\);

-- Location: LCCOMB_X14_Y10_N28
\cpu1|r_z~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_z~1_combout\ = (\cpu1|r\(10)) # ((\cpu1|r\(9)) # ((\cpu1|r\(11)) # (\cpu1|r\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(10),
	datab => \cpu1|r\(9),
	datac => \cpu1|r\(11),
	datad => \cpu1|r\(8),
	combout => \cpu1|r_z~1_combout\);

-- Location: LCCOMB_X14_Y10_N24
\cpu1|r_z~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_z~4_combout\ = (\cpu1|r_z~3_combout\) # ((\cpu1|r_z~0_combout\) # ((\cpu1|r_z~2_combout\) # (\cpu1|r_z~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_z~3_combout\,
	datab => \cpu1|r_z~0_combout\,
	datac => \cpu1|r_z~2_combout\,
	datad => \cpu1|r_z~1_combout\,
	combout => \cpu1|r_z~4_combout\);

-- Location: LCCOMB_X13_Y13_N30
\cpu1|r_sel[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_sel[1]~2_combout\ = (\cpu1|r_sel[1]~1_combout\ & (\cpu1|Mux36~1_combout\ & (!\cpu1|Mux37~1_combout\ & \cpu1|r_z~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_sel[1]~1_combout\,
	datab => \cpu1|Mux36~1_combout\,
	datac => \cpu1|Mux37~1_combout\,
	datad => \cpu1|r_z~4_combout\,
	combout => \cpu1|r_sel[1]~2_combout\);

-- Location: LCCOMB_X13_Y13_N16
\cpu1|r_sel[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_sel[1]~3_combout\ = (\cpu1|slot\(1) & (\cpu1|r_sel[1]~2_combout\)) # (!\cpu1|slot\(1) & (\cpu1|slot\(0) & ((\cpu1|r_sel[1]~2_combout\) # (!\cpu1|i\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_sel[1]~2_combout\,
	datab => \cpu1|i\(15),
	datac => \cpu1|slot\(0),
	datad => \cpu1|slot\(1),
	combout => \cpu1|r_sel[1]~3_combout\);

-- Location: LCCOMB_X13_Y10_N12
\cpu1|r[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r[15]~1_combout\ = (\cpu1|r_sel[1]~3_combout\) # ((\cpu1|rp\(4) & !\cpu1|r_sel[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r_sel[1]~3_combout\,
	datab => \cpu1|rp\(4),
	datac => \cpu1|r_sel[0]~0_combout\,
	combout => \cpu1|r[15]~1_combout\);

-- Location: FF_X16_Y10_N1
\cpu1|r_stack[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[20][0]~q\);

-- Location: FF_X16_Y10_N27
\cpu1|r_stack[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[28][0]~q\);

-- Location: FF_X17_Y7_N27
\cpu1|r_stack[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[16][0]~q\);

-- Location: FF_X17_Y7_N25
\cpu1|r_stack[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[24][0]~q\);

-- Location: LCCOMB_X17_Y7_N26
\cpu1|Mux89~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~6_combout\ = (\cpu1|rp\(3) & ((\cpu1|rp\(2)) # ((\cpu1|r_stack[24][0]~q\)))) # (!\cpu1|rp\(3) & (!\cpu1|rp\(2) & (\cpu1|r_stack[16][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[16][0]~q\,
	datad => \cpu1|r_stack[24][0]~q\,
	combout => \cpu1|Mux89~6_combout\);

-- Location: LCCOMB_X16_Y10_N26
\cpu1|Mux89~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~7_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux89~6_combout\ & ((\cpu1|r_stack[28][0]~q\))) # (!\cpu1|Mux89~6_combout\ & (\cpu1|r_stack[20][0]~q\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux89~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|r_stack[20][0]~q\,
	datac => \cpu1|r_stack[28][0]~q\,
	datad => \cpu1|Mux89~6_combout\,
	combout => \cpu1|Mux89~7_combout\);

-- Location: FF_X24_Y8_N19
\cpu1|r_stack[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[17][0]~q\);

-- Location: LCCOMB_X24_Y8_N24
\cpu1|r_stack[21][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[21][0]~feeder_combout\ = \cpu1|r\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(0),
	combout => \cpu1|r_stack[21][0]~feeder_combout\);

-- Location: FF_X24_Y8_N25
\cpu1|r_stack[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[21][0]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[21][0]~q\);

-- Location: LCCOMB_X24_Y8_N18
\cpu1|Mux89~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~4_combout\ = (\cpu1|rp\(2) & ((\cpu1|rp\(3)) # ((\cpu1|r_stack[21][0]~q\)))) # (!\cpu1|rp\(2) & (!\cpu1|rp\(3) & (\cpu1|r_stack[17][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[17][0]~q\,
	datad => \cpu1|r_stack[21][0]~q\,
	combout => \cpu1|Mux89~4_combout\);

-- Location: FF_X25_Y9_N27
\cpu1|r_stack[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[29][0]~q\);

-- Location: FF_X25_Y9_N25
\cpu1|r_stack[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[25][0]~q\);

-- Location: LCCOMB_X25_Y9_N26
\cpu1|Mux89~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~5_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux89~4_combout\ & (\cpu1|r_stack[29][0]~q\)) # (!\cpu1|Mux89~4_combout\ & ((\cpu1|r_stack[25][0]~q\))))) # (!\cpu1|rp\(3) & (\cpu1|Mux89~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|Mux89~4_combout\,
	datac => \cpu1|r_stack[29][0]~q\,
	datad => \cpu1|r_stack[25][0]~q\,
	combout => \cpu1|Mux89~5_combout\);

-- Location: LCCOMB_X16_Y10_N28
\cpu1|Mux89~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~8_combout\ = (\cpu1|rp\(1) & (((\cpu1|rp\(0))))) # (!\cpu1|rp\(1) & ((\cpu1|rp\(0) & ((\cpu1|Mux89~5_combout\))) # (!\cpu1|rp\(0) & (\cpu1|Mux89~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux89~7_combout\,
	datab => \cpu1|rp\(1),
	datac => \cpu1|rp\(0),
	datad => \cpu1|Mux89~5_combout\,
	combout => \cpu1|Mux89~8_combout\);

-- Location: FF_X12_Y9_N9
\cpu1|r_stack[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[22][0]~q\);

-- Location: FF_X12_Y9_N27
\cpu1|r_stack[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[30][0]~q\);

-- Location: FF_X13_Y9_N27
\cpu1|r_stack[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[18][0]~q\);

-- Location: LCCOMB_X13_Y9_N0
\cpu1|r_stack[26][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[26][0]~feeder_combout\ = \cpu1|r\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(0),
	combout => \cpu1|r_stack[26][0]~feeder_combout\);

-- Location: FF_X13_Y9_N1
\cpu1|r_stack[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[26][0]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[26][0]~q\);

-- Location: LCCOMB_X13_Y9_N26
\cpu1|Mux89~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~2_combout\ = (\cpu1|rp\(2) & (\cpu1|rp\(3))) # (!\cpu1|rp\(2) & ((\cpu1|rp\(3) & ((\cpu1|r_stack[26][0]~q\))) # (!\cpu1|rp\(3) & (\cpu1|r_stack[18][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[18][0]~q\,
	datad => \cpu1|r_stack[26][0]~q\,
	combout => \cpu1|Mux89~2_combout\);

-- Location: LCCOMB_X12_Y9_N26
\cpu1|Mux89~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~3_combout\ = (\cpu1|rp\(2) & ((\cpu1|Mux89~2_combout\ & ((\cpu1|r_stack[30][0]~q\))) # (!\cpu1|Mux89~2_combout\ & (\cpu1|r_stack[22][0]~q\)))) # (!\cpu1|rp\(2) & (((\cpu1|Mux89~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(2),
	datab => \cpu1|r_stack[22][0]~q\,
	datac => \cpu1|r_stack[30][0]~q\,
	datad => \cpu1|Mux89~2_combout\,
	combout => \cpu1|Mux89~3_combout\);

-- Location: FF_X18_Y5_N3
\cpu1|r_stack[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[19][0]~q\);

-- Location: FF_X18_Y5_N1
\cpu1|r_stack[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[23][0]~q\);

-- Location: LCCOMB_X18_Y5_N2
\cpu1|Mux89~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~9_combout\ = (\cpu1|rp\(3) & (\cpu1|rp\(2))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & ((\cpu1|r_stack[23][0]~q\))) # (!\cpu1|rp\(2) & (\cpu1|r_stack[19][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|r_stack[19][0]~q\,
	datad => \cpu1|r_stack[23][0]~q\,
	combout => \cpu1|Mux89~9_combout\);

-- Location: FF_X19_Y5_N3
\cpu1|r_stack[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[31][0]~q\);

-- Location: FF_X19_Y5_N25
\cpu1|r_stack[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[27][0]~q\);

-- Location: LCCOMB_X19_Y5_N2
\cpu1|Mux89~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~10_combout\ = (\cpu1|Mux89~9_combout\ & (((\cpu1|r_stack[31][0]~q\)) # (!\cpu1|rp\(3)))) # (!\cpu1|Mux89~9_combout\ & (\cpu1|rp\(3) & ((\cpu1|r_stack[27][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux89~9_combout\,
	datab => \cpu1|rp\(3),
	datac => \cpu1|r_stack[31][0]~q\,
	datad => \cpu1|r_stack[27][0]~q\,
	combout => \cpu1|Mux89~10_combout\);

-- Location: LCCOMB_X14_Y11_N8
\cpu1|Mux89~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~11_combout\ = (\cpu1|Mux89~8_combout\ & (((\cpu1|Mux89~10_combout\) # (!\cpu1|rp\(1))))) # (!\cpu1|Mux89~8_combout\ & (\cpu1|Mux89~3_combout\ & (\cpu1|rp\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux89~8_combout\,
	datab => \cpu1|Mux89~3_combout\,
	datac => \cpu1|rp\(1),
	datad => \cpu1|Mux89~10_combout\,
	combout => \cpu1|Mux89~11_combout\);

-- Location: FF_X19_Y7_N19
\cpu1|r_stack[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[8][0]~q\);

-- Location: FF_X19_Y7_N25
\cpu1|r_stack[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[9][0]~q\);

-- Location: LCCOMB_X19_Y7_N18
\cpu1|Mux89~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~12_combout\ = (\cpu1|rp\(0) & ((\cpu1|rp\(1)) # ((\cpu1|r_stack[9][0]~q\)))) # (!\cpu1|rp\(0) & (!\cpu1|rp\(1) & (\cpu1|r_stack[8][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[8][0]~q\,
	datad => \cpu1|r_stack[9][0]~q\,
	combout => \cpu1|Mux89~12_combout\);

-- Location: FF_X23_Y4_N27
\cpu1|r_stack[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[11][0]~q\);

-- Location: FF_X23_Y4_N17
\cpu1|r_stack[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[10][0]~q\);

-- Location: LCCOMB_X23_Y4_N26
\cpu1|Mux89~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~13_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux89~12_combout\ & (\cpu1|r_stack[11][0]~q\)) # (!\cpu1|Mux89~12_combout\ & ((\cpu1|r_stack[10][0]~q\))))) # (!\cpu1|rp\(1) & (\cpu1|Mux89~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|Mux89~12_combout\,
	datac => \cpu1|r_stack[11][0]~q\,
	datad => \cpu1|r_stack[10][0]~q\,
	combout => \cpu1|Mux89~13_combout\);

-- Location: FF_X19_Y6_N11
\cpu1|r_stack[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[12][0]~q\);

-- Location: FF_X19_Y6_N25
\cpu1|r_stack[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[14][0]~q\);

-- Location: LCCOMB_X19_Y6_N10
\cpu1|Mux89~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~19_combout\ = (\cpu1|rp\(0) & (\cpu1|rp\(1))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & ((\cpu1|r_stack[14][0]~q\))) # (!\cpu1|rp\(1) & (\cpu1|r_stack[12][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[12][0]~q\,
	datad => \cpu1|r_stack[14][0]~q\,
	combout => \cpu1|Mux89~19_combout\);

-- Location: FF_X18_Y6_N27
\cpu1|r_stack[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[15][0]~q\);

-- Location: LCCOMB_X18_Y6_N24
\cpu1|r_stack[13][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[13][0]~feeder_combout\ = \cpu1|r\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(0),
	combout => \cpu1|r_stack[13][0]~feeder_combout\);

-- Location: FF_X18_Y6_N25
\cpu1|r_stack[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[13][0]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[13][0]~q\);

-- Location: LCCOMB_X18_Y6_N26
\cpu1|Mux89~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~20_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux89~19_combout\ & (\cpu1|r_stack[15][0]~q\)) # (!\cpu1|Mux89~19_combout\ & ((\cpu1|r_stack[13][0]~q\))))) # (!\cpu1|rp\(0) & (\cpu1|Mux89~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|Mux89~19_combout\,
	datac => \cpu1|r_stack[15][0]~q\,
	datad => \cpu1|r_stack[13][0]~q\,
	combout => \cpu1|Mux89~20_combout\);

-- Location: FF_X19_Y11_N9
\cpu1|r_stack[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[2][0]~q\);

-- Location: FF_X16_Y9_N9
\cpu1|r_stack[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[3][0]~q\);

-- Location: FF_X19_Y11_N19
\cpu1|r_stack[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[0][0]~q\);

-- Location: LCCOMB_X19_Y8_N16
\cpu1|r_stack[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|r_stack[1][0]~feeder_combout\ = \cpu1|r\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|r\(0),
	combout => \cpu1|r_stack[1][0]~feeder_combout\);

-- Location: FF_X19_Y8_N17
\cpu1|r_stack[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|r_stack[1][0]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[1][0]~q\);

-- Location: LCCOMB_X19_Y11_N18
\cpu1|Mux89~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~16_combout\ = (\cpu1|rp\(0) & ((\cpu1|rp\(1)) # ((\cpu1|r_stack[1][0]~q\)))) # (!\cpu1|rp\(0) & (!\cpu1|rp\(1) & (\cpu1|r_stack[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[0][0]~q\,
	datad => \cpu1|r_stack[1][0]~q\,
	combout => \cpu1|Mux89~16_combout\);

-- Location: LCCOMB_X16_Y9_N8
\cpu1|Mux89~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~17_combout\ = (\cpu1|rp\(1) & ((\cpu1|Mux89~16_combout\ & ((\cpu1|r_stack[3][0]~q\))) # (!\cpu1|Mux89~16_combout\ & (\cpu1|r_stack[2][0]~q\)))) # (!\cpu1|rp\(1) & (((\cpu1|Mux89~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(1),
	datab => \cpu1|r_stack[2][0]~q\,
	datac => \cpu1|r_stack[3][0]~q\,
	datad => \cpu1|Mux89~16_combout\,
	combout => \cpu1|Mux89~17_combout\);

-- Location: FF_X24_Y9_N25
\cpu1|r_stack[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[5][0]~q\);

-- Location: FF_X24_Y9_N19
\cpu1|r_stack[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[7][0]~q\);

-- Location: FF_X23_Y9_N3
\cpu1|r_stack[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[4][0]~q\);

-- Location: FF_X23_Y9_N25
\cpu1|r_stack[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|r\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r_stack[6][0]~q\);

-- Location: LCCOMB_X23_Y9_N2
\cpu1|Mux89~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~14_combout\ = (\cpu1|rp\(0) & (\cpu1|rp\(1))) # (!\cpu1|rp\(0) & ((\cpu1|rp\(1) & ((\cpu1|r_stack[6][0]~q\))) # (!\cpu1|rp\(1) & (\cpu1|r_stack[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|rp\(1),
	datac => \cpu1|r_stack[4][0]~q\,
	datad => \cpu1|r_stack[6][0]~q\,
	combout => \cpu1|Mux89~14_combout\);

-- Location: LCCOMB_X24_Y9_N18
\cpu1|Mux89~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~15_combout\ = (\cpu1|rp\(0) & ((\cpu1|Mux89~14_combout\ & ((\cpu1|r_stack[7][0]~q\))) # (!\cpu1|Mux89~14_combout\ & (\cpu1|r_stack[5][0]~q\)))) # (!\cpu1|rp\(0) & (((\cpu1|Mux89~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(0),
	datab => \cpu1|r_stack[5][0]~q\,
	datac => \cpu1|r_stack[7][0]~q\,
	datad => \cpu1|Mux89~14_combout\,
	combout => \cpu1|Mux89~15_combout\);

-- Location: LCCOMB_X16_Y9_N10
\cpu1|Mux89~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~18_combout\ = (\cpu1|rp\(3) & (\cpu1|rp\(2))) # (!\cpu1|rp\(3) & ((\cpu1|rp\(2) & ((\cpu1|Mux89~15_combout\))) # (!\cpu1|rp\(2) & (\cpu1|Mux89~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|rp\(2),
	datac => \cpu1|Mux89~17_combout\,
	datad => \cpu1|Mux89~15_combout\,
	combout => \cpu1|Mux89~18_combout\);

-- Location: LCCOMB_X16_Y9_N4
\cpu1|Mux89~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~21_combout\ = (\cpu1|rp\(3) & ((\cpu1|Mux89~18_combout\ & ((\cpu1|Mux89~20_combout\))) # (!\cpu1|Mux89~18_combout\ & (\cpu1|Mux89~13_combout\)))) # (!\cpu1|rp\(3) & (((\cpu1|Mux89~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|rp\(3),
	datab => \cpu1|Mux89~13_combout\,
	datac => \cpu1|Mux89~20_combout\,
	datad => \cpu1|Mux89~18_combout\,
	combout => \cpu1|Mux89~21_combout\);

-- Location: LCCOMB_X14_Y11_N10
\cpu1|Mux89~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~22_combout\ = (\cpu1|r[15]~1_combout\ & ((\cpu1|Mux89~11_combout\) # ((\cpu1|r[15]~0_combout\)))) # (!\cpu1|r[15]~1_combout\ & (((!\cpu1|r[15]~0_combout\ & \cpu1|Mux89~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r[15]~1_combout\,
	datab => \cpu1|Mux89~11_combout\,
	datac => \cpu1|r[15]~0_combout\,
	datad => \cpu1|Mux89~21_combout\,
	combout => \cpu1|Mux89~22_combout\);

-- Location: LCCOMB_X14_Y11_N4
\cpu1|Mux89~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~23_combout\ = (\cpu1|Mux89~22_combout\ & (((\cpu1|Add2~0_combout\) # (!\cpu1|r[15]~0_combout\)))) # (!\cpu1|Mux89~22_combout\ & (\cpu1|t\(0) & (\cpu1|r[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux89~22_combout\,
	datab => \cpu1|t\(0),
	datac => \cpu1|r[15]~0_combout\,
	datad => \cpu1|Add2~0_combout\,
	combout => \cpu1|Mux89~23_combout\);

-- Location: LCCOMB_X12_Y10_N0
\cpu1|Mux89~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux89~24_combout\ = (\cpu1|r_sel[1]~3_combout\ & ((\cpu1|r_sel[0]~0_combout\ & ((\cpu1|p\(0)))) # (!\cpu1|r_sel[0]~0_combout\ & (\cpu1|Mux89~23_combout\)))) # (!\cpu1|r_sel[1]~3_combout\ & (\cpu1|Mux89~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux89~23_combout\,
	datab => \cpu1|r_sel[1]~3_combout\,
	datac => \cpu1|r_sel[0]~0_combout\,
	datad => \cpu1|p\(0),
	combout => \cpu1|Mux89~24_combout\);

-- Location: FF_X12_Y10_N1
\cpu1|r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux89~24_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|r\(0));

-- Location: LCCOMB_X11_Y12_N24
\cpu1|p[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|p[0]~13_combout\ = (\cpu1|p_sel[0]~1_combout\ & (\cpu1|r\(0))) # (!\cpu1|p_sel[0]~1_combout\ & ((\cpu1|Add3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|r\(0),
	datab => \cpu1|p_sel[0]~1_combout\,
	datad => \cpu1|Add3~0_combout\,
	combout => \cpu1|p[0]~13_combout\);

-- Location: LCCOMB_X10_Y12_N2
\cpu1|i[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|i[0]~feeder_combout\ = \uart1|tx_shift_reg[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|tx_shift_reg[1]~0_combout\,
	combout => \cpu1|i[0]~feeder_combout\);

-- Location: FF_X10_Y12_N3
\cpu1|i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|i[0]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Mux34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|i\(0));

-- Location: FF_X11_Y12_N25
\cpu1|p[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|p[0]~13_combout\,
	asdata => \cpu1|i\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \cpu1|p_sel[1]~2_combout\,
	ena => \cpu1|pload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|p\(0));

-- Location: LCCOMB_X17_Y11_N16
\uart1|tx_rq~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_rq~5_combout\ = (!\cpu1|addr[1]~1_combout\ & ((\cpu1|addr_sel~0_combout\ & ((\cpu1|a\(0)))) # (!\cpu1|addr_sel~0_combout\ & (\cpu1|p\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr_sel~0_combout\,
	datab => \cpu1|p\(0),
	datac => \cpu1|addr[1]~1_combout\,
	datad => \cpu1|a\(0),
	combout => \uart1|tx_rq~5_combout\);

-- Location: LCCOMB_X18_Y14_N14
\gpio1|gpio_dir_reg[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|gpio_dir_reg[15]~0_combout\ = (\cpu1|addr[2]~12_combout\ & (\uart1|tx_rq~5_combout\ & (\cpu1|write~4_combout\ & \Equal2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[2]~12_combout\,
	datab => \uart1|tx_rq~5_combout\,
	datac => \cpu1|write~4_combout\,
	datad => \Equal2~7_combout\,
	combout => \gpio1|gpio_dir_reg[15]~0_combout\);

-- Location: FF_X23_Y13_N25
\gpio1|gpio_dir_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[11]~17_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_dir_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_dir_reg\(11));

-- Location: FF_X26_Y13_N7
\gpio1|gpio_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[11]~17_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_reg\(11));

-- Location: LCCOMB_X25_Y13_N4
\system_data_o[11]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[11]~13_combout\ = (\uart1|uart_register_file_read~0_combout\) # ((!\cpu1|addr[1]~1_combout\ & (!\cpu1|addr[0]~0_combout\ & \uart1|baudrate_reg\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[1]~1_combout\,
	datab => \cpu1|addr[0]~0_combout\,
	datac => \uart1|uart_register_file_read~0_combout\,
	datad => \uart1|baudrate_reg\(11),
	combout => \system_data_o[11]~13_combout\);

-- Location: IOIBUF_X34_Y17_N15
\ioport[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ioport(11),
	o => \ioport[11]~input_o\);

-- Location: LCCOMB_X25_Y13_N14
\system_data_o[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[11]~14_combout\ = (\system_data_o[13]~6_combout\ & (\system_data_o[11]~13_combout\ & (\system_data_o[13]~5_combout\))) # (!\system_data_o[13]~6_combout\ & (((\ioport[11]~input_o\) # (!\system_data_o[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~6_combout\,
	datab => \system_data_o[11]~13_combout\,
	datac => \system_data_o[13]~5_combout\,
	datad => \ioport[11]~input_o\,
	combout => \system_data_o[11]~14_combout\);

-- Location: LCCOMB_X26_Y13_N6
\system_data_o[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[11]~15_combout\ = (\system_data_o[13]~2_combout\ & (((\system_data_o[11]~14_combout\)))) # (!\system_data_o[13]~2_combout\ & ((\system_data_o[11]~14_combout\ & ((\gpio1|gpio_reg\(11)))) # (!\system_data_o[11]~14_combout\ & 
-- (\gpio1|gpio_dir_reg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~2_combout\,
	datab => \gpio1|gpio_dir_reg\(11),
	datac => \gpio1|gpio_reg\(11),
	datad => \system_data_o[11]~14_combout\,
	combout => \system_data_o[11]~15_combout\);

-- Location: LCCOMB_X26_Y13_N24
\system_data_o[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[11]~16_combout\ = (!\cpu1|write~4_combout\ & ((\cpu1|addr[15]~7_combout\ & (\system_data_o[11]~15_combout\)) # (!\cpu1|addr[15]~7_combout\ & ((\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[11]~15_combout\,
	datab => \cpu1|write~4_combout\,
	datac => \cpu1|addr[15]~7_combout\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \system_data_o[11]~16_combout\);

-- Location: LCCOMB_X23_Y13_N4
\system_data_o[11]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[11]~17_combout\ = (\system_data_o[11]~16_combout\) # ((\cpu1|write~4_combout\ & \cpu1|t\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|write~4_combout\,
	datac => \system_data_o[11]~16_combout\,
	datad => \cpu1|t\(11),
	combout => \system_data_o[11]~17_combout\);

-- Location: FF_X10_Y12_N27
\cpu1|i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[11]~17_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Mux34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|i\(11));

-- Location: LCCOMB_X10_Y12_N26
\cpu1|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux37~0_combout\ = (\cpu1|slot\(0) & ((\cpu1|slot\(1) & ((\cpu1|i\(1)))) # (!\cpu1|slot\(1) & (\cpu1|i\(11))))) # (!\cpu1|slot\(0) & (!\cpu1|slot\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|slot\(0),
	datab => \cpu1|slot\(1),
	datac => \cpu1|i\(11),
	datad => \cpu1|i\(1),
	combout => \cpu1|Mux37~0_combout\);

-- Location: LCCOMB_X10_Y12_N30
\cpu1|Mux119~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux119~12_combout\ = (!\cpu1|Mux35~1_combout\ & ((\cpu1|Mux37~0_combout\) # ((!\cpu1|slot\(0) & \cpu1|i\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux37~0_combout\,
	datab => \cpu1|slot\(0),
	datac => \cpu1|i\(6),
	datad => \cpu1|Mux35~1_combout\,
	combout => \cpu1|Mux119~12_combout\);

-- Location: LCCOMB_X10_Y13_N28
\cpu1|Mux122~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux122~0_combout\ = (\cpu1|Mux38~1_combout\ & (!\cpu1|a\(0) & !\cpu1|Mux36~1_combout\)) # (!\cpu1|Mux38~1_combout\ & ((\cpu1|Mux36~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(0),
	datab => \cpu1|Mux38~1_combout\,
	datac => \cpu1|Mux36~1_combout\,
	combout => \cpu1|Mux122~0_combout\);

-- Location: LCCOMB_X10_Y13_N30
\cpu1|Mux122~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux122~1_combout\ = (\cpu1|Mux119~12_combout\ & (\cpu1|Mux34~1_combout\ & (\cpu1|spush~0_combout\ & \cpu1|Mux122~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux119~12_combout\,
	datab => \cpu1|Mux34~1_combout\,
	datac => \cpu1|spush~0_combout\,
	datad => \cpu1|Mux122~0_combout\,
	combout => \cpu1|Mux122~1_combout\);

-- Location: LCCOMB_X10_Y13_N0
\cpu1|a[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|a[3]~1_combout\ = (\cpu1|a[3]~0_combout\ & ((\cpu1|Mux124~4_combout\) # (\cpu1|Mux122~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux124~4_combout\,
	datac => \cpu1|Mux122~1_combout\,
	datad => \cpu1|a[3]~0_combout\,
	combout => \cpu1|a[3]~1_combout\);

-- Location: LCCOMB_X13_Y15_N22
\cpu1|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux43~0_combout\ = (\cpu1|a[3]~1_combout\ & (((\cpu1|a[3]~2_combout\)))) # (!\cpu1|a[3]~1_combout\ & ((\cpu1|a[3]~2_combout\ & ((\cpu1|Add1~24_combout\))) # (!\cpu1|a[3]~2_combout\ & (\cpu1|t\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a[3]~1_combout\,
	datab => \cpu1|t\(12),
	datac => \cpu1|Add1~24_combout\,
	datad => \cpu1|a[3]~2_combout\,
	combout => \cpu1|Mux43~0_combout\);

-- Location: LCCOMB_X13_Y15_N30
\cpu1|Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux43~1_combout\ = (\cpu1|Mux43~0_combout\ & (((\cpu1|a\(11)) # (!\cpu1|a[3]~1_combout\)))) # (!\cpu1|Mux43~0_combout\ & (\cpu1|a\(13) & ((\cpu1|a[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux43~0_combout\,
	datab => \cpu1|a\(13),
	datac => \cpu1|a\(11),
	datad => \cpu1|a[3]~1_combout\,
	combout => \cpu1|Mux43~1_combout\);

-- Location: FF_X13_Y15_N31
\cpu1|a[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux43~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|aload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|a\(12));

-- Location: LCCOMB_X13_Y15_N24
\Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~3_combout\ = (\cpu1|a\(12) & (\cpu1|a\(14) & \cpu1|a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(12),
	datac => \cpu1|a\(14),
	datad => \cpu1|a\(13),
	combout => \Equal2~3_combout\);

-- Location: LCCOMB_X11_Y12_N28
\Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~2_combout\ = (\cpu1|p\(14) & (\cpu1|p\(12) & \cpu1|p\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|p\(14),
	datab => \cpu1|p\(12),
	datac => \cpu1|p\(13),
	combout => \Equal2~2_combout\);

-- Location: LCCOMB_X14_Y12_N12
\Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~4_combout\ = (\cpu1|addr[11]~2_combout\ & ((\cpu1|addr_sel~0_combout\ & (\Equal2~3_combout\)) # (!\cpu1|addr_sel~0_combout\ & ((\Equal2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~3_combout\,
	datab => \cpu1|addr[11]~2_combout\,
	datac => \cpu1|addr_sel~0_combout\,
	datad => \Equal2~2_combout\,
	combout => \Equal2~4_combout\);

-- Location: LCCOMB_X14_Y12_N14
\Equal2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~5_combout\ = (\cpu1|addr[9]~3_combout\ & (!\cpu1|addr[6]~6_combout\ & (\cpu1|addr[8]~4_combout\ & !\cpu1|addr[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[9]~3_combout\,
	datab => \cpu1|addr[6]~6_combout\,
	datac => \cpu1|addr[8]~4_combout\,
	datad => \cpu1|addr[7]~5_combout\,
	combout => \Equal2~5_combout\);

-- Location: LCCOMB_X14_Y12_N6
\Equal2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~6_combout\ = (!\cpu1|addr[5]~11_combout\ & (!\cpu1|addr[4]~10_combout\ & (!\cpu1|addr[3]~9_combout\ & \cpu1|addr[10]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[5]~11_combout\,
	datab => \cpu1|addr[4]~10_combout\,
	datac => \cpu1|addr[3]~9_combout\,
	datad => \cpu1|addr[10]~8_combout\,
	combout => \Equal2~6_combout\);

-- Location: LCCOMB_X14_Y12_N0
\Equal2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~7_combout\ = (\Equal2~4_combout\ & (\cpu1|addr[15]~7_combout\ & (\Equal2~5_combout\ & \Equal2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~4_combout\,
	datab => \cpu1|addr[15]~7_combout\,
	datac => \Equal2~5_combout\,
	datad => \Equal2~6_combout\,
	combout => \Equal2~7_combout\);

-- Location: LCCOMB_X18_Y14_N20
\uart1|uart_register_file_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|uart_register_file_read~0_combout\ = (\cpu1|addr[2]~12_combout\) # ((!\Equal2~7_combout\) # (!\cpu1|read~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[2]~12_combout\,
	datab => \cpu1|read~1_combout\,
	datad => \Equal2~7_combout\,
	combout => \uart1|uart_register_file_read~0_combout\);

-- Location: LCCOMB_X21_Y11_N8
\uart1|rx_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_full~1_combout\ = (\uart1|rx_full~q\ & (((\uart1|rx_full~0_combout\)))) # (!\uart1|rx_full~q\ & (\uart1|Equal4~0_combout\ & ((\uart1|rx_shift_reg[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Equal4~0_combout\,
	datab => \uart1|rx_full~0_combout\,
	datac => \uart1|rx_full~q\,
	datad => \uart1|rx_shift_reg[0]~1_combout\,
	combout => \uart1|rx_full~1_combout\);

-- Location: FF_X21_Y11_N9
\uart1|rx_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_full~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_full~q\);

-- Location: LCCOMB_X17_Y11_N0
\uart1|rxb_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rxb_full~0_combout\ = (\uart1|rx_full~0_combout\) # (\uart1|rx_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|rx_full~0_combout\,
	datac => \uart1|rx_full~q\,
	combout => \uart1|rxb_full~0_combout\);

-- Location: FF_X17_Y11_N1
\uart1|rxb_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rxb_full~0_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rxb_full~q\);

-- Location: LCCOMB_X17_Y11_N20
\uart1|rx_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_full~0_combout\ = (\uart1|rxb_full~q\ & ((\uart1|uart_register_file_read~0_combout\) # ((!\cpu1|addr[1]~1_combout\) # (!\cpu1|addr[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|uart_register_file_read~0_combout\,
	datab => \cpu1|addr[0]~0_combout\,
	datac => \cpu1|addr[1]~1_combout\,
	datad => \uart1|rxb_full~q\,
	combout => \uart1|rx_full~0_combout\);

-- Location: LCCOMB_X17_Y11_N14
\uart1|rx_buffer_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_buffer_reg[0]~0_combout\ = (!\uart1|rx_full~0_combout\ & \uart1|rx_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|rx_full~0_combout\,
	datac => \uart1|rx_full~q\,
	combout => \uart1|rx_buffer_reg[0]~0_combout\);

-- Location: FF_X22_Y14_N15
\uart1|rx_buffer_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \uart1|rx_shift_reg\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \uart1|rx_buffer_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_buffer_reg\(6));

-- Location: IOIBUF_X34_Y18_N1
\ioport[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ioport(6),
	o => \ioport[6]~input_o\);

-- Location: LCCOMB_X28_Y13_N6
\system_data_o[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[6]~18_combout\ = (\uart1|uart_register_file_read~0_combout\) # ((!\cpu1|addr[0]~0_combout\ & \uart1|baudrate_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[0]~0_combout\,
	datab => \uart1|uart_register_file_read~0_combout\,
	datad => \uart1|baudrate_reg\(6),
	combout => \system_data_o[6]~18_combout\);

-- Location: LCCOMB_X28_Y13_N8
\system_data_o[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[6]~19_combout\ = (\system_data_o[13]~5_combout\ & ((\system_data_o[13]~6_combout\ & ((\system_data_o[6]~18_combout\))) # (!\system_data_o[13]~6_combout\ & (\ioport[6]~input_o\)))) # (!\system_data_o[13]~5_combout\ & 
-- (((!\system_data_o[13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ioport[6]~input_o\,
	datab => \system_data_o[13]~5_combout\,
	datac => \system_data_o[13]~6_combout\,
	datad => \system_data_o[6]~18_combout\,
	combout => \system_data_o[6]~19_combout\);

-- Location: FF_X24_Y14_N15
\gpio1|gpio_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[6]~22_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_reg\(6));

-- Location: FF_X24_Y14_N25
\gpio1|gpio_dir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \system_data_o[6]~22_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \gpio1|gpio_dir_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_dir_reg\(6));

-- Location: LCCOMB_X24_Y14_N14
\system_data_o[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[6]~20_combout\ = (\system_data_o[6]~19_combout\ & ((\system_data_o[13]~2_combout\) # ((\gpio1|gpio_reg\(6))))) # (!\system_data_o[6]~19_combout\ & (!\system_data_o[13]~2_combout\ & ((\gpio1|gpio_dir_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[6]~19_combout\,
	datab => \system_data_o[13]~2_combout\,
	datac => \gpio1|gpio_reg\(6),
	datad => \gpio1|gpio_dir_reg\(6),
	combout => \system_data_o[6]~20_combout\);

-- Location: LCCOMB_X24_Y14_N2
\system_data_o[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[6]~21_combout\ = (\system_data_o[3]~9_combout\ & (\cpu1|t\(6) & (!\system_data_o[3]~91_combout\))) # (!\system_data_o[3]~9_combout\ & (((\system_data_o[3]~91_combout\) # 
-- (\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(6),
	datab => \system_data_o[3]~9_combout\,
	datac => \system_data_o[3]~91_combout\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	combout => \system_data_o[6]~21_combout\);

-- Location: LCCOMB_X24_Y14_N24
\system_data_o[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[6]~22_combout\ = (\system_data_o[3]~10_combout\ & ((\system_data_o[6]~21_combout\ & ((\system_data_o[6]~20_combout\))) # (!\system_data_o[6]~21_combout\ & (\uart1|rx_buffer_reg\(6))))) # (!\system_data_o[3]~10_combout\ & 
-- (((\system_data_o[6]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_buffer_reg\(6),
	datab => \system_data_o[3]~10_combout\,
	datac => \system_data_o[6]~20_combout\,
	datad => \system_data_o[6]~21_combout\,
	combout => \system_data_o[6]~22_combout\);

-- Location: FF_X10_Y12_N31
\cpu1|i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[6]~22_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Mux34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|i\(6));

-- Location: LCCOMB_X10_Y12_N8
\cpu1|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux37~1_combout\ = (\cpu1|Mux37~0_combout\) # ((\cpu1|i\(6) & !\cpu1|slot\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|i\(6),
	datac => \cpu1|Mux37~0_combout\,
	datad => \cpu1|slot\(0),
	combout => \cpu1|Mux37~1_combout\);

-- Location: LCCOMB_X10_Y13_N12
\cpu1|Mux124~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux124~2_combout\ = (!\cpu1|Mux37~1_combout\ & (\cpu1|Mux38~1_combout\ & (\cpu1|Mux36~1_combout\ & \cpu1|Mux35~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux37~1_combout\,
	datab => \cpu1|Mux38~1_combout\,
	datac => \cpu1|Mux36~1_combout\,
	datad => \cpu1|Mux35~1_combout\,
	combout => \cpu1|Mux124~2_combout\);

-- Location: LCCOMB_X10_Y13_N20
\cpu1|Mux124~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux124~5_combout\ = (\cpu1|Mux119~12_combout\ & ((\cpu1|Mux38~1_combout\ & (\cpu1|a\(0) & !\cpu1|Mux36~1_combout\)) # (!\cpu1|Mux38~1_combout\ & ((\cpu1|Mux36~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(0),
	datab => \cpu1|Mux38~1_combout\,
	datac => \cpu1|Mux36~1_combout\,
	datad => \cpu1|Mux119~12_combout\,
	combout => \cpu1|Mux124~5_combout\);

-- Location: LCCOMB_X10_Y13_N22
\cpu1|Mux124~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux124~4_combout\ = (\cpu1|Mux34~1_combout\ & (\cpu1|spush~0_combout\ & ((\cpu1|Mux124~2_combout\) # (\cpu1|Mux124~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux124~2_combout\,
	datab => \cpu1|Mux34~1_combout\,
	datac => \cpu1|spush~0_combout\,
	datad => \cpu1|Mux124~5_combout\,
	combout => \cpu1|Mux124~4_combout\);

-- Location: LCCOMB_X10_Y13_N26
\cpu1|a[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|a[3]~2_combout\ = (\cpu1|a[3]~0_combout\ & (\cpu1|Mux124~4_combout\ $ (!\cpu1|Mux122~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux124~4_combout\,
	datac => \cpu1|Mux122~1_combout\,
	datad => \cpu1|a[3]~0_combout\,
	combout => \cpu1|a[3]~2_combout\);

-- Location: LCCOMB_X12_Y16_N10
\cpu1|Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux53~0_combout\ = (\cpu1|a[3]~1_combout\ & ((\cpu1|a\(3)) # ((\cpu1|a[3]~2_combout\)))) # (!\cpu1|a[3]~1_combout\ & (((!\cpu1|a[3]~2_combout\ & \cpu1|t\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(3),
	datab => \cpu1|a[3]~1_combout\,
	datac => \cpu1|a[3]~2_combout\,
	datad => \cpu1|t\(2),
	combout => \cpu1|Mux53~0_combout\);

-- Location: LCCOMB_X12_Y16_N26
\cpu1|Mux53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux53~1_combout\ = (\cpu1|a[3]~2_combout\ & ((\cpu1|Mux53~0_combout\ & (\cpu1|a\(1))) # (!\cpu1|Mux53~0_combout\ & ((\cpu1|Add1~4_combout\))))) # (!\cpu1|a[3]~2_combout\ & (((\cpu1|Mux53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a[3]~2_combout\,
	datab => \cpu1|a\(1),
	datac => \cpu1|Add1~4_combout\,
	datad => \cpu1|Mux53~0_combout\,
	combout => \cpu1|Mux53~1_combout\);

-- Location: FF_X12_Y16_N27
\cpu1|a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux53~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|aload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|a\(2));

-- Location: LCCOMB_X14_Y12_N18
\cpu1|addr[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr[2]~12_combout\ = (\cpu1|addr_sel~0_combout\ & (\cpu1|a\(2))) # (!\cpu1|addr_sel~0_combout\ & ((\cpu1|p\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(2),
	datac => \cpu1|addr_sel~0_combout\,
	datad => \cpu1|p\(2),
	combout => \cpu1|addr[2]~12_combout\);

-- Location: LCCOMB_X18_Y14_N2
\system_data_o[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[13]~2_combout\ = (((\cpu1|addr[1]~1_combout\) # (!\Equal2~7_combout\)) # (!\cpu1|read~1_combout\)) # (!\cpu1|addr[2]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[2]~12_combout\,
	datab => \cpu1|read~1_combout\,
	datac => \Equal2~7_combout\,
	datad => \cpu1|addr[1]~1_combout\,
	combout => \system_data_o[13]~2_combout\);

-- Location: FF_X23_Y13_N23
\gpio1|gpio_dir_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \system_data_o[14]~85_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \gpio1|gpio_dir_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_dir_reg\(14));

-- Location: FF_X26_Y13_N3
\gpio1|gpio_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[14]~85_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_reg\(14));

-- Location: IOIBUF_X34_Y17_N1
\ioport[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ioport(14),
	o => \ioport[14]~input_o\);

-- Location: LCCOMB_X25_Y13_N0
\system_data_o[14]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[14]~81_combout\ = (\uart1|uart_register_file_read~0_combout\) # ((!\cpu1|addr[0]~0_combout\ & (\uart1|baudrate_reg\(14) & !\cpu1|addr[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|uart_register_file_read~0_combout\,
	datab => \cpu1|addr[0]~0_combout\,
	datac => \uart1|baudrate_reg\(14),
	datad => \cpu1|addr[1]~1_combout\,
	combout => \system_data_o[14]~81_combout\);

-- Location: LCCOMB_X28_Y13_N4
\system_data_o[14]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[14]~82_combout\ = (\system_data_o[13]~6_combout\ & (((\system_data_o[14]~81_combout\ & \system_data_o[13]~5_combout\)))) # (!\system_data_o[13]~6_combout\ & ((\ioport[14]~input_o\) # ((!\system_data_o[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~6_combout\,
	datab => \ioport[14]~input_o\,
	datac => \system_data_o[14]~81_combout\,
	datad => \system_data_o[13]~5_combout\,
	combout => \system_data_o[14]~82_combout\);

-- Location: LCCOMB_X26_Y13_N2
\system_data_o[14]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[14]~83_combout\ = (\system_data_o[13]~2_combout\ & (((\system_data_o[14]~82_combout\)))) # (!\system_data_o[13]~2_combout\ & ((\system_data_o[14]~82_combout\ & ((\gpio1|gpio_reg\(14)))) # (!\system_data_o[14]~82_combout\ & 
-- (\gpio1|gpio_dir_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~2_combout\,
	datab => \gpio1|gpio_dir_reg\(14),
	datac => \gpio1|gpio_reg\(14),
	datad => \system_data_o[14]~82_combout\,
	combout => \system_data_o[14]~83_combout\);

-- Location: LCCOMB_X23_Y13_N8
\system_data_o[14]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[14]~84_combout\ = (!\cpu1|write~4_combout\ & ((\cpu1|addr[15]~7_combout\ & (\system_data_o[14]~83_combout\)) # (!\cpu1|addr[15]~7_combout\ & ((\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[14]~83_combout\,
	datab => \cpu1|write~4_combout\,
	datac => \cpu1|addr[15]~7_combout\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	combout => \system_data_o[14]~84_combout\);

-- Location: LCCOMB_X23_Y13_N22
\system_data_o[14]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[14]~85_combout\ = (\system_data_o[14]~84_combout\) # ((\cpu1|write~4_combout\ & \cpu1|t\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|write~4_combout\,
	datac => \system_data_o[14]~84_combout\,
	datad => \cpu1|t\(14),
	combout => \system_data_o[14]~85_combout\);

-- Location: FF_X22_Y13_N23
\uart1|baudrate_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[14]~85_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \uart1|baudrate_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|baudrate_reg\(14));

-- Location: LCCOMB_X24_Y12_N0
\uart1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~0_combout\ = \uart1|rx_counter\(0) $ (VCC)
-- \uart1|Add2~1\ = CARRY(\uart1|rx_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_counter\(0),
	datad => VCC,
	combout => \uart1|Add2~0_combout\,
	cout => \uart1|Add2~1\);

-- Location: LCCOMB_X23_Y12_N6
\uart1|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~46_combout\ = (\uart1|Equal3~4_combout\ & (!\uart1|baudrate_reg\(0))) # (!\uart1|Equal3~4_combout\ & ((\uart1|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|baudrate_reg\(0),
	datac => \uart1|Add2~0_combout\,
	datad => \uart1|Equal3~4_combout\,
	combout => \uart1|Add2~46_combout\);

-- Location: LCCOMB_X23_Y12_N14
\uart1|rx_counter[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter[0]~14_combout\ = (\uart1|uart_rx_core~0_combout\ & (\uart1|Add2~46_combout\)) # (!\uart1|uart_rx_core~0_combout\ & ((!\uart1|baudrate_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Add2~46_combout\,
	datab => \uart1|uart_rx_core~0_combout\,
	datad => \uart1|baudrate_reg\(1),
	combout => \uart1|rx_counter[0]~14_combout\);

-- Location: LCCOMB_X21_Y11_N30
\uart1|rx_counter[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter[14]~18_combout\ = (\uart1|rx_full~q\) # ((\uart1|rxd_ff~q\ & !\uart1|rx_en~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rxd_ff~q\,
	datab => \uart1|rx_full~q\,
	datac => \uart1|rx_en~q\,
	combout => \uart1|rx_counter[14]~18_combout\);

-- Location: LCCOMB_X21_Y11_N24
\uart1|rx_counter[14]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter[14]~19_combout\ = (\uart1|rx_counter[14]~18_combout\) # ((\uart1|rx_en~q\ & (\uart1|Equal4~0_combout\ & \uart1|Equal3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_en~q\,
	datab => \uart1|Equal4~0_combout\,
	datac => \uart1|rx_counter[14]~18_combout\,
	datad => \uart1|Equal3~4_combout\,
	combout => \uart1|rx_counter[14]~19_combout\);

-- Location: FF_X23_Y12_N15
\uart1|rx_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_counter[0]~14_combout\,
	asdata => \uart1|rx_counter\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|rx_counter[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_counter\(0));

-- Location: LCCOMB_X24_Y12_N2
\uart1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~2_combout\ = (\uart1|rx_counter\(1) & (\uart1|Add2~1\ & VCC)) # (!\uart1|rx_counter\(1) & (!\uart1|Add2~1\))
-- \uart1|Add2~3\ = CARRY((!\uart1|rx_counter\(1) & !\uart1|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_counter\(1),
	datad => VCC,
	cin => \uart1|Add2~1\,
	combout => \uart1|Add2~2_combout\,
	cout => \uart1|Add2~3\);

-- Location: LCCOMB_X23_Y12_N28
\uart1|Add2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~45_combout\ = (\uart1|Equal3~4_combout\ & ((!\uart1|baudrate_reg\(1)))) # (!\uart1|Equal3~4_combout\ & (\uart1|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|Equal3~4_combout\,
	datac => \uart1|Add2~2_combout\,
	datad => \uart1|baudrate_reg\(1),
	combout => \uart1|Add2~45_combout\);

-- Location: LCCOMB_X23_Y12_N12
\uart1|rx_counter[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter[1]~13_combout\ = (\uart1|uart_rx_core~0_combout\ & (\uart1|Add2~45_combout\)) # (!\uart1|uart_rx_core~0_combout\ & ((!\uart1|baudrate_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|uart_rx_core~0_combout\,
	datab => \uart1|Add2~45_combout\,
	datad => \uart1|baudrate_reg\(2),
	combout => \uart1|rx_counter[1]~13_combout\);

-- Location: FF_X23_Y12_N13
\uart1|rx_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_counter[1]~13_combout\,
	asdata => \uart1|rx_counter\(1),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|rx_counter[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_counter\(1));

-- Location: LCCOMB_X24_Y12_N4
\uart1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~4_combout\ = (\uart1|rx_counter\(2) & ((GND) # (!\uart1|Add2~3\))) # (!\uart1|rx_counter\(2) & (\uart1|Add2~3\ $ (GND)))
-- \uart1|Add2~5\ = CARRY((\uart1|rx_counter\(2)) # (!\uart1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_counter\(2),
	datad => VCC,
	cin => \uart1|Add2~3\,
	combout => \uart1|Add2~4_combout\,
	cout => \uart1|Add2~5\);

-- Location: LCCOMB_X23_Y12_N2
\uart1|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~44_combout\ = (\uart1|Equal3~4_combout\ & ((!\uart1|baudrate_reg\(2)))) # (!\uart1|Equal3~4_combout\ & (\uart1|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Add2~4_combout\,
	datab => \uart1|Equal3~4_combout\,
	datad => \uart1|baudrate_reg\(2),
	combout => \uart1|Add2~44_combout\);

-- Location: LCCOMB_X23_Y12_N10
\uart1|rx_counter[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter[2]~12_combout\ = (\uart1|uart_rx_core~0_combout\ & (\uart1|Add2~44_combout\)) # (!\uart1|uart_rx_core~0_combout\ & ((!\uart1|baudrate_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|uart_rx_core~0_combout\,
	datab => \uart1|Add2~44_combout\,
	datad => \uart1|baudrate_reg\(3),
	combout => \uart1|rx_counter[2]~12_combout\);

-- Location: FF_X23_Y12_N11
\uart1|rx_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_counter[2]~12_combout\,
	asdata => \uart1|rx_counter\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|rx_counter[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_counter\(2));

-- Location: LCCOMB_X24_Y12_N6
\uart1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~6_combout\ = (\uart1|rx_counter\(3) & (\uart1|Add2~5\ & VCC)) # (!\uart1|rx_counter\(3) & (!\uart1|Add2~5\))
-- \uart1|Add2~7\ = CARRY((!\uart1|rx_counter\(3) & !\uart1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_counter\(3),
	datad => VCC,
	cin => \uart1|Add2~5\,
	combout => \uart1|Add2~6_combout\,
	cout => \uart1|Add2~7\);

-- Location: LCCOMB_X23_Y12_N8
\uart1|Add2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~43_combout\ = (\uart1|Equal3~4_combout\ & ((!\uart1|baudrate_reg\(3)))) # (!\uart1|Equal3~4_combout\ & (\uart1|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Add2~6_combout\,
	datab => \uart1|Equal3~4_combout\,
	datad => \uart1|baudrate_reg\(3),
	combout => \uart1|Add2~43_combout\);

-- Location: LCCOMB_X23_Y12_N16
\uart1|rx_counter[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter[3]~11_combout\ = (\uart1|uart_rx_core~0_combout\ & (\uart1|Add2~43_combout\)) # (!\uart1|uart_rx_core~0_combout\ & ((\uart1|baudrate_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|uart_rx_core~0_combout\,
	datab => \uart1|Add2~43_combout\,
	datad => \uart1|baudrate_reg\(4),
	combout => \uart1|rx_counter[3]~11_combout\);

-- Location: FF_X23_Y12_N17
\uart1|rx_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_counter[3]~11_combout\,
	asdata => \uart1|rx_counter\(3),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|rx_counter[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_counter\(3));

-- Location: LCCOMB_X24_Y12_N8
\uart1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~8_combout\ = (\uart1|rx_counter\(4) & ((GND) # (!\uart1|Add2~7\))) # (!\uart1|rx_counter\(4) & (\uart1|Add2~7\ $ (GND)))
-- \uart1|Add2~9\ = CARRY((\uart1|rx_counter\(4)) # (!\uart1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|rx_counter\(4),
	datad => VCC,
	cin => \uart1|Add2~7\,
	combout => \uart1|Add2~8_combout\,
	cout => \uart1|Add2~9\);

-- Location: LCCOMB_X22_Y13_N10
\uart1|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~42_combout\ = (\uart1|Equal3~4_combout\ & (\uart1|baudrate_reg\(4))) # (!\uart1|Equal3~4_combout\ & ((\uart1|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|baudrate_reg\(4),
	datab => \uart1|Add2~8_combout\,
	datad => \uart1|Equal3~4_combout\,
	combout => \uart1|Add2~42_combout\);

-- Location: LCCOMB_X25_Y12_N28
\uart1|rx_counter[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter[4]~10_combout\ = (\uart1|uart_rx_core~0_combout\ & ((\uart1|Add2~42_combout\))) # (!\uart1|uart_rx_core~0_combout\ & (!\uart1|baudrate_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|uart_rx_core~0_combout\,
	datab => \uart1|baudrate_reg\(5),
	datad => \uart1|Add2~42_combout\,
	combout => \uart1|rx_counter[4]~10_combout\);

-- Location: FF_X25_Y12_N29
\uart1|rx_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_counter[4]~10_combout\,
	asdata => \uart1|rx_counter\(4),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|rx_counter[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_counter\(4));

-- Location: LCCOMB_X24_Y12_N10
\uart1|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~10_combout\ = (\uart1|rx_counter\(5) & (\uart1|Add2~9\ & VCC)) # (!\uart1|rx_counter\(5) & (!\uart1|Add2~9\))
-- \uart1|Add2~11\ = CARRY((!\uart1|rx_counter\(5) & !\uart1|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_counter\(5),
	datad => VCC,
	cin => \uart1|Add2~9\,
	combout => \uart1|Add2~10_combout\,
	cout => \uart1|Add2~11\);

-- Location: LCCOMB_X25_Y12_N8
\uart1|Add2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~41_combout\ = (\uart1|Equal3~4_combout\ & ((!\uart1|baudrate_reg\(5)))) # (!\uart1|Equal3~4_combout\ & (\uart1|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Add2~10_combout\,
	datac => \uart1|baudrate_reg\(5),
	datad => \uart1|Equal3~4_combout\,
	combout => \uart1|Add2~41_combout\);

-- Location: LCCOMB_X25_Y12_N2
\uart1|rx_counter[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter[5]~9_combout\ = (\uart1|uart_rx_core~0_combout\ & (\uart1|Add2~41_combout\)) # (!\uart1|uart_rx_core~0_combout\ & ((\uart1|baudrate_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|uart_rx_core~0_combout\,
	datab => \uart1|Add2~41_combout\,
	datad => \uart1|baudrate_reg\(6),
	combout => \uart1|rx_counter[5]~9_combout\);

-- Location: FF_X25_Y12_N3
\uart1|rx_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_counter[5]~9_combout\,
	asdata => \uart1|rx_counter\(5),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|rx_counter[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_counter\(5));

-- Location: LCCOMB_X24_Y12_N12
\uart1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~12_combout\ = (\uart1|rx_counter\(6) & ((GND) # (!\uart1|Add2~11\))) # (!\uart1|rx_counter\(6) & (\uart1|Add2~11\ $ (GND)))
-- \uart1|Add2~13\ = CARRY((\uart1|rx_counter\(6)) # (!\uart1|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|rx_counter\(6),
	datad => VCC,
	cin => \uart1|Add2~11\,
	combout => \uart1|Add2~12_combout\,
	cout => \uart1|Add2~13\);

-- Location: LCCOMB_X23_Y13_N24
\uart1|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~40_combout\ = (\uart1|Equal3~4_combout\ & ((\uart1|baudrate_reg\(6)))) # (!\uart1|Equal3~4_combout\ & (\uart1|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Equal3~4_combout\,
	datab => \uart1|Add2~12_combout\,
	datad => \uart1|baudrate_reg\(6),
	combout => \uart1|Add2~40_combout\);

-- Location: LCCOMB_X25_Y12_N0
\uart1|rx_counter[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter[6]~8_combout\ = (\uart1|uart_rx_core~0_combout\ & ((\uart1|Add2~40_combout\))) # (!\uart1|uart_rx_core~0_combout\ & (!\uart1|baudrate_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|uart_rx_core~0_combout\,
	datab => \uart1|baudrate_reg\(7),
	datad => \uart1|Add2~40_combout\,
	combout => \uart1|rx_counter[6]~8_combout\);

-- Location: FF_X25_Y12_N1
\uart1|rx_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_counter[6]~8_combout\,
	asdata => \uart1|rx_counter\(6),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|rx_counter[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_counter\(6));

-- Location: LCCOMB_X24_Y12_N14
\uart1|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~14_combout\ = (\uart1|rx_counter\(7) & (\uart1|Add2~13\ & VCC)) # (!\uart1|rx_counter\(7) & (!\uart1|Add2~13\))
-- \uart1|Add2~15\ = CARRY((!\uart1|rx_counter\(7) & !\uart1|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_counter\(7),
	datad => VCC,
	cin => \uart1|Add2~13\,
	combout => \uart1|Add2~14_combout\,
	cout => \uart1|Add2~15\);

-- Location: LCCOMB_X22_Y13_N30
\uart1|Add2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~39_combout\ = (\uart1|Equal3~4_combout\ & ((!\uart1|baudrate_reg\(7)))) # (!\uart1|Equal3~4_combout\ & (\uart1|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Add2~14_combout\,
	datab => \uart1|baudrate_reg\(7),
	datad => \uart1|Equal3~4_combout\,
	combout => \uart1|Add2~39_combout\);

-- Location: LCCOMB_X25_Y12_N6
\uart1|rx_counter[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter[7]~7_combout\ = (\uart1|uart_rx_core~0_combout\ & ((\uart1|Add2~39_combout\))) # (!\uart1|uart_rx_core~0_combout\ & (!\uart1|baudrate_reg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|uart_rx_core~0_combout\,
	datab => \uart1|baudrate_reg\(8),
	datad => \uart1|Add2~39_combout\,
	combout => \uart1|rx_counter[7]~7_combout\);

-- Location: FF_X25_Y12_N7
\uart1|rx_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_counter[7]~7_combout\,
	asdata => \uart1|rx_counter\(7),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|rx_counter[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_counter\(7));

-- Location: LCCOMB_X24_Y12_N16
\uart1|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~16_combout\ = (\uart1|rx_counter\(8) & ((GND) # (!\uart1|Add2~15\))) # (!\uart1|rx_counter\(8) & (\uart1|Add2~15\ $ (GND)))
-- \uart1|Add2~17\ = CARRY((\uart1|rx_counter\(8)) # (!\uart1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_counter\(8),
	datad => VCC,
	cin => \uart1|Add2~15\,
	combout => \uart1|Add2~16_combout\,
	cout => \uart1|Add2~17\);

-- Location: LCCOMB_X25_Y12_N30
\uart1|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~38_combout\ = (\uart1|Equal3~4_combout\ & (!\uart1|baudrate_reg\(8))) # (!\uart1|Equal3~4_combout\ & ((\uart1|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|baudrate_reg\(8),
	datac => \uart1|Add2~16_combout\,
	datad => \uart1|Equal3~4_combout\,
	combout => \uart1|Add2~38_combout\);

-- Location: LCCOMB_X25_Y12_N20
\uart1|rx_counter[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter[8]~6_combout\ = (\uart1|uart_rx_core~0_combout\ & (\uart1|Add2~38_combout\)) # (!\uart1|uart_rx_core~0_combout\ & ((\uart1|baudrate_reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Add2~38_combout\,
	datab => \uart1|uart_rx_core~0_combout\,
	datad => \uart1|baudrate_reg\(9),
	combout => \uart1|rx_counter[8]~6_combout\);

-- Location: FF_X25_Y12_N21
\uart1|rx_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_counter[8]~6_combout\,
	asdata => \uart1|rx_counter\(8),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|rx_counter[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_counter\(8));

-- Location: LCCOMB_X24_Y12_N18
\uart1|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~18_combout\ = (\uart1|rx_counter\(9) & (\uart1|Add2~17\ & VCC)) # (!\uart1|rx_counter\(9) & (!\uart1|Add2~17\))
-- \uart1|Add2~19\ = CARRY((!\uart1|rx_counter\(9) & !\uart1|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|rx_counter\(9),
	datad => VCC,
	cin => \uart1|Add2~17\,
	combout => \uart1|Add2~18_combout\,
	cout => \uart1|Add2~19\);

-- Location: LCCOMB_X21_Y12_N20
\uart1|Add2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~37_combout\ = (\uart1|Equal3~4_combout\ & (\uart1|baudrate_reg\(9))) # (!\uart1|Equal3~4_combout\ & ((\uart1|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|baudrate_reg\(9),
	datac => \uart1|Add2~18_combout\,
	datad => \uart1|Equal3~4_combout\,
	combout => \uart1|Add2~37_combout\);

-- Location: LCCOMB_X25_Y12_N10
\uart1|rx_counter[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter[9]~5_combout\ = (\uart1|uart_rx_core~0_combout\ & (\uart1|Add2~37_combout\)) # (!\uart1|uart_rx_core~0_combout\ & ((\uart1|baudrate_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Add2~37_combout\,
	datab => \uart1|uart_rx_core~0_combout\,
	datad => \uart1|baudrate_reg\(10),
	combout => \uart1|rx_counter[9]~5_combout\);

-- Location: FF_X25_Y12_N11
\uart1|rx_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_counter[9]~5_combout\,
	asdata => \uart1|rx_counter\(9),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|rx_counter[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_counter\(9));

-- Location: LCCOMB_X24_Y12_N20
\uart1|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~20_combout\ = (\uart1|rx_counter\(10) & ((GND) # (!\uart1|Add2~19\))) # (!\uart1|rx_counter\(10) & (\uart1|Add2~19\ $ (GND)))
-- \uart1|Add2~21\ = CARRY((\uart1|rx_counter\(10)) # (!\uart1|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|rx_counter\(10),
	datad => VCC,
	cin => \uart1|Add2~19\,
	combout => \uart1|Add2~20_combout\,
	cout => \uart1|Add2~21\);

-- Location: LCCOMB_X23_Y12_N22
\uart1|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~36_combout\ = (\uart1|Equal3~4_combout\ & (\uart1|baudrate_reg\(10))) # (!\uart1|Equal3~4_combout\ & ((\uart1|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|baudrate_reg\(10),
	datac => \uart1|Add2~20_combout\,
	datad => \uart1|Equal3~4_combout\,
	combout => \uart1|Add2~36_combout\);

-- Location: LCCOMB_X25_Y12_N24
\uart1|rx_counter[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter[10]~4_combout\ = (\uart1|uart_rx_core~0_combout\ & ((\uart1|Add2~36_combout\))) # (!\uart1|uart_rx_core~0_combout\ & (\uart1|baudrate_reg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|uart_rx_core~0_combout\,
	datab => \uart1|baudrate_reg\(11),
	datad => \uart1|Add2~36_combout\,
	combout => \uart1|rx_counter[10]~4_combout\);

-- Location: FF_X25_Y12_N25
\uart1|rx_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_counter[10]~4_combout\,
	asdata => \uart1|rx_counter\(10),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|rx_counter[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_counter\(10));

-- Location: LCCOMB_X24_Y12_N22
\uart1|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~22_combout\ = (\uart1|rx_counter\(11) & (\uart1|Add2~21\ & VCC)) # (!\uart1|rx_counter\(11) & (!\uart1|Add2~21\))
-- \uart1|Add2~23\ = CARRY((!\uart1|rx_counter\(11) & !\uart1|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|rx_counter\(11),
	datad => VCC,
	cin => \uart1|Add2~21\,
	combout => \uart1|Add2~22_combout\,
	cout => \uart1|Add2~23\);

-- Location: LCCOMB_X23_Y12_N20
\uart1|Add2~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~35_combout\ = (\uart1|Equal3~4_combout\ & ((\uart1|baudrate_reg\(11)))) # (!\uart1|Equal3~4_combout\ & (\uart1|Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|Add2~22_combout\,
	datac => \uart1|baudrate_reg\(11),
	datad => \uart1|Equal3~4_combout\,
	combout => \uart1|Add2~35_combout\);

-- Location: LCCOMB_X23_Y12_N30
\uart1|rx_counter[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter[11]~3_combout\ = (\uart1|uart_rx_core~0_combout\ & ((\uart1|Add2~35_combout\))) # (!\uart1|uart_rx_core~0_combout\ & (\uart1|baudrate_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|uart_rx_core~0_combout\,
	datab => \uart1|baudrate_reg\(12),
	datad => \uart1|Add2~35_combout\,
	combout => \uart1|rx_counter[11]~3_combout\);

-- Location: FF_X23_Y12_N31
\uart1|rx_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_counter[11]~3_combout\,
	asdata => \uart1|rx_counter\(11),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|rx_counter[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_counter\(11));

-- Location: LCCOMB_X24_Y12_N24
\uart1|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~24_combout\ = (\uart1|rx_counter\(12) & ((GND) # (!\uart1|Add2~23\))) # (!\uart1|rx_counter\(12) & (\uart1|Add2~23\ $ (GND)))
-- \uart1|Add2~25\ = CARRY((\uart1|rx_counter\(12)) # (!\uart1|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|rx_counter\(12),
	datad => VCC,
	cin => \uart1|Add2~23\,
	combout => \uart1|Add2~24_combout\,
	cout => \uart1|Add2~25\);

-- Location: LCCOMB_X24_Y13_N16
\uart1|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~34_combout\ = (\uart1|Equal3~4_combout\ & ((\uart1|baudrate_reg\(12)))) # (!\uart1|Equal3~4_combout\ & (\uart1|Add2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|Add2~24_combout\,
	datac => \uart1|baudrate_reg\(12),
	datad => \uart1|Equal3~4_combout\,
	combout => \uart1|Add2~34_combout\);

-- Location: LCCOMB_X23_Y12_N4
\uart1|rx_counter[12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter[12]~2_combout\ = (\uart1|uart_rx_core~0_combout\ & ((\uart1|Add2~34_combout\))) # (!\uart1|uart_rx_core~0_combout\ & (\uart1|baudrate_reg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|baudrate_reg\(13),
	datab => \uart1|uart_rx_core~0_combout\,
	datad => \uart1|Add2~34_combout\,
	combout => \uart1|rx_counter[12]~2_combout\);

-- Location: FF_X23_Y12_N5
\uart1|rx_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_counter[12]~2_combout\,
	asdata => \uart1|rx_counter\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|rx_counter[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_counter\(12));

-- Location: LCCOMB_X24_Y12_N26
\uart1|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~26_combout\ = (\uart1|rx_counter\(13) & (\uart1|Add2~25\ & VCC)) # (!\uart1|rx_counter\(13) & (!\uart1|Add2~25\))
-- \uart1|Add2~27\ = CARRY((!\uart1|rx_counter\(13) & !\uart1|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_counter\(13),
	datad => VCC,
	cin => \uart1|Add2~25\,
	combout => \uart1|Add2~26_combout\,
	cout => \uart1|Add2~27\);

-- Location: LCCOMB_X22_Y13_N28
\uart1|Add2~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~33_combout\ = (\uart1|Equal3~4_combout\ & ((\uart1|baudrate_reg\(13)))) # (!\uart1|Equal3~4_combout\ & (\uart1|Add2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|Add2~26_combout\,
	datac => \uart1|baudrate_reg\(13),
	datad => \uart1|Equal3~4_combout\,
	combout => \uart1|Add2~33_combout\);

-- Location: LCCOMB_X23_Y12_N26
\uart1|rx_counter[13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter[13]~1_combout\ = (\uart1|uart_rx_core~0_combout\ & ((\uart1|Add2~33_combout\))) # (!\uart1|uart_rx_core~0_combout\ & (\uart1|baudrate_reg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|uart_rx_core~0_combout\,
	datab => \uart1|baudrate_reg\(14),
	datad => \uart1|Add2~33_combout\,
	combout => \uart1|rx_counter[13]~1_combout\);

-- Location: FF_X23_Y12_N27
\uart1|rx_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_counter[13]~1_combout\,
	asdata => \uart1|rx_counter\(13),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|rx_counter[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_counter\(13));

-- Location: LCCOMB_X24_Y12_N28
\uart1|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~28_combout\ = (\uart1|rx_counter\(14) & ((GND) # (!\uart1|Add2~27\))) # (!\uart1|rx_counter\(14) & (\uart1|Add2~27\ $ (GND)))
-- \uart1|Add2~29\ = CARRY((\uart1|rx_counter\(14)) # (!\uart1|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_counter\(14),
	datad => VCC,
	cin => \uart1|Add2~27\,
	combout => \uart1|Add2~28_combout\,
	cout => \uart1|Add2~29\);

-- Location: LCCOMB_X22_Y13_N22
\uart1|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~32_combout\ = (\uart1|Equal3~4_combout\ & ((\uart1|baudrate_reg\(14)))) # (!\uart1|Equal3~4_combout\ & (\uart1|Add2~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Add2~28_combout\,
	datac => \uart1|baudrate_reg\(14),
	datad => \uart1|Equal3~4_combout\,
	combout => \uart1|Add2~32_combout\);

-- Location: LCCOMB_X23_Y12_N0
\uart1|rx_counter[14]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter[14]~0_combout\ = (\uart1|uart_rx_core~0_combout\ & (\uart1|Add2~32_combout\)) # (!\uart1|uart_rx_core~0_combout\ & ((\uart1|baudrate_reg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|uart_rx_core~0_combout\,
	datab => \uart1|Add2~32_combout\,
	datad => \uart1|baudrate_reg\(15),
	combout => \uart1|rx_counter[14]~0_combout\);

-- Location: FF_X23_Y12_N1
\uart1|rx_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_counter[14]~0_combout\,
	asdata => \uart1|rx_counter\(14),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|rx_counter[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_counter\(14));

-- Location: LCCOMB_X24_Y12_N30
\uart1|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add2~30_combout\ = \uart1|Add2~29\ $ (!\uart1|rx_counter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \uart1|rx_counter\(15),
	cin => \uart1|Add2~29\,
	combout => \uart1|Add2~30_combout\);

-- Location: LCCOMB_X21_Y12_N26
\uart1|rx_counter~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter~17_combout\ = (\uart1|Equal3~4_combout\ & (!\uart1|Equal4~0_combout\ & ((\uart1|baudrate_reg\(15))))) # (!\uart1|Equal3~4_combout\ & (((\uart1|Add2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Equal4~0_combout\,
	datab => \uart1|Add2~30_combout\,
	datac => \uart1|baudrate_reg\(15),
	datad => \uart1|Equal3~4_combout\,
	combout => \uart1|rx_counter~17_combout\);

-- Location: LCCOMB_X21_Y11_N28
\uart1|rx_counter~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_counter~20_combout\ = (\uart1|rx_en~q\ & (\uart1|rx_counter~17_combout\)) # (!\uart1|rx_en~q\ & (((\uart1|rx_counter\(15) & \uart1|rxd_ff~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_en~q\,
	datab => \uart1|rx_counter~17_combout\,
	datac => \uart1|rx_counter\(15),
	datad => \uart1|rxd_ff~q\,
	combout => \uart1|rx_counter~20_combout\);

-- Location: FF_X21_Y11_N29
\uart1|rx_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_counter~20_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|ALT_INV_rx_full~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_counter\(15));

-- Location: LCCOMB_X23_Y12_N24
\uart1|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Equal3~0_combout\ = (!\uart1|rx_counter\(13) & (!\uart1|rx_counter\(14) & (!\uart1|rx_counter\(12) & !\uart1|rx_counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_counter\(13),
	datab => \uart1|rx_counter\(14),
	datac => \uart1|rx_counter\(12),
	datad => \uart1|rx_counter\(15),
	combout => \uart1|Equal3~0_combout\);

-- Location: LCCOMB_X25_Y12_N18
\uart1|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Equal3~2_combout\ = (!\uart1|rx_counter\(6) & (!\uart1|rx_counter\(5) & (!\uart1|rx_counter\(4) & !\uart1|rx_counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_counter\(6),
	datab => \uart1|rx_counter\(5),
	datac => \uart1|rx_counter\(4),
	datad => \uart1|rx_counter\(7),
	combout => \uart1|Equal3~2_combout\);

-- Location: LCCOMB_X23_Y12_N18
\uart1|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Equal3~3_combout\ = (!\uart1|rx_counter\(0) & (!\uart1|rx_counter\(3) & (!\uart1|rx_counter\(2) & !\uart1|rx_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_counter\(0),
	datab => \uart1|rx_counter\(3),
	datac => \uart1|rx_counter\(2),
	datad => \uart1|rx_counter\(1),
	combout => \uart1|Equal3~3_combout\);

-- Location: LCCOMB_X25_Y12_N16
\uart1|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Equal3~1_combout\ = (!\uart1|rx_counter\(9) & (!\uart1|rx_counter\(11) & (!\uart1|rx_counter\(10) & !\uart1|rx_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_counter\(9),
	datab => \uart1|rx_counter\(11),
	datac => \uart1|rx_counter\(10),
	datad => \uart1|rx_counter\(8),
	combout => \uart1|Equal3~1_combout\);

-- Location: LCCOMB_X25_Y12_N12
\uart1|Equal3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Equal3~4_combout\ = (\uart1|Equal3~0_combout\ & (\uart1|Equal3~2_combout\ & (\uart1|Equal3~3_combout\ & \uart1|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Equal3~0_combout\,
	datab => \uart1|Equal3~2_combout\,
	datac => \uart1|Equal3~3_combout\,
	datad => \uart1|Equal3~1_combout\,
	combout => \uart1|Equal3~4_combout\);

-- Location: LCCOMB_X21_Y11_N18
\uart1|rx_shift_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_shift_reg[0]~1_combout\ = (\uart1|rx_en~q\ & \uart1|Equal3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|rx_en~q\,
	datad => \uart1|Equal3~4_combout\,
	combout => \uart1|rx_shift_reg[0]~1_combout\);

-- Location: LCCOMB_X21_Y11_N2
\uart1|rx_bitcnt[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_bitcnt[3]~2_combout\ = (\uart1|rx_full~q\) # ((\uart1|uart_rx_core~0_combout\ & ((\uart1|Equal4~0_combout\) # (!\uart1|rx_shift_reg[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Equal4~0_combout\,
	datab => \uart1|rx_shift_reg[0]~1_combout\,
	datac => \uart1|rx_full~q\,
	datad => \uart1|uart_rx_core~0_combout\,
	combout => \uart1|rx_bitcnt[3]~2_combout\);

-- Location: LCCOMB_X21_Y11_N12
\uart1|rx_bitcnt[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_bitcnt[0]~6_combout\ = (\uart1|rx_bitcnt[3]~2_combout\ & (((\uart1|rx_bitcnt\(0))))) # (!\uart1|rx_bitcnt[3]~2_combout\ & (((!\uart1|rx_en~q\ & !\uart1|rxd_ff~q\)) # (!\uart1|rx_bitcnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_en~q\,
	datab => \uart1|rx_bitcnt[3]~2_combout\,
	datac => \uart1|rx_bitcnt\(0),
	datad => \uart1|rxd_ff~q\,
	combout => \uart1|rx_bitcnt[0]~6_combout\);

-- Location: FF_X21_Y11_N13
\uart1|rx_bitcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_bitcnt[0]~6_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_bitcnt\(0));

-- Location: LCCOMB_X21_Y11_N10
\uart1|rx_bitcnt[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_bitcnt[1]~5_combout\ = (\uart1|rx_bitcnt[3]~2_combout\ & (((\uart1|rx_bitcnt\(1))))) # (!\uart1|rx_bitcnt[3]~2_combout\ & (\uart1|uart_rx_core~0_combout\ & (\uart1|rx_bitcnt\(0) $ (!\uart1|rx_bitcnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_bitcnt\(0),
	datab => \uart1|rx_bitcnt[3]~2_combout\,
	datac => \uart1|rx_bitcnt\(1),
	datad => \uart1|uart_rx_core~0_combout\,
	combout => \uart1|rx_bitcnt[1]~5_combout\);

-- Location: FF_X21_Y11_N11
\uart1|rx_bitcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_bitcnt[1]~5_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_bitcnt\(1));

-- Location: LCCOMB_X21_Y11_N14
\uart1|Add3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add3~1_combout\ = \uart1|rx_bitcnt\(2) $ (((\uart1|rx_bitcnt\(0)) # (\uart1|rx_bitcnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_bitcnt\(0),
	datab => \uart1|rx_bitcnt\(2),
	datad => \uart1|rx_bitcnt\(1),
	combout => \uart1|Add3~1_combout\);

-- Location: LCCOMB_X21_Y11_N16
\uart1|rx_bitcnt[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_bitcnt[2]~4_combout\ = (\uart1|rx_bitcnt[3]~2_combout\ & (((\uart1|rx_bitcnt\(2))))) # (!\uart1|rx_bitcnt[3]~2_combout\ & (!\uart1|Add3~1_combout\ & ((\uart1|uart_rx_core~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_bitcnt[3]~2_combout\,
	datab => \uart1|Add3~1_combout\,
	datac => \uart1|rx_bitcnt\(2),
	datad => \uart1|uart_rx_core~0_combout\,
	combout => \uart1|rx_bitcnt[2]~4_combout\);

-- Location: FF_X21_Y11_N17
\uart1|rx_bitcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_bitcnt[2]~4_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_bitcnt\(2));

-- Location: LCCOMB_X21_Y11_N4
\uart1|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Add3~0_combout\ = \uart1|rx_bitcnt\(3) $ (((\uart1|rx_bitcnt\(0)) # ((\uart1|rx_bitcnt\(2)) # (\uart1|rx_bitcnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_bitcnt\(0),
	datab => \uart1|rx_bitcnt\(2),
	datac => \uart1|rx_bitcnt\(3),
	datad => \uart1|rx_bitcnt\(1),
	combout => \uart1|Add3~0_combout\);

-- Location: LCCOMB_X21_Y11_N22
\uart1|rx_bitcnt[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_bitcnt[3]~3_combout\ = (\uart1|rx_bitcnt[3]~2_combout\ & (((\uart1|rx_bitcnt\(3))))) # (!\uart1|rx_bitcnt[3]~2_combout\ & (((!\uart1|uart_rx_core~0_combout\)) # (!\uart1|Add3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Add3~0_combout\,
	datab => \uart1|rx_bitcnt[3]~2_combout\,
	datac => \uart1|rx_bitcnt\(3),
	datad => \uart1|uart_rx_core~0_combout\,
	combout => \uart1|rx_bitcnt[3]~3_combout\);

-- Location: FF_X21_Y11_N23
\uart1|rx_bitcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_bitcnt[3]~3_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_bitcnt\(3));

-- Location: LCCOMB_X21_Y11_N6
\uart1|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|Equal4~0_combout\ = (!\uart1|rx_bitcnt\(0) & (!\uart1|rx_bitcnt\(2) & (!\uart1|rx_bitcnt\(3) & !\uart1|rx_bitcnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_bitcnt\(0),
	datab => \uart1|rx_bitcnt\(2),
	datac => \uart1|rx_bitcnt\(3),
	datad => \uart1|rx_bitcnt\(1),
	combout => \uart1|Equal4~0_combout\);

-- Location: LCCOMB_X21_Y11_N26
\uart1|rx_en~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_en~2_combout\ = (\uart1|rx_en~q\ & (((!\uart1|Equal3~4_combout\) # (!\uart1|Equal4~0_combout\)))) # (!\uart1|rx_en~q\ & (!\uart1|rxd_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rxd_ff~q\,
	datab => \uart1|Equal4~0_combout\,
	datac => \uart1|rx_en~q\,
	datad => \uart1|Equal3~4_combout\,
	combout => \uart1|rx_en~2_combout\);

-- Location: FF_X21_Y11_N27
\uart1|rx_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_en~2_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|ALT_INV_rx_full~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_en~q\);

-- Location: LCCOMB_X21_Y11_N0
\uart1|rx_shift_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_shift_reg[0]~0_combout\ = (\uart1|rx_en~q\ & (!\uart1|Equal4~0_combout\ & (!\uart1|rx_full~q\ & \uart1|Equal3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_en~q\,
	datab => \uart1|Equal4~0_combout\,
	datac => \uart1|rx_full~q\,
	datad => \uart1|Equal3~4_combout\,
	combout => \uart1|rx_shift_reg[0]~0_combout\);

-- Location: FF_X22_Y14_N25
\uart1|rx_shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \uart1|rxd_ff~q\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \uart1|rx_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_shift_reg\(7));

-- Location: LCCOMB_X22_Y14_N30
\uart1|rx_buffer_reg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_buffer_reg[7]~feeder_combout\ = \uart1|rx_shift_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|rx_shift_reg\(7),
	combout => \uart1|rx_buffer_reg[7]~feeder_combout\);

-- Location: FF_X22_Y14_N31
\uart1|rx_buffer_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_buffer_reg[7]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|rx_buffer_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_buffer_reg\(7));

-- Location: FF_X21_Y13_N21
\gpio1|gpio_dir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \system_data_o[7]~54_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \gpio1|gpio_dir_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_dir_reg\(7));

-- Location: FF_X26_Y13_N11
\gpio1|gpio_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[7]~54_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_reg\(7));

-- Location: IOIBUF_X34_Y19_N15
\ioport[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ioport(7),
	o => \ioport[7]~input_o\);

-- Location: LCCOMB_X28_Y13_N24
\system_data_o[7]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[7]~50_combout\ = (\uart1|uart_register_file_read~0_combout\) # ((!\cpu1|addr[0]~0_combout\ & !\uart1|baudrate_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[0]~0_combout\,
	datab => \uart1|uart_register_file_read~0_combout\,
	datad => \uart1|baudrate_reg\(7),
	combout => \system_data_o[7]~50_combout\);

-- Location: LCCOMB_X28_Y13_N10
\system_data_o[7]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[7]~51_combout\ = (\system_data_o[13]~5_combout\ & ((\system_data_o[13]~6_combout\ & ((\system_data_o[7]~50_combout\))) # (!\system_data_o[13]~6_combout\ & (\ioport[7]~input_o\)))) # (!\system_data_o[13]~5_combout\ & 
-- (((!\system_data_o[13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ioport[7]~input_o\,
	datab => \system_data_o[13]~5_combout\,
	datac => \system_data_o[13]~6_combout\,
	datad => \system_data_o[7]~50_combout\,
	combout => \system_data_o[7]~51_combout\);

-- Location: LCCOMB_X26_Y13_N10
\system_data_o[7]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[7]~52_combout\ = (\system_data_o[13]~2_combout\ & (((\system_data_o[7]~51_combout\)))) # (!\system_data_o[13]~2_combout\ & ((\system_data_o[7]~51_combout\ & ((\gpio1|gpio_reg\(7)))) # (!\system_data_o[7]~51_combout\ & 
-- (\gpio1|gpio_dir_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~2_combout\,
	datab => \gpio1|gpio_dir_reg\(7),
	datac => \gpio1|gpio_reg\(7),
	datad => \system_data_o[7]~51_combout\,
	combout => \system_data_o[7]~52_combout\);

-- Location: LCCOMB_X21_Y13_N6
\system_data_o[7]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[7]~53_combout\ = (\system_data_o[3]~91_combout\ & (((!\system_data_o[3]~9_combout\)))) # (!\system_data_o[3]~91_combout\ & ((\system_data_o[3]~9_combout\ & ((\cpu1|t\(7)))) # (!\system_data_o[3]~9_combout\ & 
-- (\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datab => \system_data_o[3]~91_combout\,
	datac => \system_data_o[3]~9_combout\,
	datad => \cpu1|t\(7),
	combout => \system_data_o[7]~53_combout\);

-- Location: LCCOMB_X21_Y13_N20
\system_data_o[7]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[7]~54_combout\ = (\system_data_o[3]~10_combout\ & ((\system_data_o[7]~53_combout\ & ((\system_data_o[7]~52_combout\))) # (!\system_data_o[7]~53_combout\ & (\uart1|rx_buffer_reg\(7))))) # (!\system_data_o[3]~10_combout\ & 
-- (((\system_data_o[7]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|rx_buffer_reg\(7),
	datab => \system_data_o[3]~10_combout\,
	datac => \system_data_o[7]~52_combout\,
	datad => \system_data_o[7]~53_combout\,
	combout => \system_data_o[7]~54_combout\);

-- Location: FF_X10_Y12_N7
\cpu1|i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[7]~54_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Mux34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|i\(7));

-- Location: LCCOMB_X10_Y12_N6
\cpu1|write~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|write~5_combout\ = (\cpu1|Mux35~1_combout\ & ((\cpu1|Mux36~0_combout\) # ((!\cpu1|slot\(0) & \cpu1|i\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|slot\(0),
	datab => \cpu1|Mux36~0_combout\,
	datac => \cpu1|i\(7),
	datad => \cpu1|Mux35~1_combout\,
	combout => \cpu1|write~5_combout\);

-- Location: LCCOMB_X12_Y12_N18
\cpu1|write~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|write~4_combout\ = (!\cpu1|Mux34~1_combout\ & (\cpu1|spush~0_combout\ & (\cpu1|Mux38~1_combout\ & \cpu1|write~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux34~1_combout\,
	datab => \cpu1|spush~0_combout\,
	datac => \cpu1|Mux38~1_combout\,
	datad => \cpu1|write~5_combout\,
	combout => \cpu1|write~4_combout\);

-- Location: FF_X23_Y14_N25
\gpio1|gpio_dir_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[10]~65_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_dir_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_dir_reg\(10));

-- Location: FF_X26_Y13_N21
\gpio1|gpio_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[10]~65_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_reg\(10));

-- Location: LCCOMB_X25_Y13_N24
\system_data_o[10]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[10]~61_combout\ = (\uart1|uart_register_file_read~0_combout\) # ((!\cpu1|addr[1]~1_combout\ & (!\cpu1|addr[0]~0_combout\ & \uart1|baudrate_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[1]~1_combout\,
	datab => \cpu1|addr[0]~0_combout\,
	datac => \uart1|uart_register_file_read~0_combout\,
	datad => \uart1|baudrate_reg\(10),
	combout => \system_data_o[10]~61_combout\);

-- Location: IOIBUF_X28_Y24_N8
\ioport[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ioport(10),
	o => \ioport[10]~input_o\);

-- Location: LCCOMB_X25_Y13_N10
\system_data_o[10]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[10]~62_combout\ = (\system_data_o[13]~5_combout\ & ((\system_data_o[13]~6_combout\ & (\system_data_o[10]~61_combout\)) # (!\system_data_o[13]~6_combout\ & ((\ioport[10]~input_o\))))) # (!\system_data_o[13]~5_combout\ & 
-- (((!\system_data_o[13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~5_combout\,
	datab => \system_data_o[10]~61_combout\,
	datac => \system_data_o[13]~6_combout\,
	datad => \ioport[10]~input_o\,
	combout => \system_data_o[10]~62_combout\);

-- Location: LCCOMB_X26_Y13_N20
\system_data_o[10]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[10]~63_combout\ = (\system_data_o[13]~2_combout\ & (((\system_data_o[10]~62_combout\)))) # (!\system_data_o[13]~2_combout\ & ((\system_data_o[10]~62_combout\ & ((\gpio1|gpio_reg\(10)))) # (!\system_data_o[10]~62_combout\ & 
-- (\gpio1|gpio_dir_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~2_combout\,
	datab => \gpio1|gpio_dir_reg\(10),
	datac => \gpio1|gpio_reg\(10),
	datad => \system_data_o[10]~62_combout\,
	combout => \system_data_o[10]~63_combout\);

-- Location: LCCOMB_X26_Y13_N30
\system_data_o[10]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[10]~64_combout\ = (!\cpu1|write~4_combout\ & ((\cpu1|addr[15]~7_combout\ & ((\system_data_o[10]~63_combout\))) # (!\cpu1|addr[15]~7_combout\ & (\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \cpu1|write~4_combout\,
	datac => \cpu1|addr[15]~7_combout\,
	datad => \system_data_o[10]~63_combout\,
	combout => \system_data_o[10]~64_combout\);

-- Location: LCCOMB_X23_Y14_N26
\system_data_o[10]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[10]~65_combout\ = (\system_data_o[10]~64_combout\) # ((\cpu1|write~4_combout\ & \cpu1|t\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[10]~64_combout\,
	datab => \cpu1|write~4_combout\,
	datad => \cpu1|t\(10),
	combout => \system_data_o[10]~65_combout\);

-- Location: FF_X10_Y12_N29
\cpu1|i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[10]~65_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Mux34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|i\(10));

-- Location: LCCOMB_X10_Y12_N28
\cpu1|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux38~0_combout\ = (\cpu1|slot\(0) & ((\cpu1|slot\(1) & ((\cpu1|i\(0)))) # (!\cpu1|slot\(1) & (\cpu1|i\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|slot\(0),
	datab => \cpu1|slot\(1),
	datac => \cpu1|i\(10),
	datad => \cpu1|i\(0),
	combout => \cpu1|Mux38~0_combout\);

-- Location: LCCOMB_X10_Y12_N14
\cpu1|Mux38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux38~1_combout\ = (\cpu1|Mux38~0_combout\) # ((!\cpu1|slot\(0) & (\cpu1|i\(5) & \cpu1|slot\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|slot\(0),
	datab => \cpu1|Mux38~0_combout\,
	datac => \cpu1|i\(5),
	datad => \cpu1|slot\(1),
	combout => \cpu1|Mux38~1_combout\);

-- Location: LCCOMB_X12_Y12_N22
\cpu1|Mux117~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux117~0_combout\ = (\cpu1|Mux37~1_combout\ & ((\cpu1|Mux34~1_combout\ & (!\cpu1|Mux35~1_combout\ & \cpu1|Mux38~1_combout\)) # (!\cpu1|Mux34~1_combout\ & (\cpu1|Mux35~1_combout\ & !\cpu1|Mux38~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux34~1_combout\,
	datab => \cpu1|Mux35~1_combout\,
	datac => \cpu1|Mux38~1_combout\,
	datad => \cpu1|Mux37~1_combout\,
	combout => \cpu1|Mux117~0_combout\);

-- Location: LCCOMB_X12_Y12_N24
\cpu1|Mux117~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux117~1_combout\ = (\cpu1|Mux34~1_combout\ & (\cpu1|Mux35~1_combout\ $ (((\cpu1|Mux37~1_combout\))))) # (!\cpu1|Mux34~1_combout\ & (\cpu1|Mux35~1_combout\ & ((\cpu1|Mux38~1_combout\) # (\cpu1|Mux37~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux34~1_combout\,
	datab => \cpu1|Mux35~1_combout\,
	datac => \cpu1|Mux38~1_combout\,
	datad => \cpu1|Mux37~1_combout\,
	combout => \cpu1|Mux117~1_combout\);

-- Location: LCCOMB_X12_Y12_N26
\cpu1|t_sel[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_sel[2]~0_combout\ = (\cpu1|spush~0_combout\ & ((\cpu1|Mux36~1_combout\ & (\cpu1|Mux117~0_combout\)) # (!\cpu1|Mux36~1_combout\ & ((\cpu1|Mux117~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux117~0_combout\,
	datab => \cpu1|spush~0_combout\,
	datac => \cpu1|Mux36~1_combout\,
	datad => \cpu1|Mux117~1_combout\,
	combout => \cpu1|t_sel[2]~0_combout\);

-- Location: LCCOMB_X16_Y17_N14
\cpu1|t[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t[2]~9_combout\ = (\cpu1|t_sel[2]~0_combout\ & (\cpu1|t[2]~2_combout\ & !\cpu1|Mux119~10_combout\)) # (!\cpu1|t_sel[2]~0_combout\ & (!\cpu1|t[2]~2_combout\ & \cpu1|Mux119~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t_sel[2]~0_combout\,
	datab => \cpu1|t[2]~2_combout\,
	datad => \cpu1|Mux119~10_combout\,
	combout => \cpu1|t[2]~9_combout\);

-- Location: LCCOMB_X12_Y12_N30
\cpu1|t_sel[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_sel[2]~1_combout\ = (\cpu1|Mux36~1_combout\ & (!\cpu1|Mux117~0_combout\)) # (!\cpu1|Mux36~1_combout\ & ((!\cpu1|Mux117~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux117~0_combout\,
	datab => \cpu1|Mux117~1_combout\,
	datac => \cpu1|Mux36~1_combout\,
	combout => \cpu1|t_sel[2]~1_combout\);

-- Location: LCCOMB_X12_Y12_N4
\cpu1|Mux116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux116~0_combout\ = (\cpu1|Mux35~1_combout\ & ((\cpu1|Mux38~1_combout\) # (\cpu1|Mux34~1_combout\ $ (\cpu1|Mux37~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux34~1_combout\,
	datab => \cpu1|Mux35~1_combout\,
	datac => \cpu1|Mux38~1_combout\,
	datad => \cpu1|Mux37~1_combout\,
	combout => \cpu1|Mux116~0_combout\);

-- Location: LCCOMB_X12_Y12_N16
\cpu1|Mux116~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux116~2_combout\ = (\cpu1|Mux116~0_combout\) # ((\cpu1|Mux116~1_combout\ & !\cpu1|Mux35~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux116~1_combout\,
	datab => \cpu1|Mux116~0_combout\,
	datac => \cpu1|Mux35~1_combout\,
	combout => \cpu1|Mux116~2_combout\);

-- Location: LCCOMB_X12_Y12_N2
\cpu1|t[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t[2]~10_combout\ = (!\cpu1|Mux119~10_combout\ & (((\cpu1|t_sel[2]~1_combout\ & !\cpu1|Mux116~2_combout\)) # (!\cpu1|spush~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t_sel[2]~1_combout\,
	datab => \cpu1|spush~0_combout\,
	datac => \cpu1|Mux119~10_combout\,
	datad => \cpu1|Mux116~2_combout\,
	combout => \cpu1|t[2]~10_combout\);

-- Location: LCCOMB_X16_Y17_N0
\cpu1|t[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t[2]~11_combout\ = ((\cpu1|Mux118~6_combout\ & \cpu1|t[2]~9_combout\)) # (!\cpu1|t[2]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux118~6_combout\,
	datab => \cpu1|t[2]~9_combout\,
	datac => \cpu1|t[2]~10_combout\,
	combout => \cpu1|t[2]~11_combout\);

-- Location: LCCOMB_X17_Y18_N24
\cpu1|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux20~2_combout\ = (\cpu1|t[2]~7_combout\ & (((\cpu1|t[2]~8_combout\)))) # (!\cpu1|t[2]~7_combout\ & ((\cpu1|t[2]~8_combout\ & (\cpu1|t\(14))) # (!\cpu1|t[2]~8_combout\ & ((\cpu1|sum[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(14),
	datab => \cpu1|t[2]~7_combout\,
	datac => \cpu1|sum[13]~26_combout\,
	datad => \cpu1|t[2]~8_combout\,
	combout => \cpu1|Mux20~2_combout\);

-- Location: LCCOMB_X14_Y17_N20
\cpu1|Mux33~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~13_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(14))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[14]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux118~6_combout\,
	datac => \cpu1|t\(14),
	datad => \cpu1|sum[14]~28_combout\,
	combout => \cpu1|Mux33~13_combout\);

-- Location: LCCOMB_X18_Y21_N26
\cpu1|t_in~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_in~3_combout\ = \cpu1|t\(13) $ (((\cpu1|sp\(4) & ((\cpu1|Mux3~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux3~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(13),
	datab => \cpu1|sp\(4),
	datac => \cpu1|Mux3~19_combout\,
	datad => \cpu1|Mux3~9_combout\,
	combout => \cpu1|t_in~3_combout\);

-- Location: LCCOMB_X16_Y17_N8
\cpu1|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux20~3_combout\ = (\cpu1|Mux20~2_combout\ & (((\cpu1|Mux33~13_combout\)) # (!\cpu1|t[2]~7_combout\))) # (!\cpu1|Mux20~2_combout\ & (\cpu1|t[2]~7_combout\ & ((\cpu1|t_in~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux20~2_combout\,
	datab => \cpu1|t[2]~7_combout\,
	datac => \cpu1|Mux33~13_combout\,
	datad => \cpu1|t_in~3_combout\,
	combout => \cpu1|Mux20~3_combout\);

-- Location: LCCOMB_X18_Y13_N24
\cpu1|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux20~0_combout\ = (\cpu1|t[2]~4_combout\ & (((\cpu1|t[2]~5_combout\)))) # (!\cpu1|t[2]~4_combout\ & ((\cpu1|t[2]~5_combout\ & ((\cpu1|a\(13)))) # (!\cpu1|t[2]~5_combout\ & (\cpu1|Mux33~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~4_combout\,
	datab => \cpu1|Mux33~9_combout\,
	datac => \cpu1|t[2]~5_combout\,
	datad => \cpu1|a\(13),
	combout => \cpu1|Mux20~0_combout\);

-- Location: LCCOMB_X18_Y13_N26
\cpu1|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux20~1_combout\ = (\cpu1|Mux20~0_combout\ & ((\cpu1|t\(5)) # ((!\cpu1|t[2]~4_combout\)))) # (!\cpu1|Mux20~0_combout\ & (((\cpu1|r\(13) & \cpu1|t[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(5),
	datab => \cpu1|Mux20~0_combout\,
	datac => \cpu1|r\(13),
	datad => \cpu1|t[2]~4_combout\,
	combout => \cpu1|Mux20~1_combout\);

-- Location: LCCOMB_X18_Y13_N4
\cpu1|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux20~4_combout\ = (\cpu1|t[2]~6_combout\ & (((\cpu1|Mux20~1_combout\) # (\cpu1|t[2]~3_combout\)))) # (!\cpu1|t[2]~6_combout\ & (\cpu1|Mux20~3_combout\ & ((!\cpu1|t[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux20~3_combout\,
	datab => \cpu1|t[2]~6_combout\,
	datac => \cpu1|Mux20~1_combout\,
	datad => \cpu1|t[2]~3_combout\,
	combout => \cpu1|Mux20~4_combout\);

-- Location: LCCOMB_X18_Y13_N22
\cpu1|Mux20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux20~5_combout\ = (\cpu1|t[2]~3_combout\ & ((\cpu1|Mux20~4_combout\ & ((\cpu1|Mux3~20_combout\))) # (!\cpu1|Mux20~4_combout\ & (\cpu1|t\(12))))) # (!\cpu1|t[2]~3_combout\ & (((\cpu1|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(12),
	datab => \cpu1|t[2]~3_combout\,
	datac => \cpu1|Mux20~4_combout\,
	datad => \cpu1|Mux3~20_combout\,
	combout => \cpu1|Mux20~5_combout\);

-- Location: LCCOMB_X21_Y13_N16
\cpu1|Mux20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux20~6_combout\ = (\cpu1|t[2]~11_combout\ & (((\cpu1|t[2]~12_combout\)))) # (!\cpu1|t[2]~11_combout\ & ((\cpu1|t[2]~12_combout\ & (\cpu1|Mux3~20_combout\ & \cpu1|t\(13))) # (!\cpu1|t[2]~12_combout\ & ((!\cpu1|t\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~11_combout\,
	datab => \cpu1|Mux3~20_combout\,
	datac => \cpu1|t[2]~12_combout\,
	datad => \cpu1|t\(13),
	combout => \cpu1|Mux20~6_combout\);

-- Location: LCCOMB_X21_Y13_N2
\cpu1|Mux20~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux20~7_combout\ = (\cpu1|t[2]~11_combout\ & ((\cpu1|Mux20~6_combout\ & ((\system_data_o[13]~32_combout\))) # (!\cpu1|Mux20~6_combout\ & (\cpu1|Mux20~5_combout\)))) # (!\cpu1|t[2]~11_combout\ & (((\cpu1|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~11_combout\,
	datab => \cpu1|Mux20~5_combout\,
	datac => \system_data_o[13]~32_combout\,
	datad => \cpu1|Mux20~6_combout\,
	combout => \cpu1|Mux20~7_combout\);

-- Location: FF_X21_Y13_N3
\cpu1|t[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux20~7_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|tload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|t\(13));

-- Location: FF_X22_Y13_N11
\gpio1|gpio_dir_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[13]~32_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_dir_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_dir_reg\(13));

-- Location: FF_X26_Y13_N19
\gpio1|gpio_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[13]~32_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_reg\(13));

-- Location: LCCOMB_X25_Y13_N8
\system_data_o[13]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[13]~28_combout\ = (\uart1|uart_register_file_read~0_combout\) # ((!\cpu1|addr[1]~1_combout\ & (!\cpu1|addr[0]~0_combout\ & \uart1|baudrate_reg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[1]~1_combout\,
	datab => \cpu1|addr[0]~0_combout\,
	datac => \uart1|uart_register_file_read~0_combout\,
	datad => \uart1|baudrate_reg\(13),
	combout => \system_data_o[13]~28_combout\);

-- Location: IOIBUF_X23_Y24_N8
\ioport[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ioport(13),
	o => \ioport[13]~input_o\);

-- Location: LCCOMB_X25_Y13_N2
\system_data_o[13]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[13]~29_combout\ = (\system_data_o[13]~6_combout\ & (\system_data_o[13]~28_combout\ & (\system_data_o[13]~5_combout\))) # (!\system_data_o[13]~6_combout\ & (((\ioport[13]~input_o\) # (!\system_data_o[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~6_combout\,
	datab => \system_data_o[13]~28_combout\,
	datac => \system_data_o[13]~5_combout\,
	datad => \ioport[13]~input_o\,
	combout => \system_data_o[13]~29_combout\);

-- Location: LCCOMB_X26_Y13_N18
\system_data_o[13]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[13]~30_combout\ = (\system_data_o[13]~2_combout\ & (((\system_data_o[13]~29_combout\)))) # (!\system_data_o[13]~2_combout\ & ((\system_data_o[13]~29_combout\ & ((\gpio1|gpio_reg\(13)))) # (!\system_data_o[13]~29_combout\ & 
-- (\gpio1|gpio_dir_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~2_combout\,
	datab => \gpio1|gpio_dir_reg\(13),
	datac => \gpio1|gpio_reg\(13),
	datad => \system_data_o[13]~29_combout\,
	combout => \system_data_o[13]~30_combout\);

-- Location: LCCOMB_X26_Y13_N12
\system_data_o[13]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[13]~31_combout\ = (!\cpu1|write~4_combout\ & ((\cpu1|addr[15]~7_combout\ & (\system_data_o[13]~30_combout\)) # (!\cpu1|addr[15]~7_combout\ & ((\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|write~4_combout\,
	datab => \system_data_o[13]~30_combout\,
	datac => \cpu1|addr[15]~7_combout\,
	datad => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	combout => \system_data_o[13]~31_combout\);

-- Location: LCCOMB_X26_Y13_N14
\system_data_o[13]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[13]~32_combout\ = (\system_data_o[13]~31_combout\) # ((\cpu1|t\(13) & \cpu1|write~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(13),
	datab => \cpu1|write~4_combout\,
	datad => \system_data_o[13]~31_combout\,
	combout => \system_data_o[13]~32_combout\);

-- Location: FF_X16_Y12_N11
\cpu1|i[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[13]~32_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Mux34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|i\(13));

-- Location: LCCOMB_X16_Y12_N10
\cpu1|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux35~0_combout\ = (\cpu1|slot\(0) & ((\cpu1|slot\(1) & ((\cpu1|i\(3)))) # (!\cpu1|slot\(1) & (\cpu1|i\(13))))) # (!\cpu1|slot\(0) & (!\cpu1|slot\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|slot\(0),
	datab => \cpu1|slot\(1),
	datac => \cpu1|i\(13),
	datad => \cpu1|i\(3),
	combout => \cpu1|Mux35~0_combout\);

-- Location: LCCOMB_X16_Y12_N20
\cpu1|Mux119~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux119~11_combout\ = (\cpu1|spush~0_combout\ & ((\cpu1|Mux35~0_combout\) # ((!\cpu1|slot\(0) & \cpu1|i\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|slot\(0),
	datab => \cpu1|spush~0_combout\,
	datac => \cpu1|i\(8),
	datad => \cpu1|Mux35~0_combout\,
	combout => \cpu1|Mux119~11_combout\);

-- Location: LCCOMB_X13_Y13_N12
\cpu1|spush~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|spush~1_combout\ = (\cpu1|Mux119~11_combout\ & \cpu1|Mux126~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Mux119~11_combout\,
	datad => \cpu1|Mux126~0_combout\,
	combout => \cpu1|spush~1_combout\);

-- Location: FF_X18_Y21_N17
\cpu1|sp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|sp[2]~9_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|sp~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(2));

-- Location: FF_X13_Y17_N31
\cpu1|s_stack[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[8][12]~q\);

-- Location: FF_X12_Y17_N25
\cpu1|s_stack[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[10][12]~q\);

-- Location: LCCOMB_X13_Y17_N30
\cpu1|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~12_combout\ = (\cpu1|sp\(0) & (\cpu1|sp\(1))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & ((\cpu1|s_stack[10][12]~q\))) # (!\cpu1|sp\(1) & (\cpu1|s_stack[8][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[8][12]~q\,
	datad => \cpu1|s_stack[10][12]~q\,
	combout => \cpu1|Mux4~12_combout\);

-- Location: FF_X12_Y17_N19
\cpu1|s_stack[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[11][12]~q\);

-- Location: LCCOMB_X13_Y17_N12
\cpu1|s_stack[9][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[9][12]~feeder_combout\ = \cpu1|t\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(12),
	combout => \cpu1|s_stack[9][12]~feeder_combout\);

-- Location: FF_X13_Y17_N13
\cpu1|s_stack[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[9][12]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[9][12]~q\);

-- Location: LCCOMB_X12_Y17_N18
\cpu1|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~13_combout\ = (\cpu1|Mux4~12_combout\ & (((\cpu1|s_stack[11][12]~q\)) # (!\cpu1|sp\(0)))) # (!\cpu1|Mux4~12_combout\ & (\cpu1|sp\(0) & ((\cpu1|s_stack[9][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux4~12_combout\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[11][12]~q\,
	datad => \cpu1|s_stack[9][12]~q\,
	combout => \cpu1|Mux4~13_combout\);

-- Location: LCCOMB_X26_Y19_N0
\cpu1|s_stack[2][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[2][12]~feeder_combout\ = \cpu1|t\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(12),
	combout => \cpu1|s_stack[2][12]~feeder_combout\);

-- Location: FF_X26_Y19_N1
\cpu1|s_stack[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[2][12]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[2][12]~q\);

-- Location: FF_X23_Y18_N19
\cpu1|s_stack[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[0][12]~q\);

-- Location: LCCOMB_X23_Y18_N18
\cpu1|Mux4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~14_combout\ = (\cpu1|sp\(0) & (((\cpu1|sp\(1))))) # (!\cpu1|sp\(0) & ((\cpu1|sp\(1) & (\cpu1|s_stack[2][12]~q\)) # (!\cpu1|sp\(1) & ((\cpu1|s_stack[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|s_stack[2][12]~q\,
	datac => \cpu1|s_stack[0][12]~q\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Mux4~14_combout\);

-- Location: FF_X22_Y18_N3
\cpu1|s_stack[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[3][12]~q\);

-- Location: FF_X23_Y18_N25
\cpu1|s_stack[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[1][12]~q\);

-- Location: LCCOMB_X22_Y18_N2
\cpu1|Mux4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~15_combout\ = (\cpu1|sp\(0) & ((\cpu1|Mux4~14_combout\ & (\cpu1|s_stack[3][12]~q\)) # (!\cpu1|Mux4~14_combout\ & ((\cpu1|s_stack[1][12]~q\))))) # (!\cpu1|sp\(0) & (\cpu1|Mux4~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|Mux4~14_combout\,
	datac => \cpu1|s_stack[3][12]~q\,
	datad => \cpu1|s_stack[1][12]~q\,
	combout => \cpu1|Mux4~15_combout\);

-- Location: LCCOMB_X22_Y18_N20
\cpu1|Mux4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~16_combout\ = (\cpu1|sp\(3) & ((\cpu1|sp\(2)) # ((\cpu1|Mux4~13_combout\)))) # (!\cpu1|sp\(3) & (!\cpu1|sp\(2) & ((\cpu1|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|sp\(2),
	datac => \cpu1|Mux4~13_combout\,
	datad => \cpu1|Mux4~15_combout\,
	combout => \cpu1|Mux4~16_combout\);

-- Location: LCCOMB_X25_Y21_N2
\cpu1|s_stack[6][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[6][12]~feeder_combout\ = \cpu1|t\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(12),
	combout => \cpu1|s_stack[6][12]~feeder_combout\);

-- Location: FF_X25_Y21_N3
\cpu1|s_stack[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[6][12]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[6][12]~q\);

-- Location: FF_X24_Y17_N23
\cpu1|s_stack[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[7][12]~q\);

-- Location: FF_X25_Y21_N29
\cpu1|s_stack[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[4][12]~q\);

-- Location: FF_X24_Y17_N5
\cpu1|s_stack[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[5][12]~q\);

-- Location: LCCOMB_X25_Y21_N28
\cpu1|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~10_combout\ = (\cpu1|sp\(1) & (\cpu1|sp\(0))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & ((\cpu1|s_stack[5][12]~q\))) # (!\cpu1|sp\(0) & (\cpu1|s_stack[4][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[4][12]~q\,
	datad => \cpu1|s_stack[5][12]~q\,
	combout => \cpu1|Mux4~10_combout\);

-- Location: LCCOMB_X24_Y17_N22
\cpu1|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~11_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux4~10_combout\ & ((\cpu1|s_stack[7][12]~q\))) # (!\cpu1|Mux4~10_combout\ & (\cpu1|s_stack[6][12]~q\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[6][12]~q\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[7][12]~q\,
	datad => \cpu1|Mux4~10_combout\,
	combout => \cpu1|Mux4~11_combout\);

-- Location: LCCOMB_X13_Y18_N12
\cpu1|s_stack[14][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|s_stack[14][12]~feeder_combout\ = \cpu1|t\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|t\(12),
	combout => \cpu1|s_stack[14][12]~feeder_combout\);

-- Location: FF_X13_Y18_N13
\cpu1|s_stack[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|s_stack[14][12]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[14][12]~q\);

-- Location: FF_X18_Y15_N29
\cpu1|s_stack[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[15][12]~q\);

-- Location: FF_X16_Y18_N9
\cpu1|s_stack[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[12][12]~q\);

-- Location: FF_X16_Y11_N25
\cpu1|s_stack[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \cpu1|t\(12),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|s_stack[13][12]~q\);

-- Location: LCCOMB_X16_Y18_N8
\cpu1|Mux4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~17_combout\ = (\cpu1|sp\(1) & (\cpu1|sp\(0))) # (!\cpu1|sp\(1) & ((\cpu1|sp\(0) & ((\cpu1|s_stack[13][12]~q\))) # (!\cpu1|sp\(0) & (\cpu1|s_stack[12][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(0),
	datac => \cpu1|s_stack[12][12]~q\,
	datad => \cpu1|s_stack[13][12]~q\,
	combout => \cpu1|Mux4~17_combout\);

-- Location: LCCOMB_X18_Y15_N28
\cpu1|Mux4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~18_combout\ = (\cpu1|sp\(1) & ((\cpu1|Mux4~17_combout\ & ((\cpu1|s_stack[15][12]~q\))) # (!\cpu1|Mux4~17_combout\ & (\cpu1|s_stack[14][12]~q\)))) # (!\cpu1|sp\(1) & (((\cpu1|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|s_stack[14][12]~q\,
	datab => \cpu1|sp\(1),
	datac => \cpu1|s_stack[15][12]~q\,
	datad => \cpu1|Mux4~17_combout\,
	combout => \cpu1|Mux4~18_combout\);

-- Location: LCCOMB_X18_Y15_N6
\cpu1|Mux4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux4~19_combout\ = (\cpu1|sp\(2) & ((\cpu1|Mux4~16_combout\ & ((\cpu1|Mux4~18_combout\))) # (!\cpu1|Mux4~16_combout\ & (\cpu1|Mux4~11_combout\)))) # (!\cpu1|sp\(2) & (\cpu1|Mux4~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(2),
	datab => \cpu1|Mux4~16_combout\,
	datac => \cpu1|Mux4~11_combout\,
	datad => \cpu1|Mux4~18_combout\,
	combout => \cpu1|Mux4~19_combout\);

-- Location: LCCOMB_X18_Y15_N2
\cpu1|t_in~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_in~7_combout\ = (\cpu1|t\(12) & ((\cpu1|sp\(4) & ((\cpu1|Mux4~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux4~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux4~19_combout\,
	datab => \cpu1|sp\(4),
	datac => \cpu1|t\(12),
	datad => \cpu1|Mux4~9_combout\,
	combout => \cpu1|t_in~7_combout\);

-- Location: LCCOMB_X18_Y13_N2
\cpu1|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux21~0_combout\ = (\cpu1|t[2]~4_combout\ & ((\cpu1|t[2]~5_combout\) # ((\cpu1|r\(12))))) # (!\cpu1|t[2]~4_combout\ & (!\cpu1|t[2]~5_combout\ & ((\cpu1|Mux33~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~4_combout\,
	datab => \cpu1|t[2]~5_combout\,
	datac => \cpu1|r\(12),
	datad => \cpu1|Mux33~17_combout\,
	combout => \cpu1|Mux21~0_combout\);

-- Location: LCCOMB_X18_Y13_N12
\cpu1|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux21~1_combout\ = (\cpu1|t[2]~5_combout\ & ((\cpu1|Mux21~0_combout\ & ((\cpu1|t\(4)))) # (!\cpu1|Mux21~0_combout\ & (\cpu1|a\(12))))) # (!\cpu1|t[2]~5_combout\ & (((\cpu1|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(12),
	datab => \cpu1|t\(4),
	datac => \cpu1|t[2]~5_combout\,
	datad => \cpu1|Mux21~0_combout\,
	combout => \cpu1|Mux21~1_combout\);

-- Location: LCCOMB_X18_Y15_N4
\cpu1|t_in~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_in~8_combout\ = \cpu1|t\(12) $ (((\cpu1|sp\(4) & ((\cpu1|Mux4~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux4~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux4~19_combout\,
	datab => \cpu1|sp\(4),
	datac => \cpu1|t\(12),
	datad => \cpu1|Mux4~9_combout\,
	combout => \cpu1|t_in~8_combout\);

-- Location: LCCOMB_X18_Y13_N30
\cpu1|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux21~2_combout\ = (\cpu1|t[2]~8_combout\ & (((\cpu1|t[2]~7_combout\)))) # (!\cpu1|t[2]~8_combout\ & ((\cpu1|t[2]~7_combout\ & (\cpu1|t_in~8_combout\)) # (!\cpu1|t[2]~7_combout\ & ((\cpu1|sum[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t_in~8_combout\,
	datab => \cpu1|t[2]~8_combout\,
	datac => \cpu1|sum[12]~24_combout\,
	datad => \cpu1|t[2]~7_combout\,
	combout => \cpu1|Mux21~2_combout\);

-- Location: LCCOMB_X18_Y13_N8
\cpu1|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux21~3_combout\ = (\cpu1|Mux21~2_combout\ & (((\cpu1|Mux33~18_combout\) # (!\cpu1|t[2]~8_combout\)))) # (!\cpu1|Mux21~2_combout\ & (\cpu1|t\(13) & (\cpu1|t[2]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux21~2_combout\,
	datab => \cpu1|t\(13),
	datac => \cpu1|t[2]~8_combout\,
	datad => \cpu1|Mux33~18_combout\,
	combout => \cpu1|Mux21~3_combout\);

-- Location: LCCOMB_X18_Y13_N10
\cpu1|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux21~4_combout\ = (\cpu1|t[2]~6_combout\ & (((\cpu1|t[2]~3_combout\)))) # (!\cpu1|t[2]~6_combout\ & ((\cpu1|t[2]~3_combout\ & (\cpu1|t\(11))) # (!\cpu1|t[2]~3_combout\ & ((\cpu1|Mux21~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(11),
	datab => \cpu1|t[2]~6_combout\,
	datac => \cpu1|Mux21~3_combout\,
	datad => \cpu1|t[2]~3_combout\,
	combout => \cpu1|Mux21~4_combout\);

-- Location: LCCOMB_X18_Y13_N28
\cpu1|Mux21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux21~5_combout\ = (\cpu1|t[2]~6_combout\ & ((\cpu1|Mux21~4_combout\ & ((\cpu1|Mux4~20_combout\))) # (!\cpu1|Mux21~4_combout\ & (\cpu1|Mux21~1_combout\)))) # (!\cpu1|t[2]~6_combout\ & (((\cpu1|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux21~1_combout\,
	datab => \cpu1|t[2]~6_combout\,
	datac => \cpu1|Mux4~20_combout\,
	datad => \cpu1|Mux21~4_combout\,
	combout => \cpu1|Mux21~5_combout\);

-- Location: LCCOMB_X23_Y13_N10
\cpu1|Mux21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux21~6_combout\ = (\cpu1|t[2]~12_combout\ & (((\cpu1|t[2]~11_combout\)))) # (!\cpu1|t[2]~12_combout\ & ((\cpu1|t[2]~11_combout\ & (\cpu1|Mux21~5_combout\)) # (!\cpu1|t[2]~11_combout\ & ((!\cpu1|t\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux21~5_combout\,
	datab => \cpu1|t[2]~12_combout\,
	datac => \cpu1|t[2]~11_combout\,
	datad => \cpu1|t\(12),
	combout => \cpu1|Mux21~6_combout\);

-- Location: LCCOMB_X23_Y13_N2
\cpu1|Mux21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux21~7_combout\ = (\cpu1|t[2]~12_combout\ & ((\cpu1|Mux21~6_combout\ & (\system_data_o[12]~49_combout\)) # (!\cpu1|Mux21~6_combout\ & ((\cpu1|t_in~7_combout\))))) # (!\cpu1|t[2]~12_combout\ & (((\cpu1|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[12]~49_combout\,
	datab => \cpu1|t[2]~12_combout\,
	datac => \cpu1|t_in~7_combout\,
	datad => \cpu1|Mux21~6_combout\,
	combout => \cpu1|Mux21~7_combout\);

-- Location: FF_X23_Y13_N3
\cpu1|t[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux21~7_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|tload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|t\(12));

-- Location: FF_X23_Y13_N31
\gpio1|gpio_dir_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \system_data_o[12]~49_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \gpio1|gpio_dir_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_dir_reg\(12));

-- Location: FF_X26_Y13_N17
\gpio1|gpio_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[12]~49_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_reg\(12));

-- Location: LCCOMB_X25_Y13_N20
\system_data_o[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[12]~45_combout\ = (\uart1|uart_register_file_read~0_combout\) # ((!\cpu1|addr[0]~0_combout\ & (!\cpu1|addr[1]~1_combout\ & \uart1|baudrate_reg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|uart_register_file_read~0_combout\,
	datab => \cpu1|addr[0]~0_combout\,
	datac => \cpu1|addr[1]~1_combout\,
	datad => \uart1|baudrate_reg\(12),
	combout => \system_data_o[12]~45_combout\);

-- Location: IOIBUF_X34_Y17_N22
\ioport[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ioport(12),
	o => \ioport[12]~input_o\);

-- Location: LCCOMB_X25_Y13_N22
\system_data_o[12]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[12]~46_combout\ = (\system_data_o[13]~6_combout\ & (\system_data_o[12]~45_combout\ & ((\system_data_o[13]~5_combout\)))) # (!\system_data_o[13]~6_combout\ & (((\ioport[12]~input_o\) # (!\system_data_o[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~6_combout\,
	datab => \system_data_o[12]~45_combout\,
	datac => \ioport[12]~input_o\,
	datad => \system_data_o[13]~5_combout\,
	combout => \system_data_o[12]~46_combout\);

-- Location: LCCOMB_X26_Y13_N16
\system_data_o[12]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[12]~47_combout\ = (\system_data_o[13]~2_combout\ & (((\system_data_o[12]~46_combout\)))) # (!\system_data_o[13]~2_combout\ & ((\system_data_o[12]~46_combout\ & ((\gpio1|gpio_reg\(12)))) # (!\system_data_o[12]~46_combout\ & 
-- (\gpio1|gpio_dir_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~2_combout\,
	datab => \gpio1|gpio_dir_reg\(12),
	datac => \gpio1|gpio_reg\(12),
	datad => \system_data_o[12]~46_combout\,
	combout => \system_data_o[12]~47_combout\);

-- Location: LCCOMB_X23_Y13_N0
\system_data_o[12]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[12]~48_combout\ = (!\cpu1|write~4_combout\ & ((\cpu1|addr[15]~7_combout\ & ((\system_data_o[12]~47_combout\))) # (!\cpu1|addr[15]~7_combout\ & (\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datab => \cpu1|write~4_combout\,
	datac => \cpu1|addr[15]~7_combout\,
	datad => \system_data_o[12]~47_combout\,
	combout => \system_data_o[12]~48_combout\);

-- Location: LCCOMB_X23_Y13_N30
\system_data_o[12]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[12]~49_combout\ = (\system_data_o[12]~48_combout\) # ((\cpu1|t\(12) & \cpu1|write~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|t\(12),
	datac => \cpu1|write~4_combout\,
	datad => \system_data_o[12]~48_combout\,
	combout => \system_data_o[12]~49_combout\);

-- Location: FF_X10_Y12_N5
\cpu1|i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[12]~49_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Mux34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|i\(12));

-- Location: LCCOMB_X10_Y12_N4
\cpu1|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux36~0_combout\ = (\cpu1|slot\(0) & ((\cpu1|slot\(1) & ((\cpu1|i\(2)))) # (!\cpu1|slot\(1) & (\cpu1|i\(12))))) # (!\cpu1|slot\(0) & (!\cpu1|slot\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|slot\(0),
	datab => \cpu1|slot\(1),
	datac => \cpu1|i\(12),
	datad => \cpu1|i\(2),
	combout => \cpu1|Mux36~0_combout\);

-- Location: LCCOMB_X10_Y12_N24
\cpu1|Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux36~1_combout\ = (\cpu1|Mux36~0_combout\) # ((!\cpu1|slot\(0) & \cpu1|i\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux36~0_combout\,
	datac => \cpu1|slot\(0),
	datad => \cpu1|i\(7),
	combout => \cpu1|Mux36~1_combout\);

-- Location: LCCOMB_X12_Y13_N2
\cpu1|Mux124~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux124~3_combout\ = (\cpu1|a\(0) & \cpu1|Mux38~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(0),
	datad => \cpu1|Mux38~1_combout\,
	combout => \cpu1|Mux124~3_combout\);

-- Location: LCCOMB_X12_Y13_N14
\cpu1|Mux118~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux118~5_combout\ = (\cpu1|Mux35~1_combout\ & (!\cpu1|Mux34~1_combout\)) # (!\cpu1|Mux35~1_combout\ & (!\cpu1|Mux36~1_combout\ & ((!\cpu1|Mux124~3_combout\) # (!\cpu1|Mux34~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux35~1_combout\,
	datab => \cpu1|Mux34~1_combout\,
	datac => \cpu1|Mux36~1_combout\,
	datad => \cpu1|Mux124~3_combout\,
	combout => \cpu1|Mux118~5_combout\);

-- Location: LCCOMB_X16_Y12_N28
\cpu1|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux34~0_combout\ = (\cpu1|slot\(0) & ((\cpu1|slot\(1) & (\cpu1|i\(4))) # (!\cpu1|slot\(1) & ((\cpu1|i\(14)))))) # (!\cpu1|slot\(0) & (((!\cpu1|slot\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|slot\(0),
	datab => \cpu1|i\(4),
	datac => \cpu1|i\(14),
	datad => \cpu1|slot\(1),
	combout => \cpu1|Mux34~0_combout\);

-- Location: LCCOMB_X16_Y12_N14
\cpu1|Mux118~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux118~7_combout\ = (!\cpu1|Mux37~1_combout\ & ((\cpu1|Mux34~0_combout\) # ((!\cpu1|slot\(0) & \cpu1|i\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|slot\(0),
	datab => \cpu1|Mux37~1_combout\,
	datac => \cpu1|i\(9),
	datad => \cpu1|Mux34~0_combout\,
	combout => \cpu1|Mux118~7_combout\);

-- Location: LCCOMB_X12_Y13_N4
\cpu1|Mux118~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux118~4_combout\ = (\cpu1|Mux35~1_combout\ & ((\cpu1|Mux118~7_combout\ & (\cpu1|Mux36~1_combout\)) # (!\cpu1|Mux118~7_combout\ & ((\cpu1|Mux38~1_combout\))))) # (!\cpu1|Mux35~1_combout\ & (\cpu1|Mux118~7_combout\ & ((\cpu1|Mux38~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux35~1_combout\,
	datab => \cpu1|Mux118~7_combout\,
	datac => \cpu1|Mux36~1_combout\,
	datad => \cpu1|Mux38~1_combout\,
	combout => \cpu1|Mux118~4_combout\);

-- Location: LCCOMB_X12_Y13_N16
\cpu1|Mux118~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux118~6_combout\ = (\cpu1|spush~0_combout\ & ((\cpu1|Mux118~4_combout\) # ((\cpu1|Mux118~5_combout\ & \cpu1|Mux37~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|spush~0_combout\,
	datab => \cpu1|Mux118~5_combout\,
	datac => \cpu1|Mux118~4_combout\,
	datad => \cpu1|Mux37~1_combout\,
	combout => \cpu1|Mux118~6_combout\);

-- Location: LCCOMB_X16_Y17_N26
\cpu1|t[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t[2]~12_combout\ = (\cpu1|Mux118~6_combout\ & ((\cpu1|t[2]~9_combout\) # (\cpu1|t[2]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux118~6_combout\,
	datab => \cpu1|t[2]~9_combout\,
	datac => \cpu1|t[2]~10_combout\,
	combout => \cpu1|t[2]~12_combout\);

-- Location: LCCOMB_X25_Y16_N22
\cpu1|t_in~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t_in~4_combout\ = (\cpu1|t\(8) & ((\cpu1|sp\(4) & ((\cpu1|Mux8~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux8~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(4),
	datab => \cpu1|t\(8),
	datac => \cpu1|Mux8~19_combout\,
	datad => \cpu1|Mux8~9_combout\,
	combout => \cpu1|t_in~4_combout\);

-- Location: LCCOMB_X17_Y13_N28
\cpu1|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux25~0_combout\ = (\cpu1|t[2]~5_combout\ & (((\cpu1|t[2]~4_combout\)))) # (!\cpu1|t[2]~5_combout\ & ((\cpu1|t[2]~4_combout\ & ((\cpu1|r\(8)))) # (!\cpu1|t[2]~4_combout\ & (\cpu1|Mux33~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux33~11_combout\,
	datab => \cpu1|r\(8),
	datac => \cpu1|t[2]~5_combout\,
	datad => \cpu1|t[2]~4_combout\,
	combout => \cpu1|Mux25~0_combout\);

-- Location: LCCOMB_X17_Y13_N6
\cpu1|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux25~1_combout\ = (\cpu1|t[2]~5_combout\ & ((\cpu1|Mux25~0_combout\ & ((\cpu1|t\(0)))) # (!\cpu1|Mux25~0_combout\ & (\cpu1|a\(8))))) # (!\cpu1|t[2]~5_combout\ & (((\cpu1|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(8),
	datab => \cpu1|t\(0),
	datac => \cpu1|t[2]~5_combout\,
	datad => \cpu1|Mux25~0_combout\,
	combout => \cpu1|Mux25~1_combout\);

-- Location: LCCOMB_X25_Y16_N8
\cpu1|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux25~2_combout\ = \cpu1|t\(8) $ (((\cpu1|sp\(4) & ((\cpu1|Mux8~9_combout\))) # (!\cpu1|sp\(4) & (\cpu1|Mux8~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(4),
	datab => \cpu1|t\(8),
	datac => \cpu1|Mux8~19_combout\,
	datad => \cpu1|Mux8~9_combout\,
	combout => \cpu1|Mux25~2_combout\);

-- Location: LCCOMB_X16_Y17_N10
\cpu1|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux25~3_combout\ = (\cpu1|Mux25~2_combout\) # (\cpu1|t_sel[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux25~2_combout\,
	datad => \cpu1|t_sel[2]~0_combout\,
	combout => \cpu1|Mux25~3_combout\);

-- Location: LCCOMB_X16_Y17_N28
\cpu1|Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux25~4_combout\ = (\cpu1|t[2]~7_combout\ & (\cpu1|Mux25~3_combout\)) # (!\cpu1|t[2]~7_combout\ & (((!\cpu1|Mux118~6_combout\ & \cpu1|sum[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux25~3_combout\,
	datab => \cpu1|t[2]~7_combout\,
	datac => \cpu1|Mux118~6_combout\,
	datad => \cpu1|sum[8]~16_combout\,
	combout => \cpu1|Mux25~4_combout\);

-- Location: LCCOMB_X14_Y15_N16
\cpu1|Mux25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux25~5_combout\ = (\cpu1|Mux25~4_combout\ & ((\cpu1|Mux33~14_combout\) # ((!\cpu1|t[2]~8_combout\)))) # (!\cpu1|Mux25~4_combout\ & (((\cpu1|t\(9) & \cpu1|t[2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux33~14_combout\,
	datab => \cpu1|Mux25~4_combout\,
	datac => \cpu1|t\(9),
	datad => \cpu1|t[2]~8_combout\,
	combout => \cpu1|Mux25~5_combout\);

-- Location: LCCOMB_X17_Y13_N24
\cpu1|Mux25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux25~6_combout\ = (\cpu1|t[2]~3_combout\ & ((\cpu1|t\(7)) # ((\cpu1|t[2]~6_combout\)))) # (!\cpu1|t[2]~3_combout\ & (((!\cpu1|t[2]~6_combout\ & \cpu1|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(7),
	datab => \cpu1|t[2]~3_combout\,
	datac => \cpu1|t[2]~6_combout\,
	datad => \cpu1|Mux25~5_combout\,
	combout => \cpu1|Mux25~6_combout\);

-- Location: LCCOMB_X17_Y13_N2
\cpu1|Mux25~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux25~7_combout\ = (\cpu1|Mux25~6_combout\ & (((\cpu1|Mux8~20_combout\) # (!\cpu1|t[2]~6_combout\)))) # (!\cpu1|Mux25~6_combout\ & (\cpu1|Mux25~1_combout\ & (\cpu1|t[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux25~1_combout\,
	datab => \cpu1|Mux25~6_combout\,
	datac => \cpu1|t[2]~6_combout\,
	datad => \cpu1|Mux8~20_combout\,
	combout => \cpu1|Mux25~7_combout\);

-- Location: LCCOMB_X18_Y16_N10
\cpu1|Mux25~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux25~8_combout\ = (\cpu1|t[2]~12_combout\ & (\cpu1|t[2]~11_combout\)) # (!\cpu1|t[2]~12_combout\ & ((\cpu1|t[2]~11_combout\ & (\cpu1|Mux25~7_combout\)) # (!\cpu1|t[2]~11_combout\ & ((!\cpu1|t\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~12_combout\,
	datab => \cpu1|t[2]~11_combout\,
	datac => \cpu1|Mux25~7_combout\,
	datad => \cpu1|t\(8),
	combout => \cpu1|Mux25~8_combout\);

-- Location: LCCOMB_X18_Y16_N2
\cpu1|Mux25~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux25~9_combout\ = (\cpu1|t[2]~12_combout\ & ((\cpu1|Mux25~8_combout\ & (\system_data_o[8]~39_combout\)) # (!\cpu1|Mux25~8_combout\ & ((\cpu1|t_in~4_combout\))))) # (!\cpu1|t[2]~12_combout\ & (((\cpu1|Mux25~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~12_combout\,
	datab => \system_data_o[8]~39_combout\,
	datac => \cpu1|t_in~4_combout\,
	datad => \cpu1|Mux25~8_combout\,
	combout => \cpu1|Mux25~9_combout\);

-- Location: FF_X18_Y16_N3
\cpu1|t[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux25~9_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|tload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|t\(8));

-- Location: LCCOMB_X17_Y11_N18
\system_data_o[8]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[8]~35_combout\ = (!\cpu1|addr[0]~0_combout\ & ((\cpu1|addr[1]~1_combout\ & ((\uart1|rxb_full~q\))) # (!\cpu1|addr[1]~1_combout\ & (!\uart1|baudrate_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|baudrate_reg\(8),
	datab => \cpu1|addr[0]~0_combout\,
	datac => \cpu1|addr[1]~1_combout\,
	datad => \uart1|rxb_full~q\,
	combout => \system_data_o[8]~35_combout\);

-- Location: LCCOMB_X17_Y11_N28
\system_data_o[8]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[8]~36_combout\ = (\system_data_o[8]~35_combout\) # ((!\uart1|tx_en~q\ & (\uart1|tx_rq~5_combout\ & !\uart1|hw_xonoff_ff~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|tx_en~q\,
	datab => \uart1|tx_rq~5_combout\,
	datac => \uart1|hw_xonoff_ff~q\,
	datad => \system_data_o[8]~35_combout\,
	combout => \system_data_o[8]~36_combout\);

-- Location: IOIBUF_X34_Y20_N8
\ioport[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ioport(8),
	o => \ioport[8]~input_o\);

-- Location: FF_X18_Y14_N27
\gpio1|gpio_dir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[8]~39_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_dir_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_dir_reg\(8));

-- Location: FF_X18_Y14_N13
\gpio1|gpio_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \system_data_o[8]~39_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \gpio1|gpio_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_reg\(8));

-- Location: LCCOMB_X18_Y14_N26
\system_data_o[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[8]~33_combout\ = (!\cpu1|addr[1]~1_combout\ & ((\cpu1|addr[0]~0_combout\ & (\gpio1|gpio_dir_reg\(8))) # (!\cpu1|addr[0]~0_combout\ & ((\gpio1|gpio_reg\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[1]~1_combout\,
	datab => \cpu1|addr[0]~0_combout\,
	datac => \gpio1|gpio_dir_reg\(8),
	datad => \gpio1|gpio_reg\(8),
	combout => \system_data_o[8]~33_combout\);

-- Location: LCCOMB_X18_Y14_N6
\system_data_o[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[8]~34_combout\ = (\system_data_o[8]~33_combout\) # ((\ioport[8]~input_o\ & \cpu1|addr[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ioport[8]~input_o\,
	datac => \system_data_o[8]~33_combout\,
	datad => \cpu1|addr[1]~1_combout\,
	combout => \system_data_o[8]~34_combout\);

-- Location: LCCOMB_X18_Y14_N24
\system_data_o[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[8]~37_combout\ = ((\cpu1|addr[2]~12_combout\ & ((\system_data_o[8]~34_combout\))) # (!\cpu1|addr[2]~12_combout\ & (\system_data_o[8]~36_combout\))) # (!\Equal2~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[2]~12_combout\,
	datab => \Equal2~7_combout\,
	datac => \system_data_o[8]~36_combout\,
	datad => \system_data_o[8]~34_combout\,
	combout => \system_data_o[8]~37_combout\);

-- Location: LCCOMB_X18_Y14_N18
\system_data_o[8]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[8]~38_combout\ = (\cpu1|addr[15]~7_combout\ & ((\system_data_o[8]~37_combout\) # ((!\cpu1|read~1_combout\)))) # (!\cpu1|addr[15]~7_combout\ & (((\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[8]~37_combout\,
	datab => \cpu1|addr[15]~7_combout\,
	datac => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datad => \cpu1|read~1_combout\,
	combout => \system_data_o[8]~38_combout\);

-- Location: LCCOMB_X18_Y14_N12
\system_data_o[8]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[8]~39_combout\ = (\cpu1|write~4_combout\ & (\cpu1|t\(8))) # (!\cpu1|write~4_combout\ & ((\system_data_o[8]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|t\(8),
	datac => \cpu1|write~4_combout\,
	datad => \system_data_o[8]~38_combout\,
	combout => \system_data_o[8]~39_combout\);

-- Location: FF_X16_Y12_N21
\cpu1|i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[8]~39_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Mux34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|i\(8));

-- Location: LCCOMB_X16_Y12_N22
\cpu1|Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux35~1_combout\ = (\cpu1|Mux35~0_combout\) # ((!\cpu1|slot\(0) & \cpu1|i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|slot\(0),
	datab => \cpu1|i\(8),
	datad => \cpu1|Mux35~0_combout\,
	combout => \cpu1|Mux35~1_combout\);

-- Location: LCCOMB_X10_Y12_N0
\cpu1|Mux109~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux109~1_combout\ = (\cpu1|Mux34~1_combout\) # ((\cpu1|Mux36~1_combout\ & ((\cpu1|Mux37~1_combout\) # (!\cpu1|Mux38~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux38~1_combout\,
	datab => \cpu1|Mux34~1_combout\,
	datac => \cpu1|Mux37~1_combout\,
	datad => \cpu1|Mux36~1_combout\,
	combout => \cpu1|Mux109~1_combout\);

-- Location: LCCOMB_X10_Y12_N10
\cpu1|Mux109~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux109~2_combout\ = (\cpu1|Mux35~1_combout\ & (\cpu1|Mux37~1_combout\ & (\cpu1|Mux109~0_combout\))) # (!\cpu1|Mux35~1_combout\ & (((!\cpu1|Mux109~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux35~1_combout\,
	datab => \cpu1|Mux37~1_combout\,
	datac => \cpu1|Mux109~0_combout\,
	datad => \cpu1|Mux109~1_combout\,
	combout => \cpu1|Mux109~2_combout\);

-- Location: LCCOMB_X16_Y13_N8
\cpu1|slot~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|slot~2_combout\ = (!\cpu1|slot\(1)) # (!\cpu1|Mux109~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux109~2_combout\,
	datad => \cpu1|slot\(1),
	combout => \cpu1|slot~2_combout\);

-- Location: FF_X16_Y13_N9
\cpu1|slot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|slot~2_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sclr => \cpu1|slot\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|slot\(0));

-- Location: LCCOMB_X16_Y12_N24
\cpu1|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux34~1_combout\ = (\cpu1|Mux34~0_combout\) # ((!\cpu1|slot\(0) & \cpu1|i\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|slot\(0),
	datac => \cpu1|i\(9),
	datad => \cpu1|Mux34~0_combout\,
	combout => \cpu1|Mux34~1_combout\);

-- Location: LCCOMB_X12_Y12_N6
\cpu1|Mux116~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux116~1_combout\ = (\cpu1|Mux38~1_combout\ & (!\cpu1|Mux36~1_combout\ & (\cpu1|Mux34~1_combout\ $ (\cpu1|Mux37~1_combout\)))) # (!\cpu1|Mux38~1_combout\ & (\cpu1|Mux37~1_combout\ & (\cpu1|Mux34~1_combout\ $ (!\cpu1|Mux36~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux34~1_combout\,
	datab => \cpu1|Mux38~1_combout\,
	datac => \cpu1|Mux36~1_combout\,
	datad => \cpu1|Mux37~1_combout\,
	combout => \cpu1|Mux116~1_combout\);

-- Location: LCCOMB_X12_Y12_N0
\cpu1|t[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|t[2]~2_combout\ = (\cpu1|spush~0_combout\ & ((\cpu1|Mux116~0_combout\) # ((\cpu1|Mux116~1_combout\ & !\cpu1|Mux35~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux116~1_combout\,
	datab => \cpu1|Mux116~0_combout\,
	datac => \cpu1|Mux35~1_combout\,
	datad => \cpu1|spush~0_combout\,
	combout => \cpu1|t[2]~2_combout\);

-- Location: LCCOMB_X14_Y13_N16
\cpu1|Mux33~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~37_combout\ = (\cpu1|t\(15) & (\cpu1|Mux118~6_combout\ & \cpu1|Mux1~20_combout\)) # (!\cpu1|t\(15) & (!\cpu1|Mux118~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(15),
	datab => \cpu1|Mux118~6_combout\,
	datad => \cpu1|Mux1~20_combout\,
	combout => \cpu1|Mux33~37_combout\);

-- Location: LCCOMB_X14_Y13_N6
\cpu1|Mux33~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~36_combout\ = (\cpu1|Mux118~6_combout\ & (((\system_data_o[15]~75_combout\)))) # (!\cpu1|Mux118~6_combout\ & (\cpu1|t\(15) $ (((\cpu1|Mux1~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(15),
	datab => \system_data_o[15]~75_combout\,
	datac => \cpu1|Mux118~6_combout\,
	datad => \cpu1|Mux1~20_combout\,
	combout => \cpu1|Mux33~36_combout\);

-- Location: LCCOMB_X14_Y13_N2
\cpu1|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux18~2_combout\ = (\cpu1|Mux119~10_combout\ & (((\cpu1|t_sel[2]~0_combout\) # (\cpu1|Mux33~36_combout\)))) # (!\cpu1|Mux119~10_combout\ & (\cpu1|Mux33~37_combout\ & (!\cpu1|t_sel[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux119~10_combout\,
	datab => \cpu1|Mux33~37_combout\,
	datac => \cpu1|t_sel[2]~0_combout\,
	datad => \cpu1|Mux33~36_combout\,
	combout => \cpu1|Mux18~2_combout\);

-- Location: LCCOMB_X14_Y13_N20
\cpu1|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux18~3_combout\ = (\cpu1|t_sel[2]~0_combout\ & ((\cpu1|Mux18~2_combout\ & (\cpu1|Mux33~38_combout\)) # (!\cpu1|Mux18~2_combout\ & ((\cpu1|Mux33~35_combout\))))) # (!\cpu1|t_sel[2]~0_combout\ & (((\cpu1|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux33~38_combout\,
	datab => \cpu1|t_sel[2]~0_combout\,
	datac => \cpu1|Mux33~35_combout\,
	datad => \cpu1|Mux18~2_combout\,
	combout => \cpu1|Mux18~3_combout\);

-- Location: LCCOMB_X14_Y13_N24
\cpu1|Mux33~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~33_combout\ = (\cpu1|Mux118~6_combout\ & (\system_data_o[15]~75_combout\)) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \system_data_o[15]~75_combout\,
	datac => \cpu1|a\(15),
	datad => \cpu1|Mux118~6_combout\,
	combout => \cpu1|Mux33~33_combout\);

-- Location: LCCOMB_X14_Y17_N16
\cpu1|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux18~0_combout\ = (\cpu1|Mux119~10_combout\ & (((\cpu1|t_sel[2]~0_combout\)))) # (!\cpu1|Mux119~10_combout\ & ((\cpu1|t_sel[2]~0_combout\ & ((\cpu1|Mux33~33_combout\))) # (!\cpu1|t_sel[2]~0_combout\ & (\cpu1|Mux33~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux119~10_combout\,
	datab => \cpu1|Mux33~13_combout\,
	datac => \cpu1|t_sel[2]~0_combout\,
	datad => \cpu1|Mux33~33_combout\,
	combout => \cpu1|Mux18~0_combout\);

-- Location: LCCOMB_X14_Y17_N22
\cpu1|Mux33~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~32_combout\ = (\cpu1|Mux118~6_combout\ & ((\cpu1|Mux1~20_combout\))) # (!\cpu1|Mux118~6_combout\ & (\cpu1|t\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux118~6_combout\,
	datac => \cpu1|t\(14),
	datad => \cpu1|Mux1~20_combout\,
	combout => \cpu1|Mux33~32_combout\);

-- Location: LCCOMB_X14_Y13_N10
\cpu1|Mux33~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~34_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(7))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|r\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|t\(7),
	datac => \cpu1|r\(15),
	datad => \cpu1|Mux118~6_combout\,
	combout => \cpu1|Mux33~34_combout\);

-- Location: LCCOMB_X14_Y17_N10
\cpu1|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux18~1_combout\ = (\cpu1|Mux119~10_combout\ & ((\cpu1|Mux18~0_combout\ & ((\cpu1|Mux33~34_combout\))) # (!\cpu1|Mux18~0_combout\ & (\cpu1|Mux33~32_combout\)))) # (!\cpu1|Mux119~10_combout\ & (\cpu1|Mux18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux119~10_combout\,
	datab => \cpu1|Mux18~0_combout\,
	datac => \cpu1|Mux33~32_combout\,
	datad => \cpu1|Mux33~34_combout\,
	combout => \cpu1|Mux18~1_combout\);

-- Location: LCCOMB_X14_Y17_N8
\cpu1|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux18~4_combout\ = (\cpu1|t[2]~2_combout\ & ((\cpu1|Mux18~1_combout\))) # (!\cpu1|t[2]~2_combout\ & (\cpu1|Mux18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t[2]~2_combout\,
	datab => \cpu1|Mux18~3_combout\,
	datad => \cpu1|Mux18~1_combout\,
	combout => \cpu1|Mux18~4_combout\);

-- Location: FF_X14_Y17_N9
\cpu1|t[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux18~4_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|tload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|t\(15));

-- Location: LCCOMB_X25_Y13_N28
\system_data_o[15]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[15]~71_combout\ = (\uart1|uart_register_file_read~0_combout\) # ((!\cpu1|addr[1]~1_combout\ & (!\cpu1|addr[0]~0_combout\ & \uart1|baudrate_reg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[1]~1_combout\,
	datab => \cpu1|addr[0]~0_combout\,
	datac => \uart1|uart_register_file_read~0_combout\,
	datad => \uart1|baudrate_reg\(15),
	combout => \system_data_o[15]~71_combout\);

-- Location: IOIBUF_X30_Y24_N1
\ioport[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ioport(15),
	o => \ioport[15]~input_o\);

-- Location: LCCOMB_X25_Y13_N30
\system_data_o[15]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[15]~72_combout\ = (\system_data_o[13]~5_combout\ & ((\system_data_o[13]~6_combout\ & (\system_data_o[15]~71_combout\)) # (!\system_data_o[13]~6_combout\ & ((\ioport[15]~input_o\))))) # (!\system_data_o[13]~5_combout\ & 
-- (((!\system_data_o[13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~5_combout\,
	datab => \system_data_o[15]~71_combout\,
	datac => \system_data_o[13]~6_combout\,
	datad => \ioport[15]~input_o\,
	combout => \system_data_o[15]~72_combout\);

-- Location: FF_X16_Y12_N13
\gpio1|gpio_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[15]~75_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_reg\(15));

-- Location: FF_X23_Y13_N13
\gpio1|gpio_dir_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[15]~75_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_dir_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_dir_reg\(15));

-- Location: LCCOMB_X16_Y12_N12
\system_data_o[15]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[15]~73_combout\ = (\system_data_o[13]~2_combout\ & (\system_data_o[15]~72_combout\)) # (!\system_data_o[13]~2_combout\ & ((\system_data_o[15]~72_combout\ & (\gpio1|gpio_reg\(15))) # (!\system_data_o[15]~72_combout\ & 
-- ((\gpio1|gpio_dir_reg\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[13]~2_combout\,
	datab => \system_data_o[15]~72_combout\,
	datac => \gpio1|gpio_reg\(15),
	datad => \gpio1|gpio_dir_reg\(15),
	combout => \system_data_o[15]~73_combout\);

-- Location: LCCOMB_X16_Y12_N6
\system_data_o[15]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[15]~74_combout\ = (!\cpu1|write~4_combout\ & ((\cpu1|addr[15]~7_combout\ & ((\system_data_o[15]~73_combout\))) # (!\cpu1|addr[15]~7_combout\ & (\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datab => \cpu1|addr[15]~7_combout\,
	datac => \cpu1|write~4_combout\,
	datad => \system_data_o[15]~73_combout\,
	combout => \system_data_o[15]~74_combout\);

-- Location: LCCOMB_X16_Y12_N18
\system_data_o[15]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[15]~75_combout\ = (\system_data_o[15]~74_combout\) # ((\cpu1|t\(15) & \cpu1|write~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(15),
	datab => \cpu1|write~4_combout\,
	datad => \system_data_o[15]~74_combout\,
	combout => \system_data_o[15]~75_combout\);

-- Location: FF_X16_Y12_N17
\cpu1|i[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \system_data_o[15]~75_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cpu1|Mux34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|i\(15));

-- Location: LCCOMB_X13_Y13_N8
\cpu1|spush~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|spush~0_combout\ = (\cpu1|slot\(1)) # ((\cpu1|i\(15) & \cpu1|slot\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|i\(15),
	datac => \cpu1|slot\(0),
	datad => \cpu1|slot\(1),
	combout => \cpu1|spush~0_combout\);

-- Location: LCCOMB_X12_Y13_N6
\cpu1|Mux119~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux119~7_combout\ = (\cpu1|spush~0_combout\ & (\cpu1|Mux35~1_combout\ & \cpu1|Mux119~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|spush~0_combout\,
	datac => \cpu1|Mux35~1_combout\,
	datad => \cpu1|Mux119~6_combout\,
	combout => \cpu1|Mux119~7_combout\);

-- Location: LCCOMB_X12_Y13_N20
\cpu1|Mux119~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux119~10_combout\ = (\cpu1|Mux119~7_combout\) # ((\cpu1|Mux119~9_combout\) # (\cpu1|Mux119~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux119~7_combout\,
	datab => \cpu1|Mux119~9_combout\,
	datad => \cpu1|Mux119~5_combout\,
	combout => \cpu1|Mux119~10_combout\);

-- Location: LCCOMB_X14_Y13_N18
\cpu1|Mux33~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~22_combout\ = (\cpu1|Mux118~6_combout\ & (((\uart1|tx_shift_reg[1]~0_combout\) # (!\cpu1|t_sel[2]~0_combout\)))) # (!\cpu1|Mux118~6_combout\ & (\cpu1|a\(0) & (\cpu1|t_sel[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|a\(0),
	datab => \cpu1|Mux118~6_combout\,
	datac => \cpu1|t_sel[2]~0_combout\,
	datad => \uart1|tx_shift_reg[1]~0_combout\,
	combout => \cpu1|Mux33~22_combout\);

-- Location: LCCOMB_X14_Y13_N28
\cpu1|Mux33~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~23_combout\ = (\cpu1|Mux119~10_combout\ & (((\cpu1|t_sel[2]~0_combout\)))) # (!\cpu1|Mux119~10_combout\ & ((\cpu1|t_sel[2]~0_combout\ & ((\cpu1|Mux33~22_combout\))) # (!\cpu1|t_sel[2]~0_combout\ & (\cpu1|a\(15) & !\cpu1|Mux33~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux119~10_combout\,
	datab => \cpu1|a\(15),
	datac => \cpu1|t_sel[2]~0_combout\,
	datad => \cpu1|Mux33~22_combout\,
	combout => \cpu1|Mux33~23_combout\);

-- Location: LCCOMB_X14_Y13_N22
\cpu1|Mux33~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~24_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(8))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(8),
	datab => \cpu1|r\(0),
	datad => \cpu1|Mux118~6_combout\,
	combout => \cpu1|Mux33~24_combout\);

-- Location: LCCOMB_X14_Y13_N0
\cpu1|Mux33~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~21_combout\ = (\cpu1|Mux118~6_combout\ & ((\cpu1|Mux16~20_combout\))) # (!\cpu1|Mux118~6_combout\ & (\cpu1|a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|a\(15),
	datac => \cpu1|Mux16~20_combout\,
	datad => \cpu1|Mux118~6_combout\,
	combout => \cpu1|Mux33~21_combout\);

-- Location: LCCOMB_X14_Y13_N8
\cpu1|Mux33~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~25_combout\ = (\cpu1|Mux119~10_combout\ & ((\cpu1|Mux33~23_combout\ & (\cpu1|Mux33~24_combout\)) # (!\cpu1|Mux33~23_combout\ & ((\cpu1|Mux33~21_combout\))))) # (!\cpu1|Mux119~10_combout\ & (\cpu1|Mux33~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux119~10_combout\,
	datab => \cpu1|Mux33~23_combout\,
	datac => \cpu1|Mux33~24_combout\,
	datad => \cpu1|Mux33~21_combout\,
	combout => \cpu1|Mux33~25_combout\);

-- Location: LCCOMB_X14_Y13_N26
\cpu1|Mux33~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~27_combout\ = (\cpu1|Mux118~6_combout\ & ((\uart1|tx_shift_reg[1]~0_combout\))) # (!\cpu1|Mux118~6_combout\ & (\cpu1|sum[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sum[0]~0_combout\,
	datab => \cpu1|Mux118~6_combout\,
	datad => \uart1|tx_shift_reg[1]~0_combout\,
	combout => \cpu1|Mux33~27_combout\);

-- Location: LCCOMB_X14_Y13_N12
\cpu1|Mux33~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~28_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|Mux16~20_combout\ & \cpu1|t\(0))) # (!\cpu1|Mux118~6_combout\ & ((!\cpu1|t\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux16~20_combout\,
	datab => \cpu1|Mux118~6_combout\,
	datac => \cpu1|t\(0),
	combout => \cpu1|Mux33~28_combout\);

-- Location: LCCOMB_X14_Y13_N30
\cpu1|Mux33~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~29_combout\ = (\cpu1|Mux119~10_combout\ & ((\cpu1|t_sel[2]~0_combout\) # ((\cpu1|Mux33~27_combout\)))) # (!\cpu1|Mux119~10_combout\ & (!\cpu1|t_sel[2]~0_combout\ & ((\cpu1|Mux33~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux119~10_combout\,
	datab => \cpu1|t_sel[2]~0_combout\,
	datac => \cpu1|Mux33~27_combout\,
	datad => \cpu1|Mux33~28_combout\,
	combout => \cpu1|Mux33~29_combout\);

-- Location: LCCOMB_X14_Y16_N28
\cpu1|Mux33~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~26_combout\ = (\cpu1|Mux118~6_combout\ & (\cpu1|t\(1))) # (!\cpu1|Mux118~6_combout\ & ((\cpu1|sum[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux118~6_combout\,
	datab => \cpu1|t\(1),
	datad => \cpu1|sum[0]~0_combout\,
	combout => \cpu1|Mux33~26_combout\);

-- Location: LCCOMB_X14_Y16_N6
\cpu1|Mux33~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~30_combout\ = (\cpu1|Mux33~29_combout\ & (((\cpu1|Mux33~16_combout\)) # (!\cpu1|t_sel[2]~0_combout\))) # (!\cpu1|Mux33~29_combout\ & (\cpu1|t_sel[2]~0_combout\ & ((\cpu1|Mux33~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux33~29_combout\,
	datab => \cpu1|t_sel[2]~0_combout\,
	datac => \cpu1|Mux33~16_combout\,
	datad => \cpu1|Mux33~26_combout\,
	combout => \cpu1|Mux33~30_combout\);

-- Location: LCCOMB_X14_Y16_N18
\cpu1|Mux33~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~31_combout\ = (\cpu1|t[2]~2_combout\ & (\cpu1|Mux33~25_combout\)) # (!\cpu1|t[2]~2_combout\ & ((\cpu1|Mux33~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux33~25_combout\,
	datac => \cpu1|t[2]~2_combout\,
	datad => \cpu1|Mux33~30_combout\,
	combout => \cpu1|Mux33~31_combout\);

-- Location: FF_X14_Y16_N19
\cpu1|t[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|Mux33~31_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \cpu1|tload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|t\(0));

-- Location: LCCOMB_X22_Y14_N4
\uart1|rx_shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|rx_shift_reg[0]~feeder_combout\ = \uart1|rx_shift_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|rx_shift_reg\(1),
	combout => \uart1|rx_shift_reg[0]~feeder_combout\);

-- Location: FF_X22_Y14_N5
\uart1|rx_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|rx_shift_reg[0]~feeder_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|rx_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_shift_reg\(0));

-- Location: FF_X22_Y14_N29
\uart1|rx_buffer_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \uart1|rx_shift_reg\(0),
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \uart1|rx_buffer_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|rx_buffer_reg\(0));

-- Location: LCCOMB_X17_Y11_N22
\system_data_o[0]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[0]~57_combout\ = (!\cpu1|addr[0]~0_combout\ & ((\cpu1|addr[1]~1_combout\ & (\uart1|hw_xonoff_ff~q\)) # (!\cpu1|addr[1]~1_combout\ & ((!\uart1|baudrate_reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|hw_xonoff_ff~q\,
	datab => \uart1|baudrate_reg\(0),
	datac => \cpu1|addr[1]~1_combout\,
	datad => \cpu1|addr[0]~0_combout\,
	combout => \system_data_o[0]~57_combout\);

-- Location: LCCOMB_X22_Y14_N28
\system_data_o[0]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[0]~58_combout\ = (\system_data_o[0]~57_combout\) # ((\cpu1|addr[0]~0_combout\ & (\cpu1|addr[1]~1_combout\ & \uart1|rx_buffer_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[0]~0_combout\,
	datab => \cpu1|addr[1]~1_combout\,
	datac => \uart1|rx_buffer_reg\(0),
	datad => \system_data_o[0]~57_combout\,
	combout => \system_data_o[0]~58_combout\);

-- Location: IOIBUF_X0_Y7_N1
\ioport[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ioport(0),
	o => \ioport[0]~input_o\);

-- Location: FF_X18_Y14_N5
\gpio1|gpio_dir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	asdata => \uart1|tx_shift_reg[1]~0_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \gpio1|gpio_dir_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_dir_reg\(0));

-- Location: LCCOMB_X18_Y14_N4
\system_data_o[0]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[0]~55_combout\ = (!\cpu1|addr[1]~1_combout\ & ((\cpu1|addr[0]~0_combout\ & (\gpio1|gpio_dir_reg\(0))) # (!\cpu1|addr[0]~0_combout\ & ((\gpio1|gpio_reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[1]~1_combout\,
	datab => \cpu1|addr[0]~0_combout\,
	datac => \gpio1|gpio_dir_reg\(0),
	datad => \gpio1|gpio_reg\(0),
	combout => \system_data_o[0]~55_combout\);

-- Location: LCCOMB_X18_Y14_N22
\system_data_o[0]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[0]~56_combout\ = (\system_data_o[0]~55_combout\) # ((\cpu1|addr[1]~1_combout\ & \ioport[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr[1]~1_combout\,
	datab => \ioport[0]~input_o\,
	datac => \system_data_o[0]~55_combout\,
	combout => \system_data_o[0]~56_combout\);

-- Location: LCCOMB_X18_Y14_N0
\system_data_o[0]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[0]~59_combout\ = ((\cpu1|addr[2]~12_combout\ & ((\system_data_o[0]~56_combout\))) # (!\cpu1|addr[2]~12_combout\ & (\system_data_o[0]~58_combout\))) # (!\Equal2~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[0]~58_combout\,
	datab => \Equal2~7_combout\,
	datac => \system_data_o[0]~56_combout\,
	datad => \cpu1|addr[2]~12_combout\,
	combout => \system_data_o[0]~59_combout\);

-- Location: LCCOMB_X18_Y14_N10
\system_data_o[0]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \system_data_o[0]~60_combout\ = (\cpu1|addr[15]~7_combout\ & (((\system_data_o[0]~59_combout\) # (!\cpu1|read~1_combout\)))) # (!\cpu1|addr[15]~7_combout\ & (\ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory_0|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datab => \cpu1|read~1_combout\,
	datac => \cpu1|addr[15]~7_combout\,
	datad => \system_data_o[0]~59_combout\,
	combout => \system_data_o[0]~60_combout\);

-- Location: LCCOMB_X18_Y14_N16
\uart1|tx_shift_reg[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_shift_reg[1]~0_combout\ = (\cpu1|write~4_combout\ & (\cpu1|t\(0))) # (!\cpu1|write~4_combout\ & ((\system_data_o[0]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|t\(0),
	datac => \cpu1|write~4_combout\,
	datad => \system_data_o[0]~60_combout\,
	combout => \uart1|tx_shift_reg[1]~0_combout\);

-- Location: FF_X18_Y14_N17
\gpio1|gpio_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_shift_reg[1]~0_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \gpio1|gpio_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|gpio_reg\(0));

-- Location: LCCOMB_X19_Y13_N8
\uart1|tx_shift_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_shift_reg[1]~feeder_combout\ = \uart1|tx_shift_reg[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|tx_shift_reg[1]~0_combout\,
	combout => \uart1|tx_shift_reg[1]~feeder_combout\);

-- Location: FF_X18_Y12_N27
\uart1|tx_shift_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_bitcnt~0_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_shift_en~q\);

-- Location: LCCOMB_X18_Y12_N14
\uart1|tx_shift_reg[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_shift_reg[0]~2_combout\ = (\uart1|hw_xonoff_ff~0_combout\ & ((\uart1|tx_rq~5_combout\) # ((\uart1|tx_en~q\)))) # (!\uart1|hw_xonoff_ff~0_combout\ & (((\uart1|tx_shift_en~q\ & \uart1|tx_en~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|tx_rq~5_combout\,
	datab => \uart1|hw_xonoff_ff~0_combout\,
	datac => \uart1|tx_shift_en~q\,
	datad => \uart1|tx_en~q\,
	combout => \uart1|tx_shift_reg[0]~2_combout\);

-- Location: LCCOMB_X19_Y13_N28
\uart1|tx_shift_reg[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_shift_reg[10]~11_combout\ = (\uart1|tx_shift_reg\(10)) # (\uart1|tx_shift_reg[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|tx_shift_reg\(10),
	datad => \uart1|tx_shift_reg[0]~2_combout\,
	combout => \uart1|tx_shift_reg[10]~11_combout\);

-- Location: FF_X19_Y13_N29
\uart1|tx_shift_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_shift_reg[10]~11_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_shift_reg\(10));

-- Location: LCCOMB_X19_Y13_N26
\uart1|tx_shift_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_shift_reg~10_combout\ = (\uart1|tx_shift_reg\(10)) # (!\uart1|tx_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|tx_en~q\,
	datad => \uart1|tx_shift_reg\(10),
	combout => \uart1|tx_shift_reg~10_combout\);

-- Location: FF_X19_Y13_N27
\uart1|tx_shift_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_shift_reg~10_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|tx_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_shift_reg\(9));

-- Location: LCCOMB_X19_Y13_N0
\uart1|tx_shift_reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_shift_reg~9_combout\ = (\uart1|tx_en~q\ & ((\uart1|tx_shift_reg\(9)))) # (!\uart1|tx_en~q\ & (\system_data_o[7]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|tx_en~q\,
	datac => \system_data_o[7]~54_combout\,
	datad => \uart1|tx_shift_reg\(9),
	combout => \uart1|tx_shift_reg~9_combout\);

-- Location: FF_X19_Y13_N1
\uart1|tx_shift_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_shift_reg~9_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|tx_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_shift_reg\(8));

-- Location: LCCOMB_X19_Y13_N14
\uart1|tx_shift_reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_shift_reg~8_combout\ = (\uart1|tx_en~q\ & ((\uart1|tx_shift_reg\(8)))) # (!\uart1|tx_en~q\ & (\system_data_o[6]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[6]~22_combout\,
	datac => \uart1|tx_en~q\,
	datad => \uart1|tx_shift_reg\(8),
	combout => \uart1|tx_shift_reg~8_combout\);

-- Location: FF_X19_Y13_N15
\uart1|tx_shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_shift_reg~8_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|tx_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_shift_reg\(7));

-- Location: LCCOMB_X19_Y13_N20
\uart1|tx_shift_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_shift_reg~7_combout\ = (\uart1|tx_en~q\ & ((\uart1|tx_shift_reg\(7)))) # (!\uart1|tx_en~q\ & (\system_data_o[5]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[5]~70_combout\,
	datab => \uart1|tx_shift_reg\(7),
	datac => \uart1|tx_en~q\,
	combout => \uart1|tx_shift_reg~7_combout\);

-- Location: FF_X19_Y13_N21
\uart1|tx_shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_shift_reg~7_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|tx_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_shift_reg\(6));

-- Location: LCCOMB_X19_Y13_N10
\uart1|tx_shift_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_shift_reg~6_combout\ = (\uart1|tx_en~q\ & ((\uart1|tx_shift_reg\(6)))) # (!\uart1|tx_en~q\ & (\system_data_o[4]~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \system_data_o[4]~80_combout\,
	datac => \uart1|tx_en~q\,
	datad => \uart1|tx_shift_reg\(6),
	combout => \uart1|tx_shift_reg~6_combout\);

-- Location: FF_X19_Y13_N11
\uart1|tx_shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_shift_reg~6_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|tx_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_shift_reg\(5));

-- Location: LCCOMB_X19_Y13_N24
\uart1|tx_shift_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_shift_reg~5_combout\ = (\uart1|tx_en~q\ & ((\uart1|tx_shift_reg\(5)))) # (!\uart1|tx_en~q\ & (\system_data_o[3]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|tx_en~q\,
	datac => \system_data_o[3]~27_combout\,
	datad => \uart1|tx_shift_reg\(5),
	combout => \uart1|tx_shift_reg~5_combout\);

-- Location: FF_X19_Y13_N25
\uart1|tx_shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_shift_reg~5_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|tx_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_shift_reg\(4));

-- Location: LCCOMB_X19_Y13_N6
\uart1|tx_shift_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_shift_reg~4_combout\ = (\uart1|tx_en~q\ & ((\uart1|tx_shift_reg\(4)))) # (!\uart1|tx_en~q\ & (\system_data_o[2]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \system_data_o[2]~44_combout\,
	datac => \uart1|tx_en~q\,
	datad => \uart1|tx_shift_reg\(4),
	combout => \uart1|tx_shift_reg~4_combout\);

-- Location: FF_X19_Y13_N7
\uart1|tx_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_shift_reg~4_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|tx_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_shift_reg\(3));

-- Location: LCCOMB_X19_Y13_N4
\uart1|tx_shift_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_shift_reg~3_combout\ = (\uart1|tx_en~q\ & ((\uart1|tx_shift_reg\(3)))) # (!\uart1|tx_en~q\ & (\system_data_o[1]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \system_data_o[1]~12_combout\,
	datac => \uart1|tx_en~q\,
	datad => \uart1|tx_shift_reg\(3),
	combout => \uart1|tx_shift_reg~3_combout\);

-- Location: FF_X19_Y13_N5
\uart1|tx_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_shift_reg~3_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|tx_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_shift_reg\(2));

-- Location: FF_X19_Y13_N9
\uart1|tx_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_shift_reg[1]~feeder_combout\,
	asdata => \uart1|tx_shift_reg\(2),
	clrn => \arst~inputclkctrl_outclk\,
	sload => \uart1|tx_en~q\,
	ena => \uart1|tx_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_shift_reg\(1));

-- Location: LCCOMB_X19_Y13_N18
\uart1|tx_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|tx_shift_reg~1_combout\ = (\uart1|tx_shift_reg\(1) & \uart1|tx_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|tx_shift_reg\(1),
	datac => \uart1|tx_en~q\,
	combout => \uart1|tx_shift_reg~1_combout\);

-- Location: FF_X19_Y13_N19
\uart1|tx_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|tx_shift_reg~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	ena => \uart1|tx_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|tx_shift_reg\(0));

-- Location: LCCOMB_X18_Y12_N6
\uart1|txd_o~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|txd_o~0_combout\ = (\uart1|Equal1~0_combout\) # (\uart1|tx_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|Equal1~0_combout\,
	datad => \uart1|tx_shift_reg\(0),
	combout => \uart1|txd_o~0_combout\);

-- Location: LCCOMB_X18_Y12_N2
\uart1|txd_o~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart1|txd_o~1_combout\ = (\uart1|Equal0~4_combout\ & ((\uart1|tx_en~q\ & ((!\uart1|txd_o~0_combout\))) # (!\uart1|tx_en~q\ & (\uart1|txd_o~q\)))) # (!\uart1|Equal0~4_combout\ & (((\uart1|txd_o~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Equal0~4_combout\,
	datab => \uart1|tx_en~q\,
	datac => \uart1|txd_o~q\,
	datad => \uart1|txd_o~0_combout\,
	combout => \uart1|txd_o~1_combout\);

-- Location: FF_X18_Y12_N3
\uart1|txd_o\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \uart1|txd_o~1_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|txd_o~q\);

-- Location: LCCOMB_X11_Y11_N12
\cpu1|inten~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|inten~0_combout\ = (!\cpu1|Mux34~1_combout\ & (\cpu1|spush~0_combout\ & !\cpu1|Mux35~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux34~1_combout\,
	datab => \cpu1|spush~0_combout\,
	datac => \cpu1|Mux35~1_combout\,
	combout => \cpu1|inten~0_combout\);

-- Location: LCCOMB_X11_Y11_N6
\cpu1|inten~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|inten~1_combout\ = (\cpu1|inten~0_combout\ & ((\cpu1|Mux37~1_combout\ & (!\cpu1|Mux38~1_combout\ & \cpu1|Mux36~1_combout\)) # (!\cpu1|Mux37~1_combout\ & (\cpu1|Mux38~1_combout\ & !\cpu1|Mux36~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux37~1_combout\,
	datab => \cpu1|Mux38~1_combout\,
	datac => \cpu1|Mux36~1_combout\,
	datad => \cpu1|inten~0_combout\,
	combout => \cpu1|inten~1_combout\);

-- Location: LCCOMB_X11_Y11_N18
\cpu1|inten~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|inten~2_combout\ = (\cpu1|inten~1_combout\ & (\cpu1|Mux119~12_combout\ & (\cpu1|Mux36~1_combout\))) # (!\cpu1|inten~1_combout\ & (((\cpu1|inten~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux119~12_combout\,
	datab => \cpu1|Mux36~1_combout\,
	datac => \cpu1|inten~q\,
	datad => \cpu1|inten~1_combout\,
	combout => \cpu1|inten~2_combout\);

-- Location: FF_X11_Y11_N19
\cpu1|inten\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \aclk~inputclkctrl_outclk\,
	d => \cpu1|inten~2_combout\,
	clrn => \arst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|inten~q\);

-- Location: FF_X13_Y14_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\);

-- Location: FF_X13_Y14_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\);

-- Location: LCCOMB_X11_Y13_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X10_Y15_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X10_Y15_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


