vendor_name = ModelSim
source_file = 1, C:/Users/eduar/Desktop/EduardoMichel_GustavoTang_TrabalhoM1/circuit6/circuit6.vhd
source_file = 1, C:/Users/eduar/Desktop/EduardoMichel_GustavoTang_TrabalhoM1/circuit6/circuit6_tb.vhd
source_file = 1, C:/Users/eduar/Desktop/EduardoMichel_GustavoTang_TrabalhoM1/circuit6/circuit5.vhd
source_file = 1, C:/Users/eduar/Desktop/EduardoMichel_GustavoTang_TrabalhoM1/circuit6/circuit4.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/eduar/Desktop/EduardoMichel_GustavoTang_TrabalhoM1/circuit6/db/circuit6.cbx.xml
design_name = circuit6
instance = comp, \o_S0~output\, o_S0~output, circuit6, 1
instance = comp, \o_S1~output\, o_S1~output, circuit6, 1
instance = comp, \o_S2~output\, o_S2~output, circuit6, 1
instance = comp, \i_E2~input\, i_E2~input, circuit6, 1
instance = comp, \i_E0~input\, i_E0~input, circuit6, 1
instance = comp, \i_E3~input\, i_E3~input, circuit6, 1
instance = comp, \i_E1~input\, i_E1~input, circuit6, 1
instance = comp, \o_S0~0\, o_S0~0, circuit6, 1
instance = comp, \u_0|o_SA0[1]~0\, u_0|o_SA0[1]~0, circuit6, 1
instance = comp, \u_0|o_SA0[0]~1\, u_0|o_SA0[0]~1, circuit6, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, circuit6, 1
