0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/wilso/Advanced_Multiplier/Advanced_Multiplier.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Multiplier_4bit.v,1696905315,verilog,,C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Multiplier_4bit_t.v,,AND;Full_Adder;Majority;Multiplier_4bit;NOT;OR,,,,,,,,
C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Multiplier_4bit_t.v,1696905455,verilog,,,,test_Multiplier_4bit,,,,,,,,
