Return-Path: <linux-kernel+bounces-661391-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [IPv6:2604:1380:45e3:2400::1])
	by mail.lfdr.de (Postfix) with ESMTPS id 24DEEAC2A6D
	for <lists+linux-kernel@lfdr.de>; Fri, 23 May 2025 21:31:13 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 2EEF69E8137
	for <lists+linux-kernel@lfdr.de>; Fri, 23 May 2025 19:30:52 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 53EDE1A2622;
	Fri, 23 May 2025 19:31:07 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b="S7/9tq1h"
Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.133.124])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 490AF19CC29
	for <linux-kernel@vger.kernel.org>; Fri, 23 May 2025 19:31:03 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=170.10.133.124
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1748028666; cv=none; b=Z0tM5InrDoTyHxI/nsV7FcbpYRsbXhXSrBOuZARAo8iGS9xP2shKuK3yQaJVNsY7mASWsSWcpiIs6dV6zYvJDMwZw/nNztD3KtcmFYvbulN48J3Mo4pMMHazHx83CROrGwcFTPZHSYQdWZ3fuLVm9lsYJUQqgf/AFswwswVZrwc=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1748028666; c=relaxed/simple;
	bh=lOS/mOBhe35eB3FbcSV6YiRh9swtBE2b8LuWiCv5lWI=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=JM/DQftIuaEloHnUh7c677UnChu4QOS036UaXHZxgfPkW/h2Zgjf3wV3I9xXJ37oKvllkgHwk44XfJwD17sRreBdVz3s5JR+xDK2SaPbeF5v4bbslPd/r8Pu8pBNae6RMSoBCOvv7yTLmQ+vRcr89X5IfS85QKwK5oGmwfJN7XY=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com; spf=pass smtp.mailfrom=redhat.com; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b=S7/9tq1h; arc=none smtp.client-ip=170.10.133.124
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=redhat.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com;
	s=mimecast20190719; t=1748028663;
	h=from:from:reply-to:subject:subject:date:date:message-id:message-id:
	 to:to:cc:cc:mime-version:mime-version:content-type:content-type:
	 content-transfer-encoding:content-transfer-encoding:
	 in-reply-to:in-reply-to:references:references;
	bh=FTvdxciROz3xcyDGA7SqLlzzoP+BAXCOdB9KfOHNYyY=;
	b=S7/9tq1h1cIp7MXk8KMwPD1uEuN5m5ruhzhbkUzK/ZycfRKptsaOAiV5r6eW4ywkENuvTL
	UEgaifGqYJRIWJ50U/3dc/MWkBTfRhsCyDaCufbTr+JJJ+HmyfEqZe8GwygUGp3QA/737h
	IcvbVc7eSl6b8K+Pi57e3hdmveO2YA0=
Received: from mail-qv1-f71.google.com (mail-qv1-f71.google.com
 [209.85.219.71]) by relay.mimecast.com with ESMTP with STARTTLS
 (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id
 us-mta-488-x2emht_eOOKiopi0f1AjZQ-1; Fri, 23 May 2025 15:30:59 -0400
X-MC-Unique: x2emht_eOOKiopi0f1AjZQ-1
X-Mimecast-MFC-AGG-ID: x2emht_eOOKiopi0f1AjZQ_1748028659
Received: by mail-qv1-f71.google.com with SMTP id 6a1803df08f44-6f8d3f48f35so3919456d6.0
        for <linux-kernel@vger.kernel.org>; Fri, 23 May 2025 12:30:59 -0700 (PDT)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1748028659; x=1748633459;
        h=content-transfer-encoding:in-reply-to:from:references:cc:to
         :content-language:subject:user-agent:mime-version:date:message-id
         :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
        bh=FTvdxciROz3xcyDGA7SqLlzzoP+BAXCOdB9KfOHNYyY=;
        b=R+tPcsBn+615tb4LBWgYEx1Pwhqac3nL4UZyPkEkCzJDks1xaqF9rVTYplhYdA5wOh
         xzi51L9vzZC7t4ScSqSP613vzLLu4uJAoKSCxrLRLrAZ0P/N9V+092sIhVy+3IbkJHf0
         +TmDBjH4g5BWlMVMfzUh/06XQWFsjT3UZ5VODuRT/73ZcMOxxyptdGuFy2yin5SeZsHK
         /IYMbyNyrOuqvtcL9hC8mNecs6Ze1YiLcVE73kzbbIJA1A1LNijsS9vN/49tGqGBYkf3
         n+T0w8nl/slTRyaniBXhAr1kDov5mCaMLYGJ49L1OmwI/wyjjwNQdQ4XwZntGfbK5FWC
         dtZA==
X-Forwarded-Encrypted: i=1; AJvYcCVZIeTqbQhuN3Jlbm8THhazHw0K+fhAfYeoIqaUZNeROXy/7v3SmwXgnsJlJvZeqyr+vpbvUlj2qeglnQA=@vger.kernel.org
X-Gm-Message-State: AOJu0Yxtkx2Dy64nkNbbjKptzmeOozjlX29JYx3MRY6vJAj7laQqYl4y
	3DuH+kUsrRBKe1AaqlCxBk4ppF22ulpMtzUiZbR+bQiEfKlfRQ98k+2rphBbX6BkeKzeozhgTpf
	YsA+pmQernKi8DMNTmGz/jQTvX6iX8sp2+2X8LPb008X8+pXUnW0AiKvLVW8umE9G7Q==
X-Gm-Gg: ASbGnctJmBAbokkmxeXre5NFuzII/24rgxL9tT55CVrQaK1r9z7wEuGp3gmjAl5m9f2
	t+7OtqKg5c5SoPdI3g7FZvC/DQPCYJBYgu/hUY439oYGIEsCJF9257f16vXNyrpB4kuDoANGZol
	fXpiPi+aw7vlrq4SUdpfAQnkrP/b6hn5FO3RAAZk1gwVUqm6It4PYq4KKGU7Wg3fqPkrz61QEIy
	oF9WER2mx26q+t133X2QWkGKQ7sWhhEFApQ0HRRoQGE7o+XRclrBmhSZCuUDIxIpmf8LFJBPrAz
	n93DWiCujU45
X-Received: by 2002:a05:6214:1d23:b0:6e6:6964:ca77 with SMTP id 6a1803df08f44-6fa9d29c58dmr11208156d6.28.1748028659042;
        Fri, 23 May 2025 12:30:59 -0700 (PDT)
X-Google-Smtp-Source: AGHT+IFd+qzCAswhS3iuiKWeZE50Wf+7n1+LX7vli2jZxIWG36wkuD8DiM8xlaNuqX/4ezVASlQWyA==
X-Received: by 2002:a05:6214:1d23:b0:6e6:6964:ca77 with SMTP id 6a1803df08f44-6fa9d29c58dmr11207166d6.28.1748028658328;
        Fri, 23 May 2025 12:30:58 -0700 (PDT)
Received: from [192.168.40.164] ([70.105.235.240])
        by smtp.gmail.com with ESMTPSA id 6a1803df08f44-6f8b08ac5ddsm118552726d6.44.2025.05.23.12.30.54
        (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
        Fri, 23 May 2025 12:30:57 -0700 (PDT)
Message-ID: <9ffc7686-0dc0-4978-8cd8-f12a1c148b63@redhat.com>
Date: Fri, 23 May 2025 15:30:52 -0400
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v5 2/5] KVM: arm64: New function to determine hardware
 cache management support
Content-Language: en-US
To: ankita@nvidia.com, jgg@nvidia.com, maz@kernel.org,
 oliver.upton@linux.dev, joey.gouly@arm.com, suzuki.poulose@arm.com,
 yuzenghui@huawei.com, catalin.marinas@arm.com, will@kernel.org,
 ryan.roberts@arm.com, shahuang@redhat.com, lpieralisi@kernel.org,
 david@redhat.com
Cc: aniketa@nvidia.com, cjia@nvidia.com, kwankhede@nvidia.com,
 kjaju@nvidia.com, targupta@nvidia.com, vsethi@nvidia.com,
 acurrid@nvidia.com, apopple@nvidia.com, jhubbard@nvidia.com,
 danw@nvidia.com, zhiw@nvidia.com, mochs@nvidia.com, udhoke@nvidia.com,
 dnigam@nvidia.com, alex.williamson@redhat.com, sebastianene@google.com,
 coltonlewis@google.com, kevin.tian@intel.com, yi.l.liu@intel.com,
 ardb@kernel.org, akpm@linux-foundation.org, gshan@redhat.com,
 linux-mm@kvack.org, tabba@google.com, qperret@google.com, seanjc@google.com,
 kvmarm@lists.linux.dev, linux-kernel@vger.kernel.org,
 linux-arm-kernel@lists.infradead.org, maobibo@loongson.cn
References: <20250523154445.3779-1-ankita@nvidia.com>
 <20250523154445.3779-3-ankita@nvidia.com>
From: Donald Dutile <ddutile@redhat.com>
In-Reply-To: <20250523154445.3779-3-ankita@nvidia.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit



On 5/23/25 11:44 AM, ankita@nvidia.com wrote:
> From: Ankit Agrawal <ankita@nvidia.com>
> 
> The hardware supports safely mapping PFNMAP as cacheable if it
> is capable of managing cache. This can be determined by the presence
> of FWB (Force Write Back) and CACHE_DIC feature.
> 
> When FWB is not enabled, the kernel expects to trivially do cache
> management by flushing the memory by linearly converting a kvm_pte to
> phys_addr to a KVA. The cache management thus relies on memory being
> mapped. Since the GPU device memory is not kernel mapped, exit when
> the FWB is not supported. Similarly, ARM64_HAS_CACHE_DIC allows KVM
> to avoid flushing the icache and turns icache_inval_pou() into a NOP.
> So the cacheable PFNMAP is contingent on these two hardware features.
> 
> Introduce a new function to make the check for presence of those
> features.
> 
> CC: David Hildenbrand <david@redhat.com>
> Signed-off-by: Ankit Agrawal <ankita@nvidia.com>
> ---
>   arch/arm64/kvm/mmu.c     | 12 ++++++++++++
>   include/linux/kvm_host.h |  2 ++
>   2 files changed, 14 insertions(+)
> 
> diff --git a/arch/arm64/kvm/mmu.c b/arch/arm64/kvm/mmu.c
> index 305a0e054f81..124655da02ca 100644
> --- a/arch/arm64/kvm/mmu.c
> +++ b/arch/arm64/kvm/mmu.c
> @@ -1287,6 +1287,18 @@ void kvm_arch_mmu_enable_log_dirty_pt_masked(struct kvm *kvm,
>   	kvm_nested_s2_wp(kvm);
>   }
>   
> +/**
> + * kvm_arch_supports_cacheable_pfnmap() - Determine whether hardware
> + *      supports cache management.
> + *
> + * Return: True if FWB and DIC is supported.
> + */
> +bool kvm_arch_supports_cacheable_pfnmap(void)
> +{
> +	return cpus_have_final_cap(ARM64_HAS_STAGE2_FWB) &&
> +	       cpus_have_final_cap(ARM64_HAS_CACHE_DIC);
> +}
> +
>   static void kvm_send_hwpoison_signal(unsigned long address, short lsb)
>   {
>   	send_sig_mceerr(BUS_MCEERR_AR, (void __user *)address, lsb, current);
> diff --git a/include/linux/kvm_host.h b/include/linux/kvm_host.h
> index 291d49b9bf05..3750d216d456 100644
> --- a/include/linux/kvm_host.h
> +++ b/include/linux/kvm_host.h
> @@ -1231,6 +1231,8 @@ void kvm_arch_flush_shadow_all(struct kvm *kvm);
>   /* flush memory translations pointing to 'slot' */
>   void kvm_arch_flush_shadow_memslot(struct kvm *kvm,
>   				   struct kvm_memory_slot *slot);
> +/* hardware support cache management */
> +bool kvm_arch_supports_cacheable_pfnmap(void);
>   
Won't this cause a build warning on non-ARM builds, b/c there is no
resolution of this function for the other arch's?
Need #ifdef or default-rtn-0 function for arch's that don't have this function?

>   int kvm_prefetch_pages(struct kvm_memory_slot *slot, gfn_t gfn,
>   		       struct page **pages, int nr_pages);


