 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:26:09 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: in_a[24] (input port clocked by clk)
  Endpoint: mac_out[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_unit           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  in_a[24] (in)                           0.000      0.000 f
  U607/ZN (OR2_X2)                        0.065      0.065 f
  U457/ZN (OAI21_X1)                      0.039      0.103 r
  U611/ZN (OAI211_X1)                     0.044      0.148 f
  U618/ZN (NAND3_X1)                      0.035      0.183 r
  U543/ZN (AND3_X1)                       0.058      0.241 r
  U625/ZN (XNOR2_X1)                      0.072      0.313 r
  U564/ZN (OR2_X2)                        0.071      0.384 r
  U677/ZN (OR2_X1)                        0.047      0.432 r
  U388/ZN (AND2_X2)                       0.046      0.478 r
  U678/ZN (OAI22_X1)                      0.039      0.516 f
  U679/ZN (OR3_X1)                        0.095      0.611 f
  U598/ZN (OAI211_X1)                     0.047      0.658 r
  U429/Z (BUF_X2)                         0.074      0.732 r
  U929/Z (MUX2_X1)                        0.093      0.825 f
  U484/ZN (OAI21_X1)                      0.067      0.891 r
  U535/ZN (XNOR2_X1)                      0.083      0.974 r
  U938/ZN (NAND2_X1)                      0.046      1.020 f
  U468/ZN (OR2_X1)                        0.065      1.085 f
  U1230/ZN (OR2_X2)                       0.071      1.155 f
  U485/ZN (INV_X1)                        0.041      1.196 r
  U1240/ZN (NAND2_X1)                     0.032      1.229 f
  U1242/ZN (NAND2_X1)                     0.036      1.264 r
  U1258/ZN (NAND2_X1)                     0.035      1.299 f
  U567/ZN (OAI21_X1)                      0.069      1.368 r
  U1262/ZN (AOI21_X1)                     0.044      1.413 f
  U1269/ZN (OAI21_X1)                     0.047      1.460 r
  U1270/ZN (AOI21_X1)                     0.033      1.493 f
  U1458/Z (BUF_X1)                        0.044      1.537 f
  U529/Z (BUF_X1)                         0.045      1.582 f
  U1490/ZN (OAI21_X1)                     0.050      1.631 r
  U1493/ZN (XNOR2_X1)                     0.070      1.701 r
  U1494/ZN (NAND2_X1)                     0.036      1.737 f
  U573/ZN (NAND2_X1)                      0.026      1.764 r
  mac_out[19] (out)                       0.002      1.765 r
  data arrival time                                  1.765

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  -----------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -1.765
  -----------------------------------------------------------
  slack (VIOLATED)                                  -1.765


1
