// Seed: 3489544253
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_7(
      .id_0({1, id_5}),
      .id_1(""),
      .id_2(-id_1 ** 1),
      .id_3(1'b0),
      .id_4(id_1),
      .id_5(id_1),
      .id_6(1),
      .id_7(1),
      .id_8(1),
      .id_9(id_4),
      .id_10(),
      .id_11((id_5)),
      .id_12(1),
      .id_13(id_3)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
  always @(id_3 or 1'b0 == 1'b0) begin : LABEL_0
    disable id_5;
  end
endmodule
