Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 14:19:29 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.184        0.000                      0                 2481        0.150        0.000                      0                 2481        3.000        0.000                       0                  1155  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.184        0.000                      0                 2481        0.150        0.000                      0                 2481        3.000        0.000                       0                  1155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 1.312ns (20.549%)  route 5.073ns (79.451%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.973     0.973    cond_computed1/clk
    SLICE_X21Y23         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=12, routed)          1.052     2.481    fsm6/cond_computed1_out
    SLICE_X23Y23         LUT5 (Prop_lut5_I4_O)        0.152     2.633 r  fsm6/out[3]_i_4__6/O
                         net (fo=7, routed)           0.752     3.385    fsm5/out_reg[2]_2
    SLICE_X23Y22         LUT5 (Prop_lut5_I0_O)        0.332     3.717 r  fsm5/out[31]_i_7__0/O
                         net (fo=3, routed)           0.700     4.417    fsm1/out_reg[2]_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.541 f  fsm1/C_addr0[3]_INST_0_i_13/O
                         net (fo=69, routed)          0.673     5.214    fsm0/out_reg[31]_0
    SLICE_X22Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.338 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=67, routed)          0.979     6.317    fsm0/out_reg[2]_0
    SLICE_X21Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.441 r  fsm0/out_tmp_reg_i_1__3/O
                         net (fo=53, routed)          0.916     7.358    mult0/p_0_in
    DSP48_X1Y5           DSP48E1                                      r  mult0/out_tmp_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1159, unset)         0.924     7.924    mult0/clk
    DSP48_X1Y5           DSP48E1                                      r  mult0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.347     7.542    mult0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 1.312ns (21.156%)  route 4.890ns (78.844%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.973     0.973    cond_computed1/clk
    SLICE_X21Y23         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=12, routed)          1.052     2.481    fsm6/cond_computed1_out
    SLICE_X23Y23         LUT5 (Prop_lut5_I4_O)        0.152     2.633 r  fsm6/out[3]_i_4__6/O
                         net (fo=7, routed)           0.752     3.385    fsm5/out_reg[2]_2
    SLICE_X23Y22         LUT5 (Prop_lut5_I0_O)        0.332     3.717 r  fsm5/out[31]_i_7__0/O
                         net (fo=3, routed)           0.700     4.417    fsm1/out_reg[2]_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.541 f  fsm1/C_addr0[3]_INST_0_i_13/O
                         net (fo=69, routed)          0.673     5.214    fsm0/out_reg[31]_0
    SLICE_X22Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.338 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=67, routed)          0.979     6.317    fsm0/out_reg[2]_0
    SLICE_X21Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.441 r  fsm0/out_tmp_reg_i_1__3/O
                         net (fo=53, routed)          0.733     7.175    mult0/p_0_in
    SLICE_X20Y23         FDRE                                         r  mult0/out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1159, unset)         0.924     7.924    mult0/clk
    SLICE_X20Y23         FDRE                                         r  mult0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y23         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -7.175    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 1.312ns (21.156%)  route 4.890ns (78.844%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.973     0.973    cond_computed1/clk
    SLICE_X21Y23         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=12, routed)          1.052     2.481    fsm6/cond_computed1_out
    SLICE_X23Y23         LUT5 (Prop_lut5_I4_O)        0.152     2.633 r  fsm6/out[3]_i_4__6/O
                         net (fo=7, routed)           0.752     3.385    fsm5/out_reg[2]_2
    SLICE_X23Y22         LUT5 (Prop_lut5_I0_O)        0.332     3.717 r  fsm5/out[31]_i_7__0/O
                         net (fo=3, routed)           0.700     4.417    fsm1/out_reg[2]_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.541 f  fsm1/C_addr0[3]_INST_0_i_13/O
                         net (fo=69, routed)          0.673     5.214    fsm0/out_reg[31]_0
    SLICE_X22Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.338 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=67, routed)          0.979     6.317    fsm0/out_reg[2]_0
    SLICE_X21Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.441 r  fsm0/out_tmp_reg_i_1__3/O
                         net (fo=53, routed)          0.733     7.175    mult0/p_0_in
    SLICE_X20Y23         FDRE                                         r  mult0/out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1159, unset)         0.924     7.924    mult0/clk
    SLICE_X20Y23         FDRE                                         r  mult0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y23         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -7.175    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 1.312ns (21.156%)  route 4.890ns (78.844%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.973     0.973    cond_computed1/clk
    SLICE_X21Y23         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=12, routed)          1.052     2.481    fsm6/cond_computed1_out
    SLICE_X23Y23         LUT5 (Prop_lut5_I4_O)        0.152     2.633 r  fsm6/out[3]_i_4__6/O
                         net (fo=7, routed)           0.752     3.385    fsm5/out_reg[2]_2
    SLICE_X23Y22         LUT5 (Prop_lut5_I0_O)        0.332     3.717 r  fsm5/out[31]_i_7__0/O
                         net (fo=3, routed)           0.700     4.417    fsm1/out_reg[2]_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.541 f  fsm1/C_addr0[3]_INST_0_i_13/O
                         net (fo=69, routed)          0.673     5.214    fsm0/out_reg[31]_0
    SLICE_X22Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.338 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=67, routed)          0.979     6.317    fsm0/out_reg[2]_0
    SLICE_X21Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.441 r  fsm0/out_tmp_reg_i_1__3/O
                         net (fo=53, routed)          0.733     7.175    mult0/p_0_in
    SLICE_X20Y23         FDRE                                         r  mult0/out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1159, unset)         0.924     7.924    mult0/clk
    SLICE_X20Y23         FDRE                                         r  mult0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y23         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -7.175    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 1.312ns (21.156%)  route 4.890ns (78.844%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.973     0.973    cond_computed1/clk
    SLICE_X21Y23         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=12, routed)          1.052     2.481    fsm6/cond_computed1_out
    SLICE_X23Y23         LUT5 (Prop_lut5_I4_O)        0.152     2.633 r  fsm6/out[3]_i_4__6/O
                         net (fo=7, routed)           0.752     3.385    fsm5/out_reg[2]_2
    SLICE_X23Y22         LUT5 (Prop_lut5_I0_O)        0.332     3.717 r  fsm5/out[31]_i_7__0/O
                         net (fo=3, routed)           0.700     4.417    fsm1/out_reg[2]_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.541 f  fsm1/C_addr0[3]_INST_0_i_13/O
                         net (fo=69, routed)          0.673     5.214    fsm0/out_reg[31]_0
    SLICE_X22Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.338 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=67, routed)          0.979     6.317    fsm0/out_reg[2]_0
    SLICE_X21Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.441 r  fsm0/out_tmp_reg_i_1__3/O
                         net (fo=53, routed)          0.733     7.175    mult0/p_0_in
    SLICE_X20Y23         FDRE                                         r  mult0/out_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1159, unset)         0.924     7.924    mult0/clk
    SLICE_X20Y23         FDRE                                         r  mult0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y23         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -7.175    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.312ns (21.267%)  route 4.857ns (78.733%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.973     0.973    cond_computed1/clk
    SLICE_X21Y23         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=12, routed)          1.052     2.481    fsm6/cond_computed1_out
    SLICE_X23Y23         LUT5 (Prop_lut5_I4_O)        0.152     2.633 r  fsm6/out[3]_i_4__6/O
                         net (fo=7, routed)           0.752     3.385    fsm5/out_reg[2]_2
    SLICE_X23Y22         LUT5 (Prop_lut5_I0_O)        0.332     3.717 r  fsm5/out[31]_i_7__0/O
                         net (fo=3, routed)           0.700     4.417    fsm1/out_reg[2]_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.541 f  fsm1/C_addr0[3]_INST_0_i_13/O
                         net (fo=69, routed)          0.673     5.214    fsm0/out_reg[31]_0
    SLICE_X22Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.338 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=67, routed)          0.979     6.317    fsm0/out_reg[2]_0
    SLICE_X21Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.441 r  fsm0/out_tmp_reg_i_1__3/O
                         net (fo=53, routed)          0.701     7.142    mult0/p_0_in
    SLICE_X20Y21         FDRE                                         r  mult0/out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1159, unset)         0.924     7.924    mult0/clk
    SLICE_X20Y21         FDRE                                         r  mult0/out_reg[13]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y21         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult0/out_reg[13]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.312ns (21.267%)  route 4.857ns (78.733%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.973     0.973    cond_computed1/clk
    SLICE_X21Y23         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=12, routed)          1.052     2.481    fsm6/cond_computed1_out
    SLICE_X23Y23         LUT5 (Prop_lut5_I4_O)        0.152     2.633 r  fsm6/out[3]_i_4__6/O
                         net (fo=7, routed)           0.752     3.385    fsm5/out_reg[2]_2
    SLICE_X23Y22         LUT5 (Prop_lut5_I0_O)        0.332     3.717 r  fsm5/out[31]_i_7__0/O
                         net (fo=3, routed)           0.700     4.417    fsm1/out_reg[2]_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.541 f  fsm1/C_addr0[3]_INST_0_i_13/O
                         net (fo=69, routed)          0.673     5.214    fsm0/out_reg[31]_0
    SLICE_X22Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.338 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=67, routed)          0.979     6.317    fsm0/out_reg[2]_0
    SLICE_X21Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.441 r  fsm0/out_tmp_reg_i_1__3/O
                         net (fo=53, routed)          0.701     7.142    mult0/p_0_in
    SLICE_X20Y21         FDRE                                         r  mult0/out_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1159, unset)         0.924     7.924    mult0/clk
    SLICE_X20Y21         FDRE                                         r  mult0/out_reg[20]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y21         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult0/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.312ns (21.267%)  route 4.857ns (78.733%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.973     0.973    cond_computed1/clk
    SLICE_X21Y23         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=12, routed)          1.052     2.481    fsm6/cond_computed1_out
    SLICE_X23Y23         LUT5 (Prop_lut5_I4_O)        0.152     2.633 r  fsm6/out[3]_i_4__6/O
                         net (fo=7, routed)           0.752     3.385    fsm5/out_reg[2]_2
    SLICE_X23Y22         LUT5 (Prop_lut5_I0_O)        0.332     3.717 r  fsm5/out[31]_i_7__0/O
                         net (fo=3, routed)           0.700     4.417    fsm1/out_reg[2]_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.541 f  fsm1/C_addr0[3]_INST_0_i_13/O
                         net (fo=69, routed)          0.673     5.214    fsm0/out_reg[31]_0
    SLICE_X22Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.338 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=67, routed)          0.979     6.317    fsm0/out_reg[2]_0
    SLICE_X21Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.441 r  fsm0/out_tmp_reg_i_1__3/O
                         net (fo=53, routed)          0.701     7.142    mult0/p_0_in
    SLICE_X20Y21         FDRE                                         r  mult0/out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1159, unset)         0.924     7.924    mult0/clk
    SLICE_X20Y21         FDRE                                         r  mult0/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y21         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.312ns (21.267%)  route 4.857ns (78.733%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.973     0.973    cond_computed1/clk
    SLICE_X21Y23         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=12, routed)          1.052     2.481    fsm6/cond_computed1_out
    SLICE_X23Y23         LUT5 (Prop_lut5_I4_O)        0.152     2.633 r  fsm6/out[3]_i_4__6/O
                         net (fo=7, routed)           0.752     3.385    fsm5/out_reg[2]_2
    SLICE_X23Y22         LUT5 (Prop_lut5_I0_O)        0.332     3.717 r  fsm5/out[31]_i_7__0/O
                         net (fo=3, routed)           0.700     4.417    fsm1/out_reg[2]_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.541 f  fsm1/C_addr0[3]_INST_0_i_13/O
                         net (fo=69, routed)          0.673     5.214    fsm0/out_reg[31]_0
    SLICE_X22Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.338 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=67, routed)          0.979     6.317    fsm0/out_reg[2]_0
    SLICE_X21Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.441 r  fsm0/out_tmp_reg_i_1__3/O
                         net (fo=53, routed)          0.701     7.142    mult0/p_0_in
    SLICE_X20Y21         FDRE                                         r  mult0/out_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1159, unset)         0.924     7.924    mult0/clk
    SLICE_X20Y21         FDRE                                         r  mult0/out_reg[22]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y21         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.312ns (21.267%)  route 4.857ns (78.733%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.973     0.973    cond_computed1/clk
    SLICE_X21Y23         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=12, routed)          1.052     2.481    fsm6/cond_computed1_out
    SLICE_X23Y23         LUT5 (Prop_lut5_I4_O)        0.152     2.633 r  fsm6/out[3]_i_4__6/O
                         net (fo=7, routed)           0.752     3.385    fsm5/out_reg[2]_2
    SLICE_X23Y22         LUT5 (Prop_lut5_I0_O)        0.332     3.717 r  fsm5/out[31]_i_7__0/O
                         net (fo=3, routed)           0.700     4.417    fsm1/out_reg[2]_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.541 f  fsm1/C_addr0[3]_INST_0_i_13/O
                         net (fo=69, routed)          0.673     5.214    fsm0/out_reg[31]_0
    SLICE_X22Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.338 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=67, routed)          0.979     6.317    fsm0/out_reg[2]_0
    SLICE_X21Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.441 r  fsm0/out_tmp_reg_i_1__3/O
                         net (fo=53, routed)          0.701     7.142    mult0/p_0_in
    SLICE_X20Y21         FDRE                                         r  mult0/out_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1159, unset)         0.924     7.924    mult0/clk
    SLICE_X20Y21         FDRE                                         r  mult0/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y21         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  0.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mult4/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.045%)  route 0.106ns (42.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.410     0.410    mult4/clk
    SLICE_X31Y24         FDRE                                         r  mult4/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult4/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.106     0.657    mult4/p_1_in[2]
    SLICE_X30Y23         FDRE                                         r  mult4/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.432     0.432    mult4/clk
    SLICE_X30Y23         FDRE                                         r  mult4/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y23         FDRE (Hold_fdre_C_D)         0.076     0.508    mult4/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult1/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp00/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.410     0.410    mult1/clk
    SLICE_X19Y25         FDRE                                         r  mult1/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[10]/Q
                         net (fo=1, routed)           0.112     0.663    tmp00/Q[10]
    SLICE_X19Y26         FDRE                                         r  tmp00/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.432     0.432    tmp00/clk
    SLICE_X19Y26         FDRE                                         r  tmp00/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y26         FDRE (Hold_fdre_C_D)         0.070     0.502    tmp00/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult4/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.410     0.410    mult4/clk
    SLICE_X31Y28         FDRE                                         r  mult4/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult4/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.113     0.664    mult4/p_1_in[12]
    SLICE_X31Y28         FDRE                                         r  mult4/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.432     0.432    mult4/clk
    SLICE_X31Y28         FDRE                                         r  mult4/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y28         FDRE (Hold_fdre_C_D)         0.070     0.502    mult4/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.410     0.410    mult2/clk
    SLICE_X21Y29         FDRE                                         r  mult2/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.115     0.666    mult2/p_1_in[2]
    SLICE_X23Y30         FDRE                                         r  mult2/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.432     0.432    mult2/clk
    SLICE_X23Y30         FDRE                                         r  mult2/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X23Y30         FDRE (Hold_fdre_C_D)         0.071     0.503    mult2/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.030%)  route 0.052ns (28.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.410     0.410    mult0/clk
    SLICE_X21Y20         FDRE                                         r  mult0/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.052     0.590    mult0/p_1_in[6]
    SLICE_X21Y20         FDRE                                         r  mult0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.432     0.432    mult0/clk
    SLICE_X21Y20         FDRE                                         r  mult0/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y20         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult3/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.410     0.410    mult3/clk
    SLICE_X31Y22         FDRE                                         r  mult3/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult3/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.055     0.593    mult3/p_1_in[3]
    SLICE_X31Y22         FDRE                                         r  mult3/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.432     0.432    mult3/clk
    SLICE_X31Y22         FDRE                                         r  mult3/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y22         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult3/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.410     0.410    mult1/clk
    SLICE_X17Y24         FDRE                                         r  mult1/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult1/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.054     0.593    mult1/p_1_in[12]
    SLICE_X17Y24         FDRE                                         r  mult1/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.432     0.432    mult1/clk
    SLICE_X17Y24         FDRE                                         r  mult1/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y24         FDRE (Hold_fdre_C_D)        -0.008     0.424    mult1/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mult4/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.410     0.410    mult4/clk
    SLICE_X31Y28         FDRE                                         r  mult4/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult4/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.116     0.667    mult4/p_1_in[15]
    SLICE_X31Y28         FDRE                                         r  mult4/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.432     0.432    mult4/clk
    SLICE_X31Y28         FDRE                                         r  mult4/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y28         FDRE (Hold_fdre_C_D)         0.066     0.498    mult4/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mult2/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.410     0.410    mult2/clk
    SLICE_X23Y30         FDRE                                         r  mult2/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.104     0.655    mult2/done_buf_reg[1]__0
    SLICE_X23Y30         FDRE                                         r  mult2/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.432     0.432    mult2/clk
    SLICE_X23Y30         FDRE                                         r  mult2/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X23Y30         FDRE (Hold_fdre_C_D)         0.047     0.479    mult2/done_reg
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mult3/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.410     0.410    mult3/clk
    SLICE_X32Y22         FDRE                                         r  mult3/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult3/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.110     0.684    mult3/p_1_in[0]
    SLICE_X32Y23         FDRE                                         r  mult3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1159, unset)         0.432     0.432    mult3/clk
    SLICE_X32Y23         FDRE                                         r  mult3/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.076     0.508    mult3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y10   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y9    mult3/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y8    mult4/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X0Y9    mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y12   mult2/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X1Y5    mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X1Y9    mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X1Y8    mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y7    mult3/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y11   mult4/out_tmp_reg__0/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y27  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y27  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y28  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y28  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y27  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y28  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y28  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y28  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y25  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y27  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y27  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y27  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y28  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y28  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y27  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y28  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y28  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y28  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y25  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y27  ARead00/out_reg[18]/C



