INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eict/Desktop/Ankur/project_2/project_2.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eict/Desktop/Ankur/project_2/project_2.srcs/sim_1/new/half_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_tb
INFO: [VRFC 10-2458] undeclared symbol sum, assumed default net type wire [C:/Users/eict/Desktop/Ankur/project_2/project_2.srcs/sim_1/new/half_adder_tb.v:32]
INFO: [VRFC 10-2458] undeclared symbol carry, assumed default net type wire [C:/Users/eict/Desktop/Ankur/project_2/project_2.srcs/sim_1/new/half_adder_tb.v:33]
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/eict/Desktop/Ankur/project_2/project_2.srcs/sim_1/new/half_adder_tb.v:50]
ERROR: [VRFC 10-1040] module half_adder_tb ignored due to previous errors [C:/Users/eict/Desktop/Ankur/project_2/project_2.srcs/sim_1/new/half_adder_tb.v:23]
