# Edge Delay Qualified Driver Bugfix

## Task Contract

The supplied Verilog-A system violates its public circuit contract. Repair the
complete editable bundle.

## Public Verilog-A Interface

Preserve this exact artifact and module interface:

- Artifact `edge_delay_qualified_driver.va`:
  - Module `edge_delay_qualified_driver` (entry)
    - position 0: `clk` (input, electrical)
    - position 1: `rst` (input, electrical)
    - position 2: `in0` (input, electrical)
    - position 3: `in1` (input, electrical)
    - position 4: `in2` (input, electrical)
    - position 5: `in3` (input, electrical)
    - position 6: `ctrl0` (input, electrical)
    - position 7: `ctrl1` (input, electrical)
    - position 8: `vdd` (input, electrical)
    - position 9: `vss` (input, electrical)
    - position 10: `en` (input, electrical)
    - position 11: `out` (output, electrical)
    - position 12: `flag` (output, electrical)
    - position 13: `metric` (output, electrical)

## Public Parameter Contract

- `edge_delay_qualified_driver.vth` defaults to `0.45`; valid range: finite; overrides vth.
- `edge_delay_qualified_driver.vhi` defaults to `0.9`; valid range: finite; overrides vhi.
- `edge_delay_qualified_driver.span_min` defaults to `0.62`; valid range: finite; overrides span_min.
- `edge_delay_qualified_driver.span_max` defaults to `1.28`; valid range: finite; overrides span_max.
- `edge_delay_qualified_driver.tr` defaults to `50p`; valid range: finite; overrides tr.


## Required Behavior

The repaired bundle must satisfy every public property:

- `P_MEASURE_ANALOG_INPUTS_RELATIVE_TO_THE`: restore: Update on rising clk or rising rst. Let xN=clip01((V(inN)-V(vss))/max(V(vdd,vss),0.05)). Reset or invalid enable/span clears all outputs. Otherwise out=flag=vhi exactly when x0>x1, and metric=vhi*clip01(abs(x0-x1)). in2, in3, and controls have no effect. Required traces: `time`, `clk`, `ctrl0`, `ctrl1`, `en`, `flag`, `in0`, `in1`, `in2`, `in3`, `metric`, `out`, `rst`, `vdd`, `vss`.
- `P_BUILD_A_VOLTAGE_DOMAIN_ANALOG_MIXED`: restore: Build a voltage-domain analog/mixed-signal helper or monitor. Clock-edge qualified delay-style driver replacing specify/specparam timing with explicit event state. Required traces: `time`, `clk`, `ctrl0`, `ctrl1`, `en`, `flag`, `in0`, `in1`, `in2`, `in3`, `metric`, `out`, `rst`, `vdd`, `vss`.
- `P_VTH_0_45_V_LOGIC_THRESHOLD`: restore: `vth = 0.45 V`: logic threshold for voltage-coded controls. Required traces: `time`, `clk`, `ctrl0`, `ctrl1`, `en`, `flag`, `in0`, `in1`, `in2`, `in3`, `metric`, `out`, `rst`, `vdd`, `vss`.
- `P_VHI_0_9_V_HIGH_LEVEL`: restore: `vhi = 0.9 V`: high level for output observables. Required traces: `time`, `clk`, `ctrl0`, `ctrl1`, `en`, `flag`, `in0`, `in1`, `in2`, `in3`, `metric`, `out`, `rst`, `vdd`, `vss`.
- `P_SPAN_MIN_0_62_V_SPAN`: restore: `span_min = 0.62 V`, `span_max = 1.28 V`: legal local supply span measured as Required traces: `time`, `clk`, `ctrl0`, `ctrl1`, `en`, `flag`, `in0`, `in1`, `in2`, `in3`, `metric`, `out`, `rst`, `vdd`, `vss`.
- `P_TR_50P_OUTPUT_TRANSITION_SMOOTHING_TIME`: restore: `tr = 50p`: output transition smoothing time. Required traces: `time`, `clk`, `ctrl0`, `ctrl1`, `en`, `flag`, `in0`, `in1`, `in2`, `in3`, `metric`, `out`, `rst`, `vdd`, `vss`.


The following canonical public behavior is normative for this derived form:

Update state on each rising `clk` crossing and asynchronously on a rising
`rst` crossing. Let `span = V(vdd, vss)` and
`xN = clip01((V(inN) - V(vss)) / max(span, 0.05))`.
If reset is high, enable is low, or `span` is outside `[span_min, span_max]`,
clear all outputs. Otherwise drive both `out` and `flag` to `vhi` exactly when
`x0 > x1`, and to `0 V` otherwise; drive
`metric = vhi * clip01(abs(x0 - x1))`. Inputs `in2`, `in3`, `ctrl0`, and
`ctrl1` do not affect these observables.


## Modeling Constraints

- Use deterministic voltage-domain behavioral Verilog-A.
- Do not hard-code validation stimulus, stop times, sample windows, gold internals, or simulator side channels.
- Preserve the exact file set, module graph, ports, parameters, and public traces.
- Do not add debug outputs, validation state, side channels, or stimulus-specific fixes.

## Output Contract

Return the repaired bundle with exactly these paths: `edge_delay_qualified_driver.va`.
Every supplied `.va` file is editable; do not add or omit files.
