#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55ed0d2d9a90 .scope module, "beam_tb" "beam_tb" 2 3;
 .timescale -12 -12;
v0x55ed0d310580_0 .net "bfout", 17 0, v0x55ed0d30e980_0;  1 drivers
v0x55ed0d310660_0 .var "clk", 0 0;
v0x55ed0d310720_0 .net "debug_state", 1 0, L_0x55ed0d2e40e0;  1 drivers
v0x55ed0d3107c0_0 .var "reset", 0 0;
v0x55ed0d310860_0 .var "rf_data", 63 0;
v0x55ed0d3109a0_0 .var "start", 0 0;
v0x55ed0d310a90_0 .net "valid", 0 0, v0x55ed0d3100f0_0;  1 drivers
S_0x55ed0d2cfa10 .scope module, "top_mod" "top_bf" 2 32, 3 1 0, S_0x55ed0d2d9a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_f";
    .port_info 4 /INPUT 16 "z_f";
    .port_info 5 /INPUT 64 "rf_data_flat";
    .port_info 6 /OUTPUT 18 "beamformed_output";
    .port_info 7 /OUTPUT 1 "valid";
    .port_info 8 /OUTPUT 2 "debug_state";
P_0x55ed0d2cc240 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000010000>;
P_0x55ed0d2cc280 .param/l "DONE" 1 3 22, C4<11>;
P_0x55ed0d2cc2c0 .param/l "IDLE" 1 3 19, C4<00>;
P_0x55ed0d2cc300 .param/l "MAX_DELAY" 0 3 4, +C4<00000000000000000000000100000000>;
P_0x55ed0d2cc340 .param/l "NUM_CHANNELS" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x55ed0d2cc380 .param/l "SUMMING" 1 3 21, C4<10>;
P_0x55ed0d2cc3c0 .param/l "SUM_WIDTH" 0 3 5, +C4<000000000000000000000000000010010>;
P_0x55ed0d2cc400 .param/l "WAIT_DELAY" 1 3 20, C4<01>;
L_0x55ed0d2e40e0 .functor BUFZ 2, v0x55ed0d30ff80_0, C4<00>, C4<00>, C4<00>;
L_0x70f79482c0a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x55ed0d30ec20_0 .net/2u *"_ivl_10", 31 0, L_0x70f79482c0a8;  1 drivers
v0x55ed0d30ed20_0 .net *"_ivl_13", 31 0, L_0x55ed0d321310;  1 drivers
v0x55ed0d30ee00_0 .net *"_ivl_16", 31 0, L_0x55ed0d324300;  1 drivers
L_0x70f79482c570 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed0d30eec0_0 .net *"_ivl_19", 28 0, L_0x70f79482c570;  1 drivers
L_0x70f79482c018 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55ed0d30efa0_0 .net/2u *"_ivl_2", 31 0, L_0x70f79482c018;  1 drivers
L_0x70f79482c5b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55ed0d30f080_0 .net/2u *"_ivl_20", 31 0, L_0x70f79482c5b8;  1 drivers
v0x55ed0d30f160_0 .net *"_ivl_4", 31 0, L_0x55ed0d321060;  1 drivers
L_0x70f79482c060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed0d30f240_0 .net *"_ivl_7", 28 0, L_0x70f79482c060;  1 drivers
v0x55ed0d30f320_0 .net *"_ivl_8", 31 0, L_0x55ed0d3211d0;  1 drivers
v0x55ed0d30f400_0 .net "beamformed_output", 17 0, v0x55ed0d30e980_0;  alias, 1 drivers
v0x55ed0d30f4c0_0 .var "channel_counter", 2 0;
v0x55ed0d30f580_0 .net "clk", 0 0, v0x55ed0d310660_0;  1 drivers
v0x55ed0d30f620_0 .net "current_sample", 15 0, L_0x55ed0d321480;  1 drivers
v0x55ed0d30f710_0 .net "debug_state", 1 0, L_0x55ed0d2e40e0;  alias, 1 drivers
v0x55ed0d30f7d0_0 .net "delayed_flat", 63 0, L_0x55ed0d323f10;  1 drivers
v0x55ed0d30f8c0_0 .var "next_state", 1 0;
v0x55ed0d30f980_0 .net "ready", 0 0, v0x55ed0d30d180_0;  1 drivers
v0x55ed0d30fb60_0 .net "reset", 0 0, v0x55ed0d3107c0_0;  1 drivers
v0x55ed0d30fd10_0 .net "rf_data_flat", 63 0, v0x55ed0d310860_0;  1 drivers
v0x55ed0d30fde0_0 .net "start", 0 0, v0x55ed0d3109a0_0;  1 drivers
v0x55ed0d30feb0_0 .var "start_sum", 0 0;
v0x55ed0d30ff80_0 .var "state", 1 0;
v0x55ed0d310020_0 .var "sum_en", 0 0;
v0x55ed0d3100f0_0 .var "valid", 0 0;
v0x55ed0d310190_0 .net "valid_b", 3 0, L_0x55ed0d3241f0;  1 drivers
L_0x70f79482c600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed0d310260_0 .net "x_f", 15 0, L_0x70f79482c600;  1 drivers
L_0x70f79482c648 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed0d310300_0 .net "z_f", 15 0, L_0x70f79482c648;  1 drivers
E_0x55ed0d2ba140 .event edge, v0x55ed0d30ff80_0, v0x55ed0d30d490_0, v0x55ed0d30d180_0, v0x55ed0d30d6a0_0;
L_0x55ed0d321060 .concat [ 3 29 0 0], v0x55ed0d30f4c0_0, L_0x70f79482c060;
L_0x55ed0d3211d0 .arith/sub 32, L_0x70f79482c018, L_0x55ed0d321060;
L_0x55ed0d321310 .arith/mult 32, L_0x55ed0d3211d0, L_0x70f79482c0a8;
L_0x55ed0d321480 .part/v L_0x55ed0d323f10, L_0x55ed0d321310, 16;
L_0x55ed0d324300 .concat [ 3 29 0 0], v0x55ed0d30f4c0_0, L_0x70f79482c570;
L_0x55ed0d324440 .cmp/eq 32, L_0x55ed0d324300, L_0x70f79482c5b8;
S_0x55ed0d2d41d0 .scope module, "delay_ctrl" "delay_con" 3 48, 4 1 0, S_0x55ed0d2cfa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_f";
    .port_info 4 /INPUT 16 "z_f";
    .port_info 5 /INPUT 64 "din_flat";
    .port_info 6 /OUTPUT 64 "delayed_flat";
    .port_info 7 /OUTPUT 4 "valid_b";
    .port_info 8 /OUTPUT 1 "ready";
P_0x55ed0d239cf0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_0x55ed0d239d30 .param/l "DONE" 1 4 27, +C4<00000000000000000000000000000110>;
P_0x55ed0d239d70 .param/l "IDLE" 1 4 26, +C4<00000000000000000000000000000000>;
P_0x55ed0d239db0 .param/l "INCREMENT" 1 4 27, +C4<00000000000000000000000000000101>;
P_0x55ed0d239df0 .param/l "LOAD_COORD" 1 4 26, +C4<00000000000000000000000000000001>;
P_0x55ed0d239e30 .param/l "MAX_DELAY" 0 4 4, +C4<00000000000000000000000100000000>;
P_0x55ed0d239e70 .param/l "NUM_CHANNELS" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x55ed0d239eb0 .param/l "START_CALC" 1 4 26, +C4<00000000000000000000000000000010>;
P_0x55ed0d239ef0 .param/l "STORE" 1 4 27, +C4<00000000000000000000000000000100>;
P_0x55ed0d239f30 .param/l "WAIT_VALID" 1 4 27, +C4<00000000000000000000000000000011>;
L_0x55ed0d3241f0 .functor BUFZ 4, L_0x55ed0d323d80, C4<0000>, C4<0000>, C4<0000>;
v0x55ed0d30ca00_0 .var "calc_start", 0 0;
v0x55ed0d30cad0_0 .var "channel_idx", 1 0;
v0x55ed0d30cba0_0 .net "clk", 0 0, v0x55ed0d310660_0;  alias, 1 drivers
v0x55ed0d30cc70_0 .net "delay_out", 7 0, v0x55ed0d304fa0_0;  1 drivers
v0x55ed0d30cd40 .array "delay_values", 3 0, 7 0;
v0x55ed0d30cea0_0 .net "delayed_flat", 63 0, L_0x55ed0d323f10;  alias, 1 drivers
v0x55ed0d30cf40_0 .net "din_flat", 63 0, v0x55ed0d310860_0;  alias, 1 drivers
v0x55ed0d30cfe0_0 .var "enable_buff", 3 0;
v0x55ed0d30d0a0_0 .var "next_state", 2 0;
v0x55ed0d30d180_0 .var "ready", 0 0;
v0x55ed0d30d240_0 .net "reset", 0 0, v0x55ed0d3107c0_0;  alias, 1 drivers
v0x55ed0d30d2e0 .array "rf_latched", 3 0, 15 0;
v0x55ed0d30d490_0 .net "start", 0 0, v0x55ed0d3109a0_0;  alias, 1 drivers
v0x55ed0d30d530_0 .var "state", 2 0;
v0x55ed0d30d5d0_0 .net "valid", 0 0, v0x55ed0d305080_0;  1 drivers
v0x55ed0d30d6a0_0 .net "valid_b", 3 0, L_0x55ed0d3241f0;  alias, 1 drivers
v0x55ed0d30d740_0 .net "valid_buff", 3 0, L_0x55ed0d323d80;  1 drivers
v0x55ed0d30d930_0 .net "x_f", 15 0, L_0x70f79482c600;  alias, 1 drivers
v0x55ed0d30da20_0 .net "x_i", 15 0, v0x55ed0d2d8490_0;  1 drivers
v0x55ed0d30dac0_0 .net "z_f", 15 0, L_0x70f79482c648;  alias, 1 drivers
v0x55ed0d30db80_0 .net "z_i", 15 0, v0x55ed0d2cf510_0;  1 drivers
E_0x55ed0d2ba2c0 .event edge, v0x55ed0d30d530_0, v0x55ed0d30d490_0, v0x55ed0d305080_0, v0x55ed0d2e6c60_0;
L_0x55ed0d321f20 .part v0x55ed0d30cfe0_0, 0, 1;
L_0x55ed0d322860 .part v0x55ed0d30cfe0_0, 1, 1;
L_0x55ed0d323240 .part v0x55ed0d30cfe0_0, 2, 1;
L_0x55ed0d323c50 .part v0x55ed0d30cfe0_0, 3, 1;
L_0x55ed0d323d80 .concat8 [ 1 1 1 1], L_0x55ed0d321de0, L_0x55ed0d322720, L_0x55ed0d323100, L_0x55ed0d323b10;
L_0x55ed0d323f10 .concat8 [ 16 16 16 16], L_0x55ed0d2d8330, L_0x55ed0d2d3b70, L_0x55ed0d2cf3b0, L_0x55ed0d2ca850;
S_0x55ed0d2c7220 .scope module, "coord_inst" "coord_rom" 4 95, 5 1 0, S_0x55ed0d2d41d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /OUTPUT 16 "x_out";
    .port_info 3 /OUTPUT 16 "z_out";
P_0x55ed0d2eaa90 .param/l "DATA_WIDTH" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x55ed0d2eaad0 .param/l "NUM_CHANNELS" 0 5 2, +C4<00000000000000000000000000000100>;
v0x55ed0d2e6c60_0 .net "addr", 1 0, v0x55ed0d30cad0_0;  1 drivers
v0x55ed0d2d9740_0 .net "clk", 0 0, v0x55ed0d310660_0;  alias, 1 drivers
v0x55ed0d2d8490_0 .var "x_out", 15 0;
v0x55ed0d2d3cd0 .array "x_rom", 3 0, 15 0;
v0x55ed0d2cf510_0 .var "z_out", 15 0;
v0x55ed0d2ca9b0 .array "z_rom", 3 0, 15 0;
E_0x55ed0d25da70 .event posedge, v0x55ed0d2d9740_0;
S_0x55ed0d303420 .scope module, "delay_calc_inst" "delay_calc" 4 103, 6 1 0, S_0x55ed0d2d41d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_i";
    .port_info 4 /INPUT 16 "x_f";
    .port_info 5 /INPUT 16 "z_i";
    .port_info 6 /INPUT 16 "z_f";
    .port_info 7 /OUTPUT 8 "delay_out";
    .port_info 8 /OUTPUT 4 "debug_state";
    .port_info 9 /OUTPUT 1 "done";
P_0x55ed0d23bc40 .param/l "DONE" 0 6 24, +C4<00000000000000000000000000000110>;
P_0x55ed0d23bc80 .param/l "IDLE" 0 6 24, +C4<00000000000000000000000000000000>;
P_0x55ed0d23bcc0 .param/l "SQRT_START" 0 6 24, +C4<00000000000000000000000000000100>;
P_0x55ed0d23bd00 .param/l "SQUARE" 0 6 24, +C4<00000000000000000000000000000010>;
P_0x55ed0d23bd40 .param/l "SUB" 0 6 24, +C4<00000000000000000000000000000001>;
P_0x55ed0d23bd80 .param/l "SUM" 0 6 24, +C4<00000000000000000000000000000011>;
P_0x55ed0d23bdc0 .param/l "WAIT_SQRT" 0 6 24, +C4<00000000000000000000000000000101>;
L_0x55ed0d324180 .functor BUFZ 4, v0x55ed0d305940_0, C4<0000>, C4<0000>, C4<0000>;
v0x55ed0d304d80_0 .net "clk", 0 0, v0x55ed0d310660_0;  alias, 1 drivers
v0x55ed0d304e40_0 .net "csv", 3 0, L_0x55ed0d2e1e70;  1 drivers
v0x55ed0d304f00_0 .net "debug_state", 3 0, L_0x55ed0d324180;  1 drivers
v0x55ed0d304fa0_0 .var "delay_out", 7 0;
v0x55ed0d305080_0 .var "done", 0 0;
v0x55ed0d305190_0 .var "dx", 15 0;
v0x55ed0d305270_0 .var "dx2", 31 0;
v0x55ed0d305350_0 .var "dz", 15 0;
v0x55ed0d305430_0 .var "dz2", 31 0;
v0x55ed0d3055a0_0 .var "enable", 0 0;
v0x55ed0d305640_0 .var "next_state", 3 0;
v0x55ed0d305700_0 .net "reset", 0 0, v0x55ed0d3107c0_0;  alias, 1 drivers
v0x55ed0d3057d0_0 .net "sqrt_out", 15 0, v0x55ed0d3042d0_0;  1 drivers
v0x55ed0d3058a0_0 .net "start", 0 0, v0x55ed0d30ca00_0;  1 drivers
v0x55ed0d305940_0 .var "state", 3 0;
v0x55ed0d305a20_0 .var "sum_sq", 31 0;
v0x55ed0d305b10_0 .net "valid", 0 0, v0x55ed0d3049e0_0;  1 drivers
v0x55ed0d305be0_0 .net "x_f", 15 0, L_0x70f79482c600;  alias, 1 drivers
v0x55ed0d305c80_0 .net "x_i", 15 0, v0x55ed0d2d8490_0;  alias, 1 drivers
v0x55ed0d305d70_0 .net "z_f", 15 0, L_0x70f79482c648;  alias, 1 drivers
v0x55ed0d305e30_0 .net "z_i", 15 0, v0x55ed0d2cf510_0;  alias, 1 drivers
E_0x55ed0d2ecc50 .event edge, v0x55ed0d305940_0, v0x55ed0d3058a0_0, v0x55ed0d3049e0_0;
S_0x55ed0d303a00 .scope module, "uut" "sqrt" 6 26, 7 1 0, S_0x55ed0d303420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 16 "dout";
    .port_info 5 /OUTPUT 4 "cstate";
    .port_info 6 /OUTPUT 1 "valid";
P_0x55ed0d23b9d0 .param/l "ADD" 0 7 15, +C4<00000000000000000000000000000010>;
P_0x55ed0d23ba10 .param/l "CHECK" 0 7 15, +C4<00000000000000000000000000000101>;
P_0x55ed0d23ba50 .param/l "DIVIDE" 0 7 15, +C4<00000000000000000000000000000001>;
P_0x55ed0d23ba90 .param/l "HALT" 0 7 15, +C4<00000000000000000000000000000110>;
P_0x55ed0d23bad0 .param/l "IDLE" 0 7 15, +C4<00000000000000000000000000000000>;
P_0x55ed0d23bb10 .param/l "SHIFT" 0 7 15, +C4<00000000000000000000000000000011>;
P_0x55ed0d23bb50 .param/l "UPDATE" 0 7 15, +C4<00000000000000000000000000000100>;
L_0x55ed0d2e1e70 .functor BUFZ 4, v0x55ed0d304820_0, C4<0000>, C4<0000>, C4<0000>;
v0x55ed0d2d97e0_0 .net "clk", 0 0, v0x55ed0d310660_0;  alias, 1 drivers
v0x55ed0d304120_0 .net "cstate", 3 0, L_0x55ed0d2e1e70;  alias, 1 drivers
v0x55ed0d3041e0_0 .net "din", 31 0, v0x55ed0d305a20_0;  1 drivers
v0x55ed0d3042d0_0 .var "dout", 15 0;
v0x55ed0d3043b0_0 .net "enable", 0 0, v0x55ed0d3055a0_0;  1 drivers
v0x55ed0d3044c0_0 .var "iter", 3 0;
v0x55ed0d3045a0_0 .var "next_state", 3 0;
v0x55ed0d304680_0 .var "quotient", 15 0;
v0x55ed0d304760_0 .net "reset", 0 0, v0x55ed0d3107c0_0;  alias, 1 drivers
v0x55ed0d304820_0 .var "state", 3 0;
v0x55ed0d304900_0 .var "sum", 16 0;
v0x55ed0d3049e0_0 .var "valid", 0 0;
v0x55ed0d304aa0_0 .var "y_curr", 15 0;
v0x55ed0d304b80_0 .var "y_next", 15 0;
E_0x55ed0d2ecf90 .event posedge, v0x55ed0d304760_0, v0x55ed0d2d9740_0;
E_0x55ed0d304070 .event edge, v0x55ed0d304820_0, v0x55ed0d3044c0_0;
S_0x55ed0d3060a0 .scope generate, "sample_array[0]" "sample_array[0]" 4 118, 4 118 0, S_0x55ed0d2d41d0;
 .timescale 0 0;
P_0x55ed0d306280 .param/l "i" 0 4 118, +C4<00>;
L_0x55ed0d2d8330 .functor BUFZ 16, L_0x55ed0d321ad0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55ed0d307860_0 .net *"_ivl_4", 15 0, L_0x55ed0d2d8330;  1 drivers
v0x55ed0d307960_0 .net "dout_i", 15 0, L_0x55ed0d321ad0;  1 drivers
S_0x55ed0d306340 .scope module, "sd_inst" "sample_delay" 4 124, 8 1 0, S_0x55ed0d3060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x55ed0d306520 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x55ed0d306560 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x55ed0d3065a0 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x70f79482c138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ed0d306820_0 .net *"_ivl_11", 1 0, L_0x70f79482c138;  1 drivers
v0x55ed0d306920_0 .net *"_ivl_14", 0 0, L_0x55ed0d321cb0;  1 drivers
L_0x70f79482c180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ed0d3069e0_0 .net/2u *"_ivl_16", 0 0, L_0x70f79482c180;  1 drivers
L_0x70f79482c1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ed0d306ad0_0 .net/2u *"_ivl_18", 0 0, L_0x70f79482c1c8;  1 drivers
L_0x70f79482c0f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55ed0d306bb0_0 .net/2u *"_ivl_2", 7 0, L_0x70f79482c0f0;  1 drivers
v0x55ed0d306ce0_0 .net *"_ivl_4", 0 0, L_0x55ed0d321730;  1 drivers
v0x55ed0d306da0_0 .net *"_ivl_6", 15 0, L_0x55ed0d321820;  1 drivers
v0x55ed0d306e80_0 .net *"_ivl_8", 9 0, L_0x55ed0d3218c0;  1 drivers
v0x55ed0d306f60 .array "buffer", 255 0, 15 0;
v0x55ed0d307020_0 .net "clk", 0 0, v0x55ed0d310660_0;  alias, 1 drivers
v0x55ed0d30cd40_0 .array/port v0x55ed0d30cd40, 0;
v0x55ed0d3070c0_0 .net "delay", 7 0, v0x55ed0d30cd40_0;  1 drivers
v0x55ed0d30d2e0_0 .array/port v0x55ed0d30d2e0, 0;
v0x55ed0d3071a0_0 .net "din", 15 0, v0x55ed0d30d2e0_0;  1 drivers
v0x55ed0d307280_0 .net "dout", 15 0, L_0x55ed0d321ad0;  alias, 1 drivers
v0x55ed0d307360_0 .net "enable", 0 0, L_0x55ed0d321f20;  1 drivers
v0x55ed0d307420_0 .net "read_ptr", 7 0, L_0x55ed0d321640;  1 drivers
v0x55ed0d307500_0 .net "reset", 0 0, v0x55ed0d3107c0_0;  alias, 1 drivers
v0x55ed0d3075a0_0 .net "valid", 0 0, L_0x55ed0d321de0;  1 drivers
v0x55ed0d307660_0 .var "write_ptr", 7 0;
L_0x55ed0d321640 .arith/sub 8, v0x55ed0d307660_0, v0x55ed0d30cd40_0;
L_0x55ed0d321730 .cmp/eq 8, v0x55ed0d30cd40_0, L_0x70f79482c0f0;
L_0x55ed0d321820 .array/port v0x55ed0d306f60, L_0x55ed0d3218c0;
L_0x55ed0d3218c0 .concat [ 8 2 0 0], L_0x55ed0d321640, L_0x70f79482c138;
L_0x55ed0d321ad0 .functor MUXZ 16, L_0x55ed0d321820, v0x55ed0d30d2e0_0, L_0x55ed0d321730, C4<>;
L_0x55ed0d321cb0 .cmp/ge 8, v0x55ed0d307660_0, v0x55ed0d30cd40_0;
L_0x55ed0d321de0 .functor MUXZ 1, L_0x70f79482c1c8, L_0x70f79482c180, L_0x55ed0d321cb0, C4<>;
S_0x55ed0d307a20 .scope generate, "sample_array[1]" "sample_array[1]" 4 118, 4 118 0, S_0x55ed0d2d41d0;
 .timescale 0 0;
P_0x55ed0d307c00 .param/l "i" 0 4 118, +C4<01>;
L_0x55ed0d2d3b70 .functor BUFZ 16, L_0x55ed0d3223d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55ed0d309370_0 .net *"_ivl_4", 15 0, L_0x55ed0d2d3b70;  1 drivers
v0x55ed0d309470_0 .net "dout_i", 15 0, L_0x55ed0d3223d0;  1 drivers
S_0x55ed0d307ce0 .scope module, "sd_inst" "sample_delay" 4 124, 8 1 0, S_0x55ed0d307a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x55ed0d307ec0 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x55ed0d307f00 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x55ed0d307f40 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x70f79482c258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ed0d308190_0 .net *"_ivl_11", 1 0, L_0x70f79482c258;  1 drivers
v0x55ed0d308290_0 .net *"_ivl_14", 0 0, L_0x55ed0d322560;  1 drivers
L_0x70f79482c2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ed0d308350_0 .net/2u *"_ivl_16", 0 0, L_0x70f79482c2a0;  1 drivers
L_0x70f79482c2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ed0d308440_0 .net/2u *"_ivl_18", 0 0, L_0x70f79482c2e8;  1 drivers
L_0x70f79482c210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55ed0d308520_0 .net/2u *"_ivl_2", 7 0, L_0x70f79482c210;  1 drivers
v0x55ed0d308650_0 .net *"_ivl_4", 0 0, L_0x55ed0d3220b0;  1 drivers
v0x55ed0d308710_0 .net *"_ivl_6", 15 0, L_0x55ed0d3221a0;  1 drivers
v0x55ed0d3087f0_0 .net *"_ivl_8", 9 0, L_0x55ed0d322240;  1 drivers
v0x55ed0d3088d0 .array "buffer", 255 0, 15 0;
v0x55ed0d308990_0 .net "clk", 0 0, v0x55ed0d310660_0;  alias, 1 drivers
v0x55ed0d30cd40_1 .array/port v0x55ed0d30cd40, 1;
v0x55ed0d308ac0_0 .net "delay", 7 0, v0x55ed0d30cd40_1;  1 drivers
v0x55ed0d30d2e0_1 .array/port v0x55ed0d30d2e0, 1;
v0x55ed0d308ba0_0 .net "din", 15 0, v0x55ed0d30d2e0_1;  1 drivers
v0x55ed0d308c80_0 .net "dout", 15 0, L_0x55ed0d3223d0;  alias, 1 drivers
v0x55ed0d308d60_0 .net "enable", 0 0, L_0x55ed0d322860;  1 drivers
v0x55ed0d308e20_0 .net "read_ptr", 7 0, L_0x55ed0d321fc0;  1 drivers
v0x55ed0d308f00_0 .net "reset", 0 0, v0x55ed0d3107c0_0;  alias, 1 drivers
v0x55ed0d308fa0_0 .net "valid", 0 0, L_0x55ed0d322720;  1 drivers
v0x55ed0d309170_0 .var "write_ptr", 7 0;
L_0x55ed0d321fc0 .arith/sub 8, v0x55ed0d309170_0, v0x55ed0d30cd40_1;
L_0x55ed0d3220b0 .cmp/eq 8, v0x55ed0d30cd40_1, L_0x70f79482c210;
L_0x55ed0d3221a0 .array/port v0x55ed0d3088d0, L_0x55ed0d322240;
L_0x55ed0d322240 .concat [ 8 2 0 0], L_0x55ed0d321fc0, L_0x70f79482c258;
L_0x55ed0d3223d0 .functor MUXZ 16, L_0x55ed0d3221a0, v0x55ed0d30d2e0_1, L_0x55ed0d3220b0, C4<>;
L_0x55ed0d322560 .cmp/ge 8, v0x55ed0d309170_0, v0x55ed0d30cd40_1;
L_0x55ed0d322720 .functor MUXZ 1, L_0x70f79482c2e8, L_0x70f79482c2a0, L_0x55ed0d322560, C4<>;
S_0x55ed0d309530 .scope generate, "sample_array[2]" "sample_array[2]" 4 118, 4 118 0, S_0x55ed0d2d41d0;
 .timescale 0 0;
P_0x55ed0d3096c0 .param/l "i" 0 4 118, +C4<010>;
L_0x55ed0d2cf3b0 .functor BUFZ 16, L_0x55ed0d322d60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55ed0d30ae30_0 .net *"_ivl_4", 15 0, L_0x55ed0d2cf3b0;  1 drivers
v0x55ed0d30af30_0 .net "dout_i", 15 0, L_0x55ed0d322d60;  1 drivers
S_0x55ed0d3097a0 .scope module, "sd_inst" "sample_delay" 4 124, 8 1 0, S_0x55ed0d309530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x55ed0d309980 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x55ed0d3099c0 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x55ed0d309a00 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x70f79482c378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ed0d309c50_0 .net *"_ivl_11", 1 0, L_0x70f79482c378;  1 drivers
v0x55ed0d309d50_0 .net *"_ivl_14", 0 0, L_0x55ed0d322f40;  1 drivers
L_0x70f79482c3c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ed0d309e10_0 .net/2u *"_ivl_16", 0 0, L_0x70f79482c3c0;  1 drivers
L_0x70f79482c408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ed0d309f00_0 .net/2u *"_ivl_18", 0 0, L_0x70f79482c408;  1 drivers
L_0x70f79482c330 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55ed0d309fe0_0 .net/2u *"_ivl_2", 7 0, L_0x70f79482c330;  1 drivers
v0x55ed0d30a110_0 .net *"_ivl_4", 0 0, L_0x55ed0d322a40;  1 drivers
v0x55ed0d30a1d0_0 .net *"_ivl_6", 15 0, L_0x55ed0d322b30;  1 drivers
v0x55ed0d30a2b0_0 .net *"_ivl_8", 9 0, L_0x55ed0d322bd0;  1 drivers
v0x55ed0d30a390 .array "buffer", 255 0, 15 0;
v0x55ed0d30a450_0 .net "clk", 0 0, v0x55ed0d310660_0;  alias, 1 drivers
v0x55ed0d30cd40_2 .array/port v0x55ed0d30cd40, 2;
v0x55ed0d30a4f0_0 .net "delay", 7 0, v0x55ed0d30cd40_2;  1 drivers
v0x55ed0d30d2e0_2 .array/port v0x55ed0d30d2e0, 2;
v0x55ed0d30a5d0_0 .net "din", 15 0, v0x55ed0d30d2e0_2;  1 drivers
v0x55ed0d30a6b0_0 .net "dout", 15 0, L_0x55ed0d322d60;  alias, 1 drivers
v0x55ed0d30a790_0 .net "enable", 0 0, L_0x55ed0d323240;  1 drivers
v0x55ed0d30a850_0 .net "read_ptr", 7 0, L_0x55ed0d322950;  1 drivers
v0x55ed0d30a930_0 .net "reset", 0 0, v0x55ed0d3107c0_0;  alias, 1 drivers
v0x55ed0d30aa60_0 .net "valid", 0 0, L_0x55ed0d323100;  1 drivers
v0x55ed0d30ac30_0 .var "write_ptr", 7 0;
L_0x55ed0d322950 .arith/sub 8, v0x55ed0d30ac30_0, v0x55ed0d30cd40_2;
L_0x55ed0d322a40 .cmp/eq 8, v0x55ed0d30cd40_2, L_0x70f79482c330;
L_0x55ed0d322b30 .array/port v0x55ed0d30a390, L_0x55ed0d322bd0;
L_0x55ed0d322bd0 .concat [ 8 2 0 0], L_0x55ed0d322950, L_0x70f79482c378;
L_0x55ed0d322d60 .functor MUXZ 16, L_0x55ed0d322b30, v0x55ed0d30d2e0_2, L_0x55ed0d322a40, C4<>;
L_0x55ed0d322f40 .cmp/ge 8, v0x55ed0d30ac30_0, v0x55ed0d30cd40_2;
L_0x55ed0d323100 .functor MUXZ 1, L_0x70f79482c408, L_0x70f79482c3c0, L_0x55ed0d322f40, C4<>;
S_0x55ed0d30aff0 .scope generate, "sample_array[3]" "sample_array[3]" 4 118, 4 118 0, S_0x55ed0d2d41d0;
 .timescale 0 0;
P_0x55ed0d30a080 .param/l "i" 0 4 118, +C4<011>;
L_0x55ed0d2ca850 .functor BUFZ 16, L_0x55ed0d323800, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55ed0d30c840_0 .net *"_ivl_4", 15 0, L_0x55ed0d2ca850;  1 drivers
v0x55ed0d30c940_0 .net "dout_i", 15 0, L_0x55ed0d323800;  1 drivers
S_0x55ed0d30b210 .scope module, "sd_inst" "sample_delay" 4 124, 8 1 0, S_0x55ed0d30aff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x55ed0d30b3f0 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x55ed0d30b430 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x55ed0d30b470 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x70f79482c498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ed0d30b6f0_0 .net *"_ivl_11", 1 0, L_0x70f79482c498;  1 drivers
v0x55ed0d30b7f0_0 .net *"_ivl_14", 0 0, L_0x55ed0d3239e0;  1 drivers
L_0x70f79482c4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ed0d30b8b0_0 .net/2u *"_ivl_16", 0 0, L_0x70f79482c4e0;  1 drivers
L_0x70f79482c528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ed0d30b9a0_0 .net/2u *"_ivl_18", 0 0, L_0x70f79482c528;  1 drivers
L_0x70f79482c450 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55ed0d30ba80_0 .net/2u *"_ivl_2", 7 0, L_0x70f79482c450;  1 drivers
v0x55ed0d30bbb0_0 .net *"_ivl_4", 0 0, L_0x55ed0d3233d0;  1 drivers
v0x55ed0d30bc70_0 .net *"_ivl_6", 15 0, L_0x55ed0d3234c0;  1 drivers
v0x55ed0d30bd50_0 .net *"_ivl_8", 9 0, L_0x55ed0d323560;  1 drivers
v0x55ed0d30be30 .array "buffer", 255 0, 15 0;
v0x55ed0d30bef0_0 .net "clk", 0 0, v0x55ed0d310660_0;  alias, 1 drivers
v0x55ed0d30cd40_3 .array/port v0x55ed0d30cd40, 3;
v0x55ed0d30bf90_0 .net "delay", 7 0, v0x55ed0d30cd40_3;  1 drivers
v0x55ed0d30d2e0_3 .array/port v0x55ed0d30d2e0, 3;
v0x55ed0d30c070_0 .net "din", 15 0, v0x55ed0d30d2e0_3;  1 drivers
v0x55ed0d30c150_0 .net "dout", 15 0, L_0x55ed0d323800;  alias, 1 drivers
v0x55ed0d30c230_0 .net "enable", 0 0, L_0x55ed0d323c50;  1 drivers
v0x55ed0d30c2f0_0 .net "read_ptr", 7 0, L_0x55ed0d3232e0;  1 drivers
v0x55ed0d30c3d0_0 .net "reset", 0 0, v0x55ed0d3107c0_0;  alias, 1 drivers
v0x55ed0d30c470_0 .net "valid", 0 0, L_0x55ed0d323b10;  1 drivers
v0x55ed0d30c640_0 .var "write_ptr", 7 0;
L_0x55ed0d3232e0 .arith/sub 8, v0x55ed0d30c640_0, v0x55ed0d30cd40_3;
L_0x55ed0d3233d0 .cmp/eq 8, v0x55ed0d30cd40_3, L_0x70f79482c450;
L_0x55ed0d3234c0 .array/port v0x55ed0d30be30, L_0x55ed0d323560;
L_0x55ed0d323560 .concat [ 8 2 0 0], L_0x55ed0d3232e0, L_0x70f79482c498;
L_0x55ed0d323800 .functor MUXZ 16, L_0x55ed0d3234c0, v0x55ed0d30d2e0_3, L_0x55ed0d3233d0, C4<>;
L_0x55ed0d3239e0 .cmp/ge 8, v0x55ed0d30c640_0, v0x55ed0d30cd40_3;
L_0x55ed0d323b10 .functor MUXZ 1, L_0x70f79482c528, L_0x70f79482c4e0, L_0x55ed0d3239e0, C4<>;
S_0x55ed0d30dde0 .scope module, "summation_unit" "summ_sa" 3 65, 9 1 0, S_0x55ed0d2cfa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start_sum";
    .port_info 3 /INPUT 1 "sum_en";
    .port_info 4 /INPUT 16 "delayed_sample";
    .port_info 5 /INPUT 1 "done_channel";
    .port_info 6 /OUTPUT 18 "sum_result";
    .port_info 7 /OUTPUT 1 "valid";
P_0x55ed0d30df90 .param/l "DATA_WIDTH" 0 9 2, +C4<00000000000000000000000000010000>;
P_0x55ed0d30dfd0 .param/l "NUM_CHANNELS" 0 9 3, +C4<00000000000000000000000000000100>;
P_0x55ed0d30e010 .param/l "SUM_WIDTH" 0 9 4, +C4<000000000000000000000000000010010>;
v0x55ed0d30e2d0_0 .var "accumulator", 17 0;
v0x55ed0d30e3b0_0 .net "clk", 0 0, v0x55ed0d310660_0;  alias, 1 drivers
v0x55ed0d30e580_0 .net "delayed_sample", 15 0, L_0x55ed0d321480;  alias, 1 drivers
v0x55ed0d30e650_0 .net "done_channel", 0 0, L_0x55ed0d324440;  1 drivers
v0x55ed0d30e710_0 .net "reset", 0 0, v0x55ed0d3107c0_0;  alias, 1 drivers
v0x55ed0d30e800_0 .net "start_sum", 0 0, v0x55ed0d30feb0_0;  1 drivers
v0x55ed0d30e8c0_0 .net "sum_en", 0 0, v0x55ed0d310020_0;  1 drivers
v0x55ed0d30e980_0 .var "sum_result", 17 0;
v0x55ed0d30ea60_0 .var "valid", 0 0;
S_0x55ed0d2d8990 .scope module, "readrf_vals" "readrf_vals" 10 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "val";
o0x70f794877538 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ed0d310b50_0 .net "clk", 0 0, o0x70f794877538;  0 drivers
v0x55ed0d310c10_0 .var "count", 15 0;
o0x70f794877598 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ed0d310cf0_0 .net "reset", 0 0, o0x70f794877598;  0 drivers
v0x55ed0d310d90 .array "rf_vals", 3 0, 15 0;
v0x55ed0d310e50_0 .var "val", 15 0;
E_0x55ed0d2ecf50 .event posedge, v0x55ed0d310b50_0;
    .scope S_0x55ed0d306340;
T_0 ;
    %wait E_0x55ed0d25da70;
    %load/vec4 v0x55ed0d307500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ed0d307660_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55ed0d307360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55ed0d3071a0_0;
    %load/vec4 v0x55ed0d307660_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed0d306f60, 0, 4;
    %load/vec4 v0x55ed0d307660_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55ed0d307660_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ed0d307ce0;
T_1 ;
    %wait E_0x55ed0d25da70;
    %load/vec4 v0x55ed0d308f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ed0d309170_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55ed0d308d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55ed0d308ba0_0;
    %load/vec4 v0x55ed0d309170_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed0d3088d0, 0, 4;
    %load/vec4 v0x55ed0d309170_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55ed0d309170_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ed0d3097a0;
T_2 ;
    %wait E_0x55ed0d25da70;
    %load/vec4 v0x55ed0d30a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ed0d30ac30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55ed0d30a790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55ed0d30a5d0_0;
    %load/vec4 v0x55ed0d30ac30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed0d30a390, 0, 4;
    %load/vec4 v0x55ed0d30ac30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55ed0d30ac30_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55ed0d30b210;
T_3 ;
    %wait E_0x55ed0d25da70;
    %load/vec4 v0x55ed0d30c3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ed0d30c640_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55ed0d30c230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55ed0d30c070_0;
    %load/vec4 v0x55ed0d30c640_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed0d30be30, 0, 4;
    %load/vec4 v0x55ed0d30c640_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55ed0d30c640_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55ed0d2c7220;
T_4 ;
    %vpi_call 5 15 "$readmemh", "data/X_4.txt", v0x55ed0d2d3cd0 {0 0 0};
    %vpi_call 5 16 "$readmemh", "data/Z_4.txt", v0x55ed0d2ca9b0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55ed0d2c7220;
T_5 ;
    %wait E_0x55ed0d25da70;
    %load/vec4 v0x55ed0d2e6c60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55ed0d2d3cd0, 4;
    %assign/vec4 v0x55ed0d2d8490_0, 0;
    %load/vec4 v0x55ed0d2e6c60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55ed0d2ca9b0, 4;
    %assign/vec4 v0x55ed0d2cf510_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ed0d303a00;
T_6 ;
    %wait E_0x55ed0d304070;
    %load/vec4 v0x55ed0d304820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55ed0d3045a0_0, 0, 4;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55ed0d3045a0_0, 0, 4;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55ed0d3045a0_0, 0, 4;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55ed0d3045a0_0, 0, 4;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55ed0d3045a0_0, 0, 4;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x55ed0d3044c0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.8, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55ed0d3045a0_0, 0, 4;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55ed0d3045a0_0, 0, 4;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55ed0d303a00;
T_7 ;
    %wait E_0x55ed0d2ecf90;
    %load/vec4 v0x55ed0d304760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ed0d304820_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55ed0d304aa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55ed0d304680_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55ed0d304900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ed0d3044c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed0d3049e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55ed0d3043b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55ed0d304820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed0d3049e0_0, 0;
    %load/vec4 v0x55ed0d3041e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x55ed0d304aa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ed0d3044c0_0, 0;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0x55ed0d3041e0_0;
    %load/vec4 v0x55ed0d304aa0_0;
    %pad/u 32;
    %div;
    %pad/u 16;
    %assign/vec4 v0x55ed0d304680_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0x55ed0d304aa0_0;
    %pad/u 17;
    %load/vec4 v0x55ed0d304680_0;
    %pad/u 17;
    %add;
    %assign/vec4 v0x55ed0d304900_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v0x55ed0d304900_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x55ed0d304b80_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v0x55ed0d304b80_0;
    %assign/vec4 v0x55ed0d304aa0_0, 0;
    %load/vec4 v0x55ed0d3044c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55ed0d3044c0_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x55ed0d304aa0_0;
    %assign/vec4 v0x55ed0d3042d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ed0d3049e0_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %load/vec4 v0x55ed0d3045a0_0;
    %assign/vec4 v0x55ed0d304820_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55ed0d303420;
T_8 ;
    %wait E_0x55ed0d2ecc50;
    %load/vec4 v0x55ed0d305940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x55ed0d3058a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %pad/s 4;
    %store/vec4 v0x55ed0d305640_0, 0, 4;
    %jmp T_8.7;
T_8.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55ed0d305640_0, 0, 4;
    %jmp T_8.7;
T_8.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55ed0d305640_0, 0, 4;
    %jmp T_8.7;
T_8.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55ed0d305640_0, 0, 4;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55ed0d305640_0, 0, 4;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x55ed0d305b10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %pad/s 4;
    %store/vec4 v0x55ed0d305640_0, 0, 4;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed0d305640_0, 0, 4;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55ed0d303420;
T_9 ;
    %wait E_0x55ed0d25da70;
    %load/vec4 v0x55ed0d305700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ed0d305940_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55ed0d305190_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55ed0d305350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ed0d305a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ed0d304fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed0d305080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed0d3055a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55ed0d305940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %jmp T_9.9;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed0d305080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed0d3055a0_0, 0;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x55ed0d305c80_0;
    %load/vec4 v0x55ed0d305be0_0;
    %sub;
    %assign/vec4 v0x55ed0d305190_0, 0;
    %load/vec4 v0x55ed0d305e30_0;
    %load/vec4 v0x55ed0d305d70_0;
    %sub;
    %assign/vec4 v0x55ed0d305350_0, 0;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x55ed0d305190_0;
    %pad/u 32;
    %load/vec4 v0x55ed0d305190_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x55ed0d305270_0, 0;
    %load/vec4 v0x55ed0d305350_0;
    %pad/u 32;
    %load/vec4 v0x55ed0d305350_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x55ed0d305430_0, 0;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x55ed0d305270_0;
    %load/vec4 v0x55ed0d305430_0;
    %add;
    %assign/vec4 v0x55ed0d305a20_0, 0;
    %jmp T_9.9;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ed0d3055a0_0, 0;
    %jmp T_9.9;
T_9.7 ;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x55ed0d3057d0_0;
    %pad/u 8;
    %assign/vec4 v0x55ed0d304fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ed0d305080_0, 0;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %load/vec4 v0x55ed0d305640_0;
    %assign/vec4 v0x55ed0d305940_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55ed0d2d41d0;
T_10 ;
    %wait E_0x55ed0d25da70;
    %load/vec4 v0x55ed0d30d240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ed0d30d530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ed0d30cad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed0d30ca00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed0d30d180_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55ed0d30d0a0_0;
    %assign/vec4 v0x55ed0d30d530_0, 0;
    %load/vec4 v0x55ed0d30d530_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed0d30ca00_0, 0;
    %jmp T_10.4;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ed0d30ca00_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %load/vec4 v0x55ed0d30d530_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_10.5, 4;
    %load/vec4 v0x55ed0d30cc70_0;
    %load/vec4 v0x55ed0d30cad0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed0d30cd40, 0, 4;
    %load/vec4 v0x55ed0d30cf40_0;
    %load/vec4 v0x55ed0d30cad0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %load/vec4 v0x55ed0d30cad0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed0d30d2e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55ed0d30cad0_0;
    %assign/vec4/off/d v0x55ed0d30cfe0_0, 4, 5;
T_10.5 ;
    %load/vec4 v0x55ed0d30d530_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_10.7, 4;
    %load/vec4 v0x55ed0d30cad0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55ed0d30cad0_0, 0;
T_10.7 ;
    %load/vec4 v0x55ed0d30d530_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_10.9, 4;
    %load/vec4 v0x55ed0d30d740_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ed0d30d180_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed0d30d180_0, 0;
T_10.12 ;
T_10.9 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55ed0d2d41d0;
T_11 ;
    %wait E_0x55ed0d2ba2c0;
    %load/vec4 v0x55ed0d30d530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed0d30d0a0_0, 0, 3;
    %jmp T_11.8;
T_11.0 ;
    %load/vec4 v0x55ed0d30d490_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.10, 8;
T_11.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.10, 8;
 ; End of false expr.
    %blend;
T_11.10;
    %pad/s 3;
    %store/vec4 v0x55ed0d30d0a0_0, 0, 3;
    %jmp T_11.8;
T_11.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55ed0d30d0a0_0, 0, 3;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55ed0d30d0a0_0, 0, 3;
    %jmp T_11.8;
T_11.3 ;
    %load/vec4 v0x55ed0d30d5d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.11, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_11.12, 8;
T_11.11 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_11.12, 8;
 ; End of false expr.
    %blend;
T_11.12;
    %pad/s 3;
    %store/vec4 v0x55ed0d30d0a0_0, 0, 3;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55ed0d30d0a0_0, 0, 3;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x55ed0d30cad0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.13, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_11.14, 8;
T_11.13 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_11.14, 8;
 ; End of false expr.
    %blend;
T_11.14;
    %pad/s 3;
    %store/vec4 v0x55ed0d30d0a0_0, 0, 3;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55ed0d30d0a0_0, 0, 3;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55ed0d30dde0;
T_12 ;
    %wait E_0x55ed0d25da70;
    %load/vec4 v0x55ed0d30e710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55ed0d30e980_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55ed0d30e2d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55ed0d30e800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55ed0d30e2d0_0, 0;
T_12.2 ;
    %load/vec4 v0x55ed0d30e8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x55ed0d30e2d0_0;
    %load/vec4 v0x55ed0d30e580_0;
    %pad/u 18;
    %add;
    %assign/vec4 v0x55ed0d30e2d0_0, 0;
T_12.4 ;
    %load/vec4 v0x55ed0d30e650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x55ed0d30e2d0_0;
    %assign/vec4 v0x55ed0d30e980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ed0d30ea60_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed0d30ea60_0, 0;
T_12.7 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55ed0d2cfa10;
T_13 ;
    %wait E_0x55ed0d25da70;
    %load/vec4 v0x55ed0d30fb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ed0d30ff80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ed0d30f4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed0d3100f0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55ed0d30f8c0_0;
    %assign/vec4 v0x55ed0d30ff80_0, 0;
    %load/vec4 v0x55ed0d30ff80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed0d3100f0_0, 0;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v0x55ed0d30f4c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_13.6, 5;
    %load/vec4 v0x55ed0d30f4c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55ed0d30f4c0_0, 0;
T_13.6 ;
    %jmp T_13.5;
T_13.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ed0d3100f0_0, 0;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55ed0d2cfa10;
T_14 ;
    %wait E_0x55ed0d2ba140;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed0d30feb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed0d310020_0, 0, 1;
    %load/vec4 v0x55ed0d30ff80_0;
    %store/vec4 v0x55ed0d30f8c0_0, 0, 2;
    %load/vec4 v0x55ed0d30ff80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x55ed0d30fde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ed0d30f8c0_0, 0, 2;
T_14.5 ;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x55ed0d30f980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ed0d30f8c0_0, 0, 2;
T_14.7 ;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x55ed0d310190_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed0d310020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed0d30feb0_0, 0, 1;
T_14.9 ;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55ed0d30f8c0_0, 0, 2;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55ed0d2d9a90;
T_15 ;
    %pushi/vec4 2147549185, 0, 43;
    %concati/vec4 16, 0, 21;
    %store/vec4 v0x55ed0d310860_0, 0, 64;
    %end;
    .thread T_15;
    .scope S_0x55ed0d2d9a90;
T_16 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed0d310660_0, 0, 1;
T_16.0 ;
    %delay 5, 0;
    %load/vec4 v0x55ed0d310660_0;
    %inv;
    %store/vec4 v0x55ed0d310660_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x55ed0d2d9a90;
T_17 ;
    %vpi_call 2 20 "$dumpfile", "./beam_tb.vcb" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ed0d2d9a90 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed0d3107c0_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed0d3109a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed0d3107c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed0d3109a0_0, 0, 1;
    %delay 3000, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x55ed0d2d8990;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55ed0d310c10_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x55ed0d2d8990;
T_19 ;
    %vpi_call 10 11 "$readmemh", "data/RF_DATA_4.txt", v0x55ed0d310d90, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000011 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x55ed0d2d8990;
T_20 ;
    %wait E_0x55ed0d2ecf50;
    %load/vec4 v0x55ed0d310cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55ed0d310e50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55ed0d310c10_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %ix/getv 4, v0x55ed0d310c10_0;
    %load/vec4a v0x55ed0d310d90, 4;
    %assign/vec4 v0x55ed0d310e50_0, 0;
    %load/vec4 v0x55ed0d310c10_0;
    %cmpi/e 24099, 0, 16;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55ed0d310c10_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x55ed0d310c10_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55ed0d310c10_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb/beam_tb.v";
    "verilog/beamforming/top_bf.v";
    "verilog/beamforming/delay_con.v";
    "verilog/beamforming/coord_rom.v";
    "verilog/beamforming/delay_calc.v";
    "verilog/beamforming/sqrt.v";
    "verilog/beamforming/sample_delay.v";
    "verilog/beamforming/summ_sa.v";
    "verilog/beamforming/readrf_vals.v";
