# FPGA Maze Solver BOT 2027

"Learning While Competing in Agricultural Warehouse Navigation"

This is our team repository for participating in the e-Yantra Robotics Competition 2025-26 by IIT Bombay. We are registered for the MazeSolver Bot (MB) theme, where we'll develop an FPGA-powered agricultural warehouse navigator using Verilog HDL and custom RISC-V CPU architecture.

## Our Competition Journey

As participants in eYRC 2025-26, we're embarking on a 7-8 month learning adventure to solve real-world agricultural challenges. Our mission is to design and implement a bot that can navigate dynamic warehouse environments while collecting critical environmental data for smart farming applications.

## What We're Building

* Dynamic Maze Navigation System â†’ Real-time path adaptation in changing warehouses
* Environmental Sensing Platform â†’ Temperature, humidity, and soil moisture monitoring
* Custom RISC-V CPU on FPGA â†’ Complete system implementation in Verilog
* Agricultural Data Intelligence â†’ Smart farming data collection and transmission

## Repository Structure

```
â”œâ”€â”€ stage1/                 # Stage 1 submissions (software/simulation)
â”‚   â”œâ”€â”€ task0/             # FPGA fundamentals
â”‚   â”œâ”€â”€ task1/             # CPU design and implementation
â”‚   â””â”€â”€ task2/             # Sensor integration
â”œâ”€â”€ stage2/                # Stage 2 submissions (hardware implementation)  
â”‚   â”œâ”€â”€ task3/             # System integration
â”‚   â”œâ”€â”€ task4/             # Navigation testing
â”‚   â”œâ”€â”€ task5/             # Warehouse simulation
â”‚   â””â”€â”€ task6/             # Final optimization
â”œâ”€â”€ src/                   # Our Verilog source code
â”œâ”€â”€ simulation/            # Testbenches and ModelSim outputs
â”œâ”€â”€ docs/                  # Learning notes and documentation
â”œâ”€â”€ README.md              # This file
â””â”€â”€ LICENSE                # MIT License
```

## Competition Timeline - eYRC 2025-26

**Stage 1 (Software/Simulation Based)**
August 2025 - December 2025

* [ ] Task 0: Complete FPGA fundamentals and Verilog basics
* [ ] Task 1: Design and implement custom CPU
* [ ] Task 2: Integrate sensors and communication protocols
* [ ] Goal: Qualify for Stage 2 based on performance

**Stage 2 (Hardware Implementation)**
January 2026 - March 2026

* [ ] Task 3: Complete FPGA system integration
* [ ] Task 4: Demonstrate real-time maze navigation
* [ ] Task 5: Agricultural warehouse simulation testing
* [ ] Task 6: Final system optimization
* [ ] Goal: Qualify for finale at IIT Bombay

**Finale (March 2026)**

* [ ] Live Demo: Present at IIT Bombay, Mumbai
* [ ] Real Challenge: Navigate actual agricultural warehouse setup
* [ ] Evaluation: Panel review by industry experts

## Team Registration: Completed âœ…

College: Example Engineering College
Theme: MazeSolver Bot (MB)

## Current Progress

**Learning Phase**

* [ ] Study FPGA development using Intel Quartus Prime
* [ ] Master Verilog HDL programming fundamentals
* [ ] Understand RISC-V CPU architecture principles
* [ ] Research agricultural warehouse automation needs

**Development Setup**

* [ ] Install Intel Quartus Prime Lite Edition
* [ ] Configure ModelSim for simulation testing
* [ ] Set up FPGA development board (DE10-Lite)
* [ ] Procure sensor modules for testing

**Stage 1 Preparation**

* [ ] Complete all eYRC MOOC lectures and tutorials
* [ ] Participate in discussion forums for guidance
* [ ] Submit Task 0: Basic FPGA implementation
* [ ] Begin custom CPU design for Task 1

## Learning Resources

* eYRC Portal: Access to tasks, tutorials, and forums
* Intel Quartus: FPGA design and synthesis tool
* ModelSim: Verilog simulation and verification
* Discussion Forums: Expert guidance and peer support
* MOOC Lectures: Structured learning modules provided by eYRC

## Competition Goals

**Short-term Objectives (Stage 1)**

* Master FPGA development workflow and Verilog programming
* Successfully implement functional RISC-V CPU architecture
* Complete sensor interfacing and basic communication protocols
* Qualify for Stage 2 with strong performance scores

**Long-term Vision (Stage 2 & Finale)**

* Build complete agricultural warehouse navigation system
* Demonstrate real-time environmental data collection
* Showcase adaptive pathfinding in dynamic environments
* Compete effectively at IIT Bombay finale presentation

## Documentation Progress

* [ ] CPU Architecture Notes - RISC-V design decisions and implementation
* [ ] Sensor Integration Guide - Hardware interfacing and protocols
* [ ] Navigation Algorithms - Maze solving and path planning strategies
* [ ] Competition Learnings - Challenges faced and solutions developed

## Why This Matters

We're passionate about solving real agricultural challenges through technology. This competition gives us hands-on experience with:

* Smart Agriculture: IoT integration for precision farming
* Warehouse Automation: Autonomous navigation in dynamic environments
* FPGA Development: Advanced digital system design skills
* Problem Solving: Engineering solutions for food security challenges

## License

This project is licensed under the MIT License - see the LICENSE file for details.

## ğŸ‘¨â€ğŸ’» Team Members

* Affan - Logic Commander (Team Leader)
* Maaz - Logic Specialist (CPU  & Algorithms)
* Ayaz - Algorithm Architect (Data Transmission & Protocols)
* Zahaib - Sensor Sage (CPU Architecture & Hardware Integration)



Proudly participating in e-Yantra Robotics Competition 2025-26, IIT Bombay

"Learning by Doing. Competing by Learning."

*"Engineering a Better Tomorrow through Agricultural Innovation"*
