Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Thu Jan 10 15:53:06 2019
| Host         : cimeld67 running 64-bit unknown
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              28 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------+------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------------------------+------------------+------------------+----------------+
|  i_Clk_IBUF_BUFG | UUTuart_tx//i___3_n_0           |                  |                1 |              1 |
|  i_Clk_IBUF_BUFG | UUTuart_tx/o_TX_Serial_i_1_n_0  |                  |                1 |              1 |
|  i_Clk_IBUF_BUFG | UUTuart_tx/r_TX_Done            |                  |                1 |              1 |
|  i_Clk_IBUF_BUFG | UUTuart_tx/r_Clk_Count_0        |                  |                3 |              7 |
|  i_Clk_IBUF_BUFG | UUTuart_tx/r_TX_Data[7]_i_1_n_0 |                  |                1 |              8 |
|  i_Clk_IBUF_BUFG | UUTuart_rx/r_Clk_Count          |                  |                5 |             10 |
|  i_Clk_IBUF_BUFG |                                 |                  |                9 |             25 |
+------------------+---------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 7      |                     1 |
| 8      |                     1 |
| 10     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


