Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Apr 24 20:45:19 2025
| Host         : acclnode02 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_routed.rpt -pb slr_util_routed.pb
| Design       : top_wrapper
| Device       : xcvc1902-vsvd1760-2MP-e-S
| Speed File   : -2MP
| Design State : Routed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. CLB Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. NOC Interfaces
8. AI Engines
9. ADVANCED
10. Primitives
11. Black Boxes
12. Instantiated Netlists

1. Netlist Logic
----------------

+----------------------------+--------+-------+------------+-----------+-------+
|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+--------+-------+------------+-----------+-------+
| Registers                  | 353118 | 19799 |          0 |   1799680 | 19.62 |
|   Register as Flip Flop    | 353118 | 19799 |          0 |   1799680 | 19.62 |
|   Register as Latch        |      0 |     0 |          0 |   1799680 |  0.00 |
| CLB LUTs                   |  93747 | 13030 |          0 |    899840 | 10.42 |
|   LUT as Logic             |  75103 | 12879 |          0 |    899840 |  8.35 |
|   LUT as Memory            |  18644 |   151 |          0 |    449920 |  4.14 |
|     LUT as Distributed RAM |   4112 |    16 |            |           |       |
|     LUT as Shift Register  |  14532 |   135 |            |           |       |
|       Variable Length      |   4915 |     0 |            |           |       |
|       Fixed Length         |   9617 |     0 |            |           |       |
| LOOKAHEAD8                 |   2340 |    62 |          0 |    112480 |  2.08 |
+----------------------------+--------+-------+------------+-----------+-------+


2. CLB Distribution
-------------------

+-----------------------------------------------+--------+-------+------------+-----------+-------+
|                   Site Type                   |  Used  | Fixed | Prohibited | Available | Util% |
+-----------------------------------------------+--------+-------+------------+-----------+-------+
| SLICE                                         |  43972 |     0 |          0 |    112480 | 39.09 |
|   SLICEL                                      |  22097 |     0 |            |           |       |
|   SLICEM                                      |  21875 |     0 |            |           |       |
|      using Distributed RAM or Shift Registers |   2585 |     0 |            |           |       |
| CLB LUTs                                      |  93747 | 13030 |          0 |    899840 | 10.42 |
|    using CASCADE                              |  15796 |     0 |          0 |    899840 |  1.76 |
|   LUT as Logic                                |  75103 | 12879 |          0 |    899840 |  8.35 |
|     single output                             |  31062 |       |            |           |       |
|     dual output                               |  44041 |       |            |           |       |
|   LUT as Memory                               |  18644 |   151 |          0 |    449920 |  4.14 |
|     LUT as Distributed RAM                    |   4112 |    16 |            |           |       |
|       single output                           |      0 |       |            |           |       |
|       dual output                             |   4112 |       |            |           |       |
|     LUT as Shift Register                     |  14532 |   135 |            |           |       |
|       single output                           |   5146 |       |            |           |       |
|       dual output                             |   9386 |       |            |           |       |
| CLB Registers                                 | 353118 |     0 |          0 |   1799680 | 19.62 |
|   Register driven from within the CLB         |  73357 |       |            |           |       |
|   Register driven from outside the CLB        | 279761 |       |            |           |       |
|     LUT in front of the register is unused    | 268665 |       |            |           |       |
|     LUT in front of the register is used      |  11096 |       |            |           |       |
| CLB Imux registers                            |      0 |     0 |            |           |       |
|   Pipelining                                  |      0 |       |            |           |       |
| Unique Control Sets                           |   4203 |       |          0 |    224960 |  1.87 |
+-----------------------------------------------+--------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| Block RAM Tile           |  415 |     0 |          0 |       967 | 42.92 |
|   RAMB36E5               |  414 |     0 |          0 |       967 | 42.81 |
|   RAMB18E5*              |    2 |     0 |          0 |      1934 |  0.10 |
| Block RAM Imux registers |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| URAM                     |   16 |     0 |          0 |       463 |  3.46 |
| URAM Imux registers      |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


4. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         | 1719 |     0 |          0 |      1968 | 87.35 |
|   DSP58            |  135 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          | 1584 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------------------+------+-------+------------+-----------+-------+
|           Site Type          | Used | Fixed | Prohibited | Available | Util% |
+------------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                   |  512 |   512 |          0 |       648 | 79.01 |
|   XPIO IOB                   |  512 |   512 |          0 |       648 | 79.01 |
|     INPUT                    |    8 |       |            |           |       |
|     OUTPUT                   |  108 |       |            |           |       |
|     BIDIR                    |  396 |       |            |           |       |
| XPHY                         |    0 |     0 |            |           |       |
| IDELAY                       |    0 |     0 |            |           |       |
| ODELAY                       |    0 |     0 |            |           |       |
| Input Registers              |    0 |     0 |            |           |       |
|   IDDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Registers             |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Tristate Registers    |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
+------------------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+-----------------------+------+-------+------------+-----------+-------+
|       Site Type       | Used | Fixed | Prohibited | Available | Util% |
+-----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs  |   12 |    12 |          0 |       980 |  1.22 |
|   BUFG_GT/MBUFG_GT    |    3 |     3 |          0 |       168 |  1.79 |
|   BUFGCE/MBUFGCE      |    6 |     6 |          0 |       296 |  2.03 |
|   BUFGCTRL/MBUFGCTRL* |    0 |     0 |          0 |        80 |  0.00 |
|   BUFGCE_DIV          |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_FABRIC         |    0 |     0 |          0 |       384 |  0.00 |
|   BUFG_PS             |    3 |     3 |          0 |        12 | 25.00 |
|   MBUFGCE_DIV         |    0 |     0 |          0 |        40 |  0.00 |
|   MBUFG_PS            |    0 |     0 |          0 |        12 |  0.00 |
| BUFDIV_LEAF           |    0 |     0 |          0 |     16800 |  0.00 |
| DPLL                  |    1 |     1 |          0 |        23 |  4.35 |
| XPLL                  |   12 |    12 |          0 |        24 | 50.00 |
| MMCM                  |    2 |     2 |          0 |        12 | 16.67 |
+-----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. NOC Interfaces
-----------------

+---------------------------+------+-------+------------+-----------+-------+
|         Site Type         | Used | Fixed | Prohibited | Available | Util% |
+---------------------------+------+-------+------------+-----------+-------+
| PL NOC Master Unit        |    5 |     2 |          0 |        28 | 17.86 |
| PL NOC Slave Unit         |    7 |     5 |          0 |        28 | 25.00 |
| PS NOC Master Unit        |    8 |     0 |          0 |        10 | 80.00 |
| PS NOC Slave Unit         |    0 |     0 |          0 |         6 |  0.00 |
| AI Engine NOC Master Unit |    0 |     0 |          0 |        16 |  0.00 |
| AI Engine NOC Slave Unit  |    1 |     0 |          0 |        16 |  6.25 |
+---------------------------+------+-------+------------+-----------+-------+


8. AI Engines
-------------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| AI Engines |    0 |     0 |          0 |       400 |  0.00 |
| PL Master  |    0 |     0 |          0 |       234 |  0.00 |
| PL Slave   |    0 |     0 |          0 |       312 |  0.00 |
| NOC Master |    0 |     0 |          0 |        16 |  0.00 |
| NOC Slave  |    1 |     0 |          0 |        16 |  6.25 |
+------------+------+-------+------------+-----------+-------+


9. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+--------+
|      Site Type     | Used | Fixed | Prohibited | Available |  Util% |
+--------------------+------+-------+------------+-----------+--------+
| CPM_EXT            |    1 |     1 |          0 |         1 | 100.00 |
| CPM_MAIN           |    1 |     1 |          0 |         1 | 100.00 |
| DDRMC              |    4 |     4 |          0 |         4 | 100.00 |
| DDRMC_RIU          |    4 |     4 |          0 |         4 | 100.00 |
| GTYE5_QUAD         |    2 |     2 |          0 |         6 |  33.33 |
| MRMAC              |    0 |     0 |          0 |         4 |   0.00 |
| NPI_NIR            |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE5        |    0 |     0 |          0 |        22 |   0.00 |
| OBUFDS_GTE5_ADV    |    0 |     0 |          0 |        22 |   0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |       324 |   0.00 |
| PCIE40E5           |    0 |     0 |          0 |         4 |   0.00 |
| PS9                |    1 |     1 |          0 |         1 | 100.00 |
| XPIPE_QUAD         |    2 |     2 |          0 |         4 |  50.00 |
| BLI Registers      |    0 |     0 |          0 |     88264 |   0.00 |
| BLI Imux Registers |    0 |     0 |            |           |        |
|   Pipelining       |    0 |     0 |            |           |        |
+--------------------+------+-------+------------+-----------+--------+


10. Primitives
--------------

+---------------+--------+---------------------+
|    Ref Name   |  Used  | Functional Category |
+---------------+--------+---------------------+
| FDRE          | 347579 |            Register |
| LUT3          |  37472 |                 CLB |
| SRL16E        |  19309 |                 CLB |
| LUTCY2        |  16109 |                 CLB |
| LUTCY1        |  16109 |                 CLB |
| LUT6          |  15500 |                 CLB |
| LUT5          |  14385 |                 CLB |
| LUT4          |  12091 |                 CLB |
| RAMD32        |   7146 |                 CLB |
| LUT2          |   5667 |                 CLB |
| SRLC32E       |   4609 |                 CLB |
| FDSE          |   3608 |            Register |
| LOOKAHEAD8    |   2340 |                 CLB |
| FDCE          |   1905 |            Register |
| LUT1          |   1811 |                 CLB |
| DSPFP32       |   1584 |          Arithmetic |
| RAMS32        |   1078 |                 CLB |
| RAMB36E5_INT  |    414 |            BLOCKRAM |
| IOBUF         |    324 |                 I/O |
| DSP58         |    135 |          Arithmetic |
| OBUF          |    100 |                 I/O |
| XPHY          |     92 |                 I/O |
| XPIO_VREF     |     72 |                 I/O |
| IOBUFDS       |     36 |                 I/O |
| FDPE          |     26 |            Register |
| URAM288E5     |     16 |            BLOCKRAM |
| XPLL          |     12 |               Clock |
| NOC_NMU128    |      8 |            Advanced |
| NOC_NSU512    |      7 |            Advanced |
| BUFGCE        |      6 |               Clock |
| NOC_NMU512    |      5 |            Advanced |
| OBUFDS        |      4 |                 I/O |
| IBUFDS        |      4 |                 I/O |
| DDRMC_RIU     |      4 |            Advanced |
| DDRMC         |      4 |            Advanced |
| BUFG_PS       |      3 |               Clock |
| BUFG_GT_SYNC  |      3 |               Clock |
| BUFG_GT       |      3 |               Clock |
| XPIPE_QUAD    |      2 |            Advanced |
| RAMB18E5_INT  |      2 |            BLOCKRAM |
| MMCME5        |      2 |               Clock |
| GTYE5_QUAD    |      2 |            Advanced |
| PS9           |      1 |            Advanced |
| NOC_NSU128    |      1 |            Advanced |
| IBUFDS_GTE5   |      1 |                 I/O |
| DPLL          |      1 |               Clock |
| CPM_MAIN      |      1 |            Advanced |
| CPM_EXT       |      1 |            Advanced |
| AIE_NOC_S_AXI |      1 |            Advanced |
+---------------+--------+---------------------+


11. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


12. Instantiated Netlists
-------------------------

+-----------------------------------------------------------+------+
|                          Ref Name                         | Used |
+-----------------------------------------------------------+------+
| ulp_inst_0_reset_sync_kernel0_0                           |    1 |
| ulp_inst_0_plram_ctrl_bram_0                              |    1 |
| ulp_inst_0_plram_ctrl_0                                   |    1 |
| ulp_inst_0_pipereg_pl_axi0_0                              |    1 |
| ulp_inst_0_pipereg_pcie0_0                                |    1 |
| ulp_inst_0_pipereg_kernel0_0                              |    1 |
| ulp_inst_0_kernel_outerloop_0_1_0                         |    1 |
| ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0               |    1 |
| ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0               |    1 |
| ulp_inst_0_datamover_outerloop_0_1_0                      |    1 |
| ulp_inst_0_buffer_kernel_outerloop_0_1_arg1_axis_out_0    |    1 |
| ulp_inst_0_buffer_datamover_outerloop_0_1_arg0_axis_out_0 |    1 |
| ulp_inst_0_axi_sc_plram_0                                 |    1 |
| ulp_inst_0_axi_noc_kernel0_0                              |    1 |
| ulp_inst_0_axi_noc_h2c_0                                  |    1 |
| ulp_inst_0_axi_noc_aie_prog_0                             |    1 |
| ulp_inst_0_axi_ic_user_extend_0                           |    1 |
| ulp_inst_0_axi_ic_user_0                                  |    1 |
| ulp_inst_0_axi_gpio_null_user_0                           |    1 |
| ulp_inst_0_axi_dbg_hub_0                                  |    1 |
| ulp_inst_0                                                |    1 |
| top_xgq_u2a_3_0                                           |    1 |
| top_xgq_u2a_2_0                                           |    1 |
| top_xgq_u2a_1_0                                           |    1 |
| top_xgq_u2a_0_0                                           |    1 |
| top_xgq_r2a_0                                             |    1 |
| top_xgq_m2r_0                                             |    1 |
| top_uuid_rom_0                                            |    1 |
| top_shell_utils_remap_1_0                                 |    1 |
| top_shell_utils_remap_0_0                                 |    1 |
| top_s_ip_axi_ctrl_user_00_0                               |    1 |
| top_psreset_kernel_01_0                                   |    1 |
| top_psreset_kernel_00_0                                   |    1 |
| top_psreset_aclk_freerun_0                                |    1 |
| top_pr_reset_gpio_sync_0                                  |    1 |
| top_pr_reset_gpio_0                                       |    1 |
| top_pr_or_reset_0                                         |    1 |
| top_pl_reset_sync_0                                       |    1 |
| top_pl_pcie_reset_gpio_sync_0                             |    1 |
| top_pf_mailbox_0                                          |    1 |
| top_pf1_bar_layout_0                                      |    1 |
| top_pf0_bar_layout_0                                      |    1 |
| top_pcie_vsec_0                                           |    1 |
| top_ip_irq_kernel_00_0                                    |    1 |
| top_ip_ext_tog_ctrl_kernel_01_out_0                       |    1 |
| top_ip_ext_tog_ctrl_kernel_01_in_0                        |    1 |
| top_ip_ext_tog_ctrl_kernel_01_enable_0                    |    1 |
| top_ip_ext_tog_ctrl_kernel_00_out_0                       |    1 |
| top_ip_ext_tog_ctrl_kernel_00_in_0                        |    1 |
| top_ip_ext_tog_ctrl_kernel_00_enable_0                    |    1 |
| top_ip_aresetn_pr_reset_00_0                              |    1 |
| top_ip_aresetn_pcie_reset_00_0                            |    1 |
| top_ip_aresetn_kernel_01_cont_int_0                       |    1 |
| top_ip_aresetn_kernel_00_cont_int_0                       |    1 |
| top_gpio_ucs_control_status_0                             |    1 |
| top_gpio_gapping_demand_0                                 |    1 |
| top_gate_user_or_0                                        |    1 |
| top_gapping_demand_update_0                               |    1 |
| top_gapping_demand_toggle_0                               |    1 |
| top_frequency_counter_aclk_kernel_01_0                    |    1 |
| top_frequency_counter_aclk_kernel_00_0                    |    1 |
| top_frequency_counter_aclk_0                              |    1 |
| top_force_reset_not_0_0                                   |    1 |
| top_force_reset_gpio_0                                    |    1 |
| top_force_reset_and_0_0                                   |    1 |
| top_fanout_aresetn_kernel_01_slr0_4_0                     |    1 |
| top_fanout_aresetn_kernel_01_slr0_3_0                     |    1 |
| top_fanout_aresetn_kernel_01_slr0_2_0                     |    1 |
| top_fanout_aresetn_kernel_01_slr0_1_0                     |    1 |
| top_fanout_aresetn_kernel_00_slr0_4_0                     |    1 |
| top_fanout_aresetn_kernel_00_slr0_3_0                     |    1 |
| top_fanout_aresetn_kernel_00_slr0_2_0                     |    1 |
| top_fanout_aresetn_kernel_00_slr0_1_0                     |    1 |
| top_clock_throttling_avg_0                                |    1 |
| top_clock_throttling_aclk_kernel_01_0                     |    1 |
| top_clock_throttling_aclk_kernel_00_0                     |    1 |
| top_clock_shutdown_latch_0                                |    1 |
| top_clkwiz_aclk_kernel_01_0                               |    1 |
| top_clkwiz_aclk_kernel_00_0                               |    1 |
| top_axi_uart_rpu_0                                        |    1 |
| top_axi_uart_mgmt_rpu_0                                   |    1 |
| top_axi_uart_mgmt_apu_0                                   |    1 |
| top_axi_uart_apu_0                                        |    1 |
| top_axi_sc_ctrl_mgmt_top_0                                |    1 |
| top_axi_sc_ctrl_mgmt_freq_0                               |    1 |
| top_axi_noc_mc_0                                          |    1 |
| top_axi_noc_ic_0                                          |    1 |
| top_axi_intc_0_31_0                                       |    1 |
| top_axi_ic_rpu_0                                          |    1 |
| top_axi_ic_pluser_0                                       |    1 |
| top_axi_ic_plmgmt_0                                       |    1 |
| top_axi_ic_apu_0                                          |    1 |
| top_axi_firewall_user_0                                   |    1 |
| top_axi_blp_dbg_hub_0                                     |    1 |
| top_aclk_kernel_01_cont_int_adapt_0                       |    1 |
| top_aclk_kernel_01_adapt_0                                |    1 |
| top_aclk_kernel_00_cont_int_adapt_0                       |    1 |
| top_aclk_kernel_00_adapt_0                                |    1 |
| bd_0e6e_MC3_ddrc_0_phy                                    |    1 |
| bd_0e6e_MC2_ddrc_0_phy                                    |    1 |
| bd_0e6e_MC1_ddrc_0_phy                                    |    1 |
| bd_0e6e_MC0_ddrc_0_phy                                    |    1 |
+-----------------------------------------------------------+------+


