

================================================================
== Vitis HLS Report for 'cpu_Pipeline_PROGRAM_LOOP'
================================================================
* Date:           Wed Feb 18 13:34:11 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        loop_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.988 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PROGRAM_LOOP  |        ?|        ?|         6|          5|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 9 7 
7 --> 2 
8 --> 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pc = alloca i32 1" [riscv32i.cc:27]   --->   Operation 10 'alloca' 'pc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 0, i32 %pc" [riscv32i.cc:27]   --->   Operation 12 'store' 'store_ln27' <Predicate = true> <Delay = 1.94>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%pc_1 = load i32 %pc" [riscv32i.cc:286]   --->   Operation 14 'load' 'pc_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %pc_1" [riscv32i.cc:27]   --->   Operation 15 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.56ns)   --->   "%icmp_ln40 = icmp_ne  i2 %trunc_ln27, i2 0" [riscv32i.cc:40]   --->   Operation 16 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %pc_1, i32 15, i32 31" [riscv32i.cc:44]   --->   Operation 17 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.10ns)   --->   "%icmp_ln44 = icmp_ne  i17 %tmp_1, i17 0" [riscv32i.cc:44]   --->   Operation 18 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.97ns)   --->   "%or_ln40 = or i1 %icmp_ln40, i1 %icmp_ln44" [riscv32i.cc:40]   --->   Operation 19 'or' 'or_ln40' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %or_ln40, void %if.end11, void %cleanup394.loopexit.exitStub.loopexit" [riscv32i.cc:40]   --->   Operation 20 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %pc_1, i32 2, i32 14" [riscv32i.cc:44]   --->   Operation 21 'partselect' 'lshr_ln' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i13 %lshr_ln" [riscv32i.cc:49]   --->   Operation 22 'zext' 'zext_ln49' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 0, i64 %zext_ln49" [riscv32i.cc:49]   --->   Operation 23 'getelementptr' 'mem_addr' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%insn = load i13 %mem_addr" [riscv32i.cc:49]   --->   Operation 24 'load' 'insn' <Predicate = (!or_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 25 [1/2] ( I:3.25ns O:3.25ns )   --->   "%insn = load i13 %mem_addr" [riscv32i.cc:49]   --->   Operation 25 'load' 'insn' <Predicate = (!or_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%opcode = trunc i32 %insn" [riscv32i.cc:56]   --->   Operation 26 'trunc' 'opcode' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = trunc i32 %insn" [riscv32i.cc:56]   --->   Operation 27 'trunc' 'trunc_ln56_1' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%rd = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32, i32 %insn, i32 7" [riscv32i.cc:57]   --->   Operation 28 'partselect' 'rd' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%rs1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32, i32 %insn, i32 15" [riscv32i.cc:58]   --->   Operation 29 'partselect' 'rs1' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%rs2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32, i32 %insn, i32 20" [riscv32i.cc:59]   --->   Operation 30 'partselect' 'rs2' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%func3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32, i32 %insn, i32 12" [riscv32i.cc:60]   --->   Operation 31 'partselect' 'func3' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%func7 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32, i32 %insn, i32 25" [riscv32i.cc:61]   --->   Operation 32 'partselect' 'func7' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%immI = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %insn, i32 20, i32 31" [riscv32i.cc:70]   --->   Operation 33 'partselect' 'immI' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %insn, i32 8" [riscv32i.cc:76]   --->   Operation 34 'partselect' 'tmp_2' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32, i32 %insn, i32 25" [riscv32i.cc:76]   --->   Operation 35 'partselect' 'tmp_3' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insn, i32 7" [riscv32i.cc:76]   --->   Operation 36 'bitselect' 'tmp_4' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insn, i32 31" [riscv32i.cc:76]   --->   Operation 37 'bitselect' 'tmp_5' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32, i32 %insn, i32 21" [riscv32i.cc:80]   --->   Operation 38 'partselect' 'tmp_s' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insn, i32 20" [riscv32i.cc:80]   --->   Operation 39 'bitselect' 'tmp_8' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %insn, i32 12" [riscv32i.cc:80]   --->   Operation 40 'partselect' 'tmp_6' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %insn, i32 12, i32 31" [riscv32i.cc:83]   --->   Operation 41 'partselect' 'tmp' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.06ns)   --->   "%switch_ln86 = switch i7 %opcode, void %sw.default, i7 19, void %sw.bb, i7 3, void %sw.bb, i7 103, void %sw.bb, i7 35, void %sw.bb46, i7 99, void %sw.bb47, i7 111, void %sw.epilog, i7 55, void %sw.bb49, i7 23, void %sw.bb49" [riscv32i.cc:86]   --->   Operation 42 'switch' 'switch_ln86' <Predicate = (!or_ln40)> <Delay = 2.06>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i5 %rs1" [riscv32i.cc:103]   --->   Operation 43 'zext' 'zext_ln103' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%reg_file_addr = getelementptr i32 %reg_file, i64 0, i64 %zext_ln103" [riscv32i.cc:103]   --->   Operation 44 'getelementptr' 'reg_file_addr' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%src1 = load i5 %reg_file_addr" [riscv32i.cc:103]   --->   Operation 45 'load' 'src1' <Predicate = (!or_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i5 %rs2" [riscv32i.cc:104]   --->   Operation 46 'zext' 'zext_ln104' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%reg_file_addr_1 = getelementptr i32 %reg_file, i64 0, i64 %zext_ln104" [riscv32i.cc:104]   --->   Operation 47 'getelementptr' 'reg_file_addr_1' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%src2 = load i5 %reg_file_addr_1" [riscv32i.cc:104]   --->   Operation 48 'load' 'src2' <Predicate = (!or_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/1] (1.87ns)   --->   "%switch_ln115 = switch i7 %opcode, void %cleanup373.thread.exitStub, i7 23, void %sw.bb353, i7 51, void %sw.bb62, i7 19, void %sw.bb62, i7 3, void %sw.bb221, i7 35, void %sw.bb254, i7 99, void %sw.bb288, i7 111, void %sw.bb341, i7 103, void %sw.bb345, i7 55, void %sw.epilog.sw.epilog363_crit_edge" [riscv32i.cc:115]   --->   Operation 49 'switch' 'switch_ln115' <Predicate = (!or_ln40)> <Delay = 1.87>
ST_3 : Operation 50 [1/1] (1.65ns)   --->   "%switch_ln252 = switch i3 %func3, void %cleanup373.thread.exitStub, i3 0, void %if.then293, i3 1, void %if.then297, i3 4, void %if.then301, i3 5, void %if.then307, i3 6, void %if.then313, i3 7, void %if.end327" [riscv32i.cc:252]   --->   Operation 50 'switch' 'switch_ln252' <Predicate = (!or_ln40 & opcode == 99)> <Delay = 1.65>
ST_3 : Operation 51 [1/1] (1.82ns)   --->   "%switch_ln126 = switch i6 %trunc_ln56_1, void %if.end139, i6 19, void %land.lhs.true, i6 51, void %land.rhs" [riscv32i.cc:126]   --->   Operation 51 'switch' 'switch_ln126' <Predicate = (!or_ln40 & opcode == 51) | (!or_ln40 & opcode == 19)> <Delay = 1.82>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [riscv32i.cc:49]   --->   Operation 52 'specpipeline' 'specpipeline_ln49' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [riscv32i.cc:31]   --->   Operation 53 'specloopname' 'specloopname_ln31' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i12 %immI" [riscv32i.cc:70]   --->   Operation 54 'sext' 'sext_ln70' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%simm = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %func7, i5 %rd" [riscv32i.cc:72]   --->   Operation 55 'bitconcatenate' 'simm' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i12 %simm" [riscv32i.cc:73]   --->   Operation 56 'sext' 'sext_ln73' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%bimm = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1, i1 %tmp_5, i1 %tmp_4, i6 %tmp_3, i4 %tmp_2, i1 0" [riscv32i.cc:76]   --->   Operation 57 'bitconcatenate' 'bimm' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i13 %bimm" [riscv32i.cc:77]   --->   Operation 58 'sext' 'sext_ln77' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%jimm = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i1.i8.i1.i10.i1, i1 %tmp_5, i8 %tmp_6, i1 %tmp_8, i10 %tmp_s, i1 0" [riscv32i.cc:80]   --->   Operation 59 'bitconcatenate' 'jimm' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i21 %jimm" [riscv32i.cc:81]   --->   Operation 60 'sext' 'sext_ln81' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%immU = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %tmp, i12 0" [riscv32i.cc:83]   --->   Operation 61 'bitconcatenate' 'immU' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.06ns)   --->   "%br_ln94 = br void %sw.epilog" [riscv32i.cc:94]   --->   Operation 62 'br' 'br_ln94' <Predicate = (!or_ln40 & opcode == 23) | (!or_ln40 & opcode == 55)> <Delay = 2.06>
ST_4 : Operation 63 [1/1] (2.06ns)   --->   "%br_ln91 = br void %sw.epilog" [riscv32i.cc:91]   --->   Operation 63 'br' 'br_ln91' <Predicate = (!or_ln40 & opcode == 99)> <Delay = 2.06>
ST_4 : Operation 64 [1/1] (2.06ns)   --->   "%br_ln90 = br void %sw.epilog" [riscv32i.cc:90]   --->   Operation 64 'br' 'br_ln90' <Predicate = (!or_ln40 & opcode == 35)> <Delay = 2.06>
ST_4 : Operation 65 [1/1] (2.06ns)   --->   "%br_ln89 = br void %sw.epilog" [riscv32i.cc:89]   --->   Operation 65 'br' 'br_ln89' <Predicate = (!or_ln40 & opcode == 103) | (!or_ln40 & opcode == 3) | (!or_ln40 & opcode == 19)> <Delay = 2.06>
ST_4 : Operation 66 [1/1] (2.06ns)   --->   "%br_ln95 = br void %sw.epilog" [riscv32i.cc:95]   --->   Operation 66 'br' 'br_ln95' <Predicate = (!or_ln40 & opcode != 19 & opcode != 3 & opcode != 103 & opcode != 35 & opcode != 99 & opcode != 111 & opcode != 55 & opcode != 23)> <Delay = 2.06>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%imm = phi i32 0, void %sw.default, i32 %immU, void %sw.bb49, i32 %sext_ln77, void %sw.bb47, i32 %sext_ln73, void %sw.bb46, i32 %sext_ln70, void %sw.bb, i32 %sext_ln81, void %if.end11"   --->   Operation 67 'phi' 'imm' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_4 : Operation 68 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src1 = load i5 %reg_file_addr" [riscv32i.cc:103]   --->   Operation 68 'load' 'src1' <Predicate = (!or_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 69 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src2 = load i5 %reg_file_addr_1" [riscv32i.cc:104]   --->   Operation 69 'load' 'src2' <Predicate = (!or_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 70 [1/1] (1.65ns)   --->   "%icmp_ln226 = icmp_eq  i3 %func3, i3 2" [riscv32i.cc:226]   --->   Operation 70 'icmp' 'icmp_ln226' <Predicate = (!or_ln40 & opcode == 35)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln226 = br i1 %icmp_ln226, void %cleanup373.thread.exitStub, void %if.end264" [riscv32i.cc:226]   --->   Operation 71 'br' 'br_ln226' <Predicate = (!or_ln40 & opcode == 35)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (2.55ns)   --->   "%addr_1 = add i32 %src1, i32 %imm" [riscv32i.cc:231]   --->   Operation 72 'add' 'addr_1' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln231 = trunc i32 %addr_1" [riscv32i.cc:231]   --->   Operation 73 'trunc' 'trunc_ln231' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %addr_1, i32 2, i32 14" [riscv32i.cc:237]   --->   Operation 74 'partselect' 'lshr_ln2' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %addr_1, i32 15, i32 31" [riscv32i.cc:237]   --->   Operation 75 'partselect' 'tmp_10' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.65ns)   --->   "%icmp_ln203 = icmp_eq  i3 %func3, i3 2" [riscv32i.cc:203]   --->   Operation 76 'icmp' 'icmp_ln203' <Predicate = (!or_ln40 & opcode == 3)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %icmp_ln203, void %cleanup373.thread.exitStub, void %if.end231" [riscv32i.cc:203]   --->   Operation 77 'br' 'br_ln203' <Predicate = (!or_ln40 & opcode == 3)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.87ns)   --->   "%icmp_ln144 = icmp_eq  i7 %func7, i7 1" [riscv32i.cc:144]   --->   Operation 78 'icmp' 'icmp_ln144' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %if.end139, void %if.then92" [riscv32i.cc:144]   --->   Operation 79 'br' 'br_ln144' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.65ns)   --->   "%switch_ln156 = switch i3 %func3, void %cleanup373.thread.exitStub, i3 0, void %if.then102, i3 1, void %if.then107, i3 2, void %if.then113, i3 3, void %if.end129" [riscv32i.cc:156]   --->   Operation 80 'switch' 'switch_ln156' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 1.65>
ST_4 : Operation 81 [1/1] (1.65ns)   --->   "%icmp_ln14 = icmp_eq  i3 %func3, i3 5" [riscv32i.cc:14]   --->   Operation 81 'icmp' 'icmp_ln14' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.65ns)   --->   "%icmp_ln14_1 = icmp_eq  i3 %func3, i3 1" [riscv32i.cc:14]   --->   Operation 82 'icmp' 'icmp_ln14_1' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.97ns)   --->   "%or_ln14 = or i1 %icmp_ln14_1, i1 %icmp_ln14" [riscv32i.cc:14]   --->   Operation 83 'or' 'or_ln14' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %or_ln14, void %if.end139, void %if.then70" [riscv32i.cc:14]   --->   Operation 84 'br' 'br_ln14' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.87ns)   --->   "%icmp_ln134 = icmp_eq  i7 %func7, i7 32" [riscv32i.cc:134]   --->   Operation 85 'icmp' 'icmp_ln134' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.65ns)   --->   "%switch_ln179 = switch i3 %func3, void %if.end209, i3 0, void %if.then147, i3 4, void %if.then160, i3 6, void %if.then164, i3 7, void %if.then168, i3 1, void %if.then172, i3 5, void %if.then177, i3 2, void %if.then192" [riscv32i.cc:179]   --->   Operation 86 'switch' 'switch_ln179' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.65>
ST_4 : Operation 87 [1/1] (1.87ns)   --->   "%icmp_ln188_1 = icmp_eq  i7 %func7, i7 32" [riscv32i.cc:188]   --->   Operation 87 'icmp' 'icmp_ln188_1' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.87ns)   --->   "%icmp_ln180_1 = icmp_eq  i7 %func7, i7 32" [riscv32i.cc:180]   --->   Operation 88 'icmp' 'icmp_ln180_1' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.98>
ST_5 : Operation 89 [1/1] (2.55ns)   --->   "%icmp_ln257 = icmp_ult  i32 %src1, i32 %src2" [riscv32i.cc:257]   --->   Operation 89 'icmp' 'icmp_ln257' <Predicate = (!or_ln40 & opcode == 99 & func3 == 7)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.97ns)   --->   "%take_6 = xor i1 %icmp_ln257, i1 1" [riscv32i.cc:257]   --->   Operation 90 'xor' 'take_6' <Predicate = (!or_ln40 & opcode == 99 & func3 == 7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (2.06ns)   --->   "%br_ln0 = br void %cleanup338.thread"   --->   Operation 91 'br' 'br_ln0' <Predicate = (!or_ln40 & opcode == 99 & func3 == 7)> <Delay = 2.06>
ST_5 : Operation 92 [1/1] (2.55ns)   --->   "%take_5 = icmp_ult  i32 %src1, i32 %src2" [riscv32i.cc:256]   --->   Operation 92 'icmp' 'take_5' <Predicate = (!or_ln40 & opcode == 99 & func3 == 6)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (2.06ns)   --->   "%br_ln256 = br void %cleanup338.thread" [riscv32i.cc:256]   --->   Operation 93 'br' 'br_ln256' <Predicate = (!or_ln40 & opcode == 99 & func3 == 6)> <Delay = 2.06>
ST_5 : Operation 94 [1/1] (2.55ns)   --->   "%icmp_ln255 = icmp_slt  i32 %src1, i32 %src2" [riscv32i.cc:255]   --->   Operation 94 'icmp' 'icmp_ln255' <Predicate = (!or_ln40 & opcode == 99 & func3 == 5)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.97ns)   --->   "%take_3 = xor i1 %icmp_ln255, i1 1" [riscv32i.cc:255]   --->   Operation 95 'xor' 'take_3' <Predicate = (!or_ln40 & opcode == 99 & func3 == 5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (2.06ns)   --->   "%br_ln255 = br void %cleanup338.thread" [riscv32i.cc:255]   --->   Operation 96 'br' 'br_ln255' <Predicate = (!or_ln40 & opcode == 99 & func3 == 5)> <Delay = 2.06>
ST_5 : Operation 97 [1/1] (2.55ns)   --->   "%take_2 = icmp_slt  i32 %src1, i32 %src2" [riscv32i.cc:254]   --->   Operation 97 'icmp' 'take_2' <Predicate = (!or_ln40 & opcode == 99 & func3 == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (2.06ns)   --->   "%br_ln254 = br void %cleanup338.thread" [riscv32i.cc:254]   --->   Operation 98 'br' 'br_ln254' <Predicate = (!or_ln40 & opcode == 99 & func3 == 4)> <Delay = 2.06>
ST_5 : Operation 99 [1/1] (2.55ns)   --->   "%take_1 = icmp_ne  i32 %src1, i32 %src2" [riscv32i.cc:253]   --->   Operation 99 'icmp' 'take_1' <Predicate = (!or_ln40 & opcode == 99 & func3 == 1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (2.06ns)   --->   "%br_ln253 = br void %cleanup338.thread" [riscv32i.cc:253]   --->   Operation 100 'br' 'br_ln253' <Predicate = (!or_ln40 & opcode == 99 & func3 == 1)> <Delay = 2.06>
ST_5 : Operation 101 [1/1] (2.55ns)   --->   "%take = icmp_eq  i32 %src1, i32 %src2" [riscv32i.cc:252]   --->   Operation 101 'icmp' 'take' <Predicate = (!or_ln40 & opcode == 99 & func3 == 0)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (2.06ns)   --->   "%br_ln252 = br void %cleanup338.thread" [riscv32i.cc:252]   --->   Operation 102 'br' 'br_ln252' <Predicate = (!or_ln40 & opcode == 99 & func3 == 0)> <Delay = 2.06>
ST_5 : Operation 103 [1/1] (1.56ns)   --->   "%icmp_ln233 = icmp_ne  i2 %trunc_ln231, i2 0" [riscv32i.cc:233]   --->   Operation 103 'icmp' 'icmp_ln233' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (2.10ns)   --->   "%icmp_ln237 = icmp_ne  i17 %tmp_10, i17 0" [riscv32i.cc:237]   --->   Operation 104 'icmp' 'icmp_ln237' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226)> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.97ns)   --->   "%or_ln233 = or i1 %icmp_ln233, i1 %icmp_ln237" [riscv32i.cc:233]   --->   Operation 105 'or' 'or_ln233' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %or_ln233, void %cleanup286.thread, void %cleanup373.thread.exitStub" [riscv32i.cc:233]   --->   Operation 106 'br' 'br_ln233' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i13 %lshr_ln2" [riscv32i.cc:242]   --->   Operation 107 'zext' 'zext_ln242' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 0, i64 %zext_ln242" [riscv32i.cc:242]   --->   Operation 108 'getelementptr' 'mem_addr_2' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln242 = store i32 %src2, i13 %mem_addr_2" [riscv32i.cc:242]   --->   Operation 109 'store' 'store_ln242' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_5 : Operation 110 [1/1] (3.02ns)   --->   "%br_ln0 = br void %sw.epilog363"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233)> <Delay = 3.02>
ST_5 : Operation 111 [1/1] (2.55ns)   --->   "%addr = add i32 %src1, i32 %imm" [riscv32i.cc:208]   --->   Operation 111 'add' 'addr' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i32 %addr" [riscv32i.cc:208]   --->   Operation 112 'trunc' 'trunc_ln208' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.56ns)   --->   "%icmp_ln210 = icmp_ne  i2 %trunc_ln208, i2 0" [riscv32i.cc:210]   --->   Operation 113 'icmp' 'icmp_ln210' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %addr, i32 2, i32 14" [riscv32i.cc:214]   --->   Operation 114 'partselect' 'lshr_ln1' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %addr, i32 15, i32 31" [riscv32i.cc:214]   --->   Operation 115 'partselect' 'tmp_9' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (2.10ns)   --->   "%icmp_ln214 = icmp_ne  i17 %tmp_9, i17 0" [riscv32i.cc:214]   --->   Operation 116 'icmp' 'icmp_ln214' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203)> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.97ns)   --->   "%or_ln210 = or i1 %icmp_ln210, i1 %icmp_ln214" [riscv32i.cc:210]   --->   Operation 117 'or' 'or_ln210' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %or_ln210, void %cleanup252.thread, void %cleanup373.thread.exitStub" [riscv32i.cc:210]   --->   Operation 118 'br' 'br_ln210' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i13 %lshr_ln1" [riscv32i.cc:219]   --->   Operation 119 'zext' 'zext_ln219' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 0, i64 %zext_ln219" [riscv32i.cc:219]   --->   Operation 120 'getelementptr' 'mem_addr_1' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210)> <Delay = 0.00>
ST_5 : Operation 121 [2/2] (3.25ns)   --->   "%res_2 = load i13 %mem_addr_1" [riscv32i.cc:219]   --->   Operation 121 'load' 'res_2' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i32 %src1" [riscv32i.cc:151]   --->   Operation 122 'sext' 'sext_ln151' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln151_1 = sext i32 %src2" [riscv32i.cc:151]   --->   Operation 123 'sext' 'sext_ln151_1' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 124 [2/2] (6.91ns)   --->   "%prod_ss = mul i64 %sext_ln151_1, i64 %sext_ln151" [riscv32i.cc:151]   --->   Operation 124 'mul' 'prod_ss' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i32 %src1" [riscv32i.cc:152]   --->   Operation 125 'zext' 'zext_ln152' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln152_1 = zext i32 %src2" [riscv32i.cc:152]   --->   Operation 126 'zext' 'zext_ln152_1' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 127 [2/2] (6.91ns)   --->   "%prod_uu = mul i64 %zext_ln152_1, i64 %zext_ln152" [riscv32i.cc:152]   --->   Operation 127 'mul' 'prod_uu' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [2/2] (6.91ns)   --->   "%prod_su = mul i64 %zext_ln152_1, i64 %sext_ln151" [riscv32i.cc:161]   --->   Operation 128 'mul' 'prod_su' <Predicate = (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i5 %rs2" [riscv32i.cc:127]   --->   Operation 129 'zext' 'zext_ln127' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln14_1, void %if.else, void %if.then75" [riscv32i.cc:129]   --->   Operation 130 'br' 'br_ln129' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (4.42ns)   --->   "%res_13 = ashr i32 %src1, i32 %zext_ln127" [riscv32i.cc:135]   --->   Operation 131 'ashr' 'res_13' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1 & icmp_ln134) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1 & icmp_ln134)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (4.42ns)   --->   "%res_14 = lshr i32 %src1, i32 %zext_ln127" [riscv32i.cc:137]   --->   Operation 132 'lshr' 'res_14' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1 & !icmp_ln134) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1 & !icmp_ln134)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.69ns)   --->   "%res_15 = select i1 %icmp_ln134, i32 %res_13, i32 %res_14" [riscv32i.cc:134]   --->   Operation 133 'select' 'res_15' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (4.42ns)   --->   "%res_12 = shl i32 %src1, i32 %zext_ln127" [riscv32i.cc:131]   --->   Operation 134 'shl' 'res_12' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14 & icmp_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14 & icmp_ln14_1)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (1.87ns)   --->   "%icmp_ln173 = icmp_eq  i7 %opcode, i7 19" [riscv32i.cc:173]   --->   Operation 135 'icmp' 'icmp_ln173' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.69ns)   --->   "%op2_1 = select i1 %icmp_ln173, i32 %imm, i32 %src2" [riscv32i.cc:173]   --->   Operation 136 'select' 'op2_1' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i32 %op2_1" [riscv32i.cc:173]   --->   Operation 137 'trunc' 'trunc_ln173' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (1.87ns)   --->   "%icmp_ln188 = icmp_eq  i7 %opcode, i7 51" [riscv32i.cc:188]   --->   Operation 138 'icmp' 'icmp_ln188' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.97ns)   --->   "%and_ln188 = and i1 %icmp_ln188, i1 %icmp_ln188_1" [riscv32i.cc:188]   --->   Operation 139 'and' 'and_ln188' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i5 %trunc_ln173" [riscv32i.cc:188]   --->   Operation 140 'zext' 'zext_ln188' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %and_ln188, void %if.else186, void %if.then181" [riscv32i.cc:188]   --->   Operation 141 'br' 'br_ln188' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (4.42ns)   --->   "%res_36 = lshr i32 %src1, i32 %zext_ln188" [riscv32i.cc:189]   --->   Operation 142 'lshr' 'res_36' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & !and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & !and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & !and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & !and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & !and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & !and_ln188)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (4.42ns)   --->   "%res_35 = ashr i32 %src1, i32 %zext_ln188" [riscv32i.cc:188]   --->   Operation 143 'ashr' 'res_35' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & and_ln188)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i5 %trunc_ln173" [riscv32i.cc:186]   --->   Operation 144 'zext' 'zext_ln186' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (4.42ns)   --->   "%res_29 = shl i32 %src1, i32 %zext_ln186" [riscv32i.cc:186]   --->   Operation 145 'shl' 'res_29' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln31 = br void %while.body" [riscv32i.cc:31]   --->   Operation 146 'br' 'br_ln31' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1) | (!or_ln40 & opcode == 51 & func3 == 0) | (!or_ln40 & opcode == 51 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 51 & func3 == 3) | (!or_ln40 & opcode == 51 & func3 == 2) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0) | (!or_ln40 & opcode == 23) | (!or_ln40 & opcode == 55) | (!or_ln40 & opcode == 111) | (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233) | (!or_ln40 & opcode == 103) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210) | (!or_ln40 & opcode == 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & func3 == 3) | (!or_ln40 & opcode == 19 & func3 == 2) | (!or_ln40 & opcode == 19 & func3 == 1) | (!or_ln40 & opcode == 19 & func3 == 0)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 147 [1/1] (2.55ns)   --->   "%next_pc_4 = add i32 %pc_1, i32 4" [riscv32i.cc:112]   --->   Operation 147 'add' 'next_pc_4' <Predicate = (!or_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 148 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 55)> <Delay = 1.94>
ST_6 : Operation 149 [1/1] (3.02ns)   --->   "%br_ln115 = br void %sw.epilog363" [riscv32i.cc:115]   --->   Operation 149 'br' 'br_ln115' <Predicate = (!or_ln40 & opcode == 55)> <Delay = 3.02>
ST_6 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln276 = add i32 %src1, i32 %imm" [riscv32i.cc:276]   --->   Operation 150 'add' 'add_ln276' <Predicate = (!or_ln40 & opcode == 103)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln276, i32 1, i32 31" [riscv32i.cc:276]   --->   Operation 151 'partselect' 'tmp_7' <Predicate = (!or_ln40 & opcode == 103)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%next_pc_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_7, i1 0" [riscv32i.cc:276]   --->   Operation 152 'bitconcatenate' 'next_pc_2' <Predicate = (!or_ln40 & opcode == 103)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_2, i32 %pc" [riscv32i.cc:27]   --->   Operation 153 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 103)> <Delay = 1.94>
ST_6 : Operation 154 [1/1] (3.02ns)   --->   "%br_ln277 = br void %sw.epilog363" [riscv32i.cc:277]   --->   Operation 154 'br' 'br_ln277' <Predicate = (!or_ln40 & opcode == 103)> <Delay = 3.02>
ST_6 : Operation 155 [1/1] (2.55ns)   --->   "%next_pc = add i32 %imm, i32 %pc_1" [riscv32i.cc:270]   --->   Operation 155 'add' 'next_pc' <Predicate = (!or_ln40 & opcode == 111)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc, i32 %pc" [riscv32i.cc:27]   --->   Operation 156 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 111)> <Delay = 1.94>
ST_6 : Operation 157 [1/1] (3.02ns)   --->   "%br_ln271 = br void %sw.epilog363" [riscv32i.cc:271]   --->   Operation 157 'br' 'br_ln271' <Predicate = (!or_ln40 & opcode == 111)> <Delay = 3.02>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%take_4 = phi i1 %take, void %if.then293, i1 %take_1, void %if.then297, i1 %take_2, void %if.then301, i1 %take_3, void %if.then307, i1 %take_5, void %if.then313, i1 %take_6, void %if.end327"   --->   Operation 158 'phi' 'take_4' <Predicate = (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (2.55ns)   --->   "%add_ln263 = add i32 %imm, i32 %pc_1" [riscv32i.cc:263]   --->   Operation 159 'add' 'add_ln263' <Predicate = (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.69ns)   --->   "%next_pc_3 = select i1 %take_4, i32 %add_ln263, i32 %next_pc_4" [riscv32i.cc:263]   --->   Operation 160 'select' 'next_pc_3' <Predicate = (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_3, i32 %pc" [riscv32i.cc:27]   --->   Operation 161 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0)> <Delay = 1.94>
ST_6 : Operation 162 [1/1] (3.02ns)   --->   "%br_ln0 = br void %sw.epilog363"   --->   Operation 162 'br' 'br_ln0' <Predicate = (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0)> <Delay = 3.02>
ST_6 : Operation 163 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 163 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233)> <Delay = 1.94>
ST_6 : Operation 164 [1/2] ( I:3.25ns O:3.25ns )   --->   "%res_2 = load i13 %mem_addr_1" [riscv32i.cc:219]   --->   Operation 164 'load' 'res_2' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_6 : Operation 165 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 165 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210)> <Delay = 1.94>
ST_6 : Operation 166 [1/1] (3.02ns)   --->   "%br_ln0 = br void %sw.epilog363"   --->   Operation 166 'br' 'br_ln0' <Predicate = (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210)> <Delay = 3.02>
ST_6 : Operation 167 [1/2] (6.91ns)   --->   "%prod_ss = mul i64 %sext_ln151_1, i64 %sext_ln151" [riscv32i.cc:151]   --->   Operation 167 'mul' 'prod_ss' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/2] (6.91ns)   --->   "%prod_uu = mul i64 %zext_ln152_1, i64 %zext_ln152" [riscv32i.cc:152]   --->   Operation 168 'mul' 'prod_uu' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%res_34 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %prod_uu, i32 32, i32 63" [riscv32i.cc:164]   --->   Operation 169 'partselect' 'res_34' <Predicate = (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 170 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 1.94>
ST_6 : Operation 171 [1/2] (6.91ns)   --->   "%prod_su = mul i64 %zext_ln152_1, i64 %sext_ln151" [riscv32i.cc:161]   --->   Operation 171 'mul' 'prod_su' <Predicate = (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%res_33 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %prod_su, i32 32, i32 63" [riscv32i.cc:162]   --->   Operation 172 'partselect' 'res_33' <Predicate = (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 173 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 1.94>
ST_6 : Operation 174 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 174 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 1.94>
ST_6 : Operation 175 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 175 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 1.94>
ST_6 : Operation 176 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 176 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1)> <Delay = 1.94>
ST_6 : Operation 177 [1/1] (3.02ns)   --->   "%br_ln0 = br void %sw.epilog363"   --->   Operation 177 'br' 'br_ln0' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14 & !icmp_ln14_1)> <Delay = 3.02>
ST_6 : Operation 178 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 178 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14 & icmp_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14 & icmp_ln14_1)> <Delay = 1.94>
ST_6 : Operation 179 [1/1] (3.02ns)   --->   "%br_ln132 = br void %sw.epilog363" [riscv32i.cc:132]   --->   Operation 179 'br' 'br_ln132' <Predicate = (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & or_ln14 & icmp_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & or_ln14 & icmp_ln14_1)> <Delay = 3.02>
ST_6 : Operation 180 [1/1] (2.55ns)   --->   "%res_30 = icmp_slt  i32 %src1, i32 %op2_1" [riscv32i.cc:191]   --->   Operation 180 'icmp' 'res_30' <Predicate = (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 181 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.94>
ST_6 : Operation 182 [1/1] (3.02ns)   --->   "%br_ln191 = br void %sw.epilog363" [riscv32i.cc:191]   --->   Operation 182 'br' 'br_ln191' <Predicate = (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 3.02>
ST_6 : Operation 183 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 183 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & !and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & !and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & !and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & !and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & !and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & !and_ln188)> <Delay = 1.94>
ST_6 : Operation 184 [1/1] (3.02ns)   --->   "%br_ln0 = br void %sw.epilog363"   --->   Operation 184 'br' 'br_ln0' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & !and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & !and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & !and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & !and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & !and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & !and_ln188)> <Delay = 3.02>
ST_6 : Operation 185 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 185 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & and_ln188)> <Delay = 1.94>
ST_6 : Operation 186 [1/1] (3.02ns)   --->   "%br_ln188 = br void %sw.epilog363" [riscv32i.cc:188]   --->   Operation 186 'br' 'br_ln188' <Predicate = (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & and_ln188) | (!or_ln40 & opcode == 51 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & !icmp_ln144 & and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51 & and_ln188) | (!or_ln40 & opcode == 19 & func3 == 5 & trunc_ln56_1 == 19 & !or_ln14 & and_ln188)> <Delay = 3.02>
ST_6 : Operation 187 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 187 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.94>
ST_6 : Operation 188 [1/1] (3.02ns)   --->   "%br_ln186 = br void %sw.epilog363" [riscv32i.cc:186]   --->   Operation 188 'br' 'br_ln186' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 3.02>
ST_6 : Operation 189 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 189 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 7 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 7 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 7 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 7 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 7 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 7 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.94>
ST_6 : Operation 190 [1/1] (3.02ns)   --->   "%br_ln185 = br void %sw.epilog363" [riscv32i.cc:185]   --->   Operation 190 'br' 'br_ln185' <Predicate = (!or_ln40 & opcode == 51 & func3 == 7 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 7 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 7 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 7 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 7 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 7 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 3.02>
ST_6 : Operation 191 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 191 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 6 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 6 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 6 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 6 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 6 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 6 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.94>
ST_6 : Operation 192 [1/1] (3.02ns)   --->   "%br_ln184 = br void %sw.epilog363" [riscv32i.cc:184]   --->   Operation 192 'br' 'br_ln184' <Predicate = (!or_ln40 & opcode == 51 & func3 == 6 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 6 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 6 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 6 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 6 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 6 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 3.02>
ST_6 : Operation 193 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 193 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 4 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 4 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 4 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 4 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 4 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 4 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.94>
ST_6 : Operation 194 [1/1] (3.02ns)   --->   "%br_ln183 = br void %sw.epilog363" [riscv32i.cc:183]   --->   Operation 194 'br' 'br_ln183' <Predicate = (!or_ln40 & opcode == 51 & func3 == 4 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 4 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 4 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 4 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 4 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 4 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 3.02>
ST_6 : Operation 195 [1/1] (1.87ns)   --->   "%icmp_ln180 = icmp_eq  i7 %opcode, i7 51" [riscv32i.cc:180]   --->   Operation 195 'icmp' 'icmp_ln180' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node res_25)   --->   "%and_ln180 = and i1 %icmp_ln180, i1 %icmp_ln180_1" [riscv32i.cc:180]   --->   Operation 196 'and' 'and_ln180' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (2.55ns)   --->   "%res_23 = sub i32 %src1, i32 %op2_1" [riscv32i.cc:180]   --->   Operation 197 'sub' 'res_23' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (2.55ns)   --->   "%res_24 = add i32 %src1, i32 %op2_1" [riscv32i.cc:181]   --->   Operation 198 'add' 'res_24' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.97ns) (out node of the LUT)   --->   "%res_25 = select i1 %and_ln180, i32 %res_23, i32 %res_24" [riscv32i.cc:180]   --->   Operation 199 'select' 'res_25' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 200 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.94>
ST_6 : Operation 201 [1/1] (3.02ns)   --->   "%br_ln182 = br void %sw.epilog363" [riscv32i.cc:182]   --->   Operation 201 'br' 'br_ln182' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 3.02>
ST_6 : Operation 202 [1/1] (2.55ns)   --->   "%res_16 = icmp_ult  i32 %src1, i32 %op2_1" [riscv32i.cc:192]   --->   Operation 202 'icmp' 'res_16' <Predicate = (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 203 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 1.94>
ST_6 : Operation 204 [1/1] (3.02ns)   --->   "%br_ln0 = br void %sw.epilog363"   --->   Operation 204 'br' 'br_ln0' <Predicate = (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 3.02>
ST_6 : Operation 205 [1/1] (2.55ns)   --->   "%res = add i32 %imm, i32 %pc_1" [riscv32i.cc:286]   --->   Operation 205 'add' 'res' <Predicate = (!or_ln40 & opcode == 23)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 %next_pc_4, i32 %pc" [riscv32i.cc:27]   --->   Operation 206 'store' 'store_ln27' <Predicate = (!or_ln40 & opcode == 23)> <Delay = 1.94>
ST_6 : Operation 207 [1/1] (3.02ns)   --->   "%br_ln287 = br void %sw.epilog363" [riscv32i.cc:287]   --->   Operation 207 'br' 'br_ln287' <Predicate = (!or_ln40 & opcode == 23)> <Delay = 3.02>

State 7 <SV = 6> <Delay = 6.27>
ST_7 : Operation 208 [1/1] (3.02ns)   --->   "%br_ln0 = br void %sw.epilog363"   --->   Operation 208 'br' 'br_ln0' <Predicate = (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 3.02>
ST_7 : Operation 209 [1/1] (3.02ns)   --->   "%br_ln163 = br void %sw.epilog363" [riscv32i.cc:163]   --->   Operation 209 'br' 'br_ln163' <Predicate = (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 3.02>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%res_32 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %prod_ss, i32 32, i32 63" [riscv32i.cc:159]   --->   Operation 210 'partselect' 'res_32' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (3.02ns)   --->   "%br_ln160 = br void %sw.epilog363" [riscv32i.cc:160]   --->   Operation 211 'br' 'br_ln160' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 1 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 3.02>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%res_31 = trunc i64 %prod_ss" [riscv32i.cc:157]   --->   Operation 212 'trunc' 'res_31' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (3.02ns)   --->   "%br_ln158 = br void %sw.epilog363" [riscv32i.cc:158]   --->   Operation 213 'br' 'br_ln158' <Predicate = (!or_ln40 & opcode == 51 & func3 == 0 & trunc_ln56_1 == 51 & icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 0 & trunc_ln56_1 == 51 & icmp_ln144)> <Delay = 3.02>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i1 %res_30" [riscv32i.cc:191]   --->   Operation 214 'zext' 'zext_ln191' <Predicate = (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 2 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 2 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.99ns)   --->   "%res_28 = and i32 %src1, i32 %op2_1" [riscv32i.cc:185]   --->   Operation 215 'and' 'res_28' <Predicate = (!or_ln40 & opcode == 51 & func3 == 7 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 7 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 7 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 7 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 7 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 7 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.99ns)   --->   "%res_27 = or i32 %src1, i32 %op2_1" [riscv32i.cc:184]   --->   Operation 216 'or' 'res_27' <Predicate = (!or_ln40 & opcode == 51 & func3 == 6 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 6 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 6 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 6 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 6 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 6 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.99ns)   --->   "%res_26 = xor i32 %src1, i32 %op2_1" [riscv32i.cc:183]   --->   Operation 217 'xor' 'res_26' <Predicate = (!or_ln40 & opcode == 51 & func3 == 4 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 4 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 4 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 4 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 4 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 4 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i1 %res_16" [riscv32i.cc:192]   --->   Operation 218 'zext' 'zext_ln192' <Predicate = (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & func3 == 3 & trunc_ln56_1 == 19 & !or_ln14) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 != 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 != 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & func3 == 3 & trunc_ln56_1 == 19 & !or_ln14)> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%res_17 = phi i32 %res, void %sw.bb353, i32 %next_pc_4, void %sw.bb345, i32 %next_pc_4, void %sw.bb341, i32 %res_12, void %if.then75, i32 %res_15, void %if.else, i32 %res_25, void %if.then147, i32 %res_26, void %if.then160, i32 %res_27, void %if.then164, i32 %res_28, void %if.then168, i32 %res_29, void %if.then172, i32 %zext_ln191, void %if.then192, i32 %zext_ln192, void %if.end209, i32 %res_35, void %if.then181, i32 %res_36, void %if.else186, i32 %res_2, void %cleanup252.thread, i32 0, void %cleanup286.thread, i32 0, void %cleanup338.thread, i32 %res_34, void %if.end129, i32 %res_33, void %if.then113, i32 %res_32, void %if.then107, i32 %res_31, void %if.then102, i32 %imm, void %sw.epilog.sw.epilog363_crit_edge"   --->   Operation 219 'phi' 'res_17' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1) | (!or_ln40 & opcode == 51 & func3 == 0) | (!or_ln40 & opcode == 51 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 51 & func3 == 3) | (!or_ln40 & opcode == 51 & func3 == 2) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0) | (!or_ln40 & opcode == 23) | (!or_ln40 & opcode == 55) | (!or_ln40 & opcode == 111) | (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233) | (!or_ln40 & opcode == 103) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210) | (!or_ln40 & opcode == 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & func3 == 3) | (!or_ln40 & opcode == 19 & func3 == 2) | (!or_ln40 & opcode == 19 & func3 == 1) | (!or_ln40 & opcode == 19 & func3 == 0)> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (1.87ns)   --->   "%icmp_ln14_2 = icmp_eq  i7 %opcode, i7 99" [riscv32i.cc:14]   --->   Operation 220 'icmp' 'icmp_ln14_2' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1) | (!or_ln40 & opcode == 51 & func3 == 0) | (!or_ln40 & opcode == 51 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 51 & func3 == 3) | (!or_ln40 & opcode == 51 & func3 == 2) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0) | (!or_ln40 & opcode == 23) | (!or_ln40 & opcode == 55) | (!or_ln40 & opcode == 111) | (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233) | (!or_ln40 & opcode == 103) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210) | (!or_ln40 & opcode == 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & func3 == 3) | (!or_ln40 & opcode == 19 & func3 == 2) | (!or_ln40 & opcode == 19 & func3 == 1) | (!or_ln40 & opcode == 19 & func3 == 0)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (1.87ns)   --->   "%icmp_ln14_3 = icmp_eq  i7 %opcode, i7 35" [riscv32i.cc:14]   --->   Operation 221 'icmp' 'icmp_ln14_3' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1) | (!or_ln40 & opcode == 51 & func3 == 0) | (!or_ln40 & opcode == 51 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 51 & func3 == 3) | (!or_ln40 & opcode == 51 & func3 == 2) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0) | (!or_ln40 & opcode == 23) | (!or_ln40 & opcode == 55) | (!or_ln40 & opcode == 111) | (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233) | (!or_ln40 & opcode == 103) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210) | (!or_ln40 & opcode == 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & func3 == 3) | (!or_ln40 & opcode == 19 & func3 == 2) | (!or_ln40 & opcode == 19 & func3 == 1) | (!or_ln40 & opcode == 19 & func3 == 0)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [1/1] (0.97ns)   --->   "%or_ln14_1 = or i1 %icmp_ln14_3, i1 %icmp_ln14_2" [riscv32i.cc:14]   --->   Operation 222 'or' 'or_ln14_1' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1) | (!or_ln40 & opcode == 51 & func3 == 0) | (!or_ln40 & opcode == 51 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 51 & func3 == 3) | (!or_ln40 & opcode == 51 & func3 == 2) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0) | (!or_ln40 & opcode == 23) | (!or_ln40 & opcode == 55) | (!or_ln40 & opcode == 111) | (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233) | (!or_ln40 & opcode == 103) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210) | (!or_ln40 & opcode == 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & func3 == 3) | (!or_ln40 & opcode == 19 & func3 == 2) | (!or_ln40 & opcode == 19 & func3 == 1) | (!or_ln40 & opcode == 19 & func3 == 0)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %or_ln14_1, void %land.lhs.true367, void %cleanup.cont" [riscv32i.cc:14]   --->   Operation 223 'br' 'br_ln14' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1) | (!or_ln40 & opcode == 51 & func3 == 0) | (!or_ln40 & opcode == 51 & !icmp_ln144) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 51 & func3 == 3) | (!or_ln40 & opcode == 51 & func3 == 2) | (!or_ln40 & opcode == 99 & func3 == 1) | (!or_ln40 & opcode == 99 & func3 == 0) | (!or_ln40 & opcode == 23) | (!or_ln40 & opcode == 55) | (!or_ln40 & opcode == 111) | (!or_ln40 & opcode == 99 & func3 == 7) | (!or_ln40 & opcode == 99 & func3 == 6) | (!or_ln40 & opcode == 99 & func3 == 5) | (!or_ln40 & opcode == 99 & func3 == 4) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233) | (!or_ln40 & opcode == 103) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210) | (!or_ln40 & opcode == 19 & !icmp_ln144) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19) | (!or_ln40 & opcode == 19 & func3 == 3) | (!or_ln40 & opcode == 19 & func3 == 2) | (!or_ln40 & opcode == 19 & func3 == 1) | (!or_ln40 & opcode == 19 & func3 == 0)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (1.78ns)   --->   "%icmp_ln296 = icmp_eq  i5 %rd, i5 0" [riscv32i.cc:296]   --->   Operation 224 'icmp' 'icmp_ln296' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & !or_ln14_1) | (!or_ln40 & opcode == 51 & func3 == 0 & !or_ln14_1) | (!or_ln40 & opcode == 51 & !icmp_ln144 & !or_ln14_1) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51 & !or_ln14_1) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14_1) | (!or_ln40 & opcode == 51 & func3 == 3 & !or_ln14_1) | (!or_ln40 & opcode == 51 & func3 == 2 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 1 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 0 & !or_ln14_1) | (!or_ln40 & opcode == 23 & !or_ln14_1) | (!or_ln40 & opcode == 55 & !or_ln14_1) | (!or_ln40 & opcode == 111 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 7 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 6 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 5 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 4 & !or_ln14_1) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233 & !or_ln14_1) | (!or_ln40 & opcode == 103 & !or_ln14_1) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210 & !or_ln14_1) | (!or_ln40 & opcode == 19 & !icmp_ln144 & !or_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51 & !or_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14_1) | (!or_ln40 & opcode == 19 & func3 == 3 & !or_ln14_1) | (!or_ln40 & opcode == 19 & func3 == 2 & !or_ln14_1) | (!or_ln40 & opcode == 19 & func3 == 1 & !or_ln14_1) | (!or_ln40 & opcode == 19 & func3 == 0 & !or_ln14_1)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln296 = br i1 %icmp_ln296, void %if.then369, void %cleanup.cont" [riscv32i.cc:296]   --->   Operation 225 'br' 'br_ln296' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & !or_ln14_1) | (!or_ln40 & opcode == 51 & func3 == 0 & !or_ln14_1) | (!or_ln40 & opcode == 51 & !icmp_ln144 & !or_ln14_1) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51 & !or_ln14_1) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14_1) | (!or_ln40 & opcode == 51 & func3 == 3 & !or_ln14_1) | (!or_ln40 & opcode == 51 & func3 == 2 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 1 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 0 & !or_ln14_1) | (!or_ln40 & opcode == 23 & !or_ln14_1) | (!or_ln40 & opcode == 55 & !or_ln14_1) | (!or_ln40 & opcode == 111 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 7 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 6 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 5 & !or_ln14_1) | (!or_ln40 & opcode == 99 & func3 == 4 & !or_ln14_1) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233 & !or_ln14_1) | (!or_ln40 & opcode == 103 & !or_ln14_1) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210 & !or_ln14_1) | (!or_ln40 & opcode == 19 & !icmp_ln144 & !or_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51 & !or_ln14_1) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14_1) | (!or_ln40 & opcode == 19 & func3 == 3 & !or_ln14_1) | (!or_ln40 & opcode == 19 & func3 == 2 & !or_ln14_1) | (!or_ln40 & opcode == 19 & func3 == 1 & !or_ln14_1) | (!or_ln40 & opcode == 19 & func3 == 0 & !or_ln14_1)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i5 %rd" [riscv32i.cc:297]   --->   Operation 226 'zext' 'zext_ln297' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 0 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & !icmp_ln144 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 3 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 2 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 0 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 23 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 55 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 111 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 7 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 6 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 5 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 4 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 103 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & !icmp_ln144 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 3 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 2 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 0 & !or_ln14_1 & !icmp_ln296)> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%reg_file_addr_2 = getelementptr i32 %reg_file, i64 0, i64 %zext_ln297" [riscv32i.cc:297]   --->   Operation 227 'getelementptr' 'reg_file_addr_2' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 0 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & !icmp_ln144 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 3 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 2 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 0 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 23 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 55 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 111 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 7 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 6 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 5 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 4 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 103 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & !icmp_ln144 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 3 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 2 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 0 & !or_ln14_1 & !icmp_ln296)> <Delay = 0.00>
ST_7 : Operation 228 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln297 = store i32 %res_17, i5 %reg_file_addr_2" [riscv32i.cc:297]   --->   Operation 228 'store' 'store_ln297' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 0 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & !icmp_ln144 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 3 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 2 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 0 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 23 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 55 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 111 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 7 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 6 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 5 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 4 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 103 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & !icmp_ln144 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 3 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 2 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 0 & !or_ln14_1 & !icmp_ln296)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln301 = br void %cleanup.cont" [riscv32i.cc:301]   --->   Operation 229 'br' 'br_ln301' <Predicate = (!or_ln40 & opcode == 51 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 0 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & !icmp_ln144 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & trunc_ln56_1 != 51 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & trunc_ln56_1 == 19 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 3 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 51 & func3 == 2 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 0 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 23 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 55 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 111 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 7 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 6 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 5 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 99 & func3 == 4 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 35 & icmp_ln226 & !or_ln233 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 103 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 3 & icmp_ln203 & !or_ln210 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & !icmp_ln144 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & trunc_ln56_1 != 51 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & trunc_ln56_1 == 19 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 3 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 2 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 1 & !or_ln14_1 & !icmp_ln296) | (!or_ln40 & opcode == 19 & func3 == 0 & !or_ln14_1 & !icmp_ln296)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.58>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup394.loopexit.exitStub"   --->   Operation 230 'br' 'br_ln0' <Predicate = (!or_ln40)> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 231 'ret' 'ret_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup394.loopexit.exitStub"   --->   Operation 232 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.946ns
The critical path consists of the following:
	'alloca' operation 32 bit ('pc', riscv32i.cc:27) [3]  (0.000 ns)
	'store' operation 0 bit ('store_ln27', riscv32i.cc:27) of constant 0 on local variable 'pc', riscv32i.cc:27 [5]  (1.946 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('pc', riscv32i.cc:286) on local variable 'pc', riscv32i.cc:27 [8]  (0.000 ns)
	'getelementptr' operation 13 bit ('mem_addr', riscv32i.cc:49) [20]  (0.000 ns)
	'load' operation 32 bit ('insn', riscv32i.cc:49) on array 'mem' [21]  (3.254 ns)

 <State 3>: 6.508ns
The critical path consists of the following:
	'load' operation 32 bit ('insn', riscv32i.cc:49) on array 'mem' [21]  (3.254 ns)
	'getelementptr' operation 5 bit ('reg_file_addr', riscv32i.cc:103) [60]  (0.000 ns)
	'load' operation 32 bit ('src1', riscv32i.cc:103) on array 'reg_file' [61]  (3.254 ns)

 <State 4>: 5.806ns
The critical path consists of the following:
	'load' operation 32 bit ('src1', riscv32i.cc:103) on array 'reg_file' [61]  (3.254 ns)
	'add' operation 32 bit ('addr', riscv32i.cc:231) [112]  (2.552 ns)

 <State 5>: 6.988ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln173', riscv32i.cc:173) [194]  (1.870 ns)
	'select' operation 32 bit ('op2', riscv32i.cc:173) [195]  (0.698 ns)
	'lshr' operation 32 bit ('res', riscv32i.cc:189) [210]  (4.420 ns)

 <State 6>: 6.912ns
The critical path consists of the following:
	'mul' operation 64 bit ('prod_uu', riscv32i.cc:152) [155]  (6.912 ns)

 <State 7>: 6.274ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('res') with incoming values : ('sext_ln70', riscv32i.cc:70) ('sext_ln73', riscv32i.cc:73) ('sext_ln77', riscv32i.cc:77) ('sext_ln81', riscv32i.cc:81) ('immU', riscv32i.cc:83) ('next_pc', riscv32i.cc:112) ('res', riscv32i.cc:219) ('res', riscv32i.cc:164) ('res', riscv32i.cc:162) ('res', riscv32i.cc:159) ('res', riscv32i.cc:157) ('res', riscv32i.cc:134) ('res', riscv32i.cc:131) ('zext_ln191', riscv32i.cc:191) ('res', riscv32i.cc:189) ('res', riscv32i.cc:188) ('res', riscv32i.cc:186) ('res', riscv32i.cc:185) ('res', riscv32i.cc:184) ('res', riscv32i.cc:183) ('res', riscv32i.cc:180) ('zext_ln192', riscv32i.cc:192) ('res', riscv32i.cc:286) [253]  (3.020 ns)
	'phi' operation 32 bit ('res') with incoming values : ('sext_ln70', riscv32i.cc:70) ('sext_ln73', riscv32i.cc:73) ('sext_ln77', riscv32i.cc:77) ('sext_ln81', riscv32i.cc:81) ('immU', riscv32i.cc:83) ('next_pc', riscv32i.cc:112) ('res', riscv32i.cc:219) ('res', riscv32i.cc:164) ('res', riscv32i.cc:162) ('res', riscv32i.cc:159) ('res', riscv32i.cc:157) ('res', riscv32i.cc:134) ('res', riscv32i.cc:131) ('zext_ln191', riscv32i.cc:191) ('res', riscv32i.cc:189) ('res', riscv32i.cc:188) ('res', riscv32i.cc:186) ('res', riscv32i.cc:185) ('res', riscv32i.cc:184) ('res', riscv32i.cc:183) ('res', riscv32i.cc:180) ('zext_ln192', riscv32i.cc:192) ('res', riscv32i.cc:286) [253]  (0.000 ns)
	'store' operation 0 bit ('store_ln297', riscv32i.cc:297) of variable 'res' on array 'reg_file' [264]  (3.254 ns)

 <State 8>: 1.588ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
