
*** Running vivado
    with args -log Lab5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab5.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Lab5.tcl -notrace
Command: synth_design -top Lab5 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7672 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 699.906 ; gain = 178.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab5' [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/sources_1/new/Lab5.v:135]
INFO: [Synth 8-6157] synthesizing module 'divider1' [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/sources_1/new/Lab5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'divider1' (1#1) [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/sources_1/new/Lab5.v:23]
INFO: [Synth 8-6157] synthesizing module 'divider2' [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/sources_1/new/Lab5.v:40]
INFO: [Synth 8-6155] done synthesizing module 'divider2' (2#1) [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/sources_1/new/Lab5.v:40]
INFO: [Synth 8-6157] synthesizing module 'one' [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/sources_1/new/Lab5.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/sources_1/new/Lab5.v:74]
INFO: [Synth 8-6155] done synthesizing module 'one' (3#1) [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/sources_1/new/Lab5.v:56]
INFO: [Synth 8-6157] synthesizing module 'ten' [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/sources_1/new/Lab5.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/sources_1/new/Lab5.v:124]
INFO: [Synth 8-6155] done synthesizing module 'ten' (4#1) [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/sources_1/new/Lab5.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/sources_1/new/Lab5.v:161]
WARNING: [Synth 8-567] referenced signal 'onedis1' should be on the sensitivity list [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/sources_1/new/Lab5.v:159]
WARNING: [Synth 8-567] referenced signal 'tendis1' should be on the sensitivity list [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/sources_1/new/Lab5.v:159]
INFO: [Synth 8-6155] done synthesizing module 'Lab5' (5#1) [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/sources_1/new/Lab5.v:135]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 763.566 ; gain = 241.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 763.566 ; gain = 241.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 763.566 ; gain = 241.719
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/constrs_1/new/lab5_1.xdc]
Finished Parsing XDC File [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/constrs_1/new/lab5_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/constrs_1/new/lab5_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 865.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 865.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 865.387 ; gain = 343.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 865.387 ; gain = 343.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 865.387 ; gain = 343.539
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'control_reg' in module 'Lab5'
WARNING: [Synth 8-327] inferring latch for variable 'onedis_reg' [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/sources_1/new/Lab5.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'tendis_reg' [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/sources_1/new/Lab5.v:125]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                             1110
                 iSTATE1 |                               01 |                             1101
                 iSTATE2 |                               10 |                             1011
                  iSTATE |                               11 |                             0111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_reg' using encoding 'sequential' in module 'Lab5'
WARNING: [Synth 8-327] inferring latch for variable 'dis_reg' [D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.srcs/sources_1/new/Lab5.v:162]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 865.387 ; gain = 343.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Lab5 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module divider1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module divider2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module one 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module ten 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'ten1/tendis_reg[3]' (LD) to 'ten1/tendis_reg[6]'
WARNING: [Synth 8-3332] Sequential element (dis_reg[6]) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (dis_reg[5]) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (dis_reg[4]) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (dis_reg[3]) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (dis_reg[2]) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (dis_reg[1]) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (dis_reg[0]) is unused and will be removed from module Lab5.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 865.387 ; gain = 343.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 865.387 ; gain = 343.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 865.387 ; gain = 343.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 875.098 ; gain = 353.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 879.949 ; gain = 358.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 879.949 ; gain = 358.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 879.949 ; gain = 358.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 879.949 ; gain = 358.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 879.949 ; gain = 358.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 879.949 ; gain = 358.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     7|
|4     |LUT2   |    13|
|5     |LUT3   |     5|
|6     |LUT4   |    29|
|7     |LUT6   |     3|
|8     |FDRE   |    56|
|9     |LD     |    13|
|10    |IBUF   |     2|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   151|
|2     |  cl1    |divider1 |    44|
|3     |  cl2    |divider2 |    27|
|4     |  one1   |one      |    30|
|5     |  ten1   |ten      |    28|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 879.949 ; gain = 358.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 879.949 ; gain = 256.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 879.949 ; gain = 358.102
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 897.020 ; gain = 598.727
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.020 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/SJTU/2019-2020  FALL/Lab_Work/Lab_5/project_1/project_1.runs/synth_1/Lab5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab5_utilization_synth.rpt -pb Lab5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 13:14:30 2019...
