
Ex_Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ad8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002be4  08002be4  00012be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c08  08002c08  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08002c08  08002c08  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002c08  08002c08  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c08  08002c08  00012c08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002c0c  08002c0c  00012c0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08002c10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f8  2000005c  08002c6c  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000454  08002c6c  00020454  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a47f  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f82  00000000  00000000  0002a504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af0  00000000  00000000  0002c488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b8  00000000  00000000  0002cf78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001727e  00000000  00000000  0002d930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cda8  00000000  00000000  00044bae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008252e  00000000  00000000  00051956  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d3e84  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a2c  00000000  00000000  000d3ed8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002bcc 	.word	0x08002bcc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002bcc 	.word	0x08002bcc

0800014c <isButtonPressed>:
int KeyReg3[BTN_NUM] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};

int TimerForKeyPress[BTN_NUM] = {200, 200, 200};
int btn_flag[BTN_NUM] = {0, 0, 0};

int isButtonPressed(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(btn_flag[index] == 1){
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		btn_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000078 	.word	0x20000078

08000180 <subKeyProcess>:

void subKeyProcess(int index){
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	//TODO
	btn_flag[index] = 1;
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <subKeyProcess+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	20000078 	.word	0x20000078

080001a0 <getKeyInput>:

void getKeyInput(){
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
	for(int i = 0; i < BTN_NUM; i++){
 80001a6:	2300      	movs	r3, #0
 80001a8:	607b      	str	r3, [r7, #4]
 80001aa:	e069      	b.n	8000280 <getKeyInput+0xe0>
		KeyReg2[i] = KeyReg1[i];
 80001ac:	4a38      	ldr	r2, [pc, #224]	; (8000290 <getKeyInput+0xf0>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	4937      	ldr	r1, [pc, #220]	; (8000294 <getKeyInput+0xf4>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg0[i];
 80001bc:	4a36      	ldr	r2, [pc, #216]	; (8000298 <getKeyInput+0xf8>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c4:	4932      	ldr	r1, [pc, #200]	; (8000290 <getKeyInput+0xf0>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg0[i] = HAL_GPIO_ReadPin(GPIOB, modeBtn[i]);
 80001cc:	4a33      	ldr	r2, [pc, #204]	; (800029c <getKeyInput+0xfc>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80001d4:	4619      	mov	r1, r3
 80001d6:	4832      	ldr	r0, [pc, #200]	; (80002a0 <getKeyInput+0x100>)
 80001d8:	f001 fcd8 	bl	8001b8c <HAL_GPIO_ReadPin>
 80001dc:	4603      	mov	r3, r0
 80001de:	4619      	mov	r1, r3
 80001e0:	4a2d      	ldr	r2, [pc, #180]	; (8000298 <getKeyInput+0xf8>)
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
//		KeyReg0[i] = KeyReg1[i];
//		KeyReg1[i] = KeyReg2[i];
//		KeyReg2[i] = HAL_GPIO_ReadPin(GPIOB, modeBtn[i]);

		if((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])){
 80001e8:	4a2b      	ldr	r2, [pc, #172]	; (8000298 <getKeyInput+0xf8>)
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f0:	4927      	ldr	r1, [pc, #156]	; (8000290 <getKeyInput+0xf0>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001f8:	429a      	cmp	r2, r3
 80001fa:	d13e      	bne.n	800027a <getKeyInput+0xda>
 80001fc:	4a24      	ldr	r2, [pc, #144]	; (8000290 <getKeyInput+0xf0>)
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000204:	4923      	ldr	r1, [pc, #140]	; (8000294 <getKeyInput+0xf4>)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800020c:	429a      	cmp	r2, r3
 800020e:	d134      	bne.n	800027a <getKeyInput+0xda>
			if(KeyReg3[i] != KeyReg2[i]){
 8000210:	4a24      	ldr	r2, [pc, #144]	; (80002a4 <getKeyInput+0x104>)
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000218:	491e      	ldr	r1, [pc, #120]	; (8000294 <getKeyInput+0xf4>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000220:	429a      	cmp	r2, r3
 8000222:	d016      	beq.n	8000252 <getKeyInput+0xb2>
				KeyReg3[i] = KeyReg2[i];
 8000224:	4a1b      	ldr	r2, [pc, #108]	; (8000294 <getKeyInput+0xf4>)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800022c:	491d      	ldr	r1, [pc, #116]	; (80002a4 <getKeyInput+0x104>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(KeyReg3[i] == PRESSED_STATE){
 8000234:	4a1b      	ldr	r2, [pc, #108]	; (80002a4 <getKeyInput+0x104>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800023c:	2b00      	cmp	r3, #0
 800023e:	d11c      	bne.n	800027a <getKeyInput+0xda>
					//TODO
					subKeyProcess(i);
 8000240:	6878      	ldr	r0, [r7, #4]
 8000242:	f7ff ff9d 	bl	8000180 <subKeyProcess>
					TimerForKeyPress[i] = 200;
 8000246:	4a18      	ldr	r2, [pc, #96]	; (80002a8 <getKeyInput+0x108>)
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	21c8      	movs	r1, #200	; 0xc8
 800024c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000250:	e013      	b.n	800027a <getKeyInput+0xda>
				}
			}else{
				TimerForKeyPress[i]--;
 8000252:	4a15      	ldr	r2, [pc, #84]	; (80002a8 <getKeyInput+0x108>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800025a:	1e5a      	subs	r2, r3, #1
 800025c:	4912      	ldr	r1, [pc, #72]	; (80002a8 <getKeyInput+0x108>)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(TimerForKeyPress[i] == 0){
 8000264:	4a10      	ldr	r2, [pc, #64]	; (80002a8 <getKeyInput+0x108>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800026c:	2b00      	cmp	r3, #0
 800026e:	d104      	bne.n	800027a <getKeyInput+0xda>
					//TODO
					KeyReg3[i] = NORMAL_STATE;
 8000270:	4a0c      	ldr	r2, [pc, #48]	; (80002a4 <getKeyInput+0x104>)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	2101      	movs	r1, #1
 8000276:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < BTN_NUM; i++){
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	3301      	adds	r3, #1
 800027e:	607b      	str	r3, [r7, #4]
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	2b02      	cmp	r3, #2
 8000284:	dd92      	ble.n	80001ac <getKeyInput+0xc>
				}
			}
		}
	}
}
 8000286:	bf00      	nop
 8000288:	bf00      	nop
 800028a:	3708      	adds	r7, #8
 800028c:	46bd      	mov	sp, r7
 800028e:	bd80      	pop	{r7, pc}
 8000290:	20000014 	.word	0x20000014
 8000294:	20000020 	.word	0x20000020
 8000298:	20000008 	.word	0x20000008
 800029c:	20000000 	.word	0x20000000
 80002a0:	40010c00 	.word	0x40010c00
 80002a4:	2000002c 	.word	0x2000002c
 80002a8:	20000038 	.word	0x20000038

080002ac <clearSeg>:
 *  Created on: Nov 13, 2023
 *      Author: vanbi
 */
#include "display7SegmentLed.h"

void clearSeg(){
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80002b0:	2201      	movs	r2, #1
 80002b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002b6:	480b      	ldr	r0, [pc, #44]	; (80002e4 <clearSeg+0x38>)
 80002b8:	f001 fc7f 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80002bc:	2201      	movs	r2, #1
 80002be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002c2:	4808      	ldr	r0, [pc, #32]	; (80002e4 <clearSeg+0x38>)
 80002c4:	f001 fc79 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80002c8:	2201      	movs	r2, #1
 80002ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80002ce:	4805      	ldr	r0, [pc, #20]	; (80002e4 <clearSeg+0x38>)
 80002d0:	f001 fc73 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80002d4:	2201      	movs	r2, #1
 80002d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80002da:	4802      	ldr	r0, [pc, #8]	; (80002e4 <clearSeg+0x38>)
 80002dc:	f001 fc6d 	bl	8001bba <HAL_GPIO_WritePin>
}
 80002e0:	bf00      	nop
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	40010800 	.word	0x40010800

080002e8 <displaySegLed>:

void displaySegLed(int num){
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	2b03      	cmp	r3, #3
 80002f4:	d826      	bhi.n	8000344 <displaySegLed+0x5c>
 80002f6:	a201      	add	r2, pc, #4	; (adr r2, 80002fc <displaySegLed+0x14>)
 80002f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002fc:	0800030d 	.word	0x0800030d
 8000300:	0800031b 	.word	0x0800031b
 8000304:	08000329 	.word	0x08000329
 8000308:	08000337 	.word	0x08000337
	switch(num){
	case 0:
  		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 800030c:	2200      	movs	r2, #0
 800030e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000312:	480e      	ldr	r0, [pc, #56]	; (800034c <displaySegLed+0x64>)
 8000314:	f001 fc51 	bl	8001bba <HAL_GPIO_WritePin>
		break;
 8000318:	e014      	b.n	8000344 <displaySegLed+0x5c>
	case 1:
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 800031a:	2200      	movs	r2, #0
 800031c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000320:	480a      	ldr	r0, [pc, #40]	; (800034c <displaySegLed+0x64>)
 8000322:	f001 fc4a 	bl	8001bba <HAL_GPIO_WritePin>
		break;
 8000326:	e00d      	b.n	8000344 <displaySegLed+0x5c>
	case 2:
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000328:	2200      	movs	r2, #0
 800032a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800032e:	4807      	ldr	r0, [pc, #28]	; (800034c <displaySegLed+0x64>)
 8000330:	f001 fc43 	bl	8001bba <HAL_GPIO_WritePin>
		break;
 8000334:	e006      	b.n	8000344 <displaySegLed+0x5c>
	case 3:
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8000336:	2200      	movs	r2, #0
 8000338:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800033c:	4803      	ldr	r0, [pc, #12]	; (800034c <displaySegLed+0x64>)
 800033e:	f001 fc3c 	bl	8001bba <HAL_GPIO_WritePin>
		break;
 8000342:	bf00      	nop
	}
}
 8000344:	bf00      	nop
 8000346:	3708      	adds	r7, #8
 8000348:	46bd      	mov	sp, r7
 800034a:	bd80      	pop	{r7, pc}
 800034c:	40010800 	.word	0x40010800

08000350 <displayNum>:

void displayNum(int num){
 8000350:	b580      	push	{r7, lr}
 8000352:	b082      	sub	sp, #8
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	2b09      	cmp	r3, #9
 800035c:	f200 8180 	bhi.w	8000660 <displayNum+0x310>
 8000360:	a201      	add	r2, pc, #4	; (adr r2, 8000368 <displayNum+0x18>)
 8000362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000366:	bf00      	nop
 8000368:	08000391 	.word	0x08000391
 800036c:	080003d9 	.word	0x080003d9
 8000370:	08000421 	.word	0x08000421
 8000374:	08000469 	.word	0x08000469
 8000378:	080004b1 	.word	0x080004b1
 800037c:	080004f9 	.word	0x080004f9
 8000380:	08000541 	.word	0x08000541
 8000384:	08000589 	.word	0x08000589
 8000388:	080005d1 	.word	0x080005d1
 800038c:	08000619 	.word	0x08000619
	switch(num){
	case 0:
		HAL_GPIO_WritePin(a_GPIO_Port,a_Pin, RESET);
 8000390:	2200      	movs	r2, #0
 8000392:	2101      	movs	r1, #1
 8000394:	48c6      	ldr	r0, [pc, #792]	; (80006b0 <displayNum+0x360>)
 8000396:	f001 fc10 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b_GPIO_Port,b_Pin, RESET);
 800039a:	2200      	movs	r2, #0
 800039c:	2102      	movs	r1, #2
 800039e:	48c4      	ldr	r0, [pc, #784]	; (80006b0 <displayNum+0x360>)
 80003a0:	f001 fc0b 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c_GPIO_Port,c_Pin, RESET);
 80003a4:	2200      	movs	r2, #0
 80003a6:	2104      	movs	r1, #4
 80003a8:	48c1      	ldr	r0, [pc, #772]	; (80006b0 <displayNum+0x360>)
 80003aa:	f001 fc06 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d_GPIO_Port,d_Pin, RESET);
 80003ae:	2200      	movs	r2, #0
 80003b0:	2108      	movs	r1, #8
 80003b2:	48bf      	ldr	r0, [pc, #764]	; (80006b0 <displayNum+0x360>)
 80003b4:	f001 fc01 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e_GPIO_Port,e_Pin, RESET);
 80003b8:	2200      	movs	r2, #0
 80003ba:	2110      	movs	r1, #16
 80003bc:	48bc      	ldr	r0, [pc, #752]	; (80006b0 <displayNum+0x360>)
 80003be:	f001 fbfc 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f_GPIO_Port,f_Pin, RESET);
 80003c2:	2200      	movs	r2, #0
 80003c4:	2120      	movs	r1, #32
 80003c6:	48ba      	ldr	r0, [pc, #744]	; (80006b0 <displayNum+0x360>)
 80003c8:	f001 fbf7 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g_GPIO_Port,g_Pin, SET);
 80003cc:	2201      	movs	r2, #1
 80003ce:	2140      	movs	r1, #64	; 0x40
 80003d0:	48b7      	ldr	r0, [pc, #732]	; (80006b0 <displayNum+0x360>)
 80003d2:	f001 fbf2 	bl	8001bba <HAL_GPIO_WritePin>
		break;
 80003d6:	e167      	b.n	80006a8 <displayNum+0x358>
	case 1:
		HAL_GPIO_WritePin(a_GPIO_Port,a_Pin, SET);
 80003d8:	2201      	movs	r2, #1
 80003da:	2101      	movs	r1, #1
 80003dc:	48b4      	ldr	r0, [pc, #720]	; (80006b0 <displayNum+0x360>)
 80003de:	f001 fbec 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b_GPIO_Port,b_Pin, RESET);
 80003e2:	2200      	movs	r2, #0
 80003e4:	2102      	movs	r1, #2
 80003e6:	48b2      	ldr	r0, [pc, #712]	; (80006b0 <displayNum+0x360>)
 80003e8:	f001 fbe7 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c_GPIO_Port,c_Pin, RESET);
 80003ec:	2200      	movs	r2, #0
 80003ee:	2104      	movs	r1, #4
 80003f0:	48af      	ldr	r0, [pc, #700]	; (80006b0 <displayNum+0x360>)
 80003f2:	f001 fbe2 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d_GPIO_Port,d_Pin, SET);
 80003f6:	2201      	movs	r2, #1
 80003f8:	2108      	movs	r1, #8
 80003fa:	48ad      	ldr	r0, [pc, #692]	; (80006b0 <displayNum+0x360>)
 80003fc:	f001 fbdd 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e_GPIO_Port,e_Pin, SET);
 8000400:	2201      	movs	r2, #1
 8000402:	2110      	movs	r1, #16
 8000404:	48aa      	ldr	r0, [pc, #680]	; (80006b0 <displayNum+0x360>)
 8000406:	f001 fbd8 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f_GPIO_Port,f_Pin, SET);
 800040a:	2201      	movs	r2, #1
 800040c:	2120      	movs	r1, #32
 800040e:	48a8      	ldr	r0, [pc, #672]	; (80006b0 <displayNum+0x360>)
 8000410:	f001 fbd3 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g_GPIO_Port,g_Pin, SET);
 8000414:	2201      	movs	r2, #1
 8000416:	2140      	movs	r1, #64	; 0x40
 8000418:	48a5      	ldr	r0, [pc, #660]	; (80006b0 <displayNum+0x360>)
 800041a:	f001 fbce 	bl	8001bba <HAL_GPIO_WritePin>
		break;
 800041e:	e143      	b.n	80006a8 <displayNum+0x358>
	case 2:
		HAL_GPIO_WritePin(a_GPIO_Port,a_Pin, RESET);
 8000420:	2200      	movs	r2, #0
 8000422:	2101      	movs	r1, #1
 8000424:	48a2      	ldr	r0, [pc, #648]	; (80006b0 <displayNum+0x360>)
 8000426:	f001 fbc8 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b_GPIO_Port,b_Pin, RESET);
 800042a:	2200      	movs	r2, #0
 800042c:	2102      	movs	r1, #2
 800042e:	48a0      	ldr	r0, [pc, #640]	; (80006b0 <displayNum+0x360>)
 8000430:	f001 fbc3 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c_GPIO_Port,c_Pin, SET);
 8000434:	2201      	movs	r2, #1
 8000436:	2104      	movs	r1, #4
 8000438:	489d      	ldr	r0, [pc, #628]	; (80006b0 <displayNum+0x360>)
 800043a:	f001 fbbe 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d_GPIO_Port,d_Pin, RESET);
 800043e:	2200      	movs	r2, #0
 8000440:	2108      	movs	r1, #8
 8000442:	489b      	ldr	r0, [pc, #620]	; (80006b0 <displayNum+0x360>)
 8000444:	f001 fbb9 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e_GPIO_Port,e_Pin, RESET);
 8000448:	2200      	movs	r2, #0
 800044a:	2110      	movs	r1, #16
 800044c:	4898      	ldr	r0, [pc, #608]	; (80006b0 <displayNum+0x360>)
 800044e:	f001 fbb4 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f_GPIO_Port,f_Pin, SET);
 8000452:	2201      	movs	r2, #1
 8000454:	2120      	movs	r1, #32
 8000456:	4896      	ldr	r0, [pc, #600]	; (80006b0 <displayNum+0x360>)
 8000458:	f001 fbaf 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g_GPIO_Port,g_Pin, RESET);
 800045c:	2200      	movs	r2, #0
 800045e:	2140      	movs	r1, #64	; 0x40
 8000460:	4893      	ldr	r0, [pc, #588]	; (80006b0 <displayNum+0x360>)
 8000462:	f001 fbaa 	bl	8001bba <HAL_GPIO_WritePin>
		break;
 8000466:	e11f      	b.n	80006a8 <displayNum+0x358>
	case 3:
		HAL_GPIO_WritePin(a_GPIO_Port,a_Pin, RESET);
 8000468:	2200      	movs	r2, #0
 800046a:	2101      	movs	r1, #1
 800046c:	4890      	ldr	r0, [pc, #576]	; (80006b0 <displayNum+0x360>)
 800046e:	f001 fba4 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b_GPIO_Port,b_Pin, RESET);
 8000472:	2200      	movs	r2, #0
 8000474:	2102      	movs	r1, #2
 8000476:	488e      	ldr	r0, [pc, #568]	; (80006b0 <displayNum+0x360>)
 8000478:	f001 fb9f 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c_GPIO_Port,c_Pin, RESET);
 800047c:	2200      	movs	r2, #0
 800047e:	2104      	movs	r1, #4
 8000480:	488b      	ldr	r0, [pc, #556]	; (80006b0 <displayNum+0x360>)
 8000482:	f001 fb9a 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d_GPIO_Port,d_Pin, RESET);
 8000486:	2200      	movs	r2, #0
 8000488:	2108      	movs	r1, #8
 800048a:	4889      	ldr	r0, [pc, #548]	; (80006b0 <displayNum+0x360>)
 800048c:	f001 fb95 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e_GPIO_Port,e_Pin, SET);
 8000490:	2201      	movs	r2, #1
 8000492:	2110      	movs	r1, #16
 8000494:	4886      	ldr	r0, [pc, #536]	; (80006b0 <displayNum+0x360>)
 8000496:	f001 fb90 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f_GPIO_Port,f_Pin, SET);
 800049a:	2201      	movs	r2, #1
 800049c:	2120      	movs	r1, #32
 800049e:	4884      	ldr	r0, [pc, #528]	; (80006b0 <displayNum+0x360>)
 80004a0:	f001 fb8b 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g_GPIO_Port,g_Pin, RESET);
 80004a4:	2200      	movs	r2, #0
 80004a6:	2140      	movs	r1, #64	; 0x40
 80004a8:	4881      	ldr	r0, [pc, #516]	; (80006b0 <displayNum+0x360>)
 80004aa:	f001 fb86 	bl	8001bba <HAL_GPIO_WritePin>
		break;
 80004ae:	e0fb      	b.n	80006a8 <displayNum+0x358>
	case 4:
		HAL_GPIO_WritePin(a_GPIO_Port,a_Pin, SET);
 80004b0:	2201      	movs	r2, #1
 80004b2:	2101      	movs	r1, #1
 80004b4:	487e      	ldr	r0, [pc, #504]	; (80006b0 <displayNum+0x360>)
 80004b6:	f001 fb80 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b_GPIO_Port,b_Pin, RESET);
 80004ba:	2200      	movs	r2, #0
 80004bc:	2102      	movs	r1, #2
 80004be:	487c      	ldr	r0, [pc, #496]	; (80006b0 <displayNum+0x360>)
 80004c0:	f001 fb7b 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c_GPIO_Port,c_Pin, RESET);
 80004c4:	2200      	movs	r2, #0
 80004c6:	2104      	movs	r1, #4
 80004c8:	4879      	ldr	r0, [pc, #484]	; (80006b0 <displayNum+0x360>)
 80004ca:	f001 fb76 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d_GPIO_Port,d_Pin, SET);
 80004ce:	2201      	movs	r2, #1
 80004d0:	2108      	movs	r1, #8
 80004d2:	4877      	ldr	r0, [pc, #476]	; (80006b0 <displayNum+0x360>)
 80004d4:	f001 fb71 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e_GPIO_Port,e_Pin, SET);
 80004d8:	2201      	movs	r2, #1
 80004da:	2110      	movs	r1, #16
 80004dc:	4874      	ldr	r0, [pc, #464]	; (80006b0 <displayNum+0x360>)
 80004de:	f001 fb6c 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f_GPIO_Port,f_Pin, RESET);
 80004e2:	2200      	movs	r2, #0
 80004e4:	2120      	movs	r1, #32
 80004e6:	4872      	ldr	r0, [pc, #456]	; (80006b0 <displayNum+0x360>)
 80004e8:	f001 fb67 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g_GPIO_Port,g_Pin, RESET);
 80004ec:	2200      	movs	r2, #0
 80004ee:	2140      	movs	r1, #64	; 0x40
 80004f0:	486f      	ldr	r0, [pc, #444]	; (80006b0 <displayNum+0x360>)
 80004f2:	f001 fb62 	bl	8001bba <HAL_GPIO_WritePin>
		break;
 80004f6:	e0d7      	b.n	80006a8 <displayNum+0x358>
	case 5:
		HAL_GPIO_WritePin(a_GPIO_Port,a_Pin, RESET);
 80004f8:	2200      	movs	r2, #0
 80004fa:	2101      	movs	r1, #1
 80004fc:	486c      	ldr	r0, [pc, #432]	; (80006b0 <displayNum+0x360>)
 80004fe:	f001 fb5c 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b_GPIO_Port,b_Pin, SET);
 8000502:	2201      	movs	r2, #1
 8000504:	2102      	movs	r1, #2
 8000506:	486a      	ldr	r0, [pc, #424]	; (80006b0 <displayNum+0x360>)
 8000508:	f001 fb57 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c_GPIO_Port,c_Pin, RESET);
 800050c:	2200      	movs	r2, #0
 800050e:	2104      	movs	r1, #4
 8000510:	4867      	ldr	r0, [pc, #412]	; (80006b0 <displayNum+0x360>)
 8000512:	f001 fb52 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d_GPIO_Port,d_Pin, RESET);
 8000516:	2200      	movs	r2, #0
 8000518:	2108      	movs	r1, #8
 800051a:	4865      	ldr	r0, [pc, #404]	; (80006b0 <displayNum+0x360>)
 800051c:	f001 fb4d 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e_GPIO_Port,e_Pin, SET);
 8000520:	2201      	movs	r2, #1
 8000522:	2110      	movs	r1, #16
 8000524:	4862      	ldr	r0, [pc, #392]	; (80006b0 <displayNum+0x360>)
 8000526:	f001 fb48 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f_GPIO_Port,f_Pin, RESET);
 800052a:	2200      	movs	r2, #0
 800052c:	2120      	movs	r1, #32
 800052e:	4860      	ldr	r0, [pc, #384]	; (80006b0 <displayNum+0x360>)
 8000530:	f001 fb43 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g_GPIO_Port,g_Pin, RESET);
 8000534:	2200      	movs	r2, #0
 8000536:	2140      	movs	r1, #64	; 0x40
 8000538:	485d      	ldr	r0, [pc, #372]	; (80006b0 <displayNum+0x360>)
 800053a:	f001 fb3e 	bl	8001bba <HAL_GPIO_WritePin>
		break;
 800053e:	e0b3      	b.n	80006a8 <displayNum+0x358>
	case 6:
		HAL_GPIO_WritePin(a_GPIO_Port,a_Pin, RESET);
 8000540:	2200      	movs	r2, #0
 8000542:	2101      	movs	r1, #1
 8000544:	485a      	ldr	r0, [pc, #360]	; (80006b0 <displayNum+0x360>)
 8000546:	f001 fb38 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b_GPIO_Port,b_Pin, SET);
 800054a:	2201      	movs	r2, #1
 800054c:	2102      	movs	r1, #2
 800054e:	4858      	ldr	r0, [pc, #352]	; (80006b0 <displayNum+0x360>)
 8000550:	f001 fb33 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c_GPIO_Port,c_Pin, RESET);
 8000554:	2200      	movs	r2, #0
 8000556:	2104      	movs	r1, #4
 8000558:	4855      	ldr	r0, [pc, #340]	; (80006b0 <displayNum+0x360>)
 800055a:	f001 fb2e 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d_GPIO_Port,d_Pin, RESET);
 800055e:	2200      	movs	r2, #0
 8000560:	2108      	movs	r1, #8
 8000562:	4853      	ldr	r0, [pc, #332]	; (80006b0 <displayNum+0x360>)
 8000564:	f001 fb29 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e_GPIO_Port,e_Pin, RESET);
 8000568:	2200      	movs	r2, #0
 800056a:	2110      	movs	r1, #16
 800056c:	4850      	ldr	r0, [pc, #320]	; (80006b0 <displayNum+0x360>)
 800056e:	f001 fb24 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f_GPIO_Port,f_Pin, RESET);
 8000572:	2200      	movs	r2, #0
 8000574:	2120      	movs	r1, #32
 8000576:	484e      	ldr	r0, [pc, #312]	; (80006b0 <displayNum+0x360>)
 8000578:	f001 fb1f 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g_GPIO_Port,g_Pin, RESET);
 800057c:	2200      	movs	r2, #0
 800057e:	2140      	movs	r1, #64	; 0x40
 8000580:	484b      	ldr	r0, [pc, #300]	; (80006b0 <displayNum+0x360>)
 8000582:	f001 fb1a 	bl	8001bba <HAL_GPIO_WritePin>
		break;
 8000586:	e08f      	b.n	80006a8 <displayNum+0x358>
	case 7:
		HAL_GPIO_WritePin(a_GPIO_Port,a_Pin, RESET);
 8000588:	2200      	movs	r2, #0
 800058a:	2101      	movs	r1, #1
 800058c:	4848      	ldr	r0, [pc, #288]	; (80006b0 <displayNum+0x360>)
 800058e:	f001 fb14 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b_GPIO_Port,b_Pin, RESET);
 8000592:	2200      	movs	r2, #0
 8000594:	2102      	movs	r1, #2
 8000596:	4846      	ldr	r0, [pc, #280]	; (80006b0 <displayNum+0x360>)
 8000598:	f001 fb0f 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c_GPIO_Port,c_Pin, RESET);
 800059c:	2200      	movs	r2, #0
 800059e:	2104      	movs	r1, #4
 80005a0:	4843      	ldr	r0, [pc, #268]	; (80006b0 <displayNum+0x360>)
 80005a2:	f001 fb0a 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d_GPIO_Port,d_Pin, SET);
 80005a6:	2201      	movs	r2, #1
 80005a8:	2108      	movs	r1, #8
 80005aa:	4841      	ldr	r0, [pc, #260]	; (80006b0 <displayNum+0x360>)
 80005ac:	f001 fb05 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e_GPIO_Port,e_Pin, SET);
 80005b0:	2201      	movs	r2, #1
 80005b2:	2110      	movs	r1, #16
 80005b4:	483e      	ldr	r0, [pc, #248]	; (80006b0 <displayNum+0x360>)
 80005b6:	f001 fb00 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f_GPIO_Port,f_Pin, SET);
 80005ba:	2201      	movs	r2, #1
 80005bc:	2120      	movs	r1, #32
 80005be:	483c      	ldr	r0, [pc, #240]	; (80006b0 <displayNum+0x360>)
 80005c0:	f001 fafb 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g_GPIO_Port,g_Pin, SET);
 80005c4:	2201      	movs	r2, #1
 80005c6:	2140      	movs	r1, #64	; 0x40
 80005c8:	4839      	ldr	r0, [pc, #228]	; (80006b0 <displayNum+0x360>)
 80005ca:	f001 faf6 	bl	8001bba <HAL_GPIO_WritePin>
		break;
 80005ce:	e06b      	b.n	80006a8 <displayNum+0x358>
	case 8:
		HAL_GPIO_WritePin(a_GPIO_Port,a_Pin, RESET);
 80005d0:	2200      	movs	r2, #0
 80005d2:	2101      	movs	r1, #1
 80005d4:	4836      	ldr	r0, [pc, #216]	; (80006b0 <displayNum+0x360>)
 80005d6:	f001 faf0 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b_GPIO_Port,b_Pin, RESET);
 80005da:	2200      	movs	r2, #0
 80005dc:	2102      	movs	r1, #2
 80005de:	4834      	ldr	r0, [pc, #208]	; (80006b0 <displayNum+0x360>)
 80005e0:	f001 faeb 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c_GPIO_Port,c_Pin, RESET);
 80005e4:	2200      	movs	r2, #0
 80005e6:	2104      	movs	r1, #4
 80005e8:	4831      	ldr	r0, [pc, #196]	; (80006b0 <displayNum+0x360>)
 80005ea:	f001 fae6 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d_GPIO_Port,d_Pin, RESET);
 80005ee:	2200      	movs	r2, #0
 80005f0:	2108      	movs	r1, #8
 80005f2:	482f      	ldr	r0, [pc, #188]	; (80006b0 <displayNum+0x360>)
 80005f4:	f001 fae1 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e_GPIO_Port,e_Pin, RESET);
 80005f8:	2200      	movs	r2, #0
 80005fa:	2110      	movs	r1, #16
 80005fc:	482c      	ldr	r0, [pc, #176]	; (80006b0 <displayNum+0x360>)
 80005fe:	f001 fadc 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f_GPIO_Port,f_Pin, RESET);
 8000602:	2200      	movs	r2, #0
 8000604:	2120      	movs	r1, #32
 8000606:	482a      	ldr	r0, [pc, #168]	; (80006b0 <displayNum+0x360>)
 8000608:	f001 fad7 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g_GPIO_Port,g_Pin, RESET);
 800060c:	2200      	movs	r2, #0
 800060e:	2140      	movs	r1, #64	; 0x40
 8000610:	4827      	ldr	r0, [pc, #156]	; (80006b0 <displayNum+0x360>)
 8000612:	f001 fad2 	bl	8001bba <HAL_GPIO_WritePin>
		break;
 8000616:	e047      	b.n	80006a8 <displayNum+0x358>
	case 9:
		HAL_GPIO_WritePin(a_GPIO_Port,a_Pin, RESET);
 8000618:	2200      	movs	r2, #0
 800061a:	2101      	movs	r1, #1
 800061c:	4824      	ldr	r0, [pc, #144]	; (80006b0 <displayNum+0x360>)
 800061e:	f001 facc 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b_GPIO_Port,b_Pin, RESET);
 8000622:	2200      	movs	r2, #0
 8000624:	2102      	movs	r1, #2
 8000626:	4822      	ldr	r0, [pc, #136]	; (80006b0 <displayNum+0x360>)
 8000628:	f001 fac7 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c_GPIO_Port,c_Pin, RESET);
 800062c:	2200      	movs	r2, #0
 800062e:	2104      	movs	r1, #4
 8000630:	481f      	ldr	r0, [pc, #124]	; (80006b0 <displayNum+0x360>)
 8000632:	f001 fac2 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d_GPIO_Port,d_Pin, RESET);
 8000636:	2200      	movs	r2, #0
 8000638:	2108      	movs	r1, #8
 800063a:	481d      	ldr	r0, [pc, #116]	; (80006b0 <displayNum+0x360>)
 800063c:	f001 fabd 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e_GPIO_Port,e_Pin, SET);
 8000640:	2201      	movs	r2, #1
 8000642:	2110      	movs	r1, #16
 8000644:	481a      	ldr	r0, [pc, #104]	; (80006b0 <displayNum+0x360>)
 8000646:	f001 fab8 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f_GPIO_Port,f_Pin, RESET);
 800064a:	2200      	movs	r2, #0
 800064c:	2120      	movs	r1, #32
 800064e:	4818      	ldr	r0, [pc, #96]	; (80006b0 <displayNum+0x360>)
 8000650:	f001 fab3 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g_GPIO_Port,g_Pin, RESET);
 8000654:	2200      	movs	r2, #0
 8000656:	2140      	movs	r1, #64	; 0x40
 8000658:	4815      	ldr	r0, [pc, #84]	; (80006b0 <displayNum+0x360>)
 800065a:	f001 faae 	bl	8001bba <HAL_GPIO_WritePin>
		break;
 800065e:	e023      	b.n	80006a8 <displayNum+0x358>
	default:
		HAL_GPIO_WritePin(a_GPIO_Port,a_Pin, RESET);
 8000660:	2200      	movs	r2, #0
 8000662:	2101      	movs	r1, #1
 8000664:	4812      	ldr	r0, [pc, #72]	; (80006b0 <displayNum+0x360>)
 8000666:	f001 faa8 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b_GPIO_Port,b_Pin, RESET);
 800066a:	2200      	movs	r2, #0
 800066c:	2102      	movs	r1, #2
 800066e:	4810      	ldr	r0, [pc, #64]	; (80006b0 <displayNum+0x360>)
 8000670:	f001 faa3 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c_GPIO_Port,c_Pin, RESET);
 8000674:	2200      	movs	r2, #0
 8000676:	2104      	movs	r1, #4
 8000678:	480d      	ldr	r0, [pc, #52]	; (80006b0 <displayNum+0x360>)
 800067a:	f001 fa9e 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d_GPIO_Port,d_Pin, RESET);
 800067e:	2200      	movs	r2, #0
 8000680:	2108      	movs	r1, #8
 8000682:	480b      	ldr	r0, [pc, #44]	; (80006b0 <displayNum+0x360>)
 8000684:	f001 fa99 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e_GPIO_Port,e_Pin, SET);
 8000688:	2201      	movs	r2, #1
 800068a:	2110      	movs	r1, #16
 800068c:	4808      	ldr	r0, [pc, #32]	; (80006b0 <displayNum+0x360>)
 800068e:	f001 fa94 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f_GPIO_Port,f_Pin, RESET);
 8000692:	2200      	movs	r2, #0
 8000694:	2120      	movs	r1, #32
 8000696:	4806      	ldr	r0, [pc, #24]	; (80006b0 <displayNum+0x360>)
 8000698:	f001 fa8f 	bl	8001bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g_GPIO_Port,g_Pin, RESET);
 800069c:	2200      	movs	r2, #0
 800069e:	2140      	movs	r1, #64	; 0x40
 80006a0:	4803      	ldr	r0, [pc, #12]	; (80006b0 <displayNum+0x360>)
 80006a2:	f001 fa8a 	bl	8001bba <HAL_GPIO_WritePin>
		break;
 80006a6:	bf00      	nop
	}
}
 80006a8:	bf00      	nop
 80006aa:	3708      	adds	r7, #8
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	40010c00 	.word	0x40010c00

080006b4 <fsm_automatic_run>:
 *  Created on: Nov 6, 2023
 *      Author: vanbi
 */
#include "fsm_automatic.h"

void fsm_automatic_run(){
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
	switch(status){
 80006b8:	4b95      	ldr	r3, [pc, #596]	; (8000910 <fsm_automatic_run+0x25c>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2b04      	cmp	r3, #4
 80006be:	f200 80eb 	bhi.w	8000898 <fsm_automatic_run+0x1e4>
 80006c2:	a201      	add	r2, pc, #4	; (adr r2, 80006c8 <fsm_automatic_run+0x14>)
 80006c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006c8:	080006dd 	.word	0x080006dd
 80006cc:	0800070f 	.word	0x0800070f
 80006d0:	0800076b 	.word	0x0800076b
 80006d4:	080007d5 	.word	0x080007d5
 80006d8:	0800082f 	.word	0x0800082f
	case INIT:
		timerLed7Seg1 = RedVal;
 80006dc:	4b8d      	ldr	r3, [pc, #564]	; (8000914 <fsm_automatic_run+0x260>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	4a8d      	ldr	r2, [pc, #564]	; (8000918 <fsm_automatic_run+0x264>)
 80006e2:	6013      	str	r3, [r2, #0]
		timerLed7Seg2 = GreenVal;
 80006e4:	4b8d      	ldr	r3, [pc, #564]	; (800091c <fsm_automatic_run+0x268>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a8d      	ldr	r2, [pc, #564]	; (8000920 <fsm_automatic_run+0x26c>)
 80006ea:	6013      	str	r3, [r2, #0]
		TurnOffAll();
 80006ec:	f000 ff1a 	bl	8001524 <TurnOffAll>
		status = RED_GREEN;
 80006f0:	4b87      	ldr	r3, [pc, #540]	; (8000910 <fsm_automatic_run+0x25c>)
 80006f2:	2201      	movs	r2, #1
 80006f4:	601a      	str	r2, [r3, #0]
		setTimer1(GreenVal*100);
 80006f6:	4b89      	ldr	r3, [pc, #548]	; (800091c <fsm_automatic_run+0x268>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	2264      	movs	r2, #100	; 0x64
 80006fc:	fb02 f303 	mul.w	r3, r2, r3
 8000700:	4618      	mov	r0, r3
 8000702:	f000 fce3 	bl	80010cc <setTimer1>
		setTimer2(100);
 8000706:	2064      	movs	r0, #100	; 0x64
 8000708:	f000 fcf4 	bl	80010f4 <setTimer2>
		break;
 800070c:	e0cd      	b.n	80008aa <fsm_automatic_run+0x1f6>
	case RED_GREEN:
		onRed1();
 800070e:	f000 fe85 	bl	800141c <onRed1>
		onGreen2();
 8000712:	f000 fedb 	bl	80014cc <onGreen2>
		if(timer2_flag == 1){
 8000716:	4b83      	ldr	r3, [pc, #524]	; (8000924 <fsm_automatic_run+0x270>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	2b01      	cmp	r3, #1
 800071c:	d114      	bne.n	8000748 <fsm_automatic_run+0x94>
			setTimer2(100);
 800071e:	2064      	movs	r0, #100	; 0x64
 8000720:	f000 fce8 	bl	80010f4 <setTimer2>
			timerLed7Seg1--;
 8000724:	4b7c      	ldr	r3, [pc, #496]	; (8000918 <fsm_automatic_run+0x264>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	3b01      	subs	r3, #1
 800072a:	4a7b      	ldr	r2, [pc, #492]	; (8000918 <fsm_automatic_run+0x264>)
 800072c:	6013      	str	r3, [r2, #0]
			timerLed7Seg2--;
 800072e:	4b7c      	ldr	r3, [pc, #496]	; (8000920 <fsm_automatic_run+0x26c>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	3b01      	subs	r3, #1
 8000734:	4a7a      	ldr	r2, [pc, #488]	; (8000920 <fsm_automatic_run+0x26c>)
 8000736:	6013      	str	r3, [r2, #0]
			if(timerLed7Seg2 <= 0){
 8000738:	4b79      	ldr	r3, [pc, #484]	; (8000920 <fsm_automatic_run+0x26c>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	2b00      	cmp	r3, #0
 800073e:	dc03      	bgt.n	8000748 <fsm_automatic_run+0x94>
				timerLed7Seg2 = YellowVal;
 8000740:	4b79      	ldr	r3, [pc, #484]	; (8000928 <fsm_automatic_run+0x274>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a76      	ldr	r2, [pc, #472]	; (8000920 <fsm_automatic_run+0x26c>)
 8000746:	6013      	str	r3, [r2, #0]
			}
		}

		if(timer1_flag == 1){
 8000748:	4b78      	ldr	r3, [pc, #480]	; (800092c <fsm_automatic_run+0x278>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2b01      	cmp	r3, #1
 800074e:	f040 80a5 	bne.w	800089c <fsm_automatic_run+0x1e8>
			setTimer1(YellowVal*100);
 8000752:	4b75      	ldr	r3, [pc, #468]	; (8000928 <fsm_automatic_run+0x274>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	2264      	movs	r2, #100	; 0x64
 8000758:	fb02 f303 	mul.w	r3, r2, r3
 800075c:	4618      	mov	r0, r3
 800075e:	f000 fcb5 	bl	80010cc <setTimer1>
			status = RED_YELLOW;
 8000762:	4b6b      	ldr	r3, [pc, #428]	; (8000910 <fsm_automatic_run+0x25c>)
 8000764:	2202      	movs	r2, #2
 8000766:	601a      	str	r2, [r3, #0]
		}
		break;
 8000768:	e098      	b.n	800089c <fsm_automatic_run+0x1e8>
	case RED_YELLOW:
		onRed1();
 800076a:	f000 fe57 	bl	800141c <onRed1>
		onYellow2();
 800076e:	f000 fec3 	bl	80014f8 <onYellow2>

		if(timer2_flag == 1){
 8000772:	4b6c      	ldr	r3, [pc, #432]	; (8000924 <fsm_automatic_run+0x270>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	2b01      	cmp	r3, #1
 8000778:	d11c      	bne.n	80007b4 <fsm_automatic_run+0x100>
			setTimer2(100);
 800077a:	2064      	movs	r0, #100	; 0x64
 800077c:	f000 fcba 	bl	80010f4 <setTimer2>
			timerLed7Seg1--;
 8000780:	4b65      	ldr	r3, [pc, #404]	; (8000918 <fsm_automatic_run+0x264>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	3b01      	subs	r3, #1
 8000786:	4a64      	ldr	r2, [pc, #400]	; (8000918 <fsm_automatic_run+0x264>)
 8000788:	6013      	str	r3, [r2, #0]
			if(timerLed7Seg1 <= 0){
 800078a:	4b63      	ldr	r3, [pc, #396]	; (8000918 <fsm_automatic_run+0x264>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	2b00      	cmp	r3, #0
 8000790:	dc03      	bgt.n	800079a <fsm_automatic_run+0xe6>
				timerLed7Seg1 = GreenVal;
 8000792:	4b62      	ldr	r3, [pc, #392]	; (800091c <fsm_automatic_run+0x268>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4a60      	ldr	r2, [pc, #384]	; (8000918 <fsm_automatic_run+0x264>)
 8000798:	6013      	str	r3, [r2, #0]
			}
			timerLed7Seg2--;
 800079a:	4b61      	ldr	r3, [pc, #388]	; (8000920 <fsm_automatic_run+0x26c>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	3b01      	subs	r3, #1
 80007a0:	4a5f      	ldr	r2, [pc, #380]	; (8000920 <fsm_automatic_run+0x26c>)
 80007a2:	6013      	str	r3, [r2, #0]
			if(timerLed7Seg2 <= 0){
 80007a4:	4b5e      	ldr	r3, [pc, #376]	; (8000920 <fsm_automatic_run+0x26c>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	dc03      	bgt.n	80007b4 <fsm_automatic_run+0x100>
				timerLed7Seg2 = RedVal;
 80007ac:	4b59      	ldr	r3, [pc, #356]	; (8000914 <fsm_automatic_run+0x260>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a5b      	ldr	r2, [pc, #364]	; (8000920 <fsm_automatic_run+0x26c>)
 80007b2:	6013      	str	r3, [r2, #0]
			}
		}

		if(timer1_flag == 1){
 80007b4:	4b5d      	ldr	r3, [pc, #372]	; (800092c <fsm_automatic_run+0x278>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	2b01      	cmp	r3, #1
 80007ba:	d171      	bne.n	80008a0 <fsm_automatic_run+0x1ec>
			setTimer1(GreenVal*100);
 80007bc:	4b57      	ldr	r3, [pc, #348]	; (800091c <fsm_automatic_run+0x268>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	2264      	movs	r2, #100	; 0x64
 80007c2:	fb02 f303 	mul.w	r3, r2, r3
 80007c6:	4618      	mov	r0, r3
 80007c8:	f000 fc80 	bl	80010cc <setTimer1>
			status = GREEN_RED;
 80007cc:	4b50      	ldr	r3, [pc, #320]	; (8000910 <fsm_automatic_run+0x25c>)
 80007ce:	2203      	movs	r2, #3
 80007d0:	601a      	str	r2, [r3, #0]
		}
		break;
 80007d2:	e065      	b.n	80008a0 <fsm_automatic_run+0x1ec>
	case GREEN_RED:
		onGreen1();
 80007d4:	f000 fe38 	bl	8001448 <onGreen1>
		onRed2();
 80007d8:	f000 fe62 	bl	80014a0 <onRed2>

		if(timer2_flag == 1){
 80007dc:	4b51      	ldr	r3, [pc, #324]	; (8000924 <fsm_automatic_run+0x270>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	2b01      	cmp	r3, #1
 80007e2:	d114      	bne.n	800080e <fsm_automatic_run+0x15a>
			setTimer2(100);
 80007e4:	2064      	movs	r0, #100	; 0x64
 80007e6:	f000 fc85 	bl	80010f4 <setTimer2>
			timerLed7Seg1--;
 80007ea:	4b4b      	ldr	r3, [pc, #300]	; (8000918 <fsm_automatic_run+0x264>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	3b01      	subs	r3, #1
 80007f0:	4a49      	ldr	r2, [pc, #292]	; (8000918 <fsm_automatic_run+0x264>)
 80007f2:	6013      	str	r3, [r2, #0]
			if(timerLed7Seg1 <= 0){
 80007f4:	4b48      	ldr	r3, [pc, #288]	; (8000918 <fsm_automatic_run+0x264>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	dc03      	bgt.n	8000804 <fsm_automatic_run+0x150>
				timerLed7Seg1 = YellowVal;
 80007fc:	4b4a      	ldr	r3, [pc, #296]	; (8000928 <fsm_automatic_run+0x274>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a45      	ldr	r2, [pc, #276]	; (8000918 <fsm_automatic_run+0x264>)
 8000802:	6013      	str	r3, [r2, #0]
			}
			timerLed7Seg2--;
 8000804:	4b46      	ldr	r3, [pc, #280]	; (8000920 <fsm_automatic_run+0x26c>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	3b01      	subs	r3, #1
 800080a:	4a45      	ldr	r2, [pc, #276]	; (8000920 <fsm_automatic_run+0x26c>)
 800080c:	6013      	str	r3, [r2, #0]
		}
		if(timer1_flag == 1){
 800080e:	4b47      	ldr	r3, [pc, #284]	; (800092c <fsm_automatic_run+0x278>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	2b01      	cmp	r3, #1
 8000814:	d146      	bne.n	80008a4 <fsm_automatic_run+0x1f0>
			setTimer1(YellowVal*100);
 8000816:	4b44      	ldr	r3, [pc, #272]	; (8000928 <fsm_automatic_run+0x274>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	2264      	movs	r2, #100	; 0x64
 800081c:	fb02 f303 	mul.w	r3, r2, r3
 8000820:	4618      	mov	r0, r3
 8000822:	f000 fc53 	bl	80010cc <setTimer1>
			status = YELLOW_RED;
 8000826:	4b3a      	ldr	r3, [pc, #232]	; (8000910 <fsm_automatic_run+0x25c>)
 8000828:	2204      	movs	r2, #4
 800082a:	601a      	str	r2, [r3, #0]
		}
		break;
 800082c:	e03a      	b.n	80008a4 <fsm_automatic_run+0x1f0>
	case YELLOW_RED:
		onYellow1();
 800082e:	f000 fe21 	bl	8001474 <onYellow1>
		onRed2();
 8000832:	f000 fe35 	bl	80014a0 <onRed2>

		if(timer2_flag == 1){
 8000836:	4b3b      	ldr	r3, [pc, #236]	; (8000924 <fsm_automatic_run+0x270>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	2b01      	cmp	r3, #1
 800083c:	d11c      	bne.n	8000878 <fsm_automatic_run+0x1c4>
			setTimer2(100);
 800083e:	2064      	movs	r0, #100	; 0x64
 8000840:	f000 fc58 	bl	80010f4 <setTimer2>
			timerLed7Seg1--;
 8000844:	4b34      	ldr	r3, [pc, #208]	; (8000918 <fsm_automatic_run+0x264>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	3b01      	subs	r3, #1
 800084a:	4a33      	ldr	r2, [pc, #204]	; (8000918 <fsm_automatic_run+0x264>)
 800084c:	6013      	str	r3, [r2, #0]
			if(timerLed7Seg1 <= 0){
 800084e:	4b32      	ldr	r3, [pc, #200]	; (8000918 <fsm_automatic_run+0x264>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	2b00      	cmp	r3, #0
 8000854:	dc03      	bgt.n	800085e <fsm_automatic_run+0x1aa>
				timerLed7Seg1 = RedVal;
 8000856:	4b2f      	ldr	r3, [pc, #188]	; (8000914 <fsm_automatic_run+0x260>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	4a2f      	ldr	r2, [pc, #188]	; (8000918 <fsm_automatic_run+0x264>)
 800085c:	6013      	str	r3, [r2, #0]
			}
			timerLed7Seg2--;
 800085e:	4b30      	ldr	r3, [pc, #192]	; (8000920 <fsm_automatic_run+0x26c>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	3b01      	subs	r3, #1
 8000864:	4a2e      	ldr	r2, [pc, #184]	; (8000920 <fsm_automatic_run+0x26c>)
 8000866:	6013      	str	r3, [r2, #0]
			if(timerLed7Seg2 <= 0){
 8000868:	4b2d      	ldr	r3, [pc, #180]	; (8000920 <fsm_automatic_run+0x26c>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	2b00      	cmp	r3, #0
 800086e:	dc03      	bgt.n	8000878 <fsm_automatic_run+0x1c4>
				timerLed7Seg2 = GreenVal;
 8000870:	4b2a      	ldr	r3, [pc, #168]	; (800091c <fsm_automatic_run+0x268>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a2a      	ldr	r2, [pc, #168]	; (8000920 <fsm_automatic_run+0x26c>)
 8000876:	6013      	str	r3, [r2, #0]
			}
		}
		if(timer1_flag == 1){
 8000878:	4b2c      	ldr	r3, [pc, #176]	; (800092c <fsm_automatic_run+0x278>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	2b01      	cmp	r3, #1
 800087e:	d113      	bne.n	80008a8 <fsm_automatic_run+0x1f4>
			setTimer1(GreenVal*100);
 8000880:	4b26      	ldr	r3, [pc, #152]	; (800091c <fsm_automatic_run+0x268>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2264      	movs	r2, #100	; 0x64
 8000886:	fb02 f303 	mul.w	r3, r2, r3
 800088a:	4618      	mov	r0, r3
 800088c:	f000 fc1e 	bl	80010cc <setTimer1>
			status = RED_GREEN;
 8000890:	4b1f      	ldr	r3, [pc, #124]	; (8000910 <fsm_automatic_run+0x25c>)
 8000892:	2201      	movs	r2, #1
 8000894:	601a      	str	r2, [r3, #0]
		}
		break;
 8000896:	e007      	b.n	80008a8 <fsm_automatic_run+0x1f4>
	default:
		break;
 8000898:	bf00      	nop
 800089a:	e006      	b.n	80008aa <fsm_automatic_run+0x1f6>
		break;
 800089c:	bf00      	nop
 800089e:	e004      	b.n	80008aa <fsm_automatic_run+0x1f6>
		break;
 80008a0:	bf00      	nop
 80008a2:	e002      	b.n	80008aa <fsm_automatic_run+0x1f6>
		break;
 80008a4:	bf00      	nop
 80008a6:	e000      	b.n	80008aa <fsm_automatic_run+0x1f6>
		break;
 80008a8:	bf00      	nop
	}

	if(isButtonPressed(0) == 1 && (status == RED_GREEN || status == RED_YELLOW || status == GREEN_RED || status == YELLOW_RED)){
 80008aa:	2000      	movs	r0, #0
 80008ac:	f7ff fc4e 	bl	800014c <isButtonPressed>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	d12a      	bne.n	800090c <fsm_automatic_run+0x258>
 80008b6:	4b16      	ldr	r3, [pc, #88]	; (8000910 <fsm_automatic_run+0x25c>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	2b01      	cmp	r3, #1
 80008bc:	d00b      	beq.n	80008d6 <fsm_automatic_run+0x222>
 80008be:	4b14      	ldr	r3, [pc, #80]	; (8000910 <fsm_automatic_run+0x25c>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	2b02      	cmp	r3, #2
 80008c4:	d007      	beq.n	80008d6 <fsm_automatic_run+0x222>
 80008c6:	4b12      	ldr	r3, [pc, #72]	; (8000910 <fsm_automatic_run+0x25c>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	2b03      	cmp	r3, #3
 80008cc:	d003      	beq.n	80008d6 <fsm_automatic_run+0x222>
 80008ce:	4b10      	ldr	r3, [pc, #64]	; (8000910 <fsm_automatic_run+0x25c>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	2b04      	cmp	r3, #4
 80008d4:	d11a      	bne.n	800090c <fsm_automatic_run+0x258>
		TurnOffAll();
 80008d6:	f000 fe25 	bl	8001524 <TurnOffAll>
		status = MAN_RED;
 80008da:	4b0d      	ldr	r3, [pc, #52]	; (8000910 <fsm_automatic_run+0x25c>)
 80008dc:	220c      	movs	r2, #12
 80008de:	601a      	str	r2, [r3, #0]
		RedCurr = RedVal;
 80008e0:	4b0c      	ldr	r3, [pc, #48]	; (8000914 <fsm_automatic_run+0x260>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4a12      	ldr	r2, [pc, #72]	; (8000930 <fsm_automatic_run+0x27c>)
 80008e6:	6013      	str	r3, [r2, #0]
		GreenCurr = GreenVal;
 80008e8:	4b0c      	ldr	r3, [pc, #48]	; (800091c <fsm_automatic_run+0x268>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a11      	ldr	r2, [pc, #68]	; (8000934 <fsm_automatic_run+0x280>)
 80008ee:	6013      	str	r3, [r2, #0]
		YellowCurr = YellowVal;
 80008f0:	4b0d      	ldr	r3, [pc, #52]	; (8000928 <fsm_automatic_run+0x274>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a10      	ldr	r2, [pc, #64]	; (8000938 <fsm_automatic_run+0x284>)
 80008f6:	6013      	str	r3, [r2, #0]
		setTimer5(1);
 80008f8:	2001      	movs	r0, #1
 80008fa:	f000 fc37 	bl	800116c <setTimer5>

		timerLed7Seg1 = RedVal;
 80008fe:	4b05      	ldr	r3, [pc, #20]	; (8000914 <fsm_automatic_run+0x260>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4a05      	ldr	r2, [pc, #20]	; (8000918 <fsm_automatic_run+0x264>)
 8000904:	6013      	str	r3, [r2, #0]
		timerLed7Seg2 = 2;
 8000906:	4b06      	ldr	r3, [pc, #24]	; (8000920 <fsm_automatic_run+0x26c>)
 8000908:	2202      	movs	r2, #2
 800090a:	601a      	str	r2, [r3, #0]
	}
}
 800090c:	bf00      	nop
 800090e:	bd80      	pop	{r7, pc}
 8000910:	20000084 	.word	0x20000084
 8000914:	20000044 	.word	0x20000044
 8000918:	200000a8 	.word	0x200000a8
 800091c:	20000048 	.word	0x20000048
 8000920:	200000ac 	.word	0x200000ac
 8000924:	200000c4 	.word	0x200000c4
 8000928:	2000004c 	.word	0x2000004c
 800092c:	200000bc 	.word	0x200000bc
 8000930:	2000009c 	.word	0x2000009c
 8000934:	200000a0 	.word	0x200000a0
 8000938:	200000a4 	.word	0x200000a4

0800093c <fsm_manual_run>:
 *      Author: vanbi
 */

#include "fsm_manual.h"

void fsm_manual_run(){
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
	switch (status){
 8000940:	4b90      	ldr	r3, [pc, #576]	; (8000b84 <fsm_manual_run+0x248>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2b0e      	cmp	r3, #14
 8000946:	d053      	beq.n	80009f0 <fsm_manual_run+0xb4>
 8000948:	2b0e      	cmp	r3, #14
 800094a:	f300 810f 	bgt.w	8000b6c <fsm_manual_run+0x230>
 800094e:	2b0c      	cmp	r3, #12
 8000950:	d003      	beq.n	800095a <fsm_manual_run+0x1e>
 8000952:	2b0d      	cmp	r3, #13
 8000954:	f000 8098 	beq.w	8000a88 <fsm_manual_run+0x14c>
 8000958:	e108      	b.n	8000b6c <fsm_manual_run+0x230>
		case MAN_RED:
			if(timer5_flag == 1){
 800095a:	4b8b      	ldr	r3, [pc, #556]	; (8000b88 <fsm_manual_run+0x24c>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	2b01      	cmp	r3, #1
 8000960:	d110      	bne.n	8000984 <fsm_manual_run+0x48>
				setTimer5(25);
 8000962:	2019      	movs	r0, #25
 8000964:	f000 fc02 	bl	800116c <setTimer5>
				if(ToggleFlag == 0){
 8000968:	4b88      	ldr	r3, [pc, #544]	; (8000b8c <fsm_manual_run+0x250>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d107      	bne.n	8000980 <fsm_manual_run+0x44>
					ToggleFlag = 1;
 8000970:	4b86      	ldr	r3, [pc, #536]	; (8000b8c <fsm_manual_run+0x250>)
 8000972:	2201      	movs	r2, #1
 8000974:	601a      	str	r2, [r3, #0]
					onRed1();
 8000976:	f000 fd51 	bl	800141c <onRed1>
					onRed2();
 800097a:	f000 fd91 	bl	80014a0 <onRed2>
 800097e:	e001      	b.n	8000984 <fsm_manual_run+0x48>
				} else {
					TurnOffAll();
 8000980:	f000 fdd0 	bl	8001524 <TurnOffAll>
				}
			}
			if(isButtonPressed(0) == 1){
 8000984:	2000      	movs	r0, #0
 8000986:	f7ff fbe1 	bl	800014c <isButtonPressed>
 800098a:	4603      	mov	r3, r0
 800098c:	2b01      	cmp	r3, #1
 800098e:	d10c      	bne.n	80009aa <fsm_manual_run+0x6e>
				status = MAN_YELLOW;
 8000990:	4b7c      	ldr	r3, [pc, #496]	; (8000b84 <fsm_manual_run+0x248>)
 8000992:	220e      	movs	r2, #14
 8000994:	601a      	str	r2, [r3, #0]
				timerLed7Seg1 = YellowVal;
 8000996:	4b7e      	ldr	r3, [pc, #504]	; (8000b90 <fsm_manual_run+0x254>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	4a7e      	ldr	r2, [pc, #504]	; (8000b94 <fsm_manual_run+0x258>)
 800099c:	6013      	str	r3, [r2, #0]
				timerLed7Seg2 = 3;
 800099e:	4b7e      	ldr	r3, [pc, #504]	; (8000b98 <fsm_manual_run+0x25c>)
 80009a0:	2203      	movs	r2, #3
 80009a2:	601a      	str	r2, [r3, #0]
				setTimer5(1);
 80009a4:	2001      	movs	r0, #1
 80009a6:	f000 fbe1 	bl	800116c <setTimer5>
			}
			if(isButtonPressed(1) == 1){
 80009aa:	2001      	movs	r0, #1
 80009ac:	f7ff fbce 	bl	800014c <isButtonPressed>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b01      	cmp	r3, #1
 80009b4:	d110      	bne.n	80009d8 <fsm_manual_run+0x9c>
				RedCurr++;
 80009b6:	4b79      	ldr	r3, [pc, #484]	; (8000b9c <fsm_manual_run+0x260>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	3301      	adds	r3, #1
 80009bc:	4a77      	ldr	r2, [pc, #476]	; (8000b9c <fsm_manual_run+0x260>)
 80009be:	6013      	str	r3, [r2, #0]
				timerLed7Seg1++;
 80009c0:	4b74      	ldr	r3, [pc, #464]	; (8000b94 <fsm_manual_run+0x258>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	3301      	adds	r3, #1
 80009c6:	4a73      	ldr	r2, [pc, #460]	; (8000b94 <fsm_manual_run+0x258>)
 80009c8:	6013      	str	r3, [r2, #0]
				if(RedCurr >= 100){
 80009ca:	4b74      	ldr	r3, [pc, #464]	; (8000b9c <fsm_manual_run+0x260>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	2b63      	cmp	r3, #99	; 0x63
 80009d0:	dd02      	ble.n	80009d8 <fsm_manual_run+0x9c>
					RedCurr = 2;
 80009d2:	4b72      	ldr	r3, [pc, #456]	; (8000b9c <fsm_manual_run+0x260>)
 80009d4:	2202      	movs	r2, #2
 80009d6:	601a      	str	r2, [r3, #0]
				}
			}
			if(isButtonPressed(2) == 2){
 80009d8:	2002      	movs	r0, #2
 80009da:	f7ff fbb7 	bl	800014c <isButtonPressed>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b02      	cmp	r3, #2
 80009e2:	f040 80be 	bne.w	8000b62 <fsm_manual_run+0x226>
				RedVal = RedCurr;
 80009e6:	4b6d      	ldr	r3, [pc, #436]	; (8000b9c <fsm_manual_run+0x260>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	4a6d      	ldr	r2, [pc, #436]	; (8000ba0 <fsm_manual_run+0x264>)
 80009ec:	6013      	str	r3, [r2, #0]
			}
			break;
 80009ee:	e0b8      	b.n	8000b62 <fsm_manual_run+0x226>
		case MAN_YELLOW:
			if(timer5_flag == 1){
 80009f0:	4b65      	ldr	r3, [pc, #404]	; (8000b88 <fsm_manual_run+0x24c>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d110      	bne.n	8000a1a <fsm_manual_run+0xde>
				setTimer5(25);
 80009f8:	2019      	movs	r0, #25
 80009fa:	f000 fbb7 	bl	800116c <setTimer5>
				if(ToggleFlag == 0){
 80009fe:	4b63      	ldr	r3, [pc, #396]	; (8000b8c <fsm_manual_run+0x250>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d107      	bne.n	8000a16 <fsm_manual_run+0xda>
					ToggleFlag = 1;
 8000a06:	4b61      	ldr	r3, [pc, #388]	; (8000b8c <fsm_manual_run+0x250>)
 8000a08:	2201      	movs	r2, #1
 8000a0a:	601a      	str	r2, [r3, #0]
					onYellow1();
 8000a0c:	f000 fd32 	bl	8001474 <onYellow1>
					onYellow2();
 8000a10:	f000 fd72 	bl	80014f8 <onYellow2>
 8000a14:	e001      	b.n	8000a1a <fsm_manual_run+0xde>
				} else {
					TurnOffAll();
 8000a16:	f000 fd85 	bl	8001524 <TurnOffAll>
				}
			}
			if(isButtonPressed(0) == 1){
 8000a1a:	2000      	movs	r0, #0
 8000a1c:	f7ff fb96 	bl	800014c <isButtonPressed>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b01      	cmp	r3, #1
 8000a24:	d10c      	bne.n	8000a40 <fsm_manual_run+0x104>
				status = MAN_GREEN;
 8000a26:	4b57      	ldr	r3, [pc, #348]	; (8000b84 <fsm_manual_run+0x248>)
 8000a28:	220d      	movs	r2, #13
 8000a2a:	601a      	str	r2, [r3, #0]
				timerLed7Seg1 = GreenVal;
 8000a2c:	4b5d      	ldr	r3, [pc, #372]	; (8000ba4 <fsm_manual_run+0x268>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a58      	ldr	r2, [pc, #352]	; (8000b94 <fsm_manual_run+0x258>)
 8000a32:	6013      	str	r3, [r2, #0]
				timerLed7Seg2 = 4;
 8000a34:	4b58      	ldr	r3, [pc, #352]	; (8000b98 <fsm_manual_run+0x25c>)
 8000a36:	2204      	movs	r2, #4
 8000a38:	601a      	str	r2, [r3, #0]
				setTimer5(1);
 8000a3a:	2001      	movs	r0, #1
 8000a3c:	f000 fb96 	bl	800116c <setTimer5>
			}
			if(isButtonPressed(1) == 1){
 8000a40:	2001      	movs	r0, #1
 8000a42:	f7ff fb83 	bl	800014c <isButtonPressed>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b01      	cmp	r3, #1
 8000a4a:	d112      	bne.n	8000a72 <fsm_manual_run+0x136>
				YellowCurr++;
 8000a4c:	4b56      	ldr	r3, [pc, #344]	; (8000ba8 <fsm_manual_run+0x26c>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	3301      	adds	r3, #1
 8000a52:	4a55      	ldr	r2, [pc, #340]	; (8000ba8 <fsm_manual_run+0x26c>)
 8000a54:	6013      	str	r3, [r2, #0]
				timerLed7Seg1++;
 8000a56:	4b4f      	ldr	r3, [pc, #316]	; (8000b94 <fsm_manual_run+0x258>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	3301      	adds	r3, #1
 8000a5c:	4a4d      	ldr	r2, [pc, #308]	; (8000b94 <fsm_manual_run+0x258>)
 8000a5e:	6013      	str	r3, [r2, #0]
				if(YellowCurr >= RedVal){
 8000a60:	4b51      	ldr	r3, [pc, #324]	; (8000ba8 <fsm_manual_run+0x26c>)
 8000a62:	681a      	ldr	r2, [r3, #0]
 8000a64:	4b4e      	ldr	r3, [pc, #312]	; (8000ba0 <fsm_manual_run+0x264>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	429a      	cmp	r2, r3
 8000a6a:	db02      	blt.n	8000a72 <fsm_manual_run+0x136>
					YellowCurr = 1;
 8000a6c:	4b4e      	ldr	r3, [pc, #312]	; (8000ba8 <fsm_manual_run+0x26c>)
 8000a6e:	2201      	movs	r2, #1
 8000a70:	601a      	str	r2, [r3, #0]
				}
			}
			if(isButtonPressed(2) == 2){
 8000a72:	2002      	movs	r0, #2
 8000a74:	f7ff fb6a 	bl	800014c <isButtonPressed>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b02      	cmp	r3, #2
 8000a7c:	d173      	bne.n	8000b66 <fsm_manual_run+0x22a>
				YellowVal = YellowCurr;
 8000a7e:	4b4a      	ldr	r3, [pc, #296]	; (8000ba8 <fsm_manual_run+0x26c>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	4a43      	ldr	r2, [pc, #268]	; (8000b90 <fsm_manual_run+0x254>)
 8000a84:	6013      	str	r3, [r2, #0]
			}
			break;
 8000a86:	e06e      	b.n	8000b66 <fsm_manual_run+0x22a>
		case MAN_GREEN:
			if(timer5_flag == 1){
 8000a88:	4b3f      	ldr	r3, [pc, #252]	; (8000b88 <fsm_manual_run+0x24c>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	2b01      	cmp	r3, #1
 8000a8e:	d110      	bne.n	8000ab2 <fsm_manual_run+0x176>
				setTimer5(10);
 8000a90:	200a      	movs	r0, #10
 8000a92:	f000 fb6b 	bl	800116c <setTimer5>
				if(ToggleFlag == 0){
 8000a96:	4b3d      	ldr	r3, [pc, #244]	; (8000b8c <fsm_manual_run+0x250>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d107      	bne.n	8000aae <fsm_manual_run+0x172>
					ToggleFlag = 1;
 8000a9e:	4b3b      	ldr	r3, [pc, #236]	; (8000b8c <fsm_manual_run+0x250>)
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	601a      	str	r2, [r3, #0]
					onGreen1();
 8000aa4:	f000 fcd0 	bl	8001448 <onGreen1>
					onGreen2();
 8000aa8:	f000 fd10 	bl	80014cc <onGreen2>
 8000aac:	e001      	b.n	8000ab2 <fsm_manual_run+0x176>
				} else {
					TurnOffAll();
 8000aae:	f000 fd39 	bl	8001524 <TurnOffAll>
				}
			}
			if(isButtonPressed(0) == 1){
 8000ab2:	2000      	movs	r0, #0
 8000ab4:	f7ff fb4a 	bl	800014c <isButtonPressed>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b01      	cmp	r3, #1
 8000abc:	d126      	bne.n	8000b0c <fsm_manual_run+0x1d0>
				status = RED_GREEN;
 8000abe:	4b31      	ldr	r3, [pc, #196]	; (8000b84 <fsm_manual_run+0x248>)
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	601a      	str	r2, [r3, #0]
				GreenVal = RedVal - YellowVal;
 8000ac4:	4b36      	ldr	r3, [pc, #216]	; (8000ba0 <fsm_manual_run+0x264>)
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	4b31      	ldr	r3, [pc, #196]	; (8000b90 <fsm_manual_run+0x254>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	1ad3      	subs	r3, r2, r3
 8000ace:	4a35      	ldr	r2, [pc, #212]	; (8000ba4 <fsm_manual_run+0x268>)
 8000ad0:	6013      	str	r3, [r2, #0]
				timerLed7Seg1 = RedVal;
 8000ad2:	4b33      	ldr	r3, [pc, #204]	; (8000ba0 <fsm_manual_run+0x264>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4a2f      	ldr	r2, [pc, #188]	; (8000b94 <fsm_manual_run+0x258>)
 8000ad8:	6013      	str	r3, [r2, #0]
				timerLed7Seg2 = GreenVal;
 8000ada:	4b32      	ldr	r3, [pc, #200]	; (8000ba4 <fsm_manual_run+0x268>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4a2e      	ldr	r2, [pc, #184]	; (8000b98 <fsm_manual_run+0x25c>)
 8000ae0:	6013      	str	r3, [r2, #0]
				UpdateLeg7Seg();
 8000ae2:	f000 f867 	bl	8000bb4 <UpdateLeg7Seg>
				setTimer1(GreenVal*100);
 8000ae6:	4b2f      	ldr	r3, [pc, #188]	; (8000ba4 <fsm_manual_run+0x268>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	2264      	movs	r2, #100	; 0x64
 8000aec:	fb02 f303 	mul.w	r3, r2, r3
 8000af0:	4618      	mov	r0, r3
 8000af2:	f000 faeb 	bl	80010cc <setTimer1>
				setTimer2(100);
 8000af6:	2064      	movs	r0, #100	; 0x64
 8000af8:	f000 fafc 	bl	80010f4 <setTimer2>

				setTimer4(1);
 8000afc:	2001      	movs	r0, #1
 8000afe:	f000 fb21 	bl	8001144 <setTimer4>
				led7Seg_index = 0;
 8000b02:	4b2a      	ldr	r3, [pc, #168]	; (8000bac <fsm_manual_run+0x270>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]
				clearSeg();
 8000b08:	f7ff fbd0 	bl	80002ac <clearSeg>
			}
			if(isButtonPressed(1) == 1){
 8000b0c:	2001      	movs	r0, #1
 8000b0e:	f7ff fb1d 	bl	800014c <isButtonPressed>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d112      	bne.n	8000b3e <fsm_manual_run+0x202>
				GreenCurr++;
 8000b18:	4b25      	ldr	r3, [pc, #148]	; (8000bb0 <fsm_manual_run+0x274>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	4a24      	ldr	r2, [pc, #144]	; (8000bb0 <fsm_manual_run+0x274>)
 8000b20:	6013      	str	r3, [r2, #0]
				timerLed7Seg1++;
 8000b22:	4b1c      	ldr	r3, [pc, #112]	; (8000b94 <fsm_manual_run+0x258>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	3301      	adds	r3, #1
 8000b28:	4a1a      	ldr	r2, [pc, #104]	; (8000b94 <fsm_manual_run+0x258>)
 8000b2a:	6013      	str	r3, [r2, #0]
				if(YellowCurr >= RedVal){
 8000b2c:	4b1e      	ldr	r3, [pc, #120]	; (8000ba8 <fsm_manual_run+0x26c>)
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	4b1b      	ldr	r3, [pc, #108]	; (8000ba0 <fsm_manual_run+0x264>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	429a      	cmp	r2, r3
 8000b36:	db02      	blt.n	8000b3e <fsm_manual_run+0x202>
					YellowCurr = 1;
 8000b38:	4b1b      	ldr	r3, [pc, #108]	; (8000ba8 <fsm_manual_run+0x26c>)
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	601a      	str	r2, [r3, #0]
				}
			}
			if(isButtonPressed(2) == 2){
 8000b3e:	2002      	movs	r0, #2
 8000b40:	f7ff fb04 	bl	800014c <isButtonPressed>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b02      	cmp	r3, #2
 8000b48:	d10f      	bne.n	8000b6a <fsm_manual_run+0x22e>
				GreenVal = GreenCurr;
 8000b4a:	4b19      	ldr	r3, [pc, #100]	; (8000bb0 <fsm_manual_run+0x274>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4a15      	ldr	r2, [pc, #84]	; (8000ba4 <fsm_manual_run+0x268>)
 8000b50:	6013      	str	r3, [r2, #0]
				YellowVal = RedVal - GreenVal;
 8000b52:	4b13      	ldr	r3, [pc, #76]	; (8000ba0 <fsm_manual_run+0x264>)
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	4b13      	ldr	r3, [pc, #76]	; (8000ba4 <fsm_manual_run+0x268>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	1ad3      	subs	r3, r2, r3
 8000b5c:	4a0c      	ldr	r2, [pc, #48]	; (8000b90 <fsm_manual_run+0x254>)
 8000b5e:	6013      	str	r3, [r2, #0]
			}
			break;
 8000b60:	e003      	b.n	8000b6a <fsm_manual_run+0x22e>
			break;
 8000b62:	bf00      	nop
 8000b64:	e002      	b.n	8000b6c <fsm_manual_run+0x230>
			break;
 8000b66:	bf00      	nop
 8000b68:	e000      	b.n	8000b6c <fsm_manual_run+0x230>
			break;
 8000b6a:	bf00      	nop
	}
	if(isButtonPressed(2) == 1){
 8000b6c:	2002      	movs	r0, #2
 8000b6e:	f7ff faed 	bl	800014c <isButtonPressed>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b01      	cmp	r3, #1
 8000b76:	d103      	bne.n	8000b80 <fsm_manual_run+0x244>
		timerLed7Seg1 = RedVal;
 8000b78:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <fsm_manual_run+0x264>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a05      	ldr	r2, [pc, #20]	; (8000b94 <fsm_manual_run+0x258>)
 8000b7e:	6013      	str	r3, [r2, #0]
	}
}
 8000b80:	bf00      	nop
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	20000084 	.word	0x20000084
 8000b88:	200000dc 	.word	0x200000dc
 8000b8c:	200000b0 	.word	0x200000b0
 8000b90:	2000004c 	.word	0x2000004c
 8000b94:	200000a8 	.word	0x200000a8
 8000b98:	200000ac 	.word	0x200000ac
 8000b9c:	2000009c 	.word	0x2000009c
 8000ba0:	20000044 	.word	0x20000044
 8000ba4:	20000048 	.word	0x20000048
 8000ba8:	200000a4 	.word	0x200000a4
 8000bac:	20000098 	.word	0x20000098
 8000bb0:	200000a0 	.word	0x200000a0

08000bb4 <UpdateLeg7Seg>:
int timerLed7Seg1 = 0;
int timerLed7Seg2 = 0;

int ToggleFlag = 0;

void UpdateLeg7Seg(){
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
	led_7Seg[0] = timerLed7Seg1 / 10;
 8000bb8:	4b1a      	ldr	r3, [pc, #104]	; (8000c24 <UpdateLeg7Seg+0x70>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a1a      	ldr	r2, [pc, #104]	; (8000c28 <UpdateLeg7Seg+0x74>)
 8000bbe:	fb82 1203 	smull	r1, r2, r2, r3
 8000bc2:	1092      	asrs	r2, r2, #2
 8000bc4:	17db      	asrs	r3, r3, #31
 8000bc6:	1ad3      	subs	r3, r2, r3
 8000bc8:	4a18      	ldr	r2, [pc, #96]	; (8000c2c <UpdateLeg7Seg+0x78>)
 8000bca:	6013      	str	r3, [r2, #0]
	led_7Seg[1] = timerLed7Seg1 % 10;
 8000bcc:	4b15      	ldr	r3, [pc, #84]	; (8000c24 <UpdateLeg7Seg+0x70>)
 8000bce:	6819      	ldr	r1, [r3, #0]
 8000bd0:	4b15      	ldr	r3, [pc, #84]	; (8000c28 <UpdateLeg7Seg+0x74>)
 8000bd2:	fb83 2301 	smull	r2, r3, r3, r1
 8000bd6:	109a      	asrs	r2, r3, #2
 8000bd8:	17cb      	asrs	r3, r1, #31
 8000bda:	1ad2      	subs	r2, r2, r3
 8000bdc:	4613      	mov	r3, r2
 8000bde:	009b      	lsls	r3, r3, #2
 8000be0:	4413      	add	r3, r2
 8000be2:	005b      	lsls	r3, r3, #1
 8000be4:	1aca      	subs	r2, r1, r3
 8000be6:	4b11      	ldr	r3, [pc, #68]	; (8000c2c <UpdateLeg7Seg+0x78>)
 8000be8:	605a      	str	r2, [r3, #4]
	led_7Seg[2]= timerLed7Seg2 / 10;
 8000bea:	4b11      	ldr	r3, [pc, #68]	; (8000c30 <UpdateLeg7Seg+0x7c>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4a0e      	ldr	r2, [pc, #56]	; (8000c28 <UpdateLeg7Seg+0x74>)
 8000bf0:	fb82 1203 	smull	r1, r2, r2, r3
 8000bf4:	1092      	asrs	r2, r2, #2
 8000bf6:	17db      	asrs	r3, r3, #31
 8000bf8:	1ad3      	subs	r3, r2, r3
 8000bfa:	4a0c      	ldr	r2, [pc, #48]	; (8000c2c <UpdateLeg7Seg+0x78>)
 8000bfc:	6093      	str	r3, [r2, #8]
	led_7Seg[3] = timerLed7Seg2 % 10;
 8000bfe:	4b0c      	ldr	r3, [pc, #48]	; (8000c30 <UpdateLeg7Seg+0x7c>)
 8000c00:	6819      	ldr	r1, [r3, #0]
 8000c02:	4b09      	ldr	r3, [pc, #36]	; (8000c28 <UpdateLeg7Seg+0x74>)
 8000c04:	fb83 2301 	smull	r2, r3, r3, r1
 8000c08:	109a      	asrs	r2, r3, #2
 8000c0a:	17cb      	asrs	r3, r1, #31
 8000c0c:	1ad2      	subs	r2, r2, r3
 8000c0e:	4613      	mov	r3, r2
 8000c10:	009b      	lsls	r3, r3, #2
 8000c12:	4413      	add	r3, r2
 8000c14:	005b      	lsls	r3, r3, #1
 8000c16:	1aca      	subs	r2, r1, r3
 8000c18:	4b04      	ldr	r3, [pc, #16]	; (8000c2c <UpdateLeg7Seg+0x78>)
 8000c1a:	60da      	str	r2, [r3, #12]
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bc80      	pop	{r7}
 8000c22:	4770      	bx	lr
 8000c24:	200000a8 	.word	0x200000a8
 8000c28:	66666667 	.word	0x66666667
 8000c2c:	20000088 	.word	0x20000088
 8000c30:	200000ac 	.word	0x200000ac

08000c34 <main>:
void led1test() {
	HAL_GPIO_TogglePin(Green1_GPIO_Port, Green1_Pin);
}

int main(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c38:	f000 fcbe 	bl	80015b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c3c:	f000 f83a 	bl	8000cb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c40:	f000 f8c0 	bl	8000dc4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000c44:	f000 f872 	bl	8000d2c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000c48:	4813      	ldr	r0, [pc, #76]	; (8000c98 <main+0x64>)
 8000c4a:	f001 fbfb 	bl	8002444 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  setTimer3(1);
 8000c4e:	2001      	movs	r0, #1
 8000c50:	f000 fa64 	bl	800111c <setTimer3>
  setTimer4(1);
 8000c54:	2001      	movs	r0, #1
 8000c56:	f000 fa75 	bl	8001144 <setTimer4>

  status = INIT;
 8000c5a:	4b10      	ldr	r3, [pc, #64]	; (8000c9c <main+0x68>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]

//  SCH_Add_Task(led1test, 100, 100);

  SCH_Add_Task(fsm_automatic_run, 0, 1);
 8000c60:	2201      	movs	r2, #1
 8000c62:	2100      	movs	r1, #0
 8000c64:	480e      	ldr	r0, [pc, #56]	; (8000ca0 <main+0x6c>)
 8000c66:	f000 f939 	bl	8000edc <SCH_Add_Task>
  SCH_Add_Task(fsm_manual_run, 0, 1);
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	480d      	ldr	r0, [pc, #52]	; (8000ca4 <main+0x70>)
 8000c70:	f000 f934 	bl	8000edc <SCH_Add_Task>
  SCH_Add_Task(timerProcess, 0, 1);
 8000c74:	2201      	movs	r2, #1
 8000c76:	2100      	movs	r1, #0
 8000c78:	480b      	ldr	r0, [pc, #44]	; (8000ca8 <main+0x74>)
 8000c7a:	f000 f92f 	bl	8000edc <SCH_Add_Task>
  SCH_Add_Task(timerRun, 0, 1);
 8000c7e:	2201      	movs	r2, #1
 8000c80:	2100      	movs	r1, #0
 8000c82:	480a      	ldr	r0, [pc, #40]	; (8000cac <main+0x78>)
 8000c84:	f000 f92a 	bl	8000edc <SCH_Add_Task>
  SCH_Add_Task(getKeyInput, 0, 1);
 8000c88:	2201      	movs	r2, #1
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	4808      	ldr	r0, [pc, #32]	; (8000cb0 <main+0x7c>)
 8000c8e:	f000 f925 	bl	8000edc <SCH_Add_Task>

  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000c92:	f000 f9d9 	bl	8001048 <SCH_Dispatch_Tasks>
 8000c96:	e7fc      	b.n	8000c92 <main+0x5e>
 8000c98:	20000408 	.word	0x20000408
 8000c9c:	20000084 	.word	0x20000084
 8000ca0:	080006b5 	.word	0x080006b5
 8000ca4:	0800093d 	.word	0x0800093d
 8000ca8:	080013ad 	.word	0x080013ad
 8000cac:	08001195 	.word	0x08001195
 8000cb0:	080001a1 	.word	0x080001a1

08000cb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b090      	sub	sp, #64	; 0x40
 8000cb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cba:	f107 0318 	add.w	r3, r7, #24
 8000cbe:	2228      	movs	r2, #40	; 0x28
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f001 ff7a 	bl	8002bbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cc8:	1d3b      	adds	r3, r7, #4
 8000cca:	2200      	movs	r2, #0
 8000ccc:	601a      	str	r2, [r3, #0]
 8000cce:	605a      	str	r2, [r3, #4]
 8000cd0:	609a      	str	r2, [r3, #8]
 8000cd2:	60da      	str	r2, [r3, #12]
 8000cd4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cde:	2310      	movs	r3, #16
 8000ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ce6:	f107 0318 	add.w	r3, r7, #24
 8000cea:	4618      	mov	r0, r3
 8000cec:	f000 ff7e 	bl	8001bec <HAL_RCC_OscConfig>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000cf6:	f000 f8eb 	bl	8000ed0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cfa:	230f      	movs	r3, #15
 8000cfc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d02:	2300      	movs	r3, #0
 8000d04:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d06:	2300      	movs	r3, #0
 8000d08:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d0e:	1d3b      	adds	r3, r7, #4
 8000d10:	2100      	movs	r1, #0
 8000d12:	4618      	mov	r0, r3
 8000d14:	f001 f9ea 	bl	80020ec <HAL_RCC_ClockConfig>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d1e:	f000 f8d7 	bl	8000ed0 <Error_Handler>
  }
}
 8000d22:	bf00      	nop
 8000d24:	3740      	adds	r7, #64	; 0x40
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
	...

08000d2c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b086      	sub	sp, #24
 8000d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d32:	f107 0308 	add.w	r3, r7, #8
 8000d36:	2200      	movs	r2, #0
 8000d38:	601a      	str	r2, [r3, #0]
 8000d3a:	605a      	str	r2, [r3, #4]
 8000d3c:	609a      	str	r2, [r3, #8]
 8000d3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d40:	463b      	mov	r3, r7
 8000d42:	2200      	movs	r2, #0
 8000d44:	601a      	str	r2, [r3, #0]
 8000d46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d48:	4b1d      	ldr	r3, [pc, #116]	; (8000dc0 <MX_TIM2_Init+0x94>)
 8000d4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000d50:	4b1b      	ldr	r3, [pc, #108]	; (8000dc0 <MX_TIM2_Init+0x94>)
 8000d52:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000d56:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d58:	4b19      	ldr	r3, [pc, #100]	; (8000dc0 <MX_TIM2_Init+0x94>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000d5e:	4b18      	ldr	r3, [pc, #96]	; (8000dc0 <MX_TIM2_Init+0x94>)
 8000d60:	2209      	movs	r2, #9
 8000d62:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d64:	4b16      	ldr	r3, [pc, #88]	; (8000dc0 <MX_TIM2_Init+0x94>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d6a:	4b15      	ldr	r3, [pc, #84]	; (8000dc0 <MX_TIM2_Init+0x94>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d70:	4813      	ldr	r0, [pc, #76]	; (8000dc0 <MX_TIM2_Init+0x94>)
 8000d72:	f001 fb17 	bl	80023a4 <HAL_TIM_Base_Init>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d7c:	f000 f8a8 	bl	8000ed0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d84:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d86:	f107 0308 	add.w	r3, r7, #8
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	480c      	ldr	r0, [pc, #48]	; (8000dc0 <MX_TIM2_Init+0x94>)
 8000d8e:	f001 fcad 	bl	80026ec <HAL_TIM_ConfigClockSource>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d98:	f000 f89a 	bl	8000ed0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000da0:	2300      	movs	r3, #0
 8000da2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000da4:	463b      	mov	r3, r7
 8000da6:	4619      	mov	r1, r3
 8000da8:	4805      	ldr	r0, [pc, #20]	; (8000dc0 <MX_TIM2_Init+0x94>)
 8000daa:	f001 fe79 	bl	8002aa0 <HAL_TIMEx_MasterConfigSynchronization>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000db4:	f000 f88c 	bl	8000ed0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000db8:	bf00      	nop
 8000dba:	3718      	adds	r7, #24
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	20000408 	.word	0x20000408

08000dc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b088      	sub	sp, #32
 8000dc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dca:	f107 0310 	add.w	r3, r7, #16
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	605a      	str	r2, [r3, #4]
 8000dd4:	609a      	str	r2, [r3, #8]
 8000dd6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dd8:	4b34      	ldr	r3, [pc, #208]	; (8000eac <MX_GPIO_Init+0xe8>)
 8000dda:	699b      	ldr	r3, [r3, #24]
 8000ddc:	4a33      	ldr	r2, [pc, #204]	; (8000eac <MX_GPIO_Init+0xe8>)
 8000dde:	f043 0310 	orr.w	r3, r3, #16
 8000de2:	6193      	str	r3, [r2, #24]
 8000de4:	4b31      	ldr	r3, [pc, #196]	; (8000eac <MX_GPIO_Init+0xe8>)
 8000de6:	699b      	ldr	r3, [r3, #24]
 8000de8:	f003 0310 	and.w	r3, r3, #16
 8000dec:	60fb      	str	r3, [r7, #12]
 8000dee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df0:	4b2e      	ldr	r3, [pc, #184]	; (8000eac <MX_GPIO_Init+0xe8>)
 8000df2:	699b      	ldr	r3, [r3, #24]
 8000df4:	4a2d      	ldr	r2, [pc, #180]	; (8000eac <MX_GPIO_Init+0xe8>)
 8000df6:	f043 0304 	orr.w	r3, r3, #4
 8000dfa:	6193      	str	r3, [r2, #24]
 8000dfc:	4b2b      	ldr	r3, [pc, #172]	; (8000eac <MX_GPIO_Init+0xe8>)
 8000dfe:	699b      	ldr	r3, [r3, #24]
 8000e00:	f003 0304 	and.w	r3, r3, #4
 8000e04:	60bb      	str	r3, [r7, #8]
 8000e06:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e08:	4b28      	ldr	r3, [pc, #160]	; (8000eac <MX_GPIO_Init+0xe8>)
 8000e0a:	699b      	ldr	r3, [r3, #24]
 8000e0c:	4a27      	ldr	r2, [pc, #156]	; (8000eac <MX_GPIO_Init+0xe8>)
 8000e0e:	f043 0308 	orr.w	r3, r3, #8
 8000e12:	6193      	str	r3, [r2, #24]
 8000e14:	4b25      	ldr	r3, [pc, #148]	; (8000eac <MX_GPIO_Init+0xe8>)
 8000e16:	699b      	ldr	r3, [r3, #24]
 8000e18:	f003 0308 	and.w	r3, r3, #8
 8000e1c:	607b      	str	r3, [r7, #4]
 8000e1e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Red1_Pin|Green1_Pin|Yellow1_Pin|Red2_Pin
 8000e20:	2200      	movs	r2, #0
 8000e22:	f24f 017e 	movw	r1, #61566	; 0xf07e
 8000e26:	4822      	ldr	r0, [pc, #136]	; (8000eb0 <MX_GPIO_Init+0xec>)
 8000e28:	f000 fec7 	bl	8001bba <HAL_GPIO_WritePin>
                          |Green2_Pin|Yellow2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|c_Pin|d_Pin
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	217f      	movs	r1, #127	; 0x7f
 8000e30:	4820      	ldr	r0, [pc, #128]	; (8000eb4 <MX_GPIO_Init+0xf0>)
 8000e32:	f000 fec2 	bl	8001bba <HAL_GPIO_WritePin>
                          |e_Pin|f_Pin|g_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : Button1_Pin */
  GPIO_InitStruct.Pin = Button1_Pin;
 8000e36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e40:	2301      	movs	r3, #1
 8000e42:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Button1_GPIO_Port, &GPIO_InitStruct);
 8000e44:	f107 0310 	add.w	r3, r7, #16
 8000e48:	4619      	mov	r1, r3
 8000e4a:	481b      	ldr	r0, [pc, #108]	; (8000eb8 <MX_GPIO_Init+0xf4>)
 8000e4c:	f000 fd24 	bl	8001898 <HAL_GPIO_Init>

  /*Configure GPIO pins : Red1_Pin Green1_Pin Yellow1_Pin Red2_Pin
                           Green2_Pin Yellow2_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = Red1_Pin|Green1_Pin|Yellow1_Pin|Red2_Pin
 8000e50:	f24f 037e 	movw	r3, #61566	; 0xf07e
 8000e54:	613b      	str	r3, [r7, #16]
                          |Green2_Pin|Yellow2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e56:	2301      	movs	r3, #1
 8000e58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5e:	2302      	movs	r3, #2
 8000e60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e62:	f107 0310 	add.w	r3, r7, #16
 8000e66:	4619      	mov	r1, r3
 8000e68:	4811      	ldr	r0, [pc, #68]	; (8000eb0 <MX_GPIO_Init+0xec>)
 8000e6a:	f000 fd15 	bl	8001898 <HAL_GPIO_Init>

  /*Configure GPIO pins : a_Pin b_Pin c_Pin d_Pin
                           e_Pin f_Pin g_Pin */
  GPIO_InitStruct.Pin = a_Pin|b_Pin|c_Pin|d_Pin
 8000e6e:	237f      	movs	r3, #127	; 0x7f
 8000e70:	613b      	str	r3, [r7, #16]
                          |e_Pin|f_Pin|g_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e72:	2301      	movs	r3, #1
 8000e74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e76:	2300      	movs	r3, #0
 8000e78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e7e:	f107 0310 	add.w	r3, r7, #16
 8000e82:	4619      	mov	r1, r3
 8000e84:	480b      	ldr	r0, [pc, #44]	; (8000eb4 <MX_GPIO_Init+0xf0>)
 8000e86:	f000 fd07 	bl	8001898 <HAL_GPIO_Init>

  /*Configure GPIO pins : btnSetVal_Pin btnIncrease_Pin btnMode_Pin */
  GPIO_InitStruct.Pin = btnSetVal_Pin|btnIncrease_Pin|btnMode_Pin;
 8000e8a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000e8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e90:	2300      	movs	r3, #0
 8000e92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e94:	2301      	movs	r3, #1
 8000e96:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e98:	f107 0310 	add.w	r3, r7, #16
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4805      	ldr	r0, [pc, #20]	; (8000eb4 <MX_GPIO_Init+0xf0>)
 8000ea0:	f000 fcfa 	bl	8001898 <HAL_GPIO_Init>

}
 8000ea4:	bf00      	nop
 8000ea6:	3720      	adds	r7, #32
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	40021000 	.word	0x40021000
 8000eb0:	40010800 	.word	0x40010800
 8000eb4:	40010c00 	.word	0x40010c00
 8000eb8:	40011000 	.word	0x40011000

08000ebc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
//int counter = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8000ec4:	f000 f860 	bl	8000f88 <SCH_Update>
//	counter++;
//	if(counter >= 100) {
//		counter = 0;
//		HAL_GPIO_TogglePin(Red1_GPIO_Port, Red1_Pin);
//	}
}
 8000ec8:	bf00      	nop
 8000eca:	3708      	adds	r7, #8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ed4:	b672      	cpsid	i
}
 8000ed6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ed8:	e7fe      	b.n	8000ed8 <Error_Handler+0x8>
	...

08000edc <SCH_Add_Task>:
//	for(i = 0; i < SCH_MAX_TASKS; i++) {
//		SCH_Delete(i);
//	}
}

void SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD) {
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	60f8      	str	r0, [r7, #12]
 8000ee4:	60b9      	str	r1, [r7, #8]
 8000ee6:	607a      	str	r2, [r7, #4]
	if(current_index_task < SCH_MAX_TASKS) {
 8000ee8:	4b25      	ldr	r3, [pc, #148]	; (8000f80 <SCH_Add_Task+0xa4>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	2b27      	cmp	r3, #39	; 0x27
 8000eee:	d842      	bhi.n	8000f76 <SCH_Add_Task+0x9a>
		SCH_tasks_G[current_index_task].pTask = pFunction;
 8000ef0:	4b23      	ldr	r3, [pc, #140]	; (8000f80 <SCH_Add_Task+0xa4>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4a23      	ldr	r2, [pc, #140]	; (8000f84 <SCH_Add_Task+0xa8>)
 8000ef8:	460b      	mov	r3, r1
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	440b      	add	r3, r1
 8000efe:	009b      	lsls	r3, r3, #2
 8000f00:	4413      	add	r3, r2
 8000f02:	68fa      	ldr	r2, [r7, #12]
 8000f04:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Delay = DELAY;
 8000f06:	4b1e      	ldr	r3, [pc, #120]	; (8000f80 <SCH_Add_Task+0xa4>)
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4a1d      	ldr	r2, [pc, #116]	; (8000f84 <SCH_Add_Task+0xa8>)
 8000f0e:	460b      	mov	r3, r1
 8000f10:	009b      	lsls	r3, r3, #2
 8000f12:	440b      	add	r3, r1
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	4413      	add	r3, r2
 8000f18:	3304      	adds	r3, #4
 8000f1a:	68ba      	ldr	r2, [r7, #8]
 8000f1c:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Period = PERIOD;
 8000f1e:	4b18      	ldr	r3, [pc, #96]	; (8000f80 <SCH_Add_Task+0xa4>)
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	4619      	mov	r1, r3
 8000f24:	4a17      	ldr	r2, [pc, #92]	; (8000f84 <SCH_Add_Task+0xa8>)
 8000f26:	460b      	mov	r3, r1
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	440b      	add	r3, r1
 8000f2c:	009b      	lsls	r3, r3, #2
 8000f2e:	4413      	add	r3, r2
 8000f30:	3308      	adds	r3, #8
 8000f32:	687a      	ldr	r2, [r7, #4]
 8000f34:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].RunMe = 0;
 8000f36:	4b12      	ldr	r3, [pc, #72]	; (8000f80 <SCH_Add_Task+0xa4>)
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4a11      	ldr	r2, [pc, #68]	; (8000f84 <SCH_Add_Task+0xa8>)
 8000f3e:	460b      	mov	r3, r1
 8000f40:	009b      	lsls	r3, r3, #2
 8000f42:	440b      	add	r3, r1
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	4413      	add	r3, r2
 8000f48:	330c      	adds	r3, #12
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	701a      	strb	r2, [r3, #0]

		SCH_tasks_G[current_index_task].TaskID = current_index_task;
 8000f4e:	4b0c      	ldr	r3, [pc, #48]	; (8000f80 <SCH_Add_Task+0xa4>)
 8000f50:	781a      	ldrb	r2, [r3, #0]
 8000f52:	4b0b      	ldr	r3, [pc, #44]	; (8000f80 <SCH_Add_Task+0xa4>)
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	4619      	mov	r1, r3
 8000f58:	4610      	mov	r0, r2
 8000f5a:	4a0a      	ldr	r2, [pc, #40]	; (8000f84 <SCH_Add_Task+0xa8>)
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	440b      	add	r3, r1
 8000f62:	009b      	lsls	r3, r3, #2
 8000f64:	4413      	add	r3, r2
 8000f66:	3310      	adds	r3, #16
 8000f68:	6018      	str	r0, [r3, #0]

		current_index_task++;
 8000f6a:	4b05      	ldr	r3, [pc, #20]	; (8000f80 <SCH_Add_Task+0xa4>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	3301      	adds	r3, #1
 8000f70:	b2da      	uxtb	r2, r3
 8000f72:	4b03      	ldr	r3, [pc, #12]	; (8000f80 <SCH_Add_Task+0xa4>)
 8000f74:	701a      	strb	r2, [r3, #0]
	}
}
 8000f76:	bf00      	nop
 8000f78:	3714      	adds	r7, #20
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bc80      	pop	{r7}
 8000f7e:	4770      	bx	lr
 8000f80:	200000b4 	.word	0x200000b4
 8000f84:	200000e8 	.word	0x200000e8

08000f88 <SCH_Update>:

void SCH_Update(void) {
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
	for(int i = 0; i < current_index_task; i++) {
 8000f8e:	2300      	movs	r3, #0
 8000f90:	607b      	str	r3, [r7, #4]
 8000f92:	e048      	b.n	8001026 <SCH_Update+0x9e>
		if(SCH_tasks_G[i].Delay > 0) {
 8000f94:	492a      	ldr	r1, [pc, #168]	; (8001040 <SCH_Update+0xb8>)
 8000f96:	687a      	ldr	r2, [r7, #4]
 8000f98:	4613      	mov	r3, r2
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	4413      	add	r3, r2
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	440b      	add	r3, r1
 8000fa2:	3304      	adds	r3, #4
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d013      	beq.n	8000fd2 <SCH_Update+0x4a>
			SCH_tasks_G[i].Delay--;
 8000faa:	4925      	ldr	r1, [pc, #148]	; (8001040 <SCH_Update+0xb8>)
 8000fac:	687a      	ldr	r2, [r7, #4]
 8000fae:	4613      	mov	r3, r2
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	4413      	add	r3, r2
 8000fb4:	009b      	lsls	r3, r3, #2
 8000fb6:	440b      	add	r3, r1
 8000fb8:	3304      	adds	r3, #4
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	1e59      	subs	r1, r3, #1
 8000fbe:	4820      	ldr	r0, [pc, #128]	; (8001040 <SCH_Update+0xb8>)
 8000fc0:	687a      	ldr	r2, [r7, #4]
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	009b      	lsls	r3, r3, #2
 8000fc6:	4413      	add	r3, r2
 8000fc8:	009b      	lsls	r3, r3, #2
 8000fca:	4403      	add	r3, r0
 8000fcc:	3304      	adds	r3, #4
 8000fce:	6019      	str	r1, [r3, #0]
 8000fd0:	e026      	b.n	8001020 <SCH_Update+0x98>
		} else {
			SCH_tasks_G[i].Delay = SCH_tasks_G[i].Period;
 8000fd2:	491b      	ldr	r1, [pc, #108]	; (8001040 <SCH_Update+0xb8>)
 8000fd4:	687a      	ldr	r2, [r7, #4]
 8000fd6:	4613      	mov	r3, r2
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	4413      	add	r3, r2
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	440b      	add	r3, r1
 8000fe0:	3308      	adds	r3, #8
 8000fe2:	6819      	ldr	r1, [r3, #0]
 8000fe4:	4816      	ldr	r0, [pc, #88]	; (8001040 <SCH_Update+0xb8>)
 8000fe6:	687a      	ldr	r2, [r7, #4]
 8000fe8:	4613      	mov	r3, r2
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	4413      	add	r3, r2
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	4403      	add	r3, r0
 8000ff2:	3304      	adds	r3, #4
 8000ff4:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].RunMe++;
 8000ff6:	4912      	ldr	r1, [pc, #72]	; (8001040 <SCH_Update+0xb8>)
 8000ff8:	687a      	ldr	r2, [r7, #4]
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	4413      	add	r3, r2
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	440b      	add	r3, r1
 8001004:	330c      	adds	r3, #12
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	3301      	adds	r3, #1
 800100a:	b2d8      	uxtb	r0, r3
 800100c:	490c      	ldr	r1, [pc, #48]	; (8001040 <SCH_Update+0xb8>)
 800100e:	687a      	ldr	r2, [r7, #4]
 8001010:	4613      	mov	r3, r2
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	4413      	add	r3, r2
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	440b      	add	r3, r1
 800101a:	330c      	adds	r3, #12
 800101c:	4602      	mov	r2, r0
 800101e:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < current_index_task; i++) {
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	3301      	adds	r3, #1
 8001024:	607b      	str	r3, [r7, #4]
 8001026:	4b07      	ldr	r3, [pc, #28]	; (8001044 <SCH_Update+0xbc>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	461a      	mov	r2, r3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	4293      	cmp	r3, r2
 8001030:	dbb0      	blt.n	8000f94 <SCH_Update+0xc>
		}
	}
}
 8001032:	bf00      	nop
 8001034:	bf00      	nop
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	bc80      	pop	{r7}
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	200000e8 	.word	0x200000e8
 8001044:	200000b4 	.word	0x200000b4

08001048 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void) {
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
	for(int i = 0; i < current_index_task; i++) {
 800104e:	2300      	movs	r3, #0
 8001050:	607b      	str	r3, [r7, #4]
 8001052:	e02b      	b.n	80010ac <SCH_Dispatch_Tasks+0x64>
		if(SCH_tasks_G[i].RunMe > 0) {
 8001054:	491b      	ldr	r1, [pc, #108]	; (80010c4 <SCH_Dispatch_Tasks+0x7c>)
 8001056:	687a      	ldr	r2, [r7, #4]
 8001058:	4613      	mov	r3, r2
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	4413      	add	r3, r2
 800105e:	009b      	lsls	r3, r3, #2
 8001060:	440b      	add	r3, r1
 8001062:	330c      	adds	r3, #12
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d01d      	beq.n	80010a6 <SCH_Dispatch_Tasks+0x5e>
			SCH_tasks_G[i].RunMe--;
 800106a:	4916      	ldr	r1, [pc, #88]	; (80010c4 <SCH_Dispatch_Tasks+0x7c>)
 800106c:	687a      	ldr	r2, [r7, #4]
 800106e:	4613      	mov	r3, r2
 8001070:	009b      	lsls	r3, r3, #2
 8001072:	4413      	add	r3, r2
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	440b      	add	r3, r1
 8001078:	330c      	adds	r3, #12
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	3b01      	subs	r3, #1
 800107e:	b2d8      	uxtb	r0, r3
 8001080:	4910      	ldr	r1, [pc, #64]	; (80010c4 <SCH_Dispatch_Tasks+0x7c>)
 8001082:	687a      	ldr	r2, [r7, #4]
 8001084:	4613      	mov	r3, r2
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	4413      	add	r3, r2
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	440b      	add	r3, r1
 800108e:	330c      	adds	r3, #12
 8001090:	4602      	mov	r2, r0
 8001092:	701a      	strb	r2, [r3, #0]
			(*SCH_tasks_G[i].pTask)();
 8001094:	490b      	ldr	r1, [pc, #44]	; (80010c4 <SCH_Dispatch_Tasks+0x7c>)
 8001096:	687a      	ldr	r2, [r7, #4]
 8001098:	4613      	mov	r3, r2
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	4413      	add	r3, r2
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	440b      	add	r3, r1
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4798      	blx	r3
	for(int i = 0; i < current_index_task; i++) {
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	3301      	adds	r3, #1
 80010aa:	607b      	str	r3, [r7, #4]
 80010ac:	4b06      	ldr	r3, [pc, #24]	; (80010c8 <SCH_Dispatch_Tasks+0x80>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	461a      	mov	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4293      	cmp	r3, r2
 80010b6:	dbcd      	blt.n	8001054 <SCH_Dispatch_Tasks+0xc>
		}
	}
}
 80010b8:	bf00      	nop
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	200000e8 	.word	0x200000e8
 80010c8:	200000b4 	.word	0x200000b4

080010cc <setTimer1>:
int timer5_counter = 0;
int timer5_flag = 0;
int timer6_counter = 0;
int timer6_flag = 0;

void setTimer1(int duration){
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
	timer1_counter = duration;
 80010d4:	4a05      	ldr	r2, [pc, #20]	; (80010ec <setTimer1+0x20>)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80010da:	4b05      	ldr	r3, [pc, #20]	; (80010f0 <setTimer1+0x24>)
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
}
 80010e0:	bf00      	nop
 80010e2:	370c      	adds	r7, #12
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bc80      	pop	{r7}
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	200000b8 	.word	0x200000b8
 80010f0:	200000bc 	.word	0x200000bc

080010f4 <setTimer2>:
void setTimer2(int duration){
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
	timer2_counter = duration;
 80010fc:	4a05      	ldr	r2, [pc, #20]	; (8001114 <setTimer2+0x20>)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001102:	4b05      	ldr	r3, [pc, #20]	; (8001118 <setTimer2+0x24>)
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
}
 8001108:	bf00      	nop
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	bc80      	pop	{r7}
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	200000c0 	.word	0x200000c0
 8001118:	200000c4 	.word	0x200000c4

0800111c <setTimer3>:
void setTimer3(int duration){
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	timer3_counter = duration;
 8001124:	4a05      	ldr	r2, [pc, #20]	; (800113c <setTimer3+0x20>)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 800112a:	4b05      	ldr	r3, [pc, #20]	; (8001140 <setTimer3+0x24>)
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
}
 8001130:	bf00      	nop
 8001132:	370c      	adds	r7, #12
 8001134:	46bd      	mov	sp, r7
 8001136:	bc80      	pop	{r7}
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	200000c8 	.word	0x200000c8
 8001140:	200000cc 	.word	0x200000cc

08001144 <setTimer4>:
void setTimer4(int duration){
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
	timer4_counter = duration;
 800114c:	4a05      	ldr	r2, [pc, #20]	; (8001164 <setTimer4+0x20>)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 8001152:	4b05      	ldr	r3, [pc, #20]	; (8001168 <setTimer4+0x24>)
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
}
 8001158:	bf00      	nop
 800115a:	370c      	adds	r7, #12
 800115c:	46bd      	mov	sp, r7
 800115e:	bc80      	pop	{r7}
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	200000d0 	.word	0x200000d0
 8001168:	200000d4 	.word	0x200000d4

0800116c <setTimer5>:
void setTimer5(int duration){
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
	timer5_counter = duration;
 8001174:	4a05      	ldr	r2, [pc, #20]	; (800118c <setTimer5+0x20>)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6013      	str	r3, [r2, #0]
	timer5_flag = 0;
 800117a:	4b05      	ldr	r3, [pc, #20]	; (8001190 <setTimer5+0x24>)
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
}
 8001180:	bf00      	nop
 8001182:	370c      	adds	r7, #12
 8001184:	46bd      	mov	sp, r7
 8001186:	bc80      	pop	{r7}
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	200000d8 	.word	0x200000d8
 8001190:	200000dc 	.word	0x200000dc

08001194 <timerRun>:
void setTimer6(int duration){
	timer6_counter = duration;
	timer6_flag = 0;
}

void timerRun(){
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
	if(timer1_counter > 0){
 8001198:	4b31      	ldr	r3, [pc, #196]	; (8001260 <timerRun+0xcc>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	dd0b      	ble.n	80011b8 <timerRun+0x24>
		timer1_counter--;
 80011a0:	4b2f      	ldr	r3, [pc, #188]	; (8001260 <timerRun+0xcc>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	3b01      	subs	r3, #1
 80011a6:	4a2e      	ldr	r2, [pc, #184]	; (8001260 <timerRun+0xcc>)
 80011a8:	6013      	str	r3, [r2, #0]
		if(timer1_counter <= 0){
 80011aa:	4b2d      	ldr	r3, [pc, #180]	; (8001260 <timerRun+0xcc>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	dc02      	bgt.n	80011b8 <timerRun+0x24>
			timer1_flag = 1;
 80011b2:	4b2c      	ldr	r3, [pc, #176]	; (8001264 <timerRun+0xd0>)
 80011b4:	2201      	movs	r2, #1
 80011b6:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer2_counter > 0){
 80011b8:	4b2b      	ldr	r3, [pc, #172]	; (8001268 <timerRun+0xd4>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	dd0b      	ble.n	80011d8 <timerRun+0x44>
		timer2_counter--;
 80011c0:	4b29      	ldr	r3, [pc, #164]	; (8001268 <timerRun+0xd4>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	3b01      	subs	r3, #1
 80011c6:	4a28      	ldr	r2, [pc, #160]	; (8001268 <timerRun+0xd4>)
 80011c8:	6013      	str	r3, [r2, #0]
		if(timer2_counter <= 0){
 80011ca:	4b27      	ldr	r3, [pc, #156]	; (8001268 <timerRun+0xd4>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	dc02      	bgt.n	80011d8 <timerRun+0x44>
			timer2_flag = 1;
 80011d2:	4b26      	ldr	r3, [pc, #152]	; (800126c <timerRun+0xd8>)
 80011d4:	2201      	movs	r2, #1
 80011d6:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer3_counter > 0){
 80011d8:	4b25      	ldr	r3, [pc, #148]	; (8001270 <timerRun+0xdc>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	dd0b      	ble.n	80011f8 <timerRun+0x64>
		timer3_counter--;
 80011e0:	4b23      	ldr	r3, [pc, #140]	; (8001270 <timerRun+0xdc>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	3b01      	subs	r3, #1
 80011e6:	4a22      	ldr	r2, [pc, #136]	; (8001270 <timerRun+0xdc>)
 80011e8:	6013      	str	r3, [r2, #0]
		if(timer3_counter <= 0){
 80011ea:	4b21      	ldr	r3, [pc, #132]	; (8001270 <timerRun+0xdc>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	dc02      	bgt.n	80011f8 <timerRun+0x64>
			timer3_flag = 1;
 80011f2:	4b20      	ldr	r3, [pc, #128]	; (8001274 <timerRun+0xe0>)
 80011f4:	2201      	movs	r2, #1
 80011f6:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer4_counter > 0){
 80011f8:	4b1f      	ldr	r3, [pc, #124]	; (8001278 <timerRun+0xe4>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	dd0b      	ble.n	8001218 <timerRun+0x84>
		timer4_counter--;
 8001200:	4b1d      	ldr	r3, [pc, #116]	; (8001278 <timerRun+0xe4>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	3b01      	subs	r3, #1
 8001206:	4a1c      	ldr	r2, [pc, #112]	; (8001278 <timerRun+0xe4>)
 8001208:	6013      	str	r3, [r2, #0]
		if(timer4_counter <= 0){
 800120a:	4b1b      	ldr	r3, [pc, #108]	; (8001278 <timerRun+0xe4>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	2b00      	cmp	r3, #0
 8001210:	dc02      	bgt.n	8001218 <timerRun+0x84>
			timer4_flag = 1;
 8001212:	4b1a      	ldr	r3, [pc, #104]	; (800127c <timerRun+0xe8>)
 8001214:	2201      	movs	r2, #1
 8001216:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer5_counter > 0){
 8001218:	4b19      	ldr	r3, [pc, #100]	; (8001280 <timerRun+0xec>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	2b00      	cmp	r3, #0
 800121e:	dd0b      	ble.n	8001238 <timerRun+0xa4>
		timer5_counter--;
 8001220:	4b17      	ldr	r3, [pc, #92]	; (8001280 <timerRun+0xec>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	3b01      	subs	r3, #1
 8001226:	4a16      	ldr	r2, [pc, #88]	; (8001280 <timerRun+0xec>)
 8001228:	6013      	str	r3, [r2, #0]
		if(timer5_counter <= 0){
 800122a:	4b15      	ldr	r3, [pc, #84]	; (8001280 <timerRun+0xec>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2b00      	cmp	r3, #0
 8001230:	dc02      	bgt.n	8001238 <timerRun+0xa4>
			timer5_flag = 1;
 8001232:	4b14      	ldr	r3, [pc, #80]	; (8001284 <timerRun+0xf0>)
 8001234:	2201      	movs	r2, #1
 8001236:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer6_counter > 0){
 8001238:	4b13      	ldr	r3, [pc, #76]	; (8001288 <timerRun+0xf4>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	2b00      	cmp	r3, #0
 800123e:	dd0b      	ble.n	8001258 <timerRun+0xc4>
		timer6_counter--;
 8001240:	4b11      	ldr	r3, [pc, #68]	; (8001288 <timerRun+0xf4>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	3b01      	subs	r3, #1
 8001246:	4a10      	ldr	r2, [pc, #64]	; (8001288 <timerRun+0xf4>)
 8001248:	6013      	str	r3, [r2, #0]
		if(timer6_counter <= 0){
 800124a:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <timerRun+0xf4>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2b00      	cmp	r3, #0
 8001250:	dc02      	bgt.n	8001258 <timerRun+0xc4>
			timer6_flag = 1;
 8001252:	4b0e      	ldr	r3, [pc, #56]	; (800128c <timerRun+0xf8>)
 8001254:	2201      	movs	r2, #1
 8001256:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001258:	bf00      	nop
 800125a:	46bd      	mov	sp, r7
 800125c:	bc80      	pop	{r7}
 800125e:	4770      	bx	lr
 8001260:	200000b8 	.word	0x200000b8
 8001264:	200000bc 	.word	0x200000bc
 8001268:	200000c0 	.word	0x200000c0
 800126c:	200000c4 	.word	0x200000c4
 8001270:	200000c8 	.word	0x200000c8
 8001274:	200000cc 	.word	0x200000cc
 8001278:	200000d0 	.word	0x200000d0
 800127c:	200000d4 	.word	0x200000d4
 8001280:	200000d8 	.word	0x200000d8
 8001284:	200000dc 	.word	0x200000dc
 8001288:	200000e0 	.word	0x200000e0
 800128c:	200000e4 	.word	0x200000e4

08001290 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001290:	b480      	push	{r7}
 8001292:	b085      	sub	sp, #20
 8001294:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001296:	4b15      	ldr	r3, [pc, #84]	; (80012ec <HAL_MspInit+0x5c>)
 8001298:	699b      	ldr	r3, [r3, #24]
 800129a:	4a14      	ldr	r2, [pc, #80]	; (80012ec <HAL_MspInit+0x5c>)
 800129c:	f043 0301 	orr.w	r3, r3, #1
 80012a0:	6193      	str	r3, [r2, #24]
 80012a2:	4b12      	ldr	r3, [pc, #72]	; (80012ec <HAL_MspInit+0x5c>)
 80012a4:	699b      	ldr	r3, [r3, #24]
 80012a6:	f003 0301 	and.w	r3, r3, #1
 80012aa:	60bb      	str	r3, [r7, #8]
 80012ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ae:	4b0f      	ldr	r3, [pc, #60]	; (80012ec <HAL_MspInit+0x5c>)
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	4a0e      	ldr	r2, [pc, #56]	; (80012ec <HAL_MspInit+0x5c>)
 80012b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012b8:	61d3      	str	r3, [r2, #28]
 80012ba:	4b0c      	ldr	r3, [pc, #48]	; (80012ec <HAL_MspInit+0x5c>)
 80012bc:	69db      	ldr	r3, [r3, #28]
 80012be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012c2:	607b      	str	r3, [r7, #4]
 80012c4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80012c6:	4b0a      	ldr	r3, [pc, #40]	; (80012f0 <HAL_MspInit+0x60>)
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	4a04      	ldr	r2, [pc, #16]	; (80012f0 <HAL_MspInit+0x60>)
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012e2:	bf00      	nop
 80012e4:	3714      	adds	r7, #20
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bc80      	pop	{r7}
 80012ea:	4770      	bx	lr
 80012ec:	40021000 	.word	0x40021000
 80012f0:	40010000 	.word	0x40010000

080012f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001304:	d113      	bne.n	800132e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001306:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <HAL_TIM_Base_MspInit+0x44>)
 8001308:	69db      	ldr	r3, [r3, #28]
 800130a:	4a0b      	ldr	r2, [pc, #44]	; (8001338 <HAL_TIM_Base_MspInit+0x44>)
 800130c:	f043 0301 	orr.w	r3, r3, #1
 8001310:	61d3      	str	r3, [r2, #28]
 8001312:	4b09      	ldr	r3, [pc, #36]	; (8001338 <HAL_TIM_Base_MspInit+0x44>)
 8001314:	69db      	ldr	r3, [r3, #28]
 8001316:	f003 0301 	and.w	r3, r3, #1
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800131e:	2200      	movs	r2, #0
 8001320:	2100      	movs	r1, #0
 8001322:	201c      	movs	r0, #28
 8001324:	f000 fa81 	bl	800182a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001328:	201c      	movs	r0, #28
 800132a:	f000 fa9a 	bl	8001862 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800132e:	bf00      	nop
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	40021000 	.word	0x40021000

0800133c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001340:	e7fe      	b.n	8001340 <NMI_Handler+0x4>

08001342 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001342:	b480      	push	{r7}
 8001344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001346:	e7fe      	b.n	8001346 <HardFault_Handler+0x4>

08001348 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800134c:	e7fe      	b.n	800134c <MemManage_Handler+0x4>

0800134e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800134e:	b480      	push	{r7}
 8001350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001352:	e7fe      	b.n	8001352 <BusFault_Handler+0x4>

08001354 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001358:	e7fe      	b.n	8001358 <UsageFault_Handler+0x4>

0800135a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800135a:	b480      	push	{r7}
 800135c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800135e:	bf00      	nop
 8001360:	46bd      	mov	sp, r7
 8001362:	bc80      	pop	{r7}
 8001364:	4770      	bx	lr

08001366 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001366:	b480      	push	{r7}
 8001368:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800136a:	bf00      	nop
 800136c:	46bd      	mov	sp, r7
 800136e:	bc80      	pop	{r7}
 8001370:	4770      	bx	lr

08001372 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001372:	b480      	push	{r7}
 8001374:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001376:	bf00      	nop
 8001378:	46bd      	mov	sp, r7
 800137a:	bc80      	pop	{r7}
 800137c:	4770      	bx	lr

0800137e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800137e:	b580      	push	{r7, lr}
 8001380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001382:	f000 f95f 	bl	8001644 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
	...

0800138c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001390:	4802      	ldr	r0, [pc, #8]	; (800139c <TIM2_IRQHandler+0x10>)
 8001392:	f001 f8a3 	bl	80024dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000408 	.word	0x20000408

080013a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013a4:	bf00      	nop
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bc80      	pop	{r7}
 80013aa:	4770      	bx	lr

080013ac <timerProcess>:
 *  Created on: Nov 13, 2023
 *      Author: vanbi
 */
#include "timer.h"

void timerProcess(){
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
	  if(timer3_flag == 1){
 80013b0:	4b16      	ldr	r3, [pc, #88]	; (800140c <timerProcess+0x60>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b01      	cmp	r3, #1
 80013b6:	d104      	bne.n	80013c2 <timerProcess+0x16>
		  setTimer3(10);
 80013b8:	200a      	movs	r0, #10
 80013ba:	f7ff feaf 	bl	800111c <setTimer3>
		  UpdateLeg7Seg();
 80013be:	f7ff fbf9 	bl	8000bb4 <UpdateLeg7Seg>
	  }
	  if(timer4_flag == 1){
 80013c2:	4b13      	ldr	r3, [pc, #76]	; (8001410 <timerProcess+0x64>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d11d      	bne.n	8001406 <timerProcess+0x5a>
		  setTimer4(25);
 80013ca:	2019      	movs	r0, #25
 80013cc:	f7ff feba 	bl	8001144 <setTimer4>
		  clearSeg();
 80013d0:	f7fe ff6c 	bl	80002ac <clearSeg>
		  displayNum(led_7Seg[led7Seg_index]);
 80013d4:	4b0f      	ldr	r3, [pc, #60]	; (8001414 <timerProcess+0x68>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a0f      	ldr	r2, [pc, #60]	; (8001418 <timerProcess+0x6c>)
 80013da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013de:	4618      	mov	r0, r3
 80013e0:	f7fe ffb6 	bl	8000350 <displayNum>
		  displaySegLed(led7Seg_index);
 80013e4:	4b0b      	ldr	r3, [pc, #44]	; (8001414 <timerProcess+0x68>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7fe ff7d 	bl	80002e8 <displaySegLed>
		  led7Seg_index++;
 80013ee:	4b09      	ldr	r3, [pc, #36]	; (8001414 <timerProcess+0x68>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	3301      	adds	r3, #1
 80013f4:	4a07      	ldr	r2, [pc, #28]	; (8001414 <timerProcess+0x68>)
 80013f6:	6013      	str	r3, [r2, #0]
		  if(led7Seg_index >= 4){
 80013f8:	4b06      	ldr	r3, [pc, #24]	; (8001414 <timerProcess+0x68>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2b03      	cmp	r3, #3
 80013fe:	dd02      	ble.n	8001406 <timerProcess+0x5a>
			  led7Seg_index = 0;
 8001400:	4b04      	ldr	r3, [pc, #16]	; (8001414 <timerProcess+0x68>)
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
		  }
	  }
}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	200000cc 	.word	0x200000cc
 8001410:	200000d4 	.word	0x200000d4
 8001414:	20000098 	.word	0x20000098
 8001418:	20000088 	.word	0x20000088

0800141c <onRed1>:
 *      Author: vanbi
 */

#include "traffic_light.h"

void onRed1(){
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Red1_GPIO_Port, Red1_Pin, GPIO_PIN_SET);
 8001420:	2201      	movs	r2, #1
 8001422:	2102      	movs	r1, #2
 8001424:	4807      	ldr	r0, [pc, #28]	; (8001444 <onRed1+0x28>)
 8001426:	f000 fbc8 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Green1_GPIO_Port, Green1_Pin, GPIO_PIN_RESET);
 800142a:	2200      	movs	r2, #0
 800142c:	2104      	movs	r1, #4
 800142e:	4805      	ldr	r0, [pc, #20]	; (8001444 <onRed1+0x28>)
 8001430:	f000 fbc3 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Yellow1_GPIO_Port, Yellow1_Pin, GPIO_PIN_RESET);
 8001434:	2200      	movs	r2, #0
 8001436:	2108      	movs	r1, #8
 8001438:	4802      	ldr	r0, [pc, #8]	; (8001444 <onRed1+0x28>)
 800143a:	f000 fbbe 	bl	8001bba <HAL_GPIO_WritePin>
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	40010800 	.word	0x40010800

08001448 <onGreen1>:

void onGreen1(){
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Red1_GPIO_Port, Red1_Pin, GPIO_PIN_RESET);
 800144c:	2200      	movs	r2, #0
 800144e:	2102      	movs	r1, #2
 8001450:	4807      	ldr	r0, [pc, #28]	; (8001470 <onGreen1+0x28>)
 8001452:	f000 fbb2 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Green1_GPIO_Port, Green1_Pin, GPIO_PIN_SET);
 8001456:	2201      	movs	r2, #1
 8001458:	2104      	movs	r1, #4
 800145a:	4805      	ldr	r0, [pc, #20]	; (8001470 <onGreen1+0x28>)
 800145c:	f000 fbad 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Yellow1_GPIO_Port, Yellow1_Pin, GPIO_PIN_RESET);
 8001460:	2200      	movs	r2, #0
 8001462:	2108      	movs	r1, #8
 8001464:	4802      	ldr	r0, [pc, #8]	; (8001470 <onGreen1+0x28>)
 8001466:	f000 fba8 	bl	8001bba <HAL_GPIO_WritePin>
}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	40010800 	.word	0x40010800

08001474 <onYellow1>:

void onYellow1(){
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Red1_GPIO_Port, Red1_Pin, GPIO_PIN_RESET);
 8001478:	2200      	movs	r2, #0
 800147a:	2102      	movs	r1, #2
 800147c:	4807      	ldr	r0, [pc, #28]	; (800149c <onYellow1+0x28>)
 800147e:	f000 fb9c 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Green1_GPIO_Port, Green1_Pin, GPIO_PIN_RESET);
 8001482:	2200      	movs	r2, #0
 8001484:	2104      	movs	r1, #4
 8001486:	4805      	ldr	r0, [pc, #20]	; (800149c <onYellow1+0x28>)
 8001488:	f000 fb97 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Yellow1_GPIO_Port, Yellow1_Pin, GPIO_PIN_SET);
 800148c:	2201      	movs	r2, #1
 800148e:	2108      	movs	r1, #8
 8001490:	4802      	ldr	r0, [pc, #8]	; (800149c <onYellow1+0x28>)
 8001492:	f000 fb92 	bl	8001bba <HAL_GPIO_WritePin>
}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40010800 	.word	0x40010800

080014a0 <onRed2>:

void onRed2(){
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Red2_GPIO_Port, Red2_Pin, GPIO_PIN_SET);
 80014a4:	2201      	movs	r2, #1
 80014a6:	2110      	movs	r1, #16
 80014a8:	4807      	ldr	r0, [pc, #28]	; (80014c8 <onRed2+0x28>)
 80014aa:	f000 fb86 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Green2_GPIO_Port, Green2_Pin, GPIO_PIN_RESET);
 80014ae:	2200      	movs	r2, #0
 80014b0:	2120      	movs	r1, #32
 80014b2:	4805      	ldr	r0, [pc, #20]	; (80014c8 <onRed2+0x28>)
 80014b4:	f000 fb81 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Yellow2_GPIO_Port, Yellow2_Pin, GPIO_PIN_RESET);
 80014b8:	2200      	movs	r2, #0
 80014ba:	2140      	movs	r1, #64	; 0x40
 80014bc:	4802      	ldr	r0, [pc, #8]	; (80014c8 <onRed2+0x28>)
 80014be:	f000 fb7c 	bl	8001bba <HAL_GPIO_WritePin>
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	40010800 	.word	0x40010800

080014cc <onGreen2>:

void onGreen2(){
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Red2_GPIO_Port, Red2_Pin, GPIO_PIN_RESET);
 80014d0:	2200      	movs	r2, #0
 80014d2:	2110      	movs	r1, #16
 80014d4:	4807      	ldr	r0, [pc, #28]	; (80014f4 <onGreen2+0x28>)
 80014d6:	f000 fb70 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Green2_GPIO_Port, Green2_Pin, GPIO_PIN_SET);
 80014da:	2201      	movs	r2, #1
 80014dc:	2120      	movs	r1, #32
 80014de:	4805      	ldr	r0, [pc, #20]	; (80014f4 <onGreen2+0x28>)
 80014e0:	f000 fb6b 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Yellow2_GPIO_Port, Yellow2_Pin, GPIO_PIN_RESET);
 80014e4:	2200      	movs	r2, #0
 80014e6:	2140      	movs	r1, #64	; 0x40
 80014e8:	4802      	ldr	r0, [pc, #8]	; (80014f4 <onGreen2+0x28>)
 80014ea:	f000 fb66 	bl	8001bba <HAL_GPIO_WritePin>
}
 80014ee:	bf00      	nop
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	40010800 	.word	0x40010800

080014f8 <onYellow2>:

void onYellow2(){
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Red2_GPIO_Port, Red2_Pin, GPIO_PIN_RESET);
 80014fc:	2200      	movs	r2, #0
 80014fe:	2110      	movs	r1, #16
 8001500:	4807      	ldr	r0, [pc, #28]	; (8001520 <onYellow2+0x28>)
 8001502:	f000 fb5a 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Green2_GPIO_Port, Green2_Pin, GPIO_PIN_RESET);
 8001506:	2200      	movs	r2, #0
 8001508:	2120      	movs	r1, #32
 800150a:	4805      	ldr	r0, [pc, #20]	; (8001520 <onYellow2+0x28>)
 800150c:	f000 fb55 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Yellow2_GPIO_Port, Yellow2_Pin, GPIO_PIN_SET);
 8001510:	2201      	movs	r2, #1
 8001512:	2140      	movs	r1, #64	; 0x40
 8001514:	4802      	ldr	r0, [pc, #8]	; (8001520 <onYellow2+0x28>)
 8001516:	f000 fb50 	bl	8001bba <HAL_GPIO_WritePin>
}
 800151a:	bf00      	nop
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40010800 	.word	0x40010800

08001524 <TurnOffAll>:

void TurnOffAll(){
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Red1_GPIO_Port, Red1_Pin, GPIO_PIN_RESET);
 8001528:	2200      	movs	r2, #0
 800152a:	2102      	movs	r1, #2
 800152c:	480e      	ldr	r0, [pc, #56]	; (8001568 <TurnOffAll+0x44>)
 800152e:	f000 fb44 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Green1_GPIO_Port, Green1_Pin, GPIO_PIN_RESET);
 8001532:	2200      	movs	r2, #0
 8001534:	2104      	movs	r1, #4
 8001536:	480c      	ldr	r0, [pc, #48]	; (8001568 <TurnOffAll+0x44>)
 8001538:	f000 fb3f 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Yellow1_GPIO_Port, Yellow1_Pin, GPIO_PIN_RESET);
 800153c:	2200      	movs	r2, #0
 800153e:	2108      	movs	r1, #8
 8001540:	4809      	ldr	r0, [pc, #36]	; (8001568 <TurnOffAll+0x44>)
 8001542:	f000 fb3a 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Red2_GPIO_Port, Red2_Pin, GPIO_PIN_RESET);
 8001546:	2200      	movs	r2, #0
 8001548:	2110      	movs	r1, #16
 800154a:	4807      	ldr	r0, [pc, #28]	; (8001568 <TurnOffAll+0x44>)
 800154c:	f000 fb35 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Green2_GPIO_Port, Green2_Pin, GPIO_PIN_RESET);
 8001550:	2200      	movs	r2, #0
 8001552:	2120      	movs	r1, #32
 8001554:	4804      	ldr	r0, [pc, #16]	; (8001568 <TurnOffAll+0x44>)
 8001556:	f000 fb30 	bl	8001bba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Yellow2_GPIO_Port, Yellow2_Pin, GPIO_PIN_RESET);
 800155a:	2200      	movs	r2, #0
 800155c:	2140      	movs	r1, #64	; 0x40
 800155e:	4802      	ldr	r0, [pc, #8]	; (8001568 <TurnOffAll+0x44>)
 8001560:	f000 fb2b 	bl	8001bba <HAL_GPIO_WritePin>
}
 8001564:	bf00      	nop
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40010800 	.word	0x40010800

0800156c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800156c:	f7ff ff18 	bl	80013a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001570:	480b      	ldr	r0, [pc, #44]	; (80015a0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001572:	490c      	ldr	r1, [pc, #48]	; (80015a4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001574:	4a0c      	ldr	r2, [pc, #48]	; (80015a8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001576:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001578:	e002      	b.n	8001580 <LoopCopyDataInit>

0800157a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800157a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800157c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800157e:	3304      	adds	r3, #4

08001580 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001580:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001582:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001584:	d3f9      	bcc.n	800157a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001586:	4a09      	ldr	r2, [pc, #36]	; (80015ac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001588:	4c09      	ldr	r4, [pc, #36]	; (80015b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800158a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800158c:	e001      	b.n	8001592 <LoopFillZerobss>

0800158e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800158e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001590:	3204      	adds	r2, #4

08001592 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001592:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001594:	d3fb      	bcc.n	800158e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001596:	f001 faed 	bl	8002b74 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800159a:	f7ff fb4b 	bl	8000c34 <main>
  bx lr
 800159e:	4770      	bx	lr
  ldr r0, =_sdata
 80015a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015a4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80015a8:	08002c10 	.word	0x08002c10
  ldr r2, =_sbss
 80015ac:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80015b0:	20000454 	.word	0x20000454

080015b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015b4:	e7fe      	b.n	80015b4 <ADC1_2_IRQHandler>
	...

080015b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015bc:	4b08      	ldr	r3, [pc, #32]	; (80015e0 <HAL_Init+0x28>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a07      	ldr	r2, [pc, #28]	; (80015e0 <HAL_Init+0x28>)
 80015c2:	f043 0310 	orr.w	r3, r3, #16
 80015c6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015c8:	2003      	movs	r0, #3
 80015ca:	f000 f923 	bl	8001814 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015ce:	200f      	movs	r0, #15
 80015d0:	f000 f808 	bl	80015e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015d4:	f7ff fe5c 	bl	8001290 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015d8:	2300      	movs	r3, #0
}
 80015da:	4618      	mov	r0, r3
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	40022000 	.word	0x40022000

080015e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015ec:	4b12      	ldr	r3, [pc, #72]	; (8001638 <HAL_InitTick+0x54>)
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	4b12      	ldr	r3, [pc, #72]	; (800163c <HAL_InitTick+0x58>)
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	4619      	mov	r1, r3
 80015f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80015fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001602:	4618      	mov	r0, r3
 8001604:	f000 f93b 	bl	800187e <HAL_SYSTICK_Config>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e00e      	b.n	8001630 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2b0f      	cmp	r3, #15
 8001616:	d80a      	bhi.n	800162e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001618:	2200      	movs	r2, #0
 800161a:	6879      	ldr	r1, [r7, #4]
 800161c:	f04f 30ff 	mov.w	r0, #4294967295
 8001620:	f000 f903 	bl	800182a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001624:	4a06      	ldr	r2, [pc, #24]	; (8001640 <HAL_InitTick+0x5c>)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800162a:	2300      	movs	r3, #0
 800162c:	e000      	b.n	8001630 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
}
 8001630:	4618      	mov	r0, r3
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	20000050 	.word	0x20000050
 800163c:	20000058 	.word	0x20000058
 8001640:	20000054 	.word	0x20000054

08001644 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001648:	4b05      	ldr	r3, [pc, #20]	; (8001660 <HAL_IncTick+0x1c>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	461a      	mov	r2, r3
 800164e:	4b05      	ldr	r3, [pc, #20]	; (8001664 <HAL_IncTick+0x20>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4413      	add	r3, r2
 8001654:	4a03      	ldr	r2, [pc, #12]	; (8001664 <HAL_IncTick+0x20>)
 8001656:	6013      	str	r3, [r2, #0]
}
 8001658:	bf00      	nop
 800165a:	46bd      	mov	sp, r7
 800165c:	bc80      	pop	{r7}
 800165e:	4770      	bx	lr
 8001660:	20000058 	.word	0x20000058
 8001664:	20000450 	.word	0x20000450

08001668 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  return uwTick;
 800166c:	4b02      	ldr	r3, [pc, #8]	; (8001678 <HAL_GetTick+0x10>)
 800166e:	681b      	ldr	r3, [r3, #0]
}
 8001670:	4618      	mov	r0, r3
 8001672:	46bd      	mov	sp, r7
 8001674:	bc80      	pop	{r7}
 8001676:	4770      	bx	lr
 8001678:	20000450 	.word	0x20000450

0800167c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800167c:	b480      	push	{r7}
 800167e:	b085      	sub	sp, #20
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	f003 0307 	and.w	r3, r3, #7
 800168a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800168c:	4b0c      	ldr	r3, [pc, #48]	; (80016c0 <__NVIC_SetPriorityGrouping+0x44>)
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001692:	68ba      	ldr	r2, [r7, #8]
 8001694:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001698:	4013      	ands	r3, r2
 800169a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ae:	4a04      	ldr	r2, [pc, #16]	; (80016c0 <__NVIC_SetPriorityGrouping+0x44>)
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	60d3      	str	r3, [r2, #12]
}
 80016b4:	bf00      	nop
 80016b6:	3714      	adds	r7, #20
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bc80      	pop	{r7}
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	e000ed00 	.word	0xe000ed00

080016c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016c8:	4b04      	ldr	r3, [pc, #16]	; (80016dc <__NVIC_GetPriorityGrouping+0x18>)
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	0a1b      	lsrs	r3, r3, #8
 80016ce:	f003 0307 	and.w	r3, r3, #7
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bc80      	pop	{r7}
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop
 80016dc:	e000ed00 	.word	0xe000ed00

080016e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	4603      	mov	r3, r0
 80016e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	db0b      	blt.n	800170a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016f2:	79fb      	ldrb	r3, [r7, #7]
 80016f4:	f003 021f 	and.w	r2, r3, #31
 80016f8:	4906      	ldr	r1, [pc, #24]	; (8001714 <__NVIC_EnableIRQ+0x34>)
 80016fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fe:	095b      	lsrs	r3, r3, #5
 8001700:	2001      	movs	r0, #1
 8001702:	fa00 f202 	lsl.w	r2, r0, r2
 8001706:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800170a:	bf00      	nop
 800170c:	370c      	adds	r7, #12
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr
 8001714:	e000e100 	.word	0xe000e100

08001718 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	4603      	mov	r3, r0
 8001720:	6039      	str	r1, [r7, #0]
 8001722:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001728:	2b00      	cmp	r3, #0
 800172a:	db0a      	blt.n	8001742 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	b2da      	uxtb	r2, r3
 8001730:	490c      	ldr	r1, [pc, #48]	; (8001764 <__NVIC_SetPriority+0x4c>)
 8001732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001736:	0112      	lsls	r2, r2, #4
 8001738:	b2d2      	uxtb	r2, r2
 800173a:	440b      	add	r3, r1
 800173c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001740:	e00a      	b.n	8001758 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	b2da      	uxtb	r2, r3
 8001746:	4908      	ldr	r1, [pc, #32]	; (8001768 <__NVIC_SetPriority+0x50>)
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	f003 030f 	and.w	r3, r3, #15
 800174e:	3b04      	subs	r3, #4
 8001750:	0112      	lsls	r2, r2, #4
 8001752:	b2d2      	uxtb	r2, r2
 8001754:	440b      	add	r3, r1
 8001756:	761a      	strb	r2, [r3, #24]
}
 8001758:	bf00      	nop
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	bc80      	pop	{r7}
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	e000e100 	.word	0xe000e100
 8001768:	e000ed00 	.word	0xe000ed00

0800176c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800176c:	b480      	push	{r7}
 800176e:	b089      	sub	sp, #36	; 0x24
 8001770:	af00      	add	r7, sp, #0
 8001772:	60f8      	str	r0, [r7, #12]
 8001774:	60b9      	str	r1, [r7, #8]
 8001776:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	f003 0307 	and.w	r3, r3, #7
 800177e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	f1c3 0307 	rsb	r3, r3, #7
 8001786:	2b04      	cmp	r3, #4
 8001788:	bf28      	it	cs
 800178a:	2304      	movcs	r3, #4
 800178c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	3304      	adds	r3, #4
 8001792:	2b06      	cmp	r3, #6
 8001794:	d902      	bls.n	800179c <NVIC_EncodePriority+0x30>
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	3b03      	subs	r3, #3
 800179a:	e000      	b.n	800179e <NVIC_EncodePriority+0x32>
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a0:	f04f 32ff 	mov.w	r2, #4294967295
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	43da      	mvns	r2, r3
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	401a      	ands	r2, r3
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017b4:	f04f 31ff 	mov.w	r1, #4294967295
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	fa01 f303 	lsl.w	r3, r1, r3
 80017be:	43d9      	mvns	r1, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c4:	4313      	orrs	r3, r2
         );
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3724      	adds	r7, #36	; 0x24
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bc80      	pop	{r7}
 80017ce:	4770      	bx	lr

080017d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	3b01      	subs	r3, #1
 80017dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017e0:	d301      	bcc.n	80017e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017e2:	2301      	movs	r3, #1
 80017e4:	e00f      	b.n	8001806 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017e6:	4a0a      	ldr	r2, [pc, #40]	; (8001810 <SysTick_Config+0x40>)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	3b01      	subs	r3, #1
 80017ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017ee:	210f      	movs	r1, #15
 80017f0:	f04f 30ff 	mov.w	r0, #4294967295
 80017f4:	f7ff ff90 	bl	8001718 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017f8:	4b05      	ldr	r3, [pc, #20]	; (8001810 <SysTick_Config+0x40>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017fe:	4b04      	ldr	r3, [pc, #16]	; (8001810 <SysTick_Config+0x40>)
 8001800:	2207      	movs	r2, #7
 8001802:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001804:	2300      	movs	r3, #0
}
 8001806:	4618      	mov	r0, r3
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	e000e010 	.word	0xe000e010

08001814 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f7ff ff2d 	bl	800167c <__NVIC_SetPriorityGrouping>
}
 8001822:	bf00      	nop
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}

0800182a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800182a:	b580      	push	{r7, lr}
 800182c:	b086      	sub	sp, #24
 800182e:	af00      	add	r7, sp, #0
 8001830:	4603      	mov	r3, r0
 8001832:	60b9      	str	r1, [r7, #8]
 8001834:	607a      	str	r2, [r7, #4]
 8001836:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001838:	2300      	movs	r3, #0
 800183a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800183c:	f7ff ff42 	bl	80016c4 <__NVIC_GetPriorityGrouping>
 8001840:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	68b9      	ldr	r1, [r7, #8]
 8001846:	6978      	ldr	r0, [r7, #20]
 8001848:	f7ff ff90 	bl	800176c <NVIC_EncodePriority>
 800184c:	4602      	mov	r2, r0
 800184e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001852:	4611      	mov	r1, r2
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff ff5f 	bl	8001718 <__NVIC_SetPriority>
}
 800185a:	bf00      	nop
 800185c:	3718      	adds	r7, #24
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}

08001862 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001862:	b580      	push	{r7, lr}
 8001864:	b082      	sub	sp, #8
 8001866:	af00      	add	r7, sp, #0
 8001868:	4603      	mov	r3, r0
 800186a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800186c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff ff35 	bl	80016e0 <__NVIC_EnableIRQ>
}
 8001876:	bf00      	nop
 8001878:	3708      	adds	r7, #8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800187e:	b580      	push	{r7, lr}
 8001880:	b082      	sub	sp, #8
 8001882:	af00      	add	r7, sp, #0
 8001884:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	f7ff ffa2 	bl	80017d0 <SysTick_Config>
 800188c:	4603      	mov	r3, r0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
	...

08001898 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001898:	b480      	push	{r7}
 800189a:	b08b      	sub	sp, #44	; 0x2c
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018a2:	2300      	movs	r3, #0
 80018a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80018a6:	2300      	movs	r3, #0
 80018a8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018aa:	e148      	b.n	8001b3e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80018ac:	2201      	movs	r2, #1
 80018ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b0:	fa02 f303 	lsl.w	r3, r2, r3
 80018b4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	69fa      	ldr	r2, [r7, #28]
 80018bc:	4013      	ands	r3, r2
 80018be:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	f040 8137 	bne.w	8001b38 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	4aa3      	ldr	r2, [pc, #652]	; (8001b5c <HAL_GPIO_Init+0x2c4>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d05e      	beq.n	8001992 <HAL_GPIO_Init+0xfa>
 80018d4:	4aa1      	ldr	r2, [pc, #644]	; (8001b5c <HAL_GPIO_Init+0x2c4>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d875      	bhi.n	80019c6 <HAL_GPIO_Init+0x12e>
 80018da:	4aa1      	ldr	r2, [pc, #644]	; (8001b60 <HAL_GPIO_Init+0x2c8>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d058      	beq.n	8001992 <HAL_GPIO_Init+0xfa>
 80018e0:	4a9f      	ldr	r2, [pc, #636]	; (8001b60 <HAL_GPIO_Init+0x2c8>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d86f      	bhi.n	80019c6 <HAL_GPIO_Init+0x12e>
 80018e6:	4a9f      	ldr	r2, [pc, #636]	; (8001b64 <HAL_GPIO_Init+0x2cc>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d052      	beq.n	8001992 <HAL_GPIO_Init+0xfa>
 80018ec:	4a9d      	ldr	r2, [pc, #628]	; (8001b64 <HAL_GPIO_Init+0x2cc>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d869      	bhi.n	80019c6 <HAL_GPIO_Init+0x12e>
 80018f2:	4a9d      	ldr	r2, [pc, #628]	; (8001b68 <HAL_GPIO_Init+0x2d0>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d04c      	beq.n	8001992 <HAL_GPIO_Init+0xfa>
 80018f8:	4a9b      	ldr	r2, [pc, #620]	; (8001b68 <HAL_GPIO_Init+0x2d0>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d863      	bhi.n	80019c6 <HAL_GPIO_Init+0x12e>
 80018fe:	4a9b      	ldr	r2, [pc, #620]	; (8001b6c <HAL_GPIO_Init+0x2d4>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d046      	beq.n	8001992 <HAL_GPIO_Init+0xfa>
 8001904:	4a99      	ldr	r2, [pc, #612]	; (8001b6c <HAL_GPIO_Init+0x2d4>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d85d      	bhi.n	80019c6 <HAL_GPIO_Init+0x12e>
 800190a:	2b12      	cmp	r3, #18
 800190c:	d82a      	bhi.n	8001964 <HAL_GPIO_Init+0xcc>
 800190e:	2b12      	cmp	r3, #18
 8001910:	d859      	bhi.n	80019c6 <HAL_GPIO_Init+0x12e>
 8001912:	a201      	add	r2, pc, #4	; (adr r2, 8001918 <HAL_GPIO_Init+0x80>)
 8001914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001918:	08001993 	.word	0x08001993
 800191c:	0800196d 	.word	0x0800196d
 8001920:	0800197f 	.word	0x0800197f
 8001924:	080019c1 	.word	0x080019c1
 8001928:	080019c7 	.word	0x080019c7
 800192c:	080019c7 	.word	0x080019c7
 8001930:	080019c7 	.word	0x080019c7
 8001934:	080019c7 	.word	0x080019c7
 8001938:	080019c7 	.word	0x080019c7
 800193c:	080019c7 	.word	0x080019c7
 8001940:	080019c7 	.word	0x080019c7
 8001944:	080019c7 	.word	0x080019c7
 8001948:	080019c7 	.word	0x080019c7
 800194c:	080019c7 	.word	0x080019c7
 8001950:	080019c7 	.word	0x080019c7
 8001954:	080019c7 	.word	0x080019c7
 8001958:	080019c7 	.word	0x080019c7
 800195c:	08001975 	.word	0x08001975
 8001960:	08001989 	.word	0x08001989
 8001964:	4a82      	ldr	r2, [pc, #520]	; (8001b70 <HAL_GPIO_Init+0x2d8>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d013      	beq.n	8001992 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800196a:	e02c      	b.n	80019c6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	623b      	str	r3, [r7, #32]
          break;
 8001972:	e029      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	3304      	adds	r3, #4
 800197a:	623b      	str	r3, [r7, #32]
          break;
 800197c:	e024      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	3308      	adds	r3, #8
 8001984:	623b      	str	r3, [r7, #32]
          break;
 8001986:	e01f      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	330c      	adds	r3, #12
 800198e:	623b      	str	r3, [r7, #32]
          break;
 8001990:	e01a      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d102      	bne.n	80019a0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800199a:	2304      	movs	r3, #4
 800199c:	623b      	str	r3, [r7, #32]
          break;
 800199e:	e013      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d105      	bne.n	80019b4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019a8:	2308      	movs	r3, #8
 80019aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	69fa      	ldr	r2, [r7, #28]
 80019b0:	611a      	str	r2, [r3, #16]
          break;
 80019b2:	e009      	b.n	80019c8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019b4:	2308      	movs	r3, #8
 80019b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	69fa      	ldr	r2, [r7, #28]
 80019bc:	615a      	str	r2, [r3, #20]
          break;
 80019be:	e003      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80019c0:	2300      	movs	r3, #0
 80019c2:	623b      	str	r3, [r7, #32]
          break;
 80019c4:	e000      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          break;
 80019c6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	2bff      	cmp	r3, #255	; 0xff
 80019cc:	d801      	bhi.n	80019d2 <HAL_GPIO_Init+0x13a>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	e001      	b.n	80019d6 <HAL_GPIO_Init+0x13e>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	3304      	adds	r3, #4
 80019d6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	2bff      	cmp	r3, #255	; 0xff
 80019dc:	d802      	bhi.n	80019e4 <HAL_GPIO_Init+0x14c>
 80019de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	e002      	b.n	80019ea <HAL_GPIO_Init+0x152>
 80019e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e6:	3b08      	subs	r3, #8
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	210f      	movs	r1, #15
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	fa01 f303 	lsl.w	r3, r1, r3
 80019f8:	43db      	mvns	r3, r3
 80019fa:	401a      	ands	r2, r3
 80019fc:	6a39      	ldr	r1, [r7, #32]
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	fa01 f303 	lsl.w	r3, r1, r3
 8001a04:	431a      	orrs	r2, r3
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	f000 8090 	beq.w	8001b38 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001a18:	4b56      	ldr	r3, [pc, #344]	; (8001b74 <HAL_GPIO_Init+0x2dc>)
 8001a1a:	699b      	ldr	r3, [r3, #24]
 8001a1c:	4a55      	ldr	r2, [pc, #340]	; (8001b74 <HAL_GPIO_Init+0x2dc>)
 8001a1e:	f043 0301 	orr.w	r3, r3, #1
 8001a22:	6193      	str	r3, [r2, #24]
 8001a24:	4b53      	ldr	r3, [pc, #332]	; (8001b74 <HAL_GPIO_Init+0x2dc>)
 8001a26:	699b      	ldr	r3, [r3, #24]
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	60bb      	str	r3, [r7, #8]
 8001a2e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001a30:	4a51      	ldr	r2, [pc, #324]	; (8001b78 <HAL_GPIO_Init+0x2e0>)
 8001a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a34:	089b      	lsrs	r3, r3, #2
 8001a36:	3302      	adds	r3, #2
 8001a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a3c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a40:	f003 0303 	and.w	r3, r3, #3
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	220f      	movs	r2, #15
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	43db      	mvns	r3, r3
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	4013      	ands	r3, r2
 8001a52:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	4a49      	ldr	r2, [pc, #292]	; (8001b7c <HAL_GPIO_Init+0x2e4>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d00d      	beq.n	8001a78 <HAL_GPIO_Init+0x1e0>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	4a48      	ldr	r2, [pc, #288]	; (8001b80 <HAL_GPIO_Init+0x2e8>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d007      	beq.n	8001a74 <HAL_GPIO_Init+0x1dc>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4a47      	ldr	r2, [pc, #284]	; (8001b84 <HAL_GPIO_Init+0x2ec>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d101      	bne.n	8001a70 <HAL_GPIO_Init+0x1d8>
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	e004      	b.n	8001a7a <HAL_GPIO_Init+0x1e2>
 8001a70:	2303      	movs	r3, #3
 8001a72:	e002      	b.n	8001a7a <HAL_GPIO_Init+0x1e2>
 8001a74:	2301      	movs	r3, #1
 8001a76:	e000      	b.n	8001a7a <HAL_GPIO_Init+0x1e2>
 8001a78:	2300      	movs	r3, #0
 8001a7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a7c:	f002 0203 	and.w	r2, r2, #3
 8001a80:	0092      	lsls	r2, r2, #2
 8001a82:	4093      	lsls	r3, r2
 8001a84:	68fa      	ldr	r2, [r7, #12]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a8a:	493b      	ldr	r1, [pc, #236]	; (8001b78 <HAL_GPIO_Init+0x2e0>)
 8001a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a8e:	089b      	lsrs	r3, r3, #2
 8001a90:	3302      	adds	r3, #2
 8001a92:	68fa      	ldr	r2, [r7, #12]
 8001a94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d006      	beq.n	8001ab2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001aa4:	4b38      	ldr	r3, [pc, #224]	; (8001b88 <HAL_GPIO_Init+0x2f0>)
 8001aa6:	689a      	ldr	r2, [r3, #8]
 8001aa8:	4937      	ldr	r1, [pc, #220]	; (8001b88 <HAL_GPIO_Init+0x2f0>)
 8001aaa:	69bb      	ldr	r3, [r7, #24]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	608b      	str	r3, [r1, #8]
 8001ab0:	e006      	b.n	8001ac0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ab2:	4b35      	ldr	r3, [pc, #212]	; (8001b88 <HAL_GPIO_Init+0x2f0>)
 8001ab4:	689a      	ldr	r2, [r3, #8]
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	43db      	mvns	r3, r3
 8001aba:	4933      	ldr	r1, [pc, #204]	; (8001b88 <HAL_GPIO_Init+0x2f0>)
 8001abc:	4013      	ands	r3, r2
 8001abe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d006      	beq.n	8001ada <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001acc:	4b2e      	ldr	r3, [pc, #184]	; (8001b88 <HAL_GPIO_Init+0x2f0>)
 8001ace:	68da      	ldr	r2, [r3, #12]
 8001ad0:	492d      	ldr	r1, [pc, #180]	; (8001b88 <HAL_GPIO_Init+0x2f0>)
 8001ad2:	69bb      	ldr	r3, [r7, #24]
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	60cb      	str	r3, [r1, #12]
 8001ad8:	e006      	b.n	8001ae8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ada:	4b2b      	ldr	r3, [pc, #172]	; (8001b88 <HAL_GPIO_Init+0x2f0>)
 8001adc:	68da      	ldr	r2, [r3, #12]
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	43db      	mvns	r3, r3
 8001ae2:	4929      	ldr	r1, [pc, #164]	; (8001b88 <HAL_GPIO_Init+0x2f0>)
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d006      	beq.n	8001b02 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001af4:	4b24      	ldr	r3, [pc, #144]	; (8001b88 <HAL_GPIO_Init+0x2f0>)
 8001af6:	685a      	ldr	r2, [r3, #4]
 8001af8:	4923      	ldr	r1, [pc, #140]	; (8001b88 <HAL_GPIO_Init+0x2f0>)
 8001afa:	69bb      	ldr	r3, [r7, #24]
 8001afc:	4313      	orrs	r3, r2
 8001afe:	604b      	str	r3, [r1, #4]
 8001b00:	e006      	b.n	8001b10 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b02:	4b21      	ldr	r3, [pc, #132]	; (8001b88 <HAL_GPIO_Init+0x2f0>)
 8001b04:	685a      	ldr	r2, [r3, #4]
 8001b06:	69bb      	ldr	r3, [r7, #24]
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	491f      	ldr	r1, [pc, #124]	; (8001b88 <HAL_GPIO_Init+0x2f0>)
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d006      	beq.n	8001b2a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b1c:	4b1a      	ldr	r3, [pc, #104]	; (8001b88 <HAL_GPIO_Init+0x2f0>)
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	4919      	ldr	r1, [pc, #100]	; (8001b88 <HAL_GPIO_Init+0x2f0>)
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	4313      	orrs	r3, r2
 8001b26:	600b      	str	r3, [r1, #0]
 8001b28:	e006      	b.n	8001b38 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001b2a:	4b17      	ldr	r3, [pc, #92]	; (8001b88 <HAL_GPIO_Init+0x2f0>)
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	69bb      	ldr	r3, [r7, #24]
 8001b30:	43db      	mvns	r3, r3
 8001b32:	4915      	ldr	r1, [pc, #84]	; (8001b88 <HAL_GPIO_Init+0x2f0>)
 8001b34:	4013      	ands	r3, r2
 8001b36:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b44:	fa22 f303 	lsr.w	r3, r2, r3
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	f47f aeaf 	bne.w	80018ac <HAL_GPIO_Init+0x14>
  }
}
 8001b4e:	bf00      	nop
 8001b50:	bf00      	nop
 8001b52:	372c      	adds	r7, #44	; 0x2c
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bc80      	pop	{r7}
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	10320000 	.word	0x10320000
 8001b60:	10310000 	.word	0x10310000
 8001b64:	10220000 	.word	0x10220000
 8001b68:	10210000 	.word	0x10210000
 8001b6c:	10120000 	.word	0x10120000
 8001b70:	10110000 	.word	0x10110000
 8001b74:	40021000 	.word	0x40021000
 8001b78:	40010000 	.word	0x40010000
 8001b7c:	40010800 	.word	0x40010800
 8001b80:	40010c00 	.word	0x40010c00
 8001b84:	40011000 	.word	0x40011000
 8001b88:	40010400 	.word	0x40010400

08001b8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b085      	sub	sp, #20
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	460b      	mov	r3, r1
 8001b96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	689a      	ldr	r2, [r3, #8]
 8001b9c:	887b      	ldrh	r3, [r7, #2]
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d002      	beq.n	8001baa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	73fb      	strb	r3, [r7, #15]
 8001ba8:	e001      	b.n	8001bae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001baa:	2300      	movs	r3, #0
 8001bac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3714      	adds	r7, #20
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bc80      	pop	{r7}
 8001bb8:	4770      	bx	lr

08001bba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bba:	b480      	push	{r7}
 8001bbc:	b083      	sub	sp, #12
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	6078      	str	r0, [r7, #4]
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	807b      	strh	r3, [r7, #2]
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bca:	787b      	ldrb	r3, [r7, #1]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d003      	beq.n	8001bd8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bd0:	887a      	ldrh	r2, [r7, #2]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001bd6:	e003      	b.n	8001be0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001bd8:	887b      	ldrh	r3, [r7, #2]
 8001bda:	041a      	lsls	r2, r3, #16
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	611a      	str	r2, [r3, #16]
}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bc80      	pop	{r7}
 8001be8:	4770      	bx	lr
	...

08001bec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e26c      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0301 	and.w	r3, r3, #1
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f000 8087 	beq.w	8001d1a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c0c:	4b92      	ldr	r3, [pc, #584]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f003 030c 	and.w	r3, r3, #12
 8001c14:	2b04      	cmp	r3, #4
 8001c16:	d00c      	beq.n	8001c32 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c18:	4b8f      	ldr	r3, [pc, #572]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f003 030c 	and.w	r3, r3, #12
 8001c20:	2b08      	cmp	r3, #8
 8001c22:	d112      	bne.n	8001c4a <HAL_RCC_OscConfig+0x5e>
 8001c24:	4b8c      	ldr	r3, [pc, #560]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c30:	d10b      	bne.n	8001c4a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c32:	4b89      	ldr	r3, [pc, #548]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d06c      	beq.n	8001d18 <HAL_RCC_OscConfig+0x12c>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d168      	bne.n	8001d18 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e246      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c52:	d106      	bne.n	8001c62 <HAL_RCC_OscConfig+0x76>
 8001c54:	4b80      	ldr	r3, [pc, #512]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a7f      	ldr	r2, [pc, #508]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c5e:	6013      	str	r3, [r2, #0]
 8001c60:	e02e      	b.n	8001cc0 <HAL_RCC_OscConfig+0xd4>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d10c      	bne.n	8001c84 <HAL_RCC_OscConfig+0x98>
 8001c6a:	4b7b      	ldr	r3, [pc, #492]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a7a      	ldr	r2, [pc, #488]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c74:	6013      	str	r3, [r2, #0]
 8001c76:	4b78      	ldr	r3, [pc, #480]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a77      	ldr	r2, [pc, #476]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c80:	6013      	str	r3, [r2, #0]
 8001c82:	e01d      	b.n	8001cc0 <HAL_RCC_OscConfig+0xd4>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c8c:	d10c      	bne.n	8001ca8 <HAL_RCC_OscConfig+0xbc>
 8001c8e:	4b72      	ldr	r3, [pc, #456]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a71      	ldr	r2, [pc, #452]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c98:	6013      	str	r3, [r2, #0]
 8001c9a:	4b6f      	ldr	r3, [pc, #444]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a6e      	ldr	r2, [pc, #440]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001ca0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ca4:	6013      	str	r3, [r2, #0]
 8001ca6:	e00b      	b.n	8001cc0 <HAL_RCC_OscConfig+0xd4>
 8001ca8:	4b6b      	ldr	r3, [pc, #428]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a6a      	ldr	r2, [pc, #424]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001cae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cb2:	6013      	str	r3, [r2, #0]
 8001cb4:	4b68      	ldr	r3, [pc, #416]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a67      	ldr	r2, [pc, #412]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001cba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cbe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d013      	beq.n	8001cf0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc8:	f7ff fcce 	bl	8001668 <HAL_GetTick>
 8001ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cce:	e008      	b.n	8001ce2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cd0:	f7ff fcca 	bl	8001668 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	2b64      	cmp	r3, #100	; 0x64
 8001cdc:	d901      	bls.n	8001ce2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e1fa      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ce2:	4b5d      	ldr	r3, [pc, #372]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d0f0      	beq.n	8001cd0 <HAL_RCC_OscConfig+0xe4>
 8001cee:	e014      	b.n	8001d1a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf0:	f7ff fcba 	bl	8001668 <HAL_GetTick>
 8001cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cf6:	e008      	b.n	8001d0a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cf8:	f7ff fcb6 	bl	8001668 <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b64      	cmp	r3, #100	; 0x64
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e1e6      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d0a:	4b53      	ldr	r3, [pc, #332]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d1f0      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x10c>
 8001d16:	e000      	b.n	8001d1a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d063      	beq.n	8001dee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d26:	4b4c      	ldr	r3, [pc, #304]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f003 030c 	and.w	r3, r3, #12
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d00b      	beq.n	8001d4a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001d32:	4b49      	ldr	r3, [pc, #292]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f003 030c 	and.w	r3, r3, #12
 8001d3a:	2b08      	cmp	r3, #8
 8001d3c:	d11c      	bne.n	8001d78 <HAL_RCC_OscConfig+0x18c>
 8001d3e:	4b46      	ldr	r3, [pc, #280]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d116      	bne.n	8001d78 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d4a:	4b43      	ldr	r3, [pc, #268]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0302 	and.w	r3, r3, #2
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d005      	beq.n	8001d62 <HAL_RCC_OscConfig+0x176>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	691b      	ldr	r3, [r3, #16]
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d001      	beq.n	8001d62 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e1ba      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d62:	4b3d      	ldr	r3, [pc, #244]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	695b      	ldr	r3, [r3, #20]
 8001d6e:	00db      	lsls	r3, r3, #3
 8001d70:	4939      	ldr	r1, [pc, #228]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001d72:	4313      	orrs	r3, r2
 8001d74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d76:	e03a      	b.n	8001dee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	691b      	ldr	r3, [r3, #16]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d020      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d80:	4b36      	ldr	r3, [pc, #216]	; (8001e5c <HAL_RCC_OscConfig+0x270>)
 8001d82:	2201      	movs	r2, #1
 8001d84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d86:	f7ff fc6f 	bl	8001668 <HAL_GetTick>
 8001d8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d8c:	e008      	b.n	8001da0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d8e:	f7ff fc6b 	bl	8001668 <HAL_GetTick>
 8001d92:	4602      	mov	r2, r0
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d901      	bls.n	8001da0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	e19b      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001da0:	4b2d      	ldr	r3, [pc, #180]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0302 	and.w	r3, r3, #2
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d0f0      	beq.n	8001d8e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dac:	4b2a      	ldr	r3, [pc, #168]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	695b      	ldr	r3, [r3, #20]
 8001db8:	00db      	lsls	r3, r3, #3
 8001dba:	4927      	ldr	r1, [pc, #156]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	600b      	str	r3, [r1, #0]
 8001dc0:	e015      	b.n	8001dee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dc2:	4b26      	ldr	r3, [pc, #152]	; (8001e5c <HAL_RCC_OscConfig+0x270>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc8:	f7ff fc4e 	bl	8001668 <HAL_GetTick>
 8001dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dce:	e008      	b.n	8001de2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dd0:	f7ff fc4a 	bl	8001668 <HAL_GetTick>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d901      	bls.n	8001de2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e17a      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001de2:	4b1d      	ldr	r3, [pc, #116]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d1f0      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0308 	and.w	r3, r3, #8
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d03a      	beq.n	8001e70 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	699b      	ldr	r3, [r3, #24]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d019      	beq.n	8001e36 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e02:	4b17      	ldr	r3, [pc, #92]	; (8001e60 <HAL_RCC_OscConfig+0x274>)
 8001e04:	2201      	movs	r2, #1
 8001e06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e08:	f7ff fc2e 	bl	8001668 <HAL_GetTick>
 8001e0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e0e:	e008      	b.n	8001e22 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e10:	f7ff fc2a 	bl	8001668 <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d901      	bls.n	8001e22 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e15a      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e22:	4b0d      	ldr	r3, [pc, #52]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e26:	f003 0302 	and.w	r3, r3, #2
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d0f0      	beq.n	8001e10 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001e2e:	2001      	movs	r0, #1
 8001e30:	f000 fa9a 	bl	8002368 <RCC_Delay>
 8001e34:	e01c      	b.n	8001e70 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e36:	4b0a      	ldr	r3, [pc, #40]	; (8001e60 <HAL_RCC_OscConfig+0x274>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e3c:	f7ff fc14 	bl	8001668 <HAL_GetTick>
 8001e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e42:	e00f      	b.n	8001e64 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e44:	f7ff fc10 	bl	8001668 <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	2b02      	cmp	r3, #2
 8001e50:	d908      	bls.n	8001e64 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001e52:	2303      	movs	r3, #3
 8001e54:	e140      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
 8001e56:	bf00      	nop
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	42420000 	.word	0x42420000
 8001e60:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e64:	4b9e      	ldr	r3, [pc, #632]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e68:	f003 0302 	and.w	r3, r3, #2
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d1e9      	bne.n	8001e44 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 0304 	and.w	r3, r3, #4
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	f000 80a6 	beq.w	8001fca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e82:	4b97      	ldr	r3, [pc, #604]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001e84:	69db      	ldr	r3, [r3, #28]
 8001e86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d10d      	bne.n	8001eaa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e8e:	4b94      	ldr	r3, [pc, #592]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001e90:	69db      	ldr	r3, [r3, #28]
 8001e92:	4a93      	ldr	r2, [pc, #588]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001e94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e98:	61d3      	str	r3, [r2, #28]
 8001e9a:	4b91      	ldr	r3, [pc, #580]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea2:	60bb      	str	r3, [r7, #8]
 8001ea4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eaa:	4b8e      	ldr	r3, [pc, #568]	; (80020e4 <HAL_RCC_OscConfig+0x4f8>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d118      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001eb6:	4b8b      	ldr	r3, [pc, #556]	; (80020e4 <HAL_RCC_OscConfig+0x4f8>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a8a      	ldr	r2, [pc, #552]	; (80020e4 <HAL_RCC_OscConfig+0x4f8>)
 8001ebc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ec0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ec2:	f7ff fbd1 	bl	8001668 <HAL_GetTick>
 8001ec6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ec8:	e008      	b.n	8001edc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001eca:	f7ff fbcd 	bl	8001668 <HAL_GetTick>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	2b64      	cmp	r3, #100	; 0x64
 8001ed6:	d901      	bls.n	8001edc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	e0fd      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001edc:	4b81      	ldr	r3, [pc, #516]	; (80020e4 <HAL_RCC_OscConfig+0x4f8>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d0f0      	beq.n	8001eca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d106      	bne.n	8001efe <HAL_RCC_OscConfig+0x312>
 8001ef0:	4b7b      	ldr	r3, [pc, #492]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001ef2:	6a1b      	ldr	r3, [r3, #32]
 8001ef4:	4a7a      	ldr	r2, [pc, #488]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001ef6:	f043 0301 	orr.w	r3, r3, #1
 8001efa:	6213      	str	r3, [r2, #32]
 8001efc:	e02d      	b.n	8001f5a <HAL_RCC_OscConfig+0x36e>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d10c      	bne.n	8001f20 <HAL_RCC_OscConfig+0x334>
 8001f06:	4b76      	ldr	r3, [pc, #472]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f08:	6a1b      	ldr	r3, [r3, #32]
 8001f0a:	4a75      	ldr	r2, [pc, #468]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f0c:	f023 0301 	bic.w	r3, r3, #1
 8001f10:	6213      	str	r3, [r2, #32]
 8001f12:	4b73      	ldr	r3, [pc, #460]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f14:	6a1b      	ldr	r3, [r3, #32]
 8001f16:	4a72      	ldr	r2, [pc, #456]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f18:	f023 0304 	bic.w	r3, r3, #4
 8001f1c:	6213      	str	r3, [r2, #32]
 8001f1e:	e01c      	b.n	8001f5a <HAL_RCC_OscConfig+0x36e>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	2b05      	cmp	r3, #5
 8001f26:	d10c      	bne.n	8001f42 <HAL_RCC_OscConfig+0x356>
 8001f28:	4b6d      	ldr	r3, [pc, #436]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f2a:	6a1b      	ldr	r3, [r3, #32]
 8001f2c:	4a6c      	ldr	r2, [pc, #432]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f2e:	f043 0304 	orr.w	r3, r3, #4
 8001f32:	6213      	str	r3, [r2, #32]
 8001f34:	4b6a      	ldr	r3, [pc, #424]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f36:	6a1b      	ldr	r3, [r3, #32]
 8001f38:	4a69      	ldr	r2, [pc, #420]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f3a:	f043 0301 	orr.w	r3, r3, #1
 8001f3e:	6213      	str	r3, [r2, #32]
 8001f40:	e00b      	b.n	8001f5a <HAL_RCC_OscConfig+0x36e>
 8001f42:	4b67      	ldr	r3, [pc, #412]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f44:	6a1b      	ldr	r3, [r3, #32]
 8001f46:	4a66      	ldr	r2, [pc, #408]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f48:	f023 0301 	bic.w	r3, r3, #1
 8001f4c:	6213      	str	r3, [r2, #32]
 8001f4e:	4b64      	ldr	r3, [pc, #400]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f50:	6a1b      	ldr	r3, [r3, #32]
 8001f52:	4a63      	ldr	r2, [pc, #396]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f54:	f023 0304 	bic.w	r3, r3, #4
 8001f58:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d015      	beq.n	8001f8e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f62:	f7ff fb81 	bl	8001668 <HAL_GetTick>
 8001f66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f68:	e00a      	b.n	8001f80 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f6a:	f7ff fb7d 	bl	8001668 <HAL_GetTick>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e0ab      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f80:	4b57      	ldr	r3, [pc, #348]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f82:	6a1b      	ldr	r3, [r3, #32]
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d0ee      	beq.n	8001f6a <HAL_RCC_OscConfig+0x37e>
 8001f8c:	e014      	b.n	8001fb8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f8e:	f7ff fb6b 	bl	8001668 <HAL_GetTick>
 8001f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f94:	e00a      	b.n	8001fac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f96:	f7ff fb67 	bl	8001668 <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d901      	bls.n	8001fac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e095      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fac:	4b4c      	ldr	r3, [pc, #304]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001fae:	6a1b      	ldr	r3, [r3, #32]
 8001fb0:	f003 0302 	and.w	r3, r3, #2
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d1ee      	bne.n	8001f96 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001fb8:	7dfb      	ldrb	r3, [r7, #23]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d105      	bne.n	8001fca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fbe:	4b48      	ldr	r3, [pc, #288]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001fc0:	69db      	ldr	r3, [r3, #28]
 8001fc2:	4a47      	ldr	r2, [pc, #284]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001fc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fc8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	69db      	ldr	r3, [r3, #28]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	f000 8081 	beq.w	80020d6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fd4:	4b42      	ldr	r3, [pc, #264]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f003 030c 	and.w	r3, r3, #12
 8001fdc:	2b08      	cmp	r3, #8
 8001fde:	d061      	beq.n	80020a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	69db      	ldr	r3, [r3, #28]
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d146      	bne.n	8002076 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fe8:	4b3f      	ldr	r3, [pc, #252]	; (80020e8 <HAL_RCC_OscConfig+0x4fc>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fee:	f7ff fb3b 	bl	8001668 <HAL_GetTick>
 8001ff2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ff4:	e008      	b.n	8002008 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ff6:	f7ff fb37 	bl	8001668 <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	2b02      	cmp	r3, #2
 8002002:	d901      	bls.n	8002008 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e067      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002008:	4b35      	ldr	r3, [pc, #212]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002010:	2b00      	cmp	r3, #0
 8002012:	d1f0      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6a1b      	ldr	r3, [r3, #32]
 8002018:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800201c:	d108      	bne.n	8002030 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800201e:	4b30      	ldr	r3, [pc, #192]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	492d      	ldr	r1, [pc, #180]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 800202c:	4313      	orrs	r3, r2
 800202e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002030:	4b2b      	ldr	r3, [pc, #172]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6a19      	ldr	r1, [r3, #32]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002040:	430b      	orrs	r3, r1
 8002042:	4927      	ldr	r1, [pc, #156]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8002044:	4313      	orrs	r3, r2
 8002046:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002048:	4b27      	ldr	r3, [pc, #156]	; (80020e8 <HAL_RCC_OscConfig+0x4fc>)
 800204a:	2201      	movs	r2, #1
 800204c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800204e:	f7ff fb0b 	bl	8001668 <HAL_GetTick>
 8002052:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002054:	e008      	b.n	8002068 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002056:	f7ff fb07 	bl	8001668 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d901      	bls.n	8002068 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e037      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002068:	4b1d      	ldr	r3, [pc, #116]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002070:	2b00      	cmp	r3, #0
 8002072:	d0f0      	beq.n	8002056 <HAL_RCC_OscConfig+0x46a>
 8002074:	e02f      	b.n	80020d6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002076:	4b1c      	ldr	r3, [pc, #112]	; (80020e8 <HAL_RCC_OscConfig+0x4fc>)
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800207c:	f7ff faf4 	bl	8001668 <HAL_GetTick>
 8002080:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002082:	e008      	b.n	8002096 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002084:	f7ff faf0 	bl	8001668 <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	2b02      	cmp	r3, #2
 8002090:	d901      	bls.n	8002096 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e020      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002096:	4b12      	ldr	r3, [pc, #72]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d1f0      	bne.n	8002084 <HAL_RCC_OscConfig+0x498>
 80020a2:	e018      	b.n	80020d6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	69db      	ldr	r3, [r3, #28]
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d101      	bne.n	80020b0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e013      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80020b0:	4b0b      	ldr	r3, [pc, #44]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a1b      	ldr	r3, [r3, #32]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d106      	bne.n	80020d2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d001      	beq.n	80020d6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e000      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80020d6:	2300      	movs	r3, #0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3718      	adds	r7, #24
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	40021000 	.word	0x40021000
 80020e4:	40007000 	.word	0x40007000
 80020e8:	42420060 	.word	0x42420060

080020ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d101      	bne.n	8002100 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e0d0      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002100:	4b6a      	ldr	r3, [pc, #424]	; (80022ac <HAL_RCC_ClockConfig+0x1c0>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 0307 	and.w	r3, r3, #7
 8002108:	683a      	ldr	r2, [r7, #0]
 800210a:	429a      	cmp	r2, r3
 800210c:	d910      	bls.n	8002130 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800210e:	4b67      	ldr	r3, [pc, #412]	; (80022ac <HAL_RCC_ClockConfig+0x1c0>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f023 0207 	bic.w	r2, r3, #7
 8002116:	4965      	ldr	r1, [pc, #404]	; (80022ac <HAL_RCC_ClockConfig+0x1c0>)
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	4313      	orrs	r3, r2
 800211c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800211e:	4b63      	ldr	r3, [pc, #396]	; (80022ac <HAL_RCC_ClockConfig+0x1c0>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0307 	and.w	r3, r3, #7
 8002126:	683a      	ldr	r2, [r7, #0]
 8002128:	429a      	cmp	r2, r3
 800212a:	d001      	beq.n	8002130 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800212c:	2301      	movs	r3, #1
 800212e:	e0b8      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0302 	and.w	r3, r3, #2
 8002138:	2b00      	cmp	r3, #0
 800213a:	d020      	beq.n	800217e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 0304 	and.w	r3, r3, #4
 8002144:	2b00      	cmp	r3, #0
 8002146:	d005      	beq.n	8002154 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002148:	4b59      	ldr	r3, [pc, #356]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	4a58      	ldr	r2, [pc, #352]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 800214e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002152:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0308 	and.w	r3, r3, #8
 800215c:	2b00      	cmp	r3, #0
 800215e:	d005      	beq.n	800216c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002160:	4b53      	ldr	r3, [pc, #332]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	4a52      	ldr	r2, [pc, #328]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002166:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800216a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800216c:	4b50      	ldr	r3, [pc, #320]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	494d      	ldr	r1, [pc, #308]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 800217a:	4313      	orrs	r3, r2
 800217c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	2b00      	cmp	r3, #0
 8002188:	d040      	beq.n	800220c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	2b01      	cmp	r3, #1
 8002190:	d107      	bne.n	80021a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002192:	4b47      	ldr	r3, [pc, #284]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d115      	bne.n	80021ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e07f      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d107      	bne.n	80021ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021aa:	4b41      	ldr	r3, [pc, #260]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d109      	bne.n	80021ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e073      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021ba:	4b3d      	ldr	r3, [pc, #244]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0302 	and.w	r3, r3, #2
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d101      	bne.n	80021ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e06b      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021ca:	4b39      	ldr	r3, [pc, #228]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	f023 0203 	bic.w	r2, r3, #3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	4936      	ldr	r1, [pc, #216]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 80021d8:	4313      	orrs	r3, r2
 80021da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021dc:	f7ff fa44 	bl	8001668 <HAL_GetTick>
 80021e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021e2:	e00a      	b.n	80021fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021e4:	f7ff fa40 	bl	8001668 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d901      	bls.n	80021fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021f6:	2303      	movs	r3, #3
 80021f8:	e053      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021fa:	4b2d      	ldr	r3, [pc, #180]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f003 020c 	and.w	r2, r3, #12
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	429a      	cmp	r2, r3
 800220a:	d1eb      	bne.n	80021e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800220c:	4b27      	ldr	r3, [pc, #156]	; (80022ac <HAL_RCC_ClockConfig+0x1c0>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0307 	and.w	r3, r3, #7
 8002214:	683a      	ldr	r2, [r7, #0]
 8002216:	429a      	cmp	r2, r3
 8002218:	d210      	bcs.n	800223c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800221a:	4b24      	ldr	r3, [pc, #144]	; (80022ac <HAL_RCC_ClockConfig+0x1c0>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f023 0207 	bic.w	r2, r3, #7
 8002222:	4922      	ldr	r1, [pc, #136]	; (80022ac <HAL_RCC_ClockConfig+0x1c0>)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	4313      	orrs	r3, r2
 8002228:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800222a:	4b20      	ldr	r3, [pc, #128]	; (80022ac <HAL_RCC_ClockConfig+0x1c0>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0307 	and.w	r3, r3, #7
 8002232:	683a      	ldr	r2, [r7, #0]
 8002234:	429a      	cmp	r2, r3
 8002236:	d001      	beq.n	800223c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e032      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0304 	and.w	r3, r3, #4
 8002244:	2b00      	cmp	r3, #0
 8002246:	d008      	beq.n	800225a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002248:	4b19      	ldr	r3, [pc, #100]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	4916      	ldr	r1, [pc, #88]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002256:	4313      	orrs	r3, r2
 8002258:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0308 	and.w	r3, r3, #8
 8002262:	2b00      	cmp	r3, #0
 8002264:	d009      	beq.n	800227a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002266:	4b12      	ldr	r3, [pc, #72]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	691b      	ldr	r3, [r3, #16]
 8002272:	00db      	lsls	r3, r3, #3
 8002274:	490e      	ldr	r1, [pc, #56]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002276:	4313      	orrs	r3, r2
 8002278:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800227a:	f000 f821 	bl	80022c0 <HAL_RCC_GetSysClockFreq>
 800227e:	4602      	mov	r2, r0
 8002280:	4b0b      	ldr	r3, [pc, #44]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	091b      	lsrs	r3, r3, #4
 8002286:	f003 030f 	and.w	r3, r3, #15
 800228a:	490a      	ldr	r1, [pc, #40]	; (80022b4 <HAL_RCC_ClockConfig+0x1c8>)
 800228c:	5ccb      	ldrb	r3, [r1, r3]
 800228e:	fa22 f303 	lsr.w	r3, r2, r3
 8002292:	4a09      	ldr	r2, [pc, #36]	; (80022b8 <HAL_RCC_ClockConfig+0x1cc>)
 8002294:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002296:	4b09      	ldr	r3, [pc, #36]	; (80022bc <HAL_RCC_ClockConfig+0x1d0>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4618      	mov	r0, r3
 800229c:	f7ff f9a2 	bl	80015e4 <HAL_InitTick>

  return HAL_OK;
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3710      	adds	r7, #16
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	40022000 	.word	0x40022000
 80022b0:	40021000 	.word	0x40021000
 80022b4:	08002be4 	.word	0x08002be4
 80022b8:	20000050 	.word	0x20000050
 80022bc:	20000054 	.word	0x20000054

080022c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b087      	sub	sp, #28
 80022c4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80022c6:	2300      	movs	r3, #0
 80022c8:	60fb      	str	r3, [r7, #12]
 80022ca:	2300      	movs	r3, #0
 80022cc:	60bb      	str	r3, [r7, #8]
 80022ce:	2300      	movs	r3, #0
 80022d0:	617b      	str	r3, [r7, #20]
 80022d2:	2300      	movs	r3, #0
 80022d4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80022d6:	2300      	movs	r3, #0
 80022d8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80022da:	4b1e      	ldr	r3, [pc, #120]	; (8002354 <HAL_RCC_GetSysClockFreq+0x94>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f003 030c 	and.w	r3, r3, #12
 80022e6:	2b04      	cmp	r3, #4
 80022e8:	d002      	beq.n	80022f0 <HAL_RCC_GetSysClockFreq+0x30>
 80022ea:	2b08      	cmp	r3, #8
 80022ec:	d003      	beq.n	80022f6 <HAL_RCC_GetSysClockFreq+0x36>
 80022ee:	e027      	b.n	8002340 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80022f0:	4b19      	ldr	r3, [pc, #100]	; (8002358 <HAL_RCC_GetSysClockFreq+0x98>)
 80022f2:	613b      	str	r3, [r7, #16]
      break;
 80022f4:	e027      	b.n	8002346 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	0c9b      	lsrs	r3, r3, #18
 80022fa:	f003 030f 	and.w	r3, r3, #15
 80022fe:	4a17      	ldr	r2, [pc, #92]	; (800235c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002300:	5cd3      	ldrb	r3, [r2, r3]
 8002302:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d010      	beq.n	8002330 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800230e:	4b11      	ldr	r3, [pc, #68]	; (8002354 <HAL_RCC_GetSysClockFreq+0x94>)
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	0c5b      	lsrs	r3, r3, #17
 8002314:	f003 0301 	and.w	r3, r3, #1
 8002318:	4a11      	ldr	r2, [pc, #68]	; (8002360 <HAL_RCC_GetSysClockFreq+0xa0>)
 800231a:	5cd3      	ldrb	r3, [r2, r3]
 800231c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a0d      	ldr	r2, [pc, #52]	; (8002358 <HAL_RCC_GetSysClockFreq+0x98>)
 8002322:	fb02 f203 	mul.w	r2, r2, r3
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	fbb2 f3f3 	udiv	r3, r2, r3
 800232c:	617b      	str	r3, [r7, #20]
 800232e:	e004      	b.n	800233a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	4a0c      	ldr	r2, [pc, #48]	; (8002364 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002334:	fb02 f303 	mul.w	r3, r2, r3
 8002338:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	613b      	str	r3, [r7, #16]
      break;
 800233e:	e002      	b.n	8002346 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002340:	4b05      	ldr	r3, [pc, #20]	; (8002358 <HAL_RCC_GetSysClockFreq+0x98>)
 8002342:	613b      	str	r3, [r7, #16]
      break;
 8002344:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002346:	693b      	ldr	r3, [r7, #16]
}
 8002348:	4618      	mov	r0, r3
 800234a:	371c      	adds	r7, #28
 800234c:	46bd      	mov	sp, r7
 800234e:	bc80      	pop	{r7}
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	40021000 	.word	0x40021000
 8002358:	007a1200 	.word	0x007a1200
 800235c:	08002bf4 	.word	0x08002bf4
 8002360:	08002c04 	.word	0x08002c04
 8002364:	003d0900 	.word	0x003d0900

08002368 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002368:	b480      	push	{r7}
 800236a:	b085      	sub	sp, #20
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002370:	4b0a      	ldr	r3, [pc, #40]	; (800239c <RCC_Delay+0x34>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a0a      	ldr	r2, [pc, #40]	; (80023a0 <RCC_Delay+0x38>)
 8002376:	fba2 2303 	umull	r2, r3, r2, r3
 800237a:	0a5b      	lsrs	r3, r3, #9
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	fb02 f303 	mul.w	r3, r2, r3
 8002382:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002384:	bf00      	nop
  }
  while (Delay --);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	1e5a      	subs	r2, r3, #1
 800238a:	60fa      	str	r2, [r7, #12]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d1f9      	bne.n	8002384 <RCC_Delay+0x1c>
}
 8002390:	bf00      	nop
 8002392:	bf00      	nop
 8002394:	3714      	adds	r7, #20
 8002396:	46bd      	mov	sp, r7
 8002398:	bc80      	pop	{r7}
 800239a:	4770      	bx	lr
 800239c:	20000050 	.word	0x20000050
 80023a0:	10624dd3 	.word	0x10624dd3

080023a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e041      	b.n	800243a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d106      	bne.n	80023d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f7fe ff92 	bl	80012f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2202      	movs	r2, #2
 80023d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3304      	adds	r3, #4
 80023e0:	4619      	mov	r1, r3
 80023e2:	4610      	mov	r0, r2
 80023e4:	f000 fa6e 	bl	80028c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2201      	movs	r2, #1
 80023ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2201      	movs	r2, #1
 80023f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2201      	movs	r2, #1
 80023fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2201      	movs	r2, #1
 8002404:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2201      	movs	r2, #1
 800240c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2201      	movs	r2, #1
 8002424:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2201      	movs	r2, #1
 800242c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
	...

08002444 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002452:	b2db      	uxtb	r3, r3
 8002454:	2b01      	cmp	r3, #1
 8002456:	d001      	beq.n	800245c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e035      	b.n	80024c8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2202      	movs	r2, #2
 8002460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	68da      	ldr	r2, [r3, #12]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f042 0201 	orr.w	r2, r2, #1
 8002472:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a16      	ldr	r2, [pc, #88]	; (80024d4 <HAL_TIM_Base_Start_IT+0x90>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d009      	beq.n	8002492 <HAL_TIM_Base_Start_IT+0x4e>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002486:	d004      	beq.n	8002492 <HAL_TIM_Base_Start_IT+0x4e>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a12      	ldr	r2, [pc, #72]	; (80024d8 <HAL_TIM_Base_Start_IT+0x94>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d111      	bne.n	80024b6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	f003 0307 	and.w	r3, r3, #7
 800249c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2b06      	cmp	r3, #6
 80024a2:	d010      	beq.n	80024c6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f042 0201 	orr.w	r2, r2, #1
 80024b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024b4:	e007      	b.n	80024c6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f042 0201 	orr.w	r2, r2, #1
 80024c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3714      	adds	r7, #20
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bc80      	pop	{r7}
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	40012c00 	.word	0x40012c00
 80024d8:	40000400 	.word	0x40000400

080024dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	691b      	ldr	r3, [r3, #16]
 80024ea:	f003 0302 	and.w	r3, r3, #2
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d122      	bne.n	8002538 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	f003 0302 	and.w	r3, r3, #2
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	d11b      	bne.n	8002538 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f06f 0202 	mvn.w	r2, #2
 8002508:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2201      	movs	r2, #1
 800250e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	699b      	ldr	r3, [r3, #24]
 8002516:	f003 0303 	and.w	r3, r3, #3
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f000 f9b4 	bl	800288c <HAL_TIM_IC_CaptureCallback>
 8002524:	e005      	b.n	8002532 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f000 f9a7 	bl	800287a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f000 f9b6 	bl	800289e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2200      	movs	r2, #0
 8002536:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	691b      	ldr	r3, [r3, #16]
 800253e:	f003 0304 	and.w	r3, r3, #4
 8002542:	2b04      	cmp	r3, #4
 8002544:	d122      	bne.n	800258c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	f003 0304 	and.w	r3, r3, #4
 8002550:	2b04      	cmp	r3, #4
 8002552:	d11b      	bne.n	800258c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f06f 0204 	mvn.w	r2, #4
 800255c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2202      	movs	r2, #2
 8002562:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	699b      	ldr	r3, [r3, #24]
 800256a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800256e:	2b00      	cmp	r3, #0
 8002570:	d003      	beq.n	800257a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f000 f98a 	bl	800288c <HAL_TIM_IC_CaptureCallback>
 8002578:	e005      	b.n	8002586 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f000 f97d 	bl	800287a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f000 f98c 	bl	800289e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2200      	movs	r2, #0
 800258a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	691b      	ldr	r3, [r3, #16]
 8002592:	f003 0308 	and.w	r3, r3, #8
 8002596:	2b08      	cmp	r3, #8
 8002598:	d122      	bne.n	80025e0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	f003 0308 	and.w	r3, r3, #8
 80025a4:	2b08      	cmp	r3, #8
 80025a6:	d11b      	bne.n	80025e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f06f 0208 	mvn.w	r2, #8
 80025b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2204      	movs	r2, #4
 80025b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	69db      	ldr	r3, [r3, #28]
 80025be:	f003 0303 	and.w	r3, r3, #3
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d003      	beq.n	80025ce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f000 f960 	bl	800288c <HAL_TIM_IC_CaptureCallback>
 80025cc:	e005      	b.n	80025da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f000 f953 	bl	800287a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025d4:	6878      	ldr	r0, [r7, #4]
 80025d6:	f000 f962 	bl	800289e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2200      	movs	r2, #0
 80025de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	691b      	ldr	r3, [r3, #16]
 80025e6:	f003 0310 	and.w	r3, r3, #16
 80025ea:	2b10      	cmp	r3, #16
 80025ec:	d122      	bne.n	8002634 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	f003 0310 	and.w	r3, r3, #16
 80025f8:	2b10      	cmp	r3, #16
 80025fa:	d11b      	bne.n	8002634 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f06f 0210 	mvn.w	r2, #16
 8002604:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2208      	movs	r2, #8
 800260a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	69db      	ldr	r3, [r3, #28]
 8002612:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002616:	2b00      	cmp	r3, #0
 8002618:	d003      	beq.n	8002622 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 f936 	bl	800288c <HAL_TIM_IC_CaptureCallback>
 8002620:	e005      	b.n	800262e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 f929 	bl	800287a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f000 f938 	bl	800289e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	f003 0301 	and.w	r3, r3, #1
 800263e:	2b01      	cmp	r3, #1
 8002640:	d10e      	bne.n	8002660 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	f003 0301 	and.w	r3, r3, #1
 800264c:	2b01      	cmp	r3, #1
 800264e:	d107      	bne.n	8002660 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f06f 0201 	mvn.w	r2, #1
 8002658:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f7fe fc2e 	bl	8000ebc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	691b      	ldr	r3, [r3, #16]
 8002666:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800266a:	2b80      	cmp	r3, #128	; 0x80
 800266c:	d10e      	bne.n	800268c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002678:	2b80      	cmp	r3, #128	; 0x80
 800267a:	d107      	bne.n	800268c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f000 fa6b 	bl	8002b62 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002696:	2b40      	cmp	r3, #64	; 0x40
 8002698:	d10e      	bne.n	80026b8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026a4:	2b40      	cmp	r3, #64	; 0x40
 80026a6:	d107      	bne.n	80026b8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80026b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f000 f8fc 	bl	80028b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	691b      	ldr	r3, [r3, #16]
 80026be:	f003 0320 	and.w	r3, r3, #32
 80026c2:	2b20      	cmp	r3, #32
 80026c4:	d10e      	bne.n	80026e4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	f003 0320 	and.w	r3, r3, #32
 80026d0:	2b20      	cmp	r3, #32
 80026d2:	d107      	bne.n	80026e4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f06f 0220 	mvn.w	r2, #32
 80026dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f000 fa36 	bl	8002b50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80026e4:	bf00      	nop
 80026e6:	3708      	adds	r7, #8
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}

080026ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026f6:	2300      	movs	r3, #0
 80026f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002700:	2b01      	cmp	r3, #1
 8002702:	d101      	bne.n	8002708 <HAL_TIM_ConfigClockSource+0x1c>
 8002704:	2302      	movs	r3, #2
 8002706:	e0b4      	b.n	8002872 <HAL_TIM_ConfigClockSource+0x186>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2201      	movs	r2, #1
 800270c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2202      	movs	r2, #2
 8002714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002726:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800272e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	68ba      	ldr	r2, [r7, #8]
 8002736:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002740:	d03e      	beq.n	80027c0 <HAL_TIM_ConfigClockSource+0xd4>
 8002742:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002746:	f200 8087 	bhi.w	8002858 <HAL_TIM_ConfigClockSource+0x16c>
 800274a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800274e:	f000 8086 	beq.w	800285e <HAL_TIM_ConfigClockSource+0x172>
 8002752:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002756:	d87f      	bhi.n	8002858 <HAL_TIM_ConfigClockSource+0x16c>
 8002758:	2b70      	cmp	r3, #112	; 0x70
 800275a:	d01a      	beq.n	8002792 <HAL_TIM_ConfigClockSource+0xa6>
 800275c:	2b70      	cmp	r3, #112	; 0x70
 800275e:	d87b      	bhi.n	8002858 <HAL_TIM_ConfigClockSource+0x16c>
 8002760:	2b60      	cmp	r3, #96	; 0x60
 8002762:	d050      	beq.n	8002806 <HAL_TIM_ConfigClockSource+0x11a>
 8002764:	2b60      	cmp	r3, #96	; 0x60
 8002766:	d877      	bhi.n	8002858 <HAL_TIM_ConfigClockSource+0x16c>
 8002768:	2b50      	cmp	r3, #80	; 0x50
 800276a:	d03c      	beq.n	80027e6 <HAL_TIM_ConfigClockSource+0xfa>
 800276c:	2b50      	cmp	r3, #80	; 0x50
 800276e:	d873      	bhi.n	8002858 <HAL_TIM_ConfigClockSource+0x16c>
 8002770:	2b40      	cmp	r3, #64	; 0x40
 8002772:	d058      	beq.n	8002826 <HAL_TIM_ConfigClockSource+0x13a>
 8002774:	2b40      	cmp	r3, #64	; 0x40
 8002776:	d86f      	bhi.n	8002858 <HAL_TIM_ConfigClockSource+0x16c>
 8002778:	2b30      	cmp	r3, #48	; 0x30
 800277a:	d064      	beq.n	8002846 <HAL_TIM_ConfigClockSource+0x15a>
 800277c:	2b30      	cmp	r3, #48	; 0x30
 800277e:	d86b      	bhi.n	8002858 <HAL_TIM_ConfigClockSource+0x16c>
 8002780:	2b20      	cmp	r3, #32
 8002782:	d060      	beq.n	8002846 <HAL_TIM_ConfigClockSource+0x15a>
 8002784:	2b20      	cmp	r3, #32
 8002786:	d867      	bhi.n	8002858 <HAL_TIM_ConfigClockSource+0x16c>
 8002788:	2b00      	cmp	r3, #0
 800278a:	d05c      	beq.n	8002846 <HAL_TIM_ConfigClockSource+0x15a>
 800278c:	2b10      	cmp	r3, #16
 800278e:	d05a      	beq.n	8002846 <HAL_TIM_ConfigClockSource+0x15a>
 8002790:	e062      	b.n	8002858 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6818      	ldr	r0, [r3, #0]
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	6899      	ldr	r1, [r3, #8]
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	685a      	ldr	r2, [r3, #4]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	f000 f95e 	bl	8002a62 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80027b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	68ba      	ldr	r2, [r7, #8]
 80027bc:	609a      	str	r2, [r3, #8]
      break;
 80027be:	e04f      	b.n	8002860 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6818      	ldr	r0, [r3, #0]
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	6899      	ldr	r1, [r3, #8]
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685a      	ldr	r2, [r3, #4]
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	f000 f947 	bl	8002a62 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	689a      	ldr	r2, [r3, #8]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80027e2:	609a      	str	r2, [r3, #8]
      break;
 80027e4:	e03c      	b.n	8002860 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6818      	ldr	r0, [r3, #0]
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	6859      	ldr	r1, [r3, #4]
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	461a      	mov	r2, r3
 80027f4:	f000 f8be 	bl	8002974 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	2150      	movs	r1, #80	; 0x50
 80027fe:	4618      	mov	r0, r3
 8002800:	f000 f915 	bl	8002a2e <TIM_ITRx_SetConfig>
      break;
 8002804:	e02c      	b.n	8002860 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6818      	ldr	r0, [r3, #0]
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	6859      	ldr	r1, [r3, #4]
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	68db      	ldr	r3, [r3, #12]
 8002812:	461a      	mov	r2, r3
 8002814:	f000 f8dc 	bl	80029d0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2160      	movs	r1, #96	; 0x60
 800281e:	4618      	mov	r0, r3
 8002820:	f000 f905 	bl	8002a2e <TIM_ITRx_SetConfig>
      break;
 8002824:	e01c      	b.n	8002860 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6818      	ldr	r0, [r3, #0]
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	6859      	ldr	r1, [r3, #4]
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	461a      	mov	r2, r3
 8002834:	f000 f89e 	bl	8002974 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	2140      	movs	r1, #64	; 0x40
 800283e:	4618      	mov	r0, r3
 8002840:	f000 f8f5 	bl	8002a2e <TIM_ITRx_SetConfig>
      break;
 8002844:	e00c      	b.n	8002860 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4619      	mov	r1, r3
 8002850:	4610      	mov	r0, r2
 8002852:	f000 f8ec 	bl	8002a2e <TIM_ITRx_SetConfig>
      break;
 8002856:	e003      	b.n	8002860 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	73fb      	strb	r3, [r7, #15]
      break;
 800285c:	e000      	b.n	8002860 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800285e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2201      	movs	r2, #1
 8002864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002870:	7bfb      	ldrb	r3, [r7, #15]
}
 8002872:	4618      	mov	r0, r3
 8002874:	3710      	adds	r7, #16
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800287a:	b480      	push	{r7}
 800287c:	b083      	sub	sp, #12
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002882:	bf00      	nop
 8002884:	370c      	adds	r7, #12
 8002886:	46bd      	mov	sp, r7
 8002888:	bc80      	pop	{r7}
 800288a:	4770      	bx	lr

0800288c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002894:	bf00      	nop
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	bc80      	pop	{r7}
 800289c:	4770      	bx	lr

0800289e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800289e:	b480      	push	{r7}
 80028a0:	b083      	sub	sp, #12
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80028a6:	bf00      	nop
 80028a8:	370c      	adds	r7, #12
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bc80      	pop	{r7}
 80028ae:	4770      	bx	lr

080028b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80028b8:	bf00      	nop
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	bc80      	pop	{r7}
 80028c0:	4770      	bx	lr
	...

080028c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b085      	sub	sp, #20
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	4a25      	ldr	r2, [pc, #148]	; (800296c <TIM_Base_SetConfig+0xa8>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d007      	beq.n	80028ec <TIM_Base_SetConfig+0x28>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028e2:	d003      	beq.n	80028ec <TIM_Base_SetConfig+0x28>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a22      	ldr	r2, [pc, #136]	; (8002970 <TIM_Base_SetConfig+0xac>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d108      	bne.n	80028fe <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	68fa      	ldr	r2, [r7, #12]
 80028fa:	4313      	orrs	r3, r2
 80028fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a1a      	ldr	r2, [pc, #104]	; (800296c <TIM_Base_SetConfig+0xa8>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d007      	beq.n	8002916 <TIM_Base_SetConfig+0x52>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800290c:	d003      	beq.n	8002916 <TIM_Base_SetConfig+0x52>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a17      	ldr	r2, [pc, #92]	; (8002970 <TIM_Base_SetConfig+0xac>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d108      	bne.n	8002928 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800291c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	4313      	orrs	r3, r2
 8002926:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	695b      	ldr	r3, [r3, #20]
 8002932:	4313      	orrs	r3, r2
 8002934:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	68fa      	ldr	r2, [r7, #12]
 800293a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	689a      	ldr	r2, [r3, #8]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	4a07      	ldr	r2, [pc, #28]	; (800296c <TIM_Base_SetConfig+0xa8>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d103      	bne.n	800295c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	691a      	ldr	r2, [r3, #16]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	615a      	str	r2, [r3, #20]
}
 8002962:	bf00      	nop
 8002964:	3714      	adds	r7, #20
 8002966:	46bd      	mov	sp, r7
 8002968:	bc80      	pop	{r7}
 800296a:	4770      	bx	lr
 800296c:	40012c00 	.word	0x40012c00
 8002970:	40000400 	.word	0x40000400

08002974 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002974:	b480      	push	{r7}
 8002976:	b087      	sub	sp, #28
 8002978:	af00      	add	r7, sp, #0
 800297a:	60f8      	str	r0, [r7, #12]
 800297c:	60b9      	str	r1, [r7, #8]
 800297e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	6a1b      	ldr	r3, [r3, #32]
 8002984:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6a1b      	ldr	r3, [r3, #32]
 800298a:	f023 0201 	bic.w	r2, r3, #1
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800299e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	011b      	lsls	r3, r3, #4
 80029a4:	693a      	ldr	r2, [r7, #16]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	f023 030a 	bic.w	r3, r3, #10
 80029b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80029b2:	697a      	ldr	r2, [r7, #20]
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	693a      	ldr	r2, [r7, #16]
 80029be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	697a      	ldr	r2, [r7, #20]
 80029c4:	621a      	str	r2, [r3, #32]
}
 80029c6:	bf00      	nop
 80029c8:	371c      	adds	r7, #28
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bc80      	pop	{r7}
 80029ce:	4770      	bx	lr

080029d0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b087      	sub	sp, #28
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6a1b      	ldr	r3, [r3, #32]
 80029e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	6a1b      	ldr	r3, [r3, #32]
 80029e6:	f023 0210 	bic.w	r2, r3, #16
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	699b      	ldr	r3, [r3, #24]
 80029f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80029fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	031b      	lsls	r3, r3, #12
 8002a00:	693a      	ldr	r2, [r7, #16]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002a0c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	011b      	lsls	r3, r3, #4
 8002a12:	697a      	ldr	r2, [r7, #20]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	693a      	ldr	r2, [r7, #16]
 8002a1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	697a      	ldr	r2, [r7, #20]
 8002a22:	621a      	str	r2, [r3, #32]
}
 8002a24:	bf00      	nop
 8002a26:	371c      	adds	r7, #28
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bc80      	pop	{r7}
 8002a2c:	4770      	bx	lr

08002a2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002a2e:	b480      	push	{r7}
 8002a30:	b085      	sub	sp, #20
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
 8002a36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a46:	683a      	ldr	r2, [r7, #0]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	f043 0307 	orr.w	r3, r3, #7
 8002a50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	68fa      	ldr	r2, [r7, #12]
 8002a56:	609a      	str	r2, [r3, #8]
}
 8002a58:	bf00      	nop
 8002a5a:	3714      	adds	r7, #20
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bc80      	pop	{r7}
 8002a60:	4770      	bx	lr

08002a62 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a62:	b480      	push	{r7}
 8002a64:	b087      	sub	sp, #28
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	60f8      	str	r0, [r7, #12]
 8002a6a:	60b9      	str	r1, [r7, #8]
 8002a6c:	607a      	str	r2, [r7, #4]
 8002a6e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a7c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	021a      	lsls	r2, r3, #8
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	431a      	orrs	r2, r3
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	697a      	ldr	r2, [r7, #20]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	697a      	ldr	r2, [r7, #20]
 8002a94:	609a      	str	r2, [r3, #8]
}
 8002a96:	bf00      	nop
 8002a98:	371c      	adds	r7, #28
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bc80      	pop	{r7}
 8002a9e:	4770      	bx	lr

08002aa0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d101      	bne.n	8002ab8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	e041      	b.n	8002b3c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ade:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	68fa      	ldr	r2, [r7, #12]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	68fa      	ldr	r2, [r7, #12]
 8002af0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a14      	ldr	r2, [pc, #80]	; (8002b48 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d009      	beq.n	8002b10 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b04:	d004      	beq.n	8002b10 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a10      	ldr	r2, [pc, #64]	; (8002b4c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d10c      	bne.n	8002b2a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b16:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	68ba      	ldr	r2, [r7, #8]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	68ba      	ldr	r2, [r7, #8]
 8002b28:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3714      	adds	r7, #20
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bc80      	pop	{r7}
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	40012c00 	.word	0x40012c00
 8002b4c:	40000400 	.word	0x40000400

08002b50 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002b58:	bf00      	nop
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bc80      	pop	{r7}
 8002b60:	4770      	bx	lr

08002b62 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b62:	b480      	push	{r7}
 8002b64:	b083      	sub	sp, #12
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b6a:	bf00      	nop
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bc80      	pop	{r7}
 8002b72:	4770      	bx	lr

08002b74 <__libc_init_array>:
 8002b74:	b570      	push	{r4, r5, r6, lr}
 8002b76:	2600      	movs	r6, #0
 8002b78:	4d0c      	ldr	r5, [pc, #48]	; (8002bac <__libc_init_array+0x38>)
 8002b7a:	4c0d      	ldr	r4, [pc, #52]	; (8002bb0 <__libc_init_array+0x3c>)
 8002b7c:	1b64      	subs	r4, r4, r5
 8002b7e:	10a4      	asrs	r4, r4, #2
 8002b80:	42a6      	cmp	r6, r4
 8002b82:	d109      	bne.n	8002b98 <__libc_init_array+0x24>
 8002b84:	f000 f822 	bl	8002bcc <_init>
 8002b88:	2600      	movs	r6, #0
 8002b8a:	4d0a      	ldr	r5, [pc, #40]	; (8002bb4 <__libc_init_array+0x40>)
 8002b8c:	4c0a      	ldr	r4, [pc, #40]	; (8002bb8 <__libc_init_array+0x44>)
 8002b8e:	1b64      	subs	r4, r4, r5
 8002b90:	10a4      	asrs	r4, r4, #2
 8002b92:	42a6      	cmp	r6, r4
 8002b94:	d105      	bne.n	8002ba2 <__libc_init_array+0x2e>
 8002b96:	bd70      	pop	{r4, r5, r6, pc}
 8002b98:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b9c:	4798      	blx	r3
 8002b9e:	3601      	adds	r6, #1
 8002ba0:	e7ee      	b.n	8002b80 <__libc_init_array+0xc>
 8002ba2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ba6:	4798      	blx	r3
 8002ba8:	3601      	adds	r6, #1
 8002baa:	e7f2      	b.n	8002b92 <__libc_init_array+0x1e>
 8002bac:	08002c08 	.word	0x08002c08
 8002bb0:	08002c08 	.word	0x08002c08
 8002bb4:	08002c08 	.word	0x08002c08
 8002bb8:	08002c0c 	.word	0x08002c0c

08002bbc <memset>:
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	4402      	add	r2, r0
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d100      	bne.n	8002bc6 <memset+0xa>
 8002bc4:	4770      	bx	lr
 8002bc6:	f803 1b01 	strb.w	r1, [r3], #1
 8002bca:	e7f9      	b.n	8002bc0 <memset+0x4>

08002bcc <_init>:
 8002bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bce:	bf00      	nop
 8002bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bd2:	bc08      	pop	{r3}
 8002bd4:	469e      	mov	lr, r3
 8002bd6:	4770      	bx	lr

08002bd8 <_fini>:
 8002bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bda:	bf00      	nop
 8002bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bde:	bc08      	pop	{r3}
 8002be0:	469e      	mov	lr, r3
 8002be2:	4770      	bx	lr
