--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vga_display.twx vga_display.ncd -o vga_display.twr
vga_display.pcf

Design file:              vga_display.ncd
Physical constraint file: vga_display.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
B_control<0>|    1.000(R)|      FAST  |    0.205(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
B_control<1>|    0.843(R)|      FAST  |    0.402(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
G_control<0>|    0.769(R)|      FAST  |    0.498(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
G_control<1>|    0.796(R)|      FAST  |    0.452(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
G_control<2>|    0.724(R)|      FAST  |    0.581(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
R_control<0>|    0.630(R)|      FAST  |    0.681(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
R_control<1>|    0.524(R)|      FAST  |    0.864(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
R_control<2>|    0.739(R)|      FAST  |    0.566(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
B<0>        |         6.349(R)|      SLOW  |         2.946(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
B<1>        |         6.349(R)|      SLOW  |         2.946(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
G<0>        |         6.337(R)|      SLOW  |         2.934(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
G<1>        |         6.387(R)|      SLOW  |         2.984(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
G<2>        |         6.387(R)|      SLOW  |         2.984(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
R<0>        |         6.380(R)|      SLOW  |         2.977(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
R<1>        |         6.380(R)|      SLOW  |         2.977(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
R<2>        |         6.337(R)|      SLOW  |         2.934(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.155|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rst            |    3.133|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 14 13:30:54 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



