[
{"category": "Arithmetic core", "license": "LGPL", "updated": "Aug 26, 2017", "name": "audio", "language": "VHDL", "created": "Apr  1, 2010", "downloadLink": "https://opencores.org/download,audio"},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Jun 16, 2010", "name": "reedsolomon", "language": "C/C++", "created": "Jun 15, 2010", "downloadLink": "https://opencores.org/download,reedsolomon"},
{"category": "Prototype board", "license": "GPL", "updated": "Dec 20, 2009", "name": "acxbrd", "language": "", "created": "Sep 11, 2004", "downloadLink": "https://opencores.org/download,acxbrd"},
{"category": "Arithmetic core", "license": "", "updated": "Feb 14, 2017", "name": "cfft", "language": "", "created": "Oct 29, 2002", "downloadLink": "https://opencores.org/download,cfft"},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Apr 18, 2017", "name": "pairing", "language": "Verilog", "created": "Jan 17, 2012", "downloadLink": "https://opencores.org/download,pairing"},
{"category": "Arithmetic core", "license": "Others", "updated": "Apr 18, 2017", "name": "tiny_tate_bilinear_pairing", "language": "Verilog", "created": "Apr 19, 2012", "downloadLink": "https://opencores.org/download,tiny_tate_bilinear_pairing"},
{"category": "Arithmetic core", "license": "", "updated": "Jul 17, 2003", "name": "pyramid_unit", "language": "", "created": "Jul 10, 2003", "downloadLink": "https://opencores.org/download,pyramid_unit"},
{"category": "Arithmetic core", "license": "", "updated": "Dec 29, 2015", "name": "serial_div_uu", "language": "", "created": "Apr  1, 2003", "downloadLink": "https://opencores.org/download,serial_div_uu"},
{"category": "Arithmetic core", "license": "", "updated": "Sep 28, 2011", "name": "single_clock_divider", "language": "VHDL", "created": "Apr 23, 2004", "downloadLink": "https://opencores.org/download,single_clock_divider"},
{"category": "Arithmetic core", "license": "GPL", "updated": "Feb 26, 2007", "name": "matrix3x3", "language": "VHDL", "created": "Jun 15, 2006", "downloadLink": "https://opencores.org/download,matrix3x3"},
{"category": "Arithmetic core", "license": "Others", "updated": "Jan 14, 2015", "name": "ternary_adder", "language": "VHDL", "created": "Apr  3, 2013", "downloadLink": "https://opencores.org/download,ternary_adder"},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Jul 12, 2011", "name": "popcount_gen", "language": "C/C++", "created": "Jun 20, 2011", "downloadLink": "https://opencores.org/download,popcount_gen"},
{"category": "Arithmetic core", "license": "GPL", "updated": "Dec 19, 2013", "name": "lzrw1-compressor-core", "language": "VHDL", "created": "Apr  5, 2013", "downloadLink": "https://opencores.org/download,lzrw1-compressor-core"},
{"category": "Other", "license": "", "updated": "Jan  9, 2005", "name": "mmcfpgaconfig", "language": "Verilog", "created": "Dec 27, 2004", "downloadLink": "https://opencores.org/download,mmcfpgaconfig"},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Sep 20, 2010", "name": "pid_controler", "language": "VHDL", "created": "Sep 20, 2010", "downloadLink": "https://opencores.org/download,pid_controler"},
{"category": "Arithmetic core", "license": "GPL", "updated": "Dec  1, 2016", "name": "vhdl-pipeline-mips", "language": "VHDL", "created": "Apr  8, 2010", "downloadLink": "https://opencores.org/download,vhdl-pipeline-mips"},
{"category": "Video controller", "license": "BSD", "updated": "Oct 29, 2016", "name": "wf3d", "language": "Verilog", "created": "Sep 30, 2015", "downloadLink": "https://opencores.org/download,wf3d"},
{"category": "Video controller", "license": "LGPL", "updated": "Sep  8, 2017", "name": "video_stream_scaler", "language": "Verilog", "created": "Feb 21, 2011", "downloadLink": "https://opencores.org/download,video_stream_scaler"},
{"category": "Video controller", "license": "LGPL", "updated": "Oct 15, 2015", "name": "verilog_vga", "language": "Verilog", "created": "Oct 14, 2015", "downloadLink": "https://opencores.org/download,verilog_vga"},
{"category": "Video controller", "license": "GPL", "updated": "Oct 17, 2007", "name": "opb_vga_char_display_nodac", "language": "Verilog", "created": "Oct  9, 2007", "downloadLink": "https://opencores.org/download,opb_vga_char_display_nodac"},
{"category": "Video controller", "license": "", "updated": "Jul 20, 2009", "name": "npigrctrl", "language": "VHDL", "created": "Apr 28, 2008", "downloadLink": "https://opencores.org/download,npigrctrl"},
{"category": "Video controller", "license": "BSD", "updated": "Aug 29, 2017", "name": "mpeg2fpga", "language": "Verilog", "created": "Aug 25, 2017", "downloadLink": "https://opencores.org/download,mpeg2fpga"},
{"category": "Video controller", "license": "GPL", "updated": "Apr 12, 2015", "name": "lq057q3dc02", "language": "VHDL", "created": "May 21, 2007", "downloadLink": "https://opencores.org/download,lq057q3dc02"},
{"category": "Video controller", "license": "", "updated": "Aug 27, 2008", "name": "video_systems", "language": "", "created": "Mar 18, 2002", "downloadLink": "https://opencores.org/download,video_systems"},
{"category": "Video controller", "license": "GPL", "updated": "Sep 21, 2013", "name": "vga_lcd", "language": "Verilog", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,vga_lcd"},
{"category": "Video controller", "license": "LGPL", "updated": "Jun 29, 2013", "name": "video_dithering", "language": "VHDL", "created": "Jun 10, 2012", "downloadLink": "https://opencores.org/download,video_dithering"},
{"category": "Video controller", "license": "LGPL", "updated": "Dec 20, 2009", "name": "fbas_encoder", "language": "VHDL", "created": "Feb 16, 2007", "downloadLink": "https://opencores.org/download,fbas_encoder"},
{"category": "Video controller", "license": "Others", "updated": "Jan 28, 2018", "name": "mkjpeg", "language": "VHDL", "created": "Mar  7, 2009", "downloadLink": "https://opencores.org/download,mkjpeg"},
{"category": "Video controller", "license": "", "updated": "May  9, 2014", "name": "jpeg", "language": "VHDL", "created": "Jan  3, 2005", "downloadLink": "https://opencores.org/download,jpeg"},
{"category": "Video controller", "license": "LGPL", "updated": "Jul 11, 2014", "name": "interface_vga80x40", "language": "VHDL", "created": "Nov 16, 2007", "downloadLink": "https://opencores.org/download,interface_vga80x40"},
{"category": "Video controller", "license": "GPL", "updated": "Jan  6, 2015", "name": "motion_estimation_processor", "language": "VHDL", "created": "Aug 27, 2009", "downloadLink": "https://opencores.org/download,motion_estimation_processor"},
{"category": "Video controller", "license": "LGPL", "updated": "Sep 12, 2010", "name": "lcd1", "language": "VHDL", "created": "Jun 17, 2008", "downloadLink": "https://opencores.org/download,lcd1"},
{"category": "Video controller", "license": "GPL", "updated": "Aug  7, 2010", "name": "vgafb", "language": "Verilog", "created": "Aug  6, 2010", "downloadLink": "https://opencores.org/download,vgafb"},
{"category": "Video controller", "license": "", "updated": "Jun  3, 2016", "name": "nova", "language": "Verilog", "created": "Apr 21, 2008", "downloadLink": "https://opencores.org/download,nova"},
{"category": "Video controller", "license": "GPL", "updated": "Aug 25, 2017", "name": "mb-jpeg", "language": "VHDL", "created": "Jun 12, 2006", "downloadLink": "https://opencores.org/download,mb-jpeg"},
{"category": "Testing / Verification", "license": "LGPL", "updated": "Jan 26, 2016", "name": "pltbutils", "language": "VHDL", "created": "Apr 14, 2013", "downloadLink": "https://opencores.org/download,pltbutils"},
{"category": "Video controller", "license": "LGPL", "updated": "Jan 20, 2014", "name": "bw_tiff_compression", "language": "VHDL", "created": "Nov 28, 2013", "downloadLink": "https://opencores.org/download,bw_tiff_compression"},
{"category": "Testing / Verification", "license": "BSD", "updated": "Sep  4, 2014", "name": "vhld_tb", "language": "VHDL", "created": "Mar 27, 2007", "downloadLink": "https://opencores.org/download,vhld_tb"},
{"category": "Testing / Verification", "license": "LGPL", "updated": "Dec  3, 2011", "name": "prbs_suite", "language": "Verilog", "created": "Apr 15, 2011", "downloadLink": "https://opencores.org/download,prbs_suite"},
{"category": "Video controller", "license": "LGPL", "updated": "Feb 23, 2015", "name": "color_converter", "language": "VHDL", "created": "Aug 28, 2006", "downloadLink": "https://opencores.org/download,color_converter"},
{"category": "Testing / Verification", "license": "LGPL", "updated": "Jun 22, 2017", "name": "uart2bus_testbench", "language": "Other", "created": "Jan 24, 2016", "downloadLink": "https://opencores.org/download,uart2bus_testbench"},
{"category": "Testing / Verification", "license": "LGPL", "updated": "Apr  3, 2015", "name": "jtag_stapl_player", "language": "C/C++", "created": "Mar 28, 2015", "downloadLink": "https://opencores.org/download,jtag_stapl_player"},
{"category": "Testing / Verification", "license": "BSD", "updated": "Apr 22, 2017", "name": "logicprobe", "language": "Verilog", "created": "Dec 20, 2013", "downloadLink": "https://opencores.org/download,logicprobe"},
{"category": "Testing / Verification", "license": "LGPL", "updated": "Jan 14, 2010", "name": "workwithfiles", "language": "VHDL", "created": "Dec  9, 2009", "downloadLink": "https://opencores.org/download,workwithfiles"},
{"category": "System controller", "license": "", "updated": "Apr 16, 2010", "name": "dualspartainc6713cpci", "language": "Other", "created": "Jul 28, 2005", "downloadLink": "https://opencores.org/download,dualspartainc6713cpci"},
{"category": "System controller", "license": "LGPL", "updated": "Oct 26, 2017", "name": "rs232_syscon", "language": "Verilog &amp; VHDL", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,rs232_syscon"},
{"category": "Testing / Verification", "license": "LGPL", "updated": "Oct 19, 2012", "name": "hasm", "language": "VHDL", "created": "Nov 23, 2005", "downloadLink": "https://opencores.org/download,hasm"},
{"category": "Testing / Verification", "license": "BSD", "updated": "Feb  4, 2016", "name": "highload", "language": "VHDL", "created": "May 13, 2014", "downloadLink": "https://opencores.org/download,highload"},
{"category": "Testing / Verification", "license": "LGPL", "updated": "Jul 29, 2013", "name": "ezidebug", "language": "C/C++", "created": "Jul 26, 2013", "downloadLink": "https://opencores.org/download,ezidebug"},
{"category": "System controller", "license": "LGPL", "updated": "Mar 14, 2009", "name": "wb_lcd", "language": "Verilog", "created": "Mar 13, 2009", "downloadLink": "https://opencores.org/download,wb_lcd"},
{"category": "System controller", "license": "LGPL", "updated": "Aug 17, 2011", "name": "pci_mini", "language": "Verilog &amp; VHDL", "created": "Feb  5, 2008", "downloadLink": "https://opencores.org/download,pci_mini"},
{"category": "System controller", "license": "LGPL", "updated": "Jul  6, 2017", "name": "pci32tlite_oc", "language": "VHDL", "created": "Apr 29, 2005", "downloadLink": "https://opencores.org/download,pci32tlite_oc"},
{"category": "System controller", "license": "", "updated": "Jul 11, 2011", "name": "ac97", "language": "Verilog", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,ac97"},
{"category": "System controller", "license": "LGPL", "updated": "Mar 26, 2012", "name": "pcie_sg_dma", "language": "VHDL", "created": "Aug 24, 2011", "downloadLink": "https://opencores.org/download,pcie_sg_dma"},
{"category": "System controller", "license": "", "updated": "Jul  4, 2006", "name": "pci", "language": "Verilog", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,pci"},
{"category": "System controller", "license": "", "updated": "Jan 11, 2010", "name": "mem_ctrl", "language": "Verilog", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,mem_ctrl"},
{"category": "System controller", "license": "LGPL", "updated": "Dec 16, 2017", "name": "pcie_mini", "language": "VHDL", "created": "Apr 23, 2011", "downloadLink": "https://opencores.org/download,pcie_mini"},
{"category": "System controller", "license": "", "updated": "May  6, 2015", "name": "ata", "language": "", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,ata"},
{"category": "System on Chip", "license": "", "updated": "Apr 19, 2017", "name": "wisbone_2_ahb", "language": "Verilog", "created": "Aug  6, 2007", "downloadLink": "https://opencores.org/download,wisbone_2_ahb"},
{"category": "System on Chip", "license": "LGPL", "updated": "Jan 29, 2008", "name": "wishbone_out_port", "language": "VHDL", "created": "Jan 27, 2008", "downloadLink": "https://opencores.org/download,wishbone_out_port"},
{"category": "System on Chip", "license": "", "updated": "Aug  3, 2012", "name": "wb_conbus", "language": "", "created": "Apr 15, 2003", "downloadLink": "https://opencores.org/download,wb_conbus"},
{"category": "System on Chip", "license": "", "updated": "Oct  3, 2014", "name": "wb_builder", "language": "Verilog", "created": "Apr 26, 2004", "downloadLink": "https://opencores.org/download,wb_builder"},
{"category": "System on Chip", "license": "", "updated": "Mar 10, 2004", "name": "system6801", "language": "VHDL", "created": "Aug 22, 2003", "downloadLink": "https://opencores.org/download,system6801"},
{"category": "System on Chip", "license": "", "updated": "Feb 10, 2004", "name": "wb_conmax", "language": "Verilog", "created": "Oct 23, 2001", "downloadLink": "https://opencores.org/download,wb_conmax"},
{"category": "System on Chip", "license": "", "updated": "Jun 24, 2016", "name": "z80soc", "language": "VHDL", "created": "Apr 16, 2008", "downloadLink": "https://opencores.org/download,z80soc"},
{"category": "System on Chip", "license": "", "updated": "May 22, 2007", "name": "wb_dma", "language": "Verilog", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,wb_dma"},
{"category": "System on Chip", "license": "", "updated": "Sep 12, 2004", "name": "opb_wb_wrapper", "language": "Other", "created": "Sep 12, 2004", "downloadLink": "https://opencores.org/download,opb_wb_wrapper"},
{"category": "System on Chip", "license": "GPL", "updated": "Oct  9, 2011", "name": "system09", "language": "VHDL", "created": "May 16, 2003", "downloadLink": "https://opencores.org/download,system09"},
{"category": "System on Chip", "license": "LGPL", "updated": "Apr 20, 2013", "name": "minsoc", "language": "Verilog", "created": "Sep 18, 2009", "downloadLink": "https://opencores.org/download,minsoc"},
{"category": "System on Chip", "license": "LGPL", "updated": "Nov 10, 2014", "name": "m16c5x", "language": "Verilog", "created": "Nov  1, 2013", "downloadLink": "https://opencores.org/download,m16c5x"},
{"category": "FPGA proven", "license": "LGPL", "updated": "May 17, 2017", "name": "simple_bus_architecture", "language": "https://github.com/mriscoc/SBA-Library", "created": "Sep  4, 2012", "downloadLink": "https://opencores.org/project,simple_bus_architecture,stargazers"},
{"category": "System on Chip", "license": "GPL", "updated": "Feb  1, 2013", "name": "nocem", "language": "VHDL", "created": "Apr  4, 2007", "downloadLink": "https://opencores.org/download,nocem"},
{"category": "System on Chip", "license": "LGPL", "updated": "Mar 10, 2015", "name": "next186mp3", "language": "Verilog", "created": "Feb 27, 2015", "downloadLink": "https://opencores.org/download,next186mp3"},
{"category": "System on Chip", "license": "LGPL", "updated": "Feb 12, 2017", "name": "oberon_sdram", "language": "Verilog", "created": "Feb 10, 2017", "downloadLink": "https://opencores.org/download,oberon_sdram"},
{"category": "System on Chip", "license": "LGPL", "updated": "Nov 13, 2007", "name": "simpcon", "language": "", "created": "Nov 28, 2005", "downloadLink": "https://opencores.org/download,simpcon"},
{"category": "System on Chip", "license": "LGPL", "updated": "Jan 25, 2018", "name": "next186_soc_pc", "language": "Verilog", "created": "Jun 10, 2013", "downloadLink": "https://opencores.org/download,next186_soc_pc"},
{"category": "System on Chip", "license": "LGPL", "updated": "Jun  8, 2011", "name": "async_sdm_noc", "language": "Verilog", "created": "May  9, 2011", "downloadLink": "https://opencores.org/download,async_sdm_noc"},
{"category": "System on Chip", "license": "GPL", "updated": "Mar  9, 2017", "name": "s6soc", "language": "Verilog", "created": "Mar 22, 2016", "downloadLink": "https://opencores.org/download,s6soc"},
{"category": "System on Chip", "license": "Others", "updated": "Mar 16, 2012", "name": "gecko3", "language": "VHDL", "created": "Sep 23, 2008", "downloadLink": "https://opencores.org/download,gecko3"},
{"category": "System on Chip", "license": "LGPL", "updated": "Dec 20, 2009", "name": "i2c_wb_wrapper", "language": "VHDL", "created": "Nov  3, 2008", "downloadLink": "https://opencores.org/download,i2c_wb_wrapper"},
{"category": "System on Chip", "license": "LGPL", "updated": "Jun 12, 2015", "name": "robust_axi_fabric", "language": "Verilog", "created": "Mar 23, 2011", "downloadLink": "https://opencores.org/download,robust_axi_fabric"},
{"category": "System on Chip", "license": "GPL", "updated": "Apr 13, 2011", "name": "cpu_lecture", "language": "VHDL", "created": "Jan  4, 2010", "downloadLink": "https://opencores.org/download,cpu_lecture"},
{"category": "System on Chip", "license": "LGPL", "updated": "Feb 23, 2018", "name": "axi4_tlm_bfm", "language": "VHDL", "created": "May 27, 2013", "downloadLink": "https://opencores.org/download,axi4_tlm_bfm"},
{"category": "Processor", "license": "", "updated": "Apr 25, 2005", "name": "yacc", "language": "Verilog", "created": "Apr 22, 2005", "downloadLink": "https://opencores.org/download,yacc"},
{"category": "Processor", "license": "BSD", "updated": "Nov 30, 2014", "name": "z3", "language": "Verilog", "created": "Nov 28, 2014", "downloadLink": "https://opencores.org/download,z3"},
{"category": "Processor", "license": "", "updated": "Sep 14, 2009", "name": "zpu", "language": "Other", "created": "Jan  2, 2008", "downloadLink": "https://opencores.org/download,zpu"},
{"category": "Processor", "license": "", "updated": "Jul  8, 2013", "name": "yellowstar", "language": "", "created": "Dec 12, 2001", "downloadLink": "https://opencores.org/download,yellowstar"},
{"category": "System on Chip", "license": "LGPL", "updated": "Mar 31, 2013", "name": "ahb_system_generator", "language": "VHDL", "created": "Sep 23, 2004", "downloadLink": "https://opencores.org/download,ahb_system_generator"},
{"category": "Processor", "license": "", "updated": "Jun 25, 2012", "name": "wb_z80", "language": "Verilog", "created": "Mar  4, 2004", "downloadLink": "https://opencores.org/download,wb_z80"},
{"category": "Processor", "license": "BSD", "updated": "May 29, 2013", "name": "y80e", "language": "Verilog", "created": "May 27, 2013", "downloadLink": "https://opencores.org/download,y80e"},
{"category": "Processor", "license": "", "updated": "Aug  4, 2010", "name": "ucore", "language": "Verilog", "created": "Nov 20, 2005", "downloadLink": "https://opencores.org/download,ucore"},
{"category": "Processor", "license": "", "updated": "May  7, 2007", "name": "tiny64", "language": "VHDL", "created": "Mar 20, 2004", "downloadLink": "https://opencores.org/download,tiny64"},
{"category": "Processor", "license": "LGPL", "updated": "Jun 13, 2012", "name": "tg68", "language": "VHDL", "created": "Nov 26, 2007", "downloadLink": "https://opencores.org/download,tg68"},
{"category": "Processor", "license": "", "updated": "Jun  9, 2015", "name": "t80", "language": "", "created": "Apr 21, 2002", "downloadLink": "https://opencores.org/download,t80"},
{"category": "Processor", "license": "", "updated": "Mar 31, 2010", "name": "t65", "language": "VHDL", "created": "Nov  5, 2002", "downloadLink": "https://opencores.org/download,t65"},
{"category": "Processor", "license": "LGPL", "updated": "Apr  1, 2014", "name": "t51", "language": "VHDL", "created": "Apr 25, 2002", "downloadLink": "https://opencores.org/download,t51"},
{"category": "Processor", "license": "GPL", "updated": "Aug 19, 2009", "name": "t400", "language": "VHDL", "created": "May  5, 2006", "downloadLink": "https://opencores.org/download,t400"},
{"category": "Processor", "license": "", "updated": "Apr  7, 2008", "name": "system68", "language": "VHDL", "created": "Sep  9, 2003", "downloadLink": "https://opencores.org/download,system68"},
{"category": "Processor", "license": "GPL", "updated": "Aug 19, 2009", "name": "t48", "language": "VHDL", "created": "Mar 23, 2004", "downloadLink": "https://opencores.org/download,t48"},
{"category": "Processor", "license": "GPL", "updated": "Oct  1, 2012", "name": "s1_core", "language": "Verilog", "created": "Jan  3, 2007", "downloadLink": "https://opencores.org/download,s1_core"},
{"category": "Processor", "license": "LGPL", "updated": "Jul 17, 2008", "name": "sayeh_processor", "language": "Verilog", "created": "May 30, 2008", "downloadLink": "https://opencores.org/download,sayeh_processor"},
{"category": "Processor", "license": "Others", "updated": "Feb  5, 2014", "name": "ssbcc", "language": "Verilog", "created": "Jan  2, 2014", "downloadLink": "https://opencores.org/download,ssbcc"},
{"category": "Processor", "license": "BSD", "updated": "Apr 22, 2011", "name": "wb4pb", "language": "Verilog &amp; VHDL", "created": "Jan  5, 2010", "downloadLink": "https://opencores.org/download,wb4pb"},
{"category": "Processor", "license": "LGPL", "updated": "Sep  9, 2011", "name": "risc5x", "language": "VHDL", "created": "Jan 17, 2002", "downloadLink": "https://opencores.org/download,risc5x"},
{"category": "Processor", "license": "Others", "updated": "Jun 28, 2014", "name": "risc16f84", "language": "Verilog", "created": "May  7, 2002", "downloadLink": "https://opencores.org/download,risc16f84"},
{"category": "Processor", "license": "", "updated": "Jan 19, 2007", "name": "ppx16", "language": "", "created": "May 14, 2002", "downloadLink": "https://opencores.org/download,ppx16"},
{"category": "Processor", "license": "", "updated": "Sep 17, 2004", "name": "riscmcu", "language": "", "created": "Apr 13, 2002", "downloadLink": "https://opencores.org/download,riscmcu"},
{"category": "Processor", "license": "GPL", "updated": "Dec  1, 2016", "name": "pdp8", "language": "VHDL", "created": "Jul  8, 2012", "downloadLink": "https://opencores.org/download,pdp8"},
{"category": "Processor", "license": "Others", "updated": "Jul  7, 2015", "name": "plasma_fpu", "language": "VHDL", "created": "Jul  1, 2015", "downloadLink": "https://opencores.org/download,plasma_fpu"},
{"category": "Processor", "license": "LGPL", "updated": "Aug  6, 2013", "name": "or1200_hp", "language": "Verilog", "created": "Oct 22, 2010", "downloadLink": "https://opencores.org/download,or1200_hp"},
{"category": "Processor", "license": "Others", "updated": "Nov 21, 2016", "name": "plasma", "language": "VHDL", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,plasma"},
{"category": "Processor", "license": "LGPL", "updated": "Mar  1, 2012", "name": "or1k", "language": "Verilog", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,or1k"},
{"category": "Processor", "license": "LGPL", "updated": "Jul  3, 2014", "name": "nextz80", "language": "Verilog", "created": "Mar 18, 2011", "downloadLink": "https://opencores.org/download,nextz80"},
{"category": "Processor", "license": "BSD", "updated": "Jul 20, 2016", "name": "open8_urisc", "language": "VHDL", "created": "Sep 11, 2006", "downloadLink": "https://opencores.org/download,open8_urisc"},
{"category": "Processor", "license": "BSD", "updated": "Feb 16, 2018", "name": "openmsp430", "language": "Verilog", "created": "Jun 30, 2009", "downloadLink": "https://opencores.org/download,openmsp430"},
{"category": "Processor", "license": "LGPL", "updated": "Sep 22, 2013", "name": "mpx", "language": "Verilog", "created": "Mar 11, 2012", "downloadLink": "https://opencores.org/download,mpx"},
{"category": "Processor", "license": "LGPL", "updated": "May 31, 2013", "name": "next186", "language": "Verilog", "created": "Mar 12, 2012", "downloadLink": "https://opencores.org/download,next186"},
{"category": "Processor", "license": "", "updated": "Oct  2, 2014", "name": "mips789", "language": "Verilog", "created": "Aug 24, 2007", "downloadLink": "https://opencores.org/download,mips789"},
{"category": "Processor", "license": "LGPL", "updated": "Apr 12, 2014", "name": "mips32r1", "language": "Verilog", "created": "Oct 14, 2012", "downloadLink": "https://opencores.org/download,mips32r1"},
{"category": "Processor", "license": "GPL", "updated": "Apr 19, 2013", "name": "navre", "language": "Verilog", "created": "Aug  5, 2010", "downloadLink": "https://opencores.org/download,navre"},
{"category": "Processor", "license": "LGPL", "updated": "Nov 23, 2016", "name": "mipsr2000", "language": "VHDL", "created": "Oct 12, 2012", "downloadLink": "https://opencores.org/download,mipsr2000"},
{"category": "Processor", "license": "LGPL", "updated": "Apr 10, 2011", "name": "mips_enhanced", "language": "Verilog &amp; VHDL", "created": "Nov 27, 2010", "downloadLink": "https://opencores.org/download,mips_enhanced"},
{"category": "Processor", "license": "LGPL", "updated": "Feb 12, 2018", "name": "neo430", "language": "VHDL", "created": "Oct 16, 2015", "downloadLink": "https://opencores.org/download,neo430"},
{"category": "Processor", "license": "LGPL", "updated": "Nov 11, 2011", "name": "usimplez", "language": "VHDL", "created": "Mar  9, 2011", "downloadLink": "https://opencores.org/download,usimplez"},
{"category": "Processor", "license": "GPL", "updated": "Jan 20, 2014", "name": "mcpu", "language": "VHDL", "created": "Jul 31, 2007", "downloadLink": "https://opencores.org/download,mcpu"},
{"category": "Processor", "license": "", "updated": "Feb  6, 2012", "name": "minirisc", "language": "Verilog", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,minirisc"},
{"category": "Processor", "license": "GPL", "updated": "Feb  2, 2007", "name": "marca", "language": "VHDL", "created": "Feb  1, 2007", "downloadLink": "https://opencores.org/download,marca"},
{"category": "Processor", "license": "LGPL", "updated": "May 14, 2013", "name": "mips_fault_tolerant", "language": "VHDL", "created": "Jan 22, 2013", "downloadLink": "https://opencores.org/download,mips_fault_tolerant"},
{"category": "Processor", "license": "LGPL", "updated": "Aug 14, 2016", "name": "m32632", "language": "Verilog", "created": "Jun 24, 2015", "downloadLink": "https://opencores.org/download,m32632"},
{"category": "Processor", "license": "LGPL", "updated": "Jan  5, 2017", "name": "mblite", "language": "VHDL", "created": "Jun 19, 2009", "downloadLink": "https://opencores.org/download,mblite"},
{"category": "Processor", "license": "LGPL", "updated": "Mar 24, 2006", "name": "minimips", "language": "VHDL", "created": "Jun  3, 2004", "downloadLink": "https://opencores.org/download,minimips"},
{"category": "Processor", "license": "GPL", "updated": "Sep 27, 2012", "name": "light8080", "language": "Verilog &amp; VHDL", "created": "Oct 24, 2007", "downloadLink": "https://opencores.org/download,light8080"},
{"category": "Processor", "license": "BSD", "updated": "Mar  6, 2012", "name": "leros", "language": "VHDL", "created": "Sep  5, 2011", "downloadLink": "https://opencores.org/download,leros"},
{"category": "Processor", "license": "GPL", "updated": "Sep  5, 2011", "name": "jop", "language": "VHDL", "created": "Feb 19, 2004", "downloadLink": "https://opencores.org/download,jop"},
{"category": "Processor", "license": "Others", "updated": "Sep  7, 2015", "name": "hive", "language": "Verilog", "created": "Jun 22, 2013", "downloadLink": "https://opencores.org/download,hive"},
{"category": "Processor", "license": "GPL", "updated": "Dec  3, 2017", "name": "hf-risc", "language": "VHDL", "created": "Mar 31, 2016", "downloadLink": "https://opencores.org/download,hf-risc"},
{"category": "Processor", "license": "LGPL", "updated": "Jul  5, 2011", "name": "gup", "language": "VHDL", "created": "Apr  2, 2008", "downloadLink": "https://opencores.org/download,gup"},
{"category": "Processor", "license": "LGPL", "updated": "Feb 10, 2015", "name": "gpu", "language": "VHDL", "created": "Feb  8, 2015", "downloadLink": "https://opencores.org/download,gpu"},
{"category": "Processor", "license": "LGPL", "updated": "Nov 18, 2016", "name": "fpz8", "language": "VHDL", "created": "Nov 12, 2016", "downloadLink": "https://opencores.org/download,fpz8"},
{"category": "Processor", "license": "GPL", "updated": "Aug  2, 2013", "name": "cpu65c02_true_cycle", "language": "VHDL", "created": "Apr 12, 2008", "downloadLink": "https://opencores.org/download,cpu65c02_true_cycle"},
{"category": "Processor", "license": "LGPL", "updated": "Aug 18, 2013", "name": "mips_16", "language": "Verilog", "created": "Mar  3, 2012", "downloadLink": "https://opencores.org/download,mips_16"},
{"category": "Processor", "license": "", "updated": "Dec 20, 2009", "name": "cpugen", "language": "VHDL", "created": "Sep  3, 2003", "downloadLink": "https://opencores.org/download,cpugen"},
{"category": "Processor", "license": "", "updated": "Feb 26, 2014", "name": "erp", "language": "Verilog", "created": "Sep 17, 2004", "downloadLink": "https://opencores.org/download,erp"},
{"category": "Processor", "license": "", "updated": "Dec 20, 2009", "name": "dfp", "language": "VHDL", "created": "Dec 15, 2003", "downloadLink": "https://opencores.org/download,dfp"},
{"category": "Processor", "license": "BSD", "updated": "Feb 28, 2017", "name": "mips32", "language": "Verilog", "created": "Feb 20, 2017", "downloadLink": "https://opencores.org/download,mips32"},
{"category": "Processor", "license": "LGPL", "updated": "Oct 31, 2012", "name": "myforthprocessor", "language": "VHDL", "created": "Oct 30, 2012", "downloadLink": "https://opencores.org/download,myforthprocessor"},
{"category": "Processor", "license": "GPL", "updated": "Jul 24, 2013", "name": "cpu6502_true_cycle", "language": "VHDL", "created": "Jan 23, 2008", "downloadLink": "https://opencores.org/download,cpu6502_true_cycle"},
{"category": "Processor", "license": "", "updated": "Feb 16, 2010", "name": "ax8", "language": "", "created": "May 14, 2002", "downloadLink": "https://opencores.org/download,ax8"},
{"category": "Processor", "license": "", "updated": "Feb 13, 2009", "name": "lwrisc", "language": "Verilog", "created": "Feb  8, 2008", "downloadLink": "https://opencores.org/download,lwrisc"},
{"category": "Processor", "license": "LGPL", "updated": "Dec 22, 2012", "name": "avr_hp", "language": "VHDL", "created": "Oct 15, 2010", "downloadLink": "https://opencores.org/download,avr_hp"},
{"category": "Processor", "license": "GPL", "updated": "May  2, 2014", "name": "arm4u", "language": "VHDL", "created": "Mar 31, 2014", "downloadLink": "https://opencores.org/download,arm4u"},
{"category": "Processor", "license": "", "updated": "Dec 20, 2009", "name": "aspida", "language": "", "created": "Dec 13, 2002", "downloadLink": "https://opencores.org/download,aspida"},
{"category": "Processor", "license": "", "updated": "Feb 12, 2017", "name": "avr_core", "language": "", "created": "Nov  5, 2002", "downloadLink": "https://opencores.org/download,avr_core"},
{"category": "Processor", "license": "GPL", "updated": "Jul  6, 2012", "name": "aquarius", "language": "Verilog", "created": "Jul 12, 2003", "downloadLink": "https://opencores.org/download,aquarius"},
{"category": "Processor", "license": "", "updated": "Dec 20, 2009", "name": "cf_ssp", "language": "", "created": "Apr 15, 2003", "downloadLink": "https://opencores.org/download,cf_ssp"},
{"category": "Processor", "license": "LGPL", "updated": "Feb 15, 2015", "name": "altor32", "language": "Verilog", "created": "Jun  9, 2012", "downloadLink": "https://opencores.org/download,altor32"},
{"category": "Processor", "license": "LGPL", "updated": "Sep  8, 2017", "name": "amber", "language": "Verilog", "created": "Dec 23, 2010", "downloadLink": "https://opencores.org/download,amber"},
{"category": "Processor", "license": "", "updated": "Dec 20, 2009", "name": "68hc08", "language": "VHDL", "created": "Feb  1, 2007", "downloadLink": "https://opencores.org/download,68hc08"},
{"category": "Processor", "license": "GPL", "updated": "Jul  2, 2017", "name": "sap", "language": "VHDL", "created": "Apr 10, 2012", "downloadLink": "https://opencores.org/download,sap"},
{"category": "Processor", "license": "", "updated": "Dec 20, 2009", "name": "68hc05", "language": "VHDL", "created": "Feb  1, 2007", "downloadLink": "https://opencores.org/download,68hc05"},
{"category": "Processor", "license": "Others", "updated": "Mar 26, 2010", "name": "1664", "language": "C/C++", "created": "Mar 25, 2010", "downloadLink": "https://opencores.org/download,1664"},
{"category": "Processor", "license": "LGPL", "updated": "May 18, 2017", "name": "a-z80", "language": "Verilog", "created": "Dec 12, 2014", "downloadLink": "https://opencores.org/download,a-z80"},
{"category": "Processor", "license": "", "updated": "Apr 28, 2016", "name": "cpu8080", "language": "Verilog", "created": "Oct  4, 2006", "downloadLink": "https://opencores.org/download,cpu8080"},
{"category": "Processor", "license": "LGPL", "updated": "Feb  6, 2010", "name": "blue", "language": "Verilog", "created": "Nov 22, 2009", "downloadLink": "https://opencores.org/download,blue"},
{"category": "Processor", "license": "LGPL", "updated": "Jun 20, 2015", "name": "c16", "language": "VHDL", "created": "Sep 29, 2003", "downloadLink": "https://opencores.org/download,c16"},
{"category": "Other", "license": "LGPL", "updated": "Dec 15, 2016", "name": "xmatchpro", "language": "VHDL", "created": "Mar  4, 2006", "downloadLink": "https://opencores.org/download,xmatchpro"},
{"category": "Other", "license": "LGPL", "updated": "Apr  9, 2010", "name": "systemc_rng", "language": "Verilog", "created": "Aug 19, 2004", "downloadLink": "https://opencores.org/download,systemc_rng"},
{"category": "Other", "license": "", "updated": "Nov 30, 2015", "name": "sc2v", "language": "", "created": "Oct  8, 2004", "downloadLink": "https://opencores.org/download,sc2v"},
{"category": "Other", "license": "LGPL", "updated": "Sep 14, 2010", "name": "statled", "language": "Verilog", "created": "Sep  8, 2010", "downloadLink": "https://opencores.org/download,statled"},
{"category": "Other", "license": "LGPL", "updated": "Aug 30, 2010", "name": "wb_to_amba", "language": "Verilog", "created": "Feb  2, 2010", "downloadLink": "https://opencores.org/download,wb_to_amba"},
{"category": "Other", "license": "", "updated": "Feb 20, 2004", "name": "wb2hpi", "language": "", "created": "Dec  2, 2002", "downloadLink": "https://opencores.org/download,wb2hpi"},
{"category": "Other", "license": "LGPL", "updated": "Jun 17, 2015", "name": "timerocd", "language": "VHDL", "created": "Jun 16, 2015", "downloadLink": "https://opencores.org/download,timerocd"},
{"category": "Other", "license": "LGPL", "updated": "Jun 18, 2008", "name": "tlc2", "language": "VHDL", "created": "Jun 17, 2008", "downloadLink": "https://opencores.org/download,tlc2"},
{"category": "Other", "license": "", "updated": "Aug  5, 2011", "name": "dbg_interface", "language": "", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,dbg_interface"},
{"category": "Other", "license": "GPL", "updated": "Aug  7, 2010", "name": "mmac97", "language": "Verilog", "created": "Aug  6, 2010", "downloadLink": "https://opencores.org/download,mmac97"},
{"category": "Other", "license": "", "updated": "Dec 20, 2009", "name": "fpgaconfig", "language": "Other", "created": "Jan  7, 2007", "downloadLink": "https://opencores.org/download,fpgaconfig"},
{"category": "Other", "license": "", "updated": "Sep  7, 2009", "name": "simple_gpio", "language": "Verilog", "created": "Dec  2, 2002", "downloadLink": "https://opencores.org/download,simple_gpio"},
{"category": "Other", "license": "GPL", "updated": "Dec  3, 2015", "name": "scct", "language": "Verilog", "created": "Jun 10, 2015", "downloadLink": "https://opencores.org/download,scct"},
{"category": "Other", "license": "", "updated": "Mar  4, 2008", "name": "simple_pic", "language": "Verilog", "created": "Dec  2, 2002", "downloadLink": "https://opencores.org/download,simple_pic"},
{"category": "Other", "license": "BSD", "updated": "Mar 19, 2010", "name": "simple_fm_receiver", "language": "VHDL", "created": "Jan  3, 2005", "downloadLink": "https://opencores.org/download,simple_fm_receiver"},
{"category": "Other", "license": "BSD", "updated": "Jan  8, 2010", "name": "scalable_arbiter", "language": "Verilog", "created": "Aug  5, 2008", "downloadLink": "https://opencores.org/download,scalable_arbiter"},
{"category": "Other", "license": "GPL", "updated": "Apr  9, 2010", "name": "or1200gct", "language": "Other", "created": "Sep 23, 2004", "downloadLink": "https://opencores.org/download,or1200gct"},
{"category": "Other", "license": "GPL", "updated": "Mar 26, 2010", "name": "round_robin_arbiter", "language": "Verilog", "created": "Mar 25, 2010", "downloadLink": "https://opencores.org/download,round_robin_arbiter"},
{"category": "Other", "license": "", "updated": "Mar 10, 2013", "name": "ps2", "language": "", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,ps2"},
{"category": "Other", "license": "LGPL", "updated": "Dec  2, 2010", "name": "ps2_keyboard_interface", "language": "VHDL", "created": "Oct 22, 2010", "downloadLink": "https://opencores.org/download,ps2_keyboard_interface"},
{"category": "Design done", "license": "LGPL", "updated": "Jun  9, 2016", "name": "opl3_20", "language": "FPGA proven", "created": "Nov 26, 2014", "downloadLink": "https://opencores.org/project,opl3_20,stargazers"},
{"category": "Other", "license": "LGPL", "updated": "Jul 30, 2014", "name": "parallelcrcgen", "language": "C/C++", "created": "Jul  9, 2009", "downloadLink": "https://opencores.org/download,parallelcrcgen"},
{"category": "Other", "license": "", "updated": "Nov 17, 2006", "name": "ptc", "language": "", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,ptc"},
{"category": "Other", "license": "LGPL", "updated": "Apr 22, 2015", "name": "random_pulse_generator", "language": "Verilog", "created": "Mar 26, 2015", "downloadLink": "https://opencores.org/download,random_pulse_generator"},
{"category": "Other", "license": "", "updated": "Dec 20, 2009", "name": "keypad_scanner", "language": "", "created": "Apr  1, 2003", "downloadLink": "https://opencores.org/download,keypad_scanner"},
{"category": "Other", "license": "LGPL", "updated": "Dec 20, 2009", "name": "lfsrcountergenerator", "language": "C/C++", "created": "Jun 22, 2009", "downloadLink": "https://opencores.org/download,lfsrcountergenerator"},
{"category": "Other", "license": "", "updated": "Jan 25, 2018", "name": "jtag", "language": "", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,jtag"},
{"category": "Other", "license": "LGPL", "updated": "Aug 20, 2014", "name": "lpd8806", "language": "VHDL", "created": "Apr 24, 2013", "downloadLink": "https://opencores.org/download,lpd8806"},
{"category": "Other", "license": "GPL", "updated": "May  3, 2011", "name": "keyboardcontroller", "language": "VHDL", "created": "Jul  1, 2005", "downloadLink": "https://opencores.org/download,keyboardcontroller"},
{"category": "Other", "license": "LGPL", "updated": "May 22, 2017", "name": "debouncer_vhdl", "language": "VHDL", "created": "Aug  9, 2011", "downloadLink": "https://opencores.org/download,debouncer_vhdl"},
{"category": "Other", "license": "GPL", "updated": "Jul  9, 2011", "name": "hwlu", "language": "VHDL", "created": "Apr 16, 2004", "downloadLink": "https://opencores.org/download,hwlu"},
{"category": "Other", "license": "GPL", "updated": "Apr 27, 2011", "name": "ima_adpcm_encoder", "language": "VHDL", "created": "Nov  5, 2008", "downloadLink": "https://opencores.org/download,ima_adpcm_encoder"},
{"category": "Other", "license": "GPL", "updated": "Jun 15, 2016", "name": "wbfmtx", "language": "Verilog", "created": "Mar 22, 2016", "downloadLink": "https://opencores.org/download,wbfmtx"},
{"category": "Other", "license": "", "updated": "Feb 14, 2004", "name": "wbif_68k", "language": "Verilog", "created": "Dec  2, 2002", "downloadLink": "https://opencores.org/download,wbif_68k"},
{"category": "Other", "license": "Others", "updated": "Mar 31, 2013", "name": "vectorial_generator", "language": "VHDL", "created": "Mar 22, 2013", "downloadLink": "https://opencores.org/download,vectorial_generator"},
{"category": "Other", "license": "LGPL", "updated": "Mar 30, 2014", "name": "bubblesortmodule", "language": "Verilog", "created": "Mar 28, 2014", "downloadLink": "https://opencores.org/download,bubblesortmodule"},
{"category": "Other", "license": "", "updated": "Dec 20, 2009", "name": "ffr16", "language": "VHDL", "created": "Aug  5, 2003", "downloadLink": "https://opencores.org/download,ffr16"},
{"category": "Other", "license": "BSD", "updated": "Jan 28, 2011", "name": "cdc_ufifo", "language": "Verilog", "created": "Dec  2, 2010", "downloadLink": "https://opencores.org/download,cdc_ufifo"},
{"category": "Other", "license": "GPL", "updated": "Feb 22, 2011", "name": "gsc", "language": "Verilog", "created": "Jul 31, 2007", "downloadLink": "https://opencores.org/download,gsc"},
{"category": "Other", "license": "LGPL", "updated": "Dec  5, 2011", "name": "pulse_processing_algorithm", "language": "VHDL", "created": "Sep 13, 2011", "downloadLink": "https://opencores.org/download,pulse_processing_algorithm"},
{"category": "Other", "license": "", "updated": "Dec 20, 2009", "name": "boundaries", "language": "Verilog", "created": "Jul  2, 2004", "downloadLink": "https://opencores.org/download,boundaries"},
{"category": "Other", "license": "LGPL", "updated": "Jan 21, 2016", "name": "freq_div", "language": "Verilog", "created": "May  9, 2010", "downloadLink": "https://opencores.org/download,freq_div"},
{"category": "Other", "license": "", "updated": "May 14, 2013", "name": "a_vhdl_8253_timer", "language": "VHDL", "created": "Aug  3, 2008", "downloadLink": "https://opencores.org/download,a_vhdl_8253_timer"},
{"category": "Other", "license": "", "updated": "Jul 25, 2008", "name": "wb_mcs51", "language": "Verilog", "created": "Mar  3, 2008", "downloadLink": "https://opencores.org/download,wb_mcs51"},
{"category": "Other", "license": "LGPL", "updated": "Nov 28, 2012", "name": "16x2_lcd_controller", "language": "VHDL", "created": "Jul 29, 2012", "downloadLink": "https://opencores.org/download,16x2_lcd_controller"},
{"category": "Memory core", "license": "", "updated": "Sep  4, 2009", "name": "zbt_sram_controller", "language": "VHDL", "created": "Oct 17, 2008", "downloadLink": "https://opencores.org/download,zbt_sram_controller"},
{"category": "Memory core", "license": "LGPL", "updated": "May 19, 2016", "name": "wb_flash", "language": "Verilog", "created": "Jun  3, 2008", "downloadLink": "https://opencores.org/download,wb_flash"},
{"category": "Memory core", "license": "", "updated": "Feb  4, 2010", "name": "wb_size_bridge", "language": "Verilog", "created": "Mar 16, 2009", "downloadLink": "https://opencores.org/download,wb_size_bridge"},
{"category": "Memory core", "license": "LGPL", "updated": "Feb 28, 2011", "name": "srl_fifo", "language": "VHDL", "created": "Jan  2, 2008", "downloadLink": "https://opencores.org/download,srl_fifo"},
{"category": "Memory core", "license": "LGPL", "updated": "Dec 27, 2010", "name": "single_port", "language": "VHDL", "created": "Jan  7, 2003", "downloadLink": "https://opencores.org/download,single_port"},
{"category": "Memory core", "license": "LGPL", "updated": "Jan 20, 2017", "name": "usb_nand_reader", "language": "C/C++", "created": "Jul 13, 2016", "downloadLink": "https://opencores.org/download,usb_nand_reader"},
{"category": "Memory core", "license": "LGPL", "updated": "Apr 19, 2010", "name": "fifo_srl_uni", "language": "VHDL", "created": "Mar 19, 2010", "downloadLink": "https://opencores.org/download,fifo_srl_uni"},
{"category": "Memory core", "license": "", "updated": "Dec 20, 2009", "name": "dram", "language": "", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,dram"},
{"category": "Memory core", "license": "LGPL", "updated": "Feb 11, 2014", "name": "versatile_fifo", "language": "Verilog", "created": "Mar 31, 2009", "downloadLink": "https://opencores.org/download,versatile_fifo"},
{"category": "Memory core", "license": "LGPL", "updated": "Nov 23, 2017", "name": "synchronous_reset_fifo", "language": "Verilog", "created": "Oct  9, 2011", "downloadLink": "https://opencores.org/download,synchronous_reset_fifo"},
{"category": "Memory core", "license": "LGPL", "updated": "Jan 23, 2009", "name": "wb_3p_spram_wrapper", "language": "VHDL", "created": "Nov  7, 2008", "downloadLink": "https://opencores.org/download,wb_3p_spram_wrapper"},
{"category": "Memory core", "license": "GPL", "updated": "Feb 16, 2008", "name": "opb_psram_controller", "language": "VHDL", "created": "Feb  9, 2008", "downloadLink": "https://opencores.org/download,opb_psram_controller"},
{"category": "Memory core", "license": "LGPL", "updated": "May 12, 2015", "name": "openhmc", "language": "Verilog", "created": "Sep 30, 2014", "downloadLink": "https://opencores.org/download,openhmc"},
{"category": "Memory core", "license": "", "updated": "Oct 14, 2001", "name": "memory_cores", "language": "", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,memory_cores"},
{"category": "Design done", "license": "LGPL", "updated": "Jul  2, 2017", "name": "ddr3_sdram", "language": "FPGA proven", "created": "Oct 24, 2012", "downloadLink": "https://opencores.org/project,ddr3_sdram,stargazers"},
{"category": "Memory core", "license": "GPL", "updated": "Aug 26, 2010", "name": "hpdmc", "language": "Verilog", "created": "Oct 26, 2008", "downloadLink": "https://opencores.org/download,hpdmc"},
{"category": "Memory core", "license": "", "updated": "Jan  5, 2017", "name": "generic_fifos", "language": "Verilog", "created": "Sep 24, 2002", "downloadLink": "https://opencores.org/download,generic_fifos"},
{"category": "Memory core", "license": "LGPL", "updated": "Dec  7, 2017", "name": "nand_controller", "language": "VHDL", "created": "May 26, 2015", "downloadLink": "https://opencores.org/download,nand_controller"},
{"category": "Memory core", "license": "", "updated": "Dec 21, 2001", "name": "memory_sizer", "language": "", "created": "Dec 19, 2001", "downloadLink": "https://opencores.org/download,memory_sizer"},
{"category": "Memory core", "license": "LGPL", "updated": "Jun  3, 2012", "name": "ddr2_sdram", "language": "VHDL", "created": "Aug 20, 2011", "downloadLink": "https://opencores.org/download,ddr2_sdram"},
{"category": "Memory core", "license": "", "updated": "Jan 12, 2018", "name": "ddr_sdr", "language": "", "created": "Dec 20, 2002", "downloadLink": "https://opencores.org/download,ddr_sdr"},
{"category": "Memory core", "license": "LGPL", "updated": "Nov 26, 2012", "name": "mytwoqcache", "language": "VHDL", "created": "Oct 26, 2012", "downloadLink": "https://opencores.org/download,mytwoqcache"},
{"category": "Library", "license": "Others", "updated": "Apr 20, 2013", "name": "srdydrdy_lib", "language": "Verilog", "created": "Dec 22, 2009", "downloadLink": "https://opencores.org/download,srdydrdy_lib"},
{"category": "Library", "license": "GPL", "updated": "Jan 14, 2016", "name": "rng_lib", "language": "VHDL", "created": "Sep  2, 2004", "downloadLink": "https://opencores.org/download,rng_lib"},
{"category": "Memory core", "license": "GPL", "updated": "Jun 17, 2014", "name": "sdr_ctrl", "language": "Verilog", "created": "Jan  3, 2012", "downloadLink": "https://opencores.org/download,sdr_ctrl"},
{"category": "Memory core", "license": "LGPL", "updated": "Nov  1, 2013", "name": "brsfmnce", "language": "Verilog", "created": "Aug 11, 2013", "downloadLink": "https://opencores.org/download,brsfmnce"},
{"category": "Memory core", "license": "GPL", "updated": "Jul 20, 2015", "name": "sdram_16bit", "language": "Verilog", "created": "Jul 12, 2015", "downloadLink": "https://opencores.org/download,sdram_16bit"},
{"category": "Memory core", "license": "GPL", "updated": "Aug  7, 2010", "name": "yadmc", "language": "Verilog", "created": "Aug  1, 2008", "downloadLink": "https://opencores.org/download,yadmc"},
{"category": "Memory core", "license": "", "updated": "Dec 20, 2009", "name": "cf_interleaver", "language": "", "created": "Apr  1, 2003", "downloadLink": "https://opencores.org/download,cf_interleaver"},
{"category": "ECC core", "license": "GPL", "updated": "Jan 14, 2016", "name": "ultimate_crc", "language": "VHDL", "created": "May  5, 2005", "downloadLink": "https://opencores.org/download,ultimate_crc"},
{"category": "ECC core", "license": "GPL", "updated": "Apr 16, 2015", "name": "viterbi_decoder_axi4s", "language": "VHDL", "created": "Jan 16, 2012", "downloadLink": "https://opencores.org/download,viterbi_decoder_axi4s"},
{"category": "Library", "license": "GPL", "updated": "Mar  3, 2008", "name": "openverifla", "language": "Verilog", "created": "Jul 31, 2007", "downloadLink": "https://opencores.org/download,openverifla"},
{"category": "Library", "license": "Others", "updated": "Aug 17, 2013", "name": "cde", "language": "Verilog", "created": "Aug 16, 2013", "downloadLink": "https://opencores.org/download,cde"},
{"category": "ECC core", "license": "LGPL", "updated": "Feb  2, 2010", "name": "rs_dec_enc", "language": "VHDL", "created": "Feb  1, 2010", "downloadLink": "https://opencores.org/download,rs_dec_enc"},
{"category": "Library", "license": "", "updated": "Dec 20, 2009", "name": "gh_vhdl_library", "language": "VHDL", "created": "Sep  4, 2005", "downloadLink": "https://opencores.org/download,gh_vhdl_library"},
{"category": "Library", "license": "", "updated": "Oct 25, 2010", "name": "extension_pack", "language": "VHDL", "created": "Jan  6, 2006", "downloadLink": "https://opencores.org/download,extension_pack"},
{"category": "ECC core", "license": "", "updated": "Dec  1, 2011", "name": "rs_decoder_31_19_6", "language": "Verilog", "created": "Feb  7, 2006", "downloadLink": "https://opencores.org/download,rs_decoder_31_19_6"},
{"category": "ECC core", "license": "LGPL", "updated": "Jan 19, 2017", "name": "reed_solomon_codec_generator", "language": "Verilog", "created": "Jul 21, 2011", "downloadLink": "https://opencores.org/download,reed_solomon_codec_generator"},
{"category": "ECC core", "license": "GPL", "updated": "Nov 23, 2009", "name": "reed_solomon_decoder", "language": "Verilog", "created": "Jul  5, 2009", "downloadLink": "https://opencores.org/download,reed_solomon_decoder"},
{"category": "ECC core", "license": "", "updated": "Dec 20, 2009", "name": "ldpc_decoder_802_3an", "language": "Verilog", "created": "Feb 20, 2007", "downloadLink": "https://opencores.org/download,ldpc_decoder_802_3an"},
{"category": "ECC core", "license": "", "updated": "Sep 10, 2015", "name": "rsencoder", "language": "Verilog", "created": "Jun 26, 2004", "downloadLink": "https://opencores.org/download,rsencoder"},
{"category": "ECC core", "license": "", "updated": "Dec 20, 2009", "name": "ldpc_encoder_802_3an", "language": "Verilog", "created": "Feb 16, 2007", "downloadLink": "https://opencores.org/download,ldpc_encoder_802_3an"},
{"category": "ECC core", "license": "", "updated": "Dec 20, 2009", "name": "cf_ldpc", "language": "", "created": "May 13, 2003", "downloadLink": "https://opencores.org/download,cf_ldpc"},
{"category": "ECC core", "license": "", "updated": "Dec 17, 2007", "name": "pci_express_crc", "language": "Verilog", "created": "Dec  8, 2007", "downloadLink": "https://opencores.org/download,pci_express_crc"},
{"category": "ECC core", "license": "GPL", "updated": "Mar 21, 2013", "name": "hamming_gen", "language": "VHDL", "created": "Oct 27, 2006", "downloadLink": "https://opencores.org/download,hamming_gen"},
{"category": "DSP core", "license": "LGPL", "updated": "Jun  8, 2014", "name": "qo", "language": "VHDL", "created": "Aug 26, 2009", "downloadLink": "https://opencores.org/download,qo"},
{"category": "DSP core", "license": "Others", "updated": "Jun  5, 2017", "name": "viirf", "language": "VHDL", "created": "Jun  5, 2017", "downloadLink": "https://opencores.org/download,viirf"},
{"category": "DSP core", "license": "LGPL", "updated": "Jul 30, 2014", "name": "pipelined_fft_256", "language": "Verilog", "created": "Feb  1, 2010", "downloadLink": "https://opencores.org/download,pipelined_fft_256"},
{"category": "DSP core", "license": "LGPL", "updated": "Feb  3, 2015", "name": "pid_controller", "language": "Verilog", "created": "Jul 10, 2012", "downloadLink": "https://opencores.org/download,pid_controller"},
{"category": "DSP core", "license": "LGPL", "updated": "May 11, 2012", "name": "gppd", "language": "SystemC", "created": "May 11, 2012", "downloadLink": "https://opencores.org/download,gppd"},
{"category": "DSP core", "license": "LGPL", "updated": "Oct 10, 2012", "name": "dct_idct", "language": "VHDL", "created": "Feb  1, 2010", "downloadLink": "https://opencores.org/download,dct_idct"},
{"category": "DSP core", "license": "LGPL", "updated": "Feb 25, 2010", "name": "pipelined_fft_64", "language": "Verilog", "created": "Jan  5, 2010", "downloadLink": "https://opencores.org/download,pipelined_fft_64"},
{"category": "DSP core", "license": "LGPL", "updated": "Feb  2, 2010", "name": "pipelined_fft_128", "language": "Verilog", "created": "Feb  1, 2010", "downloadLink": "https://opencores.org/download,pipelined_fft_128"},
{"category": "DSP core", "license": "LGPL", "updated": "Jun 18, 2012", "name": "robust_fir", "language": "Verilog", "created": "Mar 23, 2011", "downloadLink": "https://opencores.org/download,robust_fir"},
{"category": "DSP core", "license": "LGPL", "updated": "Feb  2, 2010", "name": "lp_iir_filter", "language": "VHDL", "created": "Feb  1, 2010", "downloadLink": "https://opencores.org/download,lp_iir_filter"},
{"category": "DSP core", "license": "GPL", "updated": "Jul 26, 2011", "name": "waveform_gen", "language": "VHDL", "created": "Oct 22, 2008", "downloadLink": "https://opencores.org/download,waveform_gen"},
{"category": "DSP core", "license": "LGPL", "updated": "Dec  5, 2017", "name": "hilbert_transformer", "language": "VHDL", "created": "Dec 28, 2008", "downloadLink": "https://opencores.org/download,hilbert_transformer"},
{"category": "DSP core", "license": "GPL", "updated": "Apr 13, 2012", "name": "gfir", "language": "VHDL", "created": "Apr 12, 2012", "downloadLink": "https://opencores.org/download,gfir"},
{"category": "DSP core", "license": "BSD", "updated": "Dec 12, 2014", "name": "ima_adpcm_enc_dec", "language": "Verilog", "created": "Sep 17, 2011", "downloadLink": "https://opencores.org/download,ima_adpcm_enc_dec"},
{"category": "DSP core", "license": "", "updated": "Jan 28, 2012", "name": "lowpowerfir", "language": "", "created": "Mar 27, 2003", "downloadLink": "https://opencores.org/download,lowpowerfir"},
{"category": "DSP core", "license": "GPL", "updated": "Dec 20, 2009", "name": "fir_filter_generator", "language": "Other", "created": "Dec 29, 2005", "downloadLink": "https://opencores.org/download,fir_filter_generator"},
{"category": "DSP core", "license": "GPL", "updated": "Jun  8, 2012", "name": "cic", "language": "SystemC", "created": "Jun  6, 2012", "downloadLink": "https://opencores.org/download,cic"},
{"category": "DSP core", "license": "", "updated": "Dec 20, 2009", "name": "cf_fir", "language": "", "created": "Mar 30, 2003", "downloadLink": "https://opencores.org/download,cf_fir"},
{"category": "DSP core", "license": "LGPL", "updated": "Aug 13, 2015", "name": "fir_filter", "language": "VHDL", "created": "Mar 22, 2013", "downloadLink": "https://opencores.org/download,fir_filter"},
{"category": "DSP core", "license": "LGPL", "updated": "Feb 23, 2016", "name": "dds_synthesizer", "language": "VHDL", "created": "Dec 22, 2008", "downloadLink": "https://opencores.org/download,dds_synthesizer"},
{"category": "DSP core", "license": "LGPL", "updated": "Apr 27, 2011", "name": "fft_fir_filter", "language": "VHDL", "created": "Feb  1, 2010", "downloadLink": "https://opencores.org/download,fft_fir_filter"},
{"category": "DSP core", "license": "", "updated": "Jul  8, 2015", "name": "biquad", "language": "", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,biquad"},
{"category": "DSP core", "license": "LGPL", "updated": "Dec  1, 2016", "name": "all-pole_filters", "language": "VHDL", "created": "Jun 10, 2011", "downloadLink": "https://opencores.org/download,all-pole_filters"},
{"category": "DSP core", "license": "LGPL", "updated": "Nov  4, 2014", "name": "cic_core", "language": "Other", "created": "Feb 21, 2011", "downloadLink": "https://opencores.org/download,cic_core"},
{"category": "DSP core", "license": "LGPL", "updated": "Dec 28, 2017", "name": "linkruncca", "language": "Verilog", "created": "Apr 21, 2016", "downloadLink": "https://opencores.org/download,linkruncca"},
{"category": "Crypto core", "license": "GPL", "updated": "Aug 21, 2017", "name": "xteacore", "language": "VHDL", "created": "Jul 25, 2013", "downloadLink": "https://opencores.org/download,xteacore"},
{"category": "Crypto core", "license": "GPL", "updated": "May  8, 2006", "name": "twofish", "language": "VHDL", "created": "Apr 30, 2006", "downloadLink": "https://opencores.org/download,twofish"},
{"category": "Crypto core", "license": "LGPL", "updated": "Apr  9, 2010", "name": "systemcmd5", "language": "Other", "created": "Aug 27, 2004", "downloadLink": "https://opencores.org/download,systemcmd5"},
{"category": "Crypto core", "license": "LGPL", "updated": "Apr 16, 2013", "name": "threeacompactaes", "language": "VHDL", "created": "May  6, 2011", "downloadLink": "https://opencores.org/download,threeacompactaes"},
{"category": "Crypto core", "license": "LGPL", "updated": "Jul 21, 2010", "name": "xtea", "language": "Verilog", "created": "Apr  7, 2006", "downloadLink": "https://opencores.org/download,xtea"},
{"category": "Crypto core", "license": "Others", "updated": "Dec  2, 2016", "name": "sha3", "language": "Verilog", "created": "Nov  9, 2012", "downloadLink": "https://opencores.org/download,sha3"},
{"category": "Crypto core", "license": "", "updated": "Dec  1, 2011", "name": "systemcdes", "language": "Other", "created": "Jul  2, 2004", "downloadLink": "https://opencores.org/download,systemcdes"},
{"category": "Crypto core", "license": "LGPL", "updated": "Dec 30, 2016", "name": "sha256_hash_core", "language": "VHDL", "created": "Jul 14, 2016", "downloadLink": "https://opencores.org/download,sha256_hash_core"},
{"category": "Crypto core", "license": "GPL", "updated": "Apr 16, 2013", "name": "sha256", "language": "VHDL", "created": "Mar  6, 2013", "downloadLink": "https://opencores.org/download,sha256"},
{"category": "Crypto core", "license": "LGPL", "updated": "Oct 24, 2012", "name": "rsa_512", "language": "VHDL", "created": "Mar  7, 2010", "downloadLink": "https://opencores.org/download,rsa_512"},
{"category": "Crypto core", "license": "GPL", "updated": "Aug  8, 2013", "name": "sha256core", "language": "VHDL", "created": "Jul 25, 2013", "downloadLink": "https://opencores.org/download,sha256core"},
{"category": "Crypto core", "license": "LGPL", "updated": "Feb 26, 2013", "name": "rc4-prbs", "language": "Verilog", "created": "May 17, 2012", "downloadLink": "https://opencores.org/download,rc4-prbs"},
{"category": "Crypto core", "license": "LGPL", "updated": "Feb 18, 2011", "name": "present_encryptor", "language": "Verilog", "created": "Jan 18, 2011", "downloadLink": "https://opencores.org/download,present_encryptor"},
{"category": "Crypto core", "license": "GPL", "updated": "May 23, 2011", "name": "cryptography", "language": "VHDL", "created": "Mar 24, 2009", "downloadLink": "https://opencores.org/download,cryptography"},
{"category": "Crypto core", "license": "GPL", "updated": "Oct  5, 2009", "name": "rtea", "language": "VHDL", "created": "Oct  5, 2009", "downloadLink": "https://opencores.org/download,rtea"},
{"category": "Crypto core", "license": "Others", "updated": "Nov 19, 2010", "name": "aes-encryption", "language": "Verilog", "created": "Oct 14, 2010", "downloadLink": "https://opencores.org/download,aes-encryption"},
{"category": "Crypto core", "license": "BSD", "updated": "Apr 10, 2017", "name": "gost28147", "language": "Verilog", "created": "Apr 17, 2012", "downloadLink": "https://opencores.org/download,gost28147"},
{"category": "Crypto core", "license": "LGPL", "updated": "Apr  1, 2012", "name": "aes_highthroughput_lowarea", "language": "Verilog", "created": "Mar  3, 2010", "downloadLink": "https://opencores.org/download,aes_highthroughput_lowarea"},
{"category": "Crypto core", "license": "GPL", "updated": "Jul 27, 2013", "name": "noekeoncore", "language": "VHDL", "created": "Jul 25, 2013", "downloadLink": "https://opencores.org/download,noekeoncore"},
{"category": "Crypto core", "license": "LGPL", "updated": "Jan  9, 2018", "name": "md5_pipelined", "language": "Verilog", "created": "Jul 31, 2014", "downloadLink": "https://opencores.org/download,md5_pipelined"},
{"category": "Crypto core", "license": "BSD", "updated": "Mar 13, 2014", "name": "gost28147-89", "language": "Verilog", "created": "Mar 13, 2014", "downloadLink": "https://opencores.org/download,gost28147-89"},
{"category": "Crypto core", "license": "LGPL", "updated": "Sep 17, 2014", "name": "present", "language": "VHDL", "created": "May  5, 2011", "downloadLink": "https://opencores.org/download,present"},
{"category": "Crypto core", "license": "LGPL", "updated": "Jul  9, 2010", "name": "aes_pipe", "language": "VHDL", "created": "Mar 22, 2010", "downloadLink": "https://opencores.org/download,aes_pipe"},
{"category": "Crypto core", "license": "GPL", "updated": "Nov 28, 2012", "name": "btcminer", "language": "Verilog", "created": "Nov 25, 2011", "downloadLink": "https://opencores.org/download,btcminer"},
{"category": "Crypto core", "license": "", "updated": "Dec 20, 2009", "name": "basicrsa", "language": "VHDL", "created": "Oct 13, 2003", "downloadLink": "https://opencores.org/download,basicrsa"},
{"category": "Crypto core", "license": "GPL", "updated": "Aug 10, 2013", "name": "desxcore", "language": "VHDL", "created": "Jul 25, 2013", "downloadLink": "https://opencores.org/download,desxcore"},
{"category": "Crypto core", "license": "GPL", "updated": "Aug 10, 2013", "name": "descore", "language": "VHDL", "created": "Jul 25, 2013", "downloadLink": "https://opencores.org/download,descore"},
{"category": "Crypto core", "license": "GPL", "updated": "Aug 10, 2013", "name": "deslcore", "language": "VHDL", "created": "Jul 25, 2013", "downloadLink": "https://opencores.org/download,deslcore"},
{"category": "Crypto core", "license": "GPL", "updated": "Aug 10, 2013", "name": "deslxcore", "language": "VHDL", "created": "Jul 25, 2013", "downloadLink": "https://opencores.org/download,deslxcore"},
{"category": "Crypto core", "license": "", "updated": "Dec 20, 2009", "name": "des", "language": "Verilog", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,des"},
{"category": "Crypto core", "license": "GPL", "updated": "Feb 26, 2010", "name": "cryptopan_core", "language": "VHDL", "created": "Feb 16, 2007", "downloadLink": "https://opencores.org/download,cryptopan_core"},
{"category": "Crypto core", "license": "BSD", "updated": "Oct 11, 2017", "name": "avs_aes", "language": "VHDL", "created": "May 17, 2009", "downloadLink": "https://opencores.org/download,avs_aes"},
{"category": "Crypto core", "license": "GPL", "updated": "Sep 28, 2013", "name": "b163arith", "language": "VHDL", "created": "Jul 25, 2013", "downloadLink": "https://opencores.org/download,b163arith"},
{"category": "Crypto core", "license": "", "updated": "Nov 24, 2011", "name": "aes_128_192_256", "language": "VHDL", "created": "May 10, 2006", "downloadLink": "https://opencores.org/download,aes_128_192_256"},
{"category": "Crypto core", "license": "LGPL", "updated": "Jun 30, 2016", "name": "aes-128_pipelined_encryption", "language": "Verilog", "created": "Sep  6, 2013", "downloadLink": "https://opencores.org/download,aes-128_pipelined_encryption"},
{"category": "Crypto core", "license": "GPL", "updated": "Sep 29, 2013", "name": "threeaesc", "language": "VHDL", "created": "Sep 28, 2013", "downloadLink": "https://opencores.org/download,threeaesc"},
{"category": "Crypto core", "license": "Others", "updated": "Dec 14, 2015", "name": "tiny_aes", "language": "Verilog", "created": "Oct 13, 2012", "downloadLink": "https://opencores.org/download,tiny_aes"},
{"category": "Crypto core", "license": "LGPL", "updated": "Mar 26, 2014", "name": "aes_crypto_core", "language": "VHDL", "created": "Dec  7, 2004", "downloadLink": "https://opencores.org/download,aes_crypto_core"},
{"category": "Crypto core", "license": "", "updated": "Nov  6, 2010", "name": "basicdes", "language": "VHDL", "created": "Oct 13, 2003", "downloadLink": "https://opencores.org/download,basicdes"},
{"category": "Communication controller", "license": "LGPL", "updated": "Jan 31, 2012", "name": "wb_lpc", "language": "Verilog", "created": "Mar  1, 2008", "downloadLink": "https://opencores.org/download,wb_lpc"},
{"category": "Crypto core", "license": "", "updated": "Apr  9, 2010", "name": "systemcaes", "language": "Verilog", "created": "Jul  2, 2004", "downloadLink": "https://opencores.org/download,systemcaes"},
{"category": "Communication controller", "license": "LGPL", "updated": "Jan 26, 2017", "name": "yanu", "language": "VHDL", "created": "Jun 10, 2009", "downloadLink": "https://opencores.org/download,yanu"},
{"category": "Coprocessor", "license": "", "updated": "Dec 20, 2009", "name": "cf_rca", "language": "", "created": "Aug 20, 2003", "downloadLink": "https://opencores.org/download,cf_rca"},
{"category": "Coprocessor", "license": "", "updated": "Sep  1, 2014", "name": "fpu", "language": "Verilog", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,fpu"},
{"category": "Crypto core", "license": "", "updated": "Sep 15, 2016", "name": "aes_core", "language": "Verilog", "created": "Nov  8, 2002", "downloadLink": "https://opencores.org/download,aes_core"},
{"category": "Crypto core", "license": "", "updated": "Dec 20, 2009", "name": "3des_vhdl", "language": "VHDL", "created": "Oct 27, 2006", "downloadLink": "https://opencores.org/download,3des_vhdl"},
{"category": "Coprocessor", "license": "GPL", "updated": "Oct 26, 2016", "name": "jt51", "language": "Verilog", "created": "Oct 18, 2016", "downloadLink": "https://opencores.org/download,jt51"},
{"category": "Communication controller", "license": "", "updated": "Jan 11, 2017", "name": "usb_phy", "language": "Verilog", "created": "Sep 16, 2002", "downloadLink": "https://opencores.org/download,usb_phy"},
{"category": "Communication controller", "license": "GPL", "updated": "Jul 26, 2015", "name": "usb_host_core", "language": "Verilog", "created": "Jul 12, 2015", "downloadLink": "https://opencores.org/download,usb_host_core"},
{"category": "Communication controller", "license": "LGPL", "updated": "Jun  5, 2016", "name": "usb11_phy_translation", "language": "VHDL", "created": "Feb 10, 2011", "downloadLink": "https://opencores.org/download,usb11_phy_translation"},
{"category": "Communication controller", "license": "", "updated": "Sep 27, 2017", "name": "usb1_funct", "language": "Verilog", "created": "Sep 19, 2002", "downloadLink": "https://opencores.org/download,usb1_funct"},
{"category": "Communication controller", "license": "", "updated": "Jul 27, 2013", "name": "usb", "language": "Verilog", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,usb"},
{"category": "Communication controller", "license": "LGPL", "updated": "Aug  8, 2013", "name": "usbhostslave", "language": "Verilog", "created": "Sep 30, 2004", "downloadLink": "https://opencores.org/download,usbhostslave"},
{"category": "Communication controller", "license": "Others", "updated": "Mar 26, 2012", "name": "vspi", "language": "Verilog", "created": "Mar 22, 2012", "downloadLink": "https://opencores.org/download,vspi"},
{"category": "Communication controller", "license": "LGPL", "updated": "Jun 20, 2017", "name": "usb_ft232h_avalon-mm_interface", "language": "Verilog", "created": "May 31, 2016", "downloadLink": "https://opencores.org/download,usb_ft232h_avalon-mm_interface"},
{"category": "Communication controller", "license": "", "updated": "Dec 19, 2013", "name": "tdm_switch", "language": "Verilog", "created": "May  3, 2003", "downloadLink": "https://opencores.org/download,tdm_switch"},
{"category": "Communication controller", "license": "LGPL", "updated": "May 22, 2017", "name": "udp_ipv4_for_10g_ethernet", "language": "VHDL", "created": "May 12, 2017", "downloadLink": "https://opencores.org/download,udp_ipv4_for_10g_ethernet"},
{"category": "Communication controller", "license": "LGPL", "updated": "Jun  3, 2011", "name": "uart_plb", "language": "VHDL", "created": "Jun  2, 2011", "downloadLink": "https://opencores.org/download,uart_plb"},
{"category": "Communication controller", "license": "GPL", "updated": "Mar  7, 2014", "name": "udp_ip__core", "language": "VHDL", "created": "Feb  9, 2010", "downloadLink": "https://opencores.org/download,udp_ip__core"},
{"category": "Communication controller", "license": "LGPL", "updated": "May  6, 2013", "name": "uart16750", "language": "VHDL", "created": "Jan 14, 2009", "downloadLink": "https://opencores.org/download,uart16750"},
{"category": "Communication controller", "license": "", "updated": "Jul  9, 2004", "name": "usb11", "language": "Other", "created": "May 10, 2004", "downloadLink": "https://opencores.org/download,usb11"},
{"category": "Communication controller", "license": "", "updated": "Dec  5, 2001", "name": "tdm", "language": "", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,tdm"},
{"category": "Communication controller", "license": "", "updated": "Aug 31, 2017", "name": "uart16550", "language": "", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,uart16550"},
{"category": "Communication controller", "license": "LGPL", "updated": "Aug  6, 2010", "name": "spidac", "language": "VHDL", "created": "Aug  5, 2010", "downloadLink": "https://opencores.org/download,spidac"},
{"category": "Communication controller", "license": "GPL", "updated": "Dec 16, 2005", "name": "steppermotordrive", "language": "VHDL", "created": "Apr 23, 2004", "downloadLink": "https://opencores.org/download,steppermotordrive"},
{"category": "Communication controller", "license": "LGPL", "updated": "Jun 23, 2009", "name": "spiadc", "language": "VHDL", "created": "Jun 14, 2009", "downloadLink": "https://opencores.org/download,spiadc"},
{"category": "Communication controller", "license": "LGPL", "updated": "Dec 20, 2017", "name": "spi_master_slave", "language": "VHDL", "created": "May 16, 2011", "downloadLink": "https://opencores.org/download,spi_master_slave"},
{"category": "Communication controller", "license": "", "updated": "Apr 22, 2016", "name": "spi", "language": "", "created": "Jun 12, 2002", "downloadLink": "https://opencores.org/download,spi"},
{"category": "Communication controller", "license": "", "updated": "Jul 15, 2014", "name": "simple_spi", "language": "Verilog", "created": "Dec 15, 2002", "downloadLink": "https://opencores.org/download,simple_spi"},
{"category": "Communication controller", "license": "LGPL", "updated": "Mar  3, 2010", "name": "spislave", "language": "Verilog", "created": "Dec  7, 2009", "downloadLink": "https://opencores.org/download,spislave"},
{"category": "Communication controller", "license": "LGPL", "updated": "Apr 21, 2017", "name": "spdif_interface", "language": "VHDL", "created": "Apr 12, 2004", "downloadLink": "https://opencores.org/download,spdif_interface"},
{"category": "Communication controller", "license": "LGPL", "updated": "Feb 16, 2011", "name": "sockit_owm", "language": "Verilog", "created": "Jul 13, 2010", "downloadLink": "https://opencores.org/download,sockit_owm"},
{"category": "Communication controller", "license": "LGPL", "updated": "Dec 20, 2009", "name": "aes3rx", "language": "VHDL", "created": "Apr 19, 2009", "downloadLink": "https://opencores.org/download,aes3rx"},
{"category": "Communication controller", "license": "", "updated": "Mar 30, 2006", "name": "sasc", "language": "Verilog", "created": "Sep 17, 2002", "downloadLink": "https://opencores.org/download,sasc"},
{"category": "Communication controller", "license": "", "updated": "Apr 14, 2010", "name": "uart", "language": "", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,uart"},
{"category": "Communication controller", "license": "Others", "updated": "Jun  2, 2016", "name": "simple_uart_for_fpga", "language": "VHDL", "created": "Jun  1, 2016", "downloadLink": "https://opencores.org/download,simple_uart_for_fpga"},
{"category": "Communication controller", "license": "", "updated": "Feb 10, 2004", "name": "ss_pcm", "language": "Verilog", "created": "Sep 17, 2002", "downloadLink": "https://opencores.org/download,ss_pcm"},
{"category": "Communication controller", "license": "GPL", "updated": "Aug  7, 2010", "name": "mmuart", "language": "Verilog", "created": "Aug  6, 2010", "downloadLink": "https://opencores.org/download,mmuart"},
{"category": "Communication controller", "license": "GPL", "updated": "Nov 24, 2014", "name": "spimaster", "language": "Verilog", "created": "Apr 11, 2008", "downloadLink": "https://opencores.org/download,spimaster"},
{"category": "Communication controller", "license": "BSD", "updated": "Jul 22, 2010", "name": "scan_based_serial_communication", "language": "Verilog", "created": "Jul 19, 2010", "downloadLink": "https://opencores.org/download,scan_based_serial_communication"},
{"category": "Communication controller", "license": "LGPL", "updated": "Apr 29, 2015", "name": "rs232_interface", "language": "VHDL", "created": "Aug 29, 2010", "downloadLink": "https://opencores.org/download,rs232_interface"},
{"category": "Communication controller", "license": "LGPL", "updated": "Aug 13, 2017", "name": "cxd9731", "language": "Verilog", "created": "Aug 12, 2017", "downloadLink": "https://opencores.org/download,cxd9731"},
{"category": "Communication controller", "license": "LGPL", "updated": "Feb 11, 2017", "name": "sdcard_mass_storage_controller", "language": "Verilog", "created": "Mar 27, 2009", "downloadLink": "https://opencores.org/download,sdcard_mass_storage_controller"},
{"category": "Communication controller", "license": "GPL", "updated": "Apr 22, 2004", "name": "quadraturecount", "language": "VHDL", "created": "Dec 23, 2003", "downloadLink": "https://opencores.org/download,quadraturecount"},
{"category": "Communication controller", "license": "LGPL", "updated": "Jun  5, 2017", "name": "saturn", "language": "VHDL", "created": "May 30, 2017", "downloadLink": "https://opencores.org/download,saturn"},
{"category": "Communication controller", "license": "GPL", "updated": "Aug 19, 2009", "name": "spi_boot", "language": "VHDL", "created": "Feb  8, 2005", "downloadLink": "https://opencores.org/download,spi_boot"},
{"category": "Communication controller", "license": "LGPL", "updated": "Mar 10, 2014", "name": "sata_phy", "language": "Verilog", "created": "Jul 12, 2012", "downloadLink": "https://opencores.org/download,sata_phy"},
{"category": "Communication controller", "license": "GPL", "updated": "Mar  7, 2014", "name": "pc_fpga_com", "language": "VHDL", "created": "Mar 12, 2011", "downloadLink": "https://opencores.org/download,pc_fpga_com"},
{"category": "Communication controller", "license": "LGPL", "updated": "May 15, 2008", "name": "spi_slave", "language": "VHDL", "created": "Nov 19, 2007", "downloadLink": "https://opencores.org/download,spi_slave"},
{"category": "Communication controller", "license": "", "updated": "Nov 16, 2009", "name": "man2uart", "language": "VHDL", "created": "Nov 22, 2004", "downloadLink": "https://opencores.org/download,man2uart"},
{"category": "Communication controller", "license": "GPL", "updated": "Mar  7, 2014", "name": "ipv4_packet_transmitter", "language": "VHDL", "created": "Jan  5, 2010", "downloadLink": "https://opencores.org/download,ipv4_packet_transmitter"},
{"category": "Communication controller", "license": "", "updated": "Dec 20, 2009", "name": "irda", "language": "", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,irda"},
{"category": "Communication controller", "license": "LGPL", "updated": "Jan 27, 2009", "name": "usb_dongle_fpga", "language": "VHDL", "created": "Dec  7, 2006", "downloadLink": "https://opencores.org/download,usb_dongle_fpga"},
{"category": "Communication controller", "license": "LGPL", "updated": "May  5, 2015", "name": "madi_receiver", "language": "VHDL", "created": "Feb 14, 2009", "downloadLink": "https://opencores.org/download,madi_receiver"},
{"category": "Communication controller", "license": "GPL", "updated": "Sep 29, 2013", "name": "crc802154", "language": "VHDL", "created": "Sep 28, 2013", "downloadLink": "https://opencores.org/download,crc802154"},
{"category": "Communication controller", "license": "GPL", "updated": "Jan 11, 2015", "name": "802154phycore", "language": "VHDL", "created": "Jul 25, 2013", "downloadLink": "https://opencores.org/download,802154phycore"},
{"category": "Communication controller", "license": "GPL", "updated": "Jul 30, 2016", "name": "i2s_interface", "language": "VHDL", "created": "Jul 28, 2004", "downloadLink": "https://opencores.org/download,i2s_interface"},
{"category": "Communication controller", "license": "GPL", "updated": "Jul  2, 2017", "name": "i2cslave", "language": "Verilog", "created": "Nov  7, 2008", "downloadLink": "https://opencores.org/download,i2cslave"},
{"category": "Communication controller", "license": "", "updated": "Dec 24, 2013", "name": "hdlc", "language": "", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,hdlc"},
{"category": "Communication controller", "license": "BSD", "updated": "Oct 29, 2014", "name": "hdbn", "language": "VHDL", "created": "Apr 27, 2003", "downloadLink": "https://opencores.org/download,hdbn"},
{"category": "Communication controller", "license": "", "updated": "Dec 20, 2009", "name": "gpio", "language": "", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,gpio"},
{"category": "Communication controller", "license": "GPL", "updated": "Jul 13, 2015", "name": "ftdi_wb_bridge", "language": "Verilog", "created": "Jul 12, 2015", "downloadLink": "https://opencores.org/download,ftdi_wb_bridge"},
{"category": "Communication controller", "license": "", "updated": "Dec 16, 2017", "name": "i2c_master_slave_core", "language": "Verilog", "created": "May 22, 2008", "downloadLink": "https://opencores.org/download,i2c_master_slave_core"},
{"category": "Communication controller", "license": "BSD", "updated": "Jun 10, 2012", "name": "i2c_master_slave", "language": "VHDL", "created": "Oct 29, 2008", "downloadLink": "https://opencores.org/download,i2c_master_slave"},
{"category": "Communication controller", "license": "BSD", "updated": "Oct 19, 2017", "name": "iicmb", "language": "VHDL", "created": "Apr 29, 2016", "downloadLink": "https://opencores.org/download,iicmb"},
{"category": "Communication controller", "license": "BSD", "updated": "Feb 21, 2018", "name": "i2c", "language": "Verilog", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,i2c"},
{"category": "Communication controller", "license": "LGPL", "updated": "Jun 23, 2016", "name": "ft245r_interface", "language": "VHDL", "created": "May 17, 2015", "downloadLink": "https://opencores.org/download,ft245r_interface"},
{"category": "Communication controller", "license": "GPL", "updated": "Sep 29, 2013", "name": "dqpskmap", "language": "VHDL", "created": "Sep 28, 2013", "downloadLink": "https://opencores.org/download,dqpskmap"},
{"category": "Communication controller", "license": "LGPL", "updated": "Jul  2, 2017", "name": "uart_fpga_slow_control", "language": "VHDL", "created": "Aug 29, 2011", "downloadLink": "https://opencores.org/download,uart_fpga_slow_control"},
{"category": "Communication controller", "license": "LGPL", "updated": "Apr 20, 2013", "name": "xge_mac", "language": "Verilog", "created": "May 19, 2008", "downloadLink": "https://opencores.org/download,xge_mac"},
{"category": "Communication controller", "license": "Others", "updated": "Mar  8, 2014", "name": "ft2232hcore", "language": "VHDL", "created": "Jul  7, 2010", "downloadLink": "https://opencores.org/download,ft2232hcore"},
{"category": "Communication controller", "license": "LGPL", "updated": "Feb  1, 2016", "name": "xge_ll_mac", "language": "Verilog", "created": "Nov 15, 2012", "downloadLink": "https://opencores.org/download,xge_ll_mac"},
{"category": "Communication controller", "license": "LGPL", "updated": "Jan 10, 2016", "name": "ethmac", "language": "Verilog", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,ethmac"},
{"category": "Communication controller", "license": "GPL", "updated": "Jul 29, 2014", "name": "ezusb_io", "language": "Verilog", "created": "Jul 23, 2014", "downloadLink": "https://opencores.org/download,ezusb_io"},
{"category": "Communication controller", "license": "GPL", "updated": "Dec 20, 2009", "name": "baudgen", "language": "VHDL", "created": "Dec  5, 2007", "downloadLink": "https://opencores.org/download,baudgen"},
{"category": "Communication controller", "license": "", "updated": "Mar 11, 2013", "name": "auto_baud", "language": "", "created": "Sep 17, 2002", "downloadLink": "https://opencores.org/download,auto_baud"},
{"category": "Communication controller", "license": "", "updated": "Dec 30, 2017", "name": "can", "language": "", "created": "Feb 11, 2003", "downloadLink": "https://opencores.org/download,can"},
{"category": "Communication controller", "license": "", "updated": "Nov 25, 2007", "name": "line_codes", "language": "VHDL", "created": "Nov 22, 2007", "downloadLink": "https://opencores.org/download,line_codes"},
{"category": "https://github.com/linuxbest/ahci", "license": "LGPL", "updated": "May 19, 2017", "name": "ahci_sata", "language": "https://github.com/linuxbest/ahci_mpi", "created": "Feb 13, 2013", "downloadLink": "https://opencores.org/project,ahci_sata,stargazers"},
{"category": "Communication controller", "license": "LGPL", "updated": "Dec 20, 2009", "name": "bluespec-80211atransmitter", "language": "Bluespec", "created": "Jun 26, 2008", "downloadLink": "https://opencores.org/download,bluespec-80211atransmitter"},
{"category": "Communication controller", "license": "GPL", "updated": "Feb 20, 2017", "name": "wbuart32", "language": "Verilog", "created": "Aug 25, 2016", "downloadLink": "https://opencores.org/download,wbuart32"},
{"category": "Communication controller", "license": "GPL", "updated": "Apr 12, 2016", "name": "16_qam_qadm", "language": "VHDL", "created": "Apr  4, 2016", "downloadLink": "https://opencores.org/download,16_qam_qadm"},
{"category": "Communication controller", "license": "GPL", "updated": "Mar 15, 2016", "name": "8b10b_encdec", "language": "VHDL", "created": "Sep 11, 2006", "downloadLink": "https://opencores.org/download,8b10b_encdec"},
{"category": "Communication controller", "license": "", "updated": "Dec  8, 2010", "name": "a_vhd_16550_uart", "language": "VHDL", "created": "Feb 17, 2006", "downloadLink": "https://opencores.org/download,a_vhd_16550_uart"},
{"category": "Communication controller", "license": "", "updated": "May  5, 2017", "name": "a_vhdl_can_controller", "language": "VHDL", "created": "Aug 23, 2007", "downloadLink": "https://opencores.org/download,a_vhdl_can_controller"},
{"category": "Communication controller", "license": "LGPL", "updated": "Mar  5, 2016", "name": "ethernet_tri_mode", "language": "Verilog", "created": "Nov 25, 2005", "downloadLink": "https://opencores.org/download,ethernet_tri_mode"},
{"category": "Communication controller", "license": "LGPL", "updated": "Oct 12, 2016", "name": "1g_ethernet_dpi", "language": "Verilog", "created": "Oct  8, 2016", "downloadLink": "https://opencores.org/download,1g_ethernet_dpi"},
{"category": "Communication controller", "license": "BSD", "updated": "Jun 30, 2017", "name": "udp_ip_stack", "language": "VHDL", "created": "Oct 11, 2011", "downloadLink": "https://opencores.org/download,udp_ip_stack"},
{"category": "Communication controller", "license": "", "updated": "Dec 20, 2009", "name": "adat_optical_feed_forward_receiver", "language": "VHDL", "created": "Jul 25, 2008", "downloadLink": "https://opencores.org/download,adat_optical_feed_forward_receiver"},
{"category": "Prototype board", "license": "GPL", "updated": "Jul 31, 2014", "name": "usb_fpga_2_13", "language": "Verilog", "created": "Apr 10, 2014", "downloadLink": "https://opencores.org/download,usb_fpga_2_13"},
{"category": "Prototype board", "license": "GPL", "updated": "Jul 31, 2014", "name": "usb_fpga_2_16", "language": "Other", "created": "Nov 25, 2013", "downloadLink": "https://opencores.org/download,usb_fpga_2_16"},
{"category": "Prototype board", "license": "GPL", "updated": "Nov 28, 2012", "name": "usb_fpga_1_15", "language": "VHDL", "created": "Jul 28, 2011", "downloadLink": "https://opencores.org/download,usb_fpga_1_15"},
{"category": "Communication controller", "license": "LGPL", "updated": "Dec 20, 2009", "name": "10_100m_ethernet-fifo_convertor", "language": "Verilog", "created": "Sep 17, 2009", "downloadLink": "https://opencores.org/download,10_100m_ethernet-fifo_convertor"},
{"category": "Prototype board", "license": "GPL", "updated": "Jul 15, 2010", "name": "usb_fpga_1_2", "language": "VHDL", "created": "May 11, 2009", "downloadLink": "https://opencores.org/download,usb_fpga_1_2"},
{"category": "Prototype board", "license": "GPL", "updated": "Jul  2, 2017", "name": "usb_fpga_2_14", "language": "Verilog", "created": "Feb 20, 2017", "downloadLink": "https://opencores.org/download,usb_fpga_2_14"},
{"category": "Prototype board", "license": "LGPL", "updated": "May 29, 2017", "name": "xenie", "language": "VHDL", "created": "May 10, 2017", "downloadLink": "https://opencores.org/download,xenie"},
{"category": "Prototype board", "license": "GPL", "updated": "Nov  3, 2011", "name": "usb_fpga_1_11", "language": "VHDL", "created": "Jul 14, 2010", "downloadLink": "https://opencores.org/download,usb_fpga_1_11"},
{"category": "Prototype board", "license": "LGPL", "updated": "Mar  5, 2012", "name": "artec_dongle_ii_fpga", "language": "Other", "created": "Nov  4, 2008", "downloadLink": "https://opencores.org/download,artec_dongle_ii_fpga"},
{"category": "Prototype board", "license": "", "updated": "Jun 26, 2005", "name": "maxii-evalboard", "language": "VHDL", "created": "Jun 14, 2005", "downloadLink": "https://opencores.org/download,maxii-evalboard"},
{"category": "Prototype board", "license": "", "updated": "Dec 29, 2008", "name": "openriscdevboard", "language": "", "created": "Apr 11, 2008", "downloadLink": "https://opencores.org/download,openriscdevboard"},
{"category": "Prototype board", "license": "", "updated": "Mar 10, 2009", "name": "mfpga", "language": "", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,mfpga"},
{"category": "Prototype board", "license": "GPL", "updated": "Aug 16, 2008", "name": "ts7300_opencore", "language": "Verilog", "created": "Jun 12, 2006", "downloadLink": "https://opencores.org/download,ts7300_opencore"},
{"category": "Prototype board", "license": "", "updated": "Dec 20, 2009", "name": "eus100lx", "language": "", "created": "Jan 23, 2006", "downloadLink": "https://opencores.org/download,eus100lx"},
{"category": "Prototype board", "license": "", "updated": "Dec 20, 2009", "name": "kiss-board", "language": "Verilog", "created": "May 28, 2006", "downloadLink": "https://opencores.org/download,kiss-board"},
{"category": "Prototype board", "license": "", "updated": "Jan 22, 2004", "name": "ocrp-1", "language": "", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,ocrp-1"},
{"category": "Design done", "license": "LGPL", "updated": "Feb 23, 2014", "name": "aes220", "language": "FPGA proven", "created": "Aug  1, 2013", "downloadLink": "https://opencores.org/project,aes220,stargazers"},
{"category": "Prototype board", "license": "LGPL", "updated": "Feb 26, 2011", "name": "griva", "language": "Other", "created": "Feb 14, 2011", "downloadLink": "https://opencores.org/download,griva"},
{"category": "Prototype board", "license": "Others", "updated": "Dec 20, 2009", "name": "butterflylight", "language": "Other", "created": "Oct 22, 2009", "downloadLink": "https://opencores.org/download,butterflylight"},
{"category": "Arithmetic core", "license": "GPL", "updated": "Apr 16, 2013", "name": "802154crc", "language": "VHDL", "created": "Mar  6, 2013", "downloadLink": "https://opencores.org/download,802154crc"},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Jan 28, 2011", "name": "fast_log", "language": "Verilog", "created": "Oct 10, 2009", "downloadLink": "https://opencores.org/download,fast_log"},
{"category": "Arithmetic core", "license": "", "updated": "Dec 20, 2009", "name": "hierarch_unit", "language": "", "created": "Jul 10, 2003", "downloadLink": "https://opencores.org/download,hierarch_unit"},
{"category": "Prototype board", "license": "", "updated": "Dec 20, 2009", "name": "eusfs", "language": "", "created": "Apr 28, 2008", "downloadLink": "https://opencores.org/download,eusfs"},
{"category": "Prototype board", "license": "GPL", "updated": "Dec 20, 2009", "name": "iiepci", "language": "Other", "created": "Jul  1, 2005", "downloadLink": "https://opencores.org/download,iiepci"},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Feb 18, 2013", "name": "dpll-isdn", "language": "Verilog", "created": "Mar 30, 2011", "downloadLink": "https://opencores.org/download,dpll-isdn"},
{"category": "Arithmetic core", "license": "", "updated": "Dec 20, 2009", "name": "hcsa_adder", "language": "", "created": "Apr  7, 2003", "downloadLink": "https://opencores.org/download,hcsa_adder"},
{"category": "Arithmetic core", "license": "", "updated": "Jun 14, 2017", "name": "fpu100", "language": "VHDL", "created": "Jan 28, 2006", "downloadLink": "https://opencores.org/download,fpu100"},
{"category": "Arithmetic core", "license": "", "updated": "Sep 28, 2011", "name": "divider", "language": "", "created": "Oct 28, 2002", "downloadLink": "https://opencores.org/download,divider"},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Dec  1, 2015", "name": "galois_lfsr", "language": "VHDL", "created": "Aug  9, 2013", "downloadLink": "https://opencores.org/download,galois_lfsr"},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Dec 21, 2010", "name": "fp_log", "language": "VHDL", "created": "Jan  5, 2010", "downloadLink": "https://opencores.org/download,fp_log"},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Mar 21, 2014", "name": "fpga-median", "language": "Verilog", "created": "Mar 18, 2014", "downloadLink": "https://opencores.org/download,fpga-median"},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Feb  1, 2015", "name": "gng", "language": "Verilog", "created": "Aug  7, 2014", "downloadLink": "https://opencores.org/download,gng"},
{"category": "Arithmetic core", "license": "GPL", "updated": "Jan  8, 2013", "name": "cordic", "language": "VHDL", "created": "Sep 25, 2001", "downloadLink": "https://opencores.org/download,cordic"},
{"category": "Arithmetic core", "license": "", "updated": "Dec 20, 2009", "name": "cf_fp_mul", "language": "", "created": "Mar 13, 2003", "downloadLink": "https://opencores.org/download,cf_fp_mul"},
{"category": "Arithmetic core", "license": "", "updated": "May 18, 2012", "name": "cf_fft", "language": "", "created": "Jan  5, 2003", "downloadLink": "https://opencores.org/download,cf_fft"},
{"category": "Arithmetic core", "license": "", "updated": "Feb 22, 2012", "name": "fpuvhdl", "language": "VHDL", "created": "Jun 18, 2004", "downloadLink": "https://opencores.org/download,fpuvhdl"},
{"category": "Arithmetic core", "license": "", "updated": "Apr  9, 2017", "name": "mdct", "language": "VHDL", "created": "Apr 14, 2006", "downloadLink": "https://opencores.org/download,mdct"},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Apr 18, 2012", "name": "ecg", "language": "Verilog", "created": "Feb 12, 2012", "downloadLink": "https://opencores.org/download,ecg"},
{"category": "Arithmetic core", "license": "GPL", "updated": "Jul 26, 2011", "name": "quadratic_func", "language": "VHDL", "created": "Feb 16, 2009", "downloadLink": "https://opencores.org/download,quadratic_func"},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Jan 23, 2018", "name": "fixed_point_arithmetic_parameterized", "language": "Verilog", "created": "Aug 25, 2011", "downloadLink": "https://opencores.org/download,fixed_point_arithmetic_parameterized"},
{"category": "Arithmetic core", "license": "", "updated": "Dec 20, 2009", "name": "cf_cordic", "language": "", "created": "Dec 31, 2002", "downloadLink": "https://opencores.org/download,cf_cordic"},
{"category": "Arithmetic core", "license": "BSD", "updated": "Dec 20, 2009", "name": "ca_prng", "language": "Verilog", "created": "Aug 13, 2009", "downloadLink": "https://opencores.org/download,ca_prng"},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Oct 17, 2017", "name": "mult_booth_array", "language": "VHDL", "created": "Oct 17, 2017", "downloadLink": "https://opencores.org/download,mult_booth_array"},
{"category": "Arithmetic core", "license": "", "updated": "Dec 23, 2009", "name": "binary_to_bcd", "language": "", "created": "Nov 26, 2003", "downloadLink": "https://opencores.org/download,binary_to_bcd"},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Jan 28, 2011", "name": "fast_antilog", "language": "Verilog", "created": "Aug  8, 2010", "downloadLink": "https://opencores.org/download,fast_antilog"},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Jan 19, 2016", "name": "apbtoaes128", "language": "Verilog", "created": "Sep  9, 2014", "downloadLink": "https://opencores.org/download,apbtoaes128"},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Aug 25, 2017", "name": "8bit_vedic_multiplier", "language": "Verilog", "created": "Dec 15, 2015", "downloadLink": "https://opencores.org/download,8bit_vedic_multiplier"},
{"category": "Arithmetic core", "license": "GPL", "updated": "Aug  8, 2013", "name": "fast-crc", "language": "VHDL", "created": "Jul 22, 2002", "downloadLink": "https://opencores.org/download,fast-crc"},
{"category": "Arithmetic core", "license": "LGPL", "updated": "Aug 25, 2017", "name": "4-bit-system", "language": "Other", "created": "Mar 26, 2017", "downloadLink": "https://opencores.org/download,4-bit-system"}
]
