package freechips.rocketchip.subsystem.`RME-Firesim`.dtu_agu

import chisel3._
import chisel3.stage.{ChiselStage, ChiselGeneratorAnnotation}
import chisel3.util._


class DivUnit(bitwidth: Int) extends Module
{

}