<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="multi_core_multi_ram_ip" xd:componentRef="multi_core_multi_ram_ip" xd:initiationInterval="163" xd:clockPeriod="10" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:type="generic_axi_lite" xd:offset="0x0"/>
  <xd:arg xd:name="ip_num" xd:originalName="ip_num" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x10" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="*(local_ram)" xd:originalName="local_ram" xd:direction="inout" xd:interfaceRef="local_ram_PORTA" xd:busTypeRef="bram" xd:dataWidth="32" xd:bufferDirection="inout"/>
  <xd:arg xd:name="*(data_ram)" xd:originalName="data_ram" xd:direction="inout" xd:interfaceRef="m_axi_gmem" xd:busTypeRef="aximm" xd:dataWidth="32" xd:bufferDirection="inout"/>
  <xd:arg xd:name="data_ram" xd:originalName="data_ram" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x18" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem"/>
  <xd:latencyEstimates xd:best-case="162" xd:worst-case="162" xd:average-case="162"/>
  <xd:resourceEstimates xd:LUT="1818" xd:FF="1111" xd:BRAM="0" xd:DSP="0"/>
</xd:acceleratorMap>
