<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/IDCT2.cpp:324:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem0" VarName="in" LoopLoc="src/IDCT2.cpp:324:20" LoopName="VITIS_LOOP_324_1" ParentFunc="IDCT2" Length="variable" Direction="read" AccessID="inseq" OrigID="for.body.load.6" OrigAccess-DebugLoc="src/IDCT2.cpp:328:25" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/IDCT2.cpp:324:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem1" VarName="out" LoopLoc="src/IDCT2.cpp:324:20" LoopName="VITIS_LOOP_324_1" ParentFunc="IDCT2" Length="variable" Direction="write" AccessID="outseq" OrigID="for.inc223.store.4" OrigAccess-DebugLoc="src/IDCT2.cpp:446:16" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/IDCT2.cpp:324:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512" resolution="214-353" BundleName="gmem1" VarName="out" LoopLoc="src/IDCT2.cpp:324:20" LoopName="VITIS_LOOP_324_1" ParentFunc="IDCT2" OrigID="outseq" OrigAccess-DebugLoc="src/IDCT2.cpp:324:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/IDCT2.cpp:324:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512" resolution="214-353" BundleName="gmem0" VarName="in" LoopLoc="src/IDCT2.cpp:324:20" LoopName="VITIS_LOOP_324_1" ParentFunc="IDCT2" OrigID="inseq" OrigAccess-DebugLoc="src/IDCT2.cpp:324:20" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/IDCT2.cpp:324:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 512 in loop 'VITIS_LOOP_324_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="src/IDCT2.cpp:324:20" LoopName="VITIS_LOOP_324_1" Length="variable" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/IDCT2.cpp:324:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 512 in loop 'VITIS_LOOP_324_1' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="src/IDCT2.cpp:324:20" LoopName="VITIS_LOOP_324_1" Length="variable" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

