TimeQuest Timing Analyzer report for tutor3
Sat Mar 02 17:27:34 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow Model Fmax Summary
  5. Slow Model Setup Summary
  6. Slow Model Hold Summary
  7. Slow Model Recovery Summary
  8. Slow Model Removal Summary
  9. Slow Model Minimum Pulse Width Summary
 10. Slow Model Setup: 'LCD_Display:inst1|CLK_400HZ'
 11. Slow Model Setup: 'CLK_50Mhz'
 12. Slow Model Setup: 'debounce:inst3|pb_debounced'
 13. Slow Model Setup: 'clk_div:inst|clock_100Hz'
 14. Slow Model Setup: 'clk_div:inst|clock_100Khz_reg'
 15. Slow Model Setup: 'clk_div:inst|clock_10Khz_reg'
 16. Slow Model Setup: 'clk_div:inst|clock_1Mhz_reg'
 17. Slow Model Setup: 'clk_div:inst|clock_1Khz_reg'
 18. Slow Model Hold: 'CLK_50Mhz'
 19. Slow Model Hold: 'LCD_Display:inst1|CLK_400HZ'
 20. Slow Model Hold: 'clk_div:inst|clock_100Khz_reg'
 21. Slow Model Hold: 'clk_div:inst|clock_10Khz_reg'
 22. Slow Model Hold: 'clk_div:inst|clock_1Khz_reg'
 23. Slow Model Hold: 'clk_div:inst|clock_1Mhz_reg'
 24. Slow Model Hold: 'debounce:inst3|pb_debounced'
 25. Slow Model Hold: 'clk_div:inst|clock_100Hz'
 26. Slow Model Minimum Pulse Width: 'CLK_50Mhz'
 27. Slow Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'
 28. Slow Model Minimum Pulse Width: 'debounce:inst3|pb_debounced'
 29. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100Hz'
 30. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'
 31. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'
 32. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'
 33. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. Fast Model Setup Summary
 43. Fast Model Hold Summary
 44. Fast Model Recovery Summary
 45. Fast Model Removal Summary
 46. Fast Model Minimum Pulse Width Summary
 47. Fast Model Setup: 'LCD_Display:inst1|CLK_400HZ'
 48. Fast Model Setup: 'CLK_50Mhz'
 49. Fast Model Setup: 'debounce:inst3|pb_debounced'
 50. Fast Model Setup: 'clk_div:inst|clock_100Hz'
 51. Fast Model Setup: 'clk_div:inst|clock_100Khz_reg'
 52. Fast Model Setup: 'clk_div:inst|clock_10Khz_reg'
 53. Fast Model Setup: 'clk_div:inst|clock_1Khz_reg'
 54. Fast Model Setup: 'clk_div:inst|clock_1Mhz_reg'
 55. Fast Model Hold: 'CLK_50Mhz'
 56. Fast Model Hold: 'LCD_Display:inst1|CLK_400HZ'
 57. Fast Model Hold: 'clk_div:inst|clock_100Khz_reg'
 58. Fast Model Hold: 'clk_div:inst|clock_10Khz_reg'
 59. Fast Model Hold: 'clk_div:inst|clock_1Khz_reg'
 60. Fast Model Hold: 'clk_div:inst|clock_1Mhz_reg'
 61. Fast Model Hold: 'debounce:inst3|pb_debounced'
 62. Fast Model Hold: 'clk_div:inst|clock_100Hz'
 63. Fast Model Minimum Pulse Width: 'CLK_50Mhz'
 64. Fast Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'
 65. Fast Model Minimum Pulse Width: 'debounce:inst3|pb_debounced'
 66. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100Hz'
 67. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'
 68. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'
 69. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'
 70. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Output Enable Times
 76. Minimum Output Enable Times
 77. Output Disable Times
 78. Minimum Output Disable Times
 79. Multicorner Timing Analysis Summary
 80. Setup Times
 81. Hold Times
 82. Clock to Output Times
 83. Minimum Clock to Output Times
 84. Setup Transfers
 85. Hold Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; tutor3                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; CLK_50Mhz                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50Mhz }                     ;
; clk_div:inst|clock_1Khz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_1Khz_reg }   ;
; clk_div:inst|clock_1Mhz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_1Mhz_reg }   ;
; clk_div:inst|clock_10Khz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_10Khz_reg }  ;
; clk_div:inst|clock_100Hz      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_100Hz }      ;
; clk_div:inst|clock_100Khz_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_100Khz_reg } ;
; debounce:inst3|pb_debounced   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { debounce:inst3|pb_debounced }   ;
; LCD_Display:inst1|CLK_400HZ   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { LCD_Display:inst1|CLK_400HZ }   ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                              ;
+------------+-----------------+-------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note                                                  ;
+------------+-----------------+-------------------------------+-------------------------------------------------------+
; 257.07 MHz ; 257.07 MHz      ; LCD_Display:inst1|CLK_400HZ   ;                                                       ;
; 271.59 MHz ; 271.59 MHz      ; CLK_50Mhz                     ;                                                       ;
; 515.73 MHz ; 500.0 MHz       ; debounce:inst3|pb_debounced   ; limit due to high minimum pulse width violation (tch) ;
; 803.86 MHz ; 500.0 MHz       ; clk_div:inst|clock_100Hz      ; limit due to high minimum pulse width violation (tch) ;
; 933.71 MHz ; 500.0 MHz       ; clk_div:inst|clock_100Khz_reg ; limit due to high minimum pulse width violation (tch) ;
; 934.58 MHz ; 500.0 MHz       ; clk_div:inst|clock_10Khz_reg  ; limit due to high minimum pulse width violation (tch) ;
; 935.45 MHz ; 500.0 MHz       ; clk_div:inst|clock_1Mhz_reg   ; limit due to high minimum pulse width violation (tch) ;
; 942.51 MHz ; 500.0 MHz       ; clk_div:inst|clock_1Khz_reg   ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow Model Setup Summary                               ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; LCD_Display:inst1|CLK_400HZ   ; -2.890 ; -42.601       ;
; CLK_50Mhz                     ; -2.682 ; -58.487       ;
; debounce:inst3|pb_debounced   ; -0.939 ; -4.684        ;
; clk_div:inst|clock_100Hz      ; -0.244 ; -0.244        ;
; clk_div:inst|clock_100Khz_reg ; -0.071 ; -0.152        ;
; clk_div:inst|clock_10Khz_reg  ; -0.070 ; -0.139        ;
; clk_div:inst|clock_1Mhz_reg   ; -0.069 ; -0.149        ;
; clk_div:inst|clock_1Khz_reg   ; -0.061 ; -0.144        ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_50Mhz                     ; -2.557 ; -2.557        ;
; LCD_Display:inst1|CLK_400HZ   ; 0.391  ; 0.000         ;
; clk_div:inst|clock_100Khz_reg ; 0.391  ; 0.000         ;
; clk_div:inst|clock_10Khz_reg  ; 0.391  ; 0.000         ;
; clk_div:inst|clock_1Khz_reg   ; 0.391  ; 0.000         ;
; clk_div:inst|clock_1Mhz_reg   ; 0.391  ; 0.000         ;
; debounce:inst3|pb_debounced   ; 0.521  ; 0.000         ;
; clk_div:inst|clock_100Hz      ; 0.529  ; 0.000         ;
+-------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_50Mhz                     ; -1.380 ; -36.380       ;
; LCD_Display:inst1|CLK_400HZ   ; -0.500 ; -39.000       ;
; debounce:inst3|pb_debounced   ; -0.500 ; -8.000        ;
; clk_div:inst|clock_100Hz      ; -0.500 ; -5.000        ;
; clk_div:inst|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:inst|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
+-------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -2.890 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.926      ;
; -2.885 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.921      ;
; -2.875 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.882      ;
; -2.869 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.876      ;
; -2.864 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.871      ;
; -2.789 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.825      ;
; -2.788 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.824      ;
; -2.787 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.823      ;
; -2.786 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.822      ;
; -2.784 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.820      ;
; -2.782 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.818      ;
; -2.735 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.771      ;
; -2.734 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.770      ;
; -2.730 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.766      ;
; -2.712 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.748      ;
; -2.653 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.660      ;
; -2.647 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.654      ;
; -2.642 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.649      ;
; -2.605 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.612      ;
; -2.599 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.606      ;
; -2.594 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.601      ;
; -2.573 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.580      ;
; -2.573 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.635      ;
; -2.572 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.634      ;
; -2.568 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.630      ;
; -2.567 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.574      ;
; -2.562 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.569      ;
; -2.535 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.542      ;
; -2.529 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.536      ;
; -2.524 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.531      ;
; -2.511 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.518      ;
; -2.506 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.542      ;
; -2.505 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.541      ;
; -2.501 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.537      ;
; -2.466 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.528      ;
; -2.465 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.527      ;
; -2.461 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.523      ;
; -2.444 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 3.477      ;
; -2.438 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 3.471      ;
; -2.433 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 3.466      ;
; -2.328 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 3.361      ;
; -2.322 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 3.355      ;
; -2.317 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 3.350      ;
; -2.289 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.296      ;
; -2.287 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.349      ;
; -2.282 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.344      ;
; -2.241 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.248      ;
; -2.226 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.288      ;
; -2.225 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.287      ;
; -2.221 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.283      ;
; -2.220 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 3.253      ;
; -2.214 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 3.247      ;
; -2.209 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.216      ;
; -2.209 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 3.242      ;
; -2.173 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 3.206      ;
; -2.171 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 3.178      ;
; -2.167 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 3.200      ;
; -2.162 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 3.195      ;
; -2.109 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.171      ;
; -2.087 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.149      ;
; -2.086 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.148      ;
; -2.082 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.144      ;
; -2.080 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 3.113      ;
; -2.069 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.131      ;
; -2.064 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.126      ;
; -2.036 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 3.069      ;
; -2.030 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 3.063      ;
; -2.025 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 3.058      ;
; -1.979 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.041      ;
; -1.978 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.040      ;
; -1.974 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.036      ;
; -1.964 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 2.997      ;
; -1.955 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.017      ;
; -1.954 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.016      ;
; -1.950 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 3.012      ;
; -1.929 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 2.962      ;
; -1.923 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 2.956      ;
; -1.918 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 2.951      ;
; -1.916 ; LCD_Display:inst1|state.FUNC_SET                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.022      ; 2.974      ;
; -1.911 ; LCD_Display:inst1|state.DISPLAY_OFF                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.022      ; 2.969      ;
; -1.891 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.026      ; 2.953      ;
; -1.890 ; LCD_Display:inst1|state.RESET1                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.022      ; 2.948      ;
; -1.856 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 2.889      ;
; -1.855 ; LCD_Display:inst1|state.DISPLAY_OFF                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.007     ; 2.884      ;
; -1.814 ; LCD_Display:inst1|state.LINE2                                                          ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 2.850      ;
; -1.809 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 2.842      ;
; -1.785 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 2.818      ;
; -1.782 ; LCD_Display:inst1|state.DISPLAY_ON                                                     ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.022      ; 2.840      ;
; -1.726 ; LCD_Display:inst1|state.DISPLAY_ON                                                     ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.007     ; 2.755      ;
; -1.716 ; LCD_Display:inst1|state.RESET3                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.022      ; 2.774      ;
; -1.711 ; LCD_Display:inst1|state.DISPLAY_OFF                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.007     ; 2.740      ;
; -1.711 ; LCD_Display:inst1|state.MODE_SET                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 2.747      ;
; -1.672 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.003     ; 2.705      ;
; -1.670 ; LCD_Display:inst1|state.LINE2                                                          ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 2.706      ;
; -1.654 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|next_command.LINE2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 2.661      ;
; -1.645 ; LCD_Display:inst1|state.RETURN_HOME                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 2.681      ;
; -1.613 ; LCD_Display:inst1|state.RESET2                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.022      ; 2.671      ;
; -1.608 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|CHAR_COUNT[4]             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 2.644      ;
; -1.601 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|next_command.Print_String ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 2.608      ;
; -1.599 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|next_command.LINE2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 2.606      ;
+--------+----------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_50Mhz'                                                                                                                                ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.682 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.716      ;
; -2.682 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.716      ;
; -2.682 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.716      ;
; -2.682 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.716      ;
; -2.682 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.716      ;
; -2.682 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.716      ;
; -2.682 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.716      ;
; -2.682 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.716      ;
; -2.445 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.479      ;
; -2.445 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.479      ;
; -2.445 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.479      ;
; -2.445 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.479      ;
; -2.445 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.479      ;
; -2.445 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.479      ;
; -2.445 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.479      ;
; -2.445 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.479      ;
; -2.338 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.372      ;
; -2.338 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.372      ;
; -2.338 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.372      ;
; -2.338 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.372      ;
; -2.338 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.372      ;
; -2.338 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.372      ;
; -2.338 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.372      ;
; -2.338 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.372      ;
; -2.225 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.261      ;
; -2.225 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.261      ;
; -2.225 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.261      ;
; -2.225 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.261      ;
; -2.225 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.261      ;
; -2.225 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.261      ;
; -2.225 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.261      ;
; -2.225 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.261      ;
; -2.225 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.261      ;
; -2.225 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.261      ;
; -2.225 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.261      ;
; -2.225 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.261      ;
; -2.214 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.248      ;
; -2.214 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.248      ;
; -2.214 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.248      ;
; -2.214 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.248      ;
; -2.214 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.248      ;
; -2.214 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.248      ;
; -2.214 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.248      ;
; -2.214 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.248      ;
; -2.163 ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.199      ;
; -2.098 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.134      ;
; -2.098 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.134      ;
; -2.098 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.134      ;
; -2.098 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.134      ;
; -2.098 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.134      ;
; -2.098 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.134      ;
; -2.098 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.134      ;
; -2.098 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.134      ;
; -2.056 ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.092      ;
; -2.056 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.092      ;
; -2.056 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.092      ;
; -2.056 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.092      ;
; -2.056 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.092      ;
; -2.056 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.092      ;
; -2.056 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.092      ;
; -2.056 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.092      ;
; -2.056 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.092      ;
; -2.024 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.060      ;
; -2.024 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.060      ;
; -2.024 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.060      ;
; -2.024 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.060      ;
; -2.024 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.060      ;
; -2.024 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.060      ;
; -2.024 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.060      ;
; -2.024 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.060      ;
; -1.994 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.030      ;
; -1.994 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.030      ;
; -1.994 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.030      ;
; -1.994 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.030      ;
; -1.994 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.030      ;
; -1.994 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.030      ;
; -1.994 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.030      ;
; -1.994 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.030      ;
; -1.988 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.024      ;
; -1.988 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.024      ;
; -1.988 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.024      ;
; -1.988 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.024      ;
; -1.988 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.024      ;
; -1.988 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.024      ;
; -1.988 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.024      ;
; -1.988 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.024      ;
; -1.988 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.024      ;
; -1.988 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.024      ;
; -1.988 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.024      ;
; -1.988 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.024      ;
; -1.978 ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 3.012      ;
; -1.973 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.009      ;
; -1.973 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.009      ;
; -1.973 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.009      ;
; -1.973 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.009      ;
; -1.973 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.009      ;
; -1.973 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.009      ;
; -1.973 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.009      ;
; -1.973 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.009      ;
; -1.963 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_400HZ           ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.029      ; 3.028      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'debounce:inst3|pb_debounced'                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.939 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.975      ;
; -0.897 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.933      ;
; -0.868 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.904      ;
; -0.826 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.862      ;
; -0.798 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.834      ;
; -0.756 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.792      ;
; -0.727 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.763      ;
; -0.709 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.745      ;
; -0.685 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.721      ;
; -0.685 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.721      ;
; -0.667 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.703      ;
; -0.638 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.674      ;
; -0.614 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.650      ;
; -0.604 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.640      ;
; -0.596 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.632      ;
; -0.590 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.626      ;
; -0.568 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.604      ;
; -0.567 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.603      ;
; -0.526 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.562      ;
; -0.525 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.561      ;
; -0.519 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.555      ;
; -0.497 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.533      ;
; -0.496 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.532      ;
; -0.455 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.491      ;
; -0.455 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.491      ;
; -0.454 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.490      ;
; -0.426 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.462      ;
; -0.425 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.461      ;
; -0.221 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.257      ;
; -0.069 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.104      ;
; -0.067 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.103      ;
; -0.044 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.080      ;
; -0.043 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.079      ;
; -0.042 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.078      ;
; 0.249  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.787      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_100Hz'                                                                                                                     ;
+--------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.244 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 1.280      ;
; -0.040 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 1.076      ;
; 0.109  ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|SHIFT_PB[2]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.927      ;
; 0.154  ; debounce:inst3|SHIFT_PB[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.882      ;
; 0.235  ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|SHIFT_PB[1]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.801      ;
; 0.240  ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.796      ;
; 0.241  ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|SHIFT_PB[0]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.795      ;
+--------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_100Khz_reg'                                                                                                                             ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.071 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.107      ;
; -0.071 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.107      ;
; -0.038 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.074      ;
; -0.010 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.046      ;
; 0.229  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.807      ;
; 0.232  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.804      ;
; 0.233  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.803      ;
; 0.237  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.379  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_10Khz_reg'                                                                                                                          ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.070 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.106      ;
; -0.069 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.105      ;
; -0.035 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.071      ;
; 0.000  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.036      ;
; 0.063  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.973      ;
; 0.240  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.796      ;
; 0.240  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.796      ;
; 0.243  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.793      ;
; 0.379  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                             ;
+--------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.069 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.104      ;
; -0.044 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.080      ;
; -0.012 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.048      ;
; 0.066  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.970      ;
; 0.227  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.227  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.228  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.379  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_1Khz_reg'                                                                                                                           ;
+--------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.061 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.097      ;
; -0.051 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.087      ;
; -0.050 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.086      ;
; -0.032 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.068      ;
; 0.223  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.223  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.224  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.812      ;
; 0.224  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.812      ;
; 0.379  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_50Mhz'                                                                                                                                                  ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.557 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_50Mhz   ; 0.000        ; 2.698      ; 0.657      ;
; -2.057 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_50Mhz   ; -0.500       ; 2.698      ; 0.657      ;
; 0.008  ; clk_div:inst|clock_100Khz_int         ; clk_div:inst|clock_100Khz_reg         ; clk_div:inst|clock_1Mhz_reg   ; CLK_50Mhz   ; 0.000        ; 0.527      ; 0.801      ;
; 0.146  ; clk_div:inst|clock_1Khz_int           ; clk_div:inst|clock_1Khz_reg           ; clk_div:inst|clock_10Khz_reg  ; CLK_50Mhz   ; 0.000        ; 0.377      ; 0.789      ;
; 0.176  ; clk_div:inst|clock_100hz_int          ; clk_div:inst|clock_100hz_reg          ; clk_div:inst|clock_1Khz_reg   ; CLK_50Mhz   ; 0.000        ; 0.363      ; 0.805      ;
; 0.205  ; clk_div:inst|clock_10Khz_int          ; clk_div:inst|clock_10Khz_reg          ; clk_div:inst|clock_100Khz_reg ; CLK_50Mhz   ; 0.000        ; 0.491      ; 0.962      ;
; 0.513  ; clk_div:inst|clock_100hz_reg          ; clk_div:inst|clock_100Hz              ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.779      ;
; 0.523  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.789      ;
; 0.526  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|count_1Mhz[6]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.792      ;
; 0.655  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.921      ;
; 0.696  ; clk_div:inst|clock_1Mhz_int           ; clk_div:inst|clock_1Mhz_reg           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.962      ;
; 0.794  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.060      ;
; 0.798  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.064      ;
; 0.805  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[0]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.076      ;
; 0.814  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.080      ;
; 0.815  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.081      ;
; 0.817  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[4]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.083      ;
; 0.819  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[2]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.085      ;
; 0.821  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.087      ;
; 0.830  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.096      ;
; 0.831  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.097      ;
; 0.834  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.100      ;
; 0.835  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.104      ;
; 0.842  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.108      ;
; 0.854  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[1]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.120      ;
; 0.857  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[5]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.123      ;
; 0.859  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[3]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.125      ;
; 1.019  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.285      ;
; 1.100  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.366      ;
; 1.118  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.384      ;
; 1.181  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.447      ;
; 1.189  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.455      ;
; 1.192  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.458      ;
; 1.193  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.459      ;
; 1.197  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.463      ;
; 1.200  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[5]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.466      ;
; 1.202  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[3]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.468      ;
; 1.216  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.482      ;
; 1.217  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.483      ;
; 1.218  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.484      ;
; 1.220  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.486      ;
; 1.221  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.487      ;
; 1.224  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.490      ;
; 1.228  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.494      ;
; 1.228  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.494      ;
; 1.240  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[2]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.506      ;
; 1.243  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[6]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.509      ;
; 1.245  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[4]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.511      ;
; 1.252  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.518      ;
; 1.260  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.526      ;
; 1.263  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.529      ;
; 1.264  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.530      ;
; 1.268  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.534      ;
; 1.269  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.535      ;
; 1.271  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[6]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.537      ;
; 1.273  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[4]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.539      ;
; 1.280  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[1]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.546      ;
; 1.281  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.547      ;
; 1.291  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.557      ;
; 1.292  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.558      ;
; 1.295  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.561      ;
; 1.299  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.565      ;
; 1.299  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.565      ;
; 1.311  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[3]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.577      ;
; 1.316  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[5]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.582      ;
; 1.323  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.589      ;
; 1.331  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.597      ;
; 1.334  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.600      ;
; 1.335  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.601      ;
; 1.338  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[0]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.604      ;
; 1.338  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[1]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.604      ;
; 1.338  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[2]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.604      ;
; 1.338  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[4]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.604      ;
; 1.338  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[3]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.604      ;
; 1.340  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.606      ;
; 1.344  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[5]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.610      ;
; 1.351  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[2]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.617      ;
; 1.352  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.618      ;
; 1.362  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.628      ;
; 1.363  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.629      ;
; 1.366  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.632      ;
; 1.370  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.636      ;
; 1.376  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.642      ;
; 1.382  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[4]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.648      ;
; 1.383  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.649      ;
; 1.387  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[6]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.653      ;
; 1.394  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.660      ;
; 1.402  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.668      ;
; 1.405  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.671      ;
; 1.411  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.677      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                           ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.783      ;
; 0.519 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.785      ;
; 0.537 ; LCD_Display:inst1|state.RESET1               ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.803      ;
; 0.552 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.818      ;
; 0.562 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.828      ;
; 0.563 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.829      ;
; 0.563 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.829      ;
; 0.565 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.831      ;
; 0.647 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.913      ;
; 0.650 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.916      ;
; 0.653 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.919      ;
; 0.654 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.920      ;
; 0.727 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.993      ;
; 0.742 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.008      ;
; 0.779 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.045      ;
; 0.782 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.048      ;
; 0.799 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.065      ;
; 0.840 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.106      ;
; 0.841 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.107      ;
; 0.847 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.113      ;
; 0.850 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.116      ;
; 0.897 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.163      ;
; 0.898 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.164      ;
; 0.901 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.167      ;
; 0.905 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.171      ;
; 0.951 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.217      ;
; 0.967 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.007      ; 1.240      ;
; 0.970 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.236      ;
; 0.976 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.242      ;
; 0.981 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.247      ;
; 1.023 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.289      ;
; 1.024 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.290      ;
; 1.024 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.290      ;
; 1.027 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.029      ; 1.322      ;
; 1.039 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.305      ;
; 1.045 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.311      ;
; 1.049 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.315      ;
; 1.066 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.332      ;
; 1.070 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.336      ;
; 1.072 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.338      ;
; 1.072 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.338      ;
; 1.074 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.340      ;
; 1.118 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.029      ; 1.413      ;
; 1.203 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.469      ;
; 1.207 ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.473      ;
; 1.232 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.029      ; 1.527      ;
; 1.242 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.508      ;
; 1.248 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.514      ;
; 1.258 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.007      ; 1.531      ;
; 1.258 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.007      ; 1.531      ;
; 1.260 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.007      ; 1.533      ;
; 1.269 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.535      ;
; 1.275 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.541      ;
; 1.283 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.549      ;
; 1.307 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.573      ;
; 1.308 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.574      ;
; 1.314 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.029     ; 1.551      ;
; 1.340 ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.606      ;
; 1.354 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.620      ;
; 1.367 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.007      ; 1.640      ;
; 1.367 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.007      ; 1.640      ;
; 1.369 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.029      ; 1.664      ;
; 1.369 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.029      ; 1.664      ;
; 1.369 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.029      ; 1.664      ;
; 1.369 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.029      ; 1.664      ;
; 1.369 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.029      ; 1.664      ;
; 1.373 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.007      ; 1.646      ;
; 1.385 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.022      ; 1.673      ;
; 1.391 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.007      ; 1.664      ;
; 1.391 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.007      ; 1.664      ;
; 1.393 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.007      ; 1.666      ;
; 1.396 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.007      ; 1.669      ;
; 1.398 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.007      ; 1.671      ;
; 1.398 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.007      ; 1.671      ;
; 1.401 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.007      ; 1.674      ;
; 1.405 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.671      ;
; 1.405 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.671      ;
; 1.407 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.673      ;
; 1.414 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.680      ;
; 1.416 ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.682      ;
; 1.420 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.686      ;
; 1.447 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.007      ; 1.720      ;
; 1.447 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.713      ;
; 1.448 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.007      ; 1.721      ;
; 1.448 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.007      ; 1.721      ;
; 1.448 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.007      ; 1.721      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_100Khz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.533 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.537 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.804      ;
; 0.541 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.807      ;
; 0.780 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.046      ;
; 0.808 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.074      ;
; 0.841 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.107      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_10Khz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.527 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.793      ;
; 0.530 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.796      ;
; 0.707 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.973      ;
; 0.770 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.036      ;
; 0.805 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.071      ;
; 0.839 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.105      ;
; 0.840 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.106      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_1Khz_reg'                                                                                                                           ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.546 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.812      ;
; 0.546 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.812      ;
; 0.547 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.547 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.802 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.068      ;
; 0.820 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.086      ;
; 0.821 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.087      ;
; 0.831 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.097      ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                             ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.542 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.704 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.970      ;
; 0.782 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.048      ;
; 0.814 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.080      ;
; 0.838 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.105      ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'debounce:inst3|pb_debounced'                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.521 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.787      ;
; 0.812 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.080      ;
; 0.837 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.103      ;
; 0.838 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.105      ;
; 0.991 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.257      ;
; 1.195 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.461      ;
; 1.196 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.462      ;
; 1.224 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.491      ;
; 1.266 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.532      ;
; 1.267 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.533      ;
; 1.289 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.555      ;
; 1.295 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.561      ;
; 1.296 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.562      ;
; 1.337 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.603      ;
; 1.338 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.604      ;
; 1.360 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.626      ;
; 1.366 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.632      ;
; 1.374 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.640      ;
; 1.384 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.650      ;
; 1.408 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.674      ;
; 1.437 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.703      ;
; 1.455 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.721      ;
; 1.455 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.721      ;
; 1.479 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.745      ;
; 1.497 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.763      ;
; 1.526 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.792      ;
; 1.568 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.834      ;
; 1.596 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.862      ;
; 1.638 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.904      ;
; 1.667 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.933      ;
; 1.709 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.975      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_100Hz'                                                                                                                     ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.529 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|SHIFT_PB[0]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.796      ;
; 0.535 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|SHIFT_PB[1]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.801      ;
; 0.616 ; debounce:inst3|SHIFT_PB[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.882      ;
; 0.661 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|SHIFT_PB[2]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.927      ;
; 0.810 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 1.076      ;
; 1.014 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 1.280      ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_50Mhz'                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50Mhz ; Rise       ; CLK_50Mhz                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100Hz              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100Hz              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; CLK_50Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; CLK_50Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; CLK_50Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; CLK_50Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; CLK_50Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; CLK_50Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[18]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[18]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[19]|clk         ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'debounce:inst3|pb_debounced'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced|regout                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced|regout                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|inclk[0]                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|inclk[0]                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|outclk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|outclk                                                      ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100Hz'                                                                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; KEY3_ACLR ; CLK_50Mhz                   ; 6.409 ; 6.409 ; Rise       ; CLK_50Mhz                   ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; 5.719 ; 5.719 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_100Hz    ; 0.757 ; 0.757 ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW2_MODE  ; debounce:inst3|pb_debounced ; 2.240 ; 2.240 ; Rise       ; debounce:inst3|pb_debounced ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_50Mhz                   ; -4.958 ; -4.958 ; Rise       ; CLK_50Mhz                   ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; -5.489 ; -5.489 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_100Hz    ; -0.527 ; -0.527 ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW2_MODE  ; debounce:inst3|pb_debounced ; -1.013 ; -1.013 ; Rise       ; debounce:inst3|pb_debounced ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 8.432 ; 8.432 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.874 ; 7.874 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.286 ; 8.286 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 7.240 ; 7.240 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.432 ; 8.432 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.635 ; 7.635 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 7.146 ; 7.146 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 8.207 ; 8.207 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 7.060 ; 7.060 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_EN       ; LCD_Display:inst1|CLK_400HZ ; 7.188 ; 7.188 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 7.888 ; 7.888 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 7.152 ; 7.152 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 7.060 ; 7.060 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.874 ; 7.874 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.286 ; 8.286 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 7.240 ; 7.240 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.432 ; 8.432 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.635 ; 7.635 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 7.146 ; 7.146 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 8.207 ; 8.207 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 7.060 ; 7.060 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_EN       ; LCD_Display:inst1|CLK_400HZ ; 7.188 ; 7.188 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 7.888 ; 7.888 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 7.152 ; 7.152 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 7.094 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.114 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 7.114 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 7.114 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 7.114 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.094 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 7.104 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.114 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 7.098 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                          ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 7.094 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.114 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 7.114 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 7.114 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 7.114 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.094 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 7.104 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.114 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 7.098 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                          ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 7.094     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.114     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 7.114     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 7.114     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 7.114     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.094     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 7.104     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.114     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 7.098     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                  ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 7.094     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.114     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 7.114     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 7.114     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 7.114     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.094     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 7.104     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.114     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 7.098     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+--------------------------------------------------------+
; Fast Model Setup Summary                               ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; LCD_Display:inst1|CLK_400HZ   ; -0.733 ; -5.815        ;
; CLK_50Mhz                     ; -0.667 ; -11.404       ;
; debounce:inst3|pb_debounced   ; 0.106  ; 0.000         ;
; clk_div:inst|clock_100Hz      ; 0.430  ; 0.000         ;
; clk_div:inst|clock_100Khz_reg ; 0.502  ; 0.000         ;
; clk_div:inst|clock_10Khz_reg  ; 0.507  ; 0.000         ;
; clk_div:inst|clock_1Khz_reg   ; 0.508  ; 0.000         ;
; clk_div:inst|clock_1Mhz_reg   ; 0.508  ; 0.000         ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_50Mhz                     ; -1.597 ; -1.675        ;
; LCD_Display:inst1|CLK_400HZ   ; 0.215  ; 0.000         ;
; clk_div:inst|clock_100Khz_reg ; 0.215  ; 0.000         ;
; clk_div:inst|clock_10Khz_reg  ; 0.215  ; 0.000         ;
; clk_div:inst|clock_1Khz_reg   ; 0.215  ; 0.000         ;
; clk_div:inst|clock_1Mhz_reg   ; 0.215  ; 0.000         ;
; debounce:inst3|pb_debounced   ; 0.238  ; 0.000         ;
; clk_div:inst|clock_100Hz      ; 0.245  ; 0.000         ;
+-------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_50Mhz                     ; -1.380 ; -36.380       ;
; LCD_Display:inst1|CLK_400HZ   ; -0.500 ; -39.000       ;
; debounce:inst3|pb_debounced   ; -0.500 ; -8.000        ;
; clk_div:inst|clock_100Hz      ; -0.500 ; -5.000        ;
; clk_div:inst|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:inst|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
+-------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.733 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.741      ;
; -0.727 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.735      ;
; -0.726 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.734      ;
; -0.693 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.725      ;
; -0.688 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.720      ;
; -0.687 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.719      ;
; -0.685 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.717      ;
; -0.673 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.705      ;
; -0.673 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.705      ;
; -0.670 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.702      ;
; -0.670 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.702      ;
; -0.664 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.696      ;
; -0.649 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.657      ;
; -0.649 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.681      ;
; -0.649 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.681      ;
; -0.643 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.651      ;
; -0.642 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.650      ;
; -0.628 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.636      ;
; -0.623 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.655      ;
; -0.622 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.630      ;
; -0.621 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.629      ;
; -0.600 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.608      ;
; -0.594 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.602      ;
; -0.593 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.601      ;
; -0.592 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.624      ;
; -0.590 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.598      ;
; -0.588 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.636      ;
; -0.584 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.592      ;
; -0.583 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.591      ;
; -0.577 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.609      ;
; -0.577 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.609      ;
; -0.573 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.581      ;
; -0.573 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.621      ;
; -0.573 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.621      ;
; -0.535 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.583      ;
; -0.533 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.557      ;
; -0.527 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.551      ;
; -0.526 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.550      ;
; -0.520 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.568      ;
; -0.520 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.568      ;
; -0.497 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.521      ;
; -0.491 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.515      ;
; -0.490 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.514      ;
; -0.489 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.497      ;
; -0.468 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.476      ;
; -0.440 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.448      ;
; -0.430 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.438      ;
; -0.430 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.454      ;
; -0.429 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.477      ;
; -0.427 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.475      ;
; -0.424 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.448      ;
; -0.423 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.447      ;
; -0.421 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.469      ;
; -0.419 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.443      ;
; -0.414 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.462      ;
; -0.414 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.462      ;
; -0.413 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.437      ;
; -0.412 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.436      ;
; -0.386 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.434      ;
; -0.377 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.401      ;
; -0.373 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.397      ;
; -0.371 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.419      ;
; -0.371 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.419      ;
; -0.371 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.395      ;
; -0.370 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.394      ;
; -0.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.395      ;
; -0.341 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.389      ;
; -0.339 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.387      ;
; -0.337 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.361      ;
; -0.324 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.348      ;
; -0.319 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.367      ;
; -0.318 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.342      ;
; -0.317 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.341      ;
; -0.315 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.363      ;
; -0.308 ; LCD_Display:inst1|state.DISPLAY_OFF                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.018      ; 1.358      ;
; -0.304 ; LCD_Display:inst1|state.FUNC_SET                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.018      ; 1.354      ;
; -0.304 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.352      ;
; -0.304 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.352      ;
; -0.300 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.348      ;
; -0.300 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.348      ;
; -0.296 ; LCD_Display:inst1|state.RESET1                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.018      ; 1.346      ;
; -0.284 ; LCD_Display:inst1|state.DISPLAY_OFF                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.006     ; 1.310      ;
; -0.281 ; LCD_Display:inst1|state.LINE2                                                          ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.313      ;
; -0.270 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.294      ;
; -0.259 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.283      ;
; -0.259 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.016      ; 1.307      ;
; -0.258 ; LCD_Display:inst1|state.DISPLAY_ON                                                     ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.018      ; 1.308      ;
; -0.242 ; LCD_Display:inst1|state.MODE_SET                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.274      ;
; -0.234 ; LCD_Display:inst1|state.DISPLAY_ON                                                     ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.006     ; 1.260      ;
; -0.233 ; LCD_Display:inst1|state.RESET3                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.018      ; 1.283      ;
; -0.223 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.247      ;
; -0.217 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.008     ; 1.241      ;
; -0.211 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|next_command.LINE2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.219      ;
; -0.204 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|CHAR_COUNT[4]             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.236      ;
; -0.203 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|next_command.Print_String ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.211      ;
; -0.200 ; LCD_Display:inst1|state.DISPLAY_OFF                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.006     ; 1.226      ;
; -0.197 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|next_command.LINE2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.205      ;
; -0.197 ; LCD_Display:inst1|state.LINE2                                                          ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.229      ;
; -0.195 ; LCD_Display:inst1|state.RETURN_HOME                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.227      ;
; -0.178 ; LCD_Display:inst1|state.RESET2                                                         ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.018      ; 1.228      ;
+--------+----------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_50Mhz'                                                                                                                                ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.667 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.697      ;
; -0.667 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.697      ;
; -0.667 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.697      ;
; -0.667 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.697      ;
; -0.667 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.697      ;
; -0.667 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.697      ;
; -0.667 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.697      ;
; -0.667 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.697      ;
; -0.586 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.616      ;
; -0.586 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.616      ;
; -0.586 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.616      ;
; -0.586 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.616      ;
; -0.586 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.616      ;
; -0.586 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.616      ;
; -0.586 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.616      ;
; -0.586 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.616      ;
; -0.511 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.541      ;
; -0.511 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.541      ;
; -0.511 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.541      ;
; -0.511 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.541      ;
; -0.511 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.541      ;
; -0.511 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.541      ;
; -0.511 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.541      ;
; -0.511 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.541      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.498      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.498      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.498      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.498      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.498      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.498      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.498      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.498      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.498      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.498      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.498      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.498      ;
; -0.463 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.493      ;
; -0.463 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.493      ;
; -0.463 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.493      ;
; -0.463 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.493      ;
; -0.463 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.493      ;
; -0.463 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.493      ;
; -0.463 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.493      ;
; -0.463 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.493      ;
; -0.459 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.491      ;
; -0.459 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.491      ;
; -0.459 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.491      ;
; -0.459 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.491      ;
; -0.459 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.491      ;
; -0.459 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.491      ;
; -0.459 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.491      ;
; -0.459 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.491      ;
; -0.453 ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.485      ;
; -0.446 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.478      ;
; -0.446 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.478      ;
; -0.446 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.478      ;
; -0.446 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.478      ;
; -0.446 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.478      ;
; -0.446 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.478      ;
; -0.446 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.478      ;
; -0.446 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.478      ;
; -0.432 ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.462      ;
; -0.398 ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.430      ;
; -0.397 ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.002     ; 1.427      ;
; -0.397 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.429      ;
; -0.388 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.420      ;
; -0.388 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.420      ;
; -0.385 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.417      ;
; -0.385 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.417      ;
; -0.385 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.417      ;
; -0.385 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.417      ;
; -0.385 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.417      ;
; -0.385 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.417      ;
; -0.385 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.417      ;
; -0.385 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.417      ;
; -0.385 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.417      ;
; -0.385 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.417      ;
; -0.385 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.417      ;
; -0.385 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.417      ;
; -0.383 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.415      ;
; -0.383 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.415      ;
; -0.383 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.415      ;
; -0.383 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.415      ;
; -0.383 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.415      ;
; -0.383 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.415      ;
; -0.383 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.415      ;
; -0.383 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.415      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'debounce:inst3|pb_debounced'                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.106 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.926      ;
; 0.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.897      ;
; 0.141 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.891      ;
; 0.170 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.862      ;
; 0.178 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.854      ;
; 0.204 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.828      ;
; 0.213 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.819      ;
; 0.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.797      ;
; 0.239 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.793      ;
; 0.239 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.793      ;
; 0.264 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.768      ;
; 0.270 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.762      ;
; 0.274 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.758      ;
; 0.286 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.746      ;
; 0.299 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.733      ;
; 0.299 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.733      ;
; 0.305 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.727      ;
; 0.307 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.725      ;
; 0.321 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.711      ;
; 0.333 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.699      ;
; 0.334 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.698      ;
; 0.340 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.692      ;
; 0.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.690      ;
; 0.368 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.664      ;
; 0.368 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.664      ;
; 0.369 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.663      ;
; 0.375 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.657      ;
; 0.377 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.655      ;
; 0.437 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.595      ;
; 0.508 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.523      ;
; 0.513 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.519      ;
; 0.514 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.518      ;
; 0.515 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.517      ;
; 0.642 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.390      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_100Hz'                                                                                                                    ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.430 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.602      ;
; 0.513 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.519      ;
; 0.555 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|SHIFT_PB[2]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.477      ;
; 0.593 ; debounce:inst3|SHIFT_PB[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.439      ;
; 0.630 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|SHIFT_PB[1]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.402      ;
; 0.634 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.398      ;
; 0.635 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|SHIFT_PB[0]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.397      ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_100Khz_reg'                                                                                                                            ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.502 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.530      ;
; 0.504 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.528      ;
; 0.512 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.520      ;
; 0.515 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.517      ;
; 0.628 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.630 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.631 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.401      ;
; 0.632 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.665 ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_10Khz_reg'                                                                                                                         ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.507 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.525      ;
; 0.508 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.516 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.516      ;
; 0.519 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.513      ;
; 0.559 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.473      ;
; 0.635 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.397      ;
; 0.635 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.397      ;
; 0.637 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.395      ;
; 0.665 ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_1Khz_reg'                                                                                                                          ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.508 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.510 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.510 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.624 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.408      ;
; 0.625 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.625 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.625 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.665 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                            ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.508 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.512 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.520      ;
; 0.513 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.519      ;
; 0.561 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.471      ;
; 0.627 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.628 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.628 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.665 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_50Mhz'                                                                                                                                                  ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.597 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_50Mhz   ; 0.000        ; 1.671      ; 0.367      ;
; -1.097 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_50Mhz   ; -0.500       ; 1.671      ; 0.367      ;
; -0.065 ; clk_div:inst|clock_100Khz_int         ; clk_div:inst|clock_100Khz_reg         ; clk_div:inst|clock_1Mhz_reg   ; CLK_50Mhz   ; 0.000        ; 0.314      ; 0.401      ;
; -0.013 ; clk_div:inst|clock_1Khz_int           ; clk_div:inst|clock_1Khz_reg           ; clk_div:inst|clock_10Khz_reg  ; CLK_50Mhz   ; 0.000        ; 0.255      ; 0.394      ;
; 0.002  ; clk_div:inst|clock_100hz_int          ; clk_div:inst|clock_100hz_reg          ; clk_div:inst|clock_1Khz_reg   ; CLK_50Mhz   ; 0.000        ; 0.249      ; 0.403      ;
; 0.028  ; clk_div:inst|clock_10Khz_int          ; clk_div:inst|clock_10Khz_reg          ; clk_div:inst|clock_100Khz_reg ; CLK_50Mhz   ; 0.000        ; 0.289      ; 0.469      ;
; 0.237  ; clk_div:inst|clock_100hz_reg          ; clk_div:inst|clock_100Hz              ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.389      ;
; 0.240  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|count_1Mhz[6]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.393      ;
; 0.310  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.462      ;
; 0.318  ; clk_div:inst|clock_1Mhz_int           ; clk_div:inst|clock_1Mhz_reg           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.470      ;
; 0.356  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.512      ;
; 0.362  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[0]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.515      ;
; 0.367  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[2]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[4]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.520      ;
; 0.370  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.526      ;
; 0.383  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[1]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.535      ;
; 0.383  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[3]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.535      ;
; 0.386  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[5]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.538      ;
; 0.455  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.607      ;
; 0.488  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.640      ;
; 0.496  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.648      ;
; 0.498  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.650      ;
; 0.501  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.653      ;
; 0.505  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.657      ;
; 0.505  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.657      ;
; 0.506  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[3]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.658      ;
; 0.506  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[5]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.658      ;
; 0.508  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.660      ;
; 0.510  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.662      ;
; 0.511  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.664      ;
; 0.513  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.665      ;
; 0.514  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.666      ;
; 0.516  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.668      ;
; 0.523  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[2]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.675      ;
; 0.523  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[4]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.675      ;
; 0.526  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[6]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.678      ;
; 0.531  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.683      ;
; 0.533  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.685      ;
; 0.536  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.688      ;
; 0.538  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.690      ;
; 0.540  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.692      ;
; 0.541  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[4]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.693      ;
; 0.541  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[6]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.693      ;
; 0.546  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.699      ;
; 0.548  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.700      ;
; 0.549  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.701      ;
; 0.549  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.701      ;
; 0.549  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.701      ;
; 0.555  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[1]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.707      ;
; 0.556  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.708      ;
; 0.558  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[3]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.710      ;
; 0.558  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[5]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.710      ;
; 0.566  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.718      ;
; 0.568  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.720      ;
; 0.571  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.723      ;
; 0.571  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.723      ;
; 0.576  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[5]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.728      ;
; 0.581  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.733      ;
; 0.582  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.734      ;
; 0.583  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.735      ;
; 0.584  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.736      ;
; 0.584  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.736      ;
; 0.590  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[2]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.742      ;
; 0.591  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.743      ;
; 0.593  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[4]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.745      ;
; 0.593  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[6]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.745      ;
; 0.601  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.753      ;
; 0.603  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.755      ;
; 0.604  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.756      ;
; 0.606  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.758      ;
; 0.608  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.760      ;
; 0.611  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[6]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.763      ;
; 0.616  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.768      ;
; 0.617  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.769      ;
; 0.618  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.770      ;
; 0.619  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.771      ;
; 0.624  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; -0.002     ; 0.774      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                           ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.391      ;
; 0.247 ; LCD_Display:inst1|state.RESET1               ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.399      ;
; 0.257 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.409      ;
; 0.261 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.413      ;
; 0.262 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.414      ;
; 0.263 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.415      ;
; 0.265 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.417      ;
; 0.289 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.441      ;
; 0.313 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.465      ;
; 0.314 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.466      ;
; 0.314 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.466      ;
; 0.334 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.486      ;
; 0.343 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.495      ;
; 0.365 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.517      ;
; 0.369 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.523      ;
; 0.376 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.528      ;
; 0.381 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.534      ;
; 0.404 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.556      ;
; 0.410 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.562      ;
; 0.411 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.563      ;
; 0.413 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.565      ;
; 0.425 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.577      ;
; 0.440 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.592      ;
; 0.443 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.595      ;
; 0.444 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.006      ; 0.602      ;
; 0.444 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.596      ;
; 0.450 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.024      ; 0.626      ;
; 0.460 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.612      ;
; 0.465 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.617      ;
; 0.468 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.620      ;
; 0.469 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.621      ;
; 0.472 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.624      ;
; 0.473 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.625      ;
; 0.482 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.634      ;
; 0.483 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.635      ;
; 0.494 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.646      ;
; 0.499 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.024      ; 0.676      ;
; 0.528 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.680      ;
; 0.535 ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.687      ;
; 0.544 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.024      ; 0.721      ;
; 0.558 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.006      ; 0.716      ;
; 0.558 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.710      ;
; 0.579 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.731      ;
; 0.587 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.739      ;
; 0.591 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.743      ;
; 0.596 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.748      ;
; 0.596 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.748      ;
; 0.598 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.006      ; 0.756      ;
; 0.598 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.006      ; 0.756      ;
; 0.598 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.750      ;
; 0.599 ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.751      ;
; 0.622 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.774      ;
; 0.623 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.775      ;
; 0.630 ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.782      ;
; 0.631 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.024     ; 0.759      ;
; 0.633 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.785      ;
; 0.636 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.006      ; 0.794      ;
; 0.636 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.006      ; 0.794      ;
; 0.637 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.006      ; 0.795      ;
; 0.638 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.006      ; 0.796      ;
; 0.639 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.006      ; 0.797      ;
; 0.639 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.791      ;
; 0.640 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.018      ; 0.810      ;
; 0.641 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.006      ; 0.799      ;
; 0.641 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.006      ; 0.799      ;
; 0.643 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.006      ; 0.801      ;
; 0.644 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.006      ; 0.802      ;
; 0.644 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.796      ;
; 0.644 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.796      ;
; 0.647 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.006      ; 0.805      ;
; 0.654 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.024      ; 0.830      ;
; 0.658 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.810      ;
; 0.668 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.820      ;
; 0.669 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.024      ; 0.845      ;
; 0.669 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.024      ; 0.845      ;
; 0.669 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.024      ; 0.845      ;
; 0.669 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.024      ; 0.845      ;
; 0.669 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.024      ; 0.845      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_100Khz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.248 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.365 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.517      ;
; 0.368 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.520      ;
; 0.376 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.530      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_10Khz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.397      ;
; 0.321 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.473      ;
; 0.361 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.516      ;
; 0.372 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.525      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_1Khz_reg'                                                                                                                           ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.255 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.408      ;
; 0.370 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                             ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.252 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.319 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.471      ;
; 0.367 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.520      ;
; 0.372 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.524      ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'debounce:inst3|pb_debounced'                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.238 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.390      ;
; 0.365 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.524      ;
; 0.443 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.595      ;
; 0.503 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.655      ;
; 0.505 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.657      ;
; 0.511 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.664      ;
; 0.538 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.690      ;
; 0.540 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.692      ;
; 0.546 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.699      ;
; 0.559 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.711      ;
; 0.573 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.725      ;
; 0.575 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.727      ;
; 0.581 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.733      ;
; 0.594 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.746      ;
; 0.606 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.758      ;
; 0.610 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.762      ;
; 0.616 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.768      ;
; 0.641 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.793      ;
; 0.641 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.793      ;
; 0.645 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.797      ;
; 0.667 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.819      ;
; 0.676 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.828      ;
; 0.702 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.854      ;
; 0.710 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.862      ;
; 0.739 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.891      ;
; 0.745 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.897      ;
; 0.774 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.926      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_100Hz'                                                                                                                     ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.245 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|SHIFT_PB[0]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.398      ;
; 0.250 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|SHIFT_PB[1]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.402      ;
; 0.287 ; debounce:inst3|SHIFT_PB[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.439      ;
; 0.325 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|SHIFT_PB[2]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.477      ;
; 0.367 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.519      ;
; 0.450 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.602      ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_50Mhz'                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50Mhz ; Rise       ; CLK_50Mhz                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100Hz              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100Hz              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; CLK_50Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; CLK_50Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; CLK_50Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; CLK_50Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; CLK_50Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; CLK_50Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[18]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[18]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[19]|clk         ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'debounce:inst3|pb_debounced'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced|regout                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced|regout                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|inclk[0]                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|inclk[0]                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|outclk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|outclk                                                      ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100Hz'                                                                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; KEY3_ACLR ; CLK_50Mhz                   ; 3.423 ; 3.423 ; Rise       ; CLK_50Mhz                   ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; 3.238 ; 3.238 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_100Hz    ; 0.199 ; 0.199 ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW2_MODE  ; debounce:inst3|pb_debounced ; 0.866 ; 0.866 ; Rise       ; debounce:inst3|pb_debounced ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_50Mhz                   ; -2.769 ; -2.769 ; Rise       ; CLK_50Mhz                   ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; -3.118 ; -3.118 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_100Hz    ; -0.079 ; -0.079 ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW2_MODE  ; debounce:inst3|pb_debounced ; -0.300 ; -0.300 ; Rise       ; debounce:inst3|pb_debounced ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.624 ; 4.624 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.339 ; 4.339 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.535 ; 4.535 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 3.983 ; 3.983 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.624 ; 4.624 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.112 ; 4.112 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 3.906 ; 3.906 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.493 ; 4.493 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 3.864 ; 3.864 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_EN       ; LCD_Display:inst1|CLK_400HZ ; 3.930 ; 3.930 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 4.213 ; 4.213 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 3.913 ; 3.913 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 3.864 ; 3.864 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.339 ; 4.339 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.535 ; 4.535 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 3.983 ; 3.983 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.624 ; 4.624 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.112 ; 4.112 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 3.906 ; 3.906 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.493 ; 4.493 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 3.864 ; 3.864 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_EN       ; LCD_Display:inst1|CLK_400HZ ; 3.930 ; 3.930 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 4.213 ; 4.213 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 3.913 ; 3.913 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 3.851 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 3.870 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 3.870 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 3.871 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 3.871 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 3.851 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 3.861 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 3.871 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 3.858 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                          ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 3.851 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 3.870 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 3.870 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 3.871 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 3.871 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 3.851 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 3.861 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 3.871 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 3.858 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                          ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 3.851     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 3.870     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 3.870     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 3.871     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 3.871     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 3.851     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 3.861     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 3.871     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 3.858     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                  ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 3.851     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 3.870     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 3.870     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 3.871     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 3.871     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 3.851     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 3.861     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 3.871     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 3.858     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+--------------------------------+---------+--------+----------+---------+---------------------+
; Clock                          ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack               ; -2.890  ; -2.557 ; N/A      ; N/A     ; -1.380              ;
;  CLK_50Mhz                     ; -2.682  ; -2.557 ; N/A      ; N/A     ; -1.380              ;
;  LCD_Display:inst1|CLK_400HZ   ; -2.890  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_100Hz      ; -0.244  ; 0.245  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_100Khz_reg ; -0.071  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_10Khz_reg  ; -0.070  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_1Khz_reg   ; -0.061  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_1Mhz_reg   ; -0.069  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  debounce:inst3|pb_debounced   ; -0.939  ; 0.238  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                ; -106.6  ; -2.557 ; 0.0      ; 0.0     ; -104.38             ;
;  CLK_50Mhz                     ; -58.487 ; -2.557 ; N/A      ; N/A     ; -36.380             ;
;  LCD_Display:inst1|CLK_400HZ   ; -42.601 ; 0.000  ; N/A      ; N/A     ; -39.000             ;
;  clk_div:inst|clock_100Hz      ; -0.244  ; 0.000  ; N/A      ; N/A     ; -5.000              ;
;  clk_div:inst|clock_100Khz_reg ; -0.152  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_10Khz_reg  ; -0.139  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_1Khz_reg   ; -0.144  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_1Mhz_reg   ; -0.149  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  debounce:inst3|pb_debounced   ; -4.684  ; 0.000  ; N/A      ; N/A     ; -8.000              ;
+--------------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; KEY3_ACLR ; CLK_50Mhz                   ; 6.409 ; 6.409 ; Rise       ; CLK_50Mhz                   ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; 5.719 ; 5.719 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_100Hz    ; 0.757 ; 0.757 ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW2_MODE  ; debounce:inst3|pb_debounced ; 2.240 ; 2.240 ; Rise       ; debounce:inst3|pb_debounced ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_50Mhz                   ; -2.769 ; -2.769 ; Rise       ; CLK_50Mhz                   ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; -3.118 ; -3.118 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_100Hz    ; -0.079 ; -0.079 ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW2_MODE  ; debounce:inst3|pb_debounced ; -0.300 ; -0.300 ; Rise       ; debounce:inst3|pb_debounced ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 8.432 ; 8.432 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.874 ; 7.874 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.286 ; 8.286 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 7.240 ; 7.240 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.432 ; 8.432 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.635 ; 7.635 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 7.146 ; 7.146 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 8.207 ; 8.207 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 7.060 ; 7.060 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_EN       ; LCD_Display:inst1|CLK_400HZ ; 7.188 ; 7.188 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 7.888 ; 7.888 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 7.152 ; 7.152 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 3.864 ; 3.864 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.339 ; 4.339 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.535 ; 4.535 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 3.983 ; 3.983 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.624 ; 4.624 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.112 ; 4.112 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 3.906 ; 3.906 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.493 ; 4.493 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 3.864 ; 3.864 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_EN       ; LCD_Display:inst1|CLK_400HZ ; 3.930 ; 3.930 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 4.213 ; 4.213 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 3.913 ; 3.913 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; CLK_50Mhz                     ; CLK_50Mhz                     ; 611      ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; CLK_50Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; CLK_50Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; CLK_50Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; CLK_50Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; CLK_50Mhz                     ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; clk_div:inst|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; clk_div:inst|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; clk_div:inst|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Hz      ; clk_div:inst|clock_100Hz      ; 7        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; debounce:inst3|pb_debounced   ; debounce:inst3|pb_debounced   ; 36       ; 0        ; 0        ; 0        ;
; debounce:inst3|pb_debounced   ; LCD_Display:inst1|CLK_400HZ   ; 66       ; 0        ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; LCD_Display:inst1|CLK_400HZ   ; 585      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; CLK_50Mhz                     ; CLK_50Mhz                     ; 611      ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; CLK_50Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; CLK_50Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; CLK_50Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; CLK_50Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; CLK_50Mhz                     ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; clk_div:inst|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; clk_div:inst|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; clk_div:inst|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Hz      ; clk_div:inst|clock_100Hz      ; 7        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; debounce:inst3|pb_debounced   ; debounce:inst3|pb_debounced   ; 36       ; 0        ; 0        ; 0        ;
; debounce:inst3|pb_debounced   ; LCD_Display:inst1|CLK_400HZ   ; 66       ; 0        ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; LCD_Display:inst1|CLK_400HZ   ; 585      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 77    ; 77   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Mar 02 17:27:19 2024
Info: Command: quartus_sta tutor3 -c tutor3
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tutor3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_50Mhz CLK_50Mhz
    Info (332105): create_clock -period 1.000 -name LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ
    Info (332105): create_clock -period 1.000 -name debounce:inst3|pb_debounced debounce:inst3|pb_debounced
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_1Khz_reg clk_div:inst|clock_1Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_10Khz_reg clk_div:inst|clock_10Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_100Khz_reg clk_div:inst|clock_100Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_1Mhz_reg clk_div:inst|clock_1Mhz_reg
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.890
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.890       -42.601 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -2.682       -58.487 CLK_50Mhz 
    Info (332119):    -0.939        -4.684 debounce:inst3|pb_debounced 
    Info (332119):    -0.244        -0.244 clk_div:inst|clock_100Hz 
    Info (332119):    -0.071        -0.152 clk_div:inst|clock_100Khz_reg 
    Info (332119):    -0.070        -0.139 clk_div:inst|clock_10Khz_reg 
    Info (332119):    -0.069        -0.149 clk_div:inst|clock_1Mhz_reg 
    Info (332119):    -0.061        -0.144 clk_div:inst|clock_1Khz_reg 
Info (332146): Worst-case hold slack is -2.557
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.557        -2.557 CLK_50Mhz 
    Info (332119):     0.391         0.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):     0.391         0.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_1Mhz_reg 
    Info (332119):     0.521         0.000 debounce:inst3|pb_debounced 
    Info (332119):     0.529         0.000 clk_div:inst|clock_100Hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -36.380 CLK_50Mhz 
    Info (332119):    -0.500       -39.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -0.500        -8.000 debounce:inst3|pb_debounced 
    Info (332119):    -0.500        -5.000 clk_div:inst|clock_100Hz 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Mhz_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.733
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.733        -5.815 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -0.667       -11.404 CLK_50Mhz 
    Info (332119):     0.106         0.000 debounce:inst3|pb_debounced 
    Info (332119):     0.430         0.000 clk_div:inst|clock_100Hz 
    Info (332119):     0.502         0.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):     0.507         0.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):     0.508         0.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):     0.508         0.000 clk_div:inst|clock_1Mhz_reg 
Info (332146): Worst-case hold slack is -1.597
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.597        -1.675 CLK_50Mhz 
    Info (332119):     0.215         0.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):     0.215         0.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_1Mhz_reg 
    Info (332119):     0.238         0.000 debounce:inst3|pb_debounced 
    Info (332119):     0.245         0.000 clk_div:inst|clock_100Hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -36.380 CLK_50Mhz 
    Info (332119):    -0.500       -39.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -0.500        -8.000 debounce:inst3|pb_debounced 
    Info (332119):    -0.500        -5.000 clk_div:inst|clock_100Hz 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Mhz_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 395 megabytes
    Info: Processing ended: Sat Mar 02 17:27:34 2024
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:11


