# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.vhdl" \
"../../../../../BRAM0.vhd" \
"../../../../../BRAM1.vhd" \
"../../../../../kcpsm6.vhd" \
"../../../../../kcpsm6_2.vhd" \
"../../../../../top.vhd" \
"../../../../../top_2.vhd" \
"../../../../../top_all.vhd" \
"../../../../../sim_top.vhd" \

# Do not sort compile order
nosort
