// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fir_fir,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=6.769500,HLS_SYN_LAT=1,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=246,HLS_SYN_LUT=452,HLS_VERSION=2024_2}" *)

module fir (
        ap_clk,
        ap_rst_n,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_ready;
wire    ap_block_pp0_stage0_subdone;
wire   [7:0] x;
wire   [15:0] y;
reg    y_ap_vld;
reg   [7:0] fir_ap_int_8_ap_int_16_shift_reg;
reg   [7:0] fir_ap_int_8_ap_int_16_shift_reg_1;
reg   [7:0] fir_ap_int_8_ap_int_16_shift_reg_2;
reg   [7:0] fir_ap_int_8_ap_int_16_shift_reg_3;
reg   [7:0] fir_ap_int_8_ap_int_16_shift_reg_4;
reg   [7:0] fir_ap_int_8_ap_int_16_shift_reg_5;
reg   [7:0] fir_ap_int_8_ap_int_16_shift_reg_6;
reg   [7:0] fir_ap_int_8_ap_int_16_shift_reg_7;
reg   [7:0] fir_ap_int_8_ap_int_16_shift_reg_8;
reg   [7:0] fir_ap_int_8_ap_int_16_shift_reg_9;
reg   [7:0] p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_10;
reg   [7:0] p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_11;
reg   [7:0] p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_12;
reg   [7:0] p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_13;
reg   [7:0] p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_14;
wire   [12:0] srh0_1_2_4_fu_623_p2;
reg   [12:0] srh0_1_2_4_reg_802;
wire    ap_block_pp0_stage0_11001;
wire   [12:0] srh11_13_14_15_fu_643_p2;
reg   [12:0] srh11_13_14_15_reg_807;
wire   [14:0] srh5_6_9_10_fu_657_p2;
reg   [14:0] srh5_6_9_10_reg_812;
wire   [14:0] srh3_7_8_12_fu_671_p2;
reg   [14:0] srh3_7_8_12_reg_817;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage0_01001;
wire   [9:0] srh3a_fu_137_p3;
wire   [10:0] srh3b_fu_145_p3;
wire  signed [11:0] sext_ln72_1_fu_157_p1;
wire  signed [11:0] sext_ln72_fu_153_p1;
wire   [8:0] srh5a_fu_183_p3;
wire   [11:0] srh5b_fu_191_p3;
wire  signed [12:0] sext_ln76_1_fu_203_p1;
wire  signed [12:0] sext_ln76_fu_199_p1;
wire   [9:0] srh6a_fu_217_p3;
wire   [11:0] srh6b_fu_225_p3;
wire  signed [12:0] sext_ln79_1_fu_237_p1;
wire  signed [12:0] sext_ln79_fu_233_p1;
wire   [8:0] srh7a_fu_251_p3;
wire   [9:0] srh7b_fu_259_p3;
wire  signed [10:0] sext_ln83_1_fu_279_p1;
wire  signed [10:0] sext_ln83_fu_275_p1;
wire   [10:0] srh7ab_fu_283_p2;
wire   [11:0] srh7c_fu_267_p3;
wire  signed [12:0] sext_ln84_1_fu_293_p1;
wire  signed [12:0] sext_ln84_fu_289_p1;
wire   [8:0] srh8a_fu_307_p3;
wire   [9:0] srh8b_fu_315_p3;
wire  signed [10:0] sext_ln88_1_fu_335_p1;
wire  signed [10:0] sext_ln88_fu_331_p1;
wire   [10:0] srh8ab_fu_339_p2;
wire   [11:0] srh8c_fu_323_p3;
wire  signed [12:0] sext_ln89_1_fu_349_p1;
wire  signed [12:0] sext_ln89_fu_345_p1;
wire   [9:0] srh9a_fu_363_p3;
wire   [11:0] srh9b_fu_371_p3;
wire  signed [12:0] sext_ln92_1_fu_383_p1;
wire  signed [12:0] sext_ln92_fu_379_p1;
wire   [8:0] srh10a_fu_397_p3;
wire   [11:0] srh10b_fu_405_p3;
wire  signed [12:0] sext_ln95_1_fu_417_p1;
wire  signed [12:0] sext_ln95_fu_413_p1;
wire   [9:0] srh12a_fu_443_p3;
wire   [10:0] srh12b_fu_451_p3;
wire  signed [11:0] sext_ln99_1_fu_463_p1;
wire  signed [11:0] sext_ln99_fu_459_p1;
wire   [8:0] srh0_fu_101_p3;
wire   [9:0] srh1_fu_113_p3;
wire  signed [10:0] sext_ln104_1_fu_513_p1;
wire  signed [10:0] sext_ln104_fu_509_p1;
wire   [10:0] srh2_fu_125_p3;
wire   [11:0] srh4_fu_171_p3;
wire   [11:0] srh3_fu_161_p2;
wire   [11:0] srh12_fu_467_p2;
wire  signed [12:0] sext_ln106_1_fu_535_p1;
wire  signed [12:0] sext_ln106_fu_531_p1;
wire   [12:0] srh5_fu_207_p2;
wire   [12:0] srh6_fu_241_p2;
wire  signed [13:0] sext_ln107_1_fu_549_p1;
wire  signed [13:0] sext_ln107_fu_545_p1;
wire   [12:0] srh7_fu_297_p2;
wire   [12:0] srh8_fu_353_p2;
wire  signed [13:0] sext_ln108_1_fu_563_p1;
wire  signed [13:0] sext_ln108_fu_559_p1;
wire   [12:0] srh9_fu_387_p2;
wire   [12:0] srh10_fu_421_p2;
wire  signed [13:0] sext_ln109_1_fu_577_p1;
wire  signed [13:0] sext_ln109_fu_573_p1;
wire   [11:0] srh11_fu_431_p3;
wire   [10:0] srh13_fu_477_p3;
wire   [9:0] srh14_fu_489_p3;
wire   [8:0] srh15_fu_501_p3;
wire  signed [10:0] sext_ln111_fu_595_p1;
wire  signed [10:0] sext_ln111_1_fu_599_p1;
wire   [10:0] srh0_1_fu_517_p2;
wire  signed [11:0] sext_ln113_fu_609_p1;
wire  signed [11:0] sext_ln105_fu_523_p1;
wire   [11:0] add_ln113_fu_613_p2;
wire  signed [12:0] sext_ln113_1_fu_619_p1;
wire  signed [12:0] sext_ln105_1_fu_527_p1;
wire   [10:0] srh14_15_fu_603_p2;
wire  signed [11:0] sext_ln111_2_fu_591_p1;
wire  signed [11:0] sext_ln114_fu_629_p1;
wire   [11:0] add_ln114_fu_633_p2;
wire  signed [12:0] sext_ln114_1_fu_639_p1;
wire  signed [12:0] sext_ln110_fu_587_p1;
wire   [13:0] srh5_6_fu_553_p2;
wire   [13:0] srh9_10_fu_581_p2;
wire  signed [14:0] sext_ln115_1_fu_653_p1;
wire  signed [14:0] sext_ln115_fu_649_p1;
wire   [12:0] srh3_12_fu_539_p2;
wire   [13:0] srh7_8_fu_567_p2;
wire  signed [14:0] sext_ln116_1_fu_667_p1;
wire  signed [14:0] sext_ln116_fu_663_p1;
wire  signed [13:0] sext_ln118_1_fu_770_p1;
wire  signed [13:0] sext_ln118_fu_767_p1;
wire   [13:0] srh0_1_2_4_11_13_14_15_fu_773_p2;
wire  signed [15:0] sext_ln119_1_fu_782_p1;
wire  signed [15:0] sext_ln121_fu_785_p1;
wire   [15:0] add_ln121_1_fu_789_p2;
wire  signed [15:0] sext_ln119_fu_779_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 fir_ap_int_8_ap_int_16_shift_reg = 8'd0;
#0 fir_ap_int_8_ap_int_16_shift_reg_1 = 8'd0;
#0 fir_ap_int_8_ap_int_16_shift_reg_2 = 8'd0;
#0 fir_ap_int_8_ap_int_16_shift_reg_3 = 8'd0;
#0 fir_ap_int_8_ap_int_16_shift_reg_4 = 8'd0;
#0 fir_ap_int_8_ap_int_16_shift_reg_5 = 8'd0;
#0 fir_ap_int_8_ap_int_16_shift_reg_6 = 8'd0;
#0 fir_ap_int_8_ap_int_16_shift_reg_7 = 8'd0;
#0 fir_ap_int_8_ap_int_16_shift_reg_8 = 8'd0;
#0 fir_ap_int_8_ap_int_16_shift_reg_9 = 8'd0;
#0 p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_10 = 8'd0;
#0 p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_11 = 8'd0;
#0 p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_12 = 8'd0;
#0 p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_13 = 8'd0;
#0 p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_14 = 8'd0;
end

fir_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .x(x),
    .y(y),
    .y_ap_vld(y_ap_vld),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fir_ap_int_8_ap_int_16_shift_reg <= x;
        fir_ap_int_8_ap_int_16_shift_reg_1 <= fir_ap_int_8_ap_int_16_shift_reg;
        fir_ap_int_8_ap_int_16_shift_reg_2 <= fir_ap_int_8_ap_int_16_shift_reg_1;
        fir_ap_int_8_ap_int_16_shift_reg_3 <= fir_ap_int_8_ap_int_16_shift_reg_2;
        fir_ap_int_8_ap_int_16_shift_reg_4 <= fir_ap_int_8_ap_int_16_shift_reg_3;
        fir_ap_int_8_ap_int_16_shift_reg_5 <= fir_ap_int_8_ap_int_16_shift_reg_4;
        fir_ap_int_8_ap_int_16_shift_reg_6 <= fir_ap_int_8_ap_int_16_shift_reg_5;
        fir_ap_int_8_ap_int_16_shift_reg_7 <= fir_ap_int_8_ap_int_16_shift_reg_6;
        fir_ap_int_8_ap_int_16_shift_reg_8 <= fir_ap_int_8_ap_int_16_shift_reg_7;
        fir_ap_int_8_ap_int_16_shift_reg_9 <= fir_ap_int_8_ap_int_16_shift_reg_8;
        p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_10 <= fir_ap_int_8_ap_int_16_shift_reg_9;
        p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_11 <= p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_10;
        p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_12 <= p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_11;
        p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_13 <= p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_12;
        p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_14 <= p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        srh0_1_2_4_reg_802[12 : 1] <= srh0_1_2_4_fu_623_p2[12 : 1];
        srh11_13_14_15_reg_807[12 : 1] <= srh11_13_14_15_fu_643_p2[12 : 1];
        srh3_7_8_12_reg_817[14 : 1] <= srh3_7_8_12_fu_671_p2[14 : 1];
        srh5_6_9_10_reg_812[14 : 1] <= srh5_6_9_10_fu_657_p2[14 : 1];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_ap_vld = 1'b1;
    end else begin
        y_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln113_fu_613_p2 = ($signed(sext_ln113_fu_609_p1) + $signed(sext_ln105_fu_523_p1));

assign add_ln114_fu_633_p2 = ($signed(sext_ln111_2_fu_591_p1) + $signed(sext_ln114_fu_629_p1));

assign add_ln121_1_fu_789_p2 = ($signed(sext_ln119_1_fu_782_p1) + $signed(sext_ln121_fu_785_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign sext_ln104_1_fu_513_p1 = $signed(srh1_fu_113_p3);

assign sext_ln104_fu_509_p1 = $signed(srh0_fu_101_p3);

assign sext_ln105_1_fu_527_p1 = $signed(srh4_fu_171_p3);

assign sext_ln105_fu_523_p1 = $signed(srh2_fu_125_p3);

assign sext_ln106_1_fu_535_p1 = $signed(srh12_fu_467_p2);

assign sext_ln106_fu_531_p1 = $signed(srh3_fu_161_p2);

assign sext_ln107_1_fu_549_p1 = $signed(srh6_fu_241_p2);

assign sext_ln107_fu_545_p1 = $signed(srh5_fu_207_p2);

assign sext_ln108_1_fu_563_p1 = $signed(srh8_fu_353_p2);

assign sext_ln108_fu_559_p1 = $signed(srh7_fu_297_p2);

assign sext_ln109_1_fu_577_p1 = $signed(srh10_fu_421_p2);

assign sext_ln109_fu_573_p1 = $signed(srh9_fu_387_p2);

assign sext_ln110_fu_587_p1 = $signed(srh11_fu_431_p3);

assign sext_ln111_1_fu_599_p1 = $signed(srh15_fu_501_p3);

assign sext_ln111_2_fu_591_p1 = $signed(srh13_fu_477_p3);

assign sext_ln111_fu_595_p1 = $signed(srh14_fu_489_p3);

assign sext_ln113_1_fu_619_p1 = $signed(add_ln113_fu_613_p2);

assign sext_ln113_fu_609_p1 = $signed(srh0_1_fu_517_p2);

assign sext_ln114_1_fu_639_p1 = $signed(add_ln114_fu_633_p2);

assign sext_ln114_fu_629_p1 = $signed(srh14_15_fu_603_p2);

assign sext_ln115_1_fu_653_p1 = $signed(srh9_10_fu_581_p2);

assign sext_ln115_fu_649_p1 = $signed(srh5_6_fu_553_p2);

assign sext_ln116_1_fu_667_p1 = $signed(srh7_8_fu_567_p2);

assign sext_ln116_fu_663_p1 = $signed(srh3_12_fu_539_p2);

assign sext_ln118_1_fu_770_p1 = $signed(srh11_13_14_15_reg_807);

assign sext_ln118_fu_767_p1 = $signed(srh0_1_2_4_reg_802);

assign sext_ln119_1_fu_782_p1 = $signed(srh5_6_9_10_reg_812);

assign sext_ln119_fu_779_p1 = $signed(srh3_7_8_12_reg_817);

assign sext_ln121_fu_785_p1 = $signed(srh0_1_2_4_11_13_14_15_fu_773_p2);

assign sext_ln72_1_fu_157_p1 = $signed(srh3b_fu_145_p3);

assign sext_ln72_fu_153_p1 = $signed(srh3a_fu_137_p3);

assign sext_ln76_1_fu_203_p1 = $signed(srh5b_fu_191_p3);

assign sext_ln76_fu_199_p1 = $signed(srh5a_fu_183_p3);

assign sext_ln79_1_fu_237_p1 = $signed(srh6b_fu_225_p3);

assign sext_ln79_fu_233_p1 = $signed(srh6a_fu_217_p3);

assign sext_ln83_1_fu_279_p1 = $signed(srh7b_fu_259_p3);

assign sext_ln83_fu_275_p1 = $signed(srh7a_fu_251_p3);

assign sext_ln84_1_fu_293_p1 = $signed(srh7c_fu_267_p3);

assign sext_ln84_fu_289_p1 = $signed(srh7ab_fu_283_p2);

assign sext_ln88_1_fu_335_p1 = $signed(srh8b_fu_315_p3);

assign sext_ln88_fu_331_p1 = $signed(srh8a_fu_307_p3);

assign sext_ln89_1_fu_349_p1 = $signed(srh8c_fu_323_p3);

assign sext_ln89_fu_345_p1 = $signed(srh8ab_fu_339_p2);

assign sext_ln92_1_fu_383_p1 = $signed(srh9b_fu_371_p3);

assign sext_ln92_fu_379_p1 = $signed(srh9a_fu_363_p3);

assign sext_ln95_1_fu_417_p1 = $signed(srh10b_fu_405_p3);

assign sext_ln95_fu_413_p1 = $signed(srh10a_fu_397_p3);

assign sext_ln99_1_fu_463_p1 = $signed(srh12b_fu_451_p3);

assign sext_ln99_fu_459_p1 = $signed(srh12a_fu_443_p3);

assign srh0_1_2_4_11_13_14_15_fu_773_p2 = ($signed(sext_ln118_1_fu_770_p1) + $signed(sext_ln118_fu_767_p1));

assign srh0_1_2_4_fu_623_p2 = ($signed(sext_ln113_1_fu_619_p1) + $signed(sext_ln105_1_fu_527_p1));

assign srh0_1_fu_517_p2 = ($signed(sext_ln104_1_fu_513_p1) + $signed(sext_ln104_fu_509_p1));

assign srh0_fu_101_p3 = {{x}, {1'd0}};

assign srh10_fu_421_p2 = ($signed(sext_ln95_1_fu_417_p1) + $signed(sext_ln95_fu_413_p1));

assign srh10a_fu_397_p3 = {{fir_ap_int_8_ap_int_16_shift_reg_9}, {1'd0}};

assign srh10b_fu_405_p3 = {{fir_ap_int_8_ap_int_16_shift_reg_9}, {4'd0}};

assign srh11_13_14_15_fu_643_p2 = ($signed(sext_ln114_1_fu_639_p1) + $signed(sext_ln110_fu_587_p1));

assign srh11_fu_431_p3 = {{p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_10}, {4'd0}};

assign srh12_fu_467_p2 = ($signed(sext_ln99_1_fu_463_p1) + $signed(sext_ln99_fu_459_p1));

assign srh12a_fu_443_p3 = {{p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_11}, {2'd0}};

assign srh12b_fu_451_p3 = {{p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_11}, {3'd0}};

assign srh13_fu_477_p3 = {{p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_12}, {3'd0}};

assign srh14_15_fu_603_p2 = ($signed(sext_ln111_fu_595_p1) + $signed(sext_ln111_1_fu_599_p1));

assign srh14_fu_489_p3 = {{p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_13}, {2'd0}};

assign srh15_fu_501_p3 = {{p_ZZ3fir6ap_intILi8EEPS_ILi16EEE9shift_reg_14}, {1'd0}};

assign srh1_fu_113_p3 = {{fir_ap_int_8_ap_int_16_shift_reg}, {2'd0}};

assign srh2_fu_125_p3 = {{fir_ap_int_8_ap_int_16_shift_reg_1}, {3'd0}};

assign srh3_12_fu_539_p2 = ($signed(sext_ln106_1_fu_535_p1) + $signed(sext_ln106_fu_531_p1));

assign srh3_7_8_12_fu_671_p2 = ($signed(sext_ln116_1_fu_667_p1) + $signed(sext_ln116_fu_663_p1));

assign srh3_fu_161_p2 = ($signed(sext_ln72_1_fu_157_p1) + $signed(sext_ln72_fu_153_p1));

assign srh3a_fu_137_p3 = {{fir_ap_int_8_ap_int_16_shift_reg_2}, {2'd0}};

assign srh3b_fu_145_p3 = {{fir_ap_int_8_ap_int_16_shift_reg_2}, {3'd0}};

assign srh4_fu_171_p3 = {{fir_ap_int_8_ap_int_16_shift_reg_3}, {4'd0}};

assign srh5_6_9_10_fu_657_p2 = ($signed(sext_ln115_1_fu_653_p1) + $signed(sext_ln115_fu_649_p1));

assign srh5_6_fu_553_p2 = ($signed(sext_ln107_1_fu_549_p1) + $signed(sext_ln107_fu_545_p1));

assign srh5_fu_207_p2 = ($signed(sext_ln76_1_fu_203_p1) + $signed(sext_ln76_fu_199_p1));

assign srh5a_fu_183_p3 = {{fir_ap_int_8_ap_int_16_shift_reg_4}, {1'd0}};

assign srh5b_fu_191_p3 = {{fir_ap_int_8_ap_int_16_shift_reg_4}, {4'd0}};

assign srh6_fu_241_p2 = ($signed(sext_ln79_1_fu_237_p1) + $signed(sext_ln79_fu_233_p1));

assign srh6a_fu_217_p3 = {{fir_ap_int_8_ap_int_16_shift_reg_5}, {2'd0}};

assign srh6b_fu_225_p3 = {{fir_ap_int_8_ap_int_16_shift_reg_5}, {4'd0}};

assign srh7_8_fu_567_p2 = ($signed(sext_ln108_1_fu_563_p1) + $signed(sext_ln108_fu_559_p1));

assign srh7_fu_297_p2 = ($signed(sext_ln84_1_fu_293_p1) + $signed(sext_ln84_fu_289_p1));

assign srh7a_fu_251_p3 = {{fir_ap_int_8_ap_int_16_shift_reg_6}, {1'd0}};

assign srh7ab_fu_283_p2 = ($signed(sext_ln83_1_fu_279_p1) + $signed(sext_ln83_fu_275_p1));

assign srh7b_fu_259_p3 = {{fir_ap_int_8_ap_int_16_shift_reg_6}, {2'd0}};

assign srh7c_fu_267_p3 = {{fir_ap_int_8_ap_int_16_shift_reg_6}, {4'd0}};

assign srh8_fu_353_p2 = ($signed(sext_ln89_1_fu_349_p1) + $signed(sext_ln89_fu_345_p1));

assign srh8a_fu_307_p3 = {{fir_ap_int_8_ap_int_16_shift_reg_7}, {1'd0}};

assign srh8ab_fu_339_p2 = ($signed(sext_ln88_1_fu_335_p1) + $signed(sext_ln88_fu_331_p1));

assign srh8b_fu_315_p3 = {{fir_ap_int_8_ap_int_16_shift_reg_7}, {2'd0}};

assign srh8c_fu_323_p3 = {{fir_ap_int_8_ap_int_16_shift_reg_7}, {4'd0}};

assign srh9_10_fu_581_p2 = ($signed(sext_ln109_1_fu_577_p1) + $signed(sext_ln109_fu_573_p1));

assign srh9_fu_387_p2 = ($signed(sext_ln92_1_fu_383_p1) + $signed(sext_ln92_fu_379_p1));

assign srh9a_fu_363_p3 = {{fir_ap_int_8_ap_int_16_shift_reg_8}, {2'd0}};

assign srh9b_fu_371_p3 = {{fir_ap_int_8_ap_int_16_shift_reg_8}, {4'd0}};

assign y = ($signed(add_ln121_1_fu_789_p2) + $signed(sext_ln119_fu_779_p1));

always @ (posedge ap_clk) begin
    srh0_1_2_4_reg_802[0] <= 1'b0;
    srh11_13_14_15_reg_807[0] <= 1'b0;
    srh5_6_9_10_reg_812[0] <= 1'b0;
    srh3_7_8_12_reg_817[0] <= 1'b0;
end

endmodule //fir
