`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_21(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b000000000010110000000000000011000000000000000110100000000000010001110000000000101000100000000001011110000000000010110110000000000111100100000000001110100;
		2'd1: data <= 153'b111111111010001010000001011101000111111101001000100000000010010100010000001011100100100000000011001100111111101011000111111111000000100011111111001011001;
		2'd2: data <= 153'b000000010101100010000001000101100100000010001101010111111111000101011111110100110110011111111101111010111111110101101111111110100111111000000001001101011;
		2'd3: data <= 153'b111111111110111110000000000010000011111111101111010111111111011011011111111111000000111111111100100101111111111000100011111111101101111011111111011101000;
		endcase
		end
	end
	assign dout = data;
endmodule
