#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Aug 21 17:45:02 2020
# Process ID: 10460
# Current directory: G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.runs/design_ocr_neural_network_0_0_synth_1
# Command line: vivado.exe -log design_ocr_neural_network_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_ocr_neural_network_0_0.tcl
# Log file: G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.runs/design_ocr_neural_network_0_0_synth_1/design_ocr_neural_network_0_0.vds
# Journal file: G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.runs/design_ocr_neural_network_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_ocr_neural_network_0_0.tcl -notrace
Command: synth_design -top design_ocr_neural_network_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'design_ocr_neural_network_0_0' is locked:
* IP definition 'neural_network_v1.0 (1.0)' for IP 'design_ocr_neural_network_0_0' (customized with software release 2017.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11748 
ERROR: [Synth 8-2715] syntax error near { [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:522]
ERROR: [Synth 8-2715] syntax error near } [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:522]
ERROR: [Synth 8-2715] syntax error near @ [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:526]
ERROR: [Synth 8-2715] syntax error near <= [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:533]
ERROR: [Synth 8-2715] syntax error near <= [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:534]
ERROR: [Synth 8-2715] syntax error near <= [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:535]
ERROR: [Synth 8-2715] syntax error near <= [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:546]
ERROR: [Synth 8-2715] syntax error near <= [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:547]
ERROR: [Synth 8-2715] syntax error near <= [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:552]
ERROR: [Synth 8-2715] syntax error near <= [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:553]
ERROR: [Synth 8-2715] syntax error near <= [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:554]
ERROR: [Synth 8-2715] syntax error near <= [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:558]
ERROR: [Synth 8-2715] syntax error near <= [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:559]
ERROR: [Synth 8-2715] syntax error near <= [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:560]
ERROR: [Synth 8-2715] syntax error near <= [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:564]
ERROR: [Synth 8-2715] syntax error near <= [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:565]
ERROR: [Synth 8-2715] syntax error near <= [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:566]
ERROR: [Synth 8-2715] syntax error near <= [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:571]
ERROR: [Synth 8-2715] syntax error near <= [g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v:572]
Failed to read verilog 'g:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Fri Aug 21 17:45:25 2020...
