do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:42:06 on Sep 12,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module Memoria32
# -- Compiling module cpu
# -- Compiling module control
# -- Compiling module teste
# -- Compiling module register
# -- Compiling module ramOnChip32
# 
# Top level modules:
# 	teste
# End time: 09:42:07 on Sep 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:42:08 on Sep 12,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# End time: 09:42:09 on Sep 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 09:42:10 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# ** Error: (vsim-3033) cpu.sv(23): Instantiation of 'Instr_Reg_RISC_V' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho File: cpu.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/gme/Desktop/Segundaentrega/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./scriptzada PAUSED at line 8

# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 09:42:10 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(19): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(19): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(19): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(21): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft340bt3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft340bt3
quit -sim
# End time: 09:45:53 on Sep 12,2019, Elapsed time: 0:03:43
# Errors: 1, Warnings: 12
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:46:32 on Sep 12,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module Memoria32
# -- Compiling module cpu
# -- Compiling module control
# -- Compiling module teste
# -- Compiling module register
# -- Compiling module ramOnChip32
# 
# Top level modules:
# 	teste
# End time: 09:46:32 on Sep 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:46:32 on Sep 12,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 09:46:32 on Sep 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 09:46:33 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3017) cpu.sv(19): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3015) cpu.sv(19): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3722) cpu.sv(19): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) cpu.sv(21): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftm2rdq4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm2rdq4
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
quit -sim
# End time: 09:46:54 on Sep 12,2019, Elapsed time: 0:00:21
# Errors: 0, Warnings: 12
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:07:25 on Sep 12,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module ramOnChip64
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module bancoReg
# -- Compiling module cpu
# -- Compiling module teste
# -- Compiling module control
# -- Compiling module register
# 
# Top level modules:
# 	Memoria64
# 	bancoReg
# 	teste
# End time: 10:07:25 on Sep 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:07:25 on Sep 12,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:07:25 on Sep 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:07:26 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3017) cpu.sv(19): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3015) cpu.sv(19): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3722) cpu.sv(19): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) cpu.sv(21): [PCDPC] - Port size (64) does not match connection size (32) for port 'waddress'. The port definition is at: Memoria32.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft2zd02c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2zd02c
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
quit -sim
# End time: 10:08:17 on Sep 12,2019, Elapsed time: 0:00:51
# Errors: 0, Warnings: 12
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:08:25 on Sep 12,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module ramOnChip64
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module bancoReg
# -- Compiling module cpu
# -- Compiling module teste
# -- Compiling module control
# -- Compiling module register
# 
# Top level modules:
# 	Memoria64
# 	bancoReg
# 	teste
# End time: 10:08:25 on Sep 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:08:25 on Sep 12,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:08:25 on Sep 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:08:26 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3017) cpu.sv(19): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3015) cpu.sv(19): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3722) cpu.sv(19): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) cpu.sv(21): [PCDPC] - Port size (64) does not match connection size (32) for port 'waddress'. The port definition is at: Memoria32.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftqrdc1i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqrdc1i
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst

# Break key hit
quit -sim
# End time: 10:09:32 on Sep 12,2019, Elapsed time: 0:01:06
# Errors: 0, Warnings: 12
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:09:42 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3017) cpu.sv(19): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3015) cpu.sv(19): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3722) cpu.sv(19): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) cpu.sv(21): [PCDPC] - Port size (64) does not match connection size (32) for port 'waddress'. The port definition is at: Memoria32.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
quit -sim
# End time: 10:10:05 on Sep 12,2019, Elapsed time: 0:00:23
# Errors: 0, Warnings: 10
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:11:13 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(28): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/bancoRegister File: C:/Users/gme/Desktop/Segundaentrega/bancoReg.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [TFMPC] - Missing connection for port 'datain'.
add wave sim:/teste/pczinho/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftzgrm7m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzgrm7m
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(28): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/bancoRegister File: C:/Users/gme/Desktop/Segundaentrega/bancoReg.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [TFMPC] - Missing connection for port 'datain'.
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
add wave sim:/teste/*
add wave -position end  sim:/teste/pczinho/registradorA
add wave -position end  sim:/teste/pczinho/registradorB
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(28): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/bancoRegister File: C:/Users/gme/Desktop/Segundaentrega/bancoReg.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [TFMPC] - Missing connection for port 'datain'.
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/saida1
add wave -position end  sim:/teste/pczinho/saida2
add wave -position end  sim:/teste/pczinho/saida3
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(28): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/bancoRegister File: C:/Users/gme/Desktop/Segundaentrega/bancoReg.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [TFMPC] - Missing connection for port 'datain'.
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/regWrite
mem load -filltype value -filldata 101010101010101010101010101000000000000000000000000000000000000 -fillradix symbolic /teste/pczinho/bancoRegister/regs(20)
quit -sim
# End time: 10:18:52 on Sep 12,2019, Elapsed time: 0:07:39
# Errors: 0, Warnings: 0
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:18:57 on Sep 12,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module ramOnChip64
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module bancoReg
# -- Compiling module cpu
# -- Compiling module teste
# -- Compiling module control
# -- Compiling module register
# 
# Top level modules:
# 	Memoria64
# 	bancoReg
# 	teste
# End time: 10:18:57 on Sep 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:18:57 on Sep 12,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:18:58 on Sep 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:18:58 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3017) cpu.sv(19): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3015) cpu.sv(19): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3722) cpu.sv(19): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) cpu.sv(21): [PCDPC] - Port size (64) does not match connection size (32) for port 'waddress'. The port definition is at: Memoria32.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftgwjdnn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgwjdnn
# ** Error: (vish-4014) No objects found matching '/teste/pczinho/registradorA'.
# Error in macro ./scriptzada line 14
# (vish-4014) No objects found matching '/teste/pczinho/registradorA'.
#     while executing
# "add wave -position end  sim:/teste/pczinho/registradorA"
quit -sim
# End time: 10:19:59 on Sep 12,2019, Elapsed time: 0:01:01
# Errors: 3, Warnings: 12
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
do scrip
# Cannot open macro file: scrip
do script
# Cannot open macro file: script
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:20:28 on Sep 12,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module ramOnChip64
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module bancoReg
# -- Compiling module cpu
# -- Compiling module teste
# -- Compiling module control
# -- Compiling module register
# 
# Top level modules:
# 	Memoria64
# 	bancoReg
# 	teste
# End time: 10:20:29 on Sep 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:20:29 on Sep 12,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:20:29 on Sep 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:20:29 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3017) cpu.sv(19): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3015) cpu.sv(19): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3722) cpu.sv(19): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) cpu.sv(21): [PCDPC] - Port size (64) does not match connection size (32) for port 'waddress'. The port definition is at: Memoria32.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft2hjaba".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2hjaba
# ** Error: (vish-4014) No objects found matching '/teste/pczinho/registradorA'.
# Error in macro ./scriptzada line 14
# (vish-4014) No objects found matching '/teste/pczinho/registradorA'.
#     while executing
# "add wave -position end  sim:/teste/pczinho/registradorA"
quit -sim
# End time: 10:21:02 on Sep 12,2019, Elapsed time: 0:00:33
# Errors: 3, Warnings: 12
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:21:08 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3017) cpu.sv(19): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3015) cpu.sv(19): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3722) cpu.sv(19): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) cpu.sv(21): [PCDPC] - Port size (64) does not match connection size (32) for port 'waddress'. The port definition is at: Memoria32.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
quit -sim
# End time: 10:22:18 on Sep 12,2019, Elapsed time: 0:01:10
# Errors: 0, Warnings: 10
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:22:58 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3017) cpu.sv(19): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3015) cpu.sv(19): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3722) cpu.sv(19): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) cpu.sv(21): [PCDPC] - Port size (64) does not match connection size (32) for port 'waddress'. The port definition is at: Memoria32.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
quit -sim
# End time: 10:25:59 on Sep 12,2019, Elapsed time: 0:03:01
# Errors: 0, Warnings: 10
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:26:08 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3017) cpu.sv(19): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3015) cpu.sv(19): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3722) cpu.sv(19): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) cpu.sv(21): [PCDPC] - Port size (64) does not match connection size (32) for port 'waddress'. The port definition is at: Memoria32.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
quit -sim
vsim -L altera_mf_ver -gui work.teste
# End time: 10:26:47 on Sep 12,2019, Elapsed time: 0:00:39
# Errors: 0, Warnings: 10
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:26:47 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(28): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/bancoRegister File: C:/Users/gme/Desktop/Segundaentrega/bancoReg.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [TFMPC] - Missing connection for port 'datain'.
quit -sim
# End time: 10:28:49 on Sep 12,2019, Elapsed time: 0:02:02
# Errors: 0, Warnings: 12
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
do scriptazada
# Cannot open macro file: scriptazada
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:29:01 on Sep 12,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module ramOnChip64
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module bancoReg
# -- Compiling module cpu
# -- Compiling module teste
# -- Compiling module control
# -- Compiling module register
# 
# Top level modules:
# 	Memoria64
# 	bancoReg
# 	teste
# End time: 10:29:01 on Sep 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:29:01 on Sep 12,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:29:01 on Sep 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:29:01 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3017) cpu.sv(19): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3015) cpu.sv(19): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3722) cpu.sv(19): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) cpu.sv(21): [PCDPC] - Port size (64) does not match connection size (32) for port 'waddress'. The port definition is at: Memoria32.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft34995m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft34995m
# ** Error: (vish-4014) No objects found matching '/teste/pczinho/registradorA'.
# Error in macro ./scriptzada line 14
# (vish-4014) No objects found matching '/teste/pczinho/registradorA'.
#     while executing
# "add wave -position end  sim:/teste/pczinho/registradorA"
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
quit -sim
vsim -L altera_mf_ver -gui work.teste
# End time: 10:29:44 on Sep 12,2019, Elapsed time: 0:00:43
# Errors: 3, Warnings: 12
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:29:44 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(28): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/bancoRegister File: C:/Users/gme/Desktop/Segundaentrega/bancoReg.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [TFMPC] - Missing connection for port 'datain'.
add wave -position end  sim:/teste/pczinho/clk
add wave -position end  sim:/teste/pczinho/reset
add wave -position end  sim:/teste/pczinho/pcOut
add wave -position end  sim:/teste/pczinho/registradorA
add wave -position end  sim:/teste/pczinho/registradorB
add wave -position end  sim:/teste/pczinho/regAIn
add wave -position end  sim:/teste/pczinho/regBIn
add wave -position end  sim:/teste/pczinho/regAWrite
add wave -position end  sim:/teste/pczinho/regBWrite
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft3yjkma".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3yjkma
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(28): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/bancoRegister File: C:/Users/gme/Desktop/Segundaentrega/bancoReg.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [TFMPC] - Missing connection for port 'datain'.
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/saida1
add wave -position end  sim:/teste/pczinho/saida2
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(28): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/bancoRegister File: C:/Users/gme/Desktop/Segundaentrega/bancoReg.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [TFMPC] - Missing connection for port 'datain'.
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
mem load -filltype value -filldata 1111111111111111111111111111111111111111111111111111111111111111111111 -fillradix symbolic /teste/pczinho/bancoRegister/regs(1)
# (vsim-3862) Too many digits in data '1111111111111111111111111111111111111111111111111111111111111111111111'.
mem load -filltype value -filldata 111111111111111111111111111111111111111111111111111111111111111 -fillradix symbolic /teste/pczinho/bancoRegister/regs(1)
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(28): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/bancoRegister File: C:/Users/gme/Desktop/Segundaentrega/bancoReg.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [TFMPC] - Missing connection for port 'datain'.
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
quit -sim
# End time: 10:33:16 on Sep 12,2019, Elapsed time: 0:03:32
# Errors: 1, Warnings: 0
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:35:50 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(28): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft84mrf4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft84mrf4
add wave -position end  sim:/teste/pczinho/regWrite
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(28): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
quit -sim
# End time: 10:38:10 on Sep 12,2019, Elapsed time: 0:02:20
# Errors: 0, Warnings: 0
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:38:24 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(28): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft4fb8a3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4fb8a3
add wave -position end  sim:/teste/pczinho/regWrite
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(28): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Break key hit
quit -sim
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
# End time: 10:40:09 on Sep 12,2019, Elapsed time: 0:01:45
# Errors: 0, Warnings: 0
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:40:17 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(28): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [PCDPC] - Port size (5) does not match connection size (64) for port 'regwriteaddress'. The port definition is at: C:/Users/gme/Desktop/Segundaentrega/bancoReg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/bancoRegister File: C:/Users/gme/Desktop/Segundaentrega/bancoReg.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft02kzfw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft02kzfw
add wave -position insertpoint  \
sim:/teste/pczinho/regWrite
add wave -position end  sim:/teste/pczinho/regWrite
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(24): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(26): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(28): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(32): [PCDPC] - Port size (5) does not match connection size (64) for port 'regwriteaddress'. The port definition is at: C:/Users/gme/Desktop/Segundaentrega/bancoReg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/bancoRegister File: C:/Users/gme/Desktop/Segundaentrega/bancoReg.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
quit -sim
# End time: 10:41:22 on Sep 12,2019, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
# Compile of control.sv failed with 3 errors.
# Compile of cpu.sv was successful.
# 2 compiles, 1 failed with 3 errors.
# Compile of control.sv failed with 3 errors.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 1 failed with 3 errors.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:07:46 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft7g7wg7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7g7wg7
add wave -position end  sim:/teste/pczinho/Wr
add wave -position end  sim:/teste/pczinho/wrMem
add wave -position end  sim:/teste/pczinho/memtoReg
add wave -position end  sim:/teste/pczinho/RegMemoria
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
# A time value could not be extracted from the current line
quit -sim
# End time: 11:12:42 on Sep 12,2019, Elapsed time: 0:04:56
# Errors: 0, Warnings: 0
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:12:57 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftw74ymd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw74ymd
add wave -position end  sim:/teste/pczinho/RegMemoria
add wave -position end  sim:/teste/pczinho/wrMem
add wave -position end  sim:/teste/pczinho/memtoReg
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
quit -sim
# End time: 11:15:52 on Sep 12,2019, Elapsed time: 0:02:55
# Errors: 0, Warnings: 0
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:16:09 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft336cdc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft336cdc
add wave -position end  sim:/teste/pczinho/RegMemoria
add wave -position end  sim:/teste/pczinho/memtoReg
add wave -position end  sim:/teste/pczinho/wrMem
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
quit -sim
# End time: 11:22:50 on Sep 12,2019, Elapsed time: 0:06:41
# Errors: 0, Warnings: 0
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:22:57 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftv1vrtc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv1vrtc
add wave -position end  sim:/teste/pczinho/wrMem
add wave -position end  sim:/teste/pczinho/load_ir
add wave -position end  sim:/teste/pczinho/memtoReg
add wave -position end  sim:/teste/pczinho/regWrite
add wave -position end  sim:/teste/pczinho/Wr
add wave -position end  sim:/teste/pczinho/regBWrite
quit -sim
# End time: 11:30:02 on Sep 12,2019, Elapsed time: 0:07:05
# Errors: 0, Warnings: 14
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:30:17 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Wr'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlfte11f9b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte11f9b
add wave -position end  sim:/teste/pczinho/memtoReg
add wave -position end  sim:/teste/pczinho/RegMemoria
add wave -position end  sim:/teste/pczinho/wrMem
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Wr'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
quit -sim
# End time: 11:35:11 on Sep 12,2019, Elapsed time: 0:04:54
# Errors: 0, Warnings: 0
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:35:27 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Wr'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlfteg8kbf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteg8kbf
add wave -position end  sim:/teste/pczinho/RegMemoria
add wave -position end  sim:/teste/pczinho/wrMem
add wave -position end  sim:/teste/pczinho/memtoReg
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Wr'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
quit -sim
# End time: 11:37:11 on Sep 12,2019, Elapsed time: 0:01:44
# Errors: 0, Warnings: 0
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:38:43 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Wr'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftcqrz0z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcqrz0z
add wave -position end  sim:/teste/pczinho/memtoReg
add wave -position end  sim:/teste/pczinho/wrMem
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Wr'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
quit -sim
# End time: 11:39:37 on Sep 12,2019, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:40:04 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Wr'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
add wave -r sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftrirx2v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrirx2v
add wave sim:/teste/*
add wave -position end  sim:/teste/pczinho/wrMem
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Wr'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
quit -sim
# End time: 11:41:12 on Sep 12,2019, Elapsed time: 0:01:08
# Errors: 0, Warnings: 0
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:41:55 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Wr'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft5crbiy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5crbiy
add wave -position end  sim:/teste/pczinho/wrMem
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Wr'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.teste
# End time: 11:44:13 on Sep 12,2019, Elapsed time: 0:02:18
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:44:13 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Wr'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftxjm7s3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxjm7s3
add wave -position end  sim:/teste/pczinho/wrMem
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Wr'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
quit -sim
# End time: 11:45:00 on Sep 12,2019, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
# Compile of control.sv failed with 1 errors.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 1 failed with 1 error.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:47:38 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Wr'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftws1i4w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftws1i4w
add wave -position end  sim:/teste/pczinho/memtoReg
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(29): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/ProjetoHardwarea/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(31): [PCDPC] - Port size (3) does not match connection size (1) for port 'Wr'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/ProjetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/ProjetoHardwarea/cpu.sv(33): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/ProjetoHardwarea/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
quit -sim
# End time: 11:48:17 on Sep 12,2019, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv failed with 2 errors.
# 15 compiles, 1 failed with 2 errors.
# Compile of extensor.sv failed with 2 errors.
# Compile of extensor.sv failed with 3 errors.
# Compile of extensor.sv failed with 2 errors.
# Compile of extensor.sv was successful.
# Compile of testaextensor.sv failed with 2 errors.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of testaextensor.sv was successful.
# 16 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.testaextensor
# vsim -L altera_mf_ver -gui work.testaextensor 
# Start time: 12:23:28 on Sep 12,2019
# Loading sv_std.std
# Loading work.testaextensor
# Loading work.extensor
add wave sim:/testaextensor/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftte8gs4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftte8gs4
restart
run
# Compile of testaextensor.sv was successful.
vsim -L altera_mf_ver -gui work.testaextensor
# End time: 12:24:24 on Sep 12,2019, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.testaextensor 
# Start time: 12:24:24 on Sep 12,2019
# Loading sv_std.std
# Loading work.testaextensor
# Loading work.extensor
add wave sim:/testaextensor/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftky27xc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftky27xc
run
restart
run
quit -sim
# End time: 12:25:55 on Sep 12,2019, Elapsed time: 0:01:31
# Errors: 0, Warnings: 0
# Compile of extensor.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of testaextensor.sv was successful.
# 16 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.testaextensor
# vsim -L altera_mf_ver -gui work.testaextensor 
# Start time: 12:26:12 on Sep 12,2019
# Loading sv_std.std
# Loading work.testaextensor
# Loading work.extensor
add wave sim:/testaextensor/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft06b5qt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft06b5qt
run
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 12:28:28 on Sep 12,2019, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of testaextensor.sv was successful.
# 16 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.testaextensor
# vsim -L altera_mf_ver -gui work.testaextensor 
# Start time: 12:28:52 on Sep 12,2019
# Loading sv_std.std
# Loading work.testaextensor
# Loading work.extensor
add wave sim:/testaextensor/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftzjtfe9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzjtfe9
run
quit -sim
# End time: 12:29:41 on Sep 12,2019, Elapsed time: 0:00:49
# Errors: 0, Warnings: 2
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of bancoReg.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of ramOnChip64.v was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of testaextensor.sv was successful.
# 16 compiles, 0 failed with no errors.
