#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Feb 12 10:32:07 2021
# Process ID: 15996
# Current directory: C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17100 C:\Users\horse\Documents\Xilinx_Projects\AESencryption\FPGA\MAESencryption\MAESencryption.xpr
# Log file: C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/vivado.log
# Journal file: C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.srcs/sources_1/new/uart_logger.v w ]
add_files C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.srcs/sources_1/new/uart_logger.v
update_compile_order -fileset sources_1
close [ open C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.srcs/sources_1/new/MAES_TOP.v w ]
add_files C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.srcs/sources_1/new/MAES_TOP.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top MAES_TOP [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.runs/impl_1/MAES_TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.runs/impl_1/MAES_TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_run impl_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
close_design
open_run synth_1 -name synth_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.runs/impl_1/MAES_TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
synth_design -rtl -name rtl_1
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.runs/impl_1/MAES_TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
close_design
close_design
close_design
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.runs/impl_1/MAES_TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.runs/impl_1/MAES_TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_run impl_1
close_design
close_hw
open_run synth_1 -name synth_1
close_design
synth_design -rtl -name rtl_1
