$date
	Wed May 13 19:04:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pwd_test $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 4 $ wbar [3:0] $end
$var wire 4 % w [3:0] $end
$var wire 1 ! out $end
$scope module d0 $end
$var wire 1 # D $end
$var wire 1 & Qbar $end
$var wire 1 " clk $end
$var reg 1 ' Q $end
$upscope $end
$scope module d1 $end
$var wire 1 ( D $end
$var wire 1 ) Qbar $end
$var wire 1 " clk $end
$var reg 1 * Q $end
$upscope $end
$scope module d2 $end
$var wire 1 + D $end
$var wire 1 , Qbar $end
$var wire 1 " clk $end
$var reg 1 - Q $end
$upscope $end
$scope module d3 $end
$var wire 1 . D $end
$var wire 1 / Qbar $end
$var wire 1 " clk $end
$var reg 1 0 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
bx %
bx $
x#
0"
x!
$end
#5
1"
#10
0"
#12
0#
#15
1"
#20
bx1 $
1&
0!
0(
bx0 %
0'
0"
#22
1#
#25
1"
#30
1)
0+
bx10 $
0&
x!
1(
0*
bx01 %
1'
0"
#32
0#
#35
1"
#40
1&
0!
0(
bx101 $
0)
1+
1,
0.
0'
1*
bx010 %
0-
0"
#42
1#
#45
1"
#50
1/
0,
1.
1)
0+
b1010 $
0&
1(
00
1-
0*
b101 %
1'
0"
#52
0#
#55
1"
#60
1&
0(
0)
1+
1,
0.
b101 $
0/
0'
1*
0-
b1010 %
10
0"
#65
1"
#70
1/
0,
1.
b1011 $
1)
0+
00
1-
b100 %
0*
0"
#72
1#
#75
1"
#80
1!
0&
1(
1,
0.
b110 $
0/
1'
0-
b1001 %
10
0"
#82
0#
#85
1"
#90
1/
0)
1+
b1101 $
1&
0!
0(
00
1*
b10 %
0'
0"
#95
1"
#100
1)
0+
b1011 $
0,
1.
0*
b100 %
1-
0"
#105
1"
#110
0/
b111 $
1,
0.
10
b1000 %
0-
0"
#112
1#
#115
1"
#120
0&
1(
b1110 $
1/
1'
b1 %
00
0"
#122
0#
#125
1"
#130
0)
1+
b1101 $
1&
0(
1*
b10 %
0'
0"
#135
1"
#140
1)
0+
b1011 $
0,
1.
0*
b100 %
1-
0"
#142
1#
#145
1"
#150
1!
0/
1,
0.
b110 $
0&
1(
10
0-
b1001 %
1'
0"
#152
