<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
        "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html>
<head>
<title></title>
<meta name="Author" content="Pavel Tisnovsky" />
<meta name="Generator" content="vim" />
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<style type="text/css">
         body {color:#000000; background:#ffffff;}
         h1  {font-family: arial, helvetica, sans-serif; color:#ffffff; background-color:#c00000; text-align:center; padding-left:1em}
         h2  {font-family: arial, helvetica, sans-serif; color:#ffffff; background-color:#0000c0; padding-left:1em; text-align:left}
         h3  {font-family: arial, helvetica, sans-serif; color:#000000; background-color:#c0c0c0; padding-left:1em; text-align:left}
         h4  {font-family: arial, helvetica, sans-serif; color:#000000; background-color:#e0e0e0; padding-left:1em; text-align:left}
         a   {font-family: arial, helvetica, sans-serif;}
         li  {font-family: arial, helvetica, sans-serif; color:#000000; text-align:justify; width:450px;}
         ol  {font-family: arial, helvetica, sans-serif; color:#000000; text-align:justify; width:450px;}
         ul  {font-family: arial, helvetica, sans-serif; color:#000000; text-align:justify; width:450px;}
         p   {font-family: arial, helvetica, sans-serif; color:#000000; text-align:justify;}
         pre {background:#e0e0e0}
</style>
</head>

<body>

<h1></h1>

<h3>Pavel Tišnovský</h3>

<p></p>

<h1>Úvodník</h1>

<p>V závěrečném článku o SIMD operacích podporovaných (i když nepřímo) překladačem GCC C se zaměříme přímo na ty instrukce, které lze nalézt v jednotlivých rozšířeních instrukčních sad AVX-512.</p>



<h2>Obsah</h2>

<p><a href="#k01">*** 1. </a></p>
<p><a href="#k02">*** 2. </a></p>
<p><a href="#k03">*** 3. </a></p>
<p><a href="#k04">*** 4. </a></p>
<p><a href="#k05">*** 5. </a></p>
<p><a href="#k06">*** 6. </a></p>
<p><a href="#k07">*** 7. </a></p>
<p><a href="#k08">*** 8. </a></p>
<p><a href="#k09">*** 9. </a></p>
<p><a href="#k10">*** 10. </a></p>
<p><a href="#k11">*** 11. </a></p>
<p><a href="#k12">*** 12. </a></p>
<p><a href="#k13">*** 13. </a></p>
<p><a href="#k14">*** 14. </a></p>
<p><a href="#k15">*** 15. </a></p>
<p><a href="#k16">*** 16. </a></p>
<p><a href="#k17">*** 17. </a></p>
<p><a href="#k18">*** 18. Repositář s&nbsp;demonstračními příklady</a></p>
<p><a href="#k19">*** 19. Seznam všech předchozích částí tohoto seriálu</a></p>
<p><a href="#k20">*** 20. Odkazy na Internetu</a></p>



<p><a name="k01"></a></p>
<h2 id="k01">1. </h2>

<table>
<tr><th>Množina instrukcí</th><th>Plné jméno</th><th>První procesor s&nbsp;implementací</th></tr>
<tr><td>F</td><td>AVX-512 Foundation</td><td>Xeon Phi x200 (Knights Landing), Xeon Gold/Platinum</td></tr>
<tr><td>CD</td><td>AVX-512 Conflict Detection Instructions</td><td>Xeon Phi x200 (Knights Landing), Xeon Gold/Platinum</td></tr>
<tr><td>ER</td><td>AVX-512 Exponential and Reciprocal Instructions</td><td>Xeon Phi x200 (Knights Landing)</td></tr>
<tr><td>PF</td><td>AVX-512 Prefetch Instructions</td><td>Xeon Phi x200 (Knights Landing)</td></tr>
<tr><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td></tr>
<tr><td>VL</td><td>AVX-512 Vector Length Extensions</td><td>Skylake X, Cannon Lake</td></tr>
<tr><td>DQ</td><td>AVX-512 Doubleword and Quadword Instructions</td><td>Skylake X, Cannon Lake</td></tr>
<tr><td>BW</td><td>AVX-512 Byte and Word Instructions</td><td>Skylake X, Cannon Lake</td></tr>
<tr><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td></tr>
<tr><td>IFMA</td><td>AVX-512 Integer Fused Multiply Add</td><td>Cannon Lake</td></tr>
<tr><td>VBMI</td><td>AVX-512 Vector Byte Manipulation Instructions</td><td>Cannon Lake</td></tr>
<tr><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td></tr>
<tr><td>4VNNIW</td><td>AVX-512 Vector Neural Network Instructions Word variable precision</td><td>Knights Mill</td></tr>
<tr><td>4FMAPS</td><td>AVX-512 Fused Multiply Accumulation Packed Single precision</td><td>Knights Mill</td></tr>
<tr><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td></tr>
<tr><td>VPOPCNTDQ</td><td>Vector population count instruction</td><td>Knights Mill, Ice Lake</td></tr>
<tr><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td></tr>
<tr><td>VNNI</td><td>AVX-512 Vector Neural Network Instructions</td><td>Ice Lake</td></tr>
<tr><td>VBMI2</td><td>AVX-512 Vector Byte Manipulation Instructions 2</td><td>Ice Lake</td></tr>
<tr><td>BITALG</td><td>AVX-512 Bit Algorithms</td><td>Ice Lake</td></tr>
<tr><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td></tr>
<tr><td>VP2INTERSECT</td><td>AVX-512 Vector Pair Intersection to a Pair of Mask Registers</td><td>Tiger Lake</td></tr>
</table>




<p><a name="k02"></a></p>
<h2 id="k02">2. </h2>

<table>
<tr><th> #</th><th></th><th></th><th></th></tr>
<tr><td> 1</td><td></td><td></td><td>typedef double __v8df __attribute__ ((__vector_size__ (64)));</td></tr>
<tr><td> 2</td><td></td><td></td><td>typedef float __v16sf __attribute__ ((__vector_size__ (64)));</td></tr>
<tr><td> 3</td><td></td><td></td><td>typedef long long __v8di __attribute__ ((__vector_size__ (64)));</td></tr>
<tr><td> 4</td><td></td><td></td><td>typedef unsigned long long __v8du __attribute__ ((__vector_size__ (64)));</td></tr>
<tr><td> 5</td><td></td><td></td><td>typedef int __v16si __attribute__ ((__vector_size__ (64)));</td></tr>
<tr><td> 6</td><td></td><td></td><td>typedef unsigned int __v16su __attribute__ ((__vector_size__ (64)));</td></tr>
<tr><td> 7</td><td></td><td></td><td>typedef short __v32hi __attribute__ ((__vector_size__ (64)));</td></tr>
<tr><td> 8</td><td></td><td></td><td>typedef unsigned short __v32hu __attribute__ ((__vector_size__ (64)));</td></tr>
<tr><td> 9</td><td></td><td></td><td>typedef char __v64qi __attribute__ ((__vector_size__ (64)));</td></tr>
<tr><td>10</td><td></td><td></td><td>typedef unsigned char __v64qu __attribute__ ((__vector_size__ (64)));</td></tr>
</table>

typedef long long __m512i __attribute__ ((__vector_size__ (64), __may_alias__));
typedef float __m512 __attribute__ ((__vector_size__ (64), __may_alias__));
typedef double __m512d __attribute__ ((__vector_size__ (64), __may_alias__));



<p><a name="k03"></a></p>
<h2 id="k03">3. </h2>

<pre>
__builtin_ia32_addpd512_mask
__builtin_ia32_addps512_mask
__builtin_ia32_addsd_mask_round
__builtin_ia32_addsd_round
__builtin_ia32_addss_mask_round
__builtin_ia32_addss_round
__builtin_ia32_alignd512_mask
__builtin_ia32_alignq512_mask
__builtin_ia32_blendmd_512_mask
__builtin_ia32_blendmpd_512_mask
__builtin_ia32_blendmps_512_mask
__builtin_ia32_blendmq_512_mask
__builtin_ia32_broadcastf32x4_512
__builtin_ia32_broadcastf64x4_512
__builtin_ia32_broadcasti32x4_512
__builtin_ia32_broadcasti64x4_512
__builtin_ia32_broadcastsd512
__builtin_ia32_broadcastss512
__builtin_ia32_cmpd512_mask
__builtin_ia32_cmppd512_mask
__builtin_ia32_cmpps512_mask
__builtin_ia32_cmpq512_mask
__builtin_ia32_cmpsd_mask
__builtin_ia32_cmpss_mask
__builtin_ia32_compressdf512_mask
__builtin_ia32_compressdi512_mask
__builtin_ia32_compresssf512_mask
__builtin_ia32_compresssi512_mask
__builtin_ia32_compressstoredf512_mask
__builtin_ia32_compressstoredi512_mask
__builtin_ia32_compressstoresf512_mask
__builtin_ia32_compressstoresi512_mask
__builtin_ia32_cvtdq2pd512_mask
__builtin_ia32_cvtdq2ps512_mask
__builtin_ia32_cvtpd2dq512_mask
__builtin_ia32_cvtpd2ps512_mask
__builtin_ia32_cvtpd2udq512_mask
__builtin_ia32_cvtps2dq512_mask
__builtin_ia32_cvtps2pd512_mask
__builtin_ia32_cvtps2udq512_mask
__builtin_ia32_cvtsd2ss_round
__builtin_ia32_cvtsi2sd64
__builtin_ia32_cvtsi2ss32
__builtin_ia32_cvtsi2ss64
__builtin_ia32_cvtss2sd_round
__builtin_ia32_cvttpd2dq512_mask
__builtin_ia32_cvttpd2udq512_mask
__builtin_ia32_cvttps2dq512_mask
__builtin_ia32_cvttps2udq512_mask
__builtin_ia32_cvtudq2pd512_mask
__builtin_ia32_cvtudq2ps512_mask
__builtin_ia32_cvtusi2sd32
__builtin_ia32_cvtusi2sd64
__builtin_ia32_cvtusi2ss32
__builtin_ia32_cvtusi2ss64
__builtin_ia32_divpd512_mask
__builtin_ia32_divps512_mask
__builtin_ia32_divsd_mask_round
__builtin_ia32_divsd_round
__builtin_ia32_divss_mask_round
__builtin_ia32_divss_round
__builtin_ia32_expanddf512_mask
__builtin_ia32_expanddf512_maskz
__builtin_ia32_expanddi512_mask
__builtin_ia32_expanddi512_maskz
__builtin_ia32_expandloaddf512_mask
__builtin_ia32_expandloaddf512_maskz
__builtin_ia32_expandloaddi512_mask
__builtin_ia32_expandloaddi512_maskz
__builtin_ia32_expandloadsf512_mask
__builtin_ia32_expandloadsf512_maskz
__builtin_ia32_expandloadsi512_mask
__builtin_ia32_expandloadsi512_maskz
__builtin_ia32_expandsf512_mask
__builtin_ia32_expandsf512_maskz
__builtin_ia32_expandsi512_mask
__builtin_ia32_expandsi512_maskz
__builtin_ia32_extractf32x4_mask
__builtin_ia32_extractf64x4_mask
__builtin_ia32_extracti32x4_mask
__builtin_ia32_extracti64x4_mask
__builtin_ia32_fixupimmpd512_mask
__builtin_ia32_fixupimmpd512_maskz
__builtin_ia32_fixupimmps512_mask
__builtin_ia32_fixupimmps512_maskz
__builtin_ia32_fixupimmsd_mask
__builtin_ia32_fixupimmsd_maskz
__builtin_ia32_fixupimmss_mask
__builtin_ia32_fixupimmss_maskz
__builtin_ia32_gatherdiv16sf
__builtin_ia32_gatherdiv16si
__builtin_ia32_gatherdiv8df
__builtin_ia32_gatherdiv8di
__builtin_ia32_gathersiv16sf
__builtin_ia32_gathersiv16si
__builtin_ia32_gathersiv8df
__builtin_ia32_gathersiv8di
__builtin_ia32_getexppd512_mask
__builtin_ia32_getexpps512_mask
__builtin_ia32_getexpsd128_round
__builtin_ia32_getexpsd_mask_round
__builtin_ia32_getexpss128_round
__builtin_ia32_getexpss_mask_round
__builtin_ia32_getmantpd512_mask
__builtin_ia32_getmantps512_mask
__builtin_ia32_getmantsd_mask_round
__builtin_ia32_getmantsd_round
__builtin_ia32_getmantss_mask_round
__builtin_ia32_getmantss_round
__builtin_ia32_insertf32x4_mask
__builtin_ia32_insertf64x4_mask
__builtin_ia32_inserti32x4_mask
__builtin_ia32_inserti64x4_mask
__builtin_ia32_kandhi
__builtin_ia32_kandnhi
__builtin_ia32_kmovw
__builtin_ia32_knothi
__builtin_ia32_korhi
__builtin_ia32_kortestchi
__builtin_ia32_kortestzhi
__builtin_ia32_kshiftlihi
__builtin_ia32_kshiftrihi
__builtin_ia32_kunpckhi
__builtin_ia32_kxnorhi
__builtin_ia32_kxorhi
__builtin_ia32_loadapd512_mask
__builtin_ia32_loadaps512_mask
__builtin_ia32_loaddqudi512_mask
__builtin_ia32_loaddqusi512_mask
__builtin_ia32_loadsd_mask
__builtin_ia32_loadss_mask
__builtin_ia32_loadupd512_mask
__builtin_ia32_loadups512_mask
__builtin_ia32_maxpd512_mask
__builtin_ia32_maxps512_mask
__builtin_ia32_maxsd_mask_round
__builtin_ia32_maxsd_round
__builtin_ia32_maxss_mask_round
__builtin_ia32_maxss_round
__builtin_ia32_minpd512_mask
__builtin_ia32_minps512_mask
__builtin_ia32_minsd_mask_round
__builtin_ia32_minsd_round
__builtin_ia32_minss_mask_round
__builtin_ia32_minss_round
__builtin_ia32_movapd512_mask
__builtin_ia32_movaps512_mask
__builtin_ia32_movddup512_mask
__builtin_ia32_movdqa32_512_mask
__builtin_ia32_movdqa32load512_mask
__builtin_ia32_movdqa32store512_mask
__builtin_ia32_movdqa64_512_mask
__builtin_ia32_movdqa64load512_mask
__builtin_ia32_movdqa64store512_mask
__builtin_ia32_movesd_mask
__builtin_ia32_movess_mask
__builtin_ia32_movntdq512
__builtin_ia32_movntdqa512
__builtin_ia32_movntpd512
__builtin_ia32_movntps512
__builtin_ia32_movshdup512_mask
__builtin_ia32_movsldup512_mask
__builtin_ia32_mulpd512_mask
__builtin_ia32_mulps512_mask
__builtin_ia32_mulsd_mask_round
__builtin_ia32_mulsd_round
__builtin_ia32_mulss_mask_round
__builtin_ia32_mulss_round
__builtin_ia32_pabsd512_mask
__builtin_ia32_pabsq512_mask
__builtin_ia32_paddd512_mask
__builtin_ia32_paddq512_mask
__builtin_ia32_pandd512_mask
__builtin_ia32_pandnd512_mask
__builtin_ia32_pandnq512_mask
__builtin_ia32_pandq512_mask
__builtin_ia32_pbroadcastd512
__builtin_ia32_pbroadcastd512_gpr_mask
__builtin_ia32_pbroadcastq512
__builtin_ia32_pbroadcastq512_gpr_mask
__builtin_ia32_pcmpeqd512_mask
__builtin_ia32_pcmpeqq512_mask
__builtin_ia32_pcmpgtd512_mask
__builtin_ia32_pcmpgtq512_mask
__builtin_ia32_pd512_256pd
__builtin_ia32_pd512_pd
__builtin_ia32_permdf512_mask
__builtin_ia32_permdi512_mask
__builtin_ia32_permvardf512_mask
__builtin_ia32_permvardi512_mask
__builtin_ia32_permvarsf512_mask
__builtin_ia32_permvarsi512_mask
__builtin_ia32_pmaxsd512_mask
__builtin_ia32_pmaxsq512_mask
__builtin_ia32_pmaxud512_mask
__builtin_ia32_pmaxuq512_mask
__builtin_ia32_pminsd512_mask
__builtin_ia32_pminsq512_mask
__builtin_ia32_pminud512_mask
__builtin_ia32_pminuq512_mask
__builtin_ia32_pmovdb512_mask
__builtin_ia32_pmovdb512mem_mask
__builtin_ia32_pmovdw512_mask
__builtin_ia32_pmovdw512mem_mask
__builtin_ia32_pmovqb512_mask
__builtin_ia32_pmovqb512mem_mask
__builtin_ia32_pmovqd512_mask
__builtin_ia32_pmovqd512mem_mask
__builtin_ia32_pmovqw512_mask
__builtin_ia32_pmovqw512mem_mask
__builtin_ia32_pmovsdb512_mask
__builtin_ia32_pmovsdb512mem_mask
__builtin_ia32_pmovsdw512_mask
__builtin_ia32_pmovsdw512mem_mask
__builtin_ia32_pmovsqb512_mask
__builtin_ia32_pmovsqb512mem_mask
__builtin_ia32_pmovsqd512_mask
__builtin_ia32_pmovsqd512mem_mask
__builtin_ia32_pmovsqw512_mask
__builtin_ia32_pmovsqw512mem_mask
__builtin_ia32_pmovsxbd512_mask
__builtin_ia32_pmovsxbq512_mask
__builtin_ia32_pmovsxdq512_mask
__builtin_ia32_pmovsxwd512_mask
__builtin_ia32_pmovsxwq512_mask
__builtin_ia32_pmovusdb512_mask
__builtin_ia32_pmovusdb512mem_mask
__builtin_ia32_pmovusdw512_mask
__builtin_ia32_pmovusdw512mem_mask
__builtin_ia32_pmovusqb512_mask
__builtin_ia32_pmovusqb512mem_mask
__builtin_ia32_pmovusqd512_mask
__builtin_ia32_pmovusqd512mem_mask
__builtin_ia32_pmovusqw512_mask
__builtin_ia32_pmovusqw512mem_mask
__builtin_ia32_pmovzxbd512_mask
__builtin_ia32_pmovzxbq512_mask
__builtin_ia32_pmovzxdq512_mask
__builtin_ia32_pmovzxwd512_mask
__builtin_ia32_pmovzxwq512_mask
__builtin_ia32_pmuldq512_mask
__builtin_ia32_pmulld512_mask
__builtin_ia32_pmuludq512_mask
__builtin_ia32_pord512_mask
__builtin_ia32_porq512_mask
__builtin_ia32_prold512_mask
__builtin_ia32_prolq512_mask
__builtin_ia32_prolvd512_mask
__builtin_ia32_prolvq512_mask
__builtin_ia32_prord512_mask
__builtin_ia32_prorq512_mask
__builtin_ia32_prorvd512_mask
__builtin_ia32_prorvq512_mask
__builtin_ia32_ps512_256ps
__builtin_ia32_ps512_ps
__builtin_ia32_pshufd512_mask
__builtin_ia32_pslld512_mask
__builtin_ia32_pslldi512_mask
__builtin_ia32_psllq512_mask
__builtin_ia32_psllqi512_mask
__builtin_ia32_psllv16si_mask
__builtin_ia32_psllv8di_mask
__builtin_ia32_psrad512_mask
__builtin_ia32_psradi512_mask
__builtin_ia32_psraq512_mask
__builtin_ia32_psraqi512_mask
__builtin_ia32_psrav16si_mask
__builtin_ia32_psrav8di_mask
__builtin_ia32_psrld512_mask
__builtin_ia32_psrldi512_mask
__builtin_ia32_psrlq512_mask
__builtin_ia32_psrlqi512_mask
__builtin_ia32_psrlv16si_mask
__builtin_ia32_psrlv8di_mask
__builtin_ia32_psubd512_mask
__builtin_ia32_psubq512_mask
__builtin_ia32_pternlogd512_mask
__builtin_ia32_pternlogd512_maskz
__builtin_ia32_pternlogq512_mask
__builtin_ia32_pternlogq512_maskz
__builtin_ia32_ptestmd512
__builtin_ia32_ptestmq512
__builtin_ia32_ptestnmd512
__builtin_ia32_ptestnmq512
__builtin_ia32_punpckhdq512_mask
__builtin_ia32_punpckhqdq512_mask
__builtin_ia32_punpckldq512_mask
__builtin_ia32_punpcklqdq512_mask
__builtin_ia32_pxord512_mask
__builtin_ia32_pxorq512_mask
__builtin_ia32_rcp14pd512_mask
__builtin_ia32_rcp14ps512_mask
__builtin_ia32_rcp14sd
__builtin_ia32_rcp14sd_mask
__builtin_ia32_rcp14ss
__builtin_ia32_rcp14ss_mask
__builtin_ia32_rndscalepd_mask
__builtin_ia32_rndscaleps_mask
__builtin_ia32_rndscalesd_round
__builtin_ia32_rndscaless_round
__builtin_ia32_rsqrt14pd512_mask
__builtin_ia32_rsqrt14ps512_mask
__builtin_ia32_rsqrt14sd
__builtin_ia32_rsqrt14sd_mask
__builtin_ia32_rsqrt14ss
__builtin_ia32_rsqrt14ss_mask
__builtin_ia32_scalefpd512_mask
__builtin_ia32_scalefps512_mask
__builtin_ia32_scalefsd_mask_round
__builtin_ia32_scalefss_mask_round
__builtin_ia32_scatterdiv16sf
__builtin_ia32_scatterdiv16si
__builtin_ia32_scatterdiv8df
__builtin_ia32_scatterdiv8di
__builtin_ia32_scattersiv16sf
__builtin_ia32_scattersiv16si
__builtin_ia32_scattersiv8df
__builtin_ia32_scattersiv8di
__builtin_ia32_shuf_f32x4_mask
__builtin_ia32_shuf_f64x2_mask
__builtin_ia32_shuf_i32x4_mask
__builtin_ia32_shuf_i64x2_mask
__builtin_ia32_shufpd512_mask
__builtin_ia32_shufps512_mask
__builtin_ia32_si512_256si
__builtin_ia32_si512_si
__builtin_ia32_sqrtpd512_mask
__builtin_ia32_sqrtps512_mask
__builtin_ia32_sqrtsd_mask_round
__builtin_ia32_sqrtss_mask_round
__builtin_ia32_storeapd512_mask
__builtin_ia32_storeaps512_mask
__builtin_ia32_storedqudi512_mask
__builtin_ia32_storedqusi512_mask
__builtin_ia32_storesd_mask
__builtin_ia32_storess_mask
__builtin_ia32_storeupd512_mask
__builtin_ia32_storeups512_mask
__builtin_ia32_subpd512_mask
__builtin_ia32_subps512_mask
__builtin_ia32_subsd_mask_round
__builtin_ia32_subsd_round
__builtin_ia32_subss_mask_round
__builtin_ia32_subss_round
__builtin_ia32_ucmpd512_mask
__builtin_ia32_ucmpq512_mask
__builtin_ia32_unpckhpd512_mask
__builtin_ia32_unpckhps512_mask
__builtin_ia32_unpcklpd512_mask
__builtin_ia32_unpcklps512_mask
__builtin_ia32_vcomisd
__builtin_ia32_vcomiss
__builtin_ia32_vcvtph2ps512_mask
__builtin_ia32_vcvtps2ph512_mask
__builtin_ia32_vcvtsd2si32
__builtin_ia32_vcvtsd2si64
__builtin_ia32_vcvtsd2usi32
__builtin_ia32_vcvtsd2usi64
__builtin_ia32_vcvtss2si32
__builtin_ia32_vcvtss2si64
__builtin_ia32_vcvtss2usi32
__builtin_ia32_vcvtss2usi64
__builtin_ia32_vcvttsd2si32
__builtin_ia32_vcvttsd2si64
__builtin_ia32_vcvttsd2usi32
__builtin_ia32_vcvttsd2usi64
__builtin_ia32_vcvttss2si32
__builtin_ia32_vcvttss2si64
__builtin_ia32_vcvttss2usi32
__builtin_ia32_vcvttss2usi64
__builtin_ia32_vfmaddpd512_mask
__builtin_ia32_vfmaddpd512_mask3
__builtin_ia32_vfmaddpd512_maskz
__builtin_ia32_vfmaddps512_mask
__builtin_ia32_vfmaddps512_mask3
__builtin_ia32_vfmaddps512_maskz
__builtin_ia32_vfmaddsd3_mask
__builtin_ia32_vfmaddsd3_mask3
__builtin_ia32_vfmaddsd3_maskz
__builtin_ia32_vfmaddsd3_round
__builtin_ia32_vfmaddss3_mask
__builtin_ia32_vfmaddss3_mask3
__builtin_ia32_vfmaddss3_maskz
__builtin_ia32_vfmaddss3_round
__builtin_ia32_vfmaddsubpd512_mask
__builtin_ia32_vfmaddsubpd512_mask3
__builtin_ia32_vfmaddsubpd512_maskz
__builtin_ia32_vfmaddsubps512_mask
__builtin_ia32_vfmaddsubps512_mask3
__builtin_ia32_vfmaddsubps512_maskz
__builtin_ia32_vfmsubaddpd512_mask3
__builtin_ia32_vfmsubaddps512_mask3
__builtin_ia32_vfmsubpd512_mask
__builtin_ia32_vfmsubpd512_mask3
__builtin_ia32_vfmsubpd512_maskz
__builtin_ia32_vfmsubps512_mask
__builtin_ia32_vfmsubps512_mask3
__builtin_ia32_vfmsubps512_maskz
__builtin_ia32_vfmsubsd3_mask3
__builtin_ia32_vfmsubss3_mask3
__builtin_ia32_vfnmaddpd512_mask
__builtin_ia32_vfnmaddpd512_mask3
__builtin_ia32_vfnmaddpd512_maskz
__builtin_ia32_vfnmaddps512_mask
__builtin_ia32_vfnmaddps512_mask3
__builtin_ia32_vfnmaddps512_maskz
__builtin_ia32_vfnmsubpd512_mask
__builtin_ia32_vfnmsubpd512_mask3
__builtin_ia32_vfnmsubpd512_maskz
__builtin_ia32_vfnmsubps512_mask
__builtin_ia32_vfnmsubps512_mask3
__builtin_ia32_vfnmsubps512_maskz
__builtin_ia32_vpermi2vard512_mask
__builtin_ia32_vpermi2varpd512_mask
__builtin_ia32_vpermi2varps512_mask
__builtin_ia32_vpermi2varq512_mask
__builtin_ia32_vpermilpd512_mask
__builtin_ia32_vpermilps512_mask
__builtin_ia32_vpermilvarpd512_mask
__builtin_ia32_vpermilvarps512_mask
__builtin_ia32_vpermt2vard512_mask
__builtin_ia32_vpermt2vard512_maskz
__builtin_ia32_vpermt2varpd512_mask
__builtin_ia32_vpermt2varpd512_maskz
__builtin_ia32_vpermt2varps512_mask
__builtin_ia32_vpermt2varps512_maskz
__builtin_ia32_vpermt2varq512_mask
__builtin_ia32_vpermt2varq512_maskz
</pre>



<p><a name="k04"></a></p>
<h2 id="k04">4. </h2>



<p><a name="k05"></a></p>
<h2 id="k05">5. </h2>



<p><a name="k06"></a></p>
<h2 id="k06">6. </h2>



<p><a name="k07"></a></p>
<h2 id="k07">7. </h2>



<p><a name="k08"></a></p>
<h2 id="k08">8. </h2>



<p><a name="k09"></a></p>
<h2 id="k09">9. </h2>



<p><a name="k10"></a></p>
<h2 id="k10">10. </h2>



<p><a name="k11"></a></p>
<h2 id="k11">11. </h2>



<p><a name="k12"></a></p>
<h2 id="k12">12. </h2>



<p><a name="k13"></a></p>
<h2 id="k13">13. </h2>



<p><a name="k14"></a></p>
<h2 id="k14">14. </h2>



<p><a name="k15"></a></p>
<h2 id="k15">15. </h2>



<p><a name="k16"></a></p>
<h2 id="k16">16. </h2>



<p><a name="k17"></a></p>
<h2 id="k17">17. </h2>



<p><a name="k18"></a></p>
<h2 id="k18">18. Repositář s&nbsp;demonstračními příklady</h2>

<p>Demonstrační příklady napsané v&nbsp;jazyku C, které jsou určené pro překlad
pomocí překladače <strong>GCC C</strong>, byly uložen do Git repositáře, který
je dostupný na adrese <a
href="https://github.com/tisnik/presentations">https://github.com/tisnik/presentations</a>.
Jednotlivé demonstrační příklady si můžete v&nbsp;případě potřeby stáhnout i
jednotlivě bez nutnosti klonovat celý (dnes již velmi rozsáhlý) repositář:</p>

<table>
<tr><th> #</th><th>Příklad</th><th>Stručný popis</th><th>Adresa</th></tr>
<tr><td> 1</td><td>simd01.c</td><td>vektor celých čísel typu <strong>short int</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd01.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd01.c</a></td></tr>
<tr><td> 2</td><td>simd02.c</td><td>ukázka použití vektorů s&nbsp;celočíselnými typy bez znaménka</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd02.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd02.c</a></td></tr>
<tr><td> 3</td><td>simd03.c</td><td>ukázka použití vektorů s&nbsp;celočíselnými typy se znaménkem</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd03.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd03.c</a></td></tr>
<tr><td> 4</td><td>simd04.c</td><td>paralelní součet celočíselných prvků vektorů</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd04.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd04.c</a></td></tr>
<tr><td> 5</td><td>simd04B.c</td><td>úprava pro další datové typy</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd04B.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd04B.c</a></td></tr>
<tr><td> 6</td><td>simd05.c</td><td>přístup k&nbsp;jednotlivým prvkům vektorů</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd05.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd05.c</a></td></tr>
<tr><td> 7</td><td>simd05B.c</td><td>korektnější výpočet počtu prvků vektoru</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd05B.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd05B.c</a></td></tr>
<tr><td> 8</td><td>simd05C.c</td><td>definice typu vektoru</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd05C.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd05C.c</a></td></tr>
<tr><td> 9</td><td>simd06.c</td><td>vektor čísel s&nbsp;plovoucí řádovou čárkou</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd06.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd06.c</a></td></tr>
<tr><td>10</td><td>simd07.c</td><td>paralelní součet prvků vektorů (typ <strong>float</strong>)</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd07.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd07.c</a></td></tr>
<tr><td>11</td><td>simd08.c</td><td>paralelní součet prvků vektorů (typ <strong>double</strong>)</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd08.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd08.c</a></td></tr>
<tr><td>12</td><td>simd09.c</td><td>překročení délky vektoru</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd09.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd09.c</a></td></tr>
<tr><td>13</td><td>simd10.c</td><td>přístup k&nbsp;jednotlivým prvkům vektorů</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd10.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd10.c</a></td></tr>
<tr><td>14</td><td>simd11.c</td><td>překročení délky vektoru</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd11.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd11.c</a></td></tr>
<tr><td>15</td><td>simd12.c</td><td>dlouhý vektor s&nbsp;256 bajty</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd12.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd12.c</a></td></tr>
<tr><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td></tr>
<tr><td>16</td><td>simd13.c</td><td>operace součtu pro vektory s&nbsp;celočíselnými prvky rozličné bitové šířky bez znaménka</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd13.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd13.c</a></td></tr>
<tr><td>17</td><td>simd14.c</td><td>operace součtu pro vektory s&nbsp;celočíselnými prvky rozličné bitové šířky se znaménkem</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd14.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd14.c</a></td></tr>
<tr><td>18</td><td>simd15.c</td><td>operace součtu pro vektory s&nbsp;prvky rozličné bitové šířky s&nbsp;plovoucí řádovou čárkou</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd15.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd15.c</a></td></tr>
<tr><td>19</td><td>simd16.c</td><td>operace součtu pro dlouhé vektory s&nbsp;prvky rozličné bitové šířky s&nbsp;plovoucí řádovou čárkou</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd16.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd16.c</a></td></tr>
<tr><td>20</td><td>simd17.c</td><td>všechny podporované binární operace nad vektory s&nbsp;celočíselnými prvky se znaménkem</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd17.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd17.c</a></td></tr>
<tr><td>21</td><td>simd18.c</td><td>všechny podporované binární operace nad vektory s&nbsp;prvky typu <strong>float</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd18.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd18.c</a></td></tr>
<tr><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td></tr>
<tr><td>23</td><td>intrinsic_mmx_1.c</td><td>intrinsic pro technologii MMX: instrukce <strong>paddb</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_mmx_1.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_mmx_1.c</a></td></tr>
<tr><td>24</td><td>intrinsic_mmx_2.c</td><td>intrinsic pro technologii MMX: instrukce <strong>paddw</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_mmx_2.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_mmx_2.c</a></td></tr>
<tr><td>25</td><td>intrinsic_mmx_3.c</td><td>intrinsic pro technologii MMX: instrukce <strong>paddb</strong> (přetečení)</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_mmx_3.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_mmx_3.c</a></td></tr>
<tr><td>26</td><td>intrinsic_mmx_4.c</td><td>intrinsic pro technologii MMX: instrukce <strong>paddsb</strong> (saturace)</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_mmx_4.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_mmx_4.c</a></td></tr>
<tr><td>27</td><td>intrinsic_mmx_5.c</td><td>intrinsic pro technologii MMX: instrukce <strong>pupckhbw</strong> (kombinace dvou vektorů)</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_mmx_5.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_mmx_5.c</a></td></tr>
<tr><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td></tr>
<tr><td>28</td><td>intrinsic_sse_1.c</td><td>součet dvou vektorů s&nbsp;šestnácti prvky typu <strong>char</strong> instrukcí <strong>paddb128</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_1.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_1.c</a></td></tr>
<tr><td>29</td><td>intrinsic_sse_2.c</td><td>součet dvou vektorů s&nbsp;osmi prvky typu <strong>short</strong> instrukcí <strong>paddw128</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_2.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_2.c</a></td></tr>
<tr><td>30</td><td>intrinsic_sse_3.c</td><td>součet dvou vektorů se čtyřmi prvky typu <strong>int</strong> instrukcí <strong>paddd128</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_3.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_3.c</a></td></tr>
<tr><td>31</td><td>intrinsic_sse_4.c</td><td>součet dvou vektorů se dvěma prvky typu <strong>long</strong> instrukcí <strong>paddq128</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_4.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_4.c</a></td></tr>
<tr><td>32</td><td>intrinsic_sse_5.c</td><td>součet dvou vektorů se čtyřmi prvky typu <strong>float</strong> instrukcí <strong>addps</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_5.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_5.c</a></td></tr>
<tr><td>33</td><td>intrinsic_sse_6.c</td><td>součet dvou vektorů se dvěma prvky typu <strong>double</strong> instrukcí <strong>addpd</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_6.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_6.c</a></td></tr>
<tr><td>34</td><td>intrinsic_sse_7.c</td><td>porovnání celočíselných prvků instrukcemi <strong>pcmpeqb128</strong> a <strong>pcmpgtb128</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_7.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_7.c</a></td></tr>
<tr><td>35</td><td>intrinsic_sse_8.c</td><td>všech šest relačních operací pro vektory s&nbsp;prvky typu <strong>float</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_8.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_8.c</a></td></tr>
<tr><td>36</td><td>intrinsic_sse_9.c</td><td>unární operace pro výpočet převrácené hodnoty, druhé odmocniny a převrácené hodnoty druhé odmocniny</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_9.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_9.c</a></td></tr>
<tr><td>37</td><td>intrinsic_sse_A.c</td><td>instrukce <strong>shufps</strong> a její intrinsic</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_A.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_A.c</a></td></tr>
<tr><td>38</td><td>intrinsic_sse_B.c</td><td>instrukce <strong>unpckhps</strong> a <strong>unpcklps</strong> a jejich intrinsics</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_B.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_B.c</a></td></tr>
<tr><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td></tr>
<tr><td>39</td><td>simd19.c</td><td>operace součtu vektorů o délce 256 bitů s&nbsp;celočíselnými prvky bez znaménka</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd19.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd19.c</a></td></tr>
<tr><td>40</td><td>simd20.c</td><td>operace součtu vektorů o délce 256 bitů s&nbsp;celočíselnými prvky se znaménkem</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd20.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd20.c</a></td></tr>
<tr><td>41</td><td>simd21.c</td><td>operace součtu vektorů o délce 256 bitů s&nbsp;prvky typu <i>float</i> a <i>double</i></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd21.c">https://github.com/tisnik/presentations/blob/master/SIMD/simd21.c</a></td></tr>
<tr><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td></tr>
<tr><td>42</td><td>test_extensions.c</td><td>test, které instrukční sady mikroprocesor podporuje</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/test_extensions.c">https://github.com/tisnik/presentations/blob/master/SIMD/test_extensions.c</a></td></tr>
<tr><td>43</td><td>test_avx512_extensions.c</td><td>test, které instrukční sady mikroprocesor podporuje, rozšíření o AVX-512</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/test_avx512_extensions.c">https://github.com/tisnik/presentations/blob/master/SIMD/test_avx512_extensions</a></td></tr>
<tr><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td></tr>
<tr><td>44</td><td>intrinsic_f16c_1.c</td><td>převod 128bitového vektoru s&nbsp;prvky typu <i>float</i> na <i>half</i> a zpět</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_f16c_1.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_f16c_1.c</a></td></tr>
<tr><td>45</td><td>intrinsic_f16c_2.c</td><td>převod 128bitového vektoru s&nbsp;prvky typu <i>float</i> na <i>half</i> a zpět, zpracování velkých hodnot</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_f16c_2.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_f16c_2.c</a></td></tr>
<tr><td>46</td><td>intrinsic_f16c_3.c</td><td>převod 128bitového vektoru s&nbsp;prvky typu <i>float</i> na <i>half</i> s&nbsp;volbou režimu zaokrouhlení</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_f16c_3.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_f16c_3.c</a></td></tr>
<tr><td>47</td><td>intrinsic_f16c_4.c</td><td>převod 256bitového vektoru s&nbsp;prvky typu <i>float</i> na <i>half</i> a zpět</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_f16c_4.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_f16c_4.c</a></td></tr>
<tr><td>48</td><td>intrinsic_fma3_1.c</td><td>využití instrukce pro provedení vektorové operace x = a*b+c</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_1.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_1.c</a></td></tr>
<tr><td>49</td><td>intrinsic_fma3_2.c</td><td>dtto, ale pro odlišné hodnoty</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_2.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_2.c</a></td></tr>
<tr><td>50</td><td>intrinsic_fma3_3.c</td><td>dtto, ale vynásobení maximálními možnými FP hodnotami</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_3.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_3.c</a></td></tr>
<tr><td>51</td><td>intrinsic_fma3_4.c</td><td>využití instrukce pro provedení vektorové operace x = -a*b+c</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_4.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_4.c</a></td></tr>
<tr><td>52</td><td>intrinsic_fma3_5.c</td><td>využití instrukce pro provedení vektorové operace x = a*b-c</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_5.c">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_5.c</a></td></tr>
<tr><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td></tr>
<tr><td>53</td><td>decode_half_float.c</td><td>dekódování hodnot s&nbsp;plovoucí řádovou čárkou uložených ve formátu <i>half float</i></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/decode_half_float.c">https://github.com/tisnik/presentations/blob/master/SIMD/decode_half_float.c</a></td></tr>
<tr><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td></tr>
<tr><td>54</td><td>Makefile</td><td>Makefile pro překlad všech výše uvedených demonstračních příkladů</td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/Makefile">https://github.com/tisnik/presentations/blob/master/SIMD/Makefile</a></td></tr>
</table>

<p>Soubory vzniklé překladem z&nbsp;jazyka C do assembleru procesorů x86-64:</p>

<table>
<tr><th> #</th><th>Příklad</th><th>Stručný popis</th><th>Adresa</th></tr>
<tr><td> 1</td><td>simd04_1.lst</td><td>překlad zdrojového kódu <strong>simd04_1.c</strong> s&nbsp;přepínači <strong>-O0 -mno-sse -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd04_1.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd04_1.lst</a></td></tr>
<tr><td> 2</td><td>simd04_2.lst</td><td>překlad zdrojového kódu <strong>simd04_2.c</strong> s&nbsp;přepínači <strong>-O0 -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd04_2.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd04_2.lst</a></td></tr>
<tr><td> 3</td><td>simd04B_1.lst</td><td>překlad zdrojového kódu <strong>simd04B_1.c</strong> s&nbsp;přepínači <strong>-O0 -mno-sse -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd04B_1.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd04B_1.lst</a></td></tr>
<tr><td> 4</td><td>simd04B_2.lst</td><td>překlad zdrojového kódu <strong>simd04B_2.c</strong> s&nbsp;přepínači <strong>-O0 -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd04B_2.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd04B_2.lst</a></td></tr>
<tr><td> 5</td><td>simd07_1.lst</td><td>překlad zdrojového kódu <strong>simd07_1.c</strong> s&nbsp;přepínači <strong>-mno-sse -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd07_1.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd07_1.lst</a></td></tr>
<tr><td> 6</td><td>simd07_2.lst</td><td>překlad zdrojového kódu <strong>simd07_2.c</strong> s&nbsp;přepínači <strong>-g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd07_2.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd07_2.lst</a></td></tr>
<tr><td> 7</td><td>simd08_1.lst</td><td>překlad zdrojového kódu <strong>simd08_1.c</strong> s&nbsp;přepínači <strong>-mno-sse -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd08_1.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd08_1.lst</a></td></tr>
<tr><td> 8</td><td>simd08_2.lst</td><td>překlad zdrojového kódu <strong>simd08_2.c</strong> s&nbsp;přepínači <strong>-g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd08_2.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd08_2.lst</a></td></tr>
<tr><td> 9</td><td>simd12_1.lst</td><td>překlad zdrojového kódu <strong>simd12_1.c</strong> s&nbsp;přepínači <strong>-O0 -mno-sse -g </strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd12_1.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd12_1.lst</a></td></tr>
<tr><td>10</td><td>simd12_2.lst</td><td>překlad zdrojového kódu <strong>simd12_2.c</strong> s&nbsp;přepínači <strong>-O0 -g </strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd12_2.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd12_2.lst</a></td></tr>
<tr><td>11</td><td>simd13_1.lst</td><td>překlad zdrojového kódu <strong>simd13_1.c</strong> s&nbsp;přepínači <strong>-O0 -mno-sse -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd13_1.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd13_1.lst</a></td></tr>
<tr><td>12</td><td>simd13_2.lst</td><td>překlad zdrojového kódu <strong>simd13_2.c</strong> s&nbsp;přepínači <strong>-O0 -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd13_2.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd13_2.lst</a></td></tr>
<tr><td>13</td><td>simd13_3.lst</td><td>překlad zdrojového kódu <strong>simd13_3.c</strong> s&nbsp;přepínači <strong>-O3 -mno-sse -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd13_3.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd13_3.lst</a></td></tr>
<tr><td>14</td><td>simd13_4.lst</td><td>překlad zdrojového kódu <strong>simd13_4.c</strong> s&nbsp;přepínači <strong>-O3 -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd13_4.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd13_4.lst</a></td></tr>
<tr><td>15</td><td>simd14_1.lst</td><td>překlad zdrojového kódu <strong>simd14_1.c</strong> s&nbsp;přepínači <strong>-O0 -mno-sse -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd14_1.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd14_1.lst</a></td></tr>
<tr><td>16</td><td>simd14_2.lst</td><td>překlad zdrojového kódu <strong>simd14_2.c</strong> s&nbsp;přepínači <strong>-O0 -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd14_2.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd14_2.lst</a></td></tr>
<tr><td>17</td><td>simd14_3.lst</td><td>překlad zdrojového kódu <strong>simd14_3.c</strong> s&nbsp;přepínači <strong>-O3 -mno-sse -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd14_3.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd14_3.lst</a></td></tr>
<tr><td>18</td><td>simd14_4.lst</td><td>překlad zdrojového kódu <strong>simd14_4.c</strong> s&nbsp;přepínači <strong>-O3 -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd14_4.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd14_4.lst</a></td></tr>
<tr><td>19</td><td>simd15_1.lst</td><td>překlad zdrojového kódu <strong>simd15_1.c</strong> s&nbsp;přepínači <strong>-O0 -mno-sse -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd15_1.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd15_1.lst</a></td></tr>
<tr><td>20</td><td>simd15_2.lst</td><td>překlad zdrojového kódu <strong>simd15_2.c</strong> s&nbsp;přepínači <strong>-O0 -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd15_2.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd15_2.lst</a></td></tr>
<tr><td>21</td><td>simd15_3.lst</td><td>překlad zdrojového kódu <strong>simd15_3.c</strong> s&nbsp;přepínači <strong>-O3 -mno-sse -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd15_3.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd15_3.lst</a></td></tr>
<tr><td>22</td><td>simd15_4.lst</td><td>překlad zdrojového kódu <strong>simd15_4.c</strong> s&nbsp;přepínači <strong>-O3 -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd15_4.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd15_4.lst</a></td></tr>
<tr><td>23</td><td>simd16_1.lst</td><td>překlad zdrojového kódu <strong>simd16_1.c</strong> s&nbsp;přepínači <strong>-O0 -mno-sse -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd16_1.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd16_1.lst</a></td></tr>
<tr><td>24</td><td>simd16_2.lst</td><td>překlad zdrojového kódu <strong>simd16_2.c</strong> s&nbsp;přepínači <strong>-O0 -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd16_2.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd16_2.lst</a></td></tr>
<tr><td>25</td><td>simd16_3.lst</td><td>překlad zdrojového kódu <strong>simd16_3.c</strong> s&nbsp;přepínači <strong>-O3 -mno-sse -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd16_3.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd16_3.lst</a></td></tr>
<tr><td>26</td><td>simd16_4.lst</td><td>překlad zdrojového kódu <strong>simd16_4.c</strong> s&nbsp;přepínači <strong>-O3 -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd16_4.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd16_4.lst</a></td></tr>
<tr><td>27</td><td>simd17_1.lst</td><td>překlad zdrojového kódu <strong>simd17_1.c</strong> s&nbsp;přepínači <strong>-O0 -mno-sse -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd17_1.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd17_1.lst</a></td></tr>
<tr><td>28</td><td>simd17_2.lst</td><td>překlad zdrojového kódu <strong>simd17_2.c</strong> s&nbsp;přepínači <strong>-O0 -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd17_2.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd17_2.lst</a></td></tr>
<tr><td>29</td><td>simd17_3.lst</td><td>překlad zdrojového kódu <strong>simd17_3.c</strong> s&nbsp;přepínači <strong>-O3 -mno-sse -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd17_3.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd17_3.lst</a></td></tr>
<tr><td>30</td><td>simd17_4.lst</td><td>překlad zdrojového kódu <strong>simd17_4.c</strong> s&nbsp;přepínači <strong>-O3 -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd17_4.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd17_4.lst</a></td></tr>
<tr><td>31</td><td>simd18_1.lst</td><td>překlad zdrojového kódu <strong>simd18_1.c</strong> s&nbsp;přepínači <strong>-O0 -mno-sse -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd18_1.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd18_1.lst</a></td></tr>
<tr><td>32</td><td>simd18_2.lst</td><td>překlad zdrojového kódu <strong>simd18_2.c</strong> s&nbsp;přepínači <strong>-O0 -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd18_2.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd18_2.lst</a></td></tr>
<tr><td>33</td><td>simd18_3.lst</td><td>překlad zdrojového kódu <strong>simd18_3.c</strong> s&nbsp;přepínači <strong>-O3 -mno-sse -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd18_3.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd18_3.lst</a></td></tr>
<tr><td>34</td><td>simd18_4.lst</td><td>překlad zdrojového kódu <strong>simd18_4.c</strong> s&nbsp;přepínači <strong>-O3 -g</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd18_4.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd18_4.lst</a></td></tr>
<tr><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td></tr>
<tr><td>35</td><td>intrinsic_mmx_1.lst</td><td>překlad zdrojového kódu <strong>intrinsic_mmx_1.c</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_mmx_1.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_mmx_1.lst</a></td></tr>
<tr><td>36</td><td>intrinsic_mmx_2.lst</td><td>překlad zdrojového kódu <strong>intrinsic_mmx_2.c</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_mmx_2.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_mmx_2.lst</a></td></tr>
<tr><td>37</td><td>intrinsic_mmx_3.lst</td><td>překlad zdrojového kódu <strong>intrinsic_mmx_3.c</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_mmx_3.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_mmx_3.lst</a></td></tr>
<tr><td>39</td><td>intrinsic_mmx_5.lst</td><td>překlad zdrojového kódu <strong>intrinsic_mmx_5.c</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_mmx_5.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_mmx_5.lst</a></td></tr>
<tr><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td></tr>
<tr><td>40</td><td>intrinsic_sse_1.lst</td><td>překlad zdrojového kódu <strong>intrinsic_sse_1.c</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_1.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_1.lst</a></td></tr>
<tr><td>41</td><td>intrinsic_sse_2.lst</td><td>překlad zdrojového kódu <strong>intrinsic_sse_2.c</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_2.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_2.lst</a></td></tr>
<tr><td>42</td><td>intrinsic_sse_3.lst</td><td>překlad zdrojového kódu <strong>intrinsic_sse_3.c</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_3.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_3.lst</a></td></tr>
<tr><td>43</td><td>intrinsic_sse_4.lst</td><td>překlad zdrojového kódu <strong>intrinsic_sse_4.c</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_4.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_4.lst</a></td></tr>
<tr><td>44</td><td>intrinsic_sse_5.lst</td><td>překlad zdrojového kódu <strong>intrinsic_sse_5.c</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_5.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_5.lst</a></td></tr>
<tr><td>45</td><td>intrinsic_sse_6.lst</td><td>překlad zdrojového kódu <strong>intrinsic_sse_6.c</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_6.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_6.lst</a></td></tr>
<tr><td>46</td><td>intrinsic_sse_7.lst</td><td>překlad zdrojového kódu <strong>intrinsic_sse_7.c</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_7.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_7.lst</a></td></tr>
<tr><td>47</td><td>intrinsic_sse_8.lst</td><td>překlad zdrojového kódu <strong>intrinsic_sse_8.c</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_8.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_8.lst</a></td></tr>
<tr><td>48</td><td>intrinsic_sse_9.lst</td><td>překlad zdrojového kódu <strong>intrinsic_sse_9.c</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_9.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_9.lst</a></td></tr>
<tr><td>49</td><td>intrinsic_sse_A.lst</td><td>překlad zdrojového kódu <strong>intrinsic_sse_A.c</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_A.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_A.lst</a></td></tr>
<tr><td>50</td><td>intrinsic_sse_B.lst</td><td>překlad zdrojového kódu <strong>intrinsic_sse_B.c</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_B.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_sse_B.lst</a></td></tr>
<tr><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td></tr>
<tr><td>51</td><td>simd19_sse.lst</td><td>překlad zdrojového kódu <strong>simd19.c</strong> s&nbsp;přepínačem <strong>-msse -mno-avx</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd19_sse.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd19_sse.lst</a></td></tr>
<tr><td>52</td><td>simd19_avx.lst</td><td>překlad zdrojového kódu <strong>simd19.c</strong> s&nbsp;přepínačem <strong>-mavx</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd19_avx.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd19_avx.lst</a></td></tr>
<tr><td>53</td><td>simd19_avx2.lst</td><td>překlad zdrojového kódu <strong>simd19.c</strong> s&nbsp;přepínačem <strong>-mavx2</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd19_avx2.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd19_avx2.lst</a></td></tr>
<tr><td>54</td><td>simd20_sse.lst</td><td>překlad zdrojového kódu <strong>simd20.c</strong> s&nbsp;přepínačem <strong>-msse -mno-avx</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd20_sse.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd20_sse.lst</a></td></tr>
<tr><td>55</td><td>simd20_avx.lst</td><td>překlad zdrojového kódu <strong>simd20.c</strong> s&nbsp;přepínačem <strong>-mavx</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd20_avx.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd20_avx.lst</a></td></tr>
<tr><td>56</td><td>simd20_avx2.lst</td><td>překlad zdrojového kódu <strong>simd20.c</strong> s&nbsp;přepínačem <strong>-mavx2</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd20_avx2.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd20_avx2.lst</a></td></tr>
<tr><td>57</td><td>simd21_sse.lst</td><td>překlad zdrojového kódu <strong>simd21.c</strong> s&nbsp;přepínačem <strong>-msse -mno-avx</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd21_sse.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd21_sse.lst</a></td></tr>
<tr><td>58</td><td>simd21_avx.lst</td><td>překlad zdrojového kódu <strong>simd21.c</strong> s&nbsp;přepínačem <strong>-mavx</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd21_avx.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd21_avx.lst</a></td></tr>
<tr><td>59</td><td>simd21_avx2.lst</td><td>překlad zdrojového kódu <strong>simd21.c</strong> s&nbsp;přepínačem <strong>-mavx3</strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/simd20_avx2.lst">https://github.com/tisnik/presentations/blob/master/SIMD/simd21_avx2.lst</a></td></tr>
<tr><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td><td>&nbsp;</td></tr>
<tr><td>60</td><td>intrinsic_f16c_1.lst</td><td>překlad zdrojového kódu <strong>intrinsic_f16c_1.c</strong> s&nbsp;přepínačem <strong></strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_f16c_1.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_f16c_1.lst</a></td></tr>
<tr><td>61</td><td>intrinsic_f16c_2.lst</td><td>překlad zdrojového kódu <strong>intrinsic_f16c_2.c</strong> s&nbsp;přepínačem <strong></strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_f16c_2.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_f16c_2.lst</a></td></tr>
<tr><td>62</td><td>intrinsic_f16c_3.lst</td><td>překlad zdrojového kódu <strong>intrinsic_f16c_3.c</strong> s&nbsp;přepínačem <strong></strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_f16c_3.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_f16c_3.lst</a></td></tr>
<tr><td>63</td><td>intrinsic_f16c_4.lst</td><td>překlad zdrojového kódu <strong>intrinsic_f16c_4.c</strong> s&nbsp;přepínačem <strong></strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_f16c_4.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_f16c_4.lst</a></td></tr>
<tr><td>64</td><td>intrinsic_fma3_1.lst</td><td>překlad zdrojového kódu <strong>intrinsic_fma3_1.c</strong> s&nbsp;přepínačem <strong></strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_1.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_1.lst</a></td></tr>
<tr><td>65</td><td>intrinsic_fma3_2.lst</td><td>překlad zdrojového kódu <strong>intrinsic_fma3_2.c</strong> s&nbsp;přepínačem <strong></strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_2.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_2.lst</a></td></tr>
<tr><td>66</td><td>intrinsic_fma3_3.lst</td><td>překlad zdrojového kódu <strong>intrinsic_fma3_3.c</strong> s&nbsp;přepínačem <strong></strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_3.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_3.lst</a></td></tr>
<tr><td>67</td><td>intrinsic_fma3_4.lst</td><td>překlad zdrojového kódu <strong>intrinsic_fma3_4.c</strong> s&nbsp;přepínačem <strong></strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_4.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_4.lst</a></td></tr>
<tr><td>68</td><td>intrinsic_fma3_5.lst</td><td>překlad zdrojového kódu <strong>intrinsic_fma3_5.c</strong> s&nbsp;přepínačem <strong></strong></td><td><a href="https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_5.lst">https://github.com/tisnik/presentations/blob/master/SIMD/intrinsic_fma3_5.lst</a></td></tr>
</table>



<p><a name="k19"></a></p>
<h2 id="k19">19. Seznam všech předchozích částí tohoto seriálu</h2>

<ol>

Užitečné rozšíření GCC: podpora SIMD (vektorových) instrukcí
https://www.root.cz/clanky/uzitecne-rozsireni-gcc-podpora-simd-vektorovych-instrukci/

Užitečné rozšíření GCC – podpora SIMD (vektorových) instrukcí: nedostatky technologie
https://www.root.cz/clanky/uzitecne-rozsireni-gcc-podpora-simd-vektorovych-instrukci-nedostatky-technologie/

Podpora SIMD (vektorových) instrukcí na RISCových procesorech
https://www.root.cz/clanky/podpora-simd-vektorovych-instrukci-na-riscovych-procesorech/

Podpora SIMD operací v GCC s využitím intrinsic pro nízkoúrovňové optimalizace
https://www.root.cz/clanky/podpora-simd-operaci-v-gcc-s-vyuzitim-intrinsic-pro-nizkourovnove-optimalizace/

Podpora SIMD operací v GCC s využitím intrinsic: technologie SSE
https://www.root.cz/clanky/podpora-simd-operaci-v-gcc-s-vyuzitim-intrinsic-technologie-sse/

Rozšíření instrukční sady „Advanced Vector Extensions“ na platformě x86–64
https://www.root.cz/clanky/rozsireni-instrukcni-sady-advanced-vector-extensions-na-platforme-x86-64/

Rozšíření instrukční sady F16C, FMA a AVX-512 na platformě x86–64
https://www.root.cz/clanky/rozsireni-instrukcni-sady-f16c-fma-a-avx-512-na-platforme-x86-64/

</ol>



<p><a name="k20"></a></p>
<h2 id="k20">20. Odkazy na Internetu</h2>

<ol>

<li>GCC documentation: Extensions to the C Language Family<br />
<a href="https://gcc.gnu.org/onlinedocs/gcc/C-Extensions.html#C-Extensions">https://gcc.gnu.org/onlinedocs/gcc/C-Extensions.html#C-Extensions</a>
</li>

<li>GCC documentation: Using Vector Instructions through Built-in Functions<br />
<a href="https://gcc.gnu.org/onlinedocs/gcc/Vector-Extensions.html">https://gcc.gnu.org/onlinedocs/gcc/Vector-Extensions.html</a>
</li>

<li>SSE (Streaming SIMD Extentions)<br />
<a href="http://www.songho.ca/misc/sse/sse.html">http://www.songho.ca/misc/sse/sse.html</a>
</li>

<li>Timothy A. Chagnon: SSE and SSE2<br />
<a href="http://www.cs.drexel.edu/~tc365/mpi-wht/sse.pdf">http://www.cs.drexel.edu/~tc365/mpi-wht/sse.pdf</a>
</li>

<li>Intel corporation: Extending the Worldr's Most Popular Processor Architecture<br />
<a href="http://download.intel.com/technology/architecture/new-instructions-paper.pdf">http://download.intel.com/technology/architecture/new-instructions-paper.pdf</a>
</li>

<li>SIMD architectures:<br />
<a href="http://arstechnica.com/old/content/2000/03/simd.ars/">http://arstechnica.com/old/content/2000/03/simd.ars/</a>
</li>

<li>Tour of the Black Holes of Computing!: Floating Point<br />
<a href="http://www.cs.hmc.edu/~geoff/classes/hmc.cs105.../slides/class02_floats.ppt">http://www.cs.hmc.edu/~geoff/classes/hmc.cs105.../slides/class02_floats.ppt</a>
</li>

<li>3Dnow! Technology Manual<br />
AMD Inc., 2000</li>

<li>Intel MMX<sup>TM</sup> Technology Overview<br />
Intel corporation, 1996</li>

<li>MultiMedia eXtensions<br />
<a href="http://softpixel.com/~cwright/programming/simd/mmx.php">http://softpixel.com/~cwright/programming/simd/mmx.php</a>i
</li>

<li>AMD K5 ("K5" / "5k86")<br />
<a href="http://www.pcguide.com/ref/cpu/fam/g5K5-c.html">http://www.pcguide.com/ref/cpu/fam/g5K5-c.html</a>
</li>

<li>Sixth Generation Processors<br />
<a href="http://www.pcguide.com/ref/cpu/fam/g6.htm">http://www.pcguide.com/ref/cpu/fam/g6.htm</a>
</li>

<li>Great Microprocessors of the Past and Present<br />
<a href="http://www.cpushack.com/CPU/cpu1.html">http://www.cpushack.com/CPU/cpu1.html</a>
</li>

<li>Very long instruction word (Wikipedia)<br />
<a href="http://en.wikipedia.org/wiki/Very_long_instruction_word">http://en.wikipedia.org/wiki/Very_long_instruction_word</a>
</li>

<li>CPU design (Wikipedia)<br />
<a href="http://en.wikipedia.org/wiki/CPU_design">http://en.wikipedia.org/wiki/CPU_design</a>
</li>

<li>Bulldozer (microarchitecture)<br />
<a href="https://en.wikipedia.org/wiki/Bulldozer_(microarchitecture)">https://en.wikipedia.org/wiki/Bulldozer_(microarchitecture)</a>
</li>

<li>SIMD Instructions Considered Harmful<br />
<a href="https://www.sigarch.org/simd-instructions-considered-harmful/">https://www.sigarch.org/simd-instructions-considered-harmful/</a>
</li>

<li>GCC Compiler Intrinsics<br />
<a href="https://iq.opengenus.org/gcc-compiler-intrinsics/">https://iq.opengenus.org/gcc-compiler-intrinsics/</a>
</li>

<li>Scalable_Vector_Extension_(SVE)<br />
<a href="https://en.wikipedia.org/wiki/AArch64#Scalable_Vector_Extension_(SVE)">https://en.wikipedia.org/wiki/AArch64#Scalable_Vector_Extension_(SVE)</a>
</li>

<li>FADD/FADDP/FIADD — Add<br />
<a href="https://www.felixcloutier.com/x86/fadd:faddp:fiadd">https://www.felixcloutier.com/x86/fadd:faddp:fiadd</a>
</li>

<li>ADDPS — Add Packed Single-Precision Floating-Point Values<br />
<a href="https://www.felixcloutier.com/x86/addps">https://www.felixcloutier.com/x86/addps</a>
</li>

<li>ADDPD — Add Packed Double-Precision Floating-Point Values<br />
<a href="https://www.felixcloutier.com/x86/addpd">https://www.felixcloutier.com/x86/addpd</a>
</li>

<li>FDIV/FDIVP/FIDIV — Divide<br />
<a href="https://www.felixcloutier.com/x86/fdiv:fdivp:fidiv">https://www.felixcloutier.com/x86/fdiv:fdivp:fidiv</a>
</li>

<li>IDIV — Signed Divide<br />
<a href="https://www.felixcloutier.com/x86/idiv">https://www.felixcloutier.com/x86/idiv</a>
</li>

<li>PADDB/PADDW/PADDD/PADDQ — Add Packed Integers<br />
<a href="https://www.felixcloutier.com/x86/paddb:paddw:paddd:paddq">https://www.felixcloutier.com/x86/paddb:paddw:paddd:paddq</a>
</li>

<li>PSUBB/PSUBW/PSUBD — Subtract Packed Integers<br />
<a href="https://www.felixcloutier.com/x86/psubb:psubw:psubd">https://www.felixcloutier.com/x86/psubb:psubw:psubd</a>
</li>

<li>PMULLW — Multiply Packed Signed Integers and Store Low Result<br />
<a href="https://www.felixcloutier.com/x86/pmullw">https://www.felixcloutier.com/x86/pmullw</a>
</li>

<li>PUNPCKLBW/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ — Unpack Low Data<br />
<a href="https://www.felixcloutier.com/x86/punpcklbw:punpcklwd:punpckldq:punpcklqdq">https://www.felixcloutier.com/x86/punpcklbw:punpcklwd:punpckldq:punpcklqdq</a>
</li>

<li>PUNPCKHBW/PUNPCKHWD/PUNPCKHDQ/PUNPCKHQDQ — Unpack High Data<br />
<a href="https://www.felixcloutier.com/x86/punpckhbw:punpckhwd:punpckhdq:punpckhqdq">https://www.felixcloutier.com/x86/punpckhbw:punpckhwd:punpckhdq:punpckhqdq</a>
</li>

<li>PACKUSWB — Pack with Unsigned Saturation<br />
<a href="https://www.felixcloutier.com/x86/packuswb">https://www.felixcloutier.com/x86/packuswb</a>
</li>

<li>ADDPS — Add Packed Single-Precision Floating-Point Values<br />
<a href="https://www.felixcloutier.com/x86/addps">https://www.felixcloutier.com/x86/addps</a>
</li>

<li>SUBPS — Subtract Packed Single-Precision Floating-Point Values<br />
<a href="https://www.felixcloutier.com/x86/subps">https://www.felixcloutier.com/x86/subps</a>
</li>

<li>MULPS — Multiply Packed Single-Precision Floating-Point Values<br />
<a href="https://www.felixcloutier.com/x86/mulps">https://www.felixcloutier.com/x86/mulps</a>
</li>

<li>DIVPS — Divide Packed Single-Precision Floating-Point Values<br />
<a href="https://www.felixcloutier.com/x86/divps">https://www.felixcloutier.com/x86/divps</a>
</li>

<li>CBW/CWDE/CDQE — Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword<br />
<a href="https://www.felixcloutier.com/x86/cbw:cwde:cdqe">https://www.felixcloutier.com/x86/cbw:cwde:cdqe</a>
</li>

<li>PAND — Logical AND<br />
<a href="https://www.felixcloutier.com/x86/pand">https://www.felixcloutier.com/x86/pand</a>
</li>

<li>POR — Bitwise Logical OR<br />
<a href="https://www.felixcloutier.com/x86/por">https://www.felixcloutier.com/x86/por</a>
</li>

<li>PXOR — Logical Exclusive OR<br />
<a href="https://www.felixcloutier.com/x86/pxor">https://www.felixcloutier.com/x86/pxor</a>
</li>

<li>Improve the Multimedia User Experience<br />
<a href="https://www.arm.com/technologies/neon">https://www.arm.com/technologies/neon</a>
</li>

<li>NEON Technology (stránky ARM)<br />
<a href="https://developer.arm.com/technologies/neon">https://developer.arm.com/technologies/neon</a>
</li>

<li>SIMD Assembly Tutorial: ARM NEON - Xiph.org<br />
<a href="https://people.xiph.org/~tterribe/daala/neon_tutorial.pdf">https://people.xiph.org/~tterribe/daala/neon_tutorial.pdf</a>
</li>

<li>Ne10<br />
<a href="http://projectne10.github.io/Ne10/">http://projectne10.github.io/Ne10/</a>
</li>

<li>NEON and Floating-Point architecture<br />
<a href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.den0024a/BABIGHEB.html">http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.den0024a/BABIGHEB.html</a>
</li>

<li>An Introduction to ARM NEON<br />
<a href="http://peterdn.com/post/an-introduction-to-ARM-NEON.aspx">http://peterdn.com/post/an-introduction-to-ARM-NEON.aspx</a>
</li>

<li>ARM NEON Intrinsics Reference<br />
<a href="http://infocenter.arm.com/help/topic/com.arm.doc.ihi0073a/IHI0073A_arm_neon_intrinsics_ref.pdf">http://infocenter.arm.com/help/topic/com.arm.doc.ihi0073a/IHI0073A_arm_neon_intrinsics_ref.pdf</a>
</li>

<li>Arm Neon Intrinsics vs hand assembly<br />
<a href="https://stackoverflow.com/questions/9828567/arm-neon-intrinsics-vs-hand-assembly">https://stackoverflow.com/questions/9828567/arm-neon-intrinsics-vs-hand-assembly</a>
</li>

<li>ARM NEON Optimization. An Example<br />
<a href="http://hilbert-space.de/?p=22">http://hilbert-space.de/?p=22</a>
</li>

<li>AArch64 NEON instruction format<br />
<a href="https://developer.arm.com/docs/den0024/latest/7-aarch64-floating-point-and-neon/73-aarch64-neon-instruction-format">https://developer.arm.com/docs/den0024/latest/7-aarch64-floating-point-and-neon/73-aarch64-neon-instruction-format</a>
</li>

<li>ARM SIMD instructions<br />
<a href="https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-SIMD-/ARM-SIMD-instructions">https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-SIMD-/ARM-SIMD-instructions</a>
</li>

<li>Learn the architecture - Migrate Neon to SVE Version 1.0<br />
<a href="https://developer.arm.com/documentation/102131/0100/?lang=en">https://developer.arm.com/documentation/102131/0100/?lang=en</a>
</li>

<li>1.2.2. Comparison between NEON technology and other SIMD solutions<br />
<a href="https://developer.arm.com/documentation/den0018/a/Introduction/Comparison-between-ARM-NEON-technology-and-other-implementations/Comparison-between-NEON-technology-and-other-SIMD-solutions?lang=en">https://developer.arm.com/documentation/den0018/a/Introduction/Comparison-between-ARM-NEON-technology-and-other-implementations/Comparison-between-NEON-technology-and-other-SIMD-solutions?lang=en</a>
</li>

<li>NEON Programmer’s Guide<br />
<a href="https://documentation-service.arm.com/static/63299276e68c6809a6b41308">https://documentation-service.arm.com/static/63299276e68c6809a6b41308</a>
</li>

<li>Brain Floating Point – nový formát uložení čísel pro strojové učení a chytrá čidla<br />
<a href="https://www.root.cz/clanky/brain-floating-point-ndash-novy-format-ulozeni-cisel-pro-strojove-uceni-a-chytra-cidla/">https://www.root.cz/clanky/brain-floating-point-ndash-novy-format-ulozeni-cisel-pro-strojove-uceni-a-chytra-cidla/</a>
</li>

<li>Other Built-in Functions Provided by GCC<br />
<a href="https://gcc.gnu.org/onlinedocs/gcc/Other-Builtins.html">https://gcc.gnu.org/onlinedocs/gcc/Other-Builtins.html</a>
</li>

<li>GCC: 6.60 Built-in Functions Specific to Particular Target Machines<br />
<a href="https://gcc.gnu.org/onlinedocs/gcc/Target-Builtins.html#Target-Builtins">https://gcc.gnu.org/onlinedocs/gcc/Target-Builtins.html#Target-Builtins</a>
</li>

<li>Advanced Vector Extensions<br />
<a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions">https://en.wikipedia.org/wiki/Advanced_Vector_Extensions</a>
</li>

<li>AVX-512<br />
<a href="https://en.wikipedia.org/wiki/AVX-512">https://en.wikipedia.org/wiki/AVX-512</a>
</li>

<li>AVX-512<br />
<a href="https://iq.opengenus.org/avx512/">https://iq.opengenus.org/avx512/</a>
</li>

<li>Downclocking pro AVX-512<br />
<a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions#Downclocking">https://en.wikipedia.org/wiki/Advanced_Vector_Extensions#Downclocking</a>
</li>

<li>BLENDPS — Blend Packed Single Precision Floating-Point Values<br />
<a href="https://www.felixcloutier.com/x86/blendps">https://www.felixcloutier.com/x86/blendps</a>
</li>

<li>BLENDPD — Blend Packed Double Precision Floating-Point Values<br />
<a href="https://www.felixcloutier.com/x86/blendpd">https://www.felixcloutier.com/x86/blendpd</a>
</li>

<li>Why Intel is betting on BFLOAT16 to be a game changer for deep learning training? Hint: Range trumps Precision<br />
<a href="https://hub.packtpub.com/why-intel-is-betting-on-bfloat16-to-be-a-game-changer-for-deep-learning-training-hint-range-trumps-precision/">https://hub.packtpub.com/why-intel-is-betting-on-bfloat16-to-be-a-game-changer-for-deep-learning-training-hint-range-trumps-precision/</a>
</li>

<li>half-rs (pro Rust)<br />
<a href="https://github.com/starkat99/half-rs">https://github.com/starkat99/half-rs</a>
</li>

<li>float16 (pro Go)<br />
<a href="https://github.com/x448/float16">https://github.com/x448/float16</a>
</li>

<li>bfloat16 - Hardware Numerics Definition<br />
<a href="https://software.intel.com/en-us/download/bfloat16-hardware-numerics-definition">https://software.intel.com/en-us/download/bfloat16-hardware-numerics-definition</a>
</li>

<li>Intel Prepares To Graft Google’s Bfloat16 Onto Processors<br />
<a href="https://www.nextplatform.com/2019/07/15/intel-prepares-to-graft-googles-bfloat16-onto-processors/">https://www.nextplatform.com/2019/07/15/intel-prepares-to-graft-googles-bfloat16-onto-processors/</a>
</li>

<li>A Study of BFLOAT16 for Deep Learning Training<br />
<a href="https://arxiv.org/pdf/1905.12322.pdf">https://arxiv.org/pdf/1905.12322.pdf</a>
</li>

<li>BFloat16s.jl<br />
<a href="https://github.com/JuliaComputing/BFloat16s.jl">https://github.com/JuliaComputing/BFloat16s.jl</a>
</li>

<li>Half Precision Arithmetic: fp16 Versus bfloat16<br />
<a href="https://nhigham.com/2018/12/03/half-precision-arithmetic-fp16-versus-bfloat16/">https://nhigham.com/2018/12/03/half-precision-arithmetic-fp16-versus-bfloat16/</a>
</li>

<li>bfloat16 floating-point format (Wikipedia)<br />
<a href="https://en.wikipedia.org/wiki/Bfloat16_floating-point_format">https://en.wikipedia.org/wiki/Bfloat16_floating-point_format</a>
</li>

<li>Unum (number format)<br />
<a href="https://en.wikipedia.org/wiki/Unum_(number_format)#Posit">https://en.wikipedia.org/wiki/Unum_(number_format)#Posit</a>
</li>

<li>Performance Benefits of Half Precision Floats<br />
<a href="https://software.intel.com/en-us/articles/performance-benefits-of-half-precision-floats">https://software.intel.com/en-us/articles/performance-benefits-of-half-precision-floats</a>
</li>

<li>Norma IEEE 754 a příbuzní: formáty plovoucí řádové tečky<br />
<a href="https://www.root.cz/clanky/norma-ieee-754-a-pribuzni-formaty-plovouci-radove-tecky/">https://www.root.cz/clanky/norma-ieee-754-a-pribuzni-formaty-plovouci-radove-tecky/</a>
</li>

<li>IEEE-754 Floating-Point Conversion<br />
<a href="http://babbage.cs.qc.cuny.edu/IEEE-754.old/32bit.html">http://babbage.cs.qc.cuny.edu/IEEE-754.old/32bit.html</a>
</li>

<li>Small Float Formats<br />
<a href="https://www.khronos.org/opengl/wiki/Small_Float_Formats">https://www.khronos.org/opengl/wiki/Small_Float_Formats</a>
</li>

<li>Binary-coded decimal<br />
<a href="https://en.wikipedia.org/wiki/Binary-coded_decimal">https://en.wikipedia.org/wiki/Binary-coded_decimal</a>
</li>

<li>Floating-Point Formats<br />
<a href="http://www.quadibloc.com/comp/cp0201.htm">http://www.quadibloc.com/comp/cp0201.htm</a>
</li>

<li>Data types (SciPy)<br />
<a href="https://docs.scipy.org/doc/numpy-1.13.0/user/basics.types.html">https://docs.scipy.org/doc/numpy-1.13.0/user/basics.types.html</a>
</li>

<li>New 16-bit floating point type &ndash; NumPy 1.6.0 Release Notes<br />
<a href="https://github.com/numpy/numpy/blob/7cfec2403486456b52b525eccf7541e1562d9ab3/doc/release/1.6.0-notes.rst#new-16-bit-floating-point-type">https://github.com/numpy/numpy/blob/7cfec2403486456b52b525eccf7541e1562d9ab3/doc/release/1.6.0-notes.rst#new-16-bit-floating-point-type</a>
</li>

<li>RFC pro Rust<br />
<a href="https://github.com/joshtriplett/rfcs/blob/f16b/text/0000-f16b.md">https://github.com/joshtriplett/rfcs/blob/f16b/text/0000-f16b.md</a>
</li>

<li>IEEE-754 Floating Point Converter<br />
<a href="https://www.h-schmidt.net/FloatConverter/IEEE754.html">https://www.h-schmidt.net/FloatConverter/IEEE754.html</a>
</li>

<li>Mediump float calculator<br />
<a href="https://oletus.github.io/float16-simulator.js/">https://oletus.github.io/float16-simulator.js/</a>
</li>

<li>IEEE 754 Calculator<br />
<a href="http://weitz.de/ieee/">http://weitz.de/ieee/</a>
</li>

<li>BFloat16 (Swift for TensorFlow)<br />
<a href="https://www.tensorflow.org/swift/api_docs/Structs/BFloat16">https://www.tensorflow.org/swift/api_docs/Structs/BFloat16</a>
</li>

<li>Using bfloat16 with TensorFlow models<br />
<a href="https://cloud.google.com/tpu/docs/bfloat16">https://cloud.google.com/tpu/docs/bfloat16</a>
</li>

<li>What is tf.bfloat16 “truncated 16-bit floating point”?<br />
<a href="https://stackoverflow.com/questions/44873802/what-is-tf-bfloat16-truncated-16-bit-floating-point">https://stackoverflow.com/questions/44873802/what-is-tf-bfloat16-truncated-16-bit-floating-point</a>
</li>

<li>BFloat16 processing for Neural Networks on Armv8-A<br />
<a href="https://community.arm.com/developer/ip-products/processors/b/ml-ip-blog/posts/bfloat16-processing-for-neural-networks-on-armv8_2d00_a">https://community.arm.com/developer/ip-products/processors/b/ml-ip-blog/posts/bfloat16-processing-for-neural-networks-on-armv8_2d00_a</a>
</li>

<li>Mixed precision training<br />
<a href="https://arxiv.org/pdf/1710.03740.pdf">https://arxiv.org/pdf/1710.03740.pdf</a>
</li>

<li>[R] Mixed Precision Training<br />
<a href="https://www.reddit.com/r/MachineLearning/comments/75phd2/r_mixed_precision_training/">https://www.reddit.com/r/MachineLearning/comments/75phd2/r_mixed_precision_training/</a>
</li>

<li>Floating Point Numbers<br />
<a href="https://floating-point-gui.de/formats/fp/">https://floating-point-gui.de/formats/fp/</a>
</li>

<li>Float exposed<br />
<a href="https://float.exposed/0x40490000">https://float.exposed/0x40490000</a>
</li>

<li>Float Toy<br />
<a href="http://evanw.github.io/float-toy/">http://evanw.github.io/float-toy/</a>
</li>

<li>IEEE-754 visualization<br />
<a href="https://bartaz.github.io/ieee754-visualization/">https://bartaz.github.io/ieee754-visualization/</a>
</li>

<li>Advantages Of BFloat16 For AI Inference<br />
<a href="https://semiengineering.com/advantages-of-bfloat16-for-ai-inference/">https://semiengineering.com/advantages-of-bfloat16-for-ai-inference/</a>
</li>

<li>ARMv8-A bude podporovat nový formát čísel BFloat16<br />
<a href="https://www.root.cz/zpravicky/armv8-a-bude-podporovat-novy-format-cisle-bfloat16/">https://www.root.cz/zpravicky/armv8-a-bude-podporovat-novy-format-cisle-bfloat16/</a>
</li>

<li>Intel oznámil nový formát BFloat16 pro budoucí procesory<br />
<a href="https://www.root.cz/zpravicky/intel-oznamil-novy-format-bfloat16-pro-budouci-procesory/">https://www.root.cz/zpravicky/intel-oznamil-novy-format-bfloat16-pro-budouci-procesory/</a>
</li>

<li>Nový formát čísel Intelu BFloat16 bude v GCC 10 a Clang 9 <br />
<a href="https://www.root.cz/zpravicky/novy-format-cisel-intelu-bfloat16-bude-v-gcc-10-a-clang-9/">https://www.root.cz/zpravicky/novy-format-cisel-intelu-bfloat16-bude-v-gcc-10-a-clang-9/</a>
</li>

<li>Mixed precision<br />
<a href="https://www.tensorflow.org/guide/keras/mixed_precision">https://www.tensorflow.org/guide/keras/mixed_precision</a>
</li>

<li>Training Performance: A user’s guide to converge faster (TensorFlow Dev Summit 2018)<br />
<a href="https://www.youtube.com/watch?v=SxOsJPaxHME">https://www.youtube.com/watch?v=SxOsJPaxHME</a>
</li>

<li>Programování GPU na Raspberry Pi: použití Quad Processor Unit(s) <br />
<a href="https://www.root.cz/clanky/programovani-gpu-na-raspberry-pi-pouziti-quad-processor-unit-s/">https://www.root.cz/clanky/programovani-gpu-na-raspberry-pi-pouziti-quad-processor-unit-s/</a>
</li>

<li>“Half Precision” 16-bit Floating Point Arithmetic<br />
<a href="https://blogs.mathworks.com/cleve/2017/05/08/half-precision-16-bit-floating-point-arithmetic/">https://blogs.mathworks.com/cleve/2017/05/08/half-precision-16-bit-floating-point-arithmetic/</a>
</li>

<li>Half Precision Arithmetic in Numerical Linear Algebra<br />
<a href="https://nla-group.org/2018/10/03/half-precision-arithmetic-in-numerical-linear-algebra/">https://nla-group.org/2018/10/03/half-precision-arithmetic-in-numerical-linear-algebra/</a>
</li>

<li>Enable BF16 support<br />
<a href="https://gcc.gnu.org/ml/gcc-patches/2019-04/msg00477.html">https://gcc.gnu.org/ml/gcc-patches/2019-04/msg00477.html</a>
</li>

<li>Survey of Floating-Point Formats<br />
<a href="https://mrob.com/pub/math/floatformats.html">https://mrob.com/pub/math/floatformats.html</a>
</li>

<li>VCVTPS2PH — Convert Single-Precision FP value to 16-bit FP value<br />
<a href="https://www.felixcloutier.com/x86/vcvtps2ph">https://www.felixcloutier.com/x86/vcvtps2ph</a>
</li>

<li>VCVTPH2PS — Convert 16-bit FP values to Single-Precision FP values<br />
<a href="https://www.felixcloutier.com/x86/vcvtph2ps">https://www.felixcloutier.com/x86/vcvtph2ps</a>
</li>

</ol>



<p></p><p></p>
<p><small>Autor: <a href="http://www.fit.vutbr.cz/~tisnovpa">Pavel Tišnovský</a> &nbsp; 2022</small></p>
</body>
</html>
