Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Oct 19 13:01:52 2017
| Host         : DESKTOP-MH2MRKQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.894        0.000                      0                  364        0.066        0.000                      0                  364        3.750        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.894        0.000                      0                  364        0.066        0.000                      0                  364        3.750        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 vgadriver/vga/xy/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_256_511_0_0/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.450ns (43.175%)  route 1.908ns (56.825%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    vgadriver/vga/xy/CLK
    SLICE_X89Y141        FDRE                                         r  vgadriver/vga/xy/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.419     5.736 r  vgadriver/vga/xy/x_reg[8]/Q
                         net (fo=9, routed)           1.021     6.757    vgadriver/vga/xy/y_reg[9]_0[3]
    SLICE_X85Y141        LUT2 (Prop_lut2_I0_O)        0.299     7.056 r  vgadriver/vga/xy/screenaddr__0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.056    vgadriver/vga_n_7
    SLICE_X85Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.454 r  vgadriver/screenaddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    vgadriver/screenaddr__0_carry_n_0
    SLICE_X85Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 r  vgadriver/screenaddr__0_carry__0/O[1]
                         net (fo=44, routed)          0.888     8.676    sm/mem_reg_256_511_0_0/A7
    SLICE_X88Y139        RAMS64E                                      r  sm/mem_reg_256_511_0_0/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    sm/mem_reg_256_511_0_0/WCLK
    SLICE_X88Y139        RAMS64E                                      r  sm/mem_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y139        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.570    sm/mem_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 vgadriver/vga/xy/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_256_511_0_0/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.450ns (43.175%)  route 1.908ns (56.825%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    vgadriver/vga/xy/CLK
    SLICE_X89Y141        FDRE                                         r  vgadriver/vga/xy/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.419     5.736 r  vgadriver/vga/xy/x_reg[8]/Q
                         net (fo=9, routed)           1.021     6.757    vgadriver/vga/xy/y_reg[9]_0[3]
    SLICE_X85Y141        LUT2 (Prop_lut2_I0_O)        0.299     7.056 r  vgadriver/vga/xy/screenaddr__0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.056    vgadriver/vga_n_7
    SLICE_X85Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.454 r  vgadriver/screenaddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    vgadriver/screenaddr__0_carry_n_0
    SLICE_X85Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 r  vgadriver/screenaddr__0_carry__0/O[1]
                         net (fo=44, routed)          0.888     8.676    sm/mem_reg_256_511_0_0/A7
    SLICE_X88Y139        RAMS64E                                      r  sm/mem_reg_256_511_0_0/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    sm/mem_reg_256_511_0_0/WCLK
    SLICE_X88Y139        RAMS64E                                      r  sm/mem_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y139        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.570    sm/mem_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 vgadriver/vga/xy/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_256_511_0_0/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.450ns (43.175%)  route 1.908ns (56.825%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    vgadriver/vga/xy/CLK
    SLICE_X89Y141        FDRE                                         r  vgadriver/vga/xy/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.419     5.736 r  vgadriver/vga/xy/x_reg[8]/Q
                         net (fo=9, routed)           1.021     6.757    vgadriver/vga/xy/y_reg[9]_0[3]
    SLICE_X85Y141        LUT2 (Prop_lut2_I0_O)        0.299     7.056 r  vgadriver/vga/xy/screenaddr__0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.056    vgadriver/vga_n_7
    SLICE_X85Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.454 r  vgadriver/screenaddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    vgadriver/screenaddr__0_carry_n_0
    SLICE_X85Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 r  vgadriver/screenaddr__0_carry__0/O[1]
                         net (fo=44, routed)          0.888     8.676    sm/mem_reg_256_511_0_0/A7
    SLICE_X88Y139        RAMS64E                                      r  sm/mem_reg_256_511_0_0/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    sm/mem_reg_256_511_0_0/WCLK
    SLICE_X88Y139        RAMS64E                                      r  sm/mem_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y139        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.570    sm/mem_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 vgadriver/vga/xy/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_256_511_0_0/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.450ns (43.175%)  route 1.908ns (56.825%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    vgadriver/vga/xy/CLK
    SLICE_X89Y141        FDRE                                         r  vgadriver/vga/xy/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.419     5.736 r  vgadriver/vga/xy/x_reg[8]/Q
                         net (fo=9, routed)           1.021     6.757    vgadriver/vga/xy/y_reg[9]_0[3]
    SLICE_X85Y141        LUT2 (Prop_lut2_I0_O)        0.299     7.056 r  vgadriver/vga/xy/screenaddr__0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.056    vgadriver/vga_n_7
    SLICE_X85Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.454 r  vgadriver/screenaddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    vgadriver/screenaddr__0_carry_n_0
    SLICE_X85Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 r  vgadriver/screenaddr__0_carry__0/O[1]
                         net (fo=44, routed)          0.888     8.676    sm/mem_reg_256_511_0_0/A7
    SLICE_X88Y139        RAMS64E                                      r  sm/mem_reg_256_511_0_0/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    sm/mem_reg_256_511_0_0/WCLK
    SLICE_X88Y139        RAMS64E                                      r  sm/mem_reg_256_511_0_0/RAMS64E_D/CLK
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y139        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.570    sm/mem_reg_256_511_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 vgadriver/vga/xy/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_512_767_0_0/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.450ns (43.177%)  route 1.908ns (56.823%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    vgadriver/vga/xy/CLK
    SLICE_X89Y141        FDRE                                         r  vgadriver/vga/xy/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.419     5.736 r  vgadriver/vga/xy/x_reg[8]/Q
                         net (fo=9, routed)           1.021     6.757    vgadriver/vga/xy/y_reg[9]_0[3]
    SLICE_X85Y141        LUT2 (Prop_lut2_I0_O)        0.299     7.056 r  vgadriver/vga/xy/screenaddr__0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.056    vgadriver/vga_n_7
    SLICE_X85Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.454 r  vgadriver/screenaddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    vgadriver/screenaddr__0_carry_n_0
    SLICE_X85Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 r  vgadriver/screenaddr__0_carry__0/O[1]
                         net (fo=44, routed)          0.888     8.676    sm/mem_reg_512_767_0_0/A7
    SLICE_X88Y140        RAMS64E                                      r  sm/mem_reg_512_767_0_0/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    sm/mem_reg_512_767_0_0/WCLK
    SLICE_X88Y140        RAMS64E                                      r  sm/mem_reg_512_767_0_0/RAMS64E_A/CLK
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y140        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.570    sm/mem_reg_512_767_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 vgadriver/vga/xy/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_512_767_0_0/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.450ns (43.177%)  route 1.908ns (56.823%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    vgadriver/vga/xy/CLK
    SLICE_X89Y141        FDRE                                         r  vgadriver/vga/xy/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.419     5.736 r  vgadriver/vga/xy/x_reg[8]/Q
                         net (fo=9, routed)           1.021     6.757    vgadriver/vga/xy/y_reg[9]_0[3]
    SLICE_X85Y141        LUT2 (Prop_lut2_I0_O)        0.299     7.056 r  vgadriver/vga/xy/screenaddr__0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.056    vgadriver/vga_n_7
    SLICE_X85Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.454 r  vgadriver/screenaddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    vgadriver/screenaddr__0_carry_n_0
    SLICE_X85Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 r  vgadriver/screenaddr__0_carry__0/O[1]
                         net (fo=44, routed)          0.888     8.676    sm/mem_reg_512_767_0_0/A7
    SLICE_X88Y140        RAMS64E                                      r  sm/mem_reg_512_767_0_0/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    sm/mem_reg_512_767_0_0/WCLK
    SLICE_X88Y140        RAMS64E                                      r  sm/mem_reg_512_767_0_0/RAMS64E_B/CLK
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y140        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.570    sm/mem_reg_512_767_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 vgadriver/vga/xy/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_512_767_0_0/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.450ns (43.177%)  route 1.908ns (56.823%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    vgadriver/vga/xy/CLK
    SLICE_X89Y141        FDRE                                         r  vgadriver/vga/xy/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.419     5.736 r  vgadriver/vga/xy/x_reg[8]/Q
                         net (fo=9, routed)           1.021     6.757    vgadriver/vga/xy/y_reg[9]_0[3]
    SLICE_X85Y141        LUT2 (Prop_lut2_I0_O)        0.299     7.056 r  vgadriver/vga/xy/screenaddr__0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.056    vgadriver/vga_n_7
    SLICE_X85Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.454 r  vgadriver/screenaddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    vgadriver/screenaddr__0_carry_n_0
    SLICE_X85Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 r  vgadriver/screenaddr__0_carry__0/O[1]
                         net (fo=44, routed)          0.888     8.676    sm/mem_reg_512_767_0_0/A7
    SLICE_X88Y140        RAMS64E                                      r  sm/mem_reg_512_767_0_0/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    sm/mem_reg_512_767_0_0/WCLK
    SLICE_X88Y140        RAMS64E                                      r  sm/mem_reg_512_767_0_0/RAMS64E_C/CLK
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y140        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.570    sm/mem_reg_512_767_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 vgadriver/vga/xy/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_512_767_0_0/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.450ns (43.177%)  route 1.908ns (56.823%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    vgadriver/vga/xy/CLK
    SLICE_X89Y141        FDRE                                         r  vgadriver/vga/xy/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.419     5.736 r  vgadriver/vga/xy/x_reg[8]/Q
                         net (fo=9, routed)           1.021     6.757    vgadriver/vga/xy/y_reg[9]_0[3]
    SLICE_X85Y141        LUT2 (Prop_lut2_I0_O)        0.299     7.056 r  vgadriver/vga/xy/screenaddr__0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.056    vgadriver/vga_n_7
    SLICE_X85Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.454 r  vgadriver/screenaddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    vgadriver/screenaddr__0_carry_n_0
    SLICE_X85Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 r  vgadriver/screenaddr__0_carry__0/O[1]
                         net (fo=44, routed)          0.888     8.676    sm/mem_reg_512_767_0_0/A7
    SLICE_X88Y140        RAMS64E                                      r  sm/mem_reg_512_767_0_0/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.594    15.016    sm/mem_reg_512_767_0_0/WCLK
    SLICE_X88Y140        RAMS64E                                      r  sm/mem_reg_512_767_0_0/RAMS64E_D/CLK
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y140        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.570    sm/mem_reg_512_767_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 vgadriver/vga/xy/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_256_511_1_1/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 1.450ns (45.626%)  route 1.728ns (54.374%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    vgadriver/vga/xy/CLK
    SLICE_X89Y141        FDRE                                         r  vgadriver/vga/xy/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.419     5.736 r  vgadriver/vga/xy/x_reg[8]/Q
                         net (fo=9, routed)           1.021     6.757    vgadriver/vga/xy/y_reg[9]_0[3]
    SLICE_X85Y141        LUT2 (Prop_lut2_I0_O)        0.299     7.056 r  vgadriver/vga/xy/screenaddr__0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.056    vgadriver/vga_n_7
    SLICE_X85Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.454 r  vgadriver/screenaddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    vgadriver/screenaddr__0_carry_n_0
    SLICE_X85Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 r  vgadriver/screenaddr__0_carry__0/O[1]
                         net (fo=44, routed)          0.707     8.495    sm/mem_reg_256_511_1_1/A7
    SLICE_X84Y139        RAMS64E                                      r  sm/mem_reg_256_511_1_1/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.592    15.014    sm/mem_reg_256_511_1_1/WCLK
    SLICE_X84Y139        RAMS64E                                      r  sm/mem_reg_256_511_1_1/RAMS64E_A/CLK
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X84Y139        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.552    sm/mem_reg_256_511_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 vgadriver/vga/xy/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_256_511_1_1/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 1.450ns (45.626%)  route 1.728ns (54.374%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.715     5.317    vgadriver/vga/xy/CLK
    SLICE_X89Y141        FDRE                                         r  vgadriver/vga/xy/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.419     5.736 r  vgadriver/vga/xy/x_reg[8]/Q
                         net (fo=9, routed)           1.021     6.757    vgadriver/vga/xy/y_reg[9]_0[3]
    SLICE_X85Y141        LUT2 (Prop_lut2_I0_O)        0.299     7.056 r  vgadriver/vga/xy/screenaddr__0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.056    vgadriver/vga_n_7
    SLICE_X85Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.454 r  vgadriver/screenaddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    vgadriver/screenaddr__0_carry_n_0
    SLICE_X85Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.788 r  vgadriver/screenaddr__0_carry__0/O[1]
                         net (fo=44, routed)          0.707     8.495    sm/mem_reg_256_511_1_1/A7
    SLICE_X84Y139        RAMS64E                                      r  sm/mem_reg_256_511_1_1/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.592    15.014    sm/mem_reg_256_511_1_1/WCLK
    SLICE_X84Y139        RAMS64E                                      r  sm/mem_reg_256_511_1_1/RAMS64E_B/CLK
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X84Y139        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.552    sm/mem_reg_256_511_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  6.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 vgadriver/vga/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_0_255_1_1/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.192%)  route 0.271ns (65.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    vgadriver/vga/xy/CLK
    SLICE_X87Y143        FDRE                                         r  vgadriver/vga/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  vgadriver/vga/xy/x_reg[5]/Q
                         net (fo=47, routed)          0.271     1.933    sm/mem_reg_0_255_1_1/A1
    SLICE_X84Y143        RAMS64E                                      r  sm/mem_reg_0_255_1_1/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.037    sm/mem_reg_0_255_1_1/WCLK
    SLICE_X84Y143        RAMS64E                                      r  sm/mem_reg_0_255_1_1/RAMS64E_A/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X84Y143        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.866    sm/mem_reg_0_255_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 vgadriver/vga/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_0_255_1_1/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.192%)  route 0.271ns (65.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    vgadriver/vga/xy/CLK
    SLICE_X87Y143        FDRE                                         r  vgadriver/vga/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  vgadriver/vga/xy/x_reg[5]/Q
                         net (fo=47, routed)          0.271     1.933    sm/mem_reg_0_255_1_1/A1
    SLICE_X84Y143        RAMS64E                                      r  sm/mem_reg_0_255_1_1/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.037    sm/mem_reg_0_255_1_1/WCLK
    SLICE_X84Y143        RAMS64E                                      r  sm/mem_reg_0_255_1_1/RAMS64E_B/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X84Y143        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.866    sm/mem_reg_0_255_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 vgadriver/vga/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_0_255_1_1/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.192%)  route 0.271ns (65.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    vgadriver/vga/xy/CLK
    SLICE_X87Y143        FDRE                                         r  vgadriver/vga/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  vgadriver/vga/xy/x_reg[5]/Q
                         net (fo=47, routed)          0.271     1.933    sm/mem_reg_0_255_1_1/A1
    SLICE_X84Y143        RAMS64E                                      r  sm/mem_reg_0_255_1_1/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.037    sm/mem_reg_0_255_1_1/WCLK
    SLICE_X84Y143        RAMS64E                                      r  sm/mem_reg_0_255_1_1/RAMS64E_C/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X84Y143        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.866    sm/mem_reg_0_255_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 vgadriver/vga/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_0_255_1_1/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.192%)  route 0.271ns (65.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    vgadriver/vga/xy/CLK
    SLICE_X87Y143        FDRE                                         r  vgadriver/vga/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  vgadriver/vga/xy/x_reg[5]/Q
                         net (fo=47, routed)          0.271     1.933    sm/mem_reg_0_255_1_1/A1
    SLICE_X84Y143        RAMS64E                                      r  sm/mem_reg_0_255_1_1/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.037    sm/mem_reg_0_255_1_1/WCLK
    SLICE_X84Y143        RAMS64E                                      r  sm/mem_reg_0_255_1_1/RAMS64E_D/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X84Y143        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.866    sm/mem_reg_0_255_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vgadriver/vga/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_512_767_1_1/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.900%)  route 0.364ns (72.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    vgadriver/vga/xy/CLK
    SLICE_X87Y143        FDRE                                         r  vgadriver/vga/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  vgadriver/vga/xy/x_reg[5]/Q
                         net (fo=47, routed)          0.364     2.026    sm/mem_reg_512_767_1_1/A1
    SLICE_X84Y142        RAMS64E                                      r  sm/mem_reg_512_767_1_1/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.036    sm/mem_reg_512_767_1_1/WCLK
    SLICE_X84Y142        RAMS64E                                      r  sm/mem_reg_512_767_1_1/RAMS64E_A/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X84Y142        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.865    sm/mem_reg_512_767_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vgadriver/vga/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_512_767_1_1/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.900%)  route 0.364ns (72.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    vgadriver/vga/xy/CLK
    SLICE_X87Y143        FDRE                                         r  vgadriver/vga/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  vgadriver/vga/xy/x_reg[5]/Q
                         net (fo=47, routed)          0.364     2.026    sm/mem_reg_512_767_1_1/A1
    SLICE_X84Y142        RAMS64E                                      r  sm/mem_reg_512_767_1_1/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.036    sm/mem_reg_512_767_1_1/WCLK
    SLICE_X84Y142        RAMS64E                                      r  sm/mem_reg_512_767_1_1/RAMS64E_B/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X84Y142        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.865    sm/mem_reg_512_767_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vgadriver/vga/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_512_767_1_1/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.900%)  route 0.364ns (72.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    vgadriver/vga/xy/CLK
    SLICE_X87Y143        FDRE                                         r  vgadriver/vga/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  vgadriver/vga/xy/x_reg[5]/Q
                         net (fo=47, routed)          0.364     2.026    sm/mem_reg_512_767_1_1/A1
    SLICE_X84Y142        RAMS64E                                      r  sm/mem_reg_512_767_1_1/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.036    sm/mem_reg_512_767_1_1/WCLK
    SLICE_X84Y142        RAMS64E                                      r  sm/mem_reg_512_767_1_1/RAMS64E_C/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X84Y142        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.865    sm/mem_reg_512_767_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vgadriver/vga/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_512_767_1_1/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.900%)  route 0.364ns (72.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    vgadriver/vga/xy/CLK
    SLICE_X87Y143        FDRE                                         r  vgadriver/vga/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  vgadriver/vga/xy/x_reg[5]/Q
                         net (fo=47, routed)          0.364     2.026    sm/mem_reg_512_767_1_1/A1
    SLICE_X84Y142        RAMS64E                                      r  sm/mem_reg_512_767_1_1/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.036    sm/mem_reg_512_767_1_1/WCLK
    SLICE_X84Y142        RAMS64E                                      r  sm/mem_reg_512_767_1_1/RAMS64E_D/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X84Y142        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.865    sm/mem_reg_512_767_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vgadriver/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_0_255_1_1/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.317%)  route 0.395ns (73.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    vgadriver/vga/xy/CLK
    SLICE_X86Y143        FDRE                                         r  vgadriver/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  vgadriver/vga/xy/x_reg[4]/Q
                         net (fo=44, routed)          0.395     2.056    sm/mem_reg_0_255_1_1/A0
    SLICE_X84Y143        RAMS64E                                      r  sm/mem_reg_0_255_1_1/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.037    sm/mem_reg_0_255_1_1/WCLK
    SLICE_X84Y143        RAMS64E                                      r  sm/mem_reg_0_255_1_1/RAMS64E_A/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X84Y143        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.867    sm/mem_reg_0_255_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vgadriver/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/mem_reg_0_255_1_1/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.317%)  route 0.395ns (73.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    vgadriver/vga/xy/CLK
    SLICE_X86Y143        FDRE                                         r  vgadriver/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  vgadriver/vga/xy/x_reg[4]/Q
                         net (fo=44, routed)          0.395     2.056    sm/mem_reg_0_255_1_1/A0
    SLICE_X84Y143        RAMS64E                                      r  sm/mem_reg_0_255_1_1/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.037    sm/mem_reg_0_255_1_1/WCLK
    SLICE_X84Y143        RAMS64E                                      r  sm/mem_reg_0_255_1_1/RAMS64E_B/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X84Y143        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.867    sm/mem_reg_0_255_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y141   vgadriver/vga/clk_count_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y141   vgadriver/vga/clk_count_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y143   vgadriver/vga/xy/x_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y143   vgadriver/vga/xy/x_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y143   vgadriver/vga/xy/x_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y143   vgadriver/vga/xy/x_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X86Y143   vgadriver/vga/xy/x_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X89Y141   vgadriver/vga/xy/x_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X89Y141   vgadriver/vga/xy/x_reg[9]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y142   sm/mem_reg_512_767_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y142   sm/mem_reg_512_767_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y142   sm/mem_reg_512_767_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y142   sm/mem_reg_512_767_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y141   sm/mem_reg_768_1023_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y141   sm/mem_reg_768_1023_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y141   sm/mem_reg_768_1023_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y141   sm/mem_reg_768_1023_1_1/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y142   sm/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y142   sm/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y142   sm/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y142   sm/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y142   sm/mem_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y142   sm/mem_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X88Y138   sm/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X88Y138   sm/mem_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y143   sm/mem_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y143   sm/mem_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y143   sm/mem_reg_0_255_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y143   sm/mem_reg_0_255_1_1/RAMS64E_D/CLK



