#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jun 25 17:32:44 2022
# Process ID: 1176
# Current directory: C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/vivado_pjt/result/riscv_v_pjt.runs/synth_1
# Command line: vivado.exe -log riscv_v_w_mem_subsystem.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_v_w_mem_subsystem.tcl
# Log file: C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/vivado_pjt/result/riscv_v_pjt.runs/synth_1/riscv_v_w_mem_subsystem.vds
# Journal file: C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/vivado_pjt/result/riscv_v_pjt.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source riscv_v_w_mem_subsystem.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1035.543 ; gain = 0.000
Command: synth_design -top riscv_v_w_mem_subsystem -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1056
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1035.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_v_w_mem_subsystem' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/rtl/riscv_v_w_mem_subsystem.sv:1]
	Parameter VLEN bound to: 4096 - type: integer 
	Parameter V_LANES bound to: 8 - type: integer 
	Parameter CHAINING bound to: 4 - type: integer 
	Parameter C_LVL1_CACHE_SIZE bound to: 1024 - type: integer 
	Parameter C_LVL2_CACHE_SIZE bound to: 4096 - type: integer 
	Parameter C_LVL2_CACHE_NWAY bound to: 4 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_XFER_SIZE_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axim_ctrl' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_axif_m_ctrl/rtl/axim_ctrl.sv:7]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_XFER_SIZE_WIDTH bound to: 32 - type: integer 
	Parameter LP_DW_BYTES bound to: 4 - type: integer 
	Parameter LP_AXI_BURST_LEN bound to: 256 - type: integer 
	Parameter LP_LOG_BURST_LEN bound to: 8 - type: integer 
	Parameter LP_BRAM_DEPTH bound to: 512 - type: integer 
	Parameter LP_RD_MAX_OUTSTANDING bound to: 2 - type: integer 
	Parameter LP_WR_MAX_OUTSTANDING bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axim_ctrl_axi_read_master' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_axif_m_ctrl/rtl/axim_ctrl_axi_read_master.sv:53]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_XFER_SIZE_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_OUTSTANDING bound to: 2 - type: integer 
	Parameter C_INCLUDE_DATA_FIFO bound to: 0 - type: integer 
	Parameter LP_DW_BYTES bound to: 4 - type: integer 
	Parameter LP_LOG_DW_BYTES bound to: 2 - type: integer 
	Parameter LP_MAX_BURST_LENGTH bound to: 256 - type: integer 
	Parameter LP_MAX_BURST_BYTES bound to: 4096 - type: integer 
	Parameter LP_AXI_BURST_LEN bound to: 256 - type: integer 
	Parameter LP_LOG_BURST_LEN bound to: 8 - type: integer 
	Parameter LP_OUTSTANDING_CNTR_WIDTH bound to: 2 - type: integer 
	Parameter LP_TOTAL_LEN_WIDTH bound to: 30 - type: integer 
	Parameter LP_TRANSACTION_CNTR_WIDTH bound to: 22 - type: integer 
	Parameter LP_ADDR_MASK bound to: 32'b00000000000000000000001111111111 
	Parameter LP_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter LP_FIFO_READ_LATENCY bound to: 2 - type: integer 
	Parameter LP_FIFO_COUNT_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axim_ctrl_counter' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_axif_m_ctrl/rtl/axim_ctrl_counter.sv:8]
	Parameter C_WIDTH bound to: 22 - type: integer 
	Parameter C_INIT bound to: 22'b0000000000000000000000 
	Parameter LP_ZERO bound to: 22'b0000000000000000000000 
	Parameter LP_ONE bound to: 22'b0000000000000000000001 
	Parameter LP_MAX bound to: 22'b1111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'axim_ctrl_counter' (1#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_axif_m_ctrl/rtl/axim_ctrl_counter.sv:8]
INFO: [Synth 8-6157] synthesizing module 'axim_ctrl_counter__parameterized0' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_axif_m_ctrl/rtl/axim_ctrl_counter.sv:8]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_INIT bound to: 2'b10 
	Parameter LP_ZERO bound to: 2'b00 
	Parameter LP_ONE bound to: 2'b01 
	Parameter LP_MAX bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axim_ctrl_counter__parameterized0' (1#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_axif_m_ctrl/rtl/axim_ctrl_counter.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'axim_ctrl_axi_read_master' (2#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_axif_m_ctrl/rtl/axim_ctrl_axi_read_master.sv:53]
INFO: [Synth 8-6157] synthesizing module 'axim_ctrl_axi_write_master' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_axif_m_ctrl/rtl/axim_ctrl_axi_write_master.sv:43]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_XFER_SIZE_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_OUTSTANDING bound to: 32 - type: integer 
	Parameter C_INCLUDE_DATA_FIFO bound to: 0 - type: integer 
	Parameter LP_DW_BYTES bound to: 4 - type: integer 
	Parameter LP_LOG_DW_BYTES bound to: 2 - type: integer 
	Parameter LP_MAX_BURST_LENGTH bound to: 256 - type: integer 
	Parameter LP_MAX_BURST_BYTES bound to: 4096 - type: integer 
	Parameter LP_AXI_BURST_LEN bound to: 256 - type: integer 
	Parameter LP_LOG_BURST_LEN bound to: 8 - type: integer 
	Parameter LP_LOG_MAX_W_TO_AW bound to: 8 - type: integer 
	Parameter LP_TOTAL_LEN_WIDTH bound to: 30 - type: integer 
	Parameter LP_TRANSACTION_CNTR_WIDTH bound to: 22 - type: integer 
	Parameter LP_ADDR_MASK bound to: 32'b00000000000000000000001111111111 
	Parameter LP_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter LP_FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter LP_FIFO_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter LP_OUTSTANDING_CNTR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axim_ctrl_counter__parameterized1' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_axif_m_ctrl/rtl/axim_ctrl_counter.sv:8]
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_INIT bound to: 8'b11111111 
	Parameter LP_ZERO bound to: 8'b00000000 
	Parameter LP_ONE bound to: 8'b00000001 
	Parameter LP_MAX bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'axim_ctrl_counter__parameterized1' (2#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_axif_m_ctrl/rtl/axim_ctrl_counter.sv:8]
INFO: [Synth 8-6157] synthesizing module 'axim_ctrl_counter__parameterized2' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_axif_m_ctrl/rtl/axim_ctrl_counter.sv:8]
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_INIT bound to: 8'b00000000 
	Parameter LP_ZERO bound to: 8'b00000000 
	Parameter LP_ONE bound to: 8'b00000001 
	Parameter LP_MAX bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'axim_ctrl_counter__parameterized2' (2#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_axif_m_ctrl/rtl/axim_ctrl_counter.sv:8]
INFO: [Synth 8-6157] synthesizing module 'axim_ctrl_counter__parameterized3' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_axif_m_ctrl/rtl/axim_ctrl_counter.sv:8]
	Parameter C_WIDTH bound to: 6 - type: integer 
	Parameter C_INIT bound to: 6'b100000 
	Parameter LP_ZERO bound to: 6'b000000 
	Parameter LP_ONE bound to: 6'b000001 
	Parameter LP_MAX bound to: 6'b111111 
INFO: [Synth 8-6155] done synthesizing module 'axim_ctrl_counter__parameterized3' (2#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_axif_m_ctrl/rtl/axim_ctrl_counter.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'axim_ctrl_axi_write_master' (3#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_axif_m_ctrl/rtl/axim_ctrl_axi_write_master.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'axim_ctrl' (4#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_axif_m_ctrl/rtl/axim_ctrl.sv:7]
INFO: [Synth 8-6157] synthesizing module 'riscv_v' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/rtl/riscv_v.sv:1]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_XFER_SIZE_WIDTH bound to: 32 - type: integer 
	Parameter VLEN bound to: 4096 - type: integer 
	Parameter V_LANES bound to: 8 - type: integer 
	Parameter CHAINING bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'scalar_core' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/TOP_RISCV.vhd:47]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/data_path.vhd:57]
INFO: [Synth 8-638] synthesizing module 'register_bank' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/register_bank.vhd:20]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'white_box' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/white_box.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'white_box' (5#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/white_box.sv:3]
INFO: [Synth 8-256] done synthesizing module 'register_bank' (6#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/register_bank.vhd:20]
INFO: [Synth 8-638] synthesizing module 'immediate' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/immediate.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'immediate' (7#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/immediate.vhd:12]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ALU' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/ALU.vhd:20]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ALU' (8#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/ALU.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'data_path' (9#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/data_path.vhd:57]
INFO: [Synth 8-638] synthesizing module 'control_path' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/control_path.vhd:53]
INFO: [Synth 8-638] synthesizing module 'ctrl_decoder' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/ctrl_decoder.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ctrl_decoder' (10#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/ctrl_decoder.vhd:28]
INFO: [Synth 8-638] synthesizing module 'alu_decoder' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/alu_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'alu_decoder' (11#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/alu_decoder.vhd:16]
INFO: [Synth 8-638] synthesizing module 'forwarding_unit' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/forwarding_unit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'forwarding_unit' (12#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/forwarding_unit.vhd:23]
INFO: [Synth 8-638] synthesizing module 'hazard_unit' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/hazard_unit.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'hazard_unit' (13#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/hazard_unit.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'control_path' (14#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/control_path.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'scalar_core' (15#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_core/rtl/TOP_RISCV.vhd:47]
INFO: [Synth 8-6157] synthesizing module 'vector_core' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/rtl/vector_core.sv:1]
	Parameter VLEN bound to: 4096 - type: integer 
	Parameter VLANE_NUM bound to: 8 - type: integer 
	Parameter R_PORTS_NUM bound to: 8 - type: integer 
	Parameter W_PORTS_NUM bound to: 4 - type: integer 
	Parameter MULTIPUMP_WRITE bound to: 2 - type: integer 
	Parameter MULTIPUMP_READ bound to: 2 - type: integer 
	Parameter MEM_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_XFER_SIZE_WIDTH bound to: 32 - type: integer 
	Parameter LP_VECTOR_REGISTER_NUM bound to: 32 - type: integer 
	Parameter LP_MAX_LMUL bound to: 8 - type: integer 
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter ALU_OPMODE_WIDTH bound to: 9 - type: integer 
	Parameter LP_LANE_VRF_EL_NUM bound to: 2048 - type: integer 
	Parameter LP_MAX_VL_PER_LANE bound to: 512 - type: integer 
	Parameter VREG_LOC_PER_LANE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scheduler' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/scheduler/rtl/scheduler.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'scheduler' (16#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/scheduler/rtl/scheduler.sv:7]
INFO: [Synth 8-6157] synthesizing module 'renaming_unit' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/renaming_unit.sv:1]
	Parameter VLEN bound to: 4096 - type: integer 
	Parameter VLANE_NUM bound to: 8 - type: integer 
	Parameter R_PORTS_NUM bound to: 8 - type: integer 
	Parameter W_PORTS_NUM bound to: 4 - type: integer 
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter LP_V_REGISTER_WORD_LEN bound to: 32 - type: integer 
	Parameter LP_VECTOR_REG_SIZE bound to: 16 - type: integer 
	Parameter base_addresses bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000111010000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000110110000000000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000110010000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000000000000101100000000000000000000000000000000000000000000000000000000000000000000101010000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000100110000000000000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000011010000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000010110000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000000010010000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'renaming_unit' (17#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/renaming_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'v_cu' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/v_cu.sv:2]
	Parameter VLEN bound to: 4096 - type: integer 
	Parameter VLANE_NUM bound to: 8 - type: integer 
	Parameter R_PORTS_NUM bound to: 8 - type: integer 
	Parameter W_PORTS_NUM bound to: 4 - type: integer 
	Parameter LP_VRF_DELAY bound to: 2 - type: integer 
	Parameter LP_VECTOR_REGISTER_NUM bound to: 32 - type: integer 
	Parameter LP_MAX_LMUL bound to: 8 - type: integer 
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter ALU_OPMODE_WIDTH bound to: 9 - type: integer 
	Parameter LP_FAST_SLIDE bound to: 1 - type: integer 
	Parameter LP_SLOW_SLIDE bound to: 1 - type: integer 
	Parameter LP_LANE_VRF_EL_NUM bound to: 2048 - type: integer 
	Parameter LP_MAX_VL_PER_LANE bound to: 512 - type: integer 
	Parameter vlmax_array bound to: 312'b000000100000000000100000000000100000000000000010000000000010000000000010000000000000001000000000001000000000001000000000000000000000000000000000000000000000001000000000001000000000001000000000000000100000000000100000000000100000000000000010000000000010000000000010000000000000001000000000001000000000001000000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/v_cu.sv:317]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/v_cu.sv:375]
INFO: [Synth 8-6157] synthesizing module 'port_allocate_unit' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/port_allocate_unit.sv:1]
	Parameter R_PORTS_NUM bound to: 8 - type: integer 
	Parameter W_PORTS_NUM bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'port_allocate_unit' (18#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/port_allocate_unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'v_cu' (19#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/v_cu.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Vlane_with_low_lvl_ctrl' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:1]
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter MAX_VL_PER_LANE bound to: 512 - type: integer 
	Parameter VREG_LOC_PER_LANE bound to: 16 - type: integer 
	Parameter W_PORTS_NUM bound to: 4 - type: integer 
	Parameter R_PORTS_NUM bound to: 8 - type: integer 
	Parameter INST_TYPE_NUM bound to: 7 - type: integer 
	Parameter VLANE_NUM bound to: 8 - type: integer 
	Parameter ALU_OPMODE bound to: 9 - type: integer 
	Parameter MULTIPUMP_WRITE bound to: 2 - type: integer 
	Parameter MULTIPUMP_READ bound to: 2 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter MEM_WIDTH bound to: 32 - type: integer 
	Parameter VRF_DELAY bound to: 3 - type: integer 
	Parameter VMRF_DELAY bound to: 2 - type: integer 
	Parameter LP_32bit_ALU_GROUPS bound to: 2 - type: integer 
	Parameter LP_16bit_ALU_GROUPS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Complete_sublane_driver_new' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Complete_sublane_driver_new.sv:1]
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter MAX_VL_PER_LANE bound to: 512 - type: integer 
	Parameter VREG_LOC_PER_LANE bound to: 16 - type: integer 
	Parameter R_PORTS_NUM bound to: 8 - type: integer 
	Parameter INST_TYPE_NUM bound to: 7 - type: integer 
	Parameter VLANE_NUM bound to: 8 - type: integer 
	Parameter ALU_OPMODE bound to: 9 - type: integer 
	Parameter LP_FAST_SLIDE bound to: 1 - type: integer 
	Parameter LP_SLOW_SLIDE bound to: 1 - type: integer 
	Parameter LP_SKIP_NONE bound to: 0 - type: integer 
	Parameter LP_SKIP_1 bound to: 1 - type: integer 
	Parameter LP_SKIP_2 bound to: 2 - type: integer 
	Parameter LP_SKIP_3 bound to: 3 - type: integer 
	Parameter LP_SKIP_ALL bound to: 4 - type: integer 
	Parameter NORMAL bound to: 3'b000 
	Parameter REDUCTION bound to: 3'b001 
	Parameter STORE bound to: 3'b010 
	Parameter INDEXED_STORE bound to: 3'b011 
	Parameter LOAD bound to: 3'b100 
	Parameter INDEXED_LOAD bound to: 3'b101 
	Parameter REDUCTION_MODE_LIMIT bound to: 10'b0000000110 
	Parameter VECTOR_LENGTH bound to: 4096 - type: integer 
	Parameter VRF_DELAY bound to: 4 - type: integer 
	Parameter SLIDE_BUFFER_DELAY bound to: 3 - type: integer 
	Parameter STATES_NUM bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Address_counter' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Address_counter.sv:1]
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter VREG_LOC_PER_LANE bound to: 16 - type: integer 
	Parameter VLANE_NUM bound to: 8 - type: integer 
	Parameter STRIDE_ENABLE bound to: YES - type: string 
	Parameter MIN_SEW bound to: 8 - type: integer 
	Parameter CNT_LIMIT_BYTE bound to: 63 - type: integer 
	Parameter CNT_LIMIT_HALFWORD bound to: 31 - type: integer 
	Parameter CNT_LIMIT_WORD bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Address_counter' (20#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Address_counter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Data_validation' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Data_validation.sv:1]
	Parameter MAX_VL_PER_LANE bound to: 512 - type: integer 
	Parameter VLANE_NUM bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Data_validation' (21#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Data_validation.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Column_offset_register' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Column_offset_register.sv:1]
	Parameter VREG_LOC_PER_LANE bound to: 16 - type: integer 
	Parameter VLANE_NUM bound to: 8 - type: integer 
	Parameter RIGHT_SHIFT bound to: 2'sb01 
	Parameter LEFT_SHIFT bound to: 2'sb10 
	Parameter PARALLEL_WRITE bound to: 2'sb11 
INFO: [Synth 8-6155] done synthesizing module 'Column_offset_register' (22#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Column_offset_register.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Complete_sublane_driver_new' (23#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Complete_sublane_driver_new.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Partial_sublane_driver' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Partial_sublane_driver.sv:1]
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter MAX_VL_PER_LANE bound to: 512 - type: integer 
	Parameter VREG_LOC_PER_LANE bound to: 16 - type: integer 
	Parameter R_PORTS_NUM bound to: 8 - type: integer 
	Parameter INST_TYPE_NUM bound to: 7 - type: integer 
	Parameter VLANE_NUM bound to: 8 - type: integer 
	Parameter ALU_OPMODE bound to: 9 - type: integer 
	Parameter NORMAL bound to: 3'b000 
	Parameter REDUCTION bound to: 3'b001 
	Parameter STORE bound to: 3'b010 
	Parameter INDEXED_STORE bound to: 3'b011 
	Parameter LOAD bound to: 3'b100 
	Parameter INDEXED_LOAD bound to: 3'b101 
	Parameter SLIDE bound to: 3'b110 
	Parameter STATES_NUM bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Address_counter__parameterized0' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Address_counter.sv:1]
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter VREG_LOC_PER_LANE bound to: 16 - type: integer 
	Parameter VLANE_NUM bound to: 8 - type: integer 
	Parameter STRIDE_ENABLE bound to: NO - type: string 
	Parameter MIN_SEW bound to: 8 - type: integer 
	Parameter CNT_LIMIT_BYTE bound to: 63 - type: integer 
	Parameter CNT_LIMIT_HALFWORD bound to: 31 - type: integer 
	Parameter CNT_LIMIT_WORD bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Address_counter__parameterized0' (23#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Address_counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Partial_sublane_driver' (24#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Partial_sublane_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Vector_Lane' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:1]
	Parameter R_PORTS_NUM bound to: 8 - type: integer 
	Parameter W_PORTS_NUM bound to: 4 - type: integer 
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter MAX_VL_PER_LANE bound to: 512 - type: integer 
	Parameter ALU_CTRL_WIDTH bound to: 9 - type: integer 
	Parameter MULTIPUMP_WRITE bound to: 2 - type: integer 
	Parameter MULTIPUMP_READ bound to: 2 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter MEM_WIDTH bound to: 32 - type: integer 
	Parameter V_LANE_NUM bound to: 0 - type: integer 
	Parameter VRF_DELAY bound to: 3 - type: integer 
	Parameter VMRF_DELAY bound to: 2 - type: integer 
	Parameter SLIDE_PORT_ID bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-6157] synthesizing module 'vrf' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/vrf.sv:1]
	Parameter R_PORTS_NUM bound to: 8 - type: integer 
	Parameter W_PORTS_NUM bound to: 4 - type: integer 
	Parameter MULTIPUMP_WRITE bound to: 2 - type: integer 
	Parameter MULTIPUMP_READ bound to: 2 - type: integer 
	Parameter RAM_TYPE bound to: BRAM - type: string 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter MEM_WIDTH bound to: 32 - type: integer 
	Parameter NUM_OF_BYTES bound to: 4 - type: integer 
	Parameter LP_BANK_NUM bound to: 2 - type: integer 
	Parameter LP_LVT_BRAM_PER_BANK bound to: 1 - type: integer 
	Parameter LP_READ_BRAM_PER_BANK bound to: 4 - type: integer 
	Parameter LP_INPUT_REG_NUM bound to: 1 - type: integer 
	Parameter lvt_raddr_array bound to: 64'b0000000000000000000000000000001000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'sdp_bwe_bram' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/sdp_bwe_bram.sv:6]
	Parameter NB_COL bound to: 4 - type: integer 
	Parameter COL_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 512 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'sdp_bwe_bram' (25#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/sdp_bwe_bram.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'vrf' (26#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/vrf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vrf__parameterized0' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/vrf.sv:1]
	Parameter R_PORTS_NUM bound to: 4 - type: integer 
	Parameter W_PORTS_NUM bound to: 4 - type: integer 
	Parameter MULTIPUMP_WRITE bound to: 2 - type: integer 
	Parameter MULTIPUMP_READ bound to: 2 - type: integer 
	Parameter RAM_TYPE bound to: DISTRAM - type: string 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter MEM_WIDTH bound to: 1 - type: integer 
	Parameter NUM_OF_BYTES bound to: 1 - type: integer 
	Parameter LP_BANK_NUM bound to: 2 - type: integer 
	Parameter LP_LVT_BRAM_PER_BANK bound to: 1 - type: integer 
	Parameter LP_READ_BRAM_PER_BANK bound to: 2 - type: integer 
	Parameter LP_INPUT_REG_NUM bound to: 1 - type: integer 
	Parameter lvt_raddr_array bound to: 64'b0000000000000000000000000000001000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'sdp_distram' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/sdp_distram.sv:11]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter OUT_PIPE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sdp_distram' (27#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/sdp_distram.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'vrf__parameterized0' (27#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/vrf.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Vector_Lane' (28#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Vector_Lane__parameterized0' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:1]
	Parameter R_PORTS_NUM bound to: 8 - type: integer 
	Parameter W_PORTS_NUM bound to: 4 - type: integer 
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter MAX_VL_PER_LANE bound to: 512 - type: integer 
	Parameter ALU_CTRL_WIDTH bound to: 9 - type: integer 
	Parameter MULTIPUMP_WRITE bound to: 2 - type: integer 
	Parameter MULTIPUMP_READ bound to: 2 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter MEM_WIDTH bound to: 32 - type: integer 
	Parameter V_LANE_NUM bound to: 1 - type: integer 
	Parameter VRF_DELAY bound to: 3 - type: integer 
	Parameter VMRF_DELAY bound to: 2 - type: integer 
	Parameter SLIDE_PORT_ID bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-6155] done synthesizing module 'Vector_Lane__parameterized0' (28#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Vector_Lane__parameterized1' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:1]
	Parameter R_PORTS_NUM bound to: 8 - type: integer 
	Parameter W_PORTS_NUM bound to: 4 - type: integer 
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter MAX_VL_PER_LANE bound to: 512 - type: integer 
	Parameter ALU_CTRL_WIDTH bound to: 9 - type: integer 
	Parameter MULTIPUMP_WRITE bound to: 2 - type: integer 
	Parameter MULTIPUMP_READ bound to: 2 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter MEM_WIDTH bound to: 32 - type: integer 
	Parameter V_LANE_NUM bound to: 2 - type: integer 
	Parameter VRF_DELAY bound to: 3 - type: integer 
	Parameter VMRF_DELAY bound to: 2 - type: integer 
	Parameter SLIDE_PORT_ID bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-6155] done synthesizing module 'Vector_Lane__parameterized1' (28#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Vector_Lane__parameterized2' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:1]
	Parameter R_PORTS_NUM bound to: 8 - type: integer 
	Parameter W_PORTS_NUM bound to: 4 - type: integer 
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter MAX_VL_PER_LANE bound to: 512 - type: integer 
	Parameter ALU_CTRL_WIDTH bound to: 9 - type: integer 
	Parameter MULTIPUMP_WRITE bound to: 2 - type: integer 
	Parameter MULTIPUMP_READ bound to: 2 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter MEM_WIDTH bound to: 32 - type: integer 
	Parameter V_LANE_NUM bound to: 3 - type: integer 
	Parameter VRF_DELAY bound to: 3 - type: integer 
	Parameter VMRF_DELAY bound to: 2 - type: integer 
	Parameter SLIDE_PORT_ID bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-6155] done synthesizing module 'Vector_Lane__parameterized2' (28#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Vector_Lane__parameterized3' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:1]
	Parameter R_PORTS_NUM bound to: 8 - type: integer 
	Parameter W_PORTS_NUM bound to: 4 - type: integer 
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter MAX_VL_PER_LANE bound to: 512 - type: integer 
	Parameter ALU_CTRL_WIDTH bound to: 9 - type: integer 
	Parameter MULTIPUMP_WRITE bound to: 2 - type: integer 
	Parameter MULTIPUMP_READ bound to: 2 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter MEM_WIDTH bound to: 32 - type: integer 
	Parameter V_LANE_NUM bound to: 4 - type: integer 
	Parameter VRF_DELAY bound to: 3 - type: integer 
	Parameter VMRF_DELAY bound to: 2 - type: integer 
	Parameter SLIDE_PORT_ID bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-6155] done synthesizing module 'Vector_Lane__parameterized3' (28#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Vector_Lane__parameterized4' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:1]
	Parameter R_PORTS_NUM bound to: 8 - type: integer 
	Parameter W_PORTS_NUM bound to: 4 - type: integer 
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter MAX_VL_PER_LANE bound to: 512 - type: integer 
	Parameter ALU_CTRL_WIDTH bound to: 9 - type: integer 
	Parameter MULTIPUMP_WRITE bound to: 2 - type: integer 
	Parameter MULTIPUMP_READ bound to: 2 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter MEM_WIDTH bound to: 32 - type: integer 
	Parameter V_LANE_NUM bound to: 5 - type: integer 
	Parameter VRF_DELAY bound to: 3 - type: integer 
	Parameter VMRF_DELAY bound to: 2 - type: integer 
	Parameter SLIDE_PORT_ID bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-6155] done synthesizing module 'Vector_Lane__parameterized4' (28#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Vector_Lane__parameterized5' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:1]
	Parameter R_PORTS_NUM bound to: 8 - type: integer 
	Parameter W_PORTS_NUM bound to: 4 - type: integer 
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter MAX_VL_PER_LANE bound to: 512 - type: integer 
	Parameter ALU_CTRL_WIDTH bound to: 9 - type: integer 
	Parameter MULTIPUMP_WRITE bound to: 2 - type: integer 
	Parameter MULTIPUMP_READ bound to: 2 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter MEM_WIDTH bound to: 32 - type: integer 
	Parameter V_LANE_NUM bound to: 6 - type: integer 
	Parameter VRF_DELAY bound to: 3 - type: integer 
	Parameter VMRF_DELAY bound to: 2 - type: integer 
	Parameter SLIDE_PORT_ID bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-6155] done synthesizing module 'Vector_Lane__parameterized5' (28#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Vector_Lane__parameterized6' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:1]
	Parameter R_PORTS_NUM bound to: 8 - type: integer 
	Parameter W_PORTS_NUM bound to: 4 - type: integer 
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter MAX_VL_PER_LANE bound to: 512 - type: integer 
	Parameter ALU_CTRL_WIDTH bound to: 9 - type: integer 
	Parameter MULTIPUMP_WRITE bound to: 2 - type: integer 
	Parameter MULTIPUMP_READ bound to: 2 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter MEM_WIDTH bound to: 32 - type: integer 
	Parameter V_LANE_NUM bound to: 7 - type: integer 
	Parameter VRF_DELAY bound to: 3 - type: integer 
	Parameter VMRF_DELAY bound to: 2 - type: integer 
	Parameter SLIDE_PORT_ID bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:394]
INFO: [Synth 8-6155] done synthesizing module 'Vector_Lane__parameterized6' (28#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/Vector_Lane.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu.sv:1]
	Parameter OP_WIDTH bound to: 32 - type: integer 
	Parameter PARALLEL_IF_NUM bound to: 4 - type: integer 
	Parameter V_LANE_NUM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu_submodule' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:2]
	Parameter V_LANE_NUM bound to: 0 - type: integer 
	Parameter LP_MAX_PIPE_STAGES bound to: 4 - type: integer 
	Parameter LP_OPMODE_NORMAL bound to: 7'b0110011 
	Parameter LP_OPMODE_MUL bound to: 7'b0000101 
	Parameter LP_OPMODE_MUL_ACC bound to: 7'b0100101 
	Parameter LP_DSP_Z_MUX_NORMAL bound to: 3'b011 
	Parameter LP_DSP_Z_MUX_MUL bound to: 3'b000 
	Parameter LP_DSP_Z_MUX_MUL_ACC bound to: 3'b010 
	Parameter LP_DSP_Z_MUX_REDUCTION bound to: 3'b010 
	Parameter LP_DSP_Y_MUX_MUL bound to: 2'b01 
	Parameter LP_DSP_Y_MUX_MUL_ACC bound to: 2'b01 
	Parameter LP_DSP_X_MUX_NORMAL bound to: 2'b11 
	Parameter LP_DSP_X_MUX_MUL bound to: 2'b01 
	Parameter LP_DSP_X_MUX_MUL_ACC bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:314]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:12464]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: FALSE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (29#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:12464]
INFO: [Synth 8-6155] done synthesizing module 'alu_submodule' (30#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'alu' (31#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu__parameterized0' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu.sv:1]
	Parameter OP_WIDTH bound to: 32 - type: integer 
	Parameter PARALLEL_IF_NUM bound to: 4 - type: integer 
	Parameter V_LANE_NUM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu_submodule__parameterized0' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:2]
	Parameter V_LANE_NUM bound to: 1 - type: integer 
	Parameter LP_MAX_PIPE_STAGES bound to: 4 - type: integer 
	Parameter LP_OPMODE_NORMAL bound to: 7'b0110011 
	Parameter LP_OPMODE_MUL bound to: 7'b0000101 
	Parameter LP_OPMODE_MUL_ACC bound to: 7'b0100101 
	Parameter LP_DSP_Z_MUX_NORMAL bound to: 3'b011 
	Parameter LP_DSP_Z_MUX_MUL bound to: 3'b000 
	Parameter LP_DSP_Z_MUX_MUL_ACC bound to: 3'b010 
	Parameter LP_DSP_Z_MUX_REDUCTION bound to: 3'b010 
	Parameter LP_DSP_Y_MUX_MUL bound to: 2'b01 
	Parameter LP_DSP_Y_MUX_MUL_ACC bound to: 2'b01 
	Parameter LP_DSP_X_MUX_NORMAL bound to: 2'b11 
	Parameter LP_DSP_X_MUX_MUL bound to: 2'b01 
	Parameter LP_DSP_X_MUX_MUL_ACC bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:314]
INFO: [Synth 8-6155] done synthesizing module 'alu_submodule__parameterized0' (31#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'alu__parameterized0' (31#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu__parameterized1' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu.sv:1]
	Parameter OP_WIDTH bound to: 32 - type: integer 
	Parameter PARALLEL_IF_NUM bound to: 4 - type: integer 
	Parameter V_LANE_NUM bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu_submodule__parameterized1' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:2]
	Parameter V_LANE_NUM bound to: 2 - type: integer 
	Parameter LP_MAX_PIPE_STAGES bound to: 4 - type: integer 
	Parameter LP_OPMODE_NORMAL bound to: 7'b0110011 
	Parameter LP_OPMODE_MUL bound to: 7'b0000101 
	Parameter LP_OPMODE_MUL_ACC bound to: 7'b0100101 
	Parameter LP_DSP_Z_MUX_NORMAL bound to: 3'b011 
	Parameter LP_DSP_Z_MUX_MUL bound to: 3'b000 
	Parameter LP_DSP_Z_MUX_MUL_ACC bound to: 3'b010 
	Parameter LP_DSP_Z_MUX_REDUCTION bound to: 3'b010 
	Parameter LP_DSP_Y_MUX_MUL bound to: 2'b01 
	Parameter LP_DSP_Y_MUX_MUL_ACC bound to: 2'b01 
	Parameter LP_DSP_X_MUX_NORMAL bound to: 2'b11 
	Parameter LP_DSP_X_MUX_MUL bound to: 2'b01 
	Parameter LP_DSP_X_MUX_MUL_ACC bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:314]
INFO: [Synth 8-6155] done synthesizing module 'alu_submodule__parameterized1' (31#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'alu__parameterized1' (31#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu__parameterized2' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu.sv:1]
	Parameter OP_WIDTH bound to: 32 - type: integer 
	Parameter PARALLEL_IF_NUM bound to: 4 - type: integer 
	Parameter V_LANE_NUM bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu_submodule__parameterized2' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:2]
	Parameter V_LANE_NUM bound to: 3 - type: integer 
	Parameter LP_MAX_PIPE_STAGES bound to: 4 - type: integer 
	Parameter LP_OPMODE_NORMAL bound to: 7'b0110011 
	Parameter LP_OPMODE_MUL bound to: 7'b0000101 
	Parameter LP_OPMODE_MUL_ACC bound to: 7'b0100101 
	Parameter LP_DSP_Z_MUX_NORMAL bound to: 3'b011 
	Parameter LP_DSP_Z_MUX_MUL bound to: 3'b000 
	Parameter LP_DSP_Z_MUX_MUL_ACC bound to: 3'b010 
	Parameter LP_DSP_Z_MUX_REDUCTION bound to: 3'b010 
	Parameter LP_DSP_Y_MUX_MUL bound to: 2'b01 
	Parameter LP_DSP_Y_MUX_MUL_ACC bound to: 2'b01 
	Parameter LP_DSP_X_MUX_NORMAL bound to: 2'b11 
	Parameter LP_DSP_X_MUX_MUL bound to: 2'b01 
	Parameter LP_DSP_X_MUX_MUL_ACC bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:314]
INFO: [Synth 8-6155] done synthesizing module 'alu_submodule__parameterized2' (31#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'alu__parameterized2' (31#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu__parameterized3' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu.sv:1]
	Parameter OP_WIDTH bound to: 32 - type: integer 
	Parameter PARALLEL_IF_NUM bound to: 4 - type: integer 
	Parameter V_LANE_NUM bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu_submodule__parameterized3' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:2]
	Parameter V_LANE_NUM bound to: 4 - type: integer 
	Parameter LP_MAX_PIPE_STAGES bound to: 4 - type: integer 
	Parameter LP_OPMODE_NORMAL bound to: 7'b0110011 
	Parameter LP_OPMODE_MUL bound to: 7'b0000101 
	Parameter LP_OPMODE_MUL_ACC bound to: 7'b0100101 
	Parameter LP_DSP_Z_MUX_NORMAL bound to: 3'b011 
	Parameter LP_DSP_Z_MUX_MUL bound to: 3'b000 
	Parameter LP_DSP_Z_MUX_MUL_ACC bound to: 3'b010 
	Parameter LP_DSP_Z_MUX_REDUCTION bound to: 3'b010 
	Parameter LP_DSP_Y_MUX_MUL bound to: 2'b01 
	Parameter LP_DSP_Y_MUX_MUL_ACC bound to: 2'b01 
	Parameter LP_DSP_X_MUX_NORMAL bound to: 2'b11 
	Parameter LP_DSP_X_MUX_MUL bound to: 2'b01 
	Parameter LP_DSP_X_MUX_MUL_ACC bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:314]
INFO: [Synth 8-6155] done synthesizing module 'alu_submodule__parameterized3' (31#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'alu__parameterized3' (31#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu__parameterized4' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu.sv:1]
	Parameter OP_WIDTH bound to: 32 - type: integer 
	Parameter PARALLEL_IF_NUM bound to: 4 - type: integer 
	Parameter V_LANE_NUM bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu_submodule__parameterized4' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:2]
	Parameter V_LANE_NUM bound to: 5 - type: integer 
	Parameter LP_MAX_PIPE_STAGES bound to: 4 - type: integer 
	Parameter LP_OPMODE_NORMAL bound to: 7'b0110011 
	Parameter LP_OPMODE_MUL bound to: 7'b0000101 
	Parameter LP_OPMODE_MUL_ACC bound to: 7'b0100101 
	Parameter LP_DSP_Z_MUX_NORMAL bound to: 3'b011 
	Parameter LP_DSP_Z_MUX_MUL bound to: 3'b000 
	Parameter LP_DSP_Z_MUX_MUL_ACC bound to: 3'b010 
	Parameter LP_DSP_Z_MUX_REDUCTION bound to: 3'b010 
	Parameter LP_DSP_Y_MUX_MUL bound to: 2'b01 
	Parameter LP_DSP_Y_MUX_MUL_ACC bound to: 2'b01 
	Parameter LP_DSP_X_MUX_NORMAL bound to: 2'b11 
	Parameter LP_DSP_X_MUX_MUL bound to: 2'b01 
	Parameter LP_DSP_X_MUX_MUL_ACC bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:314]
INFO: [Synth 8-6155] done synthesizing module 'alu_submodule__parameterized4' (31#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'alu__parameterized4' (31#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu__parameterized5' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu.sv:1]
	Parameter OP_WIDTH bound to: 32 - type: integer 
	Parameter PARALLEL_IF_NUM bound to: 4 - type: integer 
	Parameter V_LANE_NUM bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu_submodule__parameterized5' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:2]
	Parameter V_LANE_NUM bound to: 6 - type: integer 
	Parameter LP_MAX_PIPE_STAGES bound to: 4 - type: integer 
	Parameter LP_OPMODE_NORMAL bound to: 7'b0110011 
	Parameter LP_OPMODE_MUL bound to: 7'b0000101 
	Parameter LP_OPMODE_MUL_ACC bound to: 7'b0100101 
	Parameter LP_DSP_Z_MUX_NORMAL bound to: 3'b011 
	Parameter LP_DSP_Z_MUX_MUL bound to: 3'b000 
	Parameter LP_DSP_Z_MUX_MUL_ACC bound to: 3'b010 
	Parameter LP_DSP_Z_MUX_REDUCTION bound to: 3'b010 
	Parameter LP_DSP_Y_MUX_MUL bound to: 2'b01 
	Parameter LP_DSP_Y_MUX_MUL_ACC bound to: 2'b01 
	Parameter LP_DSP_X_MUX_NORMAL bound to: 2'b11 
	Parameter LP_DSP_X_MUX_MUL bound to: 2'b01 
	Parameter LP_DSP_X_MUX_MUL_ACC bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:314]
INFO: [Synth 8-6155] done synthesizing module 'alu_submodule__parameterized5' (31#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'alu__parameterized5' (31#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu__parameterized6' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu.sv:1]
	Parameter OP_WIDTH bound to: 32 - type: integer 
	Parameter PARALLEL_IF_NUM bound to: 4 - type: integer 
	Parameter V_LANE_NUM bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu_submodule__parameterized6' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:2]
	Parameter V_LANE_NUM bound to: 7 - type: integer 
	Parameter LP_MAX_PIPE_STAGES bound to: 4 - type: integer 
	Parameter LP_OPMODE_NORMAL bound to: 7'b0110011 
	Parameter LP_OPMODE_MUL bound to: 7'b0000101 
	Parameter LP_OPMODE_MUL_ACC bound to: 7'b0100101 
	Parameter LP_DSP_Z_MUX_NORMAL bound to: 3'b011 
	Parameter LP_DSP_Z_MUX_MUL bound to: 3'b000 
	Parameter LP_DSP_Z_MUX_MUL_ACC bound to: 3'b010 
	Parameter LP_DSP_Z_MUX_REDUCTION bound to: 3'b010 
	Parameter LP_DSP_Y_MUX_MUL bound to: 2'b01 
	Parameter LP_DSP_Y_MUX_MUL_ACC bound to: 2'b01 
	Parameter LP_DSP_X_MUX_NORMAL bound to: 2'b11 
	Parameter LP_DSP_X_MUX_MUL bound to: 2'b01 
	Parameter LP_DSP_X_MUX_MUL_ACC bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:314]
INFO: [Synth 8-6155] done synthesizing module 'alu_submodule__parameterized6' (31#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu_submodule.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'alu__parameterized6' (31#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_lane/rtl/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Driver_vlane_interconnect' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Driver_vlane_interconnect.sv:1]
	Parameter W_PORTS_NUM bound to: 4 - type: integer 
	Parameter R_PORTS_NUM bound to: 8 - type: integer 
	Parameter VLANE_NUM bound to: 8 - type: integer 
	Parameter MEM_DEPTH bound to: 512 - type: integer 
	Parameter ALU_OPMODE bound to: 9 - type: integer 
	Parameter MAX_VL_PER_LANE bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Driver_vlane_interconnect' (32#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Driver_vlane_interconnect.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-226] default block is never used [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:562]
INFO: [Synth 8-6155] done synthesizing module 'Vlane_with_low_lvl_ctrl' (33#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/v_cu/rtl/Vlane_with_low_lvl_ctrl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mem_subsys' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/mem_subs/rtl/mem_subsys.sv:6]
	Parameter VLEN bound to: 4096 - type: integer 
	Parameter VLANE_NUM bound to: 8 - type: integer 
	Parameter MAX_VECTORS_BUFFD bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_XFER_SIZE_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'm_cu' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/mem_subs/m_cu/rtl/m_cu.sv:6]
	Parameter VLEN bound to: 4096 - type: integer 
	Parameter VLANE_NUM bound to: 8 - type: integer 
	Parameter MAX_VECTORS_BUFFD bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_XFER_SIZE_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'm_cu' (34#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/mem_subs/m_cu/rtl/m_cu.sv:6]
INFO: [Synth 8-6157] synthesizing module 'buff_array' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/mem_subs/buff_array/rtl/buff_array.sv:6]
	Parameter VLEN bound to: 4096 - type: integer 
	Parameter VLANE_NUM bound to: 8 - type: integer 
	Parameter MAX_VECTORS_BUFFD bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_XFER_SIZE_WIDTH bound to: 32 - type: integer 
	Parameter VLMAX bound to: 4096 - type: integer 
	Parameter VLMAX_PVL bound to: 512 - type: integer 
	Parameter VLMAX32 bound to: 1024 - type: integer 
	Parameter VLMAX32_PVL bound to: 128 - type: integer 
	Parameter BUFF_DEPTH bound to: 128 - type: integer 
	Parameter WORD_CNTR_WIDTH bound to: 10 - type: integer 
	Parameter BATCH_CNTR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sdp_bwe_bram__parameterized0' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/sdp_bwe_bram.sv:6]
	Parameter NB_COL bound to: 4 - type: integer 
	Parameter COL_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 128 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'sdp_bwe_bram__parameterized0' (34#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/sdp_bwe_bram.sv:6]
INFO: [Synth 8-6157] synthesizing module 'sdp_bwe_bram__parameterized1' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/sdp_bwe_bram.sv:6]
	Parameter NB_COL bound to: 4 - type: integer 
	Parameter COL_WIDTH bound to: 9 - type: integer 
	Parameter RAM_DEPTH bound to: 128 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'sdp_bwe_bram__parameterized1' (34#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/sdp_bwe_bram.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'buff_array' (35#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/mem_subs/buff_array/rtl/buff_array.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_subsys' (36#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/mem_subs/rtl/mem_subsys.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'vector_core' (37#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/vector_core/rtl/vector_core.sv:1]
WARNING: [Synth 8-689] width (1) of port connection 'wr_tstrb_msk_o' does not match port width (4) of module 'vector_core' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/rtl/riscv_v.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'riscv_v' (38#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/rtl/riscv_v.sv:1]
INFO: [Synth 8-638] synthesizing module 'cache_contr_nway_vnv' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_cache/rtl/cache_contr_nway_vnv_axi.vhd:48]
	Parameter C_PHY_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TS_BRAM_TYPE bound to: HIGH_PERFORMANCE - type: string 
	Parameter C_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter C_LVL1_CACHE_SIZE bound to: 1024 - type: integer 
	Parameter C_LVL2_CACHE_SIZE bound to: 4096 - type: integer 
	Parameter C_LVL2C_ASSOCIATIVITY bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_sp_ar' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/ram_sp_ar.vhd:26]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram_sp_ar' (39#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/ram_sp_ar.vhd:26]
INFO: [Synth 8-638] synthesizing module 'ram_sp_ar__parameterized0' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/ram_sp_ar.vhd:26]
	Parameter RAM_WIDTH bound to: 22 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram_sp_ar__parameterized0' (39#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/ram_sp_ar.vhd:26]
INFO: [Synth 8-638] synthesizing module 'RAM_sp_ar_bw' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/ram_sp_ar_bw.vhd:30]
	Parameter NB_COL bound to: 4 - type: integer 
	Parameter COL_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'RAM_sp_ar_bw' (40#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/ram_sp_ar_bw.vhd:30]
INFO: [Synth 8-638] synthesizing module 'ram_sp_ar__parameterized1' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/ram_sp_ar.vhd:26]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram_sp_ar__parameterized1' (40#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/ram_sp_ar.vhd:26]
INFO: [Synth 8-638] synthesizing module 'RAM_tdp_rf' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/ram_tdp_rf.vhd:46]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'RAM_tdp_rf' (41#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/ram_tdp_rf.vhd:46]
INFO: [Synth 8-638] synthesizing module 'RAM_tdp_rf__parameterized0' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/ram_tdp_rf.vhd:46]
	Parameter RAM_WIDTH bound to: 26 - type: integer 
	Parameter RAM_DEPTH bound to: 64 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'RAM_tdp_rf__parameterized0' (41#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/common/ram_tdp_rf.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'cache_contr_nway_vnv' (42#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_cache/rtl/cache_contr_nway_vnv_axi.vhd:48]
INFO: [Synth 8-638] synthesizing module 'riscv_axif_m_ctrl' [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_axif_m_ctrl/rtl/riscv_axif_m_ctrl.vhd:161]
	Parameter C_M_AXI_BURST_LEN bound to: 8 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'riscv_axif_m_ctrl' (43#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/scalar_axif_m_ctrl/rtl/riscv_axif_m_ctrl.vhd:161]
INFO: [Synth 8-6155] done synthesizing module 'riscv_v_w_mem_subsystem' (44#1) [C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/hdl/riscv-v/rtl/riscv_v_w_mem_subsystem.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1481.855 ; gain = 446.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1481.855 ; gain = 446.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1481.855 ; gain = 446.312
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1481.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1545.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 1545.359 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:38 ; elapsed = 00:01:38 . Memory (MB): peak = 1545.359 ; gain = 509.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:38 ; elapsed = 00:01:38 . Memory (MB): peak = 1545.359 ; gain = 509.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:38 . Memory (MB): peak = 1545.359 ; gain = 509.816
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Complete_sublane_driver_new'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Partial_sublane_driver'
INFO: [Synth 8-802] inferred FSM for state register 'store_write_state_reg_reg' in module 'm_cu'
INFO: [Synth 8-802] inferred FSM for state register 'store_read_state_reg_reg' in module 'm_cu'
INFO: [Synth 8-802] inferred FSM for state register 'load_write_state_reg_reg' in module 'm_cu'
INFO: [Synth 8-802] inferred FSM for state register 'load_read_state_reg_reg' in module 'm_cu'
INFO: [Synth 8-802] inferred FSM for state register 'cc_state_reg_reg' in module 'cache_contr_nway_vnv'
INFO: [Synth 8-802] inferred FSM for state register 'mc_state_reg_reg' in module 'cache_contr_nway_vnv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
             NORMAL_MODE |                              110 |                              001
               READ_MODE |                              101 |                              010
          REDUCTION_MODE |                              011 |                              100
    REDUCTION_WRITE_MODE |                              010 |                              101
               LOAD_MODE |                              100 |                              011
                   SLIDE |                              001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Complete_sublane_driver_new'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                              000
             NORMAL_MODE |                           000010 |                              001
               READ_MODE |                           000100 |                              010
          REDUCTION_MODE |                           001000 |                              100
    REDUCTION_WRITE_MODE |                           010000 |                              101
               LOAD_MODE |                           100000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Partial_sublane_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         store_read_idle |                              000 |                             0000
      store_read_indexed |                              001 |                             0100
    store_read_indexed_2 |                              010 |                             0101
    store_read_indexed_3 |                              011 |                             0110
      store_read_strided |                              100 |                             0010
    store_read_strided_2 |                              101 |                             0011
         store_read_unit |                              110 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'store_read_state_reg_reg' using encoding 'sequential' in module 'm_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        store_write_idle |                               00 |                             0000
 store_write_idle_buffed |                               01 |                             0001
             store_write |                               10 |                             0010
        store_write_wait |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'store_write_state_reg_reg' using encoding 'sequential' in module 'm_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         load_write_idle |                              000 |                             0000
      load_write_indexed |                              001 |                             0100
    load_write_indexed_2 |                              010 |                             0101
    load_write_indexed_3 |                              011 |                             0110
      load_write_strided |                              100 |                             0010
    load_write_strided_2 |                              101 |                             0011
         load_write_unit |                              110 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'load_write_state_reg_reg' using encoding 'sequential' in module 'm_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          load_read_idle |                               00 |                             0000
   load_read_idle_buffed |                               01 |                             0001
          load_read_wait |                               10 |                             0010
               load_read |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'load_read_state_reg_reg' using encoding 'sequential' in module 'm_cu'
INFO: [Synth 8-3971] The signal "RAM_tdp_rf:/ram_array_v_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "RAM_tdp_rf__parameterized0:/ram_array_v_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   flush |                               01 |                               01
                   fetch |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mc_state_reg_reg' using encoding 'sequential' in module 'cache_contr_nway_vnv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
          set_lvl2_dirty |                             0001 |                             0001
        check_lvl2_instr |                             0010 |                             0010
             fetch_instr |                             0011 |                             0100
         update_instr_ts |                             0100 |                             1001
    flush_dependent_data |                             0101 |                             0111
              flush_data |                             0110 |                             0110
         check_lvl2_data |                             0111 |                             0011
              fetch_data |                             1000 |                             0101
          update_data_ts |                             1001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cc_state_reg_reg' using encoding 'sequential' in module 'cache_contr_nway_vnv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:55 ; elapsed = 00:01:55 . Memory (MB): peak = 1545.359 ; gain = 509.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 5     
	   2 Input   32 Bit       Adders := 15    
	   2 Input   30 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 9     
	   2 Input   12 Bit       Adders := 8     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 29    
	   3 Input    9 Bit       Adders := 4     
	   4 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 17    
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 9     
	   3 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 8     
+---XORs : 
	   2 Input     32 Bit         XORs := 49    
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               96 Bit    Registers := 64    
	               72 Bit    Registers := 19    
	               45 Bit    Registers := 64    
	               36 Bit    Registers := 16    
	               32 Bit    Registers := 622   
	               30 Bit    Registers := 2     
	               26 Bit    Registers := 16    
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 64    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 448   
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 268   
	                3 Bit    Registers := 341   
	                2 Bit    Registers := 346   
	                1 Bit    Registers := 587   
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 4     
	              16K Bit	(512 X 32 bit)          RAMs := 80    
	               4K Bit	(128 X 32 bit)          RAMs := 24    
	               4K Bit	(128 X 36 bit)          RAMs := 8     
	               1K Bit	(64 X 26 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 8     
	   2 Input   48 Bit        Muxes := 32    
	   2 Input   36 Bit        Muxes := 48    
	   2 Input   32 Bit        Muxes := 1130  
	  11 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 60    
	   4 Input   32 Bit        Muxes := 174   
	   5 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 6     
	   2 Input   30 Bit        Muxes := 32    
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 156   
	   3 Input   26 Bit        Muxes := 8     
	  10 Input   26 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 4     
	  10 Input   24 Bit        Muxes := 1     
	  10 Input   22 Bit        Muxes := 1     
	   4 Input   20 Bit        Muxes := 10    
	  10 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 165   
	   4 Input   16 Bit        Muxes := 1     
	  10 Input   16 Bit        Muxes := 2     
	  10 Input   13 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 3     
	   8 Input   12 Bit        Muxes := 1     
	   8 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 60    
	   3 Input   10 Bit        Muxes := 4     
	  10 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 355   
	   4 Input    9 Bit        Muxes := 24    
	   3 Input    9 Bit        Muxes := 32    
	   7 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 224   
	   4 Input    8 Bit        Muxes := 72    
	  10 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 9     
	   4 Input    6 Bit        Muxes := 32    
	   6 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 57    
	   7 Input    6 Bit        Muxes := 3     
	   5 Input    6 Bit        Muxes := 3     
	  10 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 9     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 225   
	   4 Input    4 Bit        Muxes := 56    
	   3 Input    4 Bit        Muxes := 9     
	  10 Input    4 Bit        Muxes := 4     
	  29 Input    4 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 81    
	   6 Input    3 Bit        Muxes := 3     
	   9 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 9     
	   7 Input    3 Bit        Muxes := 5     
	   8 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 4     
	  14 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 104   
	   4 Input    2 Bit        Muxes := 17    
	   5 Input    2 Bit        Muxes := 32    
	   6 Input    2 Bit        Muxes := 7     
	   8 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 3     
	   7 Input    2 Bit        Muxes := 2     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 516   
	  14 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 7     
	   9 Input    1 Bit        Muxes := 32    
	   7 Input    1 Bit        Muxes := 60    
	   5 Input    1 Bit        Muxes := 12    
	   6 Input    1 Bit        Muxes := 54    
	   4 Input    1 Bit        Muxes := 17    
	   8 Input    1 Bit        Muxes := 7     
	  10 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[7].read_data_prep_reg_reg[7][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[6].read_data_prep_reg_reg[6][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[5].read_data_prep_reg_reg[5][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[4].read_data_prep_reg_reg[4][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[3].read_data_prep_reg_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[2].read_data_prep_reg_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[1].read_data_prep_reg_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[0].read_data_prep_reg_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[7].read_data_prep_reg_reg[7][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[6].read_data_prep_reg_reg[6][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[5].read_data_prep_reg_reg[5][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[4].read_data_prep_reg_reg[4][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[3].read_data_prep_reg_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[2].read_data_prep_reg_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[1].read_data_prep_reg_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[0].read_data_prep_reg_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[7].read_data_prep_reg_reg[7][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[6].read_data_prep_reg_reg[6][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[5].read_data_prep_reg_reg[5][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[4].read_data_prep_reg_reg[4][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[3].read_data_prep_reg_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[2].read_data_prep_reg_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[1].read_data_prep_reg_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[0].read_data_prep_reg_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[7].read_data_prep_reg_reg[7][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[6].read_data_prep_reg_reg[6][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[5].read_data_prep_reg_reg[5][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[4].read_data_prep_reg_reg[4][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[3].read_data_prep_reg_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[2].read_data_prep_reg_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[1].read_data_prep_reg_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[0].read_data_prep_reg_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[7].read_data_prep_reg_reg[7][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[6].read_data_prep_reg_reg[6][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[5].read_data_prep_reg_reg[5][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[4].read_data_prep_reg_reg[4][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[3].read_data_prep_reg_reg[3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[2].read_data_prep_reg_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[1].read_data_prep_reg_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[0].read_data_prep_reg_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[7].read_data_prep_reg_reg[7][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[6].read_data_prep_reg_reg[6][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[5].read_data_prep_reg_reg[5][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[4].read_data_prep_reg_reg[4][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[3].read_data_prep_reg_reg[3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[2].read_data_prep_reg_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[1].read_data_prep_reg_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[0].read_data_prep_reg_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[7].read_data_prep_reg_reg[7][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[6].read_data_prep_reg_reg[6][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[5].read_data_prep_reg_reg[5][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[4].read_data_prep_reg_reg[4][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[3].read_data_prep_reg_reg[3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[2].read_data_prep_reg_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[1].read_data_prep_reg_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[0].read_data_prep_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[7].read_data_prep_reg_reg[7][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[6].read_data_prep_reg_reg[6][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[5].read_data_prep_reg_reg[5][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[4].read_data_prep_reg_reg[4][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[3].read_data_prep_reg_reg[3][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[2].read_data_prep_reg_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[1].read_data_prep_reg_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[0].read_data_prep_reg_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[7].read_data_prep_reg_reg[7][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[7].read_data_prep_reg_reg[7][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[6].read_data_prep_reg_reg[6][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[6].read_data_prep_reg_reg[6][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[5].read_data_prep_reg_reg[5][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[5].read_data_prep_reg_reg[5][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[4].read_data_prep_reg_reg[4][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[4].read_data_prep_reg_reg[4][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[3].read_data_prep_reg_reg[3][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[3].read_data_prep_reg_reg[3][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[2].read_data_prep_reg_reg[2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[2].read_data_prep_reg_reg[2][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[1].read_data_prep_reg_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[1].read_data_prep_reg_reg[1][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[0].read_data_prep_reg_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[0].read_data_prep_reg_reg[0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[7].read_data_prep_reg_reg[7][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[7].read_data_prep_reg_reg[7][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[6].read_data_prep_reg_reg[6][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[6].read_data_prep_reg_reg[6][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[5].read_data_prep_reg_reg[5][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[5].read_data_prep_reg_reg[5][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[4].read_data_prep_reg_reg[4][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[4].read_data_prep_reg_reg[4][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[3].read_data_prep_reg_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[3].read_data_prep_reg_reg[3][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[2].read_data_prep_reg_reg[2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[2].read_data_prep_reg_reg[2][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[1].read_data_prep_reg_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[1].read_data_prep_reg_reg[1][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[0].read_data_prep_reg_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[0].read_data_prep_reg_reg[0][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[7].read_data_prep_reg_reg[7][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[7].read_data_prep_reg_reg[7][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[6].read_data_prep_reg_reg[6][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VL_instances[2].Vector_Lane_inst /\genblk2[6].read_data_prep_reg_reg[6][50] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port alu_stall_i in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_stall_i in module alu__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_stall_i in module alu__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][5]' (FDR) to 'ALU_imm_data_reg[2][2][6]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][6]' (FDR) to 'ALU_imm_data_reg[2][2][7]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][7]' (FDR) to 'ALU_imm_data_reg[2][2][8]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][8]' (FDR) to 'ALU_imm_data_reg[2][2][9]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][9]' (FDR) to 'ALU_imm_data_reg[2][2][10]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][10]' (FDR) to 'ALU_imm_data_reg[2][2][11]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][11]' (FDR) to 'ALU_imm_data_reg[2][2][12]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][12]' (FDR) to 'ALU_imm_data_reg[2][2][13]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][13]' (FDR) to 'ALU_imm_data_reg[2][2][14]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][14]' (FDR) to 'ALU_imm_data_reg[2][2][15]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][15]' (FDR) to 'ALU_imm_data_reg[2][2][16]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][16]' (FDR) to 'ALU_imm_data_reg[2][2][17]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][17]' (FDR) to 'ALU_imm_data_reg[2][2][18]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][18]' (FDR) to 'ALU_imm_data_reg[2][2][19]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][19]' (FDR) to 'ALU_imm_data_reg[2][2][20]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][20]' (FDR) to 'ALU_imm_data_reg[2][2][21]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][21]' (FDR) to 'ALU_imm_data_reg[2][2][22]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][22]' (FDR) to 'ALU_imm_data_reg[2][2][23]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][23]' (FDR) to 'ALU_imm_data_reg[2][2][24]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][24]' (FDR) to 'ALU_imm_data_reg[2][2][25]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][25]' (FDR) to 'ALU_imm_data_reg[2][2][26]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][26]' (FDR) to 'ALU_imm_data_reg[2][2][27]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][27]' (FDR) to 'ALU_imm_data_reg[2][2][28]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][28]' (FDR) to 'ALU_imm_data_reg[2][2][29]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][29]' (FDR) to 'ALU_imm_data_reg[2][2][30]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][30]' (FDR) to 'ALU_imm_data_reg[2][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[2][2][31]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][5]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][6]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][7]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][8]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][9]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][10]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][11]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][12]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][13]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][14]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][15]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][16]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][17]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][18]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][19]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][20]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][21]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][22]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][23]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][24]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][25]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][26]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][27]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][28]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][29]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[1][2][30]' (FDR) to 'ALU_imm_data_reg[1][2][31]'
WARNING: [Synth 8-7129] Port alu_stall_i in module alu__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_stall_i in module alu__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_stall_i in module alu__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_stall_i in module alu__parameterized6 is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][5]' (FDR) to 'ALU_imm_data_reg[0][2][6]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][6]' (FDR) to 'ALU_imm_data_reg[0][2][7]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][7]' (FDR) to 'ALU_imm_data_reg[0][2][8]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][8]' (FDR) to 'ALU_imm_data_reg[0][2][9]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][9]' (FDR) to 'ALU_imm_data_reg[0][2][10]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][10]' (FDR) to 'ALU_imm_data_reg[0][2][11]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][11]' (FDR) to 'ALU_imm_data_reg[0][2][12]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][12]' (FDR) to 'ALU_imm_data_reg[0][2][13]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][13]' (FDR) to 'ALU_imm_data_reg[0][2][14]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][14]' (FDR) to 'ALU_imm_data_reg[0][2][15]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][15]' (FDR) to 'ALU_imm_data_reg[0][2][16]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][16]' (FDR) to 'ALU_imm_data_reg[0][2][17]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][17]' (FDR) to 'ALU_imm_data_reg[0][2][18]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][18]' (FDR) to 'ALU_imm_data_reg[0][2][19]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][19]' (FDR) to 'ALU_imm_data_reg[0][2][20]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][20]' (FDR) to 'ALU_imm_data_reg[0][2][21]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][21]' (FDR) to 'ALU_imm_data_reg[0][2][22]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][22]' (FDR) to 'ALU_imm_data_reg[0][2][23]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][23]' (FDR) to 'ALU_imm_data_reg[0][2][24]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][24]' (FDR) to 'ALU_imm_data_reg[0][2][25]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][25]' (FDR) to 'ALU_imm_data_reg[0][2][26]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][26]' (FDR) to 'ALU_imm_data_reg[0][2][27]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][27]' (FDR) to 'ALU_imm_data_reg[0][2][28]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][28]' (FDR) to 'ALU_imm_data_reg[0][2][29]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][29]' (FDR) to 'ALU_imm_data_reg[0][2][30]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][30]' (FDR) to 'ALU_imm_data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[0][2][31]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][5]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][6]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][7]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][8]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][9]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][10]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][11]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][12]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][13]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][14]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][15]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][16]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][17]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][18]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][19]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][20]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][21]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][22]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][23]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Synth 8-3886] merging instance 'ALU_imm_data_reg[3][2][24]' (FDR) to 'ALU_imm_data_reg[3][2][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-7129] Port slide_offset_i[26] in module Address_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[25] in module Address_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[24] in module Address_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[23] in module Address_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[22] in module Address_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[21] in module Address_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[20] in module Address_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[19] in module Address_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[18] in module Address_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[17] in module Address_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[16] in module Address_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[15] in module Address_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[14] in module Address_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[13] in module Address_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[12] in module Address_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[11] in module Address_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[10] in module Address_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[9] in module Address_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[26] in module Address_counter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[25] in module Address_counter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[24] in module Address_counter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[23] in module Address_counter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[22] in module Address_counter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[21] in module Address_counter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[20] in module Address_counter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[19] in module Address_counter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[18] in module Address_counter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[17] in module Address_counter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[16] in module Address_counter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[15] in module Address_counter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[14] in module Address_counter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[13] in module Address_counter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[12] in module Address_counter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[11] in module Address_counter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[10] in module Address_counter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[9] in module Address_counter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[26] in module Address_counter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[25] in module Address_counter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[24] in module Address_counter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[23] in module Address_counter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[22] in module Address_counter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[21] in module Address_counter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[20] in module Address_counter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[19] in module Address_counter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[18] in module Address_counter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[17] in module Address_counter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[16] in module Address_counter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[15] in module Address_counter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[14] in module Address_counter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[13] in module Address_counter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[12] in module Address_counter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[11] in module Address_counter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[10] in module Address_counter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[9] in module Address_counter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[26] in module Address_counter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[25] in module Address_counter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[24] in module Address_counter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[23] in module Address_counter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[22] in module Address_counter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[21] in module Address_counter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[20] in module Address_counter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[19] in module Address_counter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[18] in module Address_counter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[17] in module Address_counter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[16] in module Address_counter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[15] in module Address_counter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[14] in module Address_counter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[13] in module Address_counter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[12] in module Address_counter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[11] in module Address_counter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[10] in module Address_counter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_offset_i[9] in module Address_counter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vlmul_i[2] in module Complete_sublane_driver_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port vlmul_i[1] in module Complete_sublane_driver_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port vlmul_i[0] in module Complete_sublane_driver_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port load_valid_i in module Complete_sublane_driver_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port slide_type_i in module Complete_sublane_driver_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port vsew_i[2] in module Partial_sublane_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port load_valid_i in module Partial_sublane_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port vsew_i[2] in module Partial_sublane_driver__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port load_valid_i in module Partial_sublane_driver__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vsew_i[2] in module Partial_sublane_driver__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port load_valid_i in module Partial_sublane_driver__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_stall_i in module alu__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ldbuff_not_empty_o in module buff_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_store_data_lmul_i[2] in module buff_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_store_data_lmul_i[1] in module buff_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_store_data_lmul_i[0] in module buff_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_store_idx_lmul_i[2] in module buff_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_store_idx_lmul_i[1] in module buff_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_store_idx_lmul_i[0] in module buff_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_store_data_sew_i[2] in module buff_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_store_idx_sew_i[2] in module buff_array is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port v_m_axi_bready driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awid[2] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awid[1] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awid[0] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awlen[7] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awlen[6] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awlen[5] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awlen[4] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awlen[3] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awlen[2] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awlen[1] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awlen[0] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awsize[2] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awsize[1] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awsize[0] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awburst[1] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awburst[0] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awlock driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awcache[3] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awcache[2] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awcache[1] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awcache[0] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awprot[2] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awprot[1] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awprot[0] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awqos[3] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awqos[2] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awqos[1] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awqos[0] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awuser[2] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awuser[1] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_awuser[0] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_wstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_wstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_wstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_wstrb[0] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_wuser[2] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_wuser[1] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_wuser[0] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arid[2] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arid[1] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arid[0] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arlen[7] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arlen[6] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arlen[5] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arlen[4] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arlen[3] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arlen[2] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arlen[1] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arlen[0] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arsize[2] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arsize[1] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arsize[0] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arburst[1] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arburst[0] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arlock driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arcache[3] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arcache[2] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arcache[1] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arcache[0] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arprot[2] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arprot[0] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arqos[3] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arqos[2] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arqos[1] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_arqos[0] driven by constant 0
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_aruser[2] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_aruser[1] driven by constant 1
WARNING: [Synth 8-3917] design riscv_v_w_mem_subsystem__GC0 has port s_m_axi_aruser[0] driven by constant 1
INFO: [Synth 8-3971] The signal "cache_inst/lvl2_cache_generate[0].level_2_cache/ram_array_v_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cache_inst/lvl2_cache_generate[1].level_2_cache/ram_array_v_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cache_inst/lvl2_cache_generate[2].level_2_cache/ram_array_v_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cache_inst/lvl2_cache_generate[3].level_2_cache/ram_array_v_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cache_inst/lvl2_tag_store_generate[0].level_2_tag_store/ram_array_v_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cache_inst/lvl2_tag_store_generate[1].level_2_tag_store/ram_array_v_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cache_inst/lvl2_tag_store_generate[2].level_2_tag_store/ram_array_v_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cache_inst/lvl2_tag_store_generate[3].level_2_tag_store/ram_array_v_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_mc_state_reg_reg[1]) is unused and will be removed from module cache_contr_nway_vnv.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_mc_state_reg_reg[0]) is unused and will be removed from module cache_contr_nway_vnv.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_cc_state_reg_reg[3]) is unused and will be removed from module cache_contr_nway_vnv.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_cc_state_reg_reg[2]) is unused and will be removed from module cache_contr_nway_vnv.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_cc_state_reg_reg[1]) is unused and will be removed from module cache_contr_nway_vnv.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_cc_state_reg_reg[0]) is unused and will be removed from module cache_contr_nway_vnv.
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_0_0 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_1_1 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_2_2 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_3_3 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_4_4 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_5_5 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_6_6 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_7_7 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_8_8 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_9_9 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_10_10 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_11_11 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_12_12 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_13_13 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_14_14 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_15_15 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_16_16 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_17_17 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_18_18 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_19_19 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_20_20 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_21_21 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_22_22 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_23_23 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_24_24 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_25_25 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_26_26 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_27_27 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_28_28 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_29_29 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_30_30 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cache_inst/i_15/instruction_cache/ram_s_reg_0_255_31_31 from module cache_contr_nway_vnv due to constant propagation
INFO: [Synth 8-7066] Removed 32 DRAM instances from module cache_contr_nway_vnv due to constant propagation
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:48 ; elapsed = 00:03:07 . Memory (MB): peak = 1545.359 ; gain = 509.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------+----------------+---------------+----------------+
|Module Name   | RTL Object     | Depth x Width | Implemented As | 
+--------------+----------------+---------------+----------------+
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|renaming_unit | base_addresses | 32x6          | LUT            | 
|v_cu          | alu_opmode_o   | 64x9          | LUT            | 
|v_cu          | alu_opmode_o   | 64x9          | LUT            | 
|m_cu          | emul_calc      | 128x4         | LUT            | 
+--------------+----------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                      | RTL Object                                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\VL_instances[5].Vector_Lane_inst /VRF_inst                                      | gen_lvt_banks[0].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[5].Vector_Lane_inst /VRF_inst                                      | gen_lvt_banks[1].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[5].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[5].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[1].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[5].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[2].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[5].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[3].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[5].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[5].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[1].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[5].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[2].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[5].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[3].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[4].Vector_Lane_inst /VRF_inst                                      | gen_lvt_banks[0].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[4].Vector_Lane_inst /VRF_inst                                      | gen_lvt_banks[1].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[4].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[4].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[1].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[4].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[2].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[4].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[3].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[4].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[4].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[1].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[4].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[2].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[4].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[3].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[2].Vector_Lane_inst /VRF_inst                                      | gen_lvt_banks[0].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[2].Vector_Lane_inst /VRF_inst                                      | gen_lvt_banks[1].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[2].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[2].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[1].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[2].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[2].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[2].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[3].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[2].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[2].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[1].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[2].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[2].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[2].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[3].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[1].Vector_Lane_inst /VRF_inst                                      | gen_lvt_banks[0].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[1].Vector_Lane_inst /VRF_inst                                      | gen_lvt_banks[1].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[1].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[1].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[1].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[1].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[2].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[1].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[3].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[1].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[1].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[1].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[1].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[2].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[1].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[3].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[7].Vector_Lane_inst /VRF_inst                                      | gen_lvt_banks[0].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[7].Vector_Lane_inst /VRF_inst                                      | gen_lvt_banks[1].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[7].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[7].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[1].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[7].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[2].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[7].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[3].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[7].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[7].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[1].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[7].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[2].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[7].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[3].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[6].Vector_Lane_inst /VRF_inst                                      | gen_lvt_banks[0].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[6].Vector_Lane_inst /VRF_inst                                      | gen_lvt_banks[1].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[6].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[6].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[1].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[6].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[2].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[6].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[3].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[6].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[6].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[1].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[6].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[2].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[6].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[3].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[0].Vector_Lane_inst /VRF_inst                                      | gen_lvt_banks[0].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[0].Vector_Lane_inst /VRF_inst                                      | gen_lvt_banks[1].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[0].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[0].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[1].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[0].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[2].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[0].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[3].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[0].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[0].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[1].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[0].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[2].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[0].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[3].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[3].Vector_Lane_inst /VRF_inst                                      | gen_lvt_banks[0].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[3].Vector_Lane_inst /VRF_inst                                      | gen_lvt_banks[1].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[3].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[3].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[1].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[3].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[2].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[3].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[0].gen_RAMs[3].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[3].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[3].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[1].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[3].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[2].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[3].Vector_Lane_inst /VRF_inst                                      | gen_read_banks[1].gen_RAMs[3].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[0].store_data_buffer   | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[0].store_index_buffer  | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[1].store_data_buffer   | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[1].store_index_buffer  | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[2].store_data_buffer   | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[2].store_index_buffer  | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[3].store_data_buffer   | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[3].store_index_buffer  | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[4].store_data_buffer   | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[4].store_index_buffer  | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[5].store_data_buffer   | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[5].store_index_buffer  | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[6].store_data_buffer   | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[6].store_index_buffer  | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[7].store_data_buffer   | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[7].store_index_buffer  | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\load_vlane_iterator[0].load_data_buffer     | byte_write[1].BRAM_reg                                                  | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\load_vlane_iterator[0].load_index_buffer    | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\load_vlane_iterator[1].load_data_buffer     | byte_write[1].BRAM_reg                                                  | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\load_vlane_iterator[1].load_index_buffer    | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\load_vlane_iterator[2].load_data_buffer     | byte_write[1].BRAM_reg                                                  | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\load_vlane_iterator[2].load_index_buffer    | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\load_vlane_iterator[3].load_data_buffer     | byte_write[1].BRAM_reg                                                  | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\load_vlane_iterator[3].load_index_buffer    | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\load_vlane_iterator[4].load_data_buffer     | byte_write[1].BRAM_reg                                                  | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\load_vlane_iterator[4].load_index_buffer    | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\load_vlane_iterator[5].load_data_buffer     | byte_write[1].BRAM_reg                                                  | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\load_vlane_iterator[5].load_index_buffer    | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\load_vlane_iterator[6].load_data_buffer     | byte_write[1].BRAM_reg                                                  | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\load_vlane_iterator[6].load_index_buffer    | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\load_vlane_iterator[7].load_data_buffer     | byte_write[1].BRAM_reg                                                  | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\load_vlane_iterator[7].load_index_buffer    | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------+----------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                             | RTL Object                                               | Inference      | Size (Depth x Width) | Primitives      | 
+----------------------------------------+----------------------------------------------------------+----------------+----------------------+-----------------+
|\VL_instances[5].Vector_Lane_inst /VMRF | gen_lvt_banks[0].gen_RAMs[0].gen_LUTRAM.LVT_RAMs/ram_reg | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[5].Vector_Lane_inst /VMRF | gen_lvt_banks[1].gen_RAMs[0].gen_LUTRAM.LVT_RAMs/ram_reg | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[5].Vector_Lane_inst /VMRF | gen_read_banks[0].gen_RAMs[0].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[5].Vector_Lane_inst /VMRF | gen_read_banks[0].gen_RAMs[1].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[5].Vector_Lane_inst /VMRF | gen_read_banks[1].gen_RAMs[0].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[5].Vector_Lane_inst /VMRF | gen_read_banks[1].gen_RAMs[1].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[4].Vector_Lane_inst /VMRF | gen_lvt_banks[0].gen_RAMs[0].gen_LUTRAM.LVT_RAMs/ram_reg | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[4].Vector_Lane_inst /VMRF | gen_lvt_banks[1].gen_RAMs[0].gen_LUTRAM.LVT_RAMs/ram_reg | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[4].Vector_Lane_inst /VMRF | gen_read_banks[0].gen_RAMs[0].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[4].Vector_Lane_inst /VMRF | gen_read_banks[0].gen_RAMs[1].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[4].Vector_Lane_inst /VMRF | gen_read_banks[1].gen_RAMs[0].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[4].Vector_Lane_inst /VMRF | gen_read_banks[1].gen_RAMs[1].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[2].Vector_Lane_inst /VMRF | gen_lvt_banks[0].gen_RAMs[0].gen_LUTRAM.LVT_RAMs/ram_reg | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[2].Vector_Lane_inst /VMRF | gen_lvt_banks[1].gen_RAMs[0].gen_LUTRAM.LVT_RAMs/ram_reg | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[2].Vector_Lane_inst /VMRF | gen_read_banks[0].gen_RAMs[0].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[2].Vector_Lane_inst /VMRF | gen_read_banks[0].gen_RAMs[1].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[2].Vector_Lane_inst /VMRF | gen_read_banks[1].gen_RAMs[0].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[2].Vector_Lane_inst /VMRF | gen_read_banks[1].gen_RAMs[1].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[1].Vector_Lane_inst /VMRF | gen_lvt_banks[0].gen_RAMs[0].gen_LUTRAM.LVT_RAMs/ram_reg | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[1].Vector_Lane_inst /VMRF | gen_lvt_banks[1].gen_RAMs[0].gen_LUTRAM.LVT_RAMs/ram_reg | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[1].Vector_Lane_inst /VMRF | gen_read_banks[0].gen_RAMs[0].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[1].Vector_Lane_inst /VMRF | gen_read_banks[0].gen_RAMs[1].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[1].Vector_Lane_inst /VMRF | gen_read_banks[1].gen_RAMs[0].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[1].Vector_Lane_inst /VMRF | gen_read_banks[1].gen_RAMs[1].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[7].Vector_Lane_inst /VMRF | gen_lvt_banks[0].gen_RAMs[0].gen_LUTRAM.LVT_RAMs/ram_reg | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[7].Vector_Lane_inst /VMRF | gen_lvt_banks[1].gen_RAMs[0].gen_LUTRAM.LVT_RAMs/ram_reg | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[7].Vector_Lane_inst /VMRF | gen_read_banks[0].gen_RAMs[0].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[7].Vector_Lane_inst /VMRF | gen_read_banks[0].gen_RAMs[1].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[7].Vector_Lane_inst /VMRF | gen_read_banks[1].gen_RAMs[0].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[7].Vector_Lane_inst /VMRF | gen_read_banks[1].gen_RAMs[1].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[6].Vector_Lane_inst /VMRF | gen_lvt_banks[0].gen_RAMs[0].gen_LUTRAM.LVT_RAMs/ram_reg | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[6].Vector_Lane_inst /VMRF | gen_lvt_banks[1].gen_RAMs[0].gen_LUTRAM.LVT_RAMs/ram_reg | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[6].Vector_Lane_inst /VMRF | gen_read_banks[0].gen_RAMs[0].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[6].Vector_Lane_inst /VMRF | gen_read_banks[0].gen_RAMs[1].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[6].Vector_Lane_inst /VMRF | gen_read_banks[1].gen_RAMs[0].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[6].Vector_Lane_inst /VMRF | gen_read_banks[1].gen_RAMs[1].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[0].Vector_Lane_inst /VMRF | gen_lvt_banks[0].gen_RAMs[0].gen_LUTRAM.LVT_RAMs/ram_reg | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[0].Vector_Lane_inst /VMRF | gen_lvt_banks[1].gen_RAMs[0].gen_LUTRAM.LVT_RAMs/ram_reg | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[0].Vector_Lane_inst /VMRF | gen_read_banks[0].gen_RAMs[0].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[0].Vector_Lane_inst /VMRF | gen_read_banks[0].gen_RAMs[1].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[0].Vector_Lane_inst /VMRF | gen_read_banks[1].gen_RAMs[0].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[0].Vector_Lane_inst /VMRF | gen_read_banks[1].gen_RAMs[1].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[3].Vector_Lane_inst /VMRF | gen_lvt_banks[0].gen_RAMs[0].gen_LUTRAM.LVT_RAMs/ram_reg | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[3].Vector_Lane_inst /VMRF | gen_lvt_banks[1].gen_RAMs[0].gen_LUTRAM.LVT_RAMs/ram_reg | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[3].Vector_Lane_inst /VMRF | gen_read_banks[0].gen_RAMs[0].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[3].Vector_Lane_inst /VMRF | gen_read_banks[0].gen_RAMs[1].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[3].Vector_Lane_inst /VMRF | gen_read_banks[1].gen_RAMs[0].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|\VL_instances[3].Vector_Lane_inst /VMRF | gen_read_banks[1].gen_RAMs[1].READ_RAMs/ram_reg          | User Attribute | 512 x 1              | RAM128X1D x 4	  | 
|cache_inst/data_cache                   | ram_array_reg                                            | User Attribute | 256 x 32             | RAM256X1S x 32	 | 
|cache_inst                              | data_tag_store/ram_s_reg                                 | User Attribute | 16 x 24              | RAM16X1S x 24	  | 
+----------------------------------------+----------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:12 ; elapsed = 00:03:32 . Memory (MB): peak = 1545.359 ; gain = 509.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:36 ; elapsed = 00:03:55 . Memory (MB): peak = 1545.359 ; gain = 509.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                     | RTL Object                                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\VL_instances[5].Vector_Lane_inst /VRF_inst                                     | gen_lvt_banks[0].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[5].Vector_Lane_inst /VRF_inst                                     | gen_lvt_banks[1].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[5].Vector_Lane_inst /VRF_inst                                     | gen_read_banks[0].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[5].Vector_Lane_inst /VRF_inst                                     | gen_read_banks[1].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[4].Vector_Lane_inst /VRF_inst                                     | gen_lvt_banks[0].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[4].Vector_Lane_inst /VRF_inst                                     | gen_lvt_banks[1].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[4].Vector_Lane_inst /VRF_inst                                     | gen_read_banks[0].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[4].Vector_Lane_inst /VRF_inst                                     | gen_read_banks[1].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[2].Vector_Lane_inst /VRF_inst                                     | gen_lvt_banks[0].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[2].Vector_Lane_inst /VRF_inst                                     | gen_lvt_banks[1].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[2].Vector_Lane_inst /VRF_inst                                     | gen_read_banks[0].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[2].Vector_Lane_inst /VRF_inst                                     | gen_read_banks[1].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[1].Vector_Lane_inst /VRF_inst                                     | gen_lvt_banks[0].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[1].Vector_Lane_inst /VRF_inst                                     | gen_lvt_banks[1].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[1].Vector_Lane_inst /VRF_inst                                     | gen_read_banks[0].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[1].Vector_Lane_inst /VRF_inst                                     | gen_read_banks[1].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[7].Vector_Lane_inst /VRF_inst                                     | gen_lvt_banks[0].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[7].Vector_Lane_inst /VRF_inst                                     | gen_lvt_banks[1].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[7].Vector_Lane_inst /VRF_inst                                     | gen_read_banks[0].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[7].Vector_Lane_inst /VRF_inst                                     | gen_read_banks[1].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[6].Vector_Lane_inst /VRF_inst                                     | gen_lvt_banks[0].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[6].Vector_Lane_inst /VRF_inst                                     | gen_lvt_banks[1].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[6].Vector_Lane_inst /VRF_inst                                     | gen_read_banks[0].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[6].Vector_Lane_inst /VRF_inst                                     | gen_read_banks[1].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[0].Vector_Lane_inst /VRF_inst                                     | gen_lvt_banks[0].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[0].Vector_Lane_inst /VRF_inst                                     | gen_lvt_banks[1].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[0].Vector_Lane_inst /VRF_inst                                     | gen_read_banks[0].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[0].Vector_Lane_inst /VRF_inst                                     | gen_read_banks[1].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[3].Vector_Lane_inst /VRF_inst                                     | gen_lvt_banks[0].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[3].Vector_Lane_inst /VRF_inst                                     | gen_lvt_banks[1].gen_RAMs[0].gen_BRAM.LVT_RAMs/byte_write[1].BRAM_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[3].Vector_Lane_inst /VRF_inst                                     | gen_read_banks[0].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\VL_instances[3].Vector_Lane_inst /VRF_inst                                     | gen_read_banks[1].gen_RAMs[0].gen_BRAM.READ_RAMs/byte_write[1].BRAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[0].store_data_buffer  | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[1].store_data_buffer  | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[2].store_data_buffer  | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[3].store_data_buffer  | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[4].store_data_buffer  | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[5].store_data_buffer  | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[6].store_data_buffer  | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mem_subsys_inst/buff_array_instance/\sbuff_vlane_iterator[7].store_data_buffer  | byte_write[1].BRAM_reg                                                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+----------------------+---------------+----------------+----------------------+-----------------+
|Module Name           | RTL Object    | Inference      | Size (Depth x Width) | Primitives      | 
+----------------------+---------------+----------------+----------------------+-----------------+
|cache_inst/data_cache | ram_array_reg | User Attribute | 256 x 32             | RAM256X1S x 32	 | 
+----------------------+---------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'riscv_v_inst/vector_core_inst/mem_subsys_inst/buff_array_instance/sbuff_vlane_iterator[2].store_data_buffer/byte_write[1].BRAM_reg' (RAMB18E1) to 'riscv_v_inst/vector_core_inst/mem_subsys_inst/buff_array_instance/sbuff_vlane_iterator[3].store_data_buffer/byte_write[1].BRAM_reg'
INFO: [Synth 8-223] decloning instance 'riscv_v_inst/vector_core_inst/mem_subsys_inst/buff_array_instance/sbuff_vlane_iterator[4].store_data_buffer/byte_write[1].BRAM_reg' (RAMB18E1) to 'riscv_v_inst/vector_core_inst/mem_subsys_inst/buff_array_instance/sbuff_vlane_iterator[5].store_data_buffer/byte_write[1].BRAM_reg'
INFO: [Synth 8-223] decloning instance 'riscv_v_inst/vector_core_inst/mem_subsys_inst/buff_array_instance/sbuff_vlane_iterator[5].store_data_buffer/byte_write[1].BRAM_reg' (RAMB18E1) to 'riscv_v_inst/vector_core_inst/mem_subsys_inst/buff_array_instance/sbuff_vlane_iterator[6].store_data_buffer/byte_write[1].BRAM_reg'
INFO: [Synth 8-223] decloning instance 'riscv_v_inst/vector_core_inst/mem_subsys_inst/buff_array_instance/sbuff_vlane_iterator[6].store_data_buffer/byte_write[1].BRAM_reg' (RAMB18E1) to 'riscv_v_inst/vector_core_inst/mem_subsys_inst/buff_array_instance/sbuff_vlane_iterator[7].store_data_buffer/byte_write[1].BRAM_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:37 ; elapsed = 00:03:57 . Memory (MB): peak = 1545.359 ; gain = 509.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance \riscv_v_inst/scalar_core_inst/data_path_1/register_bank_1/white_box_inst  of module white_box having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:41 ; elapsed = 00:04:01 . Memory (MB): peak = 1545.359 ; gain = 509.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:41 ; elapsed = 00:04:01 . Memory (MB): peak = 1545.359 ; gain = 509.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:41 ; elapsed = 00:04:01 . Memory (MB): peak = 1545.359 ; gain = 509.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:41 ; elapsed = 00:04:01 . Memory (MB): peak = 1545.359 ; gain = 509.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:41 ; elapsed = 00:04:01 . Memory (MB): peak = 1545.359 ; gain = 509.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:41 ; elapsed = 00:04:01 . Memory (MB): peak = 1545.359 ; gain = 509.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |   104|
|3     |LUT1     |   540|
|4     |LUT2     |   389|
|5     |LUT3     |   203|
|6     |LUT4     |    27|
|7     |LUT5     |    15|
|8     |LUT6     |   143|
|9     |MUXF7    |    32|
|10    |RAMB18E1 |    36|
|11    |FDCE     |    17|
|12    |FDRE     |   684|
|13    |FDSE     |    17|
|14    |IBUF     |    44|
|15    |OBUF     |   325|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:41 ; elapsed = 00:04:01 . Memory (MB): peak = 1545.359 ; gain = 509.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 183 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:08 ; elapsed = 00:03:29 . Memory (MB): peak = 1545.359 ; gain = 446.312
Synthesis Optimization Complete : Time (s): cpu = 00:03:41 ; elapsed = 00:04:02 . Memory (MB): peak = 1545.359 ; gain = 509.816
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1545.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1545.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
517 Infos, 177 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:56 ; elapsed = 00:04:21 . Memory (MB): peak = 1545.359 ; gain = 509.816
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexs/OneDrive/Desktop/RISC-V vector core/Github/Branched/RISC-V-vector-processor/vivado_pjt/result/riscv_v_pjt.runs/synth_1/riscv_v_w_mem_subsystem.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_v_w_mem_subsystem_utilization_synth.rpt -pb riscv_v_w_mem_subsystem_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 25 17:37:19 2022...
