<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Codigo03.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="BramComCtrl.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BramComCtrl_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BramComCtrl_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Dac_ctrl.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Digipot_ctrl.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Digipot_ctrl_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Epp_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Epp_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Epp_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Epp_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Epp_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Epp_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Epp_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Epp_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Epp_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Epp_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Epp_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Epp_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Epp_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Epp_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Epp_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Epp_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Epp_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Epp_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Epp_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Epp_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Epp_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Epp_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Epp_top_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Epp_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Epp_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Epp_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Epp_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Epp_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Epp_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Epp_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Epp_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Epp_top_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Epp_top_prueba.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Epp_top_prueba.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Epp_top_prueba.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Epp_top_prueba.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Epp_top_prueba.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Epp_top_prueba.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Epp_top_prueba.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Epp_top_prueba.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Epp_top_prueba.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Epp_top_prueba.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Epp_top_prueba.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Epp_top_prueba.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Epp_top_prueba.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Epp_top_prueba.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Epp_top_prueba.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Epp_top_prueba.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Epp_top_prueba.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Epp_top_prueba_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Epp_top_prueba_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Epp_top_prueba_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Epp_top_prueba_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Epp_top_prueba_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Epp_top_prueba_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Epp_top_prueba_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Epp_top_prueba_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Epp_top_prueba_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Epp_top_prueba_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Epp_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Epp_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Epp_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Epp_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="WacComCtrl.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="WacComCtrl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adc2_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="adcCtrl.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adcCtrl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adcCtrl_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adc_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dac_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dpot_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="epp_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="epp_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="epp_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="epp_top_prueba.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="epp_top_prueba.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="epp_top_prueba.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="secuenciador.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="secuenciador.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="secuenciador.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="secuenciador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="secuenciador_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="secuenciador_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="secuenciador_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="secuenciador_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="secuenciador_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_operaciones.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="test_operaciones.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="test_operaciones.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_operaciones_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="wacComCtrl_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wacComCtrl_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wacCtrl.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="wacCtrl.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="wacCtrl.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="wacCtrl.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="wacCtrl.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="wacCtrl.xst"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="wacTest.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="wacTest_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="wacTest_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wacTest_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1450202572" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1450202572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1470681903" xil_pn:in_ck="7855672726428757034" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1470681903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BramComCtrl.v"/>
      <outfile xil_pn:name="BramComCtrl_tb.v"/>
      <outfile xil_pn:name="Clk_div.v"/>
      <outfile xil_pn:name="Dac_ctrl.v"/>
      <outfile xil_pn:name="Digipot_ctrl.v"/>
      <outfile xil_pn:name="EppCtrl.v"/>
      <outfile xil_pn:name="Epp_top.v"/>
      <outfile xil_pn:name="Epp_top_prueba.v"/>
      <outfile xil_pn:name="WacComCtrl.v"/>
      <outfile xil_pn:name="adc2_tb.v"/>
      <outfile xil_pn:name="adcCtrl.v"/>
      <outfile xil_pn:name="adcCtrl2.v"/>
      <outfile xil_pn:name="adc_tb.v"/>
      <outfile xil_pn:name="dac_tb.v"/>
      <outfile xil_pn:name="display.v"/>
      <outfile xil_pn:name="dpot_tb.v"/>
      <outfile xil_pn:name="secuenciador.v"/>
      <outfile xil_pn:name="secuenciador_tb.v"/>
      <outfile xil_pn:name="test_operaciones.v"/>
      <outfile xil_pn:name="test_operaciones_tb.v"/>
      <outfile xil_pn:name="wacComCtrl_tb.v"/>
      <outfile xil_pn:name="wacCtrl.v"/>
      <outfile xil_pn:name="wacTest.v"/>
      <outfile xil_pn:name="wacTest_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1470166895" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6595387094097477537" xil_pn:start_ts="1470166895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1470166895" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4045253761358247459" xil_pn:start_ts="1470166895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453848245" xil_pn:in_ck="2640051205406658505" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1984788880652740426" xil_pn:start_ts="1453848244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Bram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Bram.v"/>
    </transform>
    <transform xil_pn:end_ts="1470681903" xil_pn:in_ck="7855672726428757034" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1470681903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BramComCtrl.v"/>
      <outfile xil_pn:name="BramComCtrl_tb.v"/>
      <outfile xil_pn:name="Clk_div.v"/>
      <outfile xil_pn:name="Dac_ctrl.v"/>
      <outfile xil_pn:name="Digipot_ctrl.v"/>
      <outfile xil_pn:name="EppCtrl.v"/>
      <outfile xil_pn:name="Epp_top.v"/>
      <outfile xil_pn:name="Epp_top_prueba.v"/>
      <outfile xil_pn:name="WacComCtrl.v"/>
      <outfile xil_pn:name="adc2_tb.v"/>
      <outfile xil_pn:name="adcCtrl.v"/>
      <outfile xil_pn:name="adcCtrl2.v"/>
      <outfile xil_pn:name="adc_tb.v"/>
      <outfile xil_pn:name="dac_tb.v"/>
      <outfile xil_pn:name="display.v"/>
      <outfile xil_pn:name="dpot_tb.v"/>
      <outfile xil_pn:name="secuenciador.v"/>
      <outfile xil_pn:name="secuenciador_tb.v"/>
      <outfile xil_pn:name="test_operaciones.v"/>
      <outfile xil_pn:name="test_operaciones_tb.v"/>
      <outfile xil_pn:name="wacComCtrl_tb.v"/>
      <outfile xil_pn:name="wacCtrl.v"/>
      <outfile xil_pn:name="wacTest.v"/>
      <outfile xil_pn:name="wacTest_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1470681910" xil_pn:in_ck="-7925238109883530753" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7245109183146607523" xil_pn:start_ts="1470681903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="secuenciador_tb_beh.prj"/>
      <outfile xil_pn:name="secuenciador_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1470681911" xil_pn:in_ck="-3732593727719979134" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8249216877389545210" xil_pn:start_ts="1470681910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="secuenciador_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1449868187" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1449868186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453845994" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7466328647313699920" xil_pn:start_ts="1453845994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453845994" xil_pn:in_ck="2640051205406658505" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1984788880652740426" xil_pn:start_ts="1453845994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Bram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Bram.v"/>
    </transform>
    <transform xil_pn:end_ts="1453845994" xil_pn:in_ck="-5112030590128020648" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1453845994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453845994" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8247781411519550638" xil_pn:start_ts="1453845994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453845994" xil_pn:in_ck="-5112030590128020648" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1453845994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453845994" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7017972431299673216" xil_pn:start_ts="1453845994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1470262304" xil_pn:in_ck="-5070120285468187567" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3501677618623949321" xil_pn:start_ts="1470262269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Epp_top.lso"/>
      <outfile xil_pn:name="Epp_top.ngc"/>
      <outfile xil_pn:name="Epp_top.ngr"/>
      <outfile xil_pn:name="Epp_top.prj"/>
      <outfile xil_pn:name="Epp_top.stx"/>
      <outfile xil_pn:name="Epp_top.syr"/>
      <outfile xil_pn:name="Epp_top.xst"/>
      <outfile xil_pn:name="Epp_top_prueba.prj"/>
      <outfile xil_pn:name="Epp_top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1468446323" xil_pn:in_ck="4950699969416601498" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981223575954521" xil_pn:start_ts="1468446323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1470262319" xil_pn:in_ck="-3325516573494395927" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-9185677344093967975" xil_pn:start_ts="1470262304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Epp_top.bld"/>
      <outfile xil_pn:name="Epp_top.ngd"/>
      <outfile xil_pn:name="Epp_top_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1470262331" xil_pn:in_ck="655942837614755700" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1470262319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Epp_top.pcf"/>
      <outfile xil_pn:name="Epp_top_map.map"/>
      <outfile xil_pn:name="Epp_top_map.mrp"/>
      <outfile xil_pn:name="Epp_top_map.ncd"/>
      <outfile xil_pn:name="Epp_top_map.ngm"/>
      <outfile xil_pn:name="Epp_top_map.xrpt"/>
      <outfile xil_pn:name="Epp_top_summary.xml"/>
      <outfile xil_pn:name="Epp_top_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1470262389" xil_pn:in_ck="-5819128583353380890" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1470262331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Epp_top.ncd"/>
      <outfile xil_pn:name="Epp_top.pad"/>
      <outfile xil_pn:name="Epp_top.par"/>
      <outfile xil_pn:name="Epp_top.ptwx"/>
      <outfile xil_pn:name="Epp_top.unroutes"/>
      <outfile xil_pn:name="Epp_top.xpi"/>
      <outfile xil_pn:name="Epp_top_pad.csv"/>
      <outfile xil_pn:name="Epp_top_pad.txt"/>
      <outfile xil_pn:name="Epp_top_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1470262414" xil_pn:in_ck="-778301743762234798" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1470262389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Epp_top.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="epp_top.bgn"/>
      <outfile xil_pn:name="epp_top.bit"/>
      <outfile xil_pn:name="epp_top.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1470262389" xil_pn:in_ck="-3418690530355380372" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1470262380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Epp_top.twr"/>
      <outfile xil_pn:name="Epp_top.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
