use pgl_defs,pgl200es_defs;

/*******************************************************************************

       6 IO banks are defined, 2 on each edge. The banks are named 

             BANKL0                      BANKRO

             BANKL1                      BANKR1

             BANKL2                      BANKR2 

                                         BANKR3 

             BANKL3                                    
             
             BANKL4                       

             BANKL5                      BANKR4 

             BANKL6                      BANKR5 

********************************************************************************/       
structure arch_nl define_io_bank of PGL200ES
{
 
  &wire ntRef_ntVDDIOL0 = <wire ntVDDIOL0>;  
  &wire ntRef_ntVDDIOL1 = <wire ntVDDIOL1>;
  &wire ntRef_ntVDDIOL2 = <wire ntVDDIOL2>;
  &wire ntRef_ntVDDIOL3 = <wire ntVDDIOL3>;
  &wire ntRef_ntVDDIOL4 = <wire ntVDDIOL4>;
  &wire ntRef_ntVDDIOL5 = <wire ntVDDIOL5>;
  &wire ntRef_ntVDDIOL6 = <wire ntVDDIOL6>;

  &wire ntRef_ntVSSIOL0 = <wire ntVSSIOL0>;
  &wire ntRef_ntVSSIOL1 = <wire ntVSSIOL1>;
  &wire ntRef_ntVSSIOL2 = <wire ntVSSIOL2>;
  &wire ntRef_ntVSSIOL3 = <wire ntVSSIOL3>;
  &wire ntRef_ntVSSIOL4 = <wire ntVSSIOL4>;
  &wire ntRef_ntVSSIOL5 = <wire ntVSSIOL5>;
  &wire ntRef_ntVSSIOL6 = <wire ntVSSIOL6>;

  &wire ntRef_ntVDDIOR0 = <wire ntVDDIOR0>;  
  &wire ntRef_ntVDDIOR1 = <wire ntVDDIOR1>;
  &wire ntRef_ntVDDIOR2 = <wire ntVDDIOR2>;
  &wire ntRef_ntVDDIOR3 = <wire ntVDDIOR3>;
  &wire ntRef_ntVDDIOR4 = <wire ntVDDIOR4>;
  &wire ntRef_ntVDDIOR5 = <wire ntVDDIOR5>;

  &wire ntRef_ntVSSIOR0 = <wire ntVSSIOR0>;
  &wire ntRef_ntVSSIOR1 = <wire ntVSSIOR1>;
  &wire ntRef_ntVSSIOR2 = <wire ntVSSIOR2>;
  &wire ntRef_ntVSSIOR3 = <wire ntVSSIOR3>;
  &wire ntRef_ntVSSIOR4 = <wire ntVSSIOR4>;
  &wire ntRef_ntVSSIOR5 = <wire ntVSSIOR5>;


  int ty,sx0_iob,sx1_iob,sx2_iob,sy;

  int bank_index;
  int flag;


  sx0_iob = IOB0_TILE_X*NUM_GRID_X;
  sx1_iob = IOB1_TILE_X*NUM_GRID_X;
  sx2_iob = IOB2_TILE_X*NUM_GRID_X;
  //==================================//
  //            BANKL0                //
  //==================================//
  device group BANKL0 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:0:0"
 
  bank_index = 0;
  sy = (NUM_REGION-1-bank_index) * NUM_TILES_REGION * NUM_GRID_Y; 

  connect
    (
      <pin VDDIO of <device IOB_TILE @ [sx0_iob,sy]>> => ntRef_ntVDDIOL0,
      <pin VSSIO of <device IOB_TILE @ [sx0_iob,sy]>> => ntRef_ntVSSIOL0
    );
  BANKL0 += { <device IOB_TILE @ [sx0_iob,sy]> };


  //==================================//
  //            BANKL1                //
  //==================================//
  device group BANKL1 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:191:0"
 
  bank_index = 1;
  sy = (NUM_REGION-1-bank_index) * NUM_TILES_REGION * NUM_GRID_Y; 

  connect
    (
      <pin VDDIO of <device IOB_TILE @ [sx0_iob,sy]>> => ntRef_ntVDDIOL1,
      <pin VSSIO of <device IOB_TILE @ [sx0_iob,sy]>> => ntRef_ntVSSIOL1
    );
  BANKL1 +={ <device IOB_TILE @ [sx0_iob,sy]>};

  //==================================//
  //            BANKL2                //
  //==================================//
  device group BANKL2 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:0:191"
 
  bank_index = 2;
  sy = (NUM_REGION-1-bank_index) * NUM_TILES_REGION * NUM_GRID_Y; 

  connect
    (
      <pin VDDIO of <device IOB_TILE @ [sx0_iob,sy]>> => ntRef_ntVDDIOL2,
      <pin VSSIO of <device IOB_TILE @ [sx0_iob,sy]>> => ntRef_ntVSSIOL2
    );
  BANKL2 +={ <device IOB_TILE @ [sx0_iob,sy]> };
  //==================================//
  //            BANKL3                //
  //==================================//
  device group BANKL3 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:0:191"
 
  bank_index = 4;
  sy = (NUM_REGION-1-bank_index) * NUM_TILES_REGION * NUM_GRID_Y; 

  connect
    (
      <pin VDDIO of <device IOB_TILE_HALF @ [sx0_iob,sy]>> => ntRef_ntVDDIOL3,
      <pin VSSIO of <device IOB_TILE_HALF @ [sx0_iob,sy]>> => ntRef_ntVSSIOL3
    );
  BANKL3 +={ <device IOB_TILE_HALF @ [sx0_iob,sy]> };
  //==================================//
  //            BANKL4                //
  //==================================//
  device group BANKL4 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:0:191"
 
  bank_index = 5;
  sy = (NUM_REGION-1-bank_index) * NUM_TILES_REGION * NUM_GRID_Y; 

  connect
    (
      <pin VDDIO of <device IOB_TILE @ [sx0_iob,sy]>> => ntRef_ntVDDIOL4,
      <pin VSSIO of <device IOB_TILE @ [sx0_iob,sy]>> => ntRef_ntVSSIOL4
    );
  BANKL4 +={ <device IOB_TILE @ [sx0_iob,sy]> };
  //==================================//
  //            BANKL5                //
  //==================================//
  device group BANKL5 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:0:191"
 
  bank_index = 6;
  sy = (NUM_REGION-1-bank_index) * NUM_TILES_REGION * NUM_GRID_Y; 

  connect
    (
      <pin VDDIO of <device IOB_TILE @ [sx0_iob,sy]>> => ntRef_ntVDDIOL5,
      <pin VSSIO of <device IOB_TILE @ [sx0_iob,sy]>> => ntRef_ntVSSIOL5
    );
  BANKL5 +={ <device IOB_TILE @ [sx0_iob,sy]> };
  //==================================//
  //            BANKL6                //
  //==================================//
  device group BANKL6 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:0:191"
 
  bank_index = 7;
  sy = (NUM_REGION-1-bank_index) * NUM_TILES_REGION * NUM_GRID_Y; 

  connect
    (
      <pin VDDIO of <device IOB_TILE @ [sx0_iob,sy]>> => ntRef_ntVDDIOL6,
      <pin VSSIO of <device IOB_TILE @ [sx0_iob,sy]>> => ntRef_ntVSSIOL6
    );
  BANKL6 +={ <device IOB_TILE @ [sx0_iob,sy]> };

  //==================================//
  //            BANKR0                //
  //==================================//
  device group BANKR0 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:0:0"
 
  bank_index = 0;
  sy = (NUM_REGION-1-bank_index) * NUM_TILES_REGION * NUM_GRID_Y; 

  connect
    (
      <pin VDDIO of <device IOB_TILE @ [sx2_iob,sy]>> => ntRef_ntVDDIOR0,
      <pin VSSIO of <device IOB_TILE @ [sx2_iob,sy]>> => ntRef_ntVSSIOR0
    );
  BANKR0 += { <device IOB_TILE @ [sx2_iob,sy]> };


  //==================================//
  //            BANKR1                //
  //==================================//
  device group BANKR1 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:191:0"
 
  bank_index = 1;
  sy = (NUM_REGION-1-bank_index) * NUM_TILES_REGION * NUM_GRID_Y; 

  connect
    (
      <pin VDDIO of <device IOB_TILE @ [sx2_iob,sy]>> => ntRef_ntVDDIOR1,
      <pin VSSIO of <device IOB_TILE @ [sx2_iob,sy]>> => ntRef_ntVSSIOR1
    );
  BANKR1 +={ <device IOB_TILE @ [sx2_iob,sy]>};

  //==================================//
  //            BANKR2                //
  //==================================//
  device group BANKR2 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:0:191"
 
  bank_index = 2;
  sy = (NUM_REGION-1-bank_index) * NUM_TILES_REGION * NUM_GRID_Y; 

  connect
    (
      <pin VDDIO of <device IOB_TILE @ [sx2_iob,sy]>> => ntRef_ntVDDIOR2,
      <pin VSSIO of <device IOB_TILE @ [sx2_iob,sy]>> => ntRef_ntVSSIOR2
    );
  BANKR2 +={ <device IOB_TILE @ [sx2_iob,sy]> };
  //==================================//
  //            BANKR3                //
  //==================================//
  device group BANKR3 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:0:191"
 
  bank_index = 3;
  sy = (NUM_REGION-1-bank_index) * NUM_TILES_REGION * NUM_GRID_Y; 

  connect
    (
      <pin VDDIO of <device IOB_TILE @ [sx2_iob,sy]>> => ntRef_ntVDDIOR3,
      <pin VSSIO of <device IOB_TILE @ [sx2_iob,sy]>> => ntRef_ntVSSIOR3
    );
  BANKR3 +={ <device IOB_TILE @ [sx2_iob,sy]> };
  //==================================//
  //            BANKR4                //
  //==================================//
  device group BANKR4 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:0:191"
 
  bank_index = 6;
  sy = (NUM_REGION-1-bank_index) * NUM_TILES_REGION * NUM_GRID_Y; 

  connect
    (
      <pin VDDIO of <device IOB_TILE @ [sx1_iob,sy]>> => ntRef_ntVDDIOR4,
      <pin VSSIO of <device IOB_TILE @ [sx1_iob,sy]>> => ntRef_ntVSSIOR4
    );
  BANKR4 +={ <device IOB_TILE @ [sx1_iob,sy]> };
  //==================================//
  //            BANKR5                //
  //==================================//
  device group BANKR5 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:0:191"
 
  bank_index = 7;
  sy = (NUM_REGION-1-bank_index) * NUM_TILES_REGION * NUM_GRID_Y; 

  connect
    (
      <pin VDDIO of <device IOB_TILE @ [sx1_iob,sy]>> => ntRef_ntVDDIOR5,
      <pin VSSIO of <device IOB_TILE @ [sx1_iob,sy]>> => ntRef_ntVSSIOR5
    );
  BANKR5 +={ <device IOB_TILE @ [sx1_iob,sy]> };
  

 
 
}//end of structure arch_nl define_io_bank of PGL200ES
