

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_34_13'
================================================================
* Date:           Thu May 22 16:58:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      136|      136|  1.360 us|  1.360 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_1  |      134|      134|         8|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     31|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|     190|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     190|     99|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                        Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Bias0_c_U  |infer_Pipeline_VITIS_LOOP_34_13_Bias0_c_ROM_AUTO_1R  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-----------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                     |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-----------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_82_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln34_fu_76_p2  |      icmp|   0|  0|  14|           8|           9|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  31|          17|          12|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6     |   9|          2|    8|         16|
    |i_fu_30                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Bias0_c_load_reg_121              |  32|   0|   32|          0|
    |add_i5_reg_131                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |i_fu_30                           |   8|   0|    8|          0|
    |vec_tmp_addr_reg_115              |   7|   0|    7|          0|
    |vec_tmp_load_reg_126              |  32|   0|   32|          0|
    |vec_tmp_addr_reg_115              |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 190|  32|  133|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_34_13|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_34_13|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_34_13|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_34_13|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_34_13|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_34_13|  return value|
|grp_fu_394_p_din0    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_34_13|  return value|
|grp_fu_394_p_din1    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_34_13|  return value|
|grp_fu_394_p_opcode  |  out|    2|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_34_13|  return value|
|grp_fu_394_p_dout0   |   in|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_34_13|  return value|
|grp_fu_394_p_ce      |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_34_13|  return value|
|vec_tmp_address0     |  out|    7|   ap_memory|                          vec_tmp|         array|
|vec_tmp_ce0          |  out|    1|   ap_memory|                          vec_tmp|         array|
|vec_tmp_we0          |  out|    1|   ap_memory|                          vec_tmp|         array|
|vec_tmp_d0           |  out|   32|   ap_memory|                          vec_tmp|         array|
|vec_tmp_address1     |  out|    7|   ap_memory|                          vec_tmp|         array|
|vec_tmp_ce1          |  out|    1|   ap_memory|                          vec_tmp|         array|
|vec_tmp_q1           |   in|   32|   ap_memory|                          vec_tmp|         array|
+---------------------+-----+-----+------------+---------------------------------+--------------+

