{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711849631454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711849631455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 18:47:10 2024 " "Processing started: Sat Mar 30 18:47:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711849631455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849631455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timestamp -c Timestamp " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timestamp -c Timestamp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849631456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711849633022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711849633022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/affd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/affd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AFFD-fsm " "Found design unit 1: AFFD-fsm" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680372 ""} { "Info" "ISGN_ENTITY_NAME" "1 AFFD " "Found entity 1: AFFD" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/ffd_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/ffd_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD_N-simple " "Found design unit 1: FFD_N-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680379 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD_N " "Found entity 1: FFD_N" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_proyects/pll_400mhz/pll_400mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus_proyects/pll_400mhz/pll_400mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_400mhz-SYN " "Found design unit 1: pll_400mhz-SYN" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680389 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_400MHZ " "Found entity 1: PLL_400MHZ" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/restador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/restador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 restador_n-aritmetica " "Found design unit 1: restador_n-aritmetica" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680397 ""} { "Info" "ISGN_ENTITY_NAME" "1 restador_n " "Found entity 1: restador_n" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/zero_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/zero_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zero_Count-Behavioral " "Found design unit 1: Zero_Count-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680405 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zero_Count " "Found entity 1: Zero_Count" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/timestamp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/timestamp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timestamp-Behavioral " "Found design unit 1: Timestamp-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680414 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timestamp " "Found entity 1: Timestamp" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/tdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/tdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TDC-Behavioral " "Found design unit 1: TDC-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680423 ""} { "Info" "ISGN_ENTITY_NAME" "1 TDC " "Found entity 1: TDC" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Synchronizer-Behavioral " "Found design unit 1: Synchronizer-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680432 ""} { "Info" "ISGN_ENTITY_NAME" "1 Synchronizer " "Found entity 1: Synchronizer" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/shifters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/shifters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifters-Behavioral " "Found design unit 1: Shifters-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Shifters.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shifters.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680439 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifters " "Found entity 1: Shifters" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Shifters.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shifters.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/shift_left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/shift_left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Left-Behavioral " "Found design unit 1: Shift_Left-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680450 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left " "Found entity 1: Shift_Left" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regs-Behavioral " "Found design unit 1: Regs-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680457 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regs " "Found entity 1: Regs" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/global_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/global_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Global_P-Behavioral " "Found design unit 1: Global_P-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680466 ""} { "Info" "ISGN_ENTITY_NAME" "1 Global_P " "Found entity 1: Global_P" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/reg_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/reg_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_N-Behavioral " "Found design unit 1: Reg_N-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680472 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_N " "Found entity 1: Reg_N" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-Behavioral " "Found design unit 1: PLL-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680481 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/mux_2a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/mux_2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2a1-simple " "Found design unit 1: mux_2a1-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680488 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2a1 " "Found entity 1: mux_2a1" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/freg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/freg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FReg-Behavioral " "Found design unit 1: FReg-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680496 ""} { "Info" "ISGN_ENTITY_NAME" "1 FReg " "Found entity 1: FReg" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/fine_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/fine_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fine_Counter-simple " "Found design unit 1: Fine_Counter-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680503 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fine_Counter " "Found entity 1: Fine_Counter" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-simple " "Found design unit 1: FFD-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680512 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/counter_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/counter_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_N-simple " "Found design unit 1: Counter_N-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680523 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_N " "Found entity 1: Counter_N" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/coarse_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/coarse_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Coarse_Counter-simple " "Found design unit 1: Coarse_Counter-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680534 ""} { "Info" "ISGN_ENTITY_NAME" "1 Coarse_Counter " "Found entity 1: Coarse_Counter" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/carry_chain_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/carry_chain_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Carry_Chain_N-Behavioral " "Found design unit 1: Carry_Chain_N-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680544 ""} { "Info" "ISGN_ENTITY_NAME" "1 Carry_Chain_N " "Found entity 1: Carry_Chain_N" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849680544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timestamp " "Elaborating entity \"Timestamp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711849680664 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TStop Timestamp.vhd(97) " "Verilog HDL or VHDL warning at Timestamp.vhd(97): object \"TStop\" assigned a value but never read" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711849680665 "|Timestamp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Start Timestamp.vhd(97) " "Verilog HDL or VHDL warning at Timestamp.vhd(97): object \"Start\" assigned a value but never read" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711849680665 "|Timestamp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Stop Timestamp.vhd(97) " "Verilog HDL or VHDL warning at Timestamp.vhd(97): object \"Stop\" assigned a value but never read" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711849680665 "|Timestamp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RT1 Timestamp.vhd(100) " "Verilog HDL or VHDL warning at Timestamp.vhd(100): object \"RT1\" assigned a value but never read" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711849680666 "|Timestamp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TDC TDC:sc0 " "Elaborating entity \"TDC\" for hierarchy \"TDC:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849680683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchronizer TDC:sc0\|Synchronizer:sc0 " "Elaborating entity \"Synchronizer\" for hierarchy \"TDC:sc0\|Synchronizer:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849680753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD TDC:sc0\|Synchronizer:sc0\|FFD:sc0 " "Elaborating entity \"FFD\" for hierarchy \"TDC:sc0\|Synchronizer:sc0\|FFD:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849680763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD_N TDC:sc0\|Synchronizer:sc0\|FFD_N:sc1 " "Elaborating entity \"FFD_N\" for hierarchy \"TDC:sc0\|Synchronizer:sc0\|FFD_N:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849680769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fine_Counter TDC:sc0\|Fine_Counter:sc1 " "Elaborating entity \"Fine_Counter\" for hierarchy \"TDC:sc0\|Fine_Counter:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849680782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Carry_Chain_N TDC:sc0\|Fine_Counter:sc1\|Carry_Chain_N:sc0 " "Elaborating entity \"Carry_Chain_N\" for hierarchy \"TDC:sc0\|Fine_Counter:sc1\|Carry_Chain_N:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849680793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regs TDC:sc0\|Regs:sc2 " "Elaborating entity \"Regs\" for hierarchy \"TDC:sc0\|Regs:sc2\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc2" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849680803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_N TDC:sc0\|Regs:sc2\|Reg_N:sc0 " "Elaborating entity \"Reg_N\" for hierarchy \"TDC:sc0\|Regs:sc2\|Reg_N:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849680810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FReg TDC:sc0\|Regs:sc2\|FReg:sc1 " "Elaborating entity \"FReg\" for hierarchy \"TDC:sc0\|Regs:sc2\|FReg:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849680815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_N TDC:sc0\|Regs:sc2\|FReg:sc1\|Reg_N:sc0 " "Elaborating entity \"Reg_N\" for hierarchy \"TDC:sc0\|Regs:sc2\|FReg:sc1\|Reg_N:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849680823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero_Count TDC:sc0\|Regs:sc2\|FReg:sc1\|Zero_Count:sc1 " "Elaborating entity \"Zero_Count\" for hierarchy \"TDC:sc0\|Regs:sc2\|FReg:sc1\|Zero_Count:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849680831 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count Zero_Count.vhd(19) " "VHDL Process Statement warning at Zero_Count.vhd(19): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711849680844 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Zero_Count.vhd(23) " "Inferred latch for \"count\[0\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680844 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Zero_Count.vhd(23) " "Inferred latch for \"count\[1\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680844 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Zero_Count.vhd(23) " "Inferred latch for \"count\[2\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680845 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Zero_Count.vhd(23) " "Inferred latch for \"count\[3\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680845 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Zero_Count.vhd(23) " "Inferred latch for \"count\[4\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680845 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Zero_Count.vhd(23) " "Inferred latch for \"count\[5\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680846 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Zero_Count.vhd(23) " "Inferred latch for \"count\[6\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680846 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Zero_Count.vhd(23) " "Inferred latch for \"count\[7\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849680846 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_n TDC:sc0\|restador_n:sc3 " "Elaborating entity \"restador_n\" for hierarchy \"TDC:sc0\|restador_n:sc3\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc3" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849680854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AFFD TDC:sc0\|AFFD:sc5 " "Elaborating entity \"AFFD\" for hierarchy \"TDC:sc0\|AFFD:sc5\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc5" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849680862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Global_P Global_P:sc1 " "Elaborating entity \"Global_P\" for hierarchy \"Global_P:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849680873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Coarse_Counter Global_P:sc1\|Coarse_Counter:sc0 " "Elaborating entity \"Coarse_Counter\" for hierarchy \"Global_P:sc1\|Coarse_Counter:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849680938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_N Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0 " "Elaborating entity \"Counter_N\" for hierarchy \"Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849680943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:sc2 " "Elaborating entity \"PLL\" for hierarchy \"PLL:sc2\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc2" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849681003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_400MHZ PLL:sc2\|PLL_400MHZ:sc0 " "Elaborating entity \"PLL_400MHZ\" for hierarchy \"PLL:sc2\|PLL_400MHZ:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849681008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\"" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "altpll_component" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849681170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\"" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849681175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component " "Instantiated megafunction \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_400MHZ " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_400MHZ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849681177 ""}  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711849681177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_400mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_400mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_400MHZ_altpll " "Found entity 1: PLL_400MHZ_altpll" {  } { { "db/pll_400mhz_altpll.v" "" { Text "C:/Quartus_Proyects/Timestamp/db/pll_400mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711849681409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849681409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_400MHZ_altpll PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated " "Elaborating entity \"PLL_400MHZ_altpll\" for hierarchy \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849681410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2a1 PLL:sc2\|mux_2a1:sc1 " "Elaborating entity \"mux_2a1\" for hierarchy \"PLL:sc2\|mux_2a1:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849681424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left Shift_Left:sc3 " "Elaborating entity \"Shift_Left\" for hierarchy \"Shift_Left:sc3\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc3" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849681432 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711849686448 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711849686449 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711849722543 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Global_P:sc1\|AFFD:sc8\|qp\[0\] High " "Register Global_P:sc1\|AFFD:sc8\|qp\[0\] will power up to High" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1711849722900 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TDC:sc0\|AFFD:sc5\|qp\[0\] High " "Register TDC:sc0\|AFFD:sc5\|qp\[0\] will power up to High" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1711849722900 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Global_P:sc1\|AFFD:sc7\|qp\[0\] High " "Register Global_P:sc1\|AFFD:sc7\|qp\[0\] will power up to High" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1711849722900 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1711849722900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711849726067 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711849726067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1012 " "Implemented 1012 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711849726487 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711849726487 ""} { "Info" "ICUT_CUT_TM_LCELLS" "988 " "Implemented 988 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711849726487 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1711849726487 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711849726487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711849726571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 18:48:46 2024 " "Processing ended: Sat Mar 30 18:48:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711849726571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711849726571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:51 " "Total CPU time (on all processors): 00:02:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711849726571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711849726571 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711849730774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711849730776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 18:48:48 2024 " "Processing started: Sat Mar 30 18:48:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711849730776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711849730776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Timestamp -c Timestamp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Timestamp -c Timestamp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711849730777 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711849731032 ""}
{ "Info" "0" "" "Project  = Timestamp" {  } {  } 0 0 "Project  = Timestamp" 0 0 "Fitter" 0 0 1711849731033 ""}
{ "Info" "0" "" "Revision = Timestamp" {  } {  } 0 0 "Revision = Timestamp" 0 0 "Fitter" 0 0 1711849731033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711849731156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711849731157 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Timestamp EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Timestamp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711849731229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711849731500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711849731500 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|wire_pll1_clk\[0\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_400mhz_altpll.v" "" { Text "C:/Quartus_Proyects/Timestamp/db/pll_400mhz_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1711849731830 ""}  } { { "db/pll_400mhz_altpll.v" "" { Text "C:/Quartus_Proyects/Timestamp/db/pll_400mhz_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1711849731830 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711849733145 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711849733169 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711849733707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711849733707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711849733707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711849733707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711849733707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711849733707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711849733707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711849733707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711849733707 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711849733707 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 1702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711849733713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 1704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711849733713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 1706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711849733713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 1708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711849733713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 1710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711849733713 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711849733713 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711849733714 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "2 " "Following 2 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Trigger Trigger(n) " "Pin \"Trigger\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Trigger(n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { Trigger } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Trigger" } { 0 "Trigger(n)" } } } } { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { Trigger(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849737214 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Hit Hit(n) " "Pin \"Hit\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Hit(n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { Hit } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hit" } { 0 "Hit(n)" } } } } { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { Hit(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1711849737214 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1711849737214 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 23 " "No exact pin location assignment(s) for 2 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1711849737473 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timestamp.sdc " "Synopsys Design Constraints File file not found: 'Timestamp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711849738642 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711849738643 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711849738660 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711849738738 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1711849738748 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711849738750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711849739159 ""}  } { { "db/pll_400mhz_altpll.v" "" { Text "C:/Quartus_Proyects/Timestamp/db/pll_400mhz_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711849739159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:sc2\|mux_2a1:sc1\|Y  " "Automatically promoted node PLL:sc2\|mux_2a1:sc1\|Y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711849739159 ""}  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711849739159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TDC:sc0\|FFD:sc4\|Q  " "Automatically promoted node TDC:sc0\|FFD:sc4\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711849739159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TDC:sc0\|HRST~0 " "Destination node TDC:sc0\|HRST~0" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 1642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711849739159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TDC:sc0\|AFFD:sc5\|Mux1~0 " "Destination node TDC:sc0\|AFFD:sc5\|Mux1~0" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 1643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711849739159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TDC:sc0\|AFFD:sc5\|Mux2~0 " "Destination node TDC:sc0\|AFFD:sc5\|Mux2~0" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 1644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711849739159 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711849739159 ""}  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711849739159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Global_P:sc1\|FFD:sc5\|Q  " "Automatically promoted node Global_P:sc1\|FFD:sc5\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711849739159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Global_P:sc1\|AFFD:sc7\|Mux1~0 " "Destination node Global_P:sc1\|AFFD:sc7\|Mux1~0" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 1657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711849739159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Global_P:sc1\|AFFD:sc7\|Mux2~0 " "Destination node Global_P:sc1\|AFFD:sc7\|Mux2~0" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 1658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711849739159 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711849739159 ""}  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711849739159 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711849740517 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711849740519 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711849740519 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711849740522 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711849740527 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711849740530 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711849740530 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711849740532 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711849740691 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711849740700 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711849740700 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1711849740762 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1711849740762 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1711849740762 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711849740769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711849740769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711849740769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711849740769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 3 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711849740769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 6 52 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711849740769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 14 58 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711849740769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711849740769 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1711849740769 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1711849740769 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711849741660 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711849741676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711849756560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711849757809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711849758033 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711849829497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:12 " "Fitter placement operations ending: elapsed time is 00:01:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711849829497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711849830815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X104_Y37 X115_Y48 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48" {  } { { "loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} { { 12 { 0 ""} 104 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711849847310 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711849847310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1711849856610 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711849856610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711849856620 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.49 " "Total time spent on timing analysis during the Fitter is 4.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711849857216 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711849857277 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711849858597 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711849858600 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711849859649 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711849861679 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Proyects/Timestamp/output_files/Timestamp.fit.smsg " "Generated suppressed messages file C:/Quartus_Proyects/Timestamp/output_files/Timestamp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711849864306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5414 " "Peak virtual memory: 5414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711849865755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 18:51:05 2024 " "Processing ended: Sat Mar 30 18:51:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711849865755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:17 " "Elapsed time: 00:02:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711849865755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:26 " "Total CPU time (on all processors): 00:03:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711849865755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711849865755 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711849868546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711849868548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 18:51:08 2024 " "Processing started: Sat Mar 30 18:51:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711849868548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711849868548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Timestamp -c Timestamp " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Timestamp -c Timestamp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711849868548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1711849869938 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1711849881654 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711849882015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711849883121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 18:51:23 2024 " "Processing ended: Sat Mar 30 18:51:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711849883121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711849883121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711849883121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711849883121 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711849884066 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711849886427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711849886430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 18:51:25 2024 " "Processing started: Sat Mar 30 18:51:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711849886430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711849886430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Timestamp -c Timestamp " "Command: quartus_sta Timestamp -c Timestamp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711849886430 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711849886924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711849887476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711849887476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849887731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849887731 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timestamp.sdc " "Synopsys Design Constraints File file not found: 'Timestamp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1711849889916 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849889917 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK0 CLK0 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK0 CLK0" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1711849889935 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sc2\|sc0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sc2\|sc0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1711849889935 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711849889935 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849889936 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Trigger Trigger " "create_clock -period 1.000 -name Trigger Trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711849889942 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " "create_clock -period 1.000 -name Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711849889942 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TDC:sc0\|FFD:sc6\|Q TDC:sc0\|FFD:sc6\|Q " "create_clock -period 1.000 -name TDC:sc0\|FFD:sc6\|Q TDC:sc0\|FFD:sc6\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711849889942 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " "create_clock -period 1.000 -name TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711849889942 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Hit Hit " "create_clock -period 1.000 -name Hit Hit" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711849889942 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Global_P:sc1\|FFD:sc5\|Q Global_P:sc1\|FFD:sc5\|Q " "create_clock -period 1.000 -name Global_P:sc1\|FFD:sc5\|Q Global_P:sc1\|FFD:sc5\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711849889942 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " "create_clock -period 1.000 -name Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711849889942 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Global_P:sc1\|FFD:sc1\|Q Global_P:sc1\|FFD:sc1\|Q " "create_clock -period 1.000 -name Global_P:sc1\|FFD:sc1\|Q Global_P:sc1\|FFD:sc1\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711849889942 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TDC:sc0\|FFD:sc4\|Q TDC:sc0\|FFD:sc4\|Q " "create_clock -period 1.000 -name TDC:sc0\|FFD:sc4\|Q TDC:sc0\|FFD:sc4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711849889942 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711849889942 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1711849889978 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711849889986 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711849889989 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711849890032 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711849890414 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711849890414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.487 " "Worst-case setup slack is -11.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.487            -941.102 TDC:sc0\|FFD:sc4\|Q  " "  -11.487            -941.102 TDC:sc0\|FFD:sc4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.349            -917.616 Global_P:sc1\|FFD:sc5\|Q  " "  -11.349            -917.616 Global_P:sc1\|FFD:sc5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.289             -10.397 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.289             -10.397 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849890421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.315 " "Worst-case hold slack is 0.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.315               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 TDC:sc0\|FFD:sc4\|Q  " "    0.799               0.000 TDC:sc0\|FFD:sc4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.049               0.000 Global_P:sc1\|FFD:sc5\|Q  " "    1.049               0.000 Global_P:sc1\|FFD:sc5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849890449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.197 " "Worst-case recovery slack is -4.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.197              -4.197 TDC:sc0\|FFD:sc6\|Q  " "   -4.197              -4.197 TDC:sc0\|FFD:sc6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.996              -3.996 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q  " "   -3.996              -3.996 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.964              -3.964 Global_P:sc1\|FFD:sc1\|Q  " "   -3.964              -3.964 Global_P:sc1\|FFD:sc1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.705              -3.705 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]  " "   -3.705              -3.705 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.610              -3.610 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q  " "   -3.610              -3.610 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.957              -1.957 Trigger  " "   -1.957              -1.957 Trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.347              -1.347 Hit  " "   -1.347              -1.347 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.120              -7.840 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.120              -7.840 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849890463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.477 " "Worst-case removal slack is 0.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.477               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.916               0.000 Hit  " "    0.916               0.000 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.143               0.000 Trigger  " "    1.143               0.000 Trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.791               0.000 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]  " "    2.791               0.000 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.821               0.000 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q  " "    2.821               0.000 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.223               0.000 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q  " "    3.223               0.000 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.274               0.000 Global_P:sc1\|FFD:sc1\|Q  " "    3.274               0.000 Global_P:sc1\|FFD:sc1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.414               0.000 TDC:sc0\|FFD:sc6\|Q  " "    3.414               0.000 TDC:sc0\|FFD:sc6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849890481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.481 " "Worst-case minimum pulse width slack is -1.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.481              -2.766 Hit  " "   -1.481              -2.766 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.481              -2.766 Trigger  " "   -1.481              -2.766 Trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -172.190 TDC:sc0\|FFD:sc4\|Q  " "   -1.285            -172.190 TDC:sc0\|FFD:sc4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -164.480 Global_P:sc1\|FFD:sc5\|Q  " "   -1.285            -164.480 Global_P:sc1\|FFD:sc5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]  " "   -1.285              -1.285 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Global_P:sc1\|FFD:sc1\|Q  " "   -1.285              -1.285 Global_P:sc1\|FFD:sc1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q  " "   -1.285              -1.285 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 TDC:sc0\|FFD:sc6\|Q  " "   -1.285              -1.285 TDC:sc0\|FFD:sc6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q  " "   -1.285              -1.285 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.215               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.894               0.000 CLK0  " "    9.894               0.000 CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849890489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849890489 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711849891124 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711849891235 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711849892688 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711849892907 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711849892975 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711849892975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.214 " "Worst-case setup slack is -10.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849892995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849892995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.214            -845.767 TDC:sc0\|FFD:sc4\|Q  " "  -10.214            -845.767 TDC:sc0\|FFD:sc4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849892995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.165            -830.215 Global_P:sc1\|FFD:sc5\|Q  " "  -10.165            -830.215 Global_P:sc1\|FFD:sc5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849892995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.205              -9.315 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.205              -9.315 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849892995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849892995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.294               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 TDC:sc0\|FFD:sc4\|Q  " "    0.718               0.000 TDC:sc0\|FFD:sc4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.089               0.000 Global_P:sc1\|FFD:sc5\|Q  " "    1.089               0.000 Global_P:sc1\|FFD:sc5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849893032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.802 " "Worst-case recovery slack is -3.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.802              -3.802 TDC:sc0\|FFD:sc6\|Q  " "   -3.802              -3.802 TDC:sc0\|FFD:sc6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.634              -3.634 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q  " "   -3.634              -3.634 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.585              -3.585 Global_P:sc1\|FFD:sc1\|Q  " "   -3.585              -3.585 Global_P:sc1\|FFD:sc1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.336              -3.336 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]  " "   -3.336              -3.336 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.250              -3.250 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q  " "   -3.250              -3.250 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.693              -1.693 Trigger  " "   -1.693              -1.693 Trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.052              -1.052 Hit  " "   -1.052              -1.052 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.892              -6.244 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.892              -6.244 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849893051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.365 " "Worst-case removal slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.365               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.786               0.000 Hit  " "    0.786               0.000 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.978               0.000 Trigger  " "    0.978               0.000 Trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.558               0.000 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]  " "    2.558               0.000 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.579               0.000 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q  " "    2.579               0.000 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.979               0.000 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q  " "    2.979               0.000 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.008               0.000 Global_P:sc1\|FFD:sc1\|Q  " "    3.008               0.000 Global_P:sc1\|FFD:sc1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.137               0.000 TDC:sc0\|FFD:sc6\|Q  " "    3.137               0.000 TDC:sc0\|FFD:sc6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849893074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.481 " "Worst-case minimum pulse width slack is -1.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.481              -2.766 Hit  " "   -1.481              -2.766 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.481              -2.766 Trigger  " "   -1.481              -2.766 Trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -172.190 TDC:sc0\|FFD:sc4\|Q  " "   -1.285            -172.190 TDC:sc0\|FFD:sc4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -164.480 Global_P:sc1\|FFD:sc5\|Q  " "   -1.285            -164.480 Global_P:sc1\|FFD:sc5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]  " "   -1.285              -1.285 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Global_P:sc1\|FFD:sc1\|Q  " "   -1.285              -1.285 Global_P:sc1\|FFD:sc1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q  " "   -1.285              -1.285 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 TDC:sc0\|FFD:sc6\|Q  " "   -1.285              -1.285 TDC:sc0\|FFD:sc6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q  " "   -1.285              -1.285 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.215               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.890               0.000 CLK0  " "    9.890               0.000 CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849893097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849893097 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711849893940 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711849894254 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711849894260 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711849894260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.638 " "Worst-case setup slack is -5.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.638            -448.531 TDC:sc0\|FFD:sc4\|Q  " "   -5.638            -448.531 TDC:sc0\|FFD:sc4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.613            -439.643 Global_P:sc1\|FFD:sc5\|Q  " "   -5.613            -439.643 Global_P:sc1\|FFD:sc5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.615              -4.026 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.615              -4.026 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849894268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.075 " "Worst-case hold slack is 0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.075               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 TDC:sc0\|FFD:sc4\|Q  " "    0.232               0.000 TDC:sc0\|FFD:sc4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 Global_P:sc1\|FFD:sc5\|Q  " "    0.381               0.000 Global_P:sc1\|FFD:sc5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849894317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.113 " "Worst-case recovery slack is -2.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.113              -2.113 TDC:sc0\|FFD:sc6\|Q  " "   -2.113              -2.113 TDC:sc0\|FFD:sc6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.010              -2.010 Global_P:sc1\|FFD:sc1\|Q  " "   -2.010              -2.010 Global_P:sc1\|FFD:sc1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.002              -2.002 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q  " "   -2.002              -2.002 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.881              -1.881 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]  " "   -1.881              -1.881 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.841              -1.841 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q  " "   -1.841              -1.841 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.905              -0.905 Trigger  " "   -0.905              -0.905 Trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.573              -0.573 Hit  " "   -0.573              -0.573 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.389              -2.723 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.389              -2.723 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849894351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.189 " "Worst-case removal slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.189               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Hit  " "    0.401               0.000 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587               0.000 Trigger  " "    0.587               0.000 Trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.567               0.000 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]  " "    1.567               0.000 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.595               0.000 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q  " "    1.595               0.000 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.765               0.000 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q  " "    1.765               0.000 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.796               0.000 Global_P:sc1\|FFD:sc1\|Q  " "    1.796               0.000 Global_P:sc1\|FFD:sc1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.869               0.000 TDC:sc0\|FFD:sc6\|Q  " "    1.869               0.000 TDC:sc0\|FFD:sc6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849894382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.283 " "Worst-case minimum pulse width slack is -1.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.283              -2.283 Hit  " "   -1.283              -2.283 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.283              -2.283 Trigger  " "   -1.283              -2.283 Trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -134.000 TDC:sc0\|FFD:sc4\|Q  " "   -1.000            -134.000 TDC:sc0\|FFD:sc4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -128.000 Global_P:sc1\|FFD:sc5\|Q  " "   -1.000            -128.000 Global_P:sc1\|FFD:sc5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]  " "   -1.000              -1.000 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Global_P:sc1\|FFD:sc1\|Q  " "   -1.000              -1.000 Global_P:sc1\|FFD:sc1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q  " "   -1.000              -1.000 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 TDC:sc0\|FFD:sc6\|Q  " "   -1.000              -1.000 TDC:sc0\|FFD:sc6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q  " "   -1.000              -1.000 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.500               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.577               0.000 CLK0  " "    9.577               0.000 CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711849894412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711849894412 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711849897015 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711849897084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711849897521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 18:51:37 2024 " "Processing ended: Sat Mar 30 18:51:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711849897521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711849897521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711849897521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711849897521 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1711849900774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711849900776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 18:51:40 2024 " "Processing started: Sat Mar 30 18:51:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711849900776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711849900776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Timestamp -c Timestamp " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Timestamp -c Timestamp" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711849900776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1711849902601 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timestamp.vho C:/Quartus_Proyects/Timestamp/simulation/activehdl/ simulation " "Generated file Timestamp.vho in folder \"C:/Quartus_Proyects/Timestamp/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711849903519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711849903676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 18:51:43 2024 " "Processing ended: Sat Mar 30 18:51:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711849903676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711849903676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711849903676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711849903676 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711849904744 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711849926632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711849926633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 18:52:05 2024 " "Processing started: Sat Mar 30 18:52:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711849926633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1711849926633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Timestamp -c Timestamp --netlist_type=atom_fit " "Command: quartus_npp Timestamp -c Timestamp --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1711849926634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1711849927173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711849927731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 18:52:07 2024 " "Processing ended: Sat Mar 30 18:52:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711849927731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711849927731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711849927731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1711849927731 ""}
