Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 036ca9eeec5c4bbf8bd08f2c9d8e4a9e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot segDecoder_tb_func_synth xil_defaultlib.segDecoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sim_1/new/segDecoder_tb.vhd:48]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit segdecoder_tb in library work failed.
