// Seed: 389043195
module module_0 ();
  supply0 id_0, id_1;
  logic id_2;
  assign id_1[0] = id_1[1];
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input id_5,
    output logic id_6,
    input logic id_7,
    output id_8,
    input id_9,
    input id_10,
    output logic id_11,
    output id_12,
    input logic id_13,
    input id_14,
    input logic id_15,
    input logic id_16
);
  assign id_2 = id_16;
  logic id_17, id_18, id_19, id_20, id_21;
  always id_21 = id_19;
endmodule
`define pp_17 0
