Analysis & Synthesis report for DE1_SoC
Wed Nov 10 21:32:24 2021
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Nov 10 21:32:24 2021           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; DE1_SoC                                     ;
; Top-level Entity Name       ; instruction_handler                         ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
; Option                                                                          ; Setting             ; Default Value      ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6        ;                    ;
; Top-level entity name                                                           ; instruction_handler ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V           ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded        ; Auto               ;
; Use smart compilation                                                           ; Off                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                  ; On                 ;
; Enable compact report table                                                     ; Off                 ; Off                ;
; Restructure Multiplexers                                                        ; Auto                ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                 ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                 ; Off                ;
; Preserve fewer node names                                                       ; On                  ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable              ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993           ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                 ; Off                ;
; Extract Verilog State Machines                                                  ; On                  ; On                 ;
; Extract VHDL State Machines                                                     ; On                  ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                  ; On                 ;
; Parallel Synthesis                                                              ; On                  ; On                 ;
; DSP Block Balancing                                                             ; Auto                ; Auto               ;
; NOT Gate Push-Back                                                              ; On                  ; On                 ;
; Power-Up Don't Care                                                             ; On                  ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                 ; Off                ;
; Remove Duplicate Registers                                                      ; On                  ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                 ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                 ; Off                ;
; Ignore SOFT Buffers                                                             ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                 ; Off                ;
; Optimization Technique                                                          ; Balanced            ; Balanced           ;
; Carry Chain Length                                                              ; 70                  ; 70                 ;
; Auto Carry Chains                                                               ; On                  ; On                 ;
; Auto Open-Drain Pins                                                            ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                 ; Off                ;
; Auto ROM Replacement                                                            ; On                  ; On                 ;
; Auto RAM Replacement                                                            ; On                  ; On                 ;
; Auto DSP Block Replacement                                                      ; On                  ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                  ; On                 ;
; Strict RAM Replacement                                                          ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                               ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                 ; Off                ;
; Auto Resource Sharing                                                           ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                 ; Off                ;
; Timing-Driven Synthesis                                                         ; On                  ; On                 ;
; Report Parameter Settings                                                       ; On                  ; On                 ;
; Report Source Assignments                                                       ; On                  ; On                 ;
; Report Connectivity Checks                                                      ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                 ; Off                ;
; Synchronization Register Chain Length                                           ; 3                   ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation  ; Normal compilation ;
; HDL message level                                                               ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                 ; 100                ;
; Clock MUX Protection                                                            ; On                  ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                 ; Off                ;
; Block Design Naming                                                             ; Auto                ; Auto               ;
; SDC constraint protection                                                       ; Off                 ; Off                ;
; Synthesis Effort                                                                ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                  ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                  ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                 ; Off                ;
+---------------------------------------------------------------------------------+---------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Nov 10 21:32:14 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Warning (12019): Can't analyze file -- file DE1_SoC.sv is missing
Info (12021): Found 2 design units, including 2 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: C:/Users/hunte/Documents/EE469/Lab3/mux2_1.sv Line: 5
    Info (12023): Found entity 2: mux2_1_testbench File: C:/Users/hunte/Documents/EE469/Lab3/mux2_1.sv Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file mux4_1.sv
    Info (12023): Found entity 1: mux4_1 File: C:/Users/hunte/Documents/EE469/Lab3/mux4_1.sv Line: 5
    Info (12023): Found entity 2: mux4_1_testbench File: C:/Users/hunte/Documents/EE469/Lab3/mux4_1.sv Line: 17
Info (12021): Found 2 design units, including 2 entities, in source file mux16_1.sv
    Info (12023): Found entity 1: mux16_1 File: C:/Users/hunte/Documents/EE469/Lab3/mux16_1.sv Line: 5
    Info (12023): Found entity 2: mux16_1_testbench File: C:/Users/hunte/Documents/EE469/Lab3/mux16_1.sv Line: 25
Info (12021): Found 2 design units, including 2 entities, in source file mux32_1.sv
    Info (12023): Found entity 1: mux32_1 File: C:/Users/hunte/Documents/EE469/Lab3/mux32_1.sv Line: 5
    Info (12023): Found entity 2: mux32_1_testbench File: C:/Users/hunte/Documents/EE469/Lab3/mux32_1.sv Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file d_ff.sv
    Info (12023): Found entity 1: D_FF File: C:/Users/hunte/Documents/EE469/Lab3/D_FF.sv Line: 3
    Info (12023): Found entity 2: D_FF_testbench File: C:/Users/hunte/Documents/EE469/Lab3/D_FF.sv Line: 14
Info (12021): Found 2 design units, including 2 entities, in source file edecoder2_4.sv
    Info (12023): Found entity 1: edecoder2_4 File: C:/Users/hunte/Documents/EE469/Lab3/edecoder2_4.sv Line: 5
    Info (12023): Found entity 2: edecoder2_4_testbench File: C:/Users/hunte/Documents/EE469/Lab3/edecoder2_4.sv Line: 19
Info (12021): Found 2 design units, including 2 entities, in source file edecoder3_8.sv
    Info (12023): Found entity 1: edecoder3_8 File: C:/Users/hunte/Documents/EE469/Lab3/edecoder3_8.sv Line: 5
    Info (12023): Found entity 2: edecoder3_8_testbench File: C:/Users/hunte/Documents/EE469/Lab3/edecoder3_8.sv Line: 27
Info (12021): Found 2 design units, including 2 entities, in source file edecoder5_32.sv
    Info (12023): Found entity 1: edecoder5_32 File: C:/Users/hunte/Documents/EE469/Lab3/edecoder5_32.sv Line: 6
    Info (12023): Found entity 2: edecoder5_32_testbench File: C:/Users/hunte/Documents/EE469/Lab3/edecoder5_32.sv Line: 33
Info (12021): Found 2 design units, including 2 entities, in source file ed_ff.sv
    Info (12023): Found entity 1: eD_FF File: C:/Users/hunte/Documents/EE469/Lab3/eD_FF.sv Line: 5
    Info (12023): Found entity 2: eD_FF_testbench File: C:/Users/hunte/Documents/EE469/Lab3/eD_FF.sv Line: 17
Info (12021): Found 2 design units, including 2 entities, in source file register64.sv
    Info (12023): Found entity 1: register64 File: C:/Users/hunte/Documents/EE469/Lab3/register64.sv Line: 7
    Info (12023): Found entity 2: register64_testbench File: C:/Users/hunte/Documents/EE469/Lab3/register64.sv Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file register64_32x.sv
    Info (12023): Found entity 1: register64_32x File: C:/Users/hunte/Documents/EE469/Lab3/register64_32x.sv Line: 7
    Info (12023): Found entity 2: register64_32x_testbench File: C:/Users/hunte/Documents/EE469/Lab3/register64_32x.sv Line: 25
Info (12021): Found 2 design units, including 2 entities, in source file mux32_1_64x.sv
    Info (12023): Found entity 1: mux32_1_64x File: C:/Users/hunte/Documents/EE469/Lab3/mux32_1_64x.sv Line: 6
    Info (12023): Found entity 2: mux32_1_64x_testbench File: C:/Users/hunte/Documents/EE469/Lab3/mux32_1_64x.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/hunte/Documents/EE469/Lab3/regfile.sv Line: 9
    Info (12023): Found entity 2: regfile_testbench File: C:/Users/hunte/Documents/EE469/Lab3/regfile.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/hunte/Documents/EE469/Lab3/alu.sv Line: 19
    Info (12023): Found entity 2: alu_testbench File: C:/Users/hunte/Documents/EE469/Lab3/alu.sv Line: 67
Info (12021): Found 2 design units, including 2 entities, in source file full_adder.sv
    Info (12023): Found entity 1: full_adder File: C:/Users/hunte/Documents/EE469/Lab3/full_adder.sv Line: 5
    Info (12023): Found entity 2: full_adder_testbench File: C:/Users/hunte/Documents/EE469/Lab3/full_adder.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file add_sub_64.sv
    Info (12023): Found entity 1: add_sub_64 File: C:/Users/hunte/Documents/EE469/Lab3/add_sub_64.sv Line: 6
    Info (12023): Found entity 2: add_sub_64_testbench File: C:/Users/hunte/Documents/EE469/Lab3/add_sub_64.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file add_sub.sv
    Info (12023): Found entity 1: add_sub File: C:/Users/hunte/Documents/EE469/Lab3/add_sub.sv Line: 5
    Info (12023): Found entity 2: add_sub_testbench File: C:/Users/hunte/Documents/EE469/Lab3/add_sub.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file bitwise_and_64.sv
    Info (12023): Found entity 1: bitwise_and_64 File: C:/Users/hunte/Documents/EE469/Lab3/bitwise_and_64.sv Line: 4
    Info (12023): Found entity 2: bitwise_and_64_testbench File: C:/Users/hunte/Documents/EE469/Lab3/bitwise_and_64.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file bitwise_or_64.sv
    Info (12023): Found entity 1: bitwise_or_64 File: C:/Users/hunte/Documents/EE469/Lab3/bitwise_or_64.sv Line: 4
    Info (12023): Found entity 2: bitwise_or_64_testbench File: C:/Users/hunte/Documents/EE469/Lab3/bitwise_or_64.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file bitwise_xor_64.sv
    Info (12023): Found entity 1: bitwise_xor_64 File: C:/Users/hunte/Documents/EE469/Lab3/bitwise_xor_64.sv Line: 4
    Info (12023): Found entity 2: bitwise_xor_64_testbench File: C:/Users/hunte/Documents/EE469/Lab3/bitwise_xor_64.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file mux8_1.sv
    Info (12023): Found entity 1: mux8_1 File: C:/Users/hunte/Documents/EE469/Lab3/mux8_1.sv Line: 5
    Info (12023): Found entity 2: mux8_1_testbench File: C:/Users/hunte/Documents/EE469/Lab3/mux8_1.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file mux8_1_64x.sv
    Info (12023): Found entity 1: mux8_1_64x File: C:/Users/hunte/Documents/EE469/Lab3/mux8_1_64x.sv Line: 5
    Info (12023): Found entity 2: mux8_1_64x_testbench File: C:/Users/hunte/Documents/EE469/Lab3/mux8_1_64x.sv Line: 31
Info (12021): Found 2 design units, including 2 entities, in source file nor_64.sv
    Info (12023): Found entity 1: nor_64 File: C:/Users/hunte/Documents/EE469/Lab3/nor_64.sv Line: 4
    Info (12023): Found entity 2: nor_64_testbench File: C:/Users/hunte/Documents/EE469/Lab3/nor_64.sv Line: 34
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult File: C:/Users/hunte/Documents/EE469/Lab3/math.sv Line: 6
    Info (12023): Found entity 2: shifter File: C:/Users/hunte/Documents/EE469/Lab3/math.sv Line: 36
    Info (12023): Found entity 3: shifter_testbench File: C:/Users/hunte/Documents/EE469/Lab3/math.sv Line: 51
    Info (12023): Found entity 4: mult_testbench File: C:/Users/hunte/Documents/EE469/Lab3/math.sv Line: 71
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: C:/Users/hunte/Documents/EE469/Lab3/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: C:/Users/hunte/Documents/EE469/Lab3/datamem.sv Line: 70
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: C:/Users/hunte/Documents/EE469/Lab3/instructmem.sv Line: 17
    Info (12023): Found entity 2: instructmem_testbench File: C:/Users/hunte/Documents/EE469/Lab3/instructmem.sv Line: 57
Info (12021): Found 2 design units, including 2 entities, in source file flag_handler.sv
    Info (12023): Found entity 1: flag_handler File: C:/Users/hunte/Documents/EE469/Lab3/flag_handler.sv Line: 5
    Info (12023): Found entity 2: flag_handler_testbench File: C:/Users/hunte/Documents/EE469/Lab3/flag_handler.sv Line: 17
Info (12021): Found 2 design units, including 2 entities, in source file instruction_handler.sv
    Info (12023): Found entity 1: instruction_handler File: C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv Line: 3
    Info (12023): Found entity 2: instruction_handler_testbench File: C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file sign_extender.sv
    Info (12023): Found entity 1: sign_extender File: C:/Users/hunte/Documents/EE469/Lab3/sign_extender.sv Line: 4
    Info (12023): Found entity 2: sign_extender_testbench File: C:/Users/hunte/Documents/EE469/Lab3/sign_extender.sv Line: 25
Info (12021): Found 2 design units, including 2 entities, in source file shift_left_2.sv
    Info (12023): Found entity 1: shift_left_2 File: C:/Users/hunte/Documents/EE469/Lab3/shift_left_2.sv Line: 1
    Info (12023): Found entity 2: shift_left_2_testbench File: C:/Users/hunte/Documents/EE469/Lab3/shift_left_2.sv Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file d_ff_64.sv
    Info (12023): Found entity 1: D_FF_64 File: C:/Users/hunte/Documents/EE469/Lab3/D_FF_64.sv Line: 6
    Info (12023): Found entity 2: D_FF_64_testbench File: C:/Users/hunte/Documents/EE469/Lab3/D_FF_64.sv Line: 20
Info (12021): Found 2 design units, including 2 entities, in source file mux2_1_64x.sv
    Info (12023): Found entity 1: mux2_1_64x File: C:/Users/hunte/Documents/EE469/Lab3/mux2_1_64x.sv Line: 6
    Info (12023): Found entity 2: mux2_1_64x_testbench File: C:/Users/hunte/Documents/EE469/Lab3/mux2_1_64x.sv Line: 20
Info (12021): Found 2 design units, including 2 entities, in source file adder64.sv
    Info (12023): Found entity 1: adder64 File: C:/Users/hunte/Documents/EE469/Lab3/adder64.sv Line: 6
    Info (12023): Found entity 2: adder64_testbench File: C:/Users/hunte/Documents/EE469/Lab3/adder64.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file instruction_decoder.sv
    Info (12023): Found entity 1: instruction_decoder File: C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file mux4_1_32x.sv
    Info (12023): Found entity 1: mux4_1_32x File: C:/Users/hunte/Documents/EE469/Lab3/mux4_1_32x.sv Line: 5
    Info (12023): Found entity 2: mux4_1_32xtestbench File: C:/Users/hunte/Documents/EE469/Lab3/mux4_1_32x.sv Line: 17
Info (12021): Found 2 design units, including 2 entities, in source file mux2_1_32x.sv
    Info (12023): Found entity 1: mux2_1_32x File: C:/Users/hunte/Documents/EE469/Lab3/mux2_1_32x.sv Line: 6
    Info (12023): Found entity 2: mux2_1_32x_testbench File: C:/Users/hunte/Documents/EE469/Lab3/mux2_1_32x.sv Line: 20
Info (12021): Found 2 design units, including 2 entities, in source file mux4_1_64x.sv
    Info (12023): Found entity 1: mux4_1_64x File: C:/Users/hunte/Documents/EE469/Lab3/mux4_1_64x.sv Line: 5
    Info (12023): Found entity 2: mux4_1_64x_testbench File: C:/Users/hunte/Documents/EE469/Lab3/mux4_1_64x.sv Line: 17
Info (12021): Found 2 design units, including 2 entities, in source file processor.sv
    Info (12023): Found entity 1: processor File: C:/Users/hunte/Documents/EE469/Lab3/processor.sv Line: 2
    Info (12023): Found entity 2: processor_testbench File: C:/Users/hunte/Documents/EE469/Lab3/processor.sv Line: 60
Info (12021): Found 2 design units, including 2 entities, in source file mux2_1_5x.sv
    Info (12023): Found entity 1: mux2_1_5x File: C:/Users/hunte/Documents/EE469/Lab3/mux2_1_5x.sv Line: 6
    Info (12023): Found entity 2: mux2_1_5x_testbench File: C:/Users/hunte/Documents/EE469/Lab3/mux2_1_5x.sv Line: 20
Info (12127): Elaborating entity "instruction_handler" for the top level hierarchy
Info (12128): Elaborating entity "D_FF_64" for hierarchy "D_FF_64:d" File: C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv Line: 12
Info (12128): Elaborating entity "D_FF" for hierarchy "D_FF_64:d|D_FF:eachBit[0].d" File: C:/Users/hunte/Documents/EE469/Lab3/D_FF_64.sv Line: 14
Info (12128): Elaborating entity "sign_extender" for hierarchy "sign_extender:s1" File: C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv Line: 16
Info (12128): Elaborating entity "sign_extender" for hierarchy "sign_extender:s2" File: C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv Line: 17
Info (12128): Elaborating entity "mux2_1_64x" for hierarchy "mux2_1_64x:immMux" File: C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv Line: 21
Info (12128): Elaborating entity "mux2_1" for hierarchy "mux2_1_64x:immMux|mux2_1:genm[0].mux2" File: C:/Users/hunte/Documents/EE469/Lab3/mux2_1_64x.sv Line: 15
Info (12128): Elaborating entity "shift_left_2" for hierarchy "shift_left_2:s" File: C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv Line: 25
Info (12128): Elaborating entity "adder64" for hierarchy "adder64:branchAdder" File: C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv Line: 29
Info (12128): Elaborating entity "full_adder" for hierarchy "adder64:branchAdder|full_adder:f0" File: C:/Users/hunte/Documents/EE469/Lab3/adder64.sv Line: 13
Info (12128): Elaborating entity "instructmem" for hierarchy "instructmem:imem" File: C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv Line: 39
Warning (10175): Verilog HDL warning at instructmem.sv(24): ignoring unsupported system task File: C:/Users/hunte/Documents/EE469/Lab3/instructmem.sv Line: 24
Error (10170): Verilog HDL syntax error at test01_AddiB.arm(25) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/hunte/Documents/EE469/Lab3/test01_AddiB.arm Line: 25
Info (10648): Verilog HDL Display System Task info at instructmem.sv(43): Running benchmark:  File: C:/Users/hunte/Documents/EE469/Lab3/instructmem.sv Line: 43
Error (12152): Can't elaborate user hierarchy "instructmem:imem" File: C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv Line: 39
Info (144001): Generated suppressed messages file C:/Users/hunte/Documents/EE469/Lab3/output_files/DE1_SoC.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings
    Error: Peak virtual memory: 4771 megabytes
    Error: Processing ended: Wed Nov 10 21:32:24 2021
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/hunte/Documents/EE469/Lab3/output_files/DE1_SoC.map.smsg.


