{"vcs1":{"timestamp_begin":1740062273.392183263, "rt":4.42, "ut":4.15, "st":0.21}}
{"vcselab":{"timestamp_begin":1740062277.889969238, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1740062278.214198811, "rt":0.24, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740062272.993421501}
{"VCS_COMP_START_TIME": 1740062272.993421501}
{"VCS_COMP_END_TIME": 1740062278.523162814}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm +vcs+lic+check +coverage +define+FCOV -timescale=1ns/1ns top.sv -o simv"}
{"vcs1": {"peak_mem": 287984}}
{"vcselab": {"peak_mem": 150352}}
