module cluster_clock_gating(
    input  clk_i
    ,output  clk_o
    ,input  en_i
    ,input  test_en_i
);
reg  clk_en;
assign   clk_o = clk_i & clk_en;
always @(*) begin
    if(~clk_i) begin
        clk_en <= en_i | test_en_i;
    end
end
endmodule

