
                            PrimeTime (R)
          Version G-2012.06-SP3-1 for RHEL64 -- Jan 21, 2013
                Copyright (c) 1988-2013 Synopsys, Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys, Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

#======================================================
#
# PrimeTime  Scripts (dctcl mode)
#
#======================================================
#======================================================
#  1. Set the Power Analysis Mode
#======================================================
set power_enable_analysis true
true
set power_analysis_mode time_based
time_based
# report intrinsic leakage and gate leakage and total leakage as well
set power_report_leakage_breakdowns true 
true
# exclude from clock_network power
set power_clock_network_include_register_clock_pin_power false 
false
#======================================================
#  2. Read and link the design
#======================================================
set search_path {./                  /usr/cad/synopsys/synthesis/cur/libraries/syn/ 		 /home/raid7_1/userd/d04027/faraday_U18/Synthesis                  }
./                  /usr/cad/synopsys/synthesis/cur/libraries/syn/    /home/raid7_1/userd/d04027/faraday_U18/Synthesis                  
set link_library {* fsa0m_a_generic_core_ff1p98vm40c.db fsa0m_a_generic_core_ss1p62v125c.db}
* fsa0m_a_generic_core_ff1p98vm40c.db fsa0m_a_generic_core_ss1p62v125c.db
set target_library { fsa0m_a_generic_core_ff1p98vm40c.db fsa0m_a_generic_core_ss1p62v125c.db}
 fsa0m_a_generic_core_ff1p98vm40c.db fsa0m_a_generic_core_ss1p62v125c.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
#======================================================
#  3. Read designs, .sdf, .sdc file
#======================================================
#set DESIGN "alu"
read_verilog VM_syn.v
Loading verilog file '/home/raid7_1/userd/d04027/VLSI_LAB_2016/lab-5/verilog_and_script/PrimePower/VM_syn.v'
1
current_design alu
Error: Cannot find design 'alu'. (DES-004)
link
Loading db file '/home/raid7_1/userd/d04027/faraday_U18/Synthesis/fsa0m_a_generic_core_ff1p98vm40c.db'
Loading db file '/home/raid7_1/userd/d04027/faraday_U18/Synthesis/fsa0m_a_generic_core_ss1p62v125c.db'
Linking design VM...
Information: 346 (90.58%) library cells are unused in library fsa0m_a_generic_core_ff1p98vm40c.....
Information: 382 (100.00%) library cells are unused in library fsa0m_a_generic_core_ss1p62v125c.....
Information: total 728 library cells are unused.
Design 'VM' was successfully linked.
1
read_sdc VM_syn.sdc

Reading SDC version 1.9...
1
read_sdf -load_delay net VM_syn.sdf
Information: Merging of parallel arcs is disabled by read_sdf. (SDF-040)

****************************************
Report : read_sdf /home/raid7_1/userd/d04027/VLSI_LAB_2016/lab-5/verilog_and_script/PrimePower/VM_syn.sdf
	-load_delay net
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : VM
Version: G-2012.06-SP3-1
Date   : Fri Nov  4 22:27:10 2016
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      3669
        Number of annotated net delay arcs  :       861
        Number of annotated timing checks   :       284
        Number of annotated constraints     :       116
        TEMPERATURE: -40.00 (min)  125.00 (max)
        VOLTAGE    : 1.98 (min)  1.62 (max)
        PROCESS    : BCCOM (min)  WCCOM (max)
1
#======================================================
#  4. Read Switching Activity File
#======================================================
read_vcd -strip_path test_alu/top VM_syn.vcd
Information: Checked out license 'PrimeTime-PX' (PT-019)

======================================================================
Summary:
Total number of nets = 372
Number of annotated nets = 0 (0.00%)
Total number of leaf cells = 338
Number of fully annotated leaf cells = 0 (0.00%)
======================================================================

Warning: VCD coverage on the design is too small. Power may be underestimated. (PWR-007)
1
#======================================================
#  5. Perform power analysis
#======================================================
check_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Using automatic max wire load selection group 'DEFAULT'. (ENV-003)
Information: Using automatic min wire load selection group 'DEFAULT'. (ENV-003)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Checking 'out_of_table_range'.
Warning: There are 857 out_of_range ramps.
Information: Checking 'missing_table'.
Information: Checking 'missing_function'.
0
update_power
Information: Running time_based power analysis... (PWR-601)
Error: Can not find any event in the event file.  (PWR-248)
1
#======================================================
#  6. Generate Power Report
#======================================================
# BUG command
# set the options for power analysis, sampling interval: 1 timescale, outputfile: vcd.out
set_power_analysis_options -waveform_interval 1 -waveform_format out -waveform_output vcd
report_power > VM_syn.power
exit
Information: Defining new variable 'synthetic_library'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 267.96 MB
CPU usage for this session: 27 seconds 
Elapsed time for this session: 129 seconds
Diagnostics summary: 3 errors, 2 warnings, 9 informationals

Thank you for using pt_shell!
