
Elisa3ECE6970.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000124  00800200  0000489c  00004930  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000489c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000024b  00800324  00800324  00004a54  2**0
                  ALLOC
  3 .debug_aranges 00000280  00000000  00000000  00004a54  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000111e  00000000  00000000  00004cd4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000036ed  00000000  00000000  00005df2  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001506  00000000  00000000  000094df  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003c88  00000000  00000000  0000a9e5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000790  00000000  00000000  0000e670  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000103e  00000000  00000000  0000ee00  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000c74  00000000  00000000  0000fe3e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  00010ab2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 be 00 	jmp	0x17c	; 0x17c <__ctors_end>
       4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      10:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      14:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      18:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      1c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      20:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      24:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      28:	0c 94 a7 05 	jmp	0xb4e	; 0xb4e <__vector_10>
      2c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      30:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      34:	0c 94 db 05 	jmp	0xbb6	; 0xbb6 <__vector_13>
      38:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      3c:	0c 94 c6 1c 	jmp	0x398c	; 0x398c <__vector_15>
      40:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      44:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      48:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      4c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      50:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      54:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      58:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      5c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      60:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      64:	0c 94 71 1c 	jmp	0x38e2	; 0x38e2 <__vector_25>
      68:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      6c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      70:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      74:	0c 94 48 01 	jmp	0x290	; 0x290 <__vector_29>
      78:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      7c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      80:	0c 94 47 10 	jmp	0x208e	; 0x208e <__vector_32>
      84:	0c 94 5d 10 	jmp	0x20ba	; 0x20ba <__vector_33>
      88:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      8c:	0c 94 c4 0f 	jmp	0x1f88	; 0x1f88 <__vector_35>
      90:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      94:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      98:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      9c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a8:	0c 94 98 0f 	jmp	0x1f30	; 0x1f30 <__vector_42>
      ac:	0c 94 ae 0f 	jmp	0x1f5c	; 0x1f5c <__vector_43>
      b0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      b4:	0c 94 0b 0f 	jmp	0x1e16	; 0x1e16 <__vector_45>
      b8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      bc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      cc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      dc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e4:	fe 07       	cpc	r31, r30
      e6:	cc 07       	cpc	r28, r28
      e8:	14 07       	cpc	r17, r20
      ea:	bc 07       	cpc	r27, r28
      ec:	a2 07       	cpc	r26, r18
      ee:	0b 07       	cpc	r16, r27
      f0:	81 07       	cpc	r24, r17
      f2:	ea 07       	cpc	r30, r26
      f4:	42 07       	cpc	r20, r18
      f6:	dc 07       	cpc	r29, r28
      f8:	6a 08       	sbc	r6, r10
      fa:	6a 08       	sbc	r6, r10
      fc:	6a 08       	sbc	r6, r10
      fe:	6a 08       	sbc	r6, r10
     100:	6a 08       	sbc	r6, r10
     102:	6a 08       	sbc	r6, r10
     104:	41 08       	sbc	r4, r1
     106:	45 08       	sbc	r4, r5
     108:	6a 08       	sbc	r6, r10
     10a:	6a 08       	sbc	r6, r10
     10c:	6a 08       	sbc	r6, r10
     10e:	6a 08       	sbc	r6, r10
     110:	6a 08       	sbc	r6, r10
     112:	6a 08       	sbc	r6, r10
     114:	6a 08       	sbc	r6, r10
     116:	6a 08       	sbc	r6, r10
     118:	6a 08       	sbc	r6, r10
     11a:	6a 08       	sbc	r6, r10
     11c:	6a 08       	sbc	r6, r10
     11e:	6a 08       	sbc	r6, r10
     120:	42 07       	cpc	r20, r18
     122:	14 07       	cpc	r17, r20
     124:	63 08       	sbc	r6, r3
     126:	5b 08       	sbc	r5, r11
     128:	6a 08       	sbc	r6, r10
     12a:	6a 08       	sbc	r6, r10
     12c:	6a 08       	sbc	r6, r10
     12e:	6a 08       	sbc	r6, r10
     130:	6a 08       	sbc	r6, r10
     132:	6a 08       	sbc	r6, r10
     134:	6a 08       	sbc	r6, r10
     136:	6a 08       	sbc	r6, r10
     138:	6a 08       	sbc	r6, r10
     13a:	6a 08       	sbc	r6, r10
     13c:	6a 08       	sbc	r6, r10
     13e:	6a 08       	sbc	r6, r10
     140:	a2 07       	cpc	r26, r18
     142:	81 07       	cpc	r24, r17
     144:	6a 08       	sbc	r6, r10
     146:	6a 08       	sbc	r6, r10
     148:	fe 07       	cpc	r31, r30
     14a:	0b 07       	cpc	r16, r27
     14c:	48 08       	sbc	r4, r8
     14e:	08 4a       	sbci	r16, 0xA8	; 168
     150:	d7 3b       	cpi	r29, 0xB7	; 183
     152:	3b ce       	rjmp	.-906    	; 0xfffffdca <__eeprom_end+0xff7efdca>
     154:	01 6e       	ori	r16, 0xE1	; 225
     156:	84 bc       	out	0x24, r8	; 36
     158:	bf fd       	.word	0xfdbf	; ????
     15a:	c1 2f       	mov	r28, r17
     15c:	3d 6c       	ori	r19, 0xCD	; 205
     15e:	74 31       	cpi	r23, 0x14	; 20
     160:	9a bd       	out	0x2a, r25	; 42
     162:	56 83       	std	Z+6, r21	; 0x06
     164:	3d da       	rcall	.-2950   	; 0xfffff5e0 <__eeprom_end+0xff7ef5e0>
     166:	3d 00       	.word	0x003d	; ????
     168:	c7 7f       	andi	r28, 0xF7	; 247
     16a:	11 be       	out	0x31, r1	; 49
     16c:	d9 e4       	ldi	r29, 0x49	; 73
     16e:	bb 4c       	sbci	r27, 0xCB	; 203
     170:	3e 91       	ld	r19, -X
     172:	6b aa       	std	Y+51, r6	; 0x33
     174:	aa be       	out	0x3a, r10	; 58
     176:	00 00       	nop
     178:	00 80       	ld	r0, Z
     17a:	3f 00       	.word	0x003f	; ????

0000017c <__ctors_end>:
     17c:	11 24       	eor	r1, r1
     17e:	1f be       	out	0x3f, r1	; 63
     180:	cf ef       	ldi	r28, 0xFF	; 255
     182:	d1 e2       	ldi	r29, 0x21	; 33
     184:	de bf       	out	0x3e, r29	; 62
     186:	cd bf       	out	0x3d, r28	; 61
     188:	00 e0       	ldi	r16, 0x00	; 0
     18a:	0c bf       	out	0x3c, r16	; 60

0000018c <__do_copy_data>:
     18c:	13 e0       	ldi	r17, 0x03	; 3
     18e:	a0 e0       	ldi	r26, 0x00	; 0
     190:	b2 e0       	ldi	r27, 0x02	; 2
     192:	ec e9       	ldi	r30, 0x9C	; 156
     194:	f8 e4       	ldi	r31, 0x48	; 72
     196:	00 e0       	ldi	r16, 0x00	; 0
     198:	0b bf       	out	0x3b, r16	; 59
     19a:	02 c0       	rjmp	.+4      	; 0x1a0 <__do_copy_data+0x14>
     19c:	07 90       	elpm	r0, Z+
     19e:	0d 92       	st	X+, r0
     1a0:	a4 32       	cpi	r26, 0x24	; 36
     1a2:	b1 07       	cpc	r27, r17
     1a4:	d9 f7       	brne	.-10     	; 0x19c <__do_copy_data+0x10>

000001a6 <__do_clear_bss>:
     1a6:	15 e0       	ldi	r17, 0x05	; 5
     1a8:	a4 e2       	ldi	r26, 0x24	; 36
     1aa:	b3 e0       	ldi	r27, 0x03	; 3
     1ac:	01 c0       	rjmp	.+2      	; 0x1b0 <.do_clear_bss_start>

000001ae <.do_clear_bss_loop>:
     1ae:	1d 92       	st	X+, r1

000001b0 <.do_clear_bss_start>:
     1b0:	af 36       	cpi	r26, 0x6F	; 111
     1b2:	b1 07       	cpc	r27, r17
     1b4:	e1 f7       	brne	.-8      	; 0x1ae <.do_clear_bss_loop>
     1b6:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <main>
     1ba:	0c 94 4c 24 	jmp	0x4898	; 0x4898 <_exit>

000001be <__bad_interrupt>:
     1be:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001c2 <main>:
#include "nRF24L01.h"
#include "behaviors.h"
#include "sensors.h"


int main(void) {
     1c2:	1f 93       	push	r17
     1c4:	cf 93       	push	r28
     1c6:	df 93       	push	r29
	unsigned long int startTime = 0, endTime = 0;
//	unsigned char prevSelector=0;

	initPeripherals();
     1c8:	0e 94 dd 1c 	call	0x39ba	; 0x39ba <initPeripherals>
	GREEN_LED0_ON;
     1cc:	80 91 0b 01 	lds	r24, 0x010B
     1d0:	8e 7f       	andi	r24, 0xFE	; 254
     1d2:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED5_OFF;
	GREEN_LED6_OFF;
	GREEN_LED7_OFF; */
	
	
	pwm_green = 255;
     1d6:	8f ef       	ldi	r24, 0xFF	; 255
     1d8:	80 93 0d 02 	sts	0x020D, r24
//	pwm_green = 255;
//	pwm_blue = 255;
	updateGreenLed(pwm_green);
     1dc:	0e 94 f4 08 	call	0x11e8	; 0x11e8 <updateGreenLed>
	GREEN_LED1_OFF;
     1e0:	80 91 0b 01 	lds	r24, 0x010B
     1e4:	82 60       	ori	r24, 0x02	; 2
     1e6:	80 93 0b 01 	sts	0x010B, r24
//	updateGreenLed(pwm_green);
//	updateBlueLed(pwm_blue);

	GREEN_LED4_OFF;
     1ea:	80 91 0b 01 	lds	r24, 0x010B
     1ee:	80 61       	ori	r24, 0x10	; 16
     1f0:	80 93 0b 01 	sts	0x010B, r24

	startTime = getTime100MicroSec();
     1f4:	0e 94 d0 1c 	call	0x39a0	; 0x39a0 <getTime100MicroSec>
     1f8:	28 e8       	ldi	r18, 0x88	; 136
     1fa:	33 e1       	ldi	r19, 0x13	; 19
		//delay for some time 
		_delay_ms(500);

	
		if (pwm_green == 0) {
			pwm_green=255;
     1fc:	1f ef       	ldi	r17, 0xFF	; 255
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     1fe:	c9 e1       	ldi	r28, 0x19	; 25
     200:	d0 e0       	ldi	r29, 0x00	; 0
     202:	05 c0       	rjmp	.+10     	; 0x20e <main+0x4c>
     204:	ce 01       	movw	r24, r28
     206:	01 97       	sbiw	r24, 0x01	; 1
     208:	f1 f7       	brne	.-4      	; 0x206 <main+0x44>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     20a:	21 50       	subi	r18, 0x01	; 1
     20c:	30 40       	sbci	r19, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     20e:	21 15       	cp	r18, r1
     210:	31 05       	cpc	r19, r1
     212:	c1 f7       	brne	.-16     	; 0x204 <main+0x42>

		//delay for some time 
		_delay_ms(500);

	
		if (pwm_green == 0) {
     214:	80 91 0d 02 	lds	r24, 0x020D
     218:	88 23       	and	r24, r24
     21a:	31 f4       	brne	.+12     	; 0x228 <main+0x66>
			pwm_green=255;
     21c:	10 93 0d 02 	sts	0x020D, r17
			GREEN_LED0_OFF;
     220:	80 91 0b 01 	lds	r24, 0x010B
     224:	81 60       	ori	r24, 0x01	; 1
     226:	0a c0       	rjmp	.+20     	; 0x23c <main+0x7a>
		}
		else {
			pwm_green = 0;
     228:	10 92 0d 02 	sts	0x020D, r1
			GREEN_LED0_ON;
     22c:	80 91 0b 01 	lds	r24, 0x010B
     230:	8e 7f       	andi	r24, 0xFE	; 254
     232:	80 93 0b 01 	sts	0x010B, r24
			GREEN_LED4_ON;
     236:	80 91 0b 01 	lds	r24, 0x010B
     23a:	8f 7e       	andi	r24, 0xEF	; 239
     23c:	80 93 0b 01 	sts	0x010B, r24
		}

		updateGreenLed(pwm_green);
     240:	80 91 0d 02 	lds	r24, 0x020D
     244:	0e 94 f4 08 	call	0x11e8	; 0x11e8 <updateGreenLed>
     248:	28 e8       	ldi	r18, 0x88	; 136
     24a:	33 e1       	ldi	r19, 0x13	; 19
     24c:	db cf       	rjmp	.-74     	; 0x204 <main+0x42>

0000024e <initAdc>:
	// ADMUX  -----> REFS1	REFS0	 ADLAR	MUX4	MUX3 	 MUX2	MUX1	MUX0
	// default		 0		0		 0		0		0		 0		0		0
	// ADCSRB -----> -		ACME	 - 		- 		MUX5 	 ADTS2 	ADTS1 	ADTS0
	// default		 0		0		 0		0		0		 0		0		0

	ADCSRA = 0;
     24e:	ea e7       	ldi	r30, 0x7A	; 122
     250:	f0 e0       	ldi	r31, 0x00	; 0
     252:	10 82       	st	Z, r1
	ADCSRB = 0;
     254:	2b e7       	ldi	r18, 0x7B	; 123
     256:	30 e0       	ldi	r19, 0x00	; 0
     258:	d9 01       	movw	r26, r18
     25a:	1c 92       	st	X, r1
	ADMUX = 0;
     25c:	ac e7       	ldi	r26, 0x7C	; 124
     25e:	b0 e0       	ldi	r27, 0x00	; 0
     260:	1c 92       	st	X, r1

	ADCSRA |= (1 << ADPS2) | (1 << ADPS1);	// 1/64 prescaler => 8 MHz/64=125 KHz => Tad (adc clock)
     262:	80 81       	ld	r24, Z
     264:	86 60       	ori	r24, 0x06	; 6
     266:	80 83       	st	Z, r24
											// one sample need 13 Tad in free running mode, so interrupt 
											// frequency is 125/13=9.6 KHz (104 us between adc interrupts)
	ADMUX |= (1 << REFS0); 	// voltage reference to AVCC (external)
     268:	8c 91       	ld	r24, X
     26a:	80 64       	ori	r24, 0x40	; 64
     26c:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADATE); // auto-trigger mode: the new sampling is started just after the last one is completed
     26e:	80 81       	ld	r24, Z
     270:	80 62       	ori	r24, 0x20	; 32
     272:	80 83       	st	Z, r24
	ADCSRB &= 0xF8;			// for safety...ADTS2:0 in ADCSRB should be already set to free running by default (0b000)
     274:	d9 01       	movw	r26, r18
     276:	8c 91       	ld	r24, X
     278:	88 7f       	andi	r24, 0xF8	; 248
     27a:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADIE);	// enable interrupt on conversion completion
     27c:	80 81       	ld	r24, Z
     27e:	88 60       	ori	r24, 0x08	; 8
     280:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);	// enable ADC
     282:	80 81       	ld	r24, Z
     284:	80 68       	ori	r24, 0x80	; 128
     286:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);	// start first conversion (start from channel 0)
     288:	80 81       	ld	r24, Z
     28a:	80 64       	ori	r24, 0x40	; 64
     28c:	80 83       	st	Z, r24

}
     28e:	08 95       	ret

00000290 <__vector_29>:

ISR(ADC_vect) {
     290:	1f 92       	push	r1
     292:	0f 92       	push	r0
     294:	0f b6       	in	r0, 0x3f	; 63
     296:	0f 92       	push	r0
     298:	0b b6       	in	r0, 0x3b	; 59
     29a:	0f 92       	push	r0
     29c:	11 24       	eor	r1, r1
     29e:	1f 93       	push	r17
     2a0:	2f 93       	push	r18
     2a2:	3f 93       	push	r19
     2a4:	4f 93       	push	r20
     2a6:	5f 93       	push	r21
     2a8:	6f 93       	push	r22
     2aa:	7f 93       	push	r23
     2ac:	8f 93       	push	r24
     2ae:	9f 93       	push	r25
     2b0:	af 93       	push	r26
     2b2:	bf 93       	push	r27
     2b4:	ef 93       	push	r30
     2b6:	ff 93       	push	r31
	// channel 15:    active phase when going forward: motor left current; passive phase when going backward: motor left velocity


	//LED_BLUE_ON;

	clockTick++;				// this variable is used as base time for timed processes/functions (e,g, delay); 
     2b8:	80 91 36 05 	lds	r24, 0x0536
     2bc:	90 91 37 05 	lds	r25, 0x0537
     2c0:	a0 91 38 05 	lds	r26, 0x0538
     2c4:	b0 91 39 05 	lds	r27, 0x0539
     2c8:	01 96       	adiw	r24, 0x01	; 1
     2ca:	a1 1d       	adc	r26, r1
     2cc:	b1 1d       	adc	r27, r1
     2ce:	80 93 36 05 	sts	0x0536, r24
     2d2:	90 93 37 05 	sts	0x0537, r25
     2d6:	a0 93 38 05 	sts	0x0538, r26
     2da:	b0 93 39 05 	sts	0x0539, r27
								// resolution of 104 us based on adc interrupts

	int value = ADCL;			// get the sample; low byte must be read first!!
     2de:	80 91 78 00 	lds	r24, 0x0078
     2e2:	48 2f       	mov	r20, r24
     2e4:	50 e0       	ldi	r21, 0x00	; 0
	value = (ADCH<<8) | value;
     2e6:	20 91 79 00 	lds	r18, 0x0079
     2ea:	92 2f       	mov	r25, r18
     2ec:	80 e0       	ldi	r24, 0x00	; 0
     2ee:	48 2b       	or	r20, r24
     2f0:	59 2b       	or	r21, r25
	// prox1 passive phase | ...
	// motor left and motor right indicate either the sampling of the current consumption or 
	// the velocity respectively for the left and right motor; discrimination between the 
	// current and velocity is done in the motors timers interrupts in which is flagged the pwm 
	// phase (active=>current or passive=>velocity) of the motors
	switch(adcSaveDataTo) {
     2f2:	80 91 bf 03 	lds	r24, 0x03BF
     2f6:	82 30       	cpi	r24, 0x02	; 2
     2f8:	09 f4       	brne	.+2      	; 0x2fc <__vector_29+0x6c>
     2fa:	f4 c0       	rjmp	.+488    	; 0x4e4 <__vector_29+0x254>
     2fc:	83 30       	cpi	r24, 0x03	; 3
     2fe:	30 f4       	brcc	.+12     	; 0x30c <__vector_29+0x7c>
     300:	88 23       	and	r24, r24
     302:	59 f0       	breq	.+22     	; 0x31a <__vector_29+0x8a>
     304:	81 30       	cpi	r24, 0x01	; 1
     306:	09 f0       	breq	.+2      	; 0x30a <__vector_29+0x7a>
     308:	3f c1       	rjmp	.+638    	; 0x588 <__vector_29+0x2f8>
     30a:	df c0       	rjmp	.+446    	; 0x4ca <__vector_29+0x23a>
     30c:	83 30       	cpi	r24, 0x03	; 3
     30e:	09 f4       	brne	.+2      	; 0x312 <__vector_29+0x82>
     310:	0b c1       	rjmp	.+534    	; 0x528 <__vector_29+0x298>
     312:	84 30       	cpi	r24, 0x04	; 4
     314:	09 f0       	breq	.+2      	; 0x318 <__vector_29+0x88>
     316:	38 c1       	rjmp	.+624    	; 0x588 <__vector_29+0x2f8>
     318:	14 c1       	rjmp	.+552    	; 0x542 <__vector_29+0x2b2>

		case SAVE_TO_PROX:
			if(currentProx==14 && measBattery==2) {		// about every 2 seconds the battery level is sampled; both
     31a:	10 91 2a 03 	lds	r17, 0x032A
     31e:	1e 30       	cpi	r17, 0x0E	; 14
     320:	61 f4       	brne	.+24     	; 0x33a <__vector_29+0xaa>
     322:	80 91 c5 03 	lds	r24, 0x03C5
     326:	82 30       	cpi	r24, 0x02	; 2
     328:	41 f4       	brne	.+16     	; 0x33a <__vector_29+0xaa>
				batteryLevel = value;					// the proximity 7 and battery are connected to the same adc channel
     32a:	50 93 c4 03 	sts	0x03C4, r21
     32e:	40 93 c3 03 	sts	0x03C3, r20
				measBattery = 0;
     332:	10 92 c5 03 	sts	0x03C5, r1
				SENS_ENABLE_OFF;						// the adc channel is connected to proximity
     336:	46 98       	cbi	0x08, 6	; 8
     338:	08 c0       	rjmp	.+16     	; 0x34a <__vector_29+0xba>
			} else {
				proximityValue[currentProx] = value;	// even indexes contain ambient values; odd indexes contains "reflected" values
     33a:	e1 2f       	mov	r30, r17
     33c:	f0 e0       	ldi	r31, 0x00	; 0
     33e:	ee 0f       	add	r30, r30
     340:	ff 1f       	adc	r31, r31
     342:	e1 5d       	subi	r30, 0xD1	; 209
     344:	fc 4f       	sbci	r31, 0xFC	; 252
     346:	51 83       	std	Z+1, r21	; 0x01
     348:	40 83       	st	Z, r20
			}

			if(currentProx & 0x01) {
     34a:	a1 2f       	mov	r26, r17
     34c:	b0 e0       	ldi	r27, 0x00	; 0
     34e:	10 ff       	sbrs	r17, 0
     350:	af c0       	rjmp	.+350    	; 0x4b0 <__vector_29+0x220>
				proximityResult[currentProx>>1] = proximityValue[currentProx-1] - proximityValue[currentProx] - proximityOffset[currentProx>>1];	// ambient - (ambient+reflected) - offset
     352:	aa 0f       	add	r26, r26
     354:	bb 1f       	adc	r27, r27
     356:	fd 01       	movw	r30, r26
     358:	e3 5d       	subi	r30, 0xD3	; 211
     35a:	fc 4f       	sbci	r31, 0xFC	; 252
     35c:	20 81       	ld	r18, Z
     35e:	31 81       	ldd	r19, Z+1	; 0x01
     360:	a1 5d       	subi	r26, 0xD1	; 209
     362:	bc 4f       	sbci	r27, 0xFC	; 252
     364:	4d 91       	ld	r20, X+
     366:	5c 91       	ld	r21, X
     368:	81 2f       	mov	r24, r17
     36a:	86 95       	lsr	r24
     36c:	68 2f       	mov	r22, r24
     36e:	70 e0       	ldi	r23, 0x00	; 0
     370:	24 1b       	sub	r18, r20
     372:	35 0b       	sbc	r19, r21
     374:	ab 01       	movw	r20, r22
     376:	44 0f       	add	r20, r20
     378:	55 1f       	adc	r21, r21
     37a:	fa 01       	movw	r30, r20
     37c:	e9 58       	subi	r30, 0x89	; 137
     37e:	fc 4f       	sbci	r31, 0xFC	; 252
     380:	80 81       	ld	r24, Z
     382:	91 81       	ldd	r25, Z+1	; 0x01
     384:	28 1b       	sub	r18, r24
     386:	39 0b       	sbc	r19, r25
     388:	fa 01       	movw	r30, r20
     38a:	e1 5a       	subi	r30, 0xA1	; 161
     38c:	fc 4f       	sbci	r31, 0xFC	; 252
     38e:	31 83       	std	Z+1, r19	; 0x01
     390:	20 83       	st	Z, r18
				if(proximityResult[currentProx>>1] < 0) {
     392:	37 ff       	sbrs	r19, 7
     394:	02 c0       	rjmp	.+4      	; 0x39a <__vector_29+0x10a>
					proximityResult[currentProx>>1] = 0;
     396:	11 82       	std	Z+1, r1	; 0x01
     398:	10 82       	st	Z, r1
				}
				if(proximityResult[currentProx>>1] > 1024) {
     39a:	fb 01       	movw	r30, r22
     39c:	ee 0f       	add	r30, r30
     39e:	ff 1f       	adc	r31, r31
     3a0:	e1 5a       	subi	r30, 0xA1	; 161
     3a2:	fc 4f       	sbci	r31, 0xFC	; 252
     3a4:	80 81       	ld	r24, Z
     3a6:	91 81       	ldd	r25, Z+1	; 0x01
     3a8:	81 50       	subi	r24, 0x01	; 1
     3aa:	94 40       	sbci	r25, 0x04	; 4
     3ac:	24 f0       	brlt	.+8      	; 0x3b6 <__vector_29+0x126>
					proximityResult[currentProx>>1] = 1024;
     3ae:	80 e0       	ldi	r24, 0x00	; 0
     3b0:	94 e0       	ldi	r25, 0x04	; 4
     3b2:	91 83       	std	Z+1, r25	; 0x01
     3b4:	80 83       	st	Z, r24
				// 1) from 0 to PHASE1: y = x (where x = proximity value9
				// 2) from PHASE1 to PHASE2: y = x/2 + 30
				// 3) from PHASE2 to PHASE3: y = x/4 + 75
				// 4) from PHASE3 upwards: y = x/8 + 127.5
				// The linearized values are used for the obstacles avoidance.
				if(currentProx < 16) {	// only for proximity (not ground sensors)
     3b6:	10 31       	cpi	r17, 0x10	; 16
     3b8:	e8 f5       	brcc	.+122    	; 0x434 <__vector_29+0x1a4>
					
					if(proximityResult[currentProx>>1] < PHASE1) {
     3ba:	db 01       	movw	r26, r22
     3bc:	aa 0f       	add	r26, r26
     3be:	bb 1f       	adc	r27, r27
     3c0:	fd 01       	movw	r30, r26
     3c2:	e1 5a       	subi	r30, 0xA1	; 161
     3c4:	fc 4f       	sbci	r31, 0xFC	; 252
     3c6:	01 90       	ld	r0, Z+
     3c8:	f0 81       	ld	r31, Z
     3ca:	e0 2d       	mov	r30, r0
     3cc:	ec 33       	cpi	r30, 0x3C	; 60
     3ce:	f1 05       	cpc	r31, r1
     3d0:	1c f4       	brge	.+6      	; 0x3d8 <__vector_29+0x148>

						proximityResultLinear[currentProx>>1] = proximityResult[currentProx>>1];
     3d2:	a9 53       	subi	r26, 0x39	; 57
     3d4:	bc 4f       	sbci	r27, 0xFC	; 252
     3d6:	2c c0       	rjmp	.+88     	; 0x430 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+60)>>1) < PHASE2) {
     3d8:	cf 01       	movw	r24, r30
     3da:	cc 96       	adiw	r24, 0x3c	; 60
     3dc:	95 95       	asr	r25
     3de:	87 95       	ror	r24
     3e0:	88 37       	cpi	r24, 0x78	; 120
     3e2:	91 05       	cpc	r25, r1
     3e4:	3c f4       	brge	.+14     	; 0x3f4 <__vector_29+0x164>
				
						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-60)>>1) + PHASE1;
     3e6:	a9 53       	subi	r26, 0x39	; 57
     3e8:	bc 4f       	sbci	r27, 0xFC	; 252
     3ea:	fc 97       	sbiw	r30, 0x3c	; 60
     3ec:	f5 95       	asr	r31
     3ee:	e7 95       	ror	r30
     3f0:	fc 96       	adiw	r30, 0x3c	; 60
     3f2:	1e c0       	rjmp	.+60     	; 0x430 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+300)>>2) < PHASE3) {
     3f4:	cf 01       	movw	r24, r30
     3f6:	84 5d       	subi	r24, 0xD4	; 212
     3f8:	9e 4f       	sbci	r25, 0xFE	; 254
     3fa:	95 95       	asr	r25
     3fc:	87 95       	ror	r24
     3fe:	95 95       	asr	r25
     400:	87 95       	ror	r24
     402:	a9 53       	subi	r26, 0x39	; 57
     404:	bc 4f       	sbci	r27, 0xFC	; 252
     406:	84 3b       	cpi	r24, 0xB4	; 180
     408:	91 05       	cpc	r25, r1
     40a:	4c f4       	brge	.+18     	; 0x41e <__vector_29+0x18e>

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-180)>>2) + PHASE2;
     40c:	e4 5b       	subi	r30, 0xB4	; 180
     40e:	f0 40       	sbci	r31, 0x00	; 0
     410:	f5 95       	asr	r31
     412:	e7 95       	ror	r30
     414:	f5 95       	asr	r31
     416:	e7 95       	ror	r30
     418:	e8 58       	subi	r30, 0x88	; 136
     41a:	ff 4f       	sbci	r31, 0xFF	; 255
     41c:	09 c0       	rjmp	.+18     	; 0x430 <__vector_29+0x1a0>

					} else {

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-420)>>3) + PHASE3;
     41e:	e4 5a       	subi	r30, 0xA4	; 164
     420:	f1 40       	sbci	r31, 0x01	; 1
     422:	43 e0       	ldi	r20, 0x03	; 3
     424:	f5 95       	asr	r31
     426:	e7 95       	ror	r30
     428:	4a 95       	dec	r20
     42a:	e1 f7       	brne	.-8      	; 0x424 <__vector_29+0x194>
     42c:	ec 54       	subi	r30, 0x4C	; 76
     42e:	ff 4f       	sbci	r31, 0xFF	; 255
     430:	ed 93       	st	X+, r30
     432:	fc 93       	st	X, r31
				}

				// the cliff avoidance behavior is inserted within this interrupt service routine in order to react
				// as fast as possible; the maximum speed usable with cliff avoidance is 30 in all kind of surface 
				// (apart from black ones) after calibration.
				if(cliffAvoidanceEnabled) {
     434:	80 91 3f 05 	lds	r24, 0x053F
     438:	88 23       	and	r24, r24
     43a:	c1 f1       	breq	.+112    	; 0x4ac <__vector_29+0x21c>
					if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     43c:	80 91 6f 03 	lds	r24, 0x036F
     440:	90 91 70 03 	lds	r25, 0x0370
     444:	84 5a       	subi	r24, 0xA4	; 164
     446:	91 40       	sbci	r25, 0x01	; 1
     448:	ac f0       	brlt	.+42     	; 0x474 <__vector_29+0x1e4>
     44a:	80 91 71 03 	lds	r24, 0x0371
     44e:	90 91 72 03 	lds	r25, 0x0372
     452:	84 5a       	subi	r24, 0xA4	; 164
     454:	91 40       	sbci	r25, 0x01	; 1
     456:	74 f0       	brlt	.+28     	; 0x474 <__vector_29+0x1e4>
     458:	80 91 73 03 	lds	r24, 0x0373
     45c:	90 91 74 03 	lds	r25, 0x0374
     460:	84 5a       	subi	r24, 0xA4	; 164
     462:	91 40       	sbci	r25, 0x01	; 1
     464:	3c f0       	brlt	.+14     	; 0x474 <__vector_29+0x1e4>
     466:	80 91 75 03 	lds	r24, 0x0375
     46a:	90 91 76 03 	lds	r25, 0x0376
     46e:	84 5a       	subi	r24, 0xA4	; 164
     470:	91 40       	sbci	r25, 0x01	; 1
     472:	e4 f4       	brge	.+56     	; 0x4ac <__vector_29+0x21c>
						cliffDetectedFlag = 1;
     474:	81 e0       	ldi	r24, 0x01	; 1
     476:	80 93 40 05 	sts	0x0540, r24
						//LED_RED_ON;			
						// set resulting velocity to 0 and change the pwm registers directly to be able
						// to stop as fast as possible (the next pwm cycle)
						// left motor
						pwm_left = 0;
     47a:	10 92 f6 03 	sts	0x03F6, r1
     47e:	10 92 f5 03 	sts	0x03F5, r1
						OCR4A = 0;
     482:	10 92 a9 00 	sts	0x00A9, r1
     486:	10 92 a8 00 	sts	0x00A8, r1
						OCR4B = 0;
     48a:	10 92 ab 00 	sts	0x00AB, r1
     48e:	10 92 aa 00 	sts	0x00AA, r1
						// right motor
						pwm_right = 0;
     492:	10 92 f4 03 	sts	0x03F4, r1
     496:	10 92 f3 03 	sts	0x03F3, r1
						OCR3A = 0;
     49a:	10 92 99 00 	sts	0x0099, r1
     49e:	10 92 98 00 	sts	0x0098, r1
						OCR3B = 0;
     4a2:	10 92 9b 00 	sts	0x009B, r1
     4a6:	10 92 9a 00 	sts	0x009A, r1
     4aa:	02 c0       	rjmp	.+4      	; 0x4b0 <__vector_29+0x220>
					} else {
						cliffDetectedFlag = 0;
						//LED_RED_OFF;
					}
				} else {
					cliffDetectedFlag = 0;
     4ac:	10 92 40 05 	sts	0x0540, r1
				}

			}

			currentProx++;
     4b0:	81 2f       	mov	r24, r17
     4b2:	8f 5f       	subi	r24, 0xFF	; 255
     4b4:	80 93 2a 03 	sts	0x032A, r24
			if(currentProx > 23) {						// in total there are 8 proximity sensors and 4 ground sensors => 12 sensors
     4b8:	88 31       	cpi	r24, 0x18	; 24
     4ba:	08 f4       	brcc	.+2      	; 0x4be <__vector_29+0x22e>
     4bc:	65 c0       	rjmp	.+202    	; 0x588 <__vector_29+0x2f8>
				currentProx = 0;						// for each one there is a passive phase in which the ambient light is sampled,
     4be:	10 92 2a 03 	sts	0x032A, r1
				proxUpdated = 1;							// and an active phase in which an IR pulse is turned on and the reflected light 
     4c2:	81 e0       	ldi	r24, 0x01	; 1
     4c4:	80 93 c6 03 	sts	0x03C6, r24
     4c8:	5f c0       	rjmp	.+190    	; 0x588 <__vector_29+0x2f8>
			}											// is sampled; thus 12 sensors x 2 phases = 24 samples
			break;

		case SAVE_TO_RIGHT_MOTOR_CURRENT:
			right_current_avg += value;
			right_current_avg = right_current_avg >> 1;	// the current consumption is an estimate, not really an average of the samples
     4ca:	80 91 e1 03 	lds	r24, 0x03E1
     4ce:	90 91 e2 03 	lds	r25, 0x03E2
     4d2:	48 0f       	add	r20, r24
     4d4:	59 1f       	adc	r21, r25
     4d6:	56 95       	lsr	r21
     4d8:	47 95       	ror	r20
     4da:	50 93 e2 03 	sts	0x03E2, r21
     4de:	40 93 e1 03 	sts	0x03E1, r20
     4e2:	52 c0       	rjmp	.+164    	; 0x588 <__vector_29+0x2f8>
			break;

		case SAVE_TO_RIGHT_MOTOR_VEL:
			if(firstSampleRight > 0) {
     4e4:	80 91 09 02 	lds	r24, 0x0209
     4e8:	88 23       	and	r24, r24
     4ea:	09 f4       	brne	.+2      	; 0x4ee <__vector_29+0x25e>
     4ec:	4d c0       	rjmp	.+154    	; 0x588 <__vector_29+0x2f8>
			    // sometimes it was noticed that the velocity is sampled even if the pwm
			    // is in its active phase; as a workaround simply skip the samples in these
			    // cases
				if(((PINE & _BV(PE3))>>3) || ((PINE & _BV(PE4))>>4)) {  // if active phase for either forward or backward direction
     4ee:	63 99       	sbic	0x0c, 3	; 12
     4f0:	4b c0       	rjmp	.+150    	; 0x588 <__vector_29+0x2f8>
     4f2:	64 99       	sbic	0x0c, 4	; 12
     4f4:	49 c0       	rjmp	.+146    	; 0x588 <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleRight++;
     4f6:	28 2f       	mov	r18, r24
     4f8:	2f 5f       	subi	r18, 0xFF	; 255
     4fa:	20 93 09 02 	sts	0x0209, r18
				if(firstSampleRight > 4) {				// to skip undesired samples (3 samples skipped) in which there could be glitches
     4fe:	25 30       	cpi	r18, 0x05	; 5
     500:	08 f4       	brcc	.+2      	; 0x504 <__vector_29+0x274>
     502:	42 c0       	rjmp	.+132    	; 0x588 <__vector_29+0x2f8>
					right_vel_sum += value;
     504:	80 91 ed 03 	lds	r24, 0x03ED
     508:	90 91 ee 03 	lds	r25, 0x03EE
     50c:	84 0f       	add	r24, r20
     50e:	95 1f       	adc	r25, r21
     510:	90 93 ee 03 	sts	0x03EE, r25
     514:	80 93 ed 03 	sts	0x03ED, r24
					if(firstSampleRight==8) {			// number of samples to take for the speed computation (average of 4 samples)
     518:	28 30       	cpi	r18, 0x08	; 8
     51a:	b1 f5       	brne	.+108    	; 0x588 <__vector_29+0x2f8>
						firstSampleRight = 0;
     51c:	10 92 09 02 	sts	0x0209, r1
						compute_right_vel = 1;
     520:	81 e0       	ldi	r24, 0x01	; 1
     522:	80 93 08 02 	sts	0x0208, r24
     526:	30 c0       	rjmp	.+96     	; 0x588 <__vector_29+0x2f8>
			}
			break;

		case SAVE_TO_LEFT_MOTOR_CURRENT:
			left_current_avg += value;
			left_current_avg = left_current_avg >> 1;
     528:	80 91 df 03 	lds	r24, 0x03DF
     52c:	90 91 e0 03 	lds	r25, 0x03E0
     530:	48 0f       	add	r20, r24
     532:	59 1f       	adc	r21, r25
     534:	56 95       	lsr	r21
     536:	47 95       	ror	r20
     538:	50 93 e0 03 	sts	0x03E0, r21
     53c:	40 93 df 03 	sts	0x03DF, r20
     540:	23 c0       	rjmp	.+70     	; 0x588 <__vector_29+0x2f8>
			break;

		case SAVE_TO_LEFT_MOTOR_VEL:
			if(firstSampleLeft > 0) {
     542:	90 91 0a 02 	lds	r25, 0x020A
     546:	99 23       	and	r25, r25
     548:	f9 f0       	breq	.+62     	; 0x588 <__vector_29+0x2f8>
				if(((PINH & _BV(PH3))>>3) || ((PINH & _BV(PH4))>>4)) {
     54a:	80 91 00 01 	lds	r24, 0x0100
     54e:	83 fd       	sbrc	r24, 3
     550:	1b c0       	rjmp	.+54     	; 0x588 <__vector_29+0x2f8>
     552:	80 91 00 01 	lds	r24, 0x0100
     556:	84 fd       	sbrc	r24, 4
     558:	17 c0       	rjmp	.+46     	; 0x588 <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleLeft++;
     55a:	29 2f       	mov	r18, r25
     55c:	2f 5f       	subi	r18, 0xFF	; 255
     55e:	20 93 0a 02 	sts	0x020A, r18
				if(firstSampleLeft > 4) {
     562:	25 30       	cpi	r18, 0x05	; 5
     564:	88 f0       	brcs	.+34     	; 0x588 <__vector_29+0x2f8>
					left_vel_sum += value;
     566:	80 91 eb 03 	lds	r24, 0x03EB
     56a:	90 91 ec 03 	lds	r25, 0x03EC
     56e:	84 0f       	add	r24, r20
     570:	95 1f       	adc	r25, r21
     572:	90 93 ec 03 	sts	0x03EC, r25
     576:	80 93 eb 03 	sts	0x03EB, r24
					if(firstSampleLeft==8) {
     57a:	28 30       	cpi	r18, 0x08	; 8
     57c:	29 f4       	brne	.+10     	; 0x588 <__vector_29+0x2f8>
						firstSampleLeft = 0;
     57e:	10 92 0a 02 	sts	0x020A, r1
						compute_left_vel = 1;
     582:	81 e0       	ldi	r24, 0x01	; 1
     584:	80 93 07 02 	sts	0x0207, r24
			break;										// when the desired speed was zero. Now the speed is always sampled independently 
														// of the desired velocity.
	}			

	// select next channel to sample based on the previous sequence and actual motors pwm phase
	switch(adcSamplingState) {
     588:	90 91 c0 03 	lds	r25, 0x03C0
     58c:	92 30       	cpi	r25, 0x02	; 2
     58e:	81 f1       	breq	.+96     	; 0x5f0 <__vector_29+0x360>
     590:	93 30       	cpi	r25, 0x03	; 3
     592:	30 f4       	brcc	.+12     	; 0x5a0 <__vector_29+0x310>
     594:	99 23       	and	r25, r25
     596:	51 f0       	breq	.+20     	; 0x5ac <__vector_29+0x31c>
     598:	91 30       	cpi	r25, 0x01	; 1
     59a:	09 f0       	breq	.+2      	; 0x59e <__vector_29+0x30e>
     59c:	b0 c0       	rjmp	.+352    	; 0x6fe <__vector_29+0x46e>
     59e:	1a c0       	rjmp	.+52     	; 0x5d4 <__vector_29+0x344>
     5a0:	93 30       	cpi	r25, 0x03	; 3
     5a2:	e9 f1       	breq	.+122    	; 0x61e <__vector_29+0x38e>
     5a4:	94 30       	cpi	r25, 0x04	; 4
     5a6:	09 f0       	breq	.+2      	; 0x5aa <__vector_29+0x31a>
     5a8:	aa c0       	rjmp	.+340    	; 0x6fe <__vector_29+0x46e>
     5aa:	50 c0       	rjmp	.+160    	; 0x64c <__vector_29+0x3bc>

		case 0:	// proximity
			currentAdChannel = currentProx>>1;				// select the channel to sample after next interrupt (in which the adc register is updated with the new channel)
     5ac:	80 91 2a 03 	lds	r24, 0x032A
     5b0:	86 95       	lsr	r24
     5b2:	80 93 29 03 	sts	0x0329, r24
															// currentProx goes from 0 to 23, currentAdChannel from 0 to 11
			if(rightChannelPhase == ACTIVE_PHASE) {			// select where to save the data that we're sampling
     5b6:	80 91 c1 03 	lds	r24, 0x03C1
     5ba:	88 23       	and	r24, r24
     5bc:	11 f4       	brne	.+4      	; 0x5c2 <__vector_29+0x332>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     5be:	81 e0       	ldi	r24, 0x01	; 1
     5c0:	05 c0       	rjmp	.+10     	; 0x5cc <__vector_29+0x33c>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     5c2:	81 30       	cpi	r24, 0x01	; 1
     5c4:	11 f4       	brne	.+4      	; 0x5ca <__vector_29+0x33a>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     5c6:	82 e0       	ldi	r24, 0x02	; 2
     5c8:	01 c0       	rjmp	.+2      	; 0x5cc <__vector_29+0x33c>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     5ca:	85 e0       	ldi	r24, 0x05	; 5
     5cc:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 1;
     5d0:	81 e0       	ldi	r24, 0x01	; 1
     5d2:	0b c0       	rjmp	.+22     	; 0x5ea <__vector_29+0x35a>
			break;

		case 1:	// left motor
			currentAdChannel = currentMotLeftChannel;
     5d4:	80 91 2b 03 	lds	r24, 0x032B
     5d8:	80 93 29 03 	sts	0x0329, r24
			leftChannelPhase = leftMotorPhase;
     5dc:	80 91 2e 03 	lds	r24, 0x032E
     5e0:	80 93 c2 03 	sts	0x03C2, r24
			adcSaveDataTo = SAVE_TO_PROX;
     5e4:	10 92 bf 03 	sts	0x03BF, r1
			adcSamplingState = 2;
     5e8:	82 e0       	ldi	r24, 0x02	; 2
     5ea:	80 93 c0 03 	sts	0x03C0, r24
     5ee:	87 c0       	rjmp	.+270    	; 0x6fe <__vector_29+0x46e>
			break;

		case 2:	// right motor
			currentAdChannel = currentMotRightChannel;
     5f0:	80 91 2c 03 	lds	r24, 0x032C
     5f4:	80 93 29 03 	sts	0x0329, r24
			rightChannelPhase = rightMotorPhase;
     5f8:	80 91 2d 03 	lds	r24, 0x032D
     5fc:	80 93 c1 03 	sts	0x03C1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     600:	80 91 c2 03 	lds	r24, 0x03C2
     604:	88 23       	and	r24, r24
     606:	11 f4       	brne	.+4      	; 0x60c <__vector_29+0x37c>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     608:	83 e0       	ldi	r24, 0x03	; 3
     60a:	05 c0       	rjmp	.+10     	; 0x616 <__vector_29+0x386>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     60c:	81 30       	cpi	r24, 0x01	; 1
     60e:	11 f4       	brne	.+4      	; 0x614 <__vector_29+0x384>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     610:	84 e0       	ldi	r24, 0x04	; 4
     612:	01 c0       	rjmp	.+2      	; 0x616 <__vector_29+0x386>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     614:	85 e0       	ldi	r24, 0x05	; 5
     616:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 3;
     61a:	83 e0       	ldi	r24, 0x03	; 3
     61c:	e6 cf       	rjmp	.-52     	; 0x5ea <__vector_29+0x35a>
			break;

		case 3:	// left motor
			currentAdChannel = currentMotLeftChannel;
     61e:	80 91 2b 03 	lds	r24, 0x032B
     622:	80 93 29 03 	sts	0x0329, r24
			leftChannelPhase = leftMotorPhase;
     626:	80 91 2e 03 	lds	r24, 0x032E
     62a:	80 93 c2 03 	sts	0x03C2, r24
			if(rightChannelPhase == ACTIVE_PHASE) {
     62e:	80 91 c1 03 	lds	r24, 0x03C1
     632:	88 23       	and	r24, r24
     634:	11 f4       	brne	.+4      	; 0x63a <__vector_29+0x3aa>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     636:	81 e0       	ldi	r24, 0x01	; 1
     638:	05 c0       	rjmp	.+10     	; 0x644 <__vector_29+0x3b4>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     63a:	81 30       	cpi	r24, 0x01	; 1
     63c:	11 f4       	brne	.+4      	; 0x642 <__vector_29+0x3b2>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     63e:	82 e0       	ldi	r24, 0x02	; 2
     640:	01 c0       	rjmp	.+2      	; 0x644 <__vector_29+0x3b4>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     642:	85 e0       	ldi	r24, 0x05	; 5
     644:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 4;
     648:	84 e0       	ldi	r24, 0x04	; 4
     64a:	cf cf       	rjmp	.-98     	; 0x5ea <__vector_29+0x35a>
			break;

		case 4:	// right motor
			currentAdChannel = currentMotRightChannel;
     64c:	80 91 2c 03 	lds	r24, 0x032C
     650:	80 93 29 03 	sts	0x0329, r24
			rightChannelPhase = rightMotorPhase;
     654:	80 91 2d 03 	lds	r24, 0x032D
     658:	80 93 c1 03 	sts	0x03C1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     65c:	80 91 c2 03 	lds	r24, 0x03C2
     660:	88 23       	and	r24, r24
     662:	11 f4       	brne	.+4      	; 0x668 <__vector_29+0x3d8>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     664:	83 e0       	ldi	r24, 0x03	; 3
     666:	06 c0       	rjmp	.+12     	; 0x674 <__vector_29+0x3e4>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     668:	81 30       	cpi	r24, 0x01	; 1
     66a:	19 f4       	brne	.+6      	; 0x672 <__vector_29+0x3e2>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     66c:	90 93 bf 03 	sts	0x03BF, r25
     670:	03 c0       	rjmp	.+6      	; 0x678 <__vector_29+0x3e8>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     672:	85 e0       	ldi	r24, 0x05	; 5
     674:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 0;
     678:	10 92 c0 03 	sts	0x03C0, r1

			if(currentProx==14 && measBattery==1) {
     67c:	20 91 2a 03 	lds	r18, 0x032A
     680:	2e 30       	cpi	r18, 0x0E	; 14
     682:	41 f4       	brne	.+16     	; 0x694 <__vector_29+0x404>
     684:	80 91 c5 03 	lds	r24, 0x03C5
     688:	81 30       	cpi	r24, 0x01	; 1
     68a:	21 f4       	brne	.+8      	; 0x694 <__vector_29+0x404>
				measBattery=2;
     68c:	82 e0       	ldi	r24, 0x02	; 2
     68e:	80 93 c5 03 	sts	0x03C5, r24
				SENS_ENABLE_ON;			// next time measure battery instead of proximity 7
     692:	46 9a       	sbi	0x08, 6	; 8
			}

			// turn on the IR pulses for the proximities only in their active phases
			if(currentProx & 0x01) {
     694:	42 2f       	mov	r20, r18
     696:	50 e0       	ldi	r21, 0x00	; 0
     698:	20 ff       	sbrs	r18, 0
     69a:	31 c0       	rjmp	.+98     	; 0x6fe <__vector_29+0x46e>
				if(currentProx < 16) {	// pulse for proximity and ground sensors are placed in different ports;
     69c:	20 31       	cpi	r18, 0x10	; 16
     69e:	50 f4       	brcc	.+20     	; 0x6b4 <__vector_29+0x424>
										// PORTA for proximity sensors, PORTJ for ground sensors
					PORTA = (1 << (currentProx>>1));	// pulse on
     6a0:	26 95       	lsr	r18
     6a2:	81 e0       	ldi	r24, 0x01	; 1
     6a4:	90 e0       	ldi	r25, 0x00	; 0
     6a6:	02 c0       	rjmp	.+4      	; 0x6ac <__vector_29+0x41c>
     6a8:	88 0f       	add	r24, r24
     6aa:	99 1f       	adc	r25, r25
     6ac:	2a 95       	dec	r18
     6ae:	e2 f7       	brpl	.-8      	; 0x6a8 <__vector_29+0x418>
     6b0:	82 b9       	out	0x02, r24	; 2
     6b2:	25 c0       	rjmp	.+74     	; 0x6fe <__vector_29+0x46e>
				} else {
					if(hardwareRevision == HW_REV_3_0) {
     6b4:	80 91 3d 05 	lds	r24, 0x053D
     6b8:	88 23       	and	r24, r24
     6ba:	61 f4       	brne	.+24     	; 0x6d4 <__vector_29+0x444>
						PORTJ = (1 << ((currentProx-16)>>1));	// pulse on
     6bc:	40 51       	subi	r20, 0x10	; 16
     6be:	50 40       	sbci	r21, 0x00	; 0
     6c0:	55 95       	asr	r21
     6c2:	47 95       	ror	r20
     6c4:	81 e0       	ldi	r24, 0x01	; 1
     6c6:	90 e0       	ldi	r25, 0x00	; 0
     6c8:	02 c0       	rjmp	.+4      	; 0x6ce <__vector_29+0x43e>
     6ca:	88 0f       	add	r24, r24
     6cc:	99 1f       	adc	r25, r25
     6ce:	4a 95       	dec	r20
     6d0:	e2 f7       	brpl	.-8      	; 0x6ca <__vector_29+0x43a>
     6d2:	13 c0       	rjmp	.+38     	; 0x6fa <__vector_29+0x46a>
					}

					if(hardwareRevision == HW_REV_3_0_1) {
     6d4:	81 30       	cpi	r24, 0x01	; 1
     6d6:	11 f0       	breq	.+4      	; 0x6dc <__vector_29+0x44c>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
					}

					if(hardwareRevision == HW_REV_3_1) {
     6d8:	82 30       	cpi	r24, 0x02	; 2
     6da:	89 f4       	brne	.+34     	; 0x6fe <__vector_29+0x46e>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
     6dc:	20 91 05 01 	lds	r18, 0x0105
     6e0:	40 51       	subi	r20, 0x10	; 16
     6e2:	50 40       	sbci	r21, 0x00	; 0
     6e4:	55 95       	asr	r21
     6e6:	47 95       	ror	r20
     6e8:	81 e0       	ldi	r24, 0x01	; 1
     6ea:	90 e0       	ldi	r25, 0x00	; 0
     6ec:	02 c0       	rjmp	.+4      	; 0x6f2 <__vector_29+0x462>
     6ee:	88 0f       	add	r24, r24
     6f0:	99 1f       	adc	r25, r25
     6f2:	4a 95       	dec	r20
     6f4:	e2 f7       	brpl	.-8      	; 0x6ee <__vector_29+0x45e>
     6f6:	80 95       	com	r24
     6f8:	82 23       	and	r24, r18
     6fa:	80 93 05 01 	sts	0x0105, r24

	}

	// channel selection in the adc register; continuously manually change the channel 
	// sampled since there is no automatic way of doing it
	if(currentAdChannel < 8) {		// MUX5=0 + ADMUX=0..7 => adc channel=0..7
     6fe:	80 91 29 03 	lds	r24, 0x0329
     702:	88 30       	cpi	r24, 0x08	; 8
     704:	48 f4       	brcc	.+18     	; 0x718 <__vector_29+0x488>
		ADCSRB &= ~(1 << MUX5);
     706:	80 91 7b 00 	lds	r24, 0x007B
     70a:	87 7f       	andi	r24, 0xF7	; 247
     70c:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + currentAdChannel;
     710:	80 91 29 03 	lds	r24, 0x0329
     714:	80 5c       	subi	r24, 0xC0	; 192
     716:	08 c0       	rjmp	.+16     	; 0x728 <__vector_29+0x498>
	} else {						// MUX5=1 + ADMUX=0..7 => adc channel=8..15
		ADCSRB |= (1 << MUX5);
     718:	80 91 7b 00 	lds	r24, 0x007B
     71c:	88 60       	ori	r24, 0x08	; 8
     71e:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + (currentAdChannel-8);
     722:	80 91 29 03 	lds	r24, 0x0329
     726:	88 5c       	subi	r24, 0xC8	; 200
     728:	80 93 7c 00 	sts	0x007C, r24
	}

	// turn off the proximity IR pulses in order to have 200 us of pulse
	if(adcSamplingState == 2) {
     72c:	80 91 c0 03 	lds	r24, 0x03C0
     730:	82 30       	cpi	r24, 0x02	; 2
     732:	81 f4       	brne	.+32     	; 0x754 <__vector_29+0x4c4>

		if(hardwareRevision == HW_REV_3_0) {
     734:	80 91 3d 05 	lds	r24, 0x053D
     738:	88 23       	and	r24, r24
     73a:	21 f4       	brne	.+8      	; 0x744 <__vector_29+0x4b4>
			PORTJ &= 0xF0;
     73c:	80 91 05 01 	lds	r24, 0x0105
     740:	80 7f       	andi	r24, 0xF0	; 240
     742:	05 c0       	rjmp	.+10     	; 0x74e <__vector_29+0x4be>
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0)"
		}

		if(hardwareRevision == HW_REV_3_0_1) {
     744:	81 30       	cpi	r24, 0x01	; 1
     746:	11 f0       	breq	.+4      	; 0x74c <__vector_29+0x4bc>
			PORTJ = 0xFF;
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0.1)"
		}

		if(hardwareRevision == HW_REV_3_1) {
     748:	82 30       	cpi	r24, 0x02	; 2
     74a:	21 f4       	brne	.+8      	; 0x754 <__vector_29+0x4c4>
			PORTJ = 0xFF;
     74c:	8f ef       	ldi	r24, 0xFF	; 255
     74e:	80 93 05 01 	sts	0x0105, r24
			PORTA = 0x00;
     752:	12 b8       	out	0x02, r1	; 2

	}

	//LED_BLUE_OFF;

}
     754:	ff 91       	pop	r31
     756:	ef 91       	pop	r30
     758:	bf 91       	pop	r27
     75a:	af 91       	pop	r26
     75c:	9f 91       	pop	r25
     75e:	8f 91       	pop	r24
     760:	7f 91       	pop	r23
     762:	6f 91       	pop	r22
     764:	5f 91       	pop	r21
     766:	4f 91       	pop	r20
     768:	3f 91       	pop	r19
     76a:	2f 91       	pop	r18
     76c:	1f 91       	pop	r17
     76e:	0f 90       	pop	r0
     770:	0b be       	out	0x3b, r0	; 59
     772:	0f 90       	pop	r0
     774:	0f be       	out	0x3f, r0	; 63
     776:	0f 90       	pop	r0
     778:	1f 90       	pop	r1
     77a:	18 95       	reti

0000077c <cliffDetected>:


char cliffDetected() {

	// tell whether a cliff is detected or not
	if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     77c:	80 91 6f 03 	lds	r24, 0x036F
     780:	90 91 70 03 	lds	r25, 0x0370
     784:	84 5a       	subi	r24, 0xA4	; 164
     786:	91 40       	sbci	r25, 0x01	; 1
     788:	b4 f0       	brlt	.+44     	; 0x7b6 <cliffDetected+0x3a>
     78a:	80 91 71 03 	lds	r24, 0x0371
     78e:	90 91 72 03 	lds	r25, 0x0372
     792:	84 5a       	subi	r24, 0xA4	; 164
     794:	91 40       	sbci	r25, 0x01	; 1
     796:	7c f0       	brlt	.+30     	; 0x7b6 <cliffDetected+0x3a>
     798:	80 91 73 03 	lds	r24, 0x0373
     79c:	90 91 74 03 	lds	r25, 0x0374
     7a0:	84 5a       	subi	r24, 0xA4	; 164
     7a2:	91 40       	sbci	r25, 0x01	; 1
     7a4:	44 f0       	brlt	.+16     	; 0x7b6 <cliffDetected+0x3a>
     7a6:	20 e0       	ldi	r18, 0x00	; 0
     7a8:	80 91 75 03 	lds	r24, 0x0375
     7ac:	90 91 76 03 	lds	r25, 0x0376
     7b0:	84 5a       	subi	r24, 0xA4	; 164
     7b2:	91 40       	sbci	r25, 0x01	; 1
     7b4:	0c f4       	brge	.+2      	; 0x7b8 <cliffDetected+0x3c>
     7b6:	21 e0       	ldi	r18, 0x01	; 1
	} else {
		return 0;
	}


}
     7b8:	82 2f       	mov	r24, r18
     7ba:	08 95       	ret

000007bc <enableObstacleAvoidance>:

void enableObstacleAvoidance() {
	obstacleAvoidanceEnabled=1;
     7bc:	81 e0       	ldi	r24, 0x01	; 1
     7be:	80 93 3e 05 	sts	0x053E, r24
}
     7c2:	08 95       	ret

000007c4 <disableObstacleAvoidance>:

void disableObstacleAvoidance() {
	obstacleAvoidanceEnabled=0;
     7c4:	10 92 3e 05 	sts	0x053E, r1
}
     7c8:	08 95       	ret

000007ca <enableCliffAvoidance>:

void enableCliffAvoidance() {
	cliffAvoidanceEnabled=1;
     7ca:	81 e0       	ldi	r24, 0x01	; 1
     7cc:	80 93 3f 05 	sts	0x053F, r24
}
     7d0:	08 95       	ret

000007d2 <disableCliffAvoidance>:

void disableCliffAvoidance() {
	cliffAvoidanceEnabled=0;
     7d2:	10 92 3f 05 	sts	0x053F, r1
}
     7d6:	08 95       	ret

000007d8 <obstacleAvoidance>:

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)

}

void obstacleAvoidance(signed int *pwmLeft, signed int *pwmRight) {
     7d8:	2f 92       	push	r2
     7da:	3f 92       	push	r3
     7dc:	4f 92       	push	r4
     7de:	5f 92       	push	r5
     7e0:	6f 92       	push	r6
     7e2:	7f 92       	push	r7
     7e4:	8f 92       	push	r8
     7e6:	9f 92       	push	r9
     7e8:	af 92       	push	r10
     7ea:	bf 92       	push	r11
     7ec:	cf 92       	push	r12
     7ee:	df 92       	push	r13
     7f0:	ef 92       	push	r14
     7f2:	ff 92       	push	r15
     7f4:	0f 93       	push	r16
     7f6:	1f 93       	push	r17
     7f8:	df 93       	push	r29
     7fa:	cf 93       	push	r28
     7fc:	cd b7       	in	r28, 0x3d	; 61
     7fe:	de b7       	in	r29, 0x3e	; 62
     800:	2a 97       	sbiw	r28, 0x0a	; 10
     802:	0f b6       	in	r0, 0x3f	; 63
     804:	f8 94       	cli
     806:	de bf       	out	0x3e, r29	; 62
     808:	0f be       	out	0x3f, r0	; 63
     80a:	cd bf       	out	0x3d, r28	; 61
     80c:	98 87       	std	Y+8, r25	; 0x08
     80e:	8f 83       	std	Y+7, r24	; 0x07
     810:	7a 87       	std	Y+10, r23	; 0x0a
     812:	69 87       	std	Y+9, r22	; 0x09
	//	y	0		0.5		1		0.5		0		-0.5	-1		-0.5

	unsigned int i=0;
	signed int long res=0;
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;
     814:	dc 01       	movw	r26, r24
     816:	0d 90       	ld	r0, X+
     818:	bc 91       	ld	r27, X
     81a:	a0 2d       	mov	r26, r0
     81c:	bc 83       	std	Y+4, r27	; 0x04
     81e:	ab 83       	std	Y+3, r26	; 0x03
     820:	fb 01       	movw	r30, r22
     822:	01 90       	ld	r0, Z+
     824:	f0 81       	ld	r31, Z
     826:	e0 2d       	mov	r30, r0
     828:	fa 83       	std	Y+2, r31	; 0x02
     82a:	e9 83       	std	Y+1, r30	; 0x01
     82c:	e7 ec       	ldi	r30, 0xC7	; 199
     82e:	f3 e0       	ldi	r31, 0x03	; 3

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
		if(proximityResultLinear[i] < NOISE_THR) {
     830:	80 81       	ld	r24, Z
     832:	91 81       	ldd	r25, Z+1	; 0x01
     834:	05 97       	sbiw	r24, 0x05	; 5
     836:	14 f4       	brge	.+4      	; 0x83c <obstacleAvoidance+0x64>
			proximityResultLinear[i] = 0;
     838:	11 82       	std	Z+1, r1	; 0x01
     83a:	10 82       	st	Z, r1
     83c:	32 96       	adiw	r30, 0x02	; 2
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
     83e:	23 e0       	ldi	r18, 0x03	; 3
     840:	e7 3d       	cpi	r30, 0xD7	; 215
     842:	f2 07       	cpc	r31, r18
     844:	a9 f7       	brne	.-22     	; 0x830 <obstacleAvoidance+0x58>
	}

	// sum the contribution of each sensor (based on the previous weights table);
	// give more weight to prox2 and prox6 (side proximities) in order to get more stability in narrow aisles;
	// add some noise to the sum in order to escape from dead-lock positions
	sumSensorsX = -proximityResultLinear[0] - (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) + proximityResultLinear[4] + (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + ((rand()%60)-30);
     846:	a0 90 c7 03 	lds	r10, 0x03C7
     84a:	b0 90 c8 03 	lds	r11, 0x03C8
     84e:	b0 94       	com	r11
     850:	a1 94       	neg	r10
     852:	b1 08       	sbc	r11, r1
     854:	b3 94       	inc	r11
     856:	52 ef       	ldi	r21, 0xF2	; 242
     858:	65 2e       	mov	r6, r21
     85a:	5f ef       	ldi	r21, 0xFF	; 255
     85c:	75 2e       	mov	r7, r21
     85e:	6e 0e       	add	r6, r30
     860:	7f 1e       	adc	r7, r31
     862:	d3 01       	movw	r26, r6
     864:	8d 90       	ld	r8, X+
     866:	9c 90       	ld	r9, X
     868:	95 94       	asr	r9
     86a:	87 94       	ror	r8
     86c:	ad ec       	ldi	r26, 0xCD	; 205
     86e:	b3 e0       	ldi	r27, 0x03	; 3
     870:	cd 90       	ld	r12, X+
     872:	dc 90       	ld	r13, X
     874:	d5 94       	asr	r13
     876:	c7 94       	ror	r12
     878:	20 91 cf 03 	lds	r18, 0x03CF
     87c:	30 91 d0 03 	lds	r19, 0x03D0
     880:	3e 83       	std	Y+6, r19	; 0x06
     882:	2d 83       	std	Y+5, r18	; 0x05
     884:	2a ef       	ldi	r18, 0xFA	; 250
     886:	22 2e       	mov	r2, r18
     888:	2f ef       	ldi	r18, 0xFF	; 255
     88a:	32 2e       	mov	r3, r18
     88c:	2e 0e       	add	r2, r30
     88e:	3f 1e       	adc	r3, r31
     890:	d1 01       	movw	r26, r2
     892:	ed 90       	ld	r14, X+
     894:	fc 90       	ld	r15, X
     896:	f5 94       	asr	r15
     898:	e7 94       	ror	r14
     89a:	12 91       	ld	r17, -Z
     89c:	02 91       	ld	r16, -Z
     89e:	2f 01       	movw	r4, r30
     8a0:	15 95       	asr	r17
     8a2:	07 95       	ror	r16
     8a4:	0e 94 c3 21 	call	0x4386	; 0x4386 <rand>
     8a8:	2d 81       	ldd	r18, Y+5	; 0x05
     8aa:	3e 81       	ldd	r19, Y+6	; 0x06
     8ac:	2e 51       	subi	r18, 0x1E	; 30
     8ae:	30 40       	sbci	r19, 0x00	; 0
     8b0:	2a 0d       	add	r18, r10
     8b2:	3b 1d       	adc	r19, r11
     8b4:	2c 0d       	add	r18, r12
     8b6:	3d 1d       	adc	r19, r13
     8b8:	2e 0d       	add	r18, r14
     8ba:	3f 1d       	adc	r19, r15
     8bc:	20 1b       	sub	r18, r16
     8be:	31 0b       	sbc	r19, r17
     8c0:	28 19       	sub	r18, r8
     8c2:	39 09       	sbc	r19, r9
     8c4:	6c e3       	ldi	r22, 0x3C	; 60
     8c6:	70 e0       	ldi	r23, 0x00	; 0
     8c8:	0e 94 1e 21 	call	0x423c	; 0x423c <__divmodhi4>
     8cc:	28 0f       	add	r18, r24
     8ce:	39 1f       	adc	r19, r25
     8d0:	3e 83       	std	Y+6, r19	; 0x06
     8d2:	2d 83       	std	Y+5, r18	; 0x05
	sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[2]>>2) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[6]>>2) - (proximityResultLinear[7]>>1)+ ((rand()%60)-30);
     8d4:	d3 01       	movw	r26, r6
     8d6:	6d 90       	ld	r6, X+
     8d8:	7c 90       	ld	r7, X
     8da:	75 94       	asr	r7
     8dc:	67 94       	ror	r6
     8de:	c0 90 cb 03 	lds	r12, 0x03CB
     8e2:	d0 90 cc 03 	lds	r13, 0x03CC
     8e6:	d5 94       	asr	r13
     8e8:	c7 94       	ror	r12
     8ea:	d5 94       	asr	r13
     8ec:	c7 94       	ror	r12
     8ee:	ed ec       	ldi	r30, 0xCD	; 205
     8f0:	f3 e0       	ldi	r31, 0x03	; 3
     8f2:	a0 80       	ld	r10, Z
     8f4:	b1 80       	ldd	r11, Z+1	; 0x01
     8f6:	b5 94       	asr	r11
     8f8:	a7 94       	ror	r10
     8fa:	d1 01       	movw	r26, r2
     8fc:	8d 90       	ld	r8, X+
     8fe:	9c 90       	ld	r9, X
     900:	95 94       	asr	r9
     902:	87 94       	ror	r8
     904:	00 91 d3 03 	lds	r16, 0x03D3
     908:	10 91 d4 03 	lds	r17, 0x03D4
     90c:	15 95       	asr	r17
     90e:	07 95       	ror	r16
     910:	15 95       	asr	r17
     912:	07 95       	ror	r16
     914:	f2 01       	movw	r30, r4
     916:	e0 80       	ld	r14, Z
     918:	f1 80       	ldd	r15, Z+1	; 0x01
     91a:	f5 94       	asr	r15
     91c:	e7 94       	ror	r14
     91e:	0e 94 c3 21 	call	0x4386	; 0x4386 <rand>
     922:	c6 0c       	add	r12, r6
     924:	d7 1c       	adc	r13, r7
     926:	22 ee       	ldi	r18, 0xE2	; 226
     928:	3f ef       	ldi	r19, 0xFF	; 255
     92a:	c2 0e       	add	r12, r18
     92c:	d3 1e       	adc	r13, r19
     92e:	ca 0c       	add	r12, r10
     930:	db 1c       	adc	r13, r11
     932:	c0 1a       	sub	r12, r16
     934:	d1 0a       	sbc	r13, r17
     936:	c8 18       	sub	r12, r8
     938:	d9 08       	sbc	r13, r9
     93a:	ce 18       	sub	r12, r14
     93c:	df 08       	sbc	r13, r15
     93e:	6c e3       	ldi	r22, 0x3C	; 60
     940:	70 e0       	ldi	r23, 0x00	; 0
     942:	0e 94 1e 21 	call	0x423c	; 0x423c <__divmodhi4>
     946:	c8 0e       	add	r12, r24
     948:	d9 1e       	adc	r13, r25
     94a:	8d 81       	ldd	r24, Y+5	; 0x05
     94c:	9e 81       	ldd	r25, Y+6	; 0x06
     94e:	9c 01       	movw	r18, r24
     950:	44 27       	eor	r20, r20
     952:	37 fd       	sbrc	r19, 7
     954:	40 95       	com	r20
     956:	54 2f       	mov	r21, r20
     958:	b6 01       	movw	r22, r12
     95a:	88 27       	eor	r24, r24
     95c:	77 fd       	sbrc	r23, 7
     95e:	80 95       	com	r24
     960:	98 2f       	mov	r25, r24
	//sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + (rand()%30);

	// modify the velocity components based on sensor values
	if(desL >= 0) {
     962:	ab 81       	ldd	r26, Y+3	; 0x03
     964:	bc 81       	ldd	r27, Y+4	; 0x04
     966:	b7 fd       	sbrc	r27, 7
     968:	1b c0       	rjmp	.+54     	; 0x9a0 <obstacleAvoidance+0x1c8>
		res = (signed long int)desL + (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     96a:	7d 01       	movw	r14, r26
     96c:	00 27       	eor	r16, r16
     96e:	f7 fc       	sbrc	r15, 7
     970:	00 95       	com	r16
     972:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     974:	26 1b       	sub	r18, r22
     976:	37 0b       	sbc	r19, r23
     978:	48 0b       	sbc	r20, r24
     97a:	59 0b       	sbc	r21, r25
     97c:	ca 01       	movw	r24, r20
     97e:	b9 01       	movw	r22, r18
     980:	a8 01       	movw	r20, r16
     982:	97 01       	movw	r18, r14
     984:	0e 94 eb 20 	call	0x41d6	; 0x41d6 <__mulsi3>
     988:	57 e0       	ldi	r21, 0x07	; 7
     98a:	95 95       	asr	r25
     98c:	87 95       	ror	r24
     98e:	77 95       	ror	r23
     990:	67 95       	ror	r22
     992:	5a 95       	dec	r21
     994:	d1 f7       	brne	.-12     	; 0x98a <obstacleAvoidance+0x1b2>
     996:	e6 0e       	add	r14, r22
     998:	f7 1e       	adc	r15, r23
     99a:	08 1f       	adc	r16, r24
     99c:	19 1f       	adc	r17, r25
     99e:	1a c0       	rjmp	.+52     	; 0x9d4 <obstacleAvoidance+0x1fc>
	} else {
		res = (signed long int)desR - (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     9a0:	a9 81       	ldd	r26, Y+1	; 0x01
     9a2:	ba 81       	ldd	r27, Y+2	; 0x02
     9a4:	7d 01       	movw	r14, r26
     9a6:	00 27       	eor	r16, r16
     9a8:	f7 fc       	sbrc	r15, 7
     9aa:	00 95       	com	r16
     9ac:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     9ae:	62 0f       	add	r22, r18
     9b0:	73 1f       	adc	r23, r19
     9b2:	84 1f       	adc	r24, r20
     9b4:	95 1f       	adc	r25, r21
     9b6:	a8 01       	movw	r20, r16
     9b8:	97 01       	movw	r18, r14
     9ba:	0e 94 eb 20 	call	0x41d6	; 0x41d6 <__mulsi3>
     9be:	47 e0       	ldi	r20, 0x07	; 7
     9c0:	95 95       	asr	r25
     9c2:	87 95       	ror	r24
     9c4:	77 95       	ror	r23
     9c6:	67 95       	ror	r22
     9c8:	4a 95       	dec	r20
     9ca:	d1 f7       	brne	.-12     	; 0x9c0 <obstacleAvoidance+0x1e8>
     9cc:	e6 1a       	sub	r14, r22
     9ce:	f7 0a       	sbc	r15, r23
     9d0:	08 0b       	sbc	r16, r24
     9d2:	19 0b       	sbc	r17, r25
     9d4:	ef 81       	ldd	r30, Y+7	; 0x07
     9d6:	f8 85       	ldd	r31, Y+8	; 0x08
     9d8:	f1 82       	std	Z+1, r15	; 0x01
     9da:	e0 82       	st	Z, r14
     9dc:	8d 81       	ldd	r24, Y+5	; 0x05
     9de:	9e 81       	ldd	r25, Y+6	; 0x06
     9e0:	9c 01       	movw	r18, r24
     9e2:	44 27       	eor	r20, r20
     9e4:	37 fd       	sbrc	r19, 7
     9e6:	40 95       	com	r20
     9e8:	54 2f       	mov	r21, r20
     9ea:	b6 01       	movw	r22, r12
     9ec:	88 27       	eor	r24, r24
     9ee:	77 fd       	sbrc	r23, 7
     9f0:	80 95       	com	r24
     9f2:	98 2f       	mov	r25, r24
	}
	if(desR >=0) {
     9f4:	a9 81       	ldd	r26, Y+1	; 0x01
     9f6:	ba 81       	ldd	r27, Y+2	; 0x02
     9f8:	b7 fd       	sbrc	r27, 7
     9fa:	19 c0       	rjmp	.+50     	; 0xa2e <obstacleAvoidance+0x256>
		res = (signed long int)desR + (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     9fc:	7d 01       	movw	r14, r26
     9fe:	00 27       	eor	r16, r16
     a00:	f7 fc       	sbrc	r15, 7
     a02:	00 95       	com	r16
     a04:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     a06:	62 0f       	add	r22, r18
     a08:	73 1f       	adc	r23, r19
     a0a:	84 1f       	adc	r24, r20
     a0c:	95 1f       	adc	r25, r21
     a0e:	a8 01       	movw	r20, r16
     a10:	97 01       	movw	r18, r14
     a12:	0e 94 eb 20 	call	0x41d6	; 0x41d6 <__mulsi3>
     a16:	37 e0       	ldi	r19, 0x07	; 7
     a18:	95 95       	asr	r25
     a1a:	87 95       	ror	r24
     a1c:	77 95       	ror	r23
     a1e:	67 95       	ror	r22
     a20:	3a 95       	dec	r19
     a22:	d1 f7       	brne	.-12     	; 0xa18 <obstacleAvoidance+0x240>
     a24:	e6 0e       	add	r14, r22
     a26:	f7 1e       	adc	r15, r23
     a28:	08 1f       	adc	r16, r24
     a2a:	19 1f       	adc	r17, r25
     a2c:	1c c0       	rjmp	.+56     	; 0xa66 <obstacleAvoidance+0x28e>
	} else {
		res = (signed long int)desL - (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     a2e:	ab 81       	ldd	r26, Y+3	; 0x03
     a30:	bc 81       	ldd	r27, Y+4	; 0x04
     a32:	7d 01       	movw	r14, r26
     a34:	00 27       	eor	r16, r16
     a36:	f7 fc       	sbrc	r15, 7
     a38:	00 95       	com	r16
     a3a:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     a3c:	26 1b       	sub	r18, r22
     a3e:	37 0b       	sbc	r19, r23
     a40:	48 0b       	sbc	r20, r24
     a42:	59 0b       	sbc	r21, r25
     a44:	ca 01       	movw	r24, r20
     a46:	b9 01       	movw	r22, r18
     a48:	a8 01       	movw	r20, r16
     a4a:	97 01       	movw	r18, r14
     a4c:	0e 94 eb 20 	call	0x41d6	; 0x41d6 <__mulsi3>
     a50:	27 e0       	ldi	r18, 0x07	; 7
     a52:	95 95       	asr	r25
     a54:	87 95       	ror	r24
     a56:	77 95       	ror	r23
     a58:	67 95       	ror	r22
     a5a:	2a 95       	dec	r18
     a5c:	d1 f7       	brne	.-12     	; 0xa52 <obstacleAvoidance+0x27a>
     a5e:	e6 1a       	sub	r14, r22
     a60:	f7 0a       	sbc	r15, r23
     a62:	08 0b       	sbc	r16, r24
     a64:	19 0b       	sbc	r17, r25
     a66:	e9 85       	ldd	r30, Y+9	; 0x09
     a68:	fa 85       	ldd	r31, Y+10	; 0x0a
     a6a:	f1 82       	std	Z+1, r15	; 0x01
     a6c:	e0 82       	st	Z, r14
	}
		
	// force the values to be in the pwm maximum range
	if (*pwmRight>(MAX_MOTORS_PWM/2)) *pwmRight=(MAX_MOTORS_PWM/2);
     a6e:	a9 85       	ldd	r26, Y+9	; 0x09
     a70:	ba 85       	ldd	r27, Y+10	; 0x0a
     a72:	8d 91       	ld	r24, X+
     a74:	9c 91       	ld	r25, X
     a76:	81 50       	subi	r24, 0x01	; 1
     a78:	92 40       	sbci	r25, 0x02	; 2
     a7a:	34 f0       	brlt	.+12     	; 0xa88 <obstacleAvoidance+0x2b0>
     a7c:	80 e0       	ldi	r24, 0x00	; 0
     a7e:	92 e0       	ldi	r25, 0x02	; 2
     a80:	e9 85       	ldd	r30, Y+9	; 0x09
     a82:	fa 85       	ldd	r31, Y+10	; 0x0a
     a84:	91 83       	std	Z+1, r25	; 0x01
     a86:	80 83       	st	Z, r24
	if (*pwmLeft>(MAX_MOTORS_PWM/2)) *pwmLeft=(MAX_MOTORS_PWM/2);
     a88:	af 81       	ldd	r26, Y+7	; 0x07
     a8a:	b8 85       	ldd	r27, Y+8	; 0x08
     a8c:	8d 91       	ld	r24, X+
     a8e:	9c 91       	ld	r25, X
     a90:	81 50       	subi	r24, 0x01	; 1
     a92:	92 40       	sbci	r25, 0x02	; 2
     a94:	34 f0       	brlt	.+12     	; 0xaa2 <obstacleAvoidance+0x2ca>
     a96:	80 e0       	ldi	r24, 0x00	; 0
     a98:	92 e0       	ldi	r25, 0x02	; 2
     a9a:	ef 81       	ldd	r30, Y+7	; 0x07
     a9c:	f8 85       	ldd	r31, Y+8	; 0x08
     a9e:	91 83       	std	Z+1, r25	; 0x01
     aa0:	80 83       	st	Z, r24
	if (*pwmRight<-(MAX_MOTORS_PWM/2)) *pwmRight=-(MAX_MOTORS_PWM/2);
     aa2:	a9 85       	ldd	r26, Y+9	; 0x09
     aa4:	ba 85       	ldd	r27, Y+10	; 0x0a
     aa6:	8d 91       	ld	r24, X+
     aa8:	9c 91       	ld	r25, X
     aaa:	80 50       	subi	r24, 0x00	; 0
     aac:	9e 4f       	sbci	r25, 0xFE	; 254
     aae:	34 f4       	brge	.+12     	; 0xabc <obstacleAvoidance+0x2e4>
     ab0:	80 e0       	ldi	r24, 0x00	; 0
     ab2:	9e ef       	ldi	r25, 0xFE	; 254
     ab4:	e9 85       	ldd	r30, Y+9	; 0x09
     ab6:	fa 85       	ldd	r31, Y+10	; 0x0a
     ab8:	91 83       	std	Z+1, r25	; 0x01
     aba:	80 83       	st	Z, r24
	if (*pwmLeft<-(MAX_MOTORS_PWM/2)) *pwmLeft=-(MAX_MOTORS_PWM/2);
     abc:	af 81       	ldd	r26, Y+7	; 0x07
     abe:	b8 85       	ldd	r27, Y+8	; 0x08
     ac0:	8d 91       	ld	r24, X+
     ac2:	9c 91       	ld	r25, X
     ac4:	80 50       	subi	r24, 0x00	; 0
     ac6:	9e 4f       	sbci	r25, 0xFE	; 254
     ac8:	34 f4       	brge	.+12     	; 0xad6 <obstacleAvoidance+0x2fe>
     aca:	80 e0       	ldi	r24, 0x00	; 0
     acc:	9e ef       	ldi	r25, 0xFE	; 254
     ace:	ef 81       	ldd	r30, Y+7	; 0x07
     ad0:	f8 85       	ldd	r31, Y+8	; 0x08
     ad2:	91 83       	std	Z+1, r25	; 0x01
     ad4:	80 83       	st	Z, r24

}
     ad6:	2a 96       	adiw	r28, 0x0a	; 10
     ad8:	0f b6       	in	r0, 0x3f	; 63
     ada:	f8 94       	cli
     adc:	de bf       	out	0x3e, r29	; 62
     ade:	0f be       	out	0x3f, r0	; 63
     ae0:	cd bf       	out	0x3d, r28	; 61
     ae2:	cf 91       	pop	r28
     ae4:	df 91       	pop	r29
     ae6:	1f 91       	pop	r17
     ae8:	0f 91       	pop	r16
     aea:	ff 90       	pop	r15
     aec:	ef 90       	pop	r14
     aee:	df 90       	pop	r13
     af0:	cf 90       	pop	r12
     af2:	bf 90       	pop	r11
     af4:	af 90       	pop	r10
     af6:	9f 90       	pop	r9
     af8:	8f 90       	pop	r8
     afa:	7f 90       	pop	r7
     afc:	6f 90       	pop	r6
     afe:	5f 90       	pop	r5
     b00:	4f 90       	pop	r4
     b02:	3f 90       	pop	r3
     b04:	2f 90       	pop	r2
     b06:	08 95       	ret

00000b08 <initBehaviors>:

#include "behaviors.h"

void initBehaviors() {

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)
     b08:	80 91 94 00 	lds	r24, 0x0094
     b0c:	90 91 95 00 	lds	r25, 0x0095
     b10:	0e 94 c8 21 	call	0x4390	; 0x4390 <srand>

}
     b14:	08 95       	ret

00000b16 <init_ir_remote_control>:
static unsigned char check_temp = 0;
unsigned char address = 0;
unsigned char data_ir = 0;
unsigned char check = 2;

void init_ir_remote_control(void) { 	
     b16:	cf 93       	push	r28
     b18:	df 93       	push	r29

	PCICR = 0;
     b1a:	e8 e6       	ldi	r30, 0x68	; 104
     b1c:	f0 e0       	ldi	r31, 0x00	; 0
     b1e:	10 82       	st	Z, r1
	PCMSK1 = 0;
     b20:	ac e6       	ldi	r26, 0x6C	; 108
     b22:	b0 e0       	ldi	r27, 0x00	; 0
     b24:	1c 92       	st	X, r1
	TCCR2A = 0;
     b26:	20 eb       	ldi	r18, 0xB0	; 176
     b28:	30 e0       	ldi	r19, 0x00	; 0
     b2a:	e9 01       	movw	r28, r18
     b2c:	18 82       	st	Y, r1
	TCCR2B = 0;
     b2e:	10 92 b1 00 	sts	0x00B1, r1
	TIMSK2 = 0;
     b32:	10 92 70 00 	sts	0x0070, r1

	PCICR |= (1 << PCIE1);			// enable interrupt on change of PCINT15:8 pins
     b36:	80 81       	ld	r24, Z
     b38:	82 60       	ori	r24, 0x02	; 2
     b3a:	80 83       	st	Z, r24
	PCMSK1 |= (1 << PCINT15);		// enable PCINT15
     b3c:	8c 91       	ld	r24, X
     b3e:	80 68       	ori	r24, 0x80	; 128
     b40:	8c 93       	st	X, r24
	TCCR2A |= (1 << WGM21); 		// mode 2 => CTC mode
     b42:	88 81       	ld	r24, Y
     b44:	82 60       	ori	r24, 0x02	; 2
     b46:	88 83       	st	Y, r24

}
     b48:	df 91       	pop	r29
     b4a:	cf 91       	pop	r28
     b4c:	08 95       	ret

00000b4e <__vector_10>:

// external interrupt service routine
ISR(PCINT1_vect) {
     b4e:	1f 92       	push	r1
     b50:	0f 92       	push	r0
     b52:	0f b6       	in	r0, 0x3f	; 63
     b54:	0f 92       	push	r0
     b56:	11 24       	eor	r1, r1
     b58:	8f 93       	push	r24

	if(irEnabled) {						// if the robot is configured to accept TV remote commands
     b5a:	80 91 11 02 	lds	r24, 0x0211
     b5e:	88 23       	and	r24, r24
     b60:	21 f1       	breq	.+72     	; 0xbaa <__vector_10+0x5c>

		if(bit_is_clear(PINJ, 6)) {		// the interrupt is generated at every pin state change; we only look
     b62:	80 91 03 01 	lds	r24, 0x0103
     b66:	86 fd       	sbrc	r24, 6
     b68:	20 c0       	rjmp	.+64     	; 0xbaa <__vector_10+0x5c>
										// for the falling edge
			PCICR &= ~(1 << PCIE1);		// disable external interrupt
     b6a:	80 91 68 00 	lds	r24, 0x0068
     b6e:	8d 7f       	andi	r24, 0xFD	; 253
     b70:	80 93 68 00 	sts	0x0068, r24
			PCMSK1 &= ~(1 << PCINT15);
     b74:	80 91 6c 00 	lds	r24, 0x006C
     b78:	8f 77       	andi	r24, 0x7F	; 127
     b7a:	80 93 6c 00 	sts	0x006C, r24
		
			// check the pin change isn't due to a glitch; to check this verify that
			// the pin remain low for at least 400 us (the giltches last about 200 us)
			// 0.4 / 0.032 = 13 => 0.416 us
			checkGlitch = 1;							// we're checking if this is a glitch
     b7e:	81 e0       	ldi	r24, 0x01	; 1
     b80:	80 93 12 02 	sts	0x0212, r24
			OCR2A = 13;									// output compare register
     b84:	8d e0       	ldi	r24, 0x0D	; 13
     b86:	80 93 b3 00 	sts	0x00B3, r24
			TCCR2B |= (1 << CS22) | (1 << CS21);		// 1/256 prescaler => 8 MHz / 256 = 31.25 KHz (32 us resolution)
     b8a:	80 91 b1 00 	lds	r24, 0x00B1
     b8e:	86 60       	ori	r24, 0x06	; 6
     b90:	80 93 b1 00 	sts	0x00B1, r24
			TIMSK2 |= (1 << OCIE2A);					// enable output compare interrupt
     b94:	80 91 70 00 	lds	r24, 0x0070
     b98:	82 60       	ori	r24, 0x02	; 2
     b9a:	80 93 70 00 	sts	0x0070, r24

			check_temp = address_temp = data_temp = 0;
     b9e:	10 92 26 03 	sts	0x0326, r1
     ba2:	10 92 27 03 	sts	0x0327, r1
     ba6:	10 92 28 03 	sts	0x0328, r1

		}

	}
	
}
     baa:	8f 91       	pop	r24
     bac:	0f 90       	pop	r0
     bae:	0f be       	out	0x3f, r0	; 63
     bb0:	0f 90       	pop	r0
     bb2:	1f 90       	pop	r1
     bb4:	18 95       	reti

00000bb6 <__vector_13>:

ISR(TIMER2_COMPA_vect) {
     bb6:	1f 92       	push	r1
     bb8:	0f 92       	push	r0
     bba:	0f b6       	in	r0, 0x3f	; 63
     bbc:	0f 92       	push	r0
     bbe:	11 24       	eor	r1, r1
     bc0:	2f 93       	push	r18
     bc2:	3f 93       	push	r19
     bc4:	4f 93       	push	r20
     bc6:	5f 93       	push	r21
     bc8:	8f 93       	push	r24
     bca:	9f 93       	push	r25

	static int i = -1;

	//PORTB ^= (1 << 5);	// toggle red led

	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);		// stop timer2
     bcc:	80 91 b1 00 	lds	r24, 0x00B1
     bd0:	88 7f       	andi	r24, 0xF8	; 248
     bd2:	80 93 b1 00 	sts	0x00B1, r24
	
		if(checkGlitch) {					// if checking this is a glitch
     bd6:	80 91 12 02 	lds	r24, 0x0212
     bda:	88 23       	and	r24, r24
     bdc:	c9 f0       	breq	.+50     	; 0xc10 <__vector_13+0x5a>

			if(REMOTE) {					// if high it is a glitch
     bde:	80 91 03 01 	lds	r24, 0x0103
     be2:	86 ff       	sbrs	r24, 6
     be4:	11 c0       	rjmp	.+34     	; 0xc08 <__vector_13+0x52>

				PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     be6:	80 91 68 00 	lds	r24, 0x0068
     bea:	82 60       	ori	r24, 0x02	; 2
     bec:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     bf0:	80 91 6c 00 	lds	r24, 0x006C
     bf4:	80 68       	ori	r24, 0x80	; 128
     bf6:	80 93 6c 00 	sts	0x006C, r24
				i = -1;			
     bfa:	8f ef       	ldi	r24, 0xFF	; 255
     bfc:	9f ef       	ldi	r25, 0xFF	; 255
     bfe:	90 93 02 02 	sts	0x0202, r25
     c02:	80 93 01 02 	sts	0x0201, r24
     c06:	c8 c0       	rjmp	.+400    	; 0xd98 <__vector_13+0x1e2>

			} else {						// not a glitch => real command received

				checkGlitch = 0;
     c08:	10 92 12 02 	sts	0x0212, r1

				// activate the IR Receiver with a 2.1 ms cycle value
				// we set the resolution of the timer to be 0.032 ms (prescaler 1/256) so:
				// 2.1 / 0.032 = 64 to be set in the output compare register (=> 2.048 ms)
				// but we already wait 0.416 us => 13, so 64-13=51
				OCR2A = 51;								// output compare register
     c0c:	83 e3       	ldi	r24, 0x33	; 51
     c0e:	3f c0       	rjmp	.+126    	; 0xc8e <__vector_13+0xd8>
			}

		} else {


			if (i == -1) { 						// start bit confirmed
     c10:	40 91 01 02 	lds	r20, 0x0201
     c14:	50 91 02 02 	lds	r21, 0x0202
     c18:	2f ef       	ldi	r18, 0xFF	; 255
     c1a:	4f 3f       	cpi	r20, 0xFF	; 255
     c1c:	52 07       	cpc	r21, r18
     c1e:	39 f5       	brne	.+78     	; 0xc6e <__vector_13+0xb8>

				if(REMOTE) {					// double check => if high it is only a noise
     c20:	80 91 03 01 	lds	r24, 0x0103
     c24:	86 ff       	sbrs	r24, 6
     c26:	0b c0       	rjmp	.+22     	; 0xc3e <__vector_13+0x88>

					PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     c28:	80 91 68 00 	lds	r24, 0x0068
     c2c:	82 60       	ori	r24, 0x02	; 2
     c2e:	80 93 68 00 	sts	0x0068, r24
					PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     c32:	80 91 6c 00 	lds	r24, 0x006C
     c36:	80 68       	ori	r24, 0x80	; 128
     c38:	80 93 6c 00 	sts	0x006C, r24
     c3c:	ad c0       	rjmp	.+346    	; 0xd98 <__vector_13+0x1e2>

				} else {	// read the check bit
			
					//cycle value is 0.9 ms to go to check bit so:
					// 0.9 / 0.032 = 28 => 0.896
					OCR2A = 28;								// output compare register
     c3e:	8c e1       	ldi	r24, 0x1C	; 28
     c40:	80 93 b3 00 	sts	0x00B3, r24
					TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     c44:	80 91 b1 00 	lds	r24, 0x00B1
     c48:	86 60       	ori	r24, 0x06	; 6
     c4a:	80 93 b1 00 	sts	0x00B1, r24
					TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt					
     c4e:	80 91 70 00 	lds	r24, 0x0070
     c52:	82 60       	ori	r24, 0x02	; 2
     c54:	80 93 70 00 	sts	0x0070, r24

					check_temp = address_temp = data_temp = 0;
     c58:	10 92 26 03 	sts	0x0326, r1
     c5c:	10 92 27 03 	sts	0x0327, r1
     c60:	10 92 28 03 	sts	0x0328, r1
					i=0;
     c64:	10 92 02 02 	sts	0x0202, r1
     c68:	10 92 01 02 	sts	0x0201, r1
     c6c:	95 c0       	rjmp	.+298    	; 0xd98 <__vector_13+0x1e2>

				}

			} else if (i == 1)	{ 						// check bit read and change timer period
     c6e:	41 30       	cpi	r20, 0x01	; 1
     c70:	51 05       	cpc	r21, r1
     c72:	d1 f4       	brne	.+52     	; 0xca8 <__vector_13+0xf2>

				check_temp = REMOTE;	   				// read the check bit
     c74:	80 91 03 01 	lds	r24, 0x0103
     c78:	90 e0       	ldi	r25, 0x00	; 0
     c7a:	80 74       	andi	r24, 0x40	; 64
     c7c:	90 70       	andi	r25, 0x00	; 0
     c7e:	26 e0       	ldi	r18, 0x06	; 6
     c80:	95 95       	asr	r25
     c82:	87 95       	ror	r24
     c84:	2a 95       	dec	r18
     c86:	e1 f7       	brne	.-8      	; 0xc80 <__vector_13+0xca>
     c88:	80 93 28 03 	sts	0x0328, r24
				//cycle value is 1.778 ms => 1.778 / 0.032 = 54 (=> 1.728 ms)
				OCR2A = 54;								// output compare register
     c8c:	86 e3       	ldi	r24, 0x36	; 54
     c8e:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     c92:	80 91 b1 00 	lds	r24, 0x00B1
     c96:	86 60       	ori	r24, 0x06	; 6
     c98:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt
     c9c:	80 91 70 00 	lds	r24, 0x0070
     ca0:	82 60       	ori	r24, 0x02	; 2
     ca2:	80 93 70 00 	sts	0x0070, r24
     ca6:	78 c0       	rjmp	.+240    	; 0xd98 <__vector_13+0x1e2>

			} else if ((i > 1) && (i < 7)) {			// we read address
     ca8:	ca 01       	movw	r24, r20
     caa:	02 97       	sbiw	r24, 0x02	; 2
     cac:	05 97       	sbiw	r24, 0x05	; 5
     cae:	30 f5       	brcc	.+76     	; 0xcfc <__vector_13+0x146>
		
				OCR2A = 54;
     cb0:	86 e3       	ldi	r24, 0x36	; 54
     cb2:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     cb6:	80 91 b1 00 	lds	r24, 0x00B1
     cba:	86 60       	ori	r24, 0x06	; 6
     cbc:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     cc0:	80 91 70 00 	lds	r24, 0x0070
     cc4:	82 60       	ori	r24, 0x02	; 2
     cc6:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     cca:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6-i;
     cce:	30 e0       	ldi	r19, 0x00	; 0
     cd0:	20 74       	andi	r18, 0x40	; 64
     cd2:	30 70       	andi	r19, 0x00	; 0
     cd4:	96 e0       	ldi	r25, 0x06	; 6
     cd6:	36 95       	lsr	r19
     cd8:	27 95       	ror	r18
     cda:	9a 95       	dec	r25
     cdc:	e1 f7       	brne	.-8      	; 0xcd6 <__vector_13+0x120>
     cde:	86 e0       	ldi	r24, 0x06	; 6
     ce0:	90 e0       	ldi	r25, 0x00	; 0
     ce2:	84 1b       	sub	r24, r20
     ce4:	95 0b       	sbc	r25, r21
     ce6:	02 c0       	rjmp	.+4      	; 0xcec <__vector_13+0x136>
     ce8:	22 0f       	add	r18, r18
     cea:	33 1f       	adc	r19, r19
     cec:	8a 95       	dec	r24
     cee:	e2 f7       	brpl	.-8      	; 0xce8 <__vector_13+0x132>
				address_temp += temp;
     cf0:	80 91 27 03 	lds	r24, 0x0327
     cf4:	82 0f       	add	r24, r18
     cf6:	80 93 27 03 	sts	0x0327, r24
     cfa:	4e c0       	rjmp	.+156    	; 0xd98 <__vector_13+0x1e2>

			} else if ((i > 6) && (i < 13 )) { 			// we read data
     cfc:	ca 01       	movw	r24, r20
     cfe:	07 97       	sbiw	r24, 0x07	; 7
     d00:	06 97       	sbiw	r24, 0x06	; 6
     d02:	30 f5       	brcc	.+76     	; 0xd50 <__vector_13+0x19a>

				OCR2A = 54;
     d04:	86 e3       	ldi	r24, 0x36	; 54
     d06:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     d0a:	80 91 b1 00 	lds	r24, 0x00B1
     d0e:	86 60       	ori	r24, 0x06	; 6
     d10:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     d14:	80 91 70 00 	lds	r24, 0x0070
     d18:	82 60       	ori	r24, 0x02	; 2
     d1a:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     d1e:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6+6-i;
     d22:	30 e0       	ldi	r19, 0x00	; 0
     d24:	20 74       	andi	r18, 0x40	; 64
     d26:	30 70       	andi	r19, 0x00	; 0
     d28:	86 e0       	ldi	r24, 0x06	; 6
     d2a:	36 95       	lsr	r19
     d2c:	27 95       	ror	r18
     d2e:	8a 95       	dec	r24
     d30:	e1 f7       	brne	.-8      	; 0xd2a <__vector_13+0x174>
     d32:	8c e0       	ldi	r24, 0x0C	; 12
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	84 1b       	sub	r24, r20
     d38:	95 0b       	sbc	r25, r21
     d3a:	02 c0       	rjmp	.+4      	; 0xd40 <__vector_13+0x18a>
     d3c:	22 0f       	add	r18, r18
     d3e:	33 1f       	adc	r19, r19
     d40:	8a 95       	dec	r24
     d42:	e2 f7       	brpl	.-8      	; 0xd3c <__vector_13+0x186>
				data_temp += temp;
     d44:	80 91 26 03 	lds	r24, 0x0326
     d48:	82 0f       	add	r24, r18
     d4a:	80 93 26 03 	sts	0x0326, r24
     d4e:	24 c0       	rjmp	.+72     	; 0xd98 <__vector_13+0x1e2>

			} else if (i == 13) { 						// last bit read
     d50:	4d 30       	cpi	r20, 0x0D	; 13
     d52:	51 05       	cpc	r21, r1
     d54:	09 f5       	brne	.+66     	; 0xd98 <__vector_13+0x1e2>
				
				TIMSK2 = 0;								// disable all interrupt for timer2
     d56:	10 92 70 00 	sts	0x0070, r1
				PCICR |= (1 << PCIE1);					// enable external interrupt to receive next command
     d5a:	80 91 68 00 	lds	r24, 0x0068
     d5e:	82 60       	ori	r24, 0x02	; 2
     d60:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);				// clear interrupt flag
     d64:	80 91 6c 00 	lds	r24, 0x006C
     d68:	80 68       	ori	r24, 0x80	; 128
     d6a:	80 93 6c 00 	sts	0x006C, r24

				i = -1;
     d6e:	8f ef       	ldi	r24, 0xFF	; 255
     d70:	9f ef       	ldi	r25, 0xFF	; 255
     d72:	90 93 02 02 	sts	0x0202, r25
     d76:	80 93 01 02 	sts	0x0201, r24
				check = check_temp;
     d7a:	80 91 28 03 	lds	r24, 0x0328
     d7e:	80 93 00 02 	sts	0x0200, r24
				address = address_temp;
     d82:	80 91 27 03 	lds	r24, 0x0327
     d86:	80 93 24 03 	sts	0x0324, r24
				data_ir = data_temp;
     d8a:	80 91 26 03 	lds	r24, 0x0326
     d8e:	80 93 25 03 	sts	0x0325, r24
				command_received=1;
     d92:	81 e0       	ldi	r24, 0x01	; 1
     d94:	80 93 17 05 	sts	0x0517, r24

			} 

		}
	
		if(i!=-1) {
     d98:	80 91 01 02 	lds	r24, 0x0201
     d9c:	90 91 02 02 	lds	r25, 0x0202
     da0:	2f ef       	ldi	r18, 0xFF	; 255
     da2:	8f 3f       	cpi	r24, 0xFF	; 255
     da4:	92 07       	cpc	r25, r18
     da6:	29 f0       	breq	.+10     	; 0xdb2 <__vector_13+0x1fc>

			i++;
     da8:	01 96       	adiw	r24, 0x01	; 1
     daa:	90 93 02 02 	sts	0x0202, r25
     dae:	80 93 01 02 	sts	0x0201, r24

		}

}
     db2:	9f 91       	pop	r25
     db4:	8f 91       	pop	r24
     db6:	5f 91       	pop	r21
     db8:	4f 91       	pop	r20
     dba:	3f 91       	pop	r19
     dbc:	2f 91       	pop	r18
     dbe:	0f 90       	pop	r0
     dc0:	0f be       	out	0x3f, r0	; 63
     dc2:	0f 90       	pop	r0
     dc4:	1f 90       	pop	r1
     dc6:	18 95       	reti

00000dc8 <ir_remote_get_check>:

unsigned char ir_remote_get_check(void) {
	return check;
}
     dc8:	80 91 00 02 	lds	r24, 0x0200
     dcc:	08 95       	ret

00000dce <ir_remote_get_address>:

unsigned char ir_remote_get_address(void) {
	return address;
}
     dce:	80 91 24 03 	lds	r24, 0x0324
     dd2:	08 95       	ret

00000dd4 <ir_remote_get_data>:

unsigned char ir_remote_get_data(void) {
	return data_ir;
}
     dd4:	80 91 25 03 	lds	r24, 0x0325
     dd8:	08 95       	ret

00000dda <handleIRRemoteCommands>:

void handleIRRemoteCommands() {

	if(irEnabled) {
     dda:	80 91 11 02 	lds	r24, 0x0211
     dde:	88 23       	and	r24, r24
     de0:	09 f4       	brne	.+2      	; 0xde4 <handleIRRemoteCommands+0xa>
     de2:	ae c1       	rjmp	.+860    	; 0x1140 <handleIRRemoteCommands+0x366>

		if(command_received) {
     de4:	80 91 17 05 	lds	r24, 0x0517
     de8:	88 23       	and	r24, r24
     dea:	09 f4       	brne	.+2      	; 0xdee <handleIRRemoteCommands+0x14>
     dec:	a9 c1       	rjmp	.+850    	; 0x1140 <handleIRRemoteCommands+0x366>
unsigned char ir_remote_get_address(void) {
	return address;
}

unsigned char ir_remote_get_data(void) {
	return data_ir;
     dee:	80 91 25 03 	lds	r24, 0x0325

	if(irEnabled) {

		if(command_received) {

            irCommand = ir_remote_get_data();
     df2:	80 93 16 05 	sts	0x0516, r24

		    //usartTransmit(irCommand);

			command_received = 0;
     df6:	10 92 17 05 	sts	0x0517, r1

			switch(irCommand) {
     dfa:	e8 2f       	mov	r30, r24
     dfc:	f0 e0       	ldi	r31, 0x00	; 0
     dfe:	e5 33       	cpi	r30, 0x35	; 53
     e00:	f1 05       	cpc	r31, r1
     e02:	08 f0       	brcs	.+2      	; 0xe06 <handleIRRemoteCommands+0x2c>
     e04:	67 c1       	rjmp	.+718    	; 0x10d4 <handleIRRemoteCommands+0x2fa>
     e06:	ee 58       	subi	r30, 0x8E	; 142
     e08:	ff 4f       	sbci	r31, 0xFF	; 255
     e0a:	ee 0f       	add	r30, r30
     e0c:	ff 1f       	adc	r31, r31
     e0e:	05 90       	lpm	r0, Z+
     e10:	f4 91       	lpm	r31, Z+
     e12:	e0 2d       	mov	r30, r0
     e14:	19 94       	eijmp
				// sometimes there are two cases for the same command because two different
				// remote controls are used; one of this do not contain "numbers"
				case 5:	// stop motors
				case 51:
					pwm_right_desired = 0;
     e16:	10 92 f8 03 	sts	0x03F8, r1
     e1a:	10 92 f7 03 	sts	0x03F7, r1
					pwm_left_desired = 0;
     e1e:	10 92 fa 03 	sts	0x03FA, r1
     e22:	10 92 f9 03 	sts	0x03F9, r1
     e26:	56 c1       	rjmp	.+684    	; 0x10d4 <handleIRRemoteCommands+0x2fa>
					break;

				case 2:	// both motors forward
				case 31:
					if(pwm_right_desired > pwm_left_desired) {
     e28:	20 91 f7 03 	lds	r18, 0x03F7
     e2c:	30 91 f8 03 	lds	r19, 0x03F8
     e30:	80 91 f9 03 	lds	r24, 0x03F9
     e34:	90 91 fa 03 	lds	r25, 0x03FA
     e38:	82 17       	cp	r24, r18
     e3a:	93 07       	cpc	r25, r19
     e3c:	2c f4       	brge	.+10     	; 0xe48 <handleIRRemoteCommands+0x6e>
						pwm_left_desired = pwm_right_desired;
     e3e:	30 93 fa 03 	sts	0x03FA, r19
     e42:	20 93 f9 03 	sts	0x03F9, r18
     e46:	04 c0       	rjmp	.+8      	; 0xe50 <handleIRRemoteCommands+0x76>
					} else {
						pwm_right_desired = pwm_left_desired;
     e48:	90 93 f8 03 	sts	0x03F8, r25
     e4c:	80 93 f7 03 	sts	0x03F7, r24
					}
					pwm_right_desired += STEP_MOTORS;
     e50:	80 91 f7 03 	lds	r24, 0x03F7
     e54:	90 91 f8 03 	lds	r25, 0x03F8
     e58:	4e 96       	adiw	r24, 0x1e	; 30
     e5a:	90 93 f8 03 	sts	0x03F8, r25
     e5e:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired += STEP_MOTORS;
     e62:	20 91 f9 03 	lds	r18, 0x03F9
     e66:	30 91 fa 03 	lds	r19, 0x03FA
     e6a:	22 5e       	subi	r18, 0xE2	; 226
     e6c:	3f 4f       	sbci	r19, 0xFF	; 255
     e6e:	30 93 fa 03 	sts	0x03FA, r19
     e72:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired > (MAX_MOTORS_PWM/2)) pwm_right_desired = (MAX_MOTORS_PWM/2);
     e76:	81 50       	subi	r24, 0x01	; 1
     e78:	92 40       	sbci	r25, 0x02	; 2
     e7a:	0c f4       	brge	.+2      	; 0xe7e <handleIRRemoteCommands+0xa4>
     e7c:	5e c0       	rjmp	.+188    	; 0xf3a <handleIRRemoteCommands+0x160>
     e7e:	80 e0       	ldi	r24, 0x00	; 0
     e80:	92 e0       	ldi	r25, 0x02	; 2
     e82:	57 c0       	rjmp	.+174    	; 0xf32 <handleIRRemoteCommands+0x158>
    	            if (pwm_left_desired > (MAX_MOTORS_PWM/2)) pwm_left_desired = (MAX_MOTORS_PWM/2);
               		break;

				case 8:	// both motors backward
				case 30:
					if(pwm_right_desired < pwm_left) {
     e84:	20 91 f7 03 	lds	r18, 0x03F7
     e88:	30 91 f8 03 	lds	r19, 0x03F8
     e8c:	80 91 f5 03 	lds	r24, 0x03F5
     e90:	90 91 f6 03 	lds	r25, 0x03F6
     e94:	28 17       	cp	r18, r24
     e96:	39 07       	cpc	r19, r25
     e98:	2c f4       	brge	.+10     	; 0xea4 <handleIRRemoteCommands+0xca>
						pwm_left_desired  = pwm_right_desired;
     e9a:	30 93 fa 03 	sts	0x03FA, r19
     e9e:	20 93 f9 03 	sts	0x03F9, r18
     ea2:	08 c0       	rjmp	.+16     	; 0xeb4 <handleIRRemoteCommands+0xda>
					} else {
						pwm_right_desired = pwm_left_desired;
     ea4:	80 91 f9 03 	lds	r24, 0x03F9
     ea8:	90 91 fa 03 	lds	r25, 0x03FA
     eac:	90 93 f8 03 	sts	0x03F8, r25
     eb0:	80 93 f7 03 	sts	0x03F7, r24
					}
					pwm_right_desired -= STEP_MOTORS;
     eb4:	80 91 f7 03 	lds	r24, 0x03F7
     eb8:	90 91 f8 03 	lds	r25, 0x03F8
     ebc:	4e 97       	sbiw	r24, 0x1e	; 30
     ebe:	90 93 f8 03 	sts	0x03F8, r25
     ec2:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired -= STEP_MOTORS;
     ec6:	20 91 f9 03 	lds	r18, 0x03F9
     eca:	30 91 fa 03 	lds	r19, 0x03FA
     ece:	2e 51       	subi	r18, 0x1E	; 30
     ed0:	30 40       	sbci	r19, 0x00	; 0
     ed2:	30 93 fa 03 	sts	0x03FA, r19
     ed6:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired < -(MAX_MOTORS_PWM/2)) pwm_right_desired = -(MAX_MOTORS_PWM/2);
     eda:	80 50       	subi	r24, 0x00	; 0
     edc:	9e 4f       	sbci	r25, 0xFE	; 254
     ede:	34 f4       	brge	.+12     	; 0xeec <handleIRRemoteCommands+0x112>
     ee0:	80 e0       	ldi	r24, 0x00	; 0
     ee2:	9e ef       	ldi	r25, 0xFE	; 254
     ee4:	90 93 f8 03 	sts	0x03F8, r25
     ee8:	80 93 f7 03 	sts	0x03F7, r24
    	            if (pwm_left_desired < -(MAX_MOTORS_PWM/2)) pwm_left_desired = -(MAX_MOTORS_PWM/2);
     eec:	20 50       	subi	r18, 0x00	; 0
     eee:	3e 4f       	sbci	r19, 0xFE	; 254
     ef0:	0c f0       	brlt	.+2      	; 0xef4 <handleIRRemoteCommands+0x11a>
     ef2:	f0 c0       	rjmp	.+480    	; 0x10d4 <handleIRRemoteCommands+0x2fa>
     ef4:	80 e0       	ldi	r24, 0x00	; 0
     ef6:	9e ef       	ldi	r25, 0xFE	; 254
     ef8:	90 93 fa 03 	sts	0x03FA, r25
     efc:	80 93 f9 03 	sts	0x03F9, r24
     f00:	e9 c0       	rjmp	.+466    	; 0x10d4 <handleIRRemoteCommands+0x2fa>
                  	break;

				case 6:	// both motors right
				case 47:
					pwm_right_desired -= STEP_MOTORS;
     f02:	80 91 f7 03 	lds	r24, 0x03F7
     f06:	90 91 f8 03 	lds	r25, 0x03F8
     f0a:	4e 97       	sbiw	r24, 0x1e	; 30
     f0c:	90 93 f8 03 	sts	0x03F8, r25
     f10:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired += STEP_MOTORS;
     f14:	20 91 f9 03 	lds	r18, 0x03F9
     f18:	30 91 fa 03 	lds	r19, 0x03FA
     f1c:	22 5e       	subi	r18, 0xE2	; 226
     f1e:	3f 4f       	sbci	r19, 0xFF	; 255
     f20:	30 93 fa 03 	sts	0x03FA, r19
     f24:	20 93 f9 03 	sts	0x03F9, r18
                	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     f28:	80 50       	subi	r24, 0x00	; 0
     f2a:	9e 4f       	sbci	r25, 0xFE	; 254
     f2c:	34 f4       	brge	.+12     	; 0xf3a <handleIRRemoteCommands+0x160>
     f2e:	80 e0       	ldi	r24, 0x00	; 0
     f30:	9e ef       	ldi	r25, 0xFE	; 254
     f32:	90 93 f8 03 	sts	0x03F8, r25
     f36:	80 93 f7 03 	sts	0x03F7, r24
                	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     f3a:	21 50       	subi	r18, 0x01	; 1
     f3c:	32 40       	sbci	r19, 0x02	; 2
     f3e:	0c f4       	brge	.+2      	; 0xf42 <handleIRRemoteCommands+0x168>
     f40:	c9 c0       	rjmp	.+402    	; 0x10d4 <handleIRRemoteCommands+0x2fa>
     f42:	27 c0       	rjmp	.+78     	; 0xf92 <handleIRRemoteCommands+0x1b8>
					break;

				case 4:	// both motors left
				case 46:
					pwm_right_desired += STEP_MOTORS;
     f44:	80 91 f7 03 	lds	r24, 0x03F7
     f48:	90 91 f8 03 	lds	r25, 0x03F8
     f4c:	4e 96       	adiw	r24, 0x1e	; 30
     f4e:	90 93 f8 03 	sts	0x03F8, r25
     f52:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired -= STEP_MOTORS;
     f56:	20 91 f9 03 	lds	r18, 0x03F9
     f5a:	30 91 fa 03 	lds	r19, 0x03FA
     f5e:	2e 51       	subi	r18, 0x1E	; 30
     f60:	30 40       	sbci	r19, 0x00	; 0
     f62:	30 93 fa 03 	sts	0x03FA, r19
     f66:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     f6a:	81 50       	subi	r24, 0x01	; 1
     f6c:	92 40       	sbci	r25, 0x02	; 2
     f6e:	0c f4       	brge	.+2      	; 0xf72 <handleIRRemoteCommands+0x198>
     f70:	bd cf       	rjmp	.-134    	; 0xeec <handleIRRemoteCommands+0x112>
     f72:	80 e0       	ldi	r24, 0x00	; 0
     f74:	92 e0       	ldi	r25, 0x02	; 2
     f76:	b6 cf       	rjmp	.-148    	; 0xee4 <handleIRRemoteCommands+0x10a>
	   	            if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
					break;

				case 3:	// left motor forward
					pwm_left_desired += STEP_MOTORS;
     f78:	80 91 f9 03 	lds	r24, 0x03F9
     f7c:	90 91 fa 03 	lds	r25, 0x03FA
     f80:	4e 96       	adiw	r24, 0x1e	; 30
     f82:	90 93 fa 03 	sts	0x03FA, r25
     f86:	80 93 f9 03 	sts	0x03F9, r24
	               	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     f8a:	81 50       	subi	r24, 0x01	; 1
     f8c:	92 40       	sbci	r25, 0x02	; 2
     f8e:	0c f4       	brge	.+2      	; 0xf92 <handleIRRemoteCommands+0x1b8>
     f90:	a1 c0       	rjmp	.+322    	; 0x10d4 <handleIRRemoteCommands+0x2fa>
     f92:	80 e0       	ldi	r24, 0x00	; 0
     f94:	92 e0       	ldi	r25, 0x02	; 2
     f96:	b0 cf       	rjmp	.-160    	; 0xef8 <handleIRRemoteCommands+0x11e>
					break;

				case 1:	// right motor forward
					pwm_right_desired += STEP_MOTORS;
     f98:	80 91 f7 03 	lds	r24, 0x03F7
     f9c:	90 91 f8 03 	lds	r25, 0x03F8
     fa0:	4e 96       	adiw	r24, 0x1e	; 30
     fa2:	90 93 f8 03 	sts	0x03F8, r25
     fa6:	80 93 f7 03 	sts	0x03F7, r24
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     faa:	81 50       	subi	r24, 0x01	; 1
     fac:	92 40       	sbci	r25, 0x02	; 2
     fae:	0c f4       	brge	.+2      	; 0xfb2 <handleIRRemoteCommands+0x1d8>
     fb0:	91 c0       	rjmp	.+290    	; 0x10d4 <handleIRRemoteCommands+0x2fa>
     fb2:	80 e0       	ldi	r24, 0x00	; 0
     fb4:	92 e0       	ldi	r25, 0x02	; 2
     fb6:	1d c0       	rjmp	.+58     	; 0xff2 <handleIRRemoteCommands+0x218>
					break;

				case 9:	// left motor backward
					pwm_left_desired -= STEP_MOTORS;
     fb8:	80 91 f9 03 	lds	r24, 0x03F9
     fbc:	90 91 fa 03 	lds	r25, 0x03FA
     fc0:	4e 97       	sbiw	r24, 0x1e	; 30
     fc2:	90 93 fa 03 	sts	0x03FA, r25
     fc6:	80 93 f9 03 	sts	0x03F9, r24
	           	    if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
     fca:	80 50       	subi	r24, 0x00	; 0
     fcc:	9e 4f       	sbci	r25, 0xFE	; 254
     fce:	0c f0       	brlt	.+2      	; 0xfd2 <handleIRRemoteCommands+0x1f8>
     fd0:	81 c0       	rjmp	.+258    	; 0x10d4 <handleIRRemoteCommands+0x2fa>
     fd2:	90 cf       	rjmp	.-224    	; 0xef4 <handleIRRemoteCommands+0x11a>
					break;

				case 7:	// right motor backward
					pwm_right_desired -= STEP_MOTORS;
     fd4:	80 91 f7 03 	lds	r24, 0x03F7
     fd8:	90 91 f8 03 	lds	r25, 0x03F8
     fdc:	4e 97       	sbiw	r24, 0x1e	; 30
     fde:	90 93 f8 03 	sts	0x03F8, r25
     fe2:	80 93 f7 03 	sts	0x03F7, r24
	               	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     fe6:	80 50       	subi	r24, 0x00	; 0
     fe8:	9e 4f       	sbci	r25, 0xFE	; 254
     fea:	0c f0       	brlt	.+2      	; 0xfee <handleIRRemoteCommands+0x214>
     fec:	73 c0       	rjmp	.+230    	; 0x10d4 <handleIRRemoteCommands+0x2fa>
     fee:	80 e0       	ldi	r24, 0x00	; 0
     ff0:	9e ef       	ldi	r25, 0xFE	; 254
     ff2:	90 93 f8 03 	sts	0x03F8, r25
     ff6:	80 93 f7 03 	sts	0x03F7, r24
     ffa:	6c c0       	rjmp	.+216    	; 0x10d4 <handleIRRemoteCommands+0x2fa>
					break;

	           	case 0:	// colors
				case 50:
					colorState = (colorState+1)%5;
     ffc:	80 91 18 05 	lds	r24, 0x0518
    1000:	90 e0       	ldi	r25, 0x00	; 0
    1002:	01 96       	adiw	r24, 0x01	; 1
    1004:	65 e0       	ldi	r22, 0x05	; 5
    1006:	70 e0       	ldi	r23, 0x00	; 0
    1008:	0e 94 1e 21 	call	0x423c	; 0x423c <__divmodhi4>
    100c:	80 93 18 05 	sts	0x0518, r24

					if(colorState==0) {			// turn on blue and off all IRs
    1010:	88 23       	and	r24, r24
    1012:	31 f4       	brne	.+12     	; 0x1020 <handleIRRemoteCommands+0x246>
						LED_IR1_HIGH;
    1014:	44 9a       	sbi	0x08, 4	; 8
						LED_IR2_HIGH;
    1016:	45 9a       	sbi	0x08, 5	; 8
						pwm_blue = 0;
    1018:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = MAX_LEDS_PWM;
    101c:	8f ef       	ldi	r24, 0xFF	; 255
    101e:	20 c0       	rjmp	.+64     	; 0x1060 <handleIRRemoteCommands+0x286>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==1) {	// turn on green
    1020:	81 30       	cpi	r24, 0x01	; 1
    1022:	31 f4       	brne	.+12     	; 0x1030 <handleIRRemoteCommands+0x256>
						pwm_blue = MAX_LEDS_PWM;
    1024:	8f ef       	ldi	r24, 0xFF	; 255
    1026:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = 0;
    102a:	10 92 0d 02 	sts	0x020D, r1
    102e:	1a c0       	rjmp	.+52     	; 0x1064 <handleIRRemoteCommands+0x28a>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==2) {	// turn on red and on all IRs
    1030:	82 30       	cpi	r24, 0x02	; 2
    1032:	41 f4       	brne	.+16     	; 0x1044 <handleIRRemoteCommands+0x26a>
						LED_IR1_LOW;
    1034:	44 98       	cbi	0x08, 4	; 8
						LED_IR2_LOW;
    1036:	45 98       	cbi	0x08, 5	; 8
						pwm_blue = MAX_LEDS_PWM;
    1038:	8f ef       	ldi	r24, 0xFF	; 255
    103a:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    103e:	80 93 0d 02 	sts	0x020D, r24
    1042:	06 c0       	rjmp	.+12     	; 0x1050 <handleIRRemoteCommands+0x276>
						pwm_red = 0;
					} else if(colorState==3) {	// turn on white
    1044:	83 30       	cpi	r24, 0x03	; 3
    1046:	39 f4       	brne	.+14     	; 0x1056 <handleIRRemoteCommands+0x27c>
						pwm_blue = 0;
    1048:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = 0;
    104c:	10 92 0d 02 	sts	0x020D, r1
						pwm_red = 0;
    1050:	10 92 0c 02 	sts	0x020C, r1
    1054:	09 c0       	rjmp	.+18     	; 0x1068 <handleIRRemoteCommands+0x28e>
					} else if(colorState==4) {	// turn off all leds
    1056:	84 30       	cpi	r24, 0x04	; 4
    1058:	39 f4       	brne	.+14     	; 0x1068 <handleIRRemoteCommands+0x28e>
						pwm_blue = MAX_LEDS_PWM;
    105a:	8f ef       	ldi	r24, 0xFF	; 255
    105c:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    1060:	80 93 0d 02 	sts	0x020D, r24
						pwm_red = MAX_LEDS_PWM;
    1064:	80 93 0c 02 	sts	0x020C, r24
					}

					updateRedLed(pwm_red);
    1068:	80 91 0c 02 	lds	r24, 0x020C
    106c:	0e 94 de 08 	call	0x11bc	; 0x11bc <updateRedLed>
					updateGreenLed(pwm_green);
    1070:	80 91 0d 02 	lds	r24, 0x020D
    1074:	0e 94 f4 08 	call	0x11e8	; 0x11e8 <updateGreenLed>
					updateBlueLed(pwm_blue);
    1078:	80 91 0e 02 	lds	r24, 0x020E
    107c:	0e 94 0a 09 	call	0x1214	; 0x1214 <updateBlueLed>
    1080:	29 c0       	rjmp	.+82     	; 0x10d4 <handleIRRemoteCommands+0x2fa>

	               	break;

				case 16:	// volume +
					obstacleAvoidanceEnabled = 1;
    1082:	81 e0       	ldi	r24, 0x01	; 1
    1084:	80 93 3e 05 	sts	0x053E, r24
    1088:	25 c0       	rjmp	.+74     	; 0x10d4 <handleIRRemoteCommands+0x2fa>
					break;

				case 17:	// volume -
					obstacleAvoidanceEnabled = 0;
    108a:	10 92 3e 05 	sts	0x053E, r1
    108e:	22 c0       	rjmp	.+68     	; 0x10d4 <handleIRRemoteCommands+0x2fa>
				case 33:	// program -
					cliffAvoidanceEnabled = 0;
					break;

				case 52:	// av/tv button
					behaviorState = (behaviorState+1)%4;
    1090:	80 91 19 05 	lds	r24, 0x0519
    1094:	90 e0       	ldi	r25, 0x00	; 0
    1096:	01 96       	adiw	r24, 0x01	; 1
    1098:	83 70       	andi	r24, 0x03	; 3
    109a:	90 70       	andi	r25, 0x00	; 0
    109c:	80 93 19 05 	sts	0x0519, r24
					switch(behaviorState) {
    10a0:	81 30       	cpi	r24, 0x01	; 1
    10a2:	61 f0       	breq	.+24     	; 0x10bc <handleIRRemoteCommands+0x2e2>
    10a4:	81 30       	cpi	r24, 0x01	; 1
    10a6:	28 f0       	brcs	.+10     	; 0x10b2 <handleIRRemoteCommands+0x2d8>
    10a8:	82 30       	cpi	r24, 0x02	; 2
    10aa:	59 f0       	breq	.+22     	; 0x10c2 <handleIRRemoteCommands+0x2e8>
    10ac:	83 30       	cpi	r24, 0x03	; 3
    10ae:	91 f4       	brne	.+36     	; 0x10d4 <handleIRRemoteCommands+0x2fa>
    10b0:	0c c0       	rjmp	.+24     	; 0x10ca <handleIRRemoteCommands+0x2f0>
						case 0:
							obstacleAvoidanceEnabled = 0;
    10b2:	10 92 3e 05 	sts	0x053E, r1
							cliffAvoidanceEnabled = 0;
    10b6:	10 92 3f 05 	sts	0x053F, r1
    10ba:	0c c0       	rjmp	.+24     	; 0x10d4 <handleIRRemoteCommands+0x2fa>
							break;
						case 1:
							obstacleAvoidanceEnabled = 1;
    10bc:	80 93 3e 05 	sts	0x053E, r24
    10c0:	fa cf       	rjmp	.-12     	; 0x10b6 <handleIRRemoteCommands+0x2dc>
							cliffAvoidanceEnabled = 0;
							break;
						case 2:
							obstacleAvoidanceEnabled = 0;
    10c2:	10 92 3e 05 	sts	0x053E, r1
							cliffAvoidanceEnabled = 1;
    10c6:	81 e0       	ldi	r24, 0x01	; 1
    10c8:	03 c0       	rjmp	.+6      	; 0x10d0 <handleIRRemoteCommands+0x2f6>
							break;
						case 3:
							obstacleAvoidanceEnabled = 1;
    10ca:	81 e0       	ldi	r24, 0x01	; 1
    10cc:	80 93 3e 05 	sts	0x053E, r24
							cliffAvoidanceEnabled = 1;
    10d0:	80 93 3f 05 	sts	0x053F, r24
	               	break;

			}	// switch

			// convert pwm deisred in absolute speed (0 to 100)
			if(pwm_right_desired >= 0) {
    10d4:	20 91 f7 03 	lds	r18, 0x03F7
    10d8:	30 91 f8 03 	lds	r19, 0x03F8
    10dc:	37 fd       	sbrc	r19, 7
    10de:	09 c0       	rjmp	.+18     	; 0x10f2 <handleIRRemoteCommands+0x318>
				speedr = pwm_right_desired >> 2;
    10e0:	35 95       	asr	r19
    10e2:	27 95       	ror	r18
    10e4:	35 95       	asr	r19
    10e6:	27 95       	ror	r18
    10e8:	30 93 0a 04 	sts	0x040A, r19
    10ec:	20 93 09 04 	sts	0x0409, r18
    10f0:	0c c0       	rjmp	.+24     	; 0x110a <handleIRRemoteCommands+0x330>
			} else {
				speedr = (-pwm_right_desired) >> 2;
    10f2:	88 27       	eor	r24, r24
    10f4:	99 27       	eor	r25, r25
    10f6:	82 1b       	sub	r24, r18
    10f8:	93 0b       	sbc	r25, r19
    10fa:	95 95       	asr	r25
    10fc:	87 95       	ror	r24
    10fe:	95 95       	asr	r25
    1100:	87 95       	ror	r24
    1102:	90 93 0a 04 	sts	0x040A, r25
    1106:	80 93 09 04 	sts	0x0409, r24
			}
			if(pwm_left_desired >= 0) {
    110a:	20 91 f9 03 	lds	r18, 0x03F9
    110e:	30 91 fa 03 	lds	r19, 0x03FA
    1112:	37 fd       	sbrc	r19, 7
    1114:	09 c0       	rjmp	.+18     	; 0x1128 <handleIRRemoteCommands+0x34e>
				speedl = pwm_left_desired >> 2;
    1116:	35 95       	asr	r19
    1118:	27 95       	ror	r18
    111a:	35 95       	asr	r19
    111c:	27 95       	ror	r18
    111e:	30 93 08 04 	sts	0x0408, r19
    1122:	20 93 07 04 	sts	0x0407, r18
    1126:	08 95       	ret
			} else {
				speedl = (-pwm_left_desired) >> 2;
    1128:	88 27       	eor	r24, r24
    112a:	99 27       	eor	r25, r25
    112c:	82 1b       	sub	r24, r18
    112e:	93 0b       	sbc	r25, r19
    1130:	95 95       	asr	r25
    1132:	87 95       	ror	r24
    1134:	95 95       	asr	r25
    1136:	87 95       	ror	r24
    1138:	90 93 08 04 	sts	0x0408, r25
    113c:	80 93 07 04 	sts	0x0407, r24
    1140:	08 95       	ret

00001142 <initRGBleds>:
	// Period freq = Fosc/TOP (max timer value) => TOP = Fosc/period freq
	// We need a frequency of about 30 KHz => 8000000/30000 = 266
	// The waveform generation mode let us chose the TOP value to be 256
	// thus we get period freq = 8000000/256 = 31250 Hz

	TCCR1A = 0;
    1142:	e0 e8       	ldi	r30, 0x80	; 128
    1144:	f0 e0       	ldi	r31, 0x00	; 0
    1146:	10 82       	st	Z, r1
	TCCR1B = 0;
    1148:	a1 e8       	ldi	r26, 0x81	; 129
    114a:	b0 e0       	ldi	r27, 0x00	; 0
    114c:	1c 92       	st	X, r1

	// enable OCA, OCB, OCC; clear on match, set at bottom
	TCCR1A |= (1 << COM1A1) | (1 << COM1B1) | (1 << COM1C1) | (1 << WGM10); 	
    114e:	80 81       	ld	r24, Z
    1150:	89 6a       	ori	r24, 0xA9	; 169
    1152:	80 83       	st	Z, r24
	// mode 5 => fast-pwm 8 bit; no prescaler
	TCCR1B |= (1 << WGM12) | (1 << CS10);										
    1154:	8c 91       	ld	r24, X
    1156:	89 60       	ori	r24, 0x09	; 9
    1158:	8c 93       	st	X, r24
	// the values for the leds pwm goes from 0 (max power on) to 255 (off)
	OCR1A = pwm_red;
    115a:	80 91 0c 02 	lds	r24, 0x020C
    115e:	90 e0       	ldi	r25, 0x00	; 0
    1160:	90 93 89 00 	sts	0x0089, r25
    1164:	80 93 88 00 	sts	0x0088, r24
	OCR1B = pwm_green;
    1168:	80 91 0d 02 	lds	r24, 0x020D
    116c:	90 e0       	ldi	r25, 0x00	; 0
    116e:	90 93 8b 00 	sts	0x008B, r25
    1172:	80 93 8a 00 	sts	0x008A, r24
	OCR1C = pwm_blue;
    1176:	80 91 0e 02 	lds	r24, 0x020E
    117a:	90 e0       	ldi	r25, 0x00	; 0
    117c:	90 93 8d 00 	sts	0x008D, r25
    1180:	80 93 8c 00 	sts	0x008C, r24

}
    1184:	08 95       	ret

00001186 <toggleBlueLed>:

void toggleBlueLed() {

	blinkState = 1 - blinkState;
    1186:	81 e0       	ldi	r24, 0x01	; 1
    1188:	90 91 0f 04 	lds	r25, 0x040F
    118c:	89 1b       	sub	r24, r25
    118e:	80 93 0f 04 	sts	0x040F, r24

	if(blinkState) {
    1192:	88 23       	and	r24, r24
    1194:	61 f0       	breq	.+24     	; 0x11ae <toggleBlueLed+0x28>
		TCCR1A |= (1 << COM1C1);	// always enable OCC in case it was disabled
    1196:	80 91 80 00 	lds	r24, 0x0080
    119a:	88 60       	ori	r24, 0x08	; 8
    119c:	80 93 80 00 	sts	0x0080, r24
		OCR1C = 255;
    11a0:	8f ef       	ldi	r24, 0xFF	; 255
    11a2:	90 e0       	ldi	r25, 0x00	; 0
    11a4:	90 93 8d 00 	sts	0x008D, r25
    11a8:	80 93 8c 00 	sts	0x008C, r24
    11ac:	08 95       	ret
	} else {
		TCCR1A &= ~(1 << COM1C1);	// disable OCC to get the maximum output power; this is due to the fact 
    11ae:	80 91 80 00 	lds	r24, 0x0080
    11b2:	87 7f       	andi	r24, 0xF7	; 247
    11b4:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// that the minimum duty cycle when the output compare is enable is 1 
    11b8:	2f 98       	cbi	0x05, 7	; 5
    11ba:	08 95       	ret

000011bc <updateRedLed>:
									// the pin is configured accordingly (low state).
	}

}

void updateRedLed(unsigned char value) {
    11bc:	98 2f       	mov	r25, r24

	if(value == 0) {
    11be:	88 23       	and	r24, r24
    11c0:	39 f4       	brne	.+14     	; 0x11d0 <updateRedLed+0x14>
		TCCR1A &= ~(1 << COM1A1);	// disabel OCA
    11c2:	80 91 80 00 	lds	r24, 0x0080
    11c6:	8f 77       	andi	r24, 0x7F	; 127
    11c8:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 5);			// set pin state to turn on the led
    11cc:	2d 98       	cbi	0x05, 5	; 5
    11ce:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1A1);	// always enable OCA in case it was disabled
    11d0:	80 91 80 00 	lds	r24, 0x0080
    11d4:	80 68       	ori	r24, 0x80	; 128
    11d6:	80 93 80 00 	sts	0x0080, r24
		OCR1A = value;
    11da:	89 2f       	mov	r24, r25
    11dc:	90 e0       	ldi	r25, 0x00	; 0
    11de:	90 93 89 00 	sts	0x0089, r25
    11e2:	80 93 88 00 	sts	0x0088, r24
    11e6:	08 95       	ret

000011e8 <updateGreenLed>:
	}

}

void updateGreenLed(unsigned char value) {
    11e8:	98 2f       	mov	r25, r24

	if(value == 0) {
    11ea:	88 23       	and	r24, r24
    11ec:	39 f4       	brne	.+14     	; 0x11fc <updateGreenLed+0x14>
		TCCR1A &= ~(1 << COM1B1);	// disable OCB
    11ee:	80 91 80 00 	lds	r24, 0x0080
    11f2:	8f 7d       	andi	r24, 0xDF	; 223
    11f4:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 6);			// set pin state to turn on the led
    11f8:	2e 98       	cbi	0x05, 6	; 5
    11fa:	08 95       	ret
	} else {	
		TCCR1A |= (1 << COM1B1);	// always enable OCA in case it was disabled
    11fc:	80 91 80 00 	lds	r24, 0x0080
    1200:	80 62       	ori	r24, 0x20	; 32
    1202:	80 93 80 00 	sts	0x0080, r24
		OCR1B = value;
    1206:	89 2f       	mov	r24, r25
    1208:	90 e0       	ldi	r25, 0x00	; 0
    120a:	90 93 8b 00 	sts	0x008B, r25
    120e:	80 93 8a 00 	sts	0x008A, r24
    1212:	08 95       	ret

00001214 <updateBlueLed>:
	}

}

void updateBlueLed(unsigned char value) {
    1214:	98 2f       	mov	r25, r24

	if(value == 0) {
    1216:	88 23       	and	r24, r24
    1218:	39 f4       	brne	.+14     	; 0x1228 <updateBlueLed+0x14>
		TCCR1A &= ~(1 << COM1C1);	// disable OCC
    121a:	80 91 80 00 	lds	r24, 0x0080
    121e:	87 7f       	andi	r24, 0xF7	; 247
    1220:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// set pin state to turn on the led
    1224:	2f 98       	cbi	0x05, 7	; 5
    1226:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1C1);	// always enable OCA in case it was disabled
    1228:	80 91 80 00 	lds	r24, 0x0080
    122c:	88 60       	ori	r24, 0x08	; 8
    122e:	80 93 80 00 	sts	0x0080, r24
		OCR1C = value;
    1232:	89 2f       	mov	r24, r25
    1234:	90 e0       	ldi	r25, 0x00	; 0
    1236:	90 93 8d 00 	sts	0x008D, r25
    123a:	80 93 8c 00 	sts	0x008C, r24
    123e:	08 95       	ret

00001240 <setGreenLed>:

}

void setGreenLed(unsigned char ledNum, unsigned char isOn) {

	switch(ledNum) {
    1240:	83 30       	cpi	r24, 0x03	; 3
    1242:	79 f1       	breq	.+94     	; 0x12a2 <setGreenLed+0x62>
    1244:	84 30       	cpi	r24, 0x04	; 4
    1246:	28 f4       	brcc	.+10     	; 0x1252 <setGreenLed+0x12>
    1248:	81 30       	cpi	r24, 0x01	; 1
    124a:	b9 f0       	breq	.+46     	; 0x127a <setGreenLed+0x3a>
    124c:	82 30       	cpi	r24, 0x02	; 2
    124e:	f8 f4       	brcc	.+62     	; 0x128e <setGreenLed+0x4e>
    1250:	0a c0       	rjmp	.+20     	; 0x1266 <setGreenLed+0x26>
    1252:	85 30       	cpi	r24, 0x05	; 5
    1254:	b9 f1       	breq	.+110    	; 0x12c4 <setGreenLed+0x84>
    1256:	85 30       	cpi	r24, 0x05	; 5
    1258:	58 f1       	brcs	.+86     	; 0x12b0 <setGreenLed+0x70>
    125a:	86 30       	cpi	r24, 0x06	; 6
    125c:	e9 f1       	breq	.+122    	; 0x12d8 <setGreenLed+0x98>
    125e:	87 30       	cpi	r24, 0x07	; 7
    1260:	09 f0       	breq	.+2      	; 0x1264 <setGreenLed+0x24>
    1262:	55 c0       	rjmp	.+170    	; 0x130e <setGreenLed+0xce>
    1264:	43 c0       	rjmp	.+134    	; 0x12ec <setGreenLed+0xac>

		case 0:	isOn?GREEN_LED0_ON:GREEN_LED0_OFF;
    1266:	66 23       	and	r22, r22
    1268:	21 f0       	breq	.+8      	; 0x1272 <setGreenLed+0x32>
    126a:	80 91 0b 01 	lds	r24, 0x010B
    126e:	8e 7f       	andi	r24, 0xFE	; 254
    1270:	42 c0       	rjmp	.+132    	; 0x12f6 <setGreenLed+0xb6>
    1272:	80 91 0b 01 	lds	r24, 0x010B
    1276:	81 60       	ori	r24, 0x01	; 1
    1278:	3e c0       	rjmp	.+124    	; 0x12f6 <setGreenLed+0xb6>
				break;

		case 1:	isOn?GREEN_LED1_ON:GREEN_LED1_OFF;
    127a:	66 23       	and	r22, r22
    127c:	21 f0       	breq	.+8      	; 0x1286 <setGreenLed+0x46>
    127e:	80 91 0b 01 	lds	r24, 0x010B
    1282:	8d 7f       	andi	r24, 0xFD	; 253
    1284:	38 c0       	rjmp	.+112    	; 0x12f6 <setGreenLed+0xb6>
    1286:	80 91 0b 01 	lds	r24, 0x010B
    128a:	82 60       	ori	r24, 0x02	; 2
    128c:	34 c0       	rjmp	.+104    	; 0x12f6 <setGreenLed+0xb6>
				break;

		case 2:	isOn?GREEN_LED2_ON:GREEN_LED2_OFF;
    128e:	66 23       	and	r22, r22
    1290:	21 f0       	breq	.+8      	; 0x129a <setGreenLed+0x5a>
    1292:	80 91 0b 01 	lds	r24, 0x010B
    1296:	8b 7f       	andi	r24, 0xFB	; 251
    1298:	2e c0       	rjmp	.+92     	; 0x12f6 <setGreenLed+0xb6>
    129a:	80 91 0b 01 	lds	r24, 0x010B
    129e:	84 60       	ori	r24, 0x04	; 4
    12a0:	2a c0       	rjmp	.+84     	; 0x12f6 <setGreenLed+0xb6>
				break;

		case 3:	isOn?GREEN_LED3_ON:GREEN_LED3_OFF;
    12a2:	66 23       	and	r22, r22
    12a4:	11 f0       	breq	.+4      	; 0x12aa <setGreenLed+0x6a>
    12a6:	a3 98       	cbi	0x14, 3	; 20
    12a8:	01 c0       	rjmp	.+2      	; 0x12ac <setGreenLed+0x6c>
    12aa:	a3 9a       	sbi	0x14, 3	; 20
    12ac:	84 b3       	in	r24, 0x14	; 20
    12ae:	08 95       	ret
				break;

		case 4:	isOn?GREEN_LED4_ON:GREEN_LED4_OFF;
    12b0:	66 23       	and	r22, r22
    12b2:	21 f0       	breq	.+8      	; 0x12bc <setGreenLed+0x7c>
    12b4:	80 91 0b 01 	lds	r24, 0x010B
    12b8:	8f 7e       	andi	r24, 0xEF	; 239
    12ba:	1d c0       	rjmp	.+58     	; 0x12f6 <setGreenLed+0xb6>
    12bc:	80 91 0b 01 	lds	r24, 0x010B
    12c0:	80 61       	ori	r24, 0x10	; 16
    12c2:	19 c0       	rjmp	.+50     	; 0x12f6 <setGreenLed+0xb6>
				break;

		case 5:	isOn?GREEN_LED5_ON:GREEN_LED5_OFF;
    12c4:	66 23       	and	r22, r22
    12c6:	21 f0       	breq	.+8      	; 0x12d0 <setGreenLed+0x90>
    12c8:	80 91 0b 01 	lds	r24, 0x010B
    12cc:	8f 7d       	andi	r24, 0xDF	; 223
    12ce:	13 c0       	rjmp	.+38     	; 0x12f6 <setGreenLed+0xb6>
    12d0:	80 91 0b 01 	lds	r24, 0x010B
    12d4:	80 62       	ori	r24, 0x20	; 32
    12d6:	0f c0       	rjmp	.+30     	; 0x12f6 <setGreenLed+0xb6>
				break;

		case 6:	isOn?GREEN_LED6_ON:GREEN_LED6_OFF;
    12d8:	66 23       	and	r22, r22
    12da:	21 f0       	breq	.+8      	; 0x12e4 <setGreenLed+0xa4>
    12dc:	80 91 0b 01 	lds	r24, 0x010B
    12e0:	8f 7b       	andi	r24, 0xBF	; 191
    12e2:	09 c0       	rjmp	.+18     	; 0x12f6 <setGreenLed+0xb6>
    12e4:	80 91 0b 01 	lds	r24, 0x010B
    12e8:	80 64       	ori	r24, 0x40	; 64
    12ea:	05 c0       	rjmp	.+10     	; 0x12f6 <setGreenLed+0xb6>
				break;

		case 7:	isOn?GREEN_LED7_ON:GREEN_LED7_OFF;
    12ec:	66 23       	and	r22, r22
    12ee:	41 f0       	breq	.+16     	; 0x1300 <setGreenLed+0xc0>
    12f0:	80 91 0b 01 	lds	r24, 0x010B
    12f4:	8f 77       	andi	r24, 0x7F	; 127
    12f6:	80 93 0b 01 	sts	0x010B, r24
    12fa:	80 91 0b 01 	lds	r24, 0x010B
    12fe:	08 95       	ret
    1300:	80 91 0b 01 	lds	r24, 0x010B
    1304:	80 68       	ori	r24, 0x80	; 128
    1306:	80 93 0b 01 	sts	0x010B, r24
    130a:	80 91 0b 01 	lds	r24, 0x010B
    130e:	08 95       	ret

00001310 <turnOffGreenLeds>:

}

void turnOffGreenLeds() {

	GREEN_LED0_OFF;
    1310:	eb e0       	ldi	r30, 0x0B	; 11
    1312:	f1 e0       	ldi	r31, 0x01	; 1
    1314:	80 81       	ld	r24, Z
    1316:	81 60       	ori	r24, 0x01	; 1
    1318:	80 83       	st	Z, r24
	GREEN_LED1_OFF;
    131a:	80 81       	ld	r24, Z
    131c:	82 60       	ori	r24, 0x02	; 2
    131e:	80 83       	st	Z, r24
	GREEN_LED2_OFF;
    1320:	80 81       	ld	r24, Z
    1322:	84 60       	ori	r24, 0x04	; 4
    1324:	80 83       	st	Z, r24
	GREEN_LED3_OFF;
    1326:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
    1328:	80 81       	ld	r24, Z
    132a:	80 61       	ori	r24, 0x10	; 16
    132c:	80 83       	st	Z, r24
	GREEN_LED5_OFF;
    132e:	80 81       	ld	r24, Z
    1330:	80 62       	ori	r24, 0x20	; 32
    1332:	80 83       	st	Z, r24
	GREEN_LED6_OFF;
    1334:	80 81       	ld	r24, Z
    1336:	80 64       	ori	r24, 0x40	; 64
    1338:	80 83       	st	Z, r24
	GREEN_LED7_OFF;
    133a:	80 81       	ld	r24, Z
    133c:	80 68       	ori	r24, 0x80	; 128
    133e:	80 83       	st	Z, r24

}
    1340:	08 95       	ret

00001342 <turnOnGreenLeds>:


void turnOnGreenLeds() {

	GREEN_LED0_ON;
    1342:	eb e0       	ldi	r30, 0x0B	; 11
    1344:	f1 e0       	ldi	r31, 0x01	; 1
    1346:	80 81       	ld	r24, Z
    1348:	8e 7f       	andi	r24, 0xFE	; 254
    134a:	80 83       	st	Z, r24
	GREEN_LED1_ON;
    134c:	80 81       	ld	r24, Z
    134e:	8d 7f       	andi	r24, 0xFD	; 253
    1350:	80 83       	st	Z, r24
	GREEN_LED2_ON;
    1352:	80 81       	ld	r24, Z
    1354:	8b 7f       	andi	r24, 0xFB	; 251
    1356:	80 83       	st	Z, r24
	GREEN_LED3_ON;
    1358:	a3 98       	cbi	0x14, 3	; 20
	GREEN_LED4_ON;
    135a:	80 81       	ld	r24, Z
    135c:	8f 7e       	andi	r24, 0xEF	; 239
    135e:	80 83       	st	Z, r24
	GREEN_LED5_ON;
    1360:	80 81       	ld	r24, Z
    1362:	8f 7d       	andi	r24, 0xDF	; 223
    1364:	80 83       	st	Z, r24
	GREEN_LED6_ON;
    1366:	80 81       	ld	r24, Z
    1368:	8f 7b       	andi	r24, 0xBF	; 191
    136a:	80 83       	st	Z, r24
	GREEN_LED7_ON;
    136c:	80 81       	ld	r24, Z
    136e:	8f 77       	andi	r24, 0x7F	; 127
    1370:	80 83       	st	Z, r24

}
    1372:	08 95       	ret

00001374 <flushTxFifo>:
}


void flushTxFifo() {

    mirf_CSN_lo;
    1374:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_TX);
    1376:	81 ee       	ldi	r24, 0xE1	; 225
    1378:	0e 94 77 1b 	call	0x36ee	; 0x36ee <SPI_Write_Byte>
    mirf_CSN_hi;
    137c:	28 9a       	sbi	0x05, 0	; 5

}
    137e:	08 95       	ret

00001380 <writeAckPayload>:
    mirf_CSN_hi;                    // Pull up chip select
    
    mirf_CE_hi;                     // Start transmission
}

void writeAckPayload(unsigned char *data, unsigned char size) {
    1380:	ff 92       	push	r15
    1382:	0f 93       	push	r16
    1384:	1f 93       	push	r17
    1386:	cf 93       	push	r28
    1388:	df 93       	push	r29
    138a:	18 2f       	mov	r17, r24
    138c:	09 2f       	mov	r16, r25
    138e:	f6 2e       	mov	r15, r22

	unsigned char k = 0;

	flushTxFifo();
    1390:	0e 94 ba 09 	call	0x1374	; 0x1374 <flushTxFifo>

    mirf_CSN_lo;
    1394:	28 98       	cbi	0x05, 0	; 5

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);
    1396:	88 ea       	ldi	r24, 0xA8	; 168
    1398:	0e 94 77 1b 	call	0x36ee	; 0x36ee <SPI_Write_Byte>
    139c:	21 2f       	mov	r18, r17
    139e:	30 2f       	mov	r19, r16
    13a0:	c9 01       	movw	r24, r18
    13a2:	ec 01       	movw	r28, r24
    13a4:	10 e0       	ldi	r17, 0x00	; 0
    13a6:	04 c0       	rjmp	.+8      	; 0x13b0 <writeAckPayload+0x30>

	for(k=0; k<size; k++) {
		SPI_Write_Byte(data[k]);
    13a8:	89 91       	ld	r24, Y+
    13aa:	0e 94 77 1b 	call	0x36ee	; 0x36ee <SPI_Write_Byte>

    mirf_CSN_lo;

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);

	for(k=0; k<size; k++) {
    13ae:	1f 5f       	subi	r17, 0xFF	; 255
    13b0:	1f 15       	cp	r17, r15
    13b2:	d0 f3       	brcs	.-12     	; 0x13a8 <writeAckPayload+0x28>
		SPI_Write_Byte(data[k]);
	}	

    mirf_CSN_hi;
    13b4:	28 9a       	sbi	0x05, 0	; 5


}
    13b6:	df 91       	pop	r29
    13b8:	cf 91       	pop	r28
    13ba:	1f 91       	pop	r17
    13bc:	0f 91       	pop	r16
    13be:	ff 90       	pop	r15
    13c0:	08 95       	ret

000013c2 <mirf_config_register>:
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
}

void mirf_config_register(uint8_t reg, uint8_t value)
// Clocks only one byte into the given MiRF register
{
    13c2:	1f 93       	push	r17
    13c4:	16 2f       	mov	r17, r22
    mirf_CSN_lo;
    13c6:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    13c8:	8f 71       	andi	r24, 0x1F	; 31
    13ca:	80 62       	ori	r24, 0x20	; 32
    13cc:	0e 94 77 1b 	call	0x36ee	; 0x36ee <SPI_Write_Byte>
    SPI_Write_Byte(value);
    13d0:	81 2f       	mov	r24, r17
    13d2:	0e 94 77 1b 	call	0x36ee	; 0x36ee <SPI_Write_Byte>
    mirf_CSN_hi;
    13d6:	28 9a       	sbi	0x05, 0	; 5
}
    13d8:	1f 91       	pop	r17
    13da:	08 95       	ret

000013dc <flush_rx_fifo>:
	return (uint8_t)(fifo_status&0x01);
}

void flush_rx_fifo() {

    mirf_CSN_lo;
    13dc:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_RX);
    13de:	82 ee       	ldi	r24, 0xE2	; 226
    13e0:	0e 94 77 1b 	call	0x36ee	; 0x36ee <SPI_Write_Byte>
    mirf_CSN_hi;
    13e4:	28 9a       	sbi	0x05, 0	; 5

}
    13e6:	08 95       	ret

000013e8 <mirf_data_ready>:
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    13e8:	80 91 41 05 	lds	r24, 0x0541
    13ec:	88 23       	and	r24, r24
    13ee:	11 f0       	breq	.+4      	; 0x13f4 <mirf_data_ready+0xc>
    13f0:	80 e0       	ldi	r24, 0x00	; 0
    13f2:	08 95       	ret
    uint8_t status;
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    13f4:	28 98       	cbi	0x05, 0	; 5
    status = SPI_Write_Byte(NOP);               // Read status register
    13f6:	8f ef       	ldi	r24, 0xFF	; 255
    13f8:	0e 94 77 1b 	call	0x36ee	; 0x36ee <SPI_Write_Byte>
    mirf_CSN_hi;                                // Pull up chip select
    13fc:	28 9a       	sbi	0x05, 0	; 5
    return status & (1<<RX_DR);
    13fe:	80 74       	andi	r24, 0x40	; 64

}
    1400:	08 95       	ret

00001402 <mirf_send>:


void mirf_send(uint8_t * value, uint8_t len) 
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
    1402:	1f 93       	push	r17
    1404:	cf 93       	push	r28
    1406:	df 93       	push	r29
    1408:	ec 01       	movw	r28, r24
    140a:	16 2f       	mov	r17, r22
    while (PTX) {}                  // Wait until last paket is send
    140c:	80 91 41 05 	lds	r24, 0x0541
    1410:	88 23       	and	r24, r24
    1412:	e1 f7       	brne	.-8      	; 0x140c <mirf_send+0xa>

    mirf_CE_lo;
    1414:	2c 98       	cbi	0x05, 4	; 5

    PTX = 1;                        // Set to transmitter mode
    1416:	81 e0       	ldi	r24, 0x01	; 1
    1418:	80 93 41 05 	sts	0x0541, r24
    TX_POWERUP;                     // Power up
    141c:	80 e0       	ldi	r24, 0x00	; 0
    141e:	6a e4       	ldi	r22, 0x4A	; 74
    1420:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <mirf_config_register>
    
    mirf_CSN_lo;                    // Pull down chip select
    1424:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( FLUSH_TX );     // Write cmd to flush tx fifo
    1426:	81 ee       	ldi	r24, 0xE1	; 225
    1428:	0e 94 77 1b 	call	0x36ee	; 0x36ee <SPI_Write_Byte>
    mirf_CSN_hi;                    // Pull up chip select
    142c:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CSN_lo;                    // Pull down chip select
    142e:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( W_TX_PAYLOAD ); // Write cmd to write payload
    1430:	80 ea       	ldi	r24, 0xA0	; 160
    1432:	0e 94 77 1b 	call	0x36ee	; 0x36ee <SPI_Write_Byte>
    SPI_Write_Block(value,len);   // Write payload
    1436:	ce 01       	movw	r24, r28
    1438:	61 2f       	mov	r22, r17
    143a:	0e 94 5f 1b 	call	0x36be	; 0x36be <SPI_Write_Block>
    mirf_CSN_hi;                    // Pull up chip select
    143e:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CE_hi;                     // Start transmission
    1440:	2c 9a       	sbi	0x05, 4	; 5
}
    1442:	df 91       	pop	r29
    1444:	cf 91       	pop	r28
    1446:	1f 91       	pop	r17
    1448:	08 95       	ret

0000144a <mirf_write_register>:
    mirf_CSN_hi;
}

void mirf_write_register(uint8_t reg, uint8_t * value, uint8_t len) 
// Writes an array of bytes into inte the MiRF registers.
{
    144a:	ff 92       	push	r15
    144c:	0f 93       	push	r16
    144e:	1f 93       	push	r17
    1450:	8b 01       	movw	r16, r22
    1452:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    1454:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    1456:	8f 71       	andi	r24, 0x1F	; 31
    1458:	80 62       	ori	r24, 0x20	; 32
    145a:	0e 94 77 1b 	call	0x36ee	; 0x36ee <SPI_Write_Byte>
    SPI_Write_Block(value,len);
    145e:	c8 01       	movw	r24, r16
    1460:	6f 2d       	mov	r22, r15
    1462:	0e 94 5f 1b 	call	0x36be	; 0x36be <SPI_Write_Block>
    mirf_CSN_hi;
    1466:	28 9a       	sbi	0x05, 0	; 5
}
    1468:	1f 91       	pop	r17
    146a:	0f 91       	pop	r16
    146c:	ff 90       	pop	r15
    146e:	08 95       	ret

00001470 <mirf_set_TADDR>:
    mirf_CE_hi;
}

void mirf_set_TADDR(uint8_t * adr)
// Sets the transmitting address
{
    1470:	bc 01       	movw	r22, r24
	mirf_write_register(TX_ADDR, adr,5);
    1472:	80 e1       	ldi	r24, 0x10	; 16
    1474:	45 e0       	ldi	r20, 0x05	; 5
    1476:	0e 94 25 0a 	call	0x144a	; 0x144a <mirf_write_register>
}
    147a:	08 95       	ret

0000147c <mirf_set_RADDR>:
    //mirf_CE_hi;     // Listening for pakets
}

void mirf_set_RADDR(uint8_t * adr) 
// Sets the receiving address
{
    147c:	bc 01       	movw	r22, r24
    mirf_CE_lo;
    147e:	2c 98       	cbi	0x05, 4	; 5
    mirf_write_register(RX_ADDR_P0,adr,5);
    1480:	8a e0       	ldi	r24, 0x0A	; 10
    1482:	45 e0       	ldi	r20, 0x05	; 5
    1484:	0e 94 25 0a 	call	0x144a	; 0x144a <mirf_write_register>
    mirf_CE_hi;
    1488:	2c 9a       	sbi	0x05, 4	; 5
}
    148a:	08 95       	ret

0000148c <mirf_config>:


void mirf_config() 
// Sets the important registers in the MiRF module and powers the module
// in receiving mode
{
    148c:	0f 93       	push	r16
    148e:	1f 93       	push	r17
    1490:	df 93       	push	r29
    1492:	cf 93       	push	r28
    1494:	00 d0       	rcall	.+0      	; 0x1496 <mirf_config+0xa>
    1496:	cd b7       	in	r28, 0x3d	; 61
    1498:	de b7       	in	r29, 0x3e	; 62

	uint8_t temp[3];

	// power down
	mirf_config_register(CONFIG, 0x0D);
    149a:	80 e0       	ldi	r24, 0x00	; 0
    149c:	6d e0       	ldi	r22, 0x0D	; 13
    149e:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <mirf_config_register>

	// address width
	mirf_config_register(SETUP_AW, 0x01);
    14a2:	83 e0       	ldi	r24, 0x03	; 3
    14a4:	61 e0       	ldi	r22, 0x01	; 1
    14a6:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <mirf_config_register>

	// tx address
	temp[0] = (rfAddress>>8)&0xFF;
    14aa:	80 91 0b 04 	lds	r24, 0x040B
    14ae:	90 91 0c 04 	lds	r25, 0x040C
    14b2:	99 83       	std	Y+1, r25	; 0x01
	temp[1] = rfAddress & 0xFF;
    14b4:	8a 83       	std	Y+2, r24	; 0x02
	temp[2] = 0x00;
    14b6:	1b 82       	std	Y+3, r1	; 0x03
	mirf_write_register(TX_ADDR, temp, 3);	
    14b8:	80 e1       	ldi	r24, 0x10	; 16
    14ba:	8e 01       	movw	r16, r28
    14bc:	0f 5f       	subi	r16, 0xFF	; 255
    14be:	1f 4f       	sbci	r17, 0xFF	; 255
    14c0:	b8 01       	movw	r22, r16
    14c2:	43 e0       	ldi	r20, 0x03	; 3
    14c4:	0e 94 25 0a 	call	0x144a	; 0x144a <mirf_write_register>

	// rx address => same as tx address for auto ack
	mirf_write_register(RX_ADDR_P0, temp, 3);
    14c8:	8a e0       	ldi	r24, 0x0A	; 10
    14ca:	b8 01       	movw	r22, r16
    14cc:	43 e0       	ldi	r20, 0x03	; 3
    14ce:	0e 94 25 0a 	call	0x144a	; 0x144a <mirf_write_register>

	// enable auto ack for pipe0
	mirf_config_register(EN_AA, 0x01);
    14d2:	81 e0       	ldi	r24, 0x01	; 1
    14d4:	61 e0       	ldi	r22, 0x01	; 1
    14d6:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <mirf_config_register>

	// enable pipe0
	mirf_config_register(EN_RXADDR, 0x01);
    14da:	82 e0       	ldi	r24, 0x02	; 2
    14dc:	61 e0       	ldi	r22, 0x01	; 1
    14de:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <mirf_config_register>

	// 500s (+ 86s on-air), 2 re-transmissions
	mirf_config_register(SETUP_RETR, 0x12);
    14e2:	84 e0       	ldi	r24, 0x04	; 4
    14e4:	62 e1       	ldi	r22, 0x12	; 18
    14e6:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <mirf_config_register>

    // select RF channel
    mirf_config_register(RF_CH,40);
    14ea:	85 e0       	ldi	r24, 0x05	; 5
    14ec:	68 e2       	ldi	r22, 0x28	; 40
    14ee:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <mirf_config_register>

	// RX payload size; it isn't needed because the dynamic payload length is activated for ACK+PAYLOAD feature
    mirf_config_register(RX_PW_P0, PAYLOAD_SIZE);
    14f2:	81 e1       	ldi	r24, 0x11	; 17
    14f4:	6d e0       	ldi	r22, 0x0D	; 13
    14f6:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <mirf_config_register>

	// enable extra features
    mirf_CSN_lo;
    14fa:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(NRF_ACTIVATE);
    14fc:	80 e5       	ldi	r24, 0x50	; 80
    14fe:	0e 94 77 1b 	call	0x36ee	; 0x36ee <SPI_Write_Byte>
    SPI_Write_Byte(0x73);
    1502:	83 e7       	ldi	r24, 0x73	; 115
    1504:	0e 94 77 1b 	call	0x36ee	; 0x36ee <SPI_Write_Byte>
    mirf_CSN_hi;
    1508:	28 9a       	sbi	0x05, 0	; 5
	
	// enable dynamic payload for pipe0
	mirf_config_register(NRF_DYNPD, 0x01);
    150a:	8c e1       	ldi	r24, 0x1C	; 28
    150c:	61 e0       	ldi	r22, 0x01	; 1
    150e:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <mirf_config_register>

	// enable payload with ACK and dynamic payload length
	mirf_config_register(NRF_FEATURE, 0x06);
    1512:	8d e1       	ldi	r24, 0x1D	; 29
    1514:	66 e0       	ldi	r22, 0x06	; 6
    1516:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <mirf_config_register>
		
	// power up; enable crc (2 bytes); prx; max_rt, tx_ds enabled
	mirf_config_register(CONFIG, 0x0F);	
    151a:	80 e0       	ldi	r24, 0x00	; 0
    151c:	6f e0       	ldi	r22, 0x0F	; 15
    151e:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <mirf_config_register>

    // Start receiver 
    //PTX = 0;        // Start in receiving mode
    //RX_POWERUP;     // Power up in receiving mode
    //mirf_CE_hi;     // Listening for pakets
}
    1522:	0f 90       	pop	r0
    1524:	0f 90       	pop	r0
    1526:	0f 90       	pop	r0
    1528:	cf 91       	pop	r28
    152a:	df 91       	pop	r29
    152c:	1f 91       	pop	r17
    152e:	0f 91       	pop	r16
    1530:	08 95       	ret

00001532 <mirf_init>:
// Initializes pins as interrupt to communicate with the MiRF module
// Should be called in the early initializing phase at startup.
{
    // Define CSN and CE as Output and set them to default
    //DDRB |= ((1<<CSN)|(1<<CE));
    mirf_CE_hi;
    1532:	2c 9a       	sbi	0x05, 4	; 5
    mirf_CSN_hi;
    1534:	28 9a       	sbi	0x05, 0	; 5

	mirf_config();
    1536:	0e 94 46 0a 	call	0x148c	; 0x148c <mirf_config>
}
    153a:	08 95       	ret

0000153c <mirf_read_register>:
    mirf_CSN_hi;
}

void mirf_read_register(uint8_t reg, uint8_t * value, uint8_t len)
// Reads an array of bytes from the given start position in the MiRF registers.
{
    153c:	ff 92       	push	r15
    153e:	0f 93       	push	r16
    1540:	1f 93       	push	r17
    1542:	8b 01       	movw	r16, r22
    1544:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    1546:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(R_REGISTER | (REGISTER_MASK & reg));
    1548:	8f 71       	andi	r24, 0x1F	; 31
    154a:	0e 94 77 1b 	call	0x36ee	; 0x36ee <SPI_Write_Byte>
    SPI_ReadWrite_Block(value,value,len);
    154e:	c8 01       	movw	r24, r16
    1550:	b8 01       	movw	r22, r16
    1552:	4f 2d       	mov	r20, r15
    1554:	0e 94 38 1b 	call	0x3670	; 0x3670 <SPI_ReadWrite_Block>
    mirf_CSN_hi;
    1558:	28 9a       	sbi	0x05, 0	; 5
}
    155a:	1f 91       	pop	r17
    155c:	0f 91       	pop	r16
    155e:	ff 90       	pop	r15
    1560:	08 95       	ret

00001562 <rx_fifo_is_empty>:
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);

}

uint8_t rx_fifo_is_empty() {
    1562:	df 93       	push	r29
    1564:	cf 93       	push	r28
    1566:	0f 92       	push	r0
    1568:	cd b7       	in	r28, 0x3d	; 61
    156a:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t fifo_status = 0;
    156c:	19 82       	std	Y+1, r1	; 0x01

	mirf_read_register(FIFO_STATUS, &fifo_status, 1);
    156e:	87 e1       	ldi	r24, 0x17	; 23
    1570:	be 01       	movw	r22, r28
    1572:	6f 5f       	subi	r22, 0xFF	; 255
    1574:	7f 4f       	sbci	r23, 0xFF	; 255
    1576:	41 e0       	ldi	r20, 0x01	; 1
    1578:	0e 94 9e 0a 	call	0x153c	; 0x153c <mirf_read_register>
    157c:	89 81       	ldd	r24, Y+1	; 0x01
	
	return (uint8_t)(fifo_status&0x01);
}
    157e:	81 70       	andi	r24, 0x01	; 1
    1580:	0f 90       	pop	r0
    1582:	cf 91       	pop	r28
    1584:	df 91       	pop	r29
    1586:	08 95       	ret

00001588 <mirf_get_data>:

}

void mirf_get_data(uint8_t * data) 
// Reads mirf_PAYLOAD bytes into data array
{
    1588:	0f 93       	push	r16
    158a:	1f 93       	push	r17
    158c:	8c 01       	movw	r16, r24
    mirf_CSN_lo;                               		// Pull down chip select
    158e:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( R_RX_PAYLOAD );            		// Send cmd to read rx payload
    1590:	81 e6       	ldi	r24, 0x61	; 97
    1592:	0e 94 77 1b 	call	0x36ee	; 0x36ee <SPI_Write_Byte>
    SPI_ReadWrite_Block(data,data,PAYLOAD_SIZE); 	// Read payload
    1596:	c8 01       	movw	r24, r16
    1598:	b8 01       	movw	r22, r16
    159a:	4d e0       	ldi	r20, 0x0D	; 13
    159c:	0e 94 38 1b 	call	0x3670	; 0x3670 <SPI_ReadWrite_Block>
    mirf_CSN_hi;                               		// Pull up chip select
    15a0:	28 9a       	sbi	0x05, 0	; 5
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
    15a2:	87 e0       	ldi	r24, 0x07	; 7
    15a4:	60 e4       	ldi	r22, 0x40	; 64
    15a6:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <mirf_config_register>
}
    15aa:	1f 91       	pop	r17
    15ac:	0f 91       	pop	r16
    15ae:	08 95       	ret

000015b0 <handleRFCommands>:
    SPI_Write_Byte(FLUSH_TX);
    mirf_CSN_hi;

}

void handleRFCommands() {
    15b0:	0f 93       	push	r16
    15b2:	1f 93       	push	r17

	unsigned int i=0;

	if(mirf_data_ready()) {
    15b4:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <mirf_data_ready>
    15b8:	88 23       	and	r24, r24
    15ba:	09 f4       	brne	.+2      	; 0x15be <handleRFCommands+0xe>
    15bc:	53 c3       	rjmp	.+1702   	; 0x1c64 <handleRFCommands+0x6b4>

		rfFlags |= 0x02;
    15be:	80 91 0d 04 	lds	r24, 0x040D
    15c2:	82 60       	ori	r24, 0x02	; 2
    15c4:	80 93 0d 04 	sts	0x040D, r24

		// clear irq status
		mirf_config_register(STATUS, 0x70);
    15c8:	87 e0       	ldi	r24, 0x07	; 7
    15ca:	60 e7       	ldi	r22, 0x70	; 112
    15cc:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <mirf_config_register>

		mirf_get_data(rfData);
    15d0:	8f e5       	ldi	r24, 0x5F	; 95
    15d2:	95 e0       	ldi	r25, 0x05	; 5
    15d4:	0e 94 c4 0a 	call	0x1588	; 0x1588 <mirf_get_data>
		flush_rx_fifo();
    15d8:	0e 94 ee 09 	call	0x13dc	; 0x13dc <flush_rx_fifo>

		//if((data[3]&0b00001000)==0b00001000) {	// check the 4th bit to sleep
		// it was noticed that some robots sometimes "think" to receive something and the data read are wrong,
		// this could lead to go to sleep involuntarily; in order to avoid this situation we define that the
		// sleep message should be completely zero, but the flag bit
		if(rfData[0]==0 && rfData[1]==0 && rfData[2]==0 && rfData[3]==0b00001000 && rfData[4]==0 && rfData[5]==0) {
    15dc:	80 91 5f 05 	lds	r24, 0x055F
    15e0:	88 23       	and	r24, r24
    15e2:	b9 f4       	brne	.+46     	; 0x1612 <handleRFCommands+0x62>
    15e4:	80 91 60 05 	lds	r24, 0x0560
    15e8:	88 23       	and	r24, r24
    15ea:	99 f4       	brne	.+38     	; 0x1612 <handleRFCommands+0x62>
    15ec:	80 91 61 05 	lds	r24, 0x0561
    15f0:	88 23       	and	r24, r24
    15f2:	79 f4       	brne	.+30     	; 0x1612 <handleRFCommands+0x62>
    15f4:	80 91 62 05 	lds	r24, 0x0562
    15f8:	88 30       	cpi	r24, 0x08	; 8
    15fa:	59 f4       	brne	.+22     	; 0x1612 <handleRFCommands+0x62>
    15fc:	80 91 63 05 	lds	r24, 0x0563
    1600:	88 23       	and	r24, r24
    1602:	39 f4       	brne	.+14     	; 0x1612 <handleRFCommands+0x62>
    1604:	80 91 64 05 	lds	r24, 0x0564
    1608:	88 23       	and	r24, r24
    160a:	19 f4       	brne	.+6      	; 0x1612 <handleRFCommands+0x62>

			sleep(60);
    160c:	8c e3       	ldi	r24, 0x3C	; 60
    160e:	0e 94 37 1d 	call	0x3a6e	; 0x3a6e <sleep>

		}

		speedr = (rfData[4]&0x7F);	// cast the speed to be at most 127, thus the received speed are in the range 0..127 (usually 0..100),
    1612:	20 91 63 05 	lds	r18, 0x0563
    1616:	82 2f       	mov	r24, r18
    1618:	90 e0       	ldi	r25, 0x00	; 0
    161a:	8f 77       	andi	r24, 0x7F	; 127
    161c:	90 70       	andi	r25, 0x00	; 0
    161e:	90 93 0a 04 	sts	0x040A, r25
    1622:	80 93 09 04 	sts	0x0409, r24
		speedl = (rfData[5]&0x7F);	// the received speed is then shifted by 3 (x8) in order to have a speed more or less
    1626:	e0 91 64 05 	lds	r30, 0x0564
    162a:	4e 2f       	mov	r20, r30
    162c:	50 e0       	ldi	r21, 0x00	; 0
    162e:	4f 77       	andi	r20, 0x7F	; 127
    1630:	50 70       	andi	r21, 0x00	; 0
    1632:	50 93 08 04 	sts	0x0408, r21
    1636:	40 93 07 04 	sts	0x0407, r20
    163a:	bc 01       	movw	r22, r24
    163c:	66 0f       	add	r22, r22
    163e:	77 1f       	adc	r23, r23
    1640:	66 0f       	add	r22, r22
    1642:	77 1f       	adc	r23, r23
									// in the same range of the measured speed that is 0..800.
									// In order to have greater resolution at lower speed we shift the speed only by 2 (x4),
									// this means that the range is more or less 0..400.


		if((rfData[4]&0x80)==0x80) {			// motor right forward
    1644:	27 ff       	sbrs	r18, 7
    1646:	05 c0       	rjmp	.+10     	; 0x1652 <handleRFCommands+0xa2>
			pwm_right_desired = speedr<<2;				// scale the speed received (0..100) to be in the range 0..400
    1648:	70 93 f8 03 	sts	0x03F8, r23
    164c:	60 93 f7 03 	sts	0x03F7, r22
    1650:	08 c0       	rjmp	.+16     	; 0x1662 <handleRFCommands+0xb2>
		} else {								// backward
			pwm_right_desired = -(speedr<<2);
    1652:	88 27       	eor	r24, r24
    1654:	99 27       	eor	r25, r25
    1656:	86 1b       	sub	r24, r22
    1658:	97 0b       	sbc	r25, r23
    165a:	90 93 f8 03 	sts	0x03F8, r25
    165e:	80 93 f7 03 	sts	0x03F7, r24
    1662:	9a 01       	movw	r18, r20
    1664:	22 0f       	add	r18, r18
    1666:	33 1f       	adc	r19, r19
    1668:	22 0f       	add	r18, r18
    166a:	33 1f       	adc	r19, r19
		}

		if((rfData[5]&0x80)==0x80) {			// motor left forward
    166c:	e7 ff       	sbrs	r30, 7
    166e:	05 c0       	rjmp	.+10     	; 0x167a <handleRFCommands+0xca>
			pwm_left_desired = speedl<<2;
    1670:	30 93 fa 03 	sts	0x03FA, r19
    1674:	20 93 f9 03 	sts	0x03F9, r18
    1678:	08 c0       	rjmp	.+16     	; 0x168a <handleRFCommands+0xda>
		} else {								// backward
			pwm_left_desired = -(speedl<<2);
    167a:	88 27       	eor	r24, r24
    167c:	99 27       	eor	r25, r25
    167e:	82 1b       	sub	r24, r18
    1680:	93 0b       	sbc	r25, r19
    1682:	90 93 fa 03 	sts	0x03FA, r25
    1686:	80 93 f9 03 	sts	0x03F9, r24
		}

		if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    168a:	80 91 f7 03 	lds	r24, 0x03F7
    168e:	90 91 f8 03 	lds	r25, 0x03F8
    1692:	81 50       	subi	r24, 0x01	; 1
    1694:	92 40       	sbci	r25, 0x02	; 2
    1696:	34 f0       	brlt	.+12     	; 0x16a4 <handleRFCommands+0xf4>
    1698:	80 e0       	ldi	r24, 0x00	; 0
    169a:	92 e0       	ldi	r25, 0x02	; 2
    169c:	90 93 f8 03 	sts	0x03F8, r25
    16a0:	80 93 f7 03 	sts	0x03F7, r24
		if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    16a4:	80 91 f9 03 	lds	r24, 0x03F9
    16a8:	90 91 fa 03 	lds	r25, 0x03FA
    16ac:	81 50       	subi	r24, 0x01	; 1
    16ae:	92 40       	sbci	r25, 0x02	; 2
    16b0:	34 f0       	brlt	.+12     	; 0x16be <handleRFCommands+0x10e>
    16b2:	80 e0       	ldi	r24, 0x00	; 0
    16b4:	92 e0       	ldi	r25, 0x02	; 2
    16b6:	90 93 fa 03 	sts	0x03FA, r25
    16ba:	80 93 f9 03 	sts	0x03F9, r24
		if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    16be:	80 91 f7 03 	lds	r24, 0x03F7
    16c2:	90 91 f8 03 	lds	r25, 0x03F8
    16c6:	80 50       	subi	r24, 0x00	; 0
    16c8:	9e 4f       	sbci	r25, 0xFE	; 254
    16ca:	34 f4       	brge	.+12     	; 0x16d8 <handleRFCommands+0x128>
    16cc:	80 e0       	ldi	r24, 0x00	; 0
    16ce:	9e ef       	ldi	r25, 0xFE	; 254
    16d0:	90 93 f8 03 	sts	0x03F8, r25
    16d4:	80 93 f7 03 	sts	0x03F7, r24
		if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    16d8:	80 91 f9 03 	lds	r24, 0x03F9
    16dc:	90 91 fa 03 	lds	r25, 0x03FA
    16e0:	80 50       	subi	r24, 0x00	; 0
    16e2:	9e 4f       	sbci	r25, 0xFE	; 254
    16e4:	34 f4       	brge	.+12     	; 0x16f2 <handleRFCommands+0x142>
    16e6:	80 e0       	ldi	r24, 0x00	; 0
    16e8:	9e ef       	ldi	r25, 0xFE	; 254
    16ea:	90 93 fa 03 	sts	0x03FA, r25
    16ee:	80 93 f9 03 	sts	0x03F9, r24


		for(i=0; i<3; i++) {
			dataLED[i]=rfData[i]&0xFF;
    16f2:	80 91 5f 05 	lds	r24, 0x055F
    16f6:	90 e0       	ldi	r25, 0x00	; 0
    16f8:	90 93 58 05 	sts	0x0558, r25
    16fc:	80 93 57 05 	sts	0x0557, r24
    1700:	20 91 60 05 	lds	r18, 0x0560
    1704:	30 e0       	ldi	r19, 0x00	; 0
    1706:	30 93 5a 05 	sts	0x055A, r19
    170a:	20 93 59 05 	sts	0x0559, r18
    170e:	e0 91 61 05 	lds	r30, 0x0561
    1712:	f0 e0       	ldi	r31, 0x00	; 0
    1714:	f0 93 5c 05 	sts	0x055C, r31
    1718:	e0 93 5b 05 	sts	0x055B, r30
		}
		pwm_red = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[0]&0xFF)/100;
    171c:	0f ef       	ldi	r16, 0xFF	; 255
    171e:	10 e0       	ldi	r17, 0x00	; 0
    1720:	ac 01       	movw	r20, r24
    1722:	40 9f       	mul	r20, r16
    1724:	c0 01       	movw	r24, r0
    1726:	41 9f       	mul	r20, r17
    1728:	90 0d       	add	r25, r0
    172a:	50 9f       	mul	r21, r16
    172c:	90 0d       	add	r25, r0
    172e:	11 24       	eor	r1, r1
    1730:	64 e6       	ldi	r22, 0x64	; 100
    1732:	70 e0       	ldi	r23, 0x00	; 0
    1734:	0e 94 0a 21 	call	0x4214	; 0x4214 <__udivmodhi4>
    1738:	46 2f       	mov	r20, r22
    173a:	40 95       	com	r20
    173c:	40 93 0c 02 	sts	0x020C, r20
		pwm_blue = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[1]&0xFF)/100;
    1740:	20 9f       	mul	r18, r16
    1742:	c0 01       	movw	r24, r0
    1744:	21 9f       	mul	r18, r17
    1746:	90 0d       	add	r25, r0
    1748:	30 9f       	mul	r19, r16
    174a:	90 0d       	add	r25, r0
    174c:	11 24       	eor	r1, r1
    174e:	64 e6       	ldi	r22, 0x64	; 100
    1750:	70 e0       	ldi	r23, 0x00	; 0
    1752:	0e 94 0a 21 	call	0x4214	; 0x4214 <__udivmodhi4>
    1756:	60 95       	com	r22
    1758:	60 93 0e 02 	sts	0x020E, r22
		pwm_green = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[2]&0xFF)/100;
    175c:	e0 9f       	mul	r30, r16
    175e:	c0 01       	movw	r24, r0
    1760:	e1 9f       	mul	r30, r17
    1762:	90 0d       	add	r25, r0
    1764:	f0 9f       	mul	r31, r16
    1766:	90 0d       	add	r25, r0
    1768:	11 24       	eor	r1, r1
    176a:	64 e6       	ldi	r22, 0x64	; 100
    176c:	70 e0       	ldi	r23, 0x00	; 0
    176e:	0e 94 0a 21 	call	0x4214	; 0x4214 <__udivmodhi4>
    1772:	60 95       	com	r22
    1774:	60 93 0d 02 	sts	0x020D, r22
		updateRedLed(pwm_red);
    1778:	84 2f       	mov	r24, r20
    177a:	0e 94 de 08 	call	0x11bc	; 0x11bc <updateRedLed>
		updateGreenLed(pwm_green);
    177e:	80 91 0d 02 	lds	r24, 0x020D
    1782:	0e 94 f4 08 	call	0x11e8	; 0x11e8 <updateGreenLed>
		updateBlueLed(pwm_blue);
    1786:	80 91 0e 02 	lds	r24, 0x020E
    178a:	0e 94 0a 09 	call	0x1214	; 0x1214 <updateBlueLed>


		if((rfData[3]&0b00000001)==0b00000001) {	// turn on back IR
    178e:	80 91 62 05 	lds	r24, 0x0562
    1792:	98 2f       	mov	r25, r24
    1794:	80 ff       	sbrs	r24, 0
    1796:	02 c0       	rjmp	.+4      	; 0x179c <handleRFCommands+0x1ec>
			LED_IR1_LOW;
    1798:	44 98       	cbi	0x08, 4	; 8
    179a:	01 c0       	rjmp	.+2      	; 0x179e <handleRFCommands+0x1ee>
		} else {
			LED_IR1_HIGH;
    179c:	44 9a       	sbi	0x08, 4	; 8
		}

		if((rfData[3]&0b00000010)==0b00000010) {	// turn on front IRs
    179e:	91 ff       	sbrs	r25, 1
    17a0:	02 c0       	rjmp	.+4      	; 0x17a6 <handleRFCommands+0x1f6>
			LED_IR2_LOW;
    17a2:	45 98       	cbi	0x08, 5	; 8
    17a4:	01 c0       	rjmp	.+2      	; 0x17a8 <handleRFCommands+0x1f8>
		} else {
			LED_IR2_HIGH;
    17a6:	45 9a       	sbi	0x08, 5	; 8
		}

		if((rfData[3]&0b00000100)==0b00000100) {	// check the 3rd bit to enable/disable the IR receiving
    17a8:	92 ff       	sbrs	r25, 2
    17aa:	04 c0       	rjmp	.+8      	; 0x17b4 <handleRFCommands+0x204>
			irEnabled = 1;
    17ac:	81 e0       	ldi	r24, 0x01	; 1
    17ae:	80 93 11 02 	sts	0x0211, r24
    17b2:	02 c0       	rjmp	.+4      	; 0x17b8 <handleRFCommands+0x208>
		} else {
			irEnabled = 0;
    17b4:	10 92 11 02 	sts	0x0211, r1
		}

		if((rfData[3]&0b00010000)==0b00010000) {	// check the 5th bit to start calibration of all sensors
    17b8:	94 ff       	sbrs	r25, 4
    17ba:	02 c0       	rjmp	.+4      	; 0x17c0 <handleRFCommands+0x210>
			calibrateSensors();
    17bc:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <calibrateSensors>
		}

		if((rfData[3]&0b01000000)==0b01000000) {	// check the seventh bit to enable/disable obstacle avoidance
    17c0:	90 91 62 05 	lds	r25, 0x0562
    17c4:	96 ff       	sbrs	r25, 6
    17c6:	04 c0       	rjmp	.+8      	; 0x17d0 <handleRFCommands+0x220>
			obstacleAvoidanceEnabled = 1;
    17c8:	81 e0       	ldi	r24, 0x01	; 1
    17ca:	80 93 3e 05 	sts	0x053E, r24
    17ce:	02 c0       	rjmp	.+4      	; 0x17d4 <handleRFCommands+0x224>
		} else {
			obstacleAvoidanceEnabled = 0;
    17d0:	10 92 3e 05 	sts	0x053E, r1
		}

		if((rfData[3]&0b10000000)==0b10000000) {	// check the eight bit to enable/disable obstacle avoidance
    17d4:	97 ff       	sbrs	r25, 7
    17d6:	04 c0       	rjmp	.+8      	; 0x17e0 <handleRFCommands+0x230>
			cliffAvoidanceEnabled = 1;
    17d8:	81 e0       	ldi	r24, 0x01	; 1
    17da:	80 93 3f 05 	sts	0x053F, r24
    17de:	02 c0       	rjmp	.+4      	; 0x17e4 <handleRFCommands+0x234>
		} else {
			cliffAvoidanceEnabled = 0;
    17e0:	10 92 3f 05 	sts	0x053F, r1
		}

		// handle small green leds
		#ifdef HW_REV_3_1			

			if(bit_is_set(rfData[6], 0) ) {
    17e4:	80 91 65 05 	lds	r24, 0x0565
    17e8:	80 ff       	sbrs	r24, 0
    17ea:	04 c0       	rjmp	.+8      	; 0x17f4 <handleRFCommands+0x244>
				GREEN_LED0_ON;
    17ec:	80 91 0b 01 	lds	r24, 0x010B
    17f0:	8e 7f       	andi	r24, 0xFE	; 254
    17f2:	03 c0       	rjmp	.+6      	; 0x17fa <handleRFCommands+0x24a>
			} else {
				GREEN_LED0_OFF;
    17f4:	80 91 0b 01 	lds	r24, 0x010B
    17f8:	81 60       	ori	r24, 0x01	; 1
    17fa:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 1) ) {
    17fe:	80 91 65 05 	lds	r24, 0x0565
    1802:	81 ff       	sbrs	r24, 1
    1804:	04 c0       	rjmp	.+8      	; 0x180e <handleRFCommands+0x25e>
				GREEN_LED1_ON;
    1806:	80 91 0b 01 	lds	r24, 0x010B
    180a:	8d 7f       	andi	r24, 0xFD	; 253
    180c:	03 c0       	rjmp	.+6      	; 0x1814 <handleRFCommands+0x264>
			} else {
				GREEN_LED1_OFF;
    180e:	80 91 0b 01 	lds	r24, 0x010B
    1812:	82 60       	ori	r24, 0x02	; 2
    1814:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 2) ) {
    1818:	80 91 65 05 	lds	r24, 0x0565
    181c:	82 ff       	sbrs	r24, 2
    181e:	04 c0       	rjmp	.+8      	; 0x1828 <handleRFCommands+0x278>
				GREEN_LED2_ON;
    1820:	80 91 0b 01 	lds	r24, 0x010B
    1824:	8b 7f       	andi	r24, 0xFB	; 251
    1826:	03 c0       	rjmp	.+6      	; 0x182e <handleRFCommands+0x27e>
			} else {
				GREEN_LED2_OFF;
    1828:	80 91 0b 01 	lds	r24, 0x010B
    182c:	84 60       	ori	r24, 0x04	; 4
    182e:	80 93 0b 01 	sts	0x010B, r24
			}												

			if(bit_is_set(rfData[6], 3) ) {
    1832:	80 91 65 05 	lds	r24, 0x0565
    1836:	83 ff       	sbrs	r24, 3
    1838:	02 c0       	rjmp	.+4      	; 0x183e <handleRFCommands+0x28e>
				GREEN_LED3_ON;
    183a:	a3 98       	cbi	0x14, 3	; 20
    183c:	01 c0       	rjmp	.+2      	; 0x1840 <handleRFCommands+0x290>
			} else {
				GREEN_LED3_OFF;
    183e:	a3 9a       	sbi	0x14, 3	; 20
			}

			if(bit_is_set(rfData[6], 4) ) {
    1840:	80 91 65 05 	lds	r24, 0x0565
    1844:	84 ff       	sbrs	r24, 4
    1846:	04 c0       	rjmp	.+8      	; 0x1850 <handleRFCommands+0x2a0>
				GREEN_LED4_ON;
    1848:	80 91 0b 01 	lds	r24, 0x010B
    184c:	8f 7e       	andi	r24, 0xEF	; 239
    184e:	03 c0       	rjmp	.+6      	; 0x1856 <handleRFCommands+0x2a6>
			} else {
				GREEN_LED4_OFF;
    1850:	80 91 0b 01 	lds	r24, 0x010B
    1854:	80 61       	ori	r24, 0x10	; 16
    1856:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 5) ) {
    185a:	80 91 65 05 	lds	r24, 0x0565
    185e:	85 ff       	sbrs	r24, 5
    1860:	04 c0       	rjmp	.+8      	; 0x186a <handleRFCommands+0x2ba>
				GREEN_LED5_ON;
    1862:	80 91 0b 01 	lds	r24, 0x010B
    1866:	8f 7d       	andi	r24, 0xDF	; 223
    1868:	03 c0       	rjmp	.+6      	; 0x1870 <handleRFCommands+0x2c0>
			} else {
				GREEN_LED5_OFF;
    186a:	80 91 0b 01 	lds	r24, 0x010B
    186e:	80 62       	ori	r24, 0x20	; 32
    1870:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 6) ) {
    1874:	80 91 65 05 	lds	r24, 0x0565
    1878:	86 ff       	sbrs	r24, 6
    187a:	04 c0       	rjmp	.+8      	; 0x1884 <handleRFCommands+0x2d4>
				GREEN_LED6_ON;
    187c:	80 91 0b 01 	lds	r24, 0x010B
    1880:	8f 7b       	andi	r24, 0xBF	; 191
    1882:	03 c0       	rjmp	.+6      	; 0x188a <handleRFCommands+0x2da>
			} else {
				GREEN_LED6_OFF;
    1884:	80 91 0b 01 	lds	r24, 0x010B
    1888:	80 64       	ori	r24, 0x40	; 64
    188a:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 7) ) {
    188e:	80 91 65 05 	lds	r24, 0x0565
    1892:	87 ff       	sbrs	r24, 7
    1894:	04 c0       	rjmp	.+8      	; 0x189e <handleRFCommands+0x2ee>
				GREEN_LED7_ON;
    1896:	80 91 0b 01 	lds	r24, 0x010B
    189a:	8f 77       	andi	r24, 0x7F	; 127
    189c:	03 c0       	rjmp	.+6      	; 0x18a4 <handleRFCommands+0x2f4>
			} else {
				GREEN_LED7_OFF;
    189e:	80 91 0b 01 	lds	r24, 0x010B
    18a2:	80 68       	ori	r24, 0x80	; 128
    18a4:	80 93 0b 01 	sts	0x010B, r24
		#endif

		// read and handle the remaining bytes of the payload (at the moment not used)

		// write back the ack payload
		ackPayload[0] = packetId&0xFF;
    18a8:	80 91 0b 02 	lds	r24, 0x020B
    18ac:	80 93 47 05 	sts	0x0547, r24

		switch(packetId) {
    18b0:	85 30       	cpi	r24, 0x05	; 5
    18b2:	09 f4       	brne	.+2      	; 0x18b6 <handleRFCommands+0x306>
    18b4:	d2 c0       	rjmp	.+420    	; 0x1a5a <handleRFCommands+0x4aa>
    18b6:	86 30       	cpi	r24, 0x06	; 6
    18b8:	30 f4       	brcc	.+12     	; 0x18c6 <handleRFCommands+0x316>
    18ba:	83 30       	cpi	r24, 0x03	; 3
    18bc:	59 f0       	breq	.+22     	; 0x18d4 <handleRFCommands+0x324>
    18be:	84 30       	cpi	r24, 0x04	; 4
    18c0:	09 f0       	breq	.+2      	; 0x18c4 <handleRFCommands+0x314>
    18c2:	cb c1       	rjmp	.+918    	; 0x1c5a <handleRFCommands+0x6aa>
    18c4:	77 c0       	rjmp	.+238    	; 0x19b4 <handleRFCommands+0x404>
    18c6:	86 30       	cpi	r24, 0x06	; 6
    18c8:	09 f4       	brne	.+2      	; 0x18cc <handleRFCommands+0x31c>
    18ca:	21 c1       	rjmp	.+578    	; 0x1b0e <handleRFCommands+0x55e>
    18cc:	87 30       	cpi	r24, 0x07	; 7
    18ce:	09 f0       	breq	.+2      	; 0x18d2 <handleRFCommands+0x322>
    18d0:	c4 c1       	rjmp	.+904    	; 0x1c5a <handleRFCommands+0x6aa>
    18d2:	70 c1       	rjmp	.+736    	; 0x1bb4 <handleRFCommands+0x604>
			case 3:
				ackPayload[1] = proximityResult[0]&0xFF;
    18d4:	80 91 5f 03 	lds	r24, 0x035F
    18d8:	90 91 60 03 	lds	r25, 0x0360
    18dc:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityResult[0]>>8;
    18e0:	89 2f       	mov	r24, r25
    18e2:	99 0f       	add	r25, r25
    18e4:	99 0b       	sbc	r25, r25
    18e6:	80 93 49 05 	sts	0x0549, r24
				ackPayload[3] = proximityResult[1]&0xFF;
    18ea:	80 91 61 03 	lds	r24, 0x0361
    18ee:	90 91 62 03 	lds	r25, 0x0362
    18f2:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityResult[1]>>8;
    18f6:	89 2f       	mov	r24, r25
    18f8:	99 0f       	add	r25, r25
    18fa:	99 0b       	sbc	r25, r25
    18fc:	80 93 4b 05 	sts	0x054B, r24
				ackPayload[5] = proximityResult[2]&0xFF;
    1900:	80 91 63 03 	lds	r24, 0x0363
    1904:	90 91 64 03 	lds	r25, 0x0364
    1908:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityResult[2]>>8;
    190c:	89 2f       	mov	r24, r25
    190e:	99 0f       	add	r25, r25
    1910:	99 0b       	sbc	r25, r25
    1912:	80 93 4d 05 	sts	0x054D, r24
				ackPayload[7] = proximityResult[3]&0xFF;
    1916:	80 91 65 03 	lds	r24, 0x0365
    191a:	90 91 66 03 	lds	r25, 0x0366
    191e:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityResult[3]>>8;
    1922:	89 2f       	mov	r24, r25
    1924:	99 0f       	add	r25, r25
    1926:	99 0b       	sbc	r25, r25
    1928:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[9] = proximityResult[5]&0xFF;
    192c:	80 91 69 03 	lds	r24, 0x0369
    1930:	90 91 6a 03 	lds	r25, 0x036A
    1934:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityResult[5]>>8;
    1938:	89 2f       	mov	r24, r25
    193a:	99 0f       	add	r25, r25
    193c:	99 0b       	sbc	r25, r25
    193e:	80 93 51 05 	sts	0x0551, r24
				ackPayload[11] = proximityResult[6]&0xFF;
    1942:	80 91 6b 03 	lds	r24, 0x036B
    1946:	90 91 6c 03 	lds	r25, 0x036C
    194a:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = proximityResult[6]>>8;
    194e:	89 2f       	mov	r24, r25
    1950:	99 0f       	add	r25, r25
    1952:	99 0b       	sbc	r25, r25
    1954:	80 93 53 05 	sts	0x0553, r24
				ackPayload[13] = proximityResult[7]&0xFF;
    1958:	80 91 6d 03 	lds	r24, 0x036D
    195c:	90 91 6e 03 	lds	r25, 0x036E
    1960:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = proximityResult[7]>>8;
    1964:	89 2f       	mov	r24, r25
    1966:	99 0f       	add	r25, r25
    1968:	99 0b       	sbc	r25, r25
    196a:	80 93 55 05 	sts	0x0555, r24
				#ifdef HW_REV_3_1
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1) | (CHARGE_STAT << 2);
    196e:	20 91 03 01 	lds	r18, 0x0103
    1972:	80 91 03 01 	lds	r24, 0x0103
    1976:	40 91 03 01 	lds	r20, 0x0103
    197a:	90 e0       	ldi	r25, 0x00	; 0
    197c:	80 72       	andi	r24, 0x20	; 32
    197e:	90 70       	andi	r25, 0x00	; 0
    1980:	75 e0       	ldi	r23, 0x05	; 5
    1982:	95 95       	asr	r25
    1984:	87 95       	ror	r24
    1986:	7a 95       	dec	r23
    1988:	e1 f7       	brne	.-8      	; 0x1982 <handleRFCommands+0x3d2>
    198a:	88 0f       	add	r24, r24
    198c:	99 1f       	adc	r25, r25
    198e:	44 1f       	adc	r20, r20
    1990:	44 27       	eor	r20, r20
    1992:	44 1f       	adc	r20, r20
    1994:	44 0f       	add	r20, r20
    1996:	44 0f       	add	r20, r20
    1998:	48 2b       	or	r20, r24
    199a:	30 e0       	ldi	r19, 0x00	; 0
    199c:	20 71       	andi	r18, 0x10	; 16
    199e:	30 70       	andi	r19, 0x00	; 0
    19a0:	54 e0       	ldi	r21, 0x04	; 4
    19a2:	35 95       	asr	r19
    19a4:	27 95       	ror	r18
    19a6:	5a 95       	dec	r21
    19a8:	e1 f7       	brne	.-8      	; 0x19a2 <handleRFCommands+0x3f2>
    19aa:	42 2b       	or	r20, r18
    19ac:	40 93 56 05 	sts	0x0556, r20
				#else
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1);
				#endif
				packetId = 4;
    19b0:	84 e0       	ldi	r24, 0x04	; 4
    19b2:	51 c1       	rjmp	.+674    	; 0x1c56 <handleRFCommands+0x6a6>
				break;

			case 4:
				ackPayload[1] = proximityResult[4]&0xFF;
    19b4:	80 91 67 03 	lds	r24, 0x0367
    19b8:	90 91 68 03 	lds	r25, 0x0368
    19bc:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityResult[4]>>8;
    19c0:	89 2f       	mov	r24, r25
    19c2:	99 0f       	add	r25, r25
    19c4:	99 0b       	sbc	r25, r25
    19c6:	80 93 49 05 	sts	0x0549, r24
				ackPayload[3] = proximityResult[8]&0xFF;
    19ca:	80 91 6f 03 	lds	r24, 0x036F
    19ce:	90 91 70 03 	lds	r25, 0x0370
    19d2:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityResult[8]>>8;
    19d6:	89 2f       	mov	r24, r25
    19d8:	99 0f       	add	r25, r25
    19da:	99 0b       	sbc	r25, r25
    19dc:	80 93 4b 05 	sts	0x054B, r24
				ackPayload[5] = proximityResult[9]&0xFF;
    19e0:	80 91 71 03 	lds	r24, 0x0371
    19e4:	90 91 72 03 	lds	r25, 0x0372
    19e8:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityResult[9]>>8;
    19ec:	89 2f       	mov	r24, r25
    19ee:	99 0f       	add	r25, r25
    19f0:	99 0b       	sbc	r25, r25
    19f2:	80 93 4d 05 	sts	0x054D, r24
				ackPayload[7] = proximityResult[10]&0xFF;
    19f6:	80 91 73 03 	lds	r24, 0x0373
    19fa:	90 91 74 03 	lds	r25, 0x0374
    19fe:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityResult[10]>>8;
    1a02:	89 2f       	mov	r24, r25
    1a04:	99 0f       	add	r25, r25
    1a06:	99 0b       	sbc	r25, r25
    1a08:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[9] = proximityResult[11]&0xFF;
    1a0c:	80 91 75 03 	lds	r24, 0x0375
    1a10:	90 91 76 03 	lds	r25, 0x0376
    1a14:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityResult[11]>>8;
    1a18:	89 2f       	mov	r24, r25
    1a1a:	99 0f       	add	r25, r25
    1a1c:	99 0b       	sbc	r25, r25
    1a1e:	80 93 51 05 	sts	0x0551, r24
				ackPayload[11] = accX&0xFF;	//((-accOffsetY)&0x03FF)
    1a22:	80 91 1b 05 	lds	r24, 0x051B
    1a26:	90 91 1c 05 	lds	r25, 0x051C
    1a2a:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = accX>>8;
    1a2e:	89 2f       	mov	r24, r25
    1a30:	99 0f       	add	r25, r25
    1a32:	99 0b       	sbc	r25, r25
    1a34:	80 93 53 05 	sts	0x0553, r24
				ackPayload[13] = accY&0xFF;
    1a38:	80 91 1d 05 	lds	r24, 0x051D
    1a3c:	90 91 1e 05 	lds	r25, 0x051E
    1a40:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = accY>>8;
    1a44:	89 2f       	mov	r24, r25
    1a46:	99 0f       	add	r25, r25
    1a48:	99 0b       	sbc	r25, r25
    1a4a:	80 93 55 05 	sts	0x0555, r24
				ackPayload[15] = irCommand;
    1a4e:	80 91 16 05 	lds	r24, 0x0516
    1a52:	80 93 56 05 	sts	0x0556, r24
				packetId = 5;
    1a56:	85 e0       	ldi	r24, 0x05	; 5
    1a58:	fe c0       	rjmp	.+508    	; 0x1c56 <handleRFCommands+0x6a6>
				break;

			case 5:
				ackPayload[1] = proximityValue[0]&0xFF;
    1a5a:	80 91 2f 03 	lds	r24, 0x032F
    1a5e:	90 91 30 03 	lds	r25, 0x0330
    1a62:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityValue[0]>>8;
    1a66:	80 91 2f 03 	lds	r24, 0x032F
    1a6a:	90 91 30 03 	lds	r25, 0x0330
    1a6e:	90 93 49 05 	sts	0x0549, r25
				ackPayload[3] = proximityValue[2]&0xFF;
    1a72:	80 91 33 03 	lds	r24, 0x0333
    1a76:	90 91 34 03 	lds	r25, 0x0334
    1a7a:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityValue[2]>>8;
    1a7e:	80 91 33 03 	lds	r24, 0x0333
    1a82:	90 91 34 03 	lds	r25, 0x0334
    1a86:	90 93 4b 05 	sts	0x054B, r25
				ackPayload[5] = proximityValue[4]&0xFF;
    1a8a:	80 91 37 03 	lds	r24, 0x0337
    1a8e:	90 91 38 03 	lds	r25, 0x0338
    1a92:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityValue[4]>>8;
    1a96:	80 91 37 03 	lds	r24, 0x0337
    1a9a:	90 91 38 03 	lds	r25, 0x0338
    1a9e:	90 93 4d 05 	sts	0x054D, r25
				ackPayload[7] = proximityValue[6]&0xFF;
    1aa2:	80 91 3b 03 	lds	r24, 0x033B
    1aa6:	90 91 3c 03 	lds	r25, 0x033C
    1aaa:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityValue[6]>>8;
    1aae:	80 91 3b 03 	lds	r24, 0x033B
    1ab2:	90 91 3c 03 	lds	r25, 0x033C
    1ab6:	90 93 4f 05 	sts	0x054F, r25
				ackPayload[9] = proximityValue[10]&0xFF;
    1aba:	80 91 43 03 	lds	r24, 0x0343
    1abe:	90 91 44 03 	lds	r25, 0x0344
    1ac2:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityValue[10]>>8;
    1ac6:	80 91 43 03 	lds	r24, 0x0343
    1aca:	90 91 44 03 	lds	r25, 0x0344
    1ace:	90 93 51 05 	sts	0x0551, r25
				ackPayload[11] = proximityValue[12]&0xFF;
    1ad2:	80 91 47 03 	lds	r24, 0x0347
    1ad6:	90 91 48 03 	lds	r25, 0x0348
    1ada:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = proximityValue[12]>>8;
    1ade:	80 91 47 03 	lds	r24, 0x0347
    1ae2:	90 91 48 03 	lds	r25, 0x0348
    1ae6:	90 93 53 05 	sts	0x0553, r25
				ackPayload[13] = proximityValue[14]&0xFF;
    1aea:	80 91 4b 03 	lds	r24, 0x034B
    1aee:	90 91 4c 03 	lds	r25, 0x034C
    1af2:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = proximityValue[14]>>8;
    1af6:	80 91 4b 03 	lds	r24, 0x034B
    1afa:	90 91 4c 03 	lds	r25, 0x034C
    1afe:	90 93 55 05 	sts	0x0555, r25
				ackPayload[15] = currentSelector;
    1b02:	80 91 3a 05 	lds	r24, 0x053A
    1b06:	80 93 56 05 	sts	0x0556, r24
				packetId = 6;
    1b0a:	86 e0       	ldi	r24, 0x06	; 6
    1b0c:	a4 c0       	rjmp	.+328    	; 0x1c56 <handleRFCommands+0x6a6>
				break;

			case 6:
				ackPayload[1] = proximityValue[8]&0xFF;
    1b0e:	80 91 3f 03 	lds	r24, 0x033F
    1b12:	90 91 40 03 	lds	r25, 0x0340
    1b16:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityValue[8]>>8;
    1b1a:	80 91 3f 03 	lds	r24, 0x033F
    1b1e:	90 91 40 03 	lds	r25, 0x0340
    1b22:	90 93 49 05 	sts	0x0549, r25
				ackPayload[3] = proximityValue[16]&0xFF;
    1b26:	80 91 4f 03 	lds	r24, 0x034F
    1b2a:	90 91 50 03 	lds	r25, 0x0350
    1b2e:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityValue[16]>>8;
    1b32:	80 91 4f 03 	lds	r24, 0x034F
    1b36:	90 91 50 03 	lds	r25, 0x0350
    1b3a:	90 93 4b 05 	sts	0x054B, r25
				ackPayload[5] = proximityValue[18]&0xFF;
    1b3e:	80 91 53 03 	lds	r24, 0x0353
    1b42:	90 91 54 03 	lds	r25, 0x0354
    1b46:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityValue[18]>>8;
    1b4a:	80 91 53 03 	lds	r24, 0x0353
    1b4e:	90 91 54 03 	lds	r25, 0x0354
    1b52:	90 93 4d 05 	sts	0x054D, r25
				ackPayload[7] = proximityValue[20]&0xFF;
    1b56:	80 91 57 03 	lds	r24, 0x0357
    1b5a:	90 91 58 03 	lds	r25, 0x0358
    1b5e:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityValue[20]>>8;
    1b62:	80 91 57 03 	lds	r24, 0x0357
    1b66:	90 91 58 03 	lds	r25, 0x0358
    1b6a:	90 93 4f 05 	sts	0x054F, r25
				ackPayload[9] = proximityValue[22]&0xFF;
    1b6e:	80 91 5b 03 	lds	r24, 0x035B
    1b72:	90 91 5c 03 	lds	r25, 0x035C
    1b76:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityValue[22]>>8;
    1b7a:	80 91 5b 03 	lds	r24, 0x035B
    1b7e:	90 91 5c 03 	lds	r25, 0x035C
    1b82:	90 93 51 05 	sts	0x0551, r25
				ackPayload[11] = accZ&0xFF;
    1b86:	80 91 1f 05 	lds	r24, 0x051F
    1b8a:	90 91 20 05 	lds	r25, 0x0520
    1b8e:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = accZ>>8;
    1b92:	89 2f       	mov	r24, r25
    1b94:	99 0f       	add	r25, r25
    1b96:	99 0b       	sbc	r25, r25
    1b98:	80 93 53 05 	sts	0x0553, r24
				ackPayload[13] = batteryLevel&0xFF;
    1b9c:	80 91 c3 03 	lds	r24, 0x03C3
    1ba0:	90 91 c4 03 	lds	r25, 0x03C4
    1ba4:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = batteryLevel>>8;
    1ba8:	90 93 55 05 	sts	0x0555, r25
				ackPayload[15] = 0;
    1bac:	10 92 56 05 	sts	0x0556, r1
				packetId = 7;
    1bb0:	87 e0       	ldi	r24, 0x07	; 7
    1bb2:	51 c0       	rjmp	.+162    	; 0x1c56 <handleRFCommands+0x6a6>
				break;


			case 7:
				ackPayload[1] = leftMotSteps&0xFF;
    1bb4:	80 91 db 03 	lds	r24, 0x03DB
    1bb8:	90 91 dc 03 	lds	r25, 0x03DC
    1bbc:	a0 91 dd 03 	lds	r26, 0x03DD
    1bc0:	b0 91 de 03 	lds	r27, 0x03DE
    1bc4:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = leftMotSteps>>8;
    1bc8:	29 2f       	mov	r18, r25
    1bca:	3a 2f       	mov	r19, r26
    1bcc:	4b 2f       	mov	r20, r27
    1bce:	55 27       	eor	r21, r21
    1bd0:	47 fd       	sbrc	r20, 7
    1bd2:	5a 95       	dec	r21
    1bd4:	20 93 49 05 	sts	0x0549, r18
				ackPayload[3] = leftMotSteps>>16;
    1bd8:	9d 01       	movw	r18, r26
    1bda:	55 27       	eor	r21, r21
    1bdc:	37 fd       	sbrc	r19, 7
    1bde:	50 95       	com	r21
    1be0:	45 2f       	mov	r20, r21
    1be2:	20 93 4a 05 	sts	0x054A, r18
				ackPayload[4] = leftMotSteps>>24;
    1be6:	8b 2f       	mov	r24, r27
    1be8:	bb 27       	eor	r27, r27
    1bea:	87 fd       	sbrc	r24, 7
    1bec:	b0 95       	com	r27
    1bee:	9b 2f       	mov	r25, r27
    1bf0:	ab 2f       	mov	r26, r27
    1bf2:	80 93 4b 05 	sts	0x054B, r24
				ackPayload[5] = rightMotSteps&0xFF;
    1bf6:	80 91 d7 03 	lds	r24, 0x03D7
    1bfa:	90 91 d8 03 	lds	r25, 0x03D8
    1bfe:	a0 91 d9 03 	lds	r26, 0x03D9
    1c02:	b0 91 da 03 	lds	r27, 0x03DA
    1c06:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = rightMotSteps>>8;
    1c0a:	29 2f       	mov	r18, r25
    1c0c:	3a 2f       	mov	r19, r26
    1c0e:	4b 2f       	mov	r20, r27
    1c10:	55 27       	eor	r21, r21
    1c12:	47 fd       	sbrc	r20, 7
    1c14:	5a 95       	dec	r21
    1c16:	20 93 4d 05 	sts	0x054D, r18
				ackPayload[7] = rightMotSteps>>16;
    1c1a:	9d 01       	movw	r18, r26
    1c1c:	55 27       	eor	r21, r21
    1c1e:	37 fd       	sbrc	r19, 7
    1c20:	50 95       	com	r21
    1c22:	45 2f       	mov	r20, r21
    1c24:	20 93 4e 05 	sts	0x054E, r18
				ackPayload[8] = rightMotSteps>>24;
    1c28:	8b 2f       	mov	r24, r27
    1c2a:	bb 27       	eor	r27, r27
    1c2c:	87 fd       	sbrc	r24, 7
    1c2e:	b0 95       	com	r27
    1c30:	9b 2f       	mov	r25, r27
    1c32:	ab 2f       	mov	r26, r27
    1c34:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[9] = 0;
    1c38:	10 92 50 05 	sts	0x0550, r1
				ackPayload[10] = 0;
    1c3c:	10 92 51 05 	sts	0x0551, r1
				ackPayload[11] = 0;
    1c40:	10 92 52 05 	sts	0x0552, r1
				ackPayload[12] = 0;
    1c44:	10 92 53 05 	sts	0x0553, r1
				ackPayload[13] = 0;
    1c48:	10 92 54 05 	sts	0x0554, r1
				ackPayload[14] = 0;
    1c4c:	10 92 55 05 	sts	0x0555, r1
				ackPayload[15] = 0;
    1c50:	10 92 56 05 	sts	0x0556, r1
				packetId = 3;
    1c54:	83 e0       	ldi	r24, 0x03	; 3
    1c56:	80 93 0b 02 	sts	0x020B, r24
				break;

		}

		writeAckPayload(ackPayload, 16);
    1c5a:	87 e4       	ldi	r24, 0x47	; 71
    1c5c:	95 e0       	ldi	r25, 0x05	; 5
    1c5e:	60 e1       	ldi	r22, 0x10	; 16
    1c60:	0e 94 c0 09 	call	0x1380	; 0x1380 <writeAckPayload>

	}

}
    1c64:	1f 91       	pop	r17
    1c66:	0f 91       	pop	r16
    1c68:	08 95       	ret

00001c6a <initMotors>:

#include "motors.h"

void initMotors() {
    1c6a:	0f 93       	push	r16
    1c6c:	1f 93       	push	r17
    1c6e:	cf 93       	push	r28
    1c70:	df 93       	push	r29
	// Using 10-bit resolution (waveform generation mode 7) we have a period of: 8000000/1024 = 7812.5 Hz
	// We need to apply a prescaler to the timer in such a way to get the desired period:
	// 7812.5/100 = 78.125 => ideal prescaler, the nearest one is 1/64 and we get a period of:
	// 8000000/64/1024 = 122 Hz

	TCCR3A = 0;
    1c72:	e0 e9       	ldi	r30, 0x90	; 144
    1c74:	f0 e0       	ldi	r31, 0x00	; 0
    1c76:	10 82       	st	Z, r1
	TCCR3B = 0;
    1c78:	a1 e9       	ldi	r26, 0x91	; 145
    1c7a:	b0 e0       	ldi	r27, 0x00	; 0
    1c7c:	1c 92       	st	X, r1
	TIMSK3 = 0;
    1c7e:	21 e7       	ldi	r18, 0x71	; 113
    1c80:	30 e0       	ldi	r19, 0x00	; 0
    1c82:	e9 01       	movw	r28, r18
    1c84:	18 82       	st	Y, r1
	TCCR4A = 0;
    1c86:	40 ea       	ldi	r20, 0xA0	; 160
    1c88:	50 e0       	ldi	r21, 0x00	; 0
    1c8a:	ea 01       	movw	r28, r20
    1c8c:	18 82       	st	Y, r1
	TCCR4B = 0;
    1c8e:	61 ea       	ldi	r22, 0xA1	; 161
    1c90:	70 e0       	ldi	r23, 0x00	; 0
    1c92:	eb 01       	movw	r28, r22
    1c94:	18 82       	st	Y, r1
	TIMSK4 = 0;
    1c96:	02 e7       	ldi	r16, 0x72	; 114
    1c98:	10 e0       	ldi	r17, 0x00	; 0
    1c9a:	e8 01       	movw	r28, r16
    1c9c:	18 82       	st	Y, r1

	TCCR3A |= (1 << COM3A1) | (1 << WGM31) | (1 << WGM30); 	// enable OCA; clear on match, set at bottom
    1c9e:	80 81       	ld	r24, Z
    1ca0:	83 68       	ori	r24, 0x83	; 131
    1ca2:	80 83       	st	Z, r24
	TCCR3A |= (1 << WGM31) | (1 << WGM30);
    1ca4:	80 81       	ld	r24, Z
    1ca6:	83 60       	ori	r24, 0x03	; 3
    1ca8:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32) | (1 << CS31) | (1 << CS30);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1caa:	8c 91       	ld	r24, X
    1cac:	8b 60       	ori	r24, 0x0B	; 11
    1cae:	8c 93       	st	X, r24
	// the values for motors goes from 0 (stopped) to 1023 (max power)
	OCR3A = pwm_right;
    1cb0:	80 91 f3 03 	lds	r24, 0x03F3
    1cb4:	90 91 f4 03 	lds	r25, 0x03F4
    1cb8:	90 93 99 00 	sts	0x0099, r25
    1cbc:	80 93 98 00 	sts	0x0098, r24
	OCR3B = 0;
    1cc0:	10 92 9b 00 	sts	0x009B, r1
    1cc4:	10 92 9a 00 	sts	0x009A, r1
	TIMSK3 |= (1 << TOIE3);		// Enable timer overflow interrupt
    1cc8:	d9 01       	movw	r26, r18
    1cca:	8c 91       	ld	r24, X
    1ccc:	81 60       	ori	r24, 0x01	; 1
    1cce:	8c 93       	st	X, r24

	// stop right motor
	TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1cd0:	80 81       	ld	r24, Z
    1cd2:	8f 75       	andi	r24, 0x5F	; 95
    1cd4:	80 83       	st	Z, r24
	PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1cd6:	8e b1       	in	r24, 0x0e	; 14
    1cd8:	87 7e       	andi	r24, 0xE7	; 231
    1cda:	8e b9       	out	0x0e, r24	; 14

	// Motor left timer4/pwm
	// same configuration as timer3
	TCCR4A |= (1 << COM4A1) | (1 << WGM41) | (1 << WGM40); 	// enable OCA; clear on match, set at bottom
    1cdc:	ea 01       	movw	r28, r20
    1cde:	88 81       	ld	r24, Y
    1ce0:	83 68       	ori	r24, 0x83	; 131
    1ce2:	88 83       	st	Y, r24
	TCCR4B |= (1 << WGM42) | (1 << CS41) | (1 << CS40);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1ce4:	fb 01       	movw	r30, r22
    1ce6:	80 81       	ld	r24, Z
    1ce8:	8b 60       	ori	r24, 0x0B	; 11
    1cea:	80 83       	st	Z, r24
	// the values for motors goes from 0 (stopped) to 1024 (max power)
	OCR4A = pwm_left;
    1cec:	80 91 f5 03 	lds	r24, 0x03F5
    1cf0:	90 91 f6 03 	lds	r25, 0x03F6
    1cf4:	90 93 a9 00 	sts	0x00A9, r25
    1cf8:	80 93 a8 00 	sts	0x00A8, r24
	OCR4B = 0;
    1cfc:	10 92 ab 00 	sts	0x00AB, r1
    1d00:	10 92 aa 00 	sts	0x00AA, r1
	TIMSK4 |= (1 << TOIE4);		// Enable timer overflow interrupt
    1d04:	d8 01       	movw	r26, r16
    1d06:	8c 91       	ld	r24, X
    1d08:	81 60       	ori	r24, 0x01	; 1
    1d0a:	8c 93       	st	X, r24
	// stop left motor
	TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1d0c:	88 81       	ld	r24, Y
    1d0e:	8f 75       	andi	r24, 0x5F	; 95
    1d10:	88 83       	st	Y, r24
	PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1d12:	e2 e0       	ldi	r30, 0x02	; 2
    1d14:	f1 e0       	ldi	r31, 0x01	; 1
    1d16:	80 81       	ld	r24, Z
    1d18:	87 7e       	andi	r24, 0xE7	; 231
    1d1a:	80 83       	st	Z, r24


}
    1d1c:	df 91       	pop	r29
    1d1e:	cf 91       	pop	r28
    1d20:	1f 91       	pop	r17
    1d22:	0f 91       	pop	r16
    1d24:	08 95       	ret

00001d26 <setLeftSpeed>:

	}

}

void setLeftSpeed(signed char vel) {
    1d26:	48 2f       	mov	r20, r24

	speedl = abs(vel);
    1d28:	99 27       	eor	r25, r25
    1d2a:	87 fd       	sbrc	r24, 7
    1d2c:	90 95       	com	r25
    1d2e:	97 ff       	sbrs	r25, 7
    1d30:	03 c0       	rjmp	.+6      	; 0x1d38 <setLeftSpeed+0x12>
    1d32:	90 95       	com	r25
    1d34:	81 95       	neg	r24
    1d36:	9f 4f       	sbci	r25, 0xFF	; 255
    1d38:	90 93 08 04 	sts	0x0408, r25
    1d3c:	80 93 07 04 	sts	0x0407, r24
    1d40:	9c 01       	movw	r18, r24
    1d42:	22 0f       	add	r18, r18
    1d44:	33 1f       	adc	r19, r19
    1d46:	22 0f       	add	r18, r18
    1d48:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1d4a:	47 fd       	sbrc	r20, 7
    1d4c:	05 c0       	rjmp	.+10     	; 0x1d58 <setLeftSpeed+0x32>
        pwm_left_desired = speedl<<2;
    1d4e:	30 93 fa 03 	sts	0x03FA, r19
    1d52:	20 93 f9 03 	sts	0x03F9, r18
    1d56:	08 c0       	rjmp	.+16     	; 0x1d68 <setLeftSpeed+0x42>
    } else {
        pwm_left_desired = -(speedl<<2);
    1d58:	88 27       	eor	r24, r24
    1d5a:	99 27       	eor	r25, r25
    1d5c:	82 1b       	sub	r24, r18
    1d5e:	93 0b       	sbc	r25, r19
    1d60:	90 93 fa 03 	sts	0x03FA, r25
    1d64:	80 93 f9 03 	sts	0x03F9, r24
    }

	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1d68:	80 91 f9 03 	lds	r24, 0x03F9
    1d6c:	90 91 fa 03 	lds	r25, 0x03FA
    1d70:	81 50       	subi	r24, 0x01	; 1
    1d72:	92 40       	sbci	r25, 0x02	; 2
    1d74:	34 f0       	brlt	.+12     	; 0x1d82 <setLeftSpeed+0x5c>
    1d76:	80 e0       	ldi	r24, 0x00	; 0
    1d78:	92 e0       	ldi	r25, 0x02	; 2
    1d7a:	90 93 fa 03 	sts	0x03FA, r25
    1d7e:	80 93 f9 03 	sts	0x03F9, r24
	if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1d82:	80 91 f9 03 	lds	r24, 0x03F9
    1d86:	90 91 fa 03 	lds	r25, 0x03FA
    1d8a:	80 50       	subi	r24, 0x00	; 0
    1d8c:	9e 4f       	sbci	r25, 0xFE	; 254
    1d8e:	34 f4       	brge	.+12     	; 0x1d9c <setLeftSpeed+0x76>
    1d90:	80 e0       	ldi	r24, 0x00	; 0
    1d92:	9e ef       	ldi	r25, 0xFE	; 254
    1d94:	90 93 fa 03 	sts	0x03FA, r25
    1d98:	80 93 f9 03 	sts	0x03F9, r24
    1d9c:	08 95       	ret

00001d9e <setRightSpeed>:

}

void setRightSpeed(signed char vel) {
    1d9e:	48 2f       	mov	r20, r24

	speedr = abs(vel);
    1da0:	99 27       	eor	r25, r25
    1da2:	87 fd       	sbrc	r24, 7
    1da4:	90 95       	com	r25
    1da6:	97 ff       	sbrs	r25, 7
    1da8:	03 c0       	rjmp	.+6      	; 0x1db0 <setRightSpeed+0x12>
    1daa:	90 95       	com	r25
    1dac:	81 95       	neg	r24
    1dae:	9f 4f       	sbci	r25, 0xFF	; 255
    1db0:	90 93 0a 04 	sts	0x040A, r25
    1db4:	80 93 09 04 	sts	0x0409, r24
    1db8:	9c 01       	movw	r18, r24
    1dba:	22 0f       	add	r18, r18
    1dbc:	33 1f       	adc	r19, r19
    1dbe:	22 0f       	add	r18, r18
    1dc0:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1dc2:	47 fd       	sbrc	r20, 7
    1dc4:	05 c0       	rjmp	.+10     	; 0x1dd0 <setRightSpeed+0x32>
        pwm_right_desired = speedr<<2;
    1dc6:	30 93 f8 03 	sts	0x03F8, r19
    1dca:	20 93 f7 03 	sts	0x03F7, r18
    1dce:	08 c0       	rjmp	.+16     	; 0x1de0 <setRightSpeed+0x42>
    } else {
        pwm_right_desired = -(speedr<<2);
    1dd0:	88 27       	eor	r24, r24
    1dd2:	99 27       	eor	r25, r25
    1dd4:	82 1b       	sub	r24, r18
    1dd6:	93 0b       	sbc	r25, r19
    1dd8:	90 93 f8 03 	sts	0x03F8, r25
    1ddc:	80 93 f7 03 	sts	0x03F7, r24
    }

	if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1de0:	80 91 f7 03 	lds	r24, 0x03F7
    1de4:	90 91 f8 03 	lds	r25, 0x03F8
    1de8:	81 50       	subi	r24, 0x01	; 1
    1dea:	92 40       	sbci	r25, 0x02	; 2
    1dec:	34 f0       	brlt	.+12     	; 0x1dfa <setRightSpeed+0x5c>
    1dee:	80 e0       	ldi	r24, 0x00	; 0
    1df0:	92 e0       	ldi	r25, 0x02	; 2
    1df2:	90 93 f8 03 	sts	0x03F8, r25
    1df6:	80 93 f7 03 	sts	0x03F7, r24
	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1dfa:	80 91 f7 03 	lds	r24, 0x03F7
    1dfe:	90 91 f8 03 	lds	r25, 0x03F8
    1e02:	80 50       	subi	r24, 0x00	; 0
    1e04:	9e 4f       	sbci	r25, 0xFE	; 254
    1e06:	34 f4       	brge	.+12     	; 0x1e14 <setRightSpeed+0x76>
    1e08:	80 e0       	ldi	r24, 0x00	; 0
    1e0a:	9e ef       	ldi	r25, 0xFE	; 254
    1e0c:	90 93 f8 03 	sts	0x03F8, r25
    1e10:	80 93 f7 03 	sts	0x03F7, r24
    1e14:	08 95       	ret

00001e16 <__vector_45>:

}

// Motor left
ISR(TIMER4_OVF_vect) {
    1e16:	1f 92       	push	r1
    1e18:	0f 92       	push	r0
    1e1a:	0f b6       	in	r0, 0x3f	; 63
    1e1c:	0f 92       	push	r0
    1e1e:	11 24       	eor	r1, r1
    1e20:	8f 93       	push	r24
    1e22:	9f 93       	push	r25

//	LED_GREEN_ON;

	if(cliffDetectedFlag) {
    1e24:	80 91 40 05 	lds	r24, 0x0540
    1e28:	88 23       	and	r24, r24
    1e2a:	61 f0       	breq	.+24     	; 0x1e44 <__vector_45+0x2e>
		pwm_left = 0;
    1e2c:	10 92 f6 03 	sts	0x03F6, r1
    1e30:	10 92 f5 03 	sts	0x03F5, r1
		OCR4A = 0;
    1e34:	10 92 a9 00 	sts	0x00A9, r1
    1e38:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    1e3c:	10 92 ab 00 	sts	0x00AB, r1
    1e40:	10 92 aa 00 	sts	0x00AA, r1
	}

	left_current_avg = 0;
    1e44:	10 92 e0 03 	sts	0x03E0, r1
    1e48:	10 92 df 03 	sts	0x03DF, r1

	// set pins mode based on controller output
	if(pwm_left == 0) {
    1e4c:	80 91 f5 03 	lds	r24, 0x03F5
    1e50:	90 91 f6 03 	lds	r25, 0x03F6
    1e54:	00 97       	sbiw	r24, 0x00	; 0
    1e56:	39 f5       	brne	.+78     	; 0x1ea6 <__vector_45+0x90>


		//leftMotorPhase = NO_PHASE;
		//compute_left_vel = 1;

		if(pwm_left_desired_to_control >= 0) {
    1e58:	80 91 e9 03 	lds	r24, 0x03E9
    1e5c:	90 91 ea 03 	lds	r25, 0x03EA
    1e60:	97 fd       	sbrc	r25, 7
    1e62:	05 c0       	rjmp	.+10     	; 0x1e6e <__vector_45+0x58>
			leftMotorPhase = PASSIVE_PHASE;
    1e64:	81 e0       	ldi	r24, 0x01	; 1
    1e66:	80 93 2e 03 	sts	0x032E, r24
			currentMotLeftChannel = 14;
    1e6a:	8e e0       	ldi	r24, 0x0E	; 14
    1e6c:	04 c0       	rjmp	.+8      	; 0x1e76 <__vector_45+0x60>
		} else {
			leftMotorPhase = PASSIVE_PHASE;
    1e6e:	81 e0       	ldi	r24, 0x01	; 1
    1e70:	80 93 2e 03 	sts	0x032E, r24
			currentMotLeftChannel = 15;
    1e74:	8f e0       	ldi	r24, 0x0F	; 15
    1e76:	80 93 2b 03 	sts	0x032B, r24
		}
		firstSampleLeft = 1;
    1e7a:	81 e0       	ldi	r24, 0x01	; 1
    1e7c:	80 93 0a 02 	sts	0x020A, r24

		// select channel 15 to sample left current
		//currentMotLeftChannel = 15;
		TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1e80:	80 91 a0 00 	lds	r24, 0x00A0
    1e84:	8f 75       	andi	r24, 0x5F	; 95
    1e86:	80 93 a0 00 	sts	0x00A0, r24
		PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1e8a:	80 91 02 01 	lds	r24, 0x0102
    1e8e:	87 7e       	andi	r24, 0xE7	; 231
    1e90:	80 93 02 01 	sts	0x0102, r24
		TIMSK4 &= ~(1 << OCIE4B) & ~(1 << OCIE4A);	// disable OCA and OCB interrupt
    1e94:	80 91 72 00 	lds	r24, 0x0072
    1e98:	89 7f       	andi	r24, 0xF9	; 249
    1e9a:	80 93 72 00 	sts	0x0072, r24
		//TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR4 |= (1 << OCF4A) | (1 << OCF4B);
    1e9e:	89 b3       	in	r24, 0x19	; 25
    1ea0:	86 60       	ori	r24, 0x06	; 6
    1ea2:	89 bb       	out	0x19, r24	; 25
    1ea4:	3e c0       	rjmp	.+124    	; 0x1f22 <__vector_45+0x10c>
	} else if(pwm_left > 0) {   		// move forward
    1ea6:	18 16       	cp	r1, r24
    1ea8:	19 06       	cpc	r1, r25
    1eaa:	ec f4       	brge	.+58     	; 0x1ee6 <__vector_45+0xd0>
		leftMotorPhase = ACTIVE_PHASE;
    1eac:	10 92 2e 03 	sts	0x032E, r1
		// select channel 15 to sample left current
		currentMotLeftChannel = 15;
    1eb0:	8f e0       	ldi	r24, 0x0F	; 15
    1eb2:	80 93 2b 03 	sts	0x032B, r24
		TCCR4A  &= ~(1 << COM4B1);		// disable OCB
    1eb6:	80 91 a0 00 	lds	r24, 0x00A0
    1eba:	8f 7d       	andi	r24, 0xDF	; 223
    1ebc:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4B);		// disable OCB interrupt
    1ec0:	80 91 72 00 	lds	r24, 0x0072
    1ec4:	8b 7f       	andi	r24, 0xFB	; 251
    1ec6:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 4);				// output to 0
    1eca:	80 91 02 01 	lds	r24, 0x0102
    1ece:	8f 7e       	andi	r24, 0xEF	; 239
    1ed0:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4A1);		// enable OCA
    1ed4:	80 91 a0 00 	lds	r24, 0x00A0
    1ed8:	80 68       	ori	r24, 0x80	; 128
    1eda:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt
    1ede:	80 91 72 00 	lds	r24, 0x0072
    1ee2:	82 60       	ori	r24, 0x02	; 2
    1ee4:	1c c0       	rjmp	.+56     	; 0x1f1e <__vector_45+0x108>
	} else if(pwm_left < 0) {      		// move backward
		leftMotorPhase = ACTIVE_PHASE;
    1ee6:	10 92 2e 03 	sts	0x032E, r1
		// select channel 14 to sample left current
		currentMotLeftChannel = 14;
    1eea:	8e e0       	ldi	r24, 0x0E	; 14
    1eec:	80 93 2b 03 	sts	0x032B, r24
		TCCR4A  &= ~(1 << COM4A1);		// disable OCA
    1ef0:	80 91 a0 00 	lds	r24, 0x00A0
    1ef4:	8f 77       	andi	r24, 0x7F	; 127
    1ef6:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4A);		// disable OCA interrupt
    1efa:	80 91 72 00 	lds	r24, 0x0072
    1efe:	8d 7f       	andi	r24, 0xFD	; 253
    1f00:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 3);				// output to 0
    1f04:	80 91 02 01 	lds	r24, 0x0102
    1f08:	87 7f       	andi	r24, 0xF7	; 247
    1f0a:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4B1);		// enable OCB
    1f0e:	80 91 a0 00 	lds	r24, 0x00A0
    1f12:	80 62       	ori	r24, 0x20	; 32
    1f14:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4B);		// enable OCB interrupt
    1f18:	80 91 72 00 	lds	r24, 0x0072
    1f1c:	84 60       	ori	r24, 0x04	; 4
    1f1e:	80 93 72 00 	sts	0x0072, r24
	}
*/

//	LED_GREEN_OFF;

}
    1f22:	9f 91       	pop	r25
    1f24:	8f 91       	pop	r24
    1f26:	0f 90       	pop	r0
    1f28:	0f be       	out	0x3f, r0	; 63
    1f2a:	0f 90       	pop	r0
    1f2c:	1f 90       	pop	r1
    1f2e:	18 95       	reti

00001f30 <__vector_42>:

// motor left forward
ISR(TIMER4_COMPA_vect) {
    1f30:	1f 92       	push	r1
    1f32:	0f 92       	push	r0
    1f34:	0f b6       	in	r0, 0x3f	; 63
    1f36:	0f 92       	push	r0
    1f38:	11 24       	eor	r1, r1
    1f3a:	8f 93       	push	r24
    1f3c:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1f3e:	91 e0       	ldi	r25, 0x01	; 1
    1f40:	90 93 2e 03 	sts	0x032E, r25
	// select channel 14 to sample the left velocity
	currentMotLeftChannel = 14;
    1f44:	8e e0       	ldi	r24, 0x0E	; 14
    1f46:	80 93 2b 03 	sts	0x032B, r24

	firstSampleLeft = 1;
    1f4a:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1f4e:	9f 91       	pop	r25
    1f50:	8f 91       	pop	r24
    1f52:	0f 90       	pop	r0
    1f54:	0f be       	out	0x3f, r0	; 63
    1f56:	0f 90       	pop	r0
    1f58:	1f 90       	pop	r1
    1f5a:	18 95       	reti

00001f5c <__vector_43>:

// motor left backward
ISR(TIMER4_COMPB_vect) {
    1f5c:	1f 92       	push	r1
    1f5e:	0f 92       	push	r0
    1f60:	0f b6       	in	r0, 0x3f	; 63
    1f62:	0f 92       	push	r0
    1f64:	11 24       	eor	r1, r1
    1f66:	8f 93       	push	r24
    1f68:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1f6a:	91 e0       	ldi	r25, 0x01	; 1
    1f6c:	90 93 2e 03 	sts	0x032E, r25
	// select channel 15 to sample the left velocity
	currentMotLeftChannel = 15;
    1f70:	8f e0       	ldi	r24, 0x0F	; 15
    1f72:	80 93 2b 03 	sts	0x032B, r24

	firstSampleLeft = 1;
    1f76:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1f7a:	9f 91       	pop	r25
    1f7c:	8f 91       	pop	r24
    1f7e:	0f 90       	pop	r0
    1f80:	0f be       	out	0x3f, r0	; 63
    1f82:	0f 90       	pop	r0
    1f84:	1f 90       	pop	r1
    1f86:	18 95       	reti

00001f88 <__vector_35>:

// Motor right
ISR(TIMER3_OVF_vect) {
    1f88:	1f 92       	push	r1
    1f8a:	0f 92       	push	r0
    1f8c:	0f b6       	in	r0, 0x3f	; 63
    1f8e:	0f 92       	push	r0
    1f90:	11 24       	eor	r1, r1
    1f92:	8f 93       	push	r24
    1f94:	9f 93       	push	r25

//	LED_GREEN_ON;

  	// PORTB ^= (1 << 7); // Toggle the LED

	if(cliffDetectedFlag) {
    1f96:	80 91 40 05 	lds	r24, 0x0540
    1f9a:	88 23       	and	r24, r24
    1f9c:	61 f0       	breq	.+24     	; 0x1fb6 <__vector_35+0x2e>
		pwm_right = 0;
    1f9e:	10 92 f4 03 	sts	0x03F4, r1
    1fa2:	10 92 f3 03 	sts	0x03F3, r1
		OCR3A = 0;
    1fa6:	10 92 99 00 	sts	0x0099, r1
    1faa:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    1fae:	10 92 9b 00 	sts	0x009B, r1
    1fb2:	10 92 9a 00 	sts	0x009A, r1
	}

	right_current_avg = 0;
    1fb6:	10 92 e2 03 	sts	0x03E2, r1
    1fba:	10 92 e1 03 	sts	0x03E1, r1


	if(pwm_right == 0) {
    1fbe:	80 91 f3 03 	lds	r24, 0x03F3
    1fc2:	90 91 f4 03 	lds	r25, 0x03F4
    1fc6:	00 97       	sbiw	r24, 0x00	; 0
    1fc8:	29 f5       	brne	.+74     	; 0x2014 <__vector_35+0x8c>
		//firstSampleRight = 0;

		//rightMotorPhase = NO_PHASE;
		//compute_right_vel = 1;

		if(pwm_right_desired_to_control >= 0) {
    1fca:	80 91 e7 03 	lds	r24, 0x03E7
    1fce:	90 91 e8 03 	lds	r25, 0x03E8
    1fd2:	97 fd       	sbrc	r25, 7
    1fd4:	05 c0       	rjmp	.+10     	; 0x1fe0 <__vector_35+0x58>
			rightMotorPhase = PASSIVE_PHASE;
    1fd6:	81 e0       	ldi	r24, 0x01	; 1
    1fd8:	80 93 2d 03 	sts	0x032D, r24
			// select channel 13 to sample left current
			currentMotRightChannel = 12;
    1fdc:	8c e0       	ldi	r24, 0x0C	; 12
    1fde:	04 c0       	rjmp	.+8      	; 0x1fe8 <__vector_35+0x60>
		} else {
			rightMotorPhase = PASSIVE_PHASE;
    1fe0:	81 e0       	ldi	r24, 0x01	; 1
    1fe2:	80 93 2d 03 	sts	0x032D, r24
			// select channel 12 to sample left current
			currentMotRightChannel = 13;
    1fe6:	8d e0       	ldi	r24, 0x0D	; 13
    1fe8:	80 93 2c 03 	sts	0x032C, r24
		}
		firstSampleRight = 1;
    1fec:	81 e0       	ldi	r24, 0x01	; 1
    1fee:	80 93 09 02 	sts	0x0209, r24

		// select channel 13 to sample left current
		//currentMotRightChannel = 13;
		TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1ff2:	80 91 90 00 	lds	r24, 0x0090
    1ff6:	8f 75       	andi	r24, 0x5F	; 95
    1ff8:	80 93 90 00 	sts	0x0090, r24
		PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1ffc:	8e b1       	in	r24, 0x0e	; 14
    1ffe:	87 7e       	andi	r24, 0xE7	; 231
    2000:	8e b9       	out	0x0e, r24	; 14
		TIMSK3 &= ~(1 << OCIE3B) & ~(1 << OCIE3A);	// disable OCA and OCB interrupt
    2002:	80 91 71 00 	lds	r24, 0x0071
    2006:	89 7f       	andi	r24, 0xF9	; 249
    2008:	80 93 71 00 	sts	0x0071, r24
		//TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR3 |= (1 << OCF3A) | (1 << OCF3B);
    200c:	88 b3       	in	r24, 0x18	; 24
    200e:	86 60       	ori	r24, 0x06	; 6
    2010:	88 bb       	out	0x18, r24	; 24
    2012:	36 c0       	rjmp	.+108    	; 0x2080 <__vector_35+0xf8>
	}else if(pwm_right > 0) {   		// move forward
    2014:	18 16       	cp	r1, r24
    2016:	19 06       	cpc	r1, r25
    2018:	cc f4       	brge	.+50     	; 0x204c <__vector_35+0xc4>
		rightMotorPhase = ACTIVE_PHASE;
    201a:	10 92 2d 03 	sts	0x032D, r1
		// select channel 13 to sample left current
		currentMotRightChannel = 13;
    201e:	8d e0       	ldi	r24, 0x0D	; 13
    2020:	80 93 2c 03 	sts	0x032C, r24
		TCCR3A  &= ~(1 << COM3B1);		// disable OCB
    2024:	80 91 90 00 	lds	r24, 0x0090
    2028:	8f 7d       	andi	r24, 0xDF	; 223
    202a:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3B);		// disable OCB interrupt
    202e:	80 91 71 00 	lds	r24, 0x0071
    2032:	8b 7f       	andi	r24, 0xFB	; 251
    2034:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 4);				// output to 0
    2038:	74 98       	cbi	0x0e, 4	; 14
		TCCR3A |= (1 << COM3A1);		// enable OCA
    203a:	80 91 90 00 	lds	r24, 0x0090
    203e:	80 68       	ori	r24, 0x80	; 128
    2040:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt
    2044:	80 91 71 00 	lds	r24, 0x0071
    2048:	82 60       	ori	r24, 0x02	; 2
    204a:	18 c0       	rjmp	.+48     	; 0x207c <__vector_35+0xf4>
	} else if(pwm_right < 0) {      	// move backward
		rightMotorPhase = ACTIVE_PHASE;
    204c:	10 92 2d 03 	sts	0x032D, r1
		// select channel 12 to sample left current
		currentMotRightChannel = 12;
    2050:	8c e0       	ldi	r24, 0x0C	; 12
    2052:	80 93 2c 03 	sts	0x032C, r24
		TCCR3A  &= ~(1 << COM3A1);		// disable OCA
    2056:	80 91 90 00 	lds	r24, 0x0090
    205a:	8f 77       	andi	r24, 0x7F	; 127
    205c:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3A);		// disable OCA interrupt
    2060:	80 91 71 00 	lds	r24, 0x0071
    2064:	8d 7f       	andi	r24, 0xFD	; 253
    2066:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 3);				// output to 0
    206a:	73 98       	cbi	0x0e, 3	; 14
		TCCR3A |= (1 << COM3B1);		// enable OCB
    206c:	80 91 90 00 	lds	r24, 0x0090
    2070:	80 62       	ori	r24, 0x20	; 32
    2072:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3B);		// enable OCB interrupt
    2076:	80 91 71 00 	lds	r24, 0x0071
    207a:	84 60       	ori	r24, 0x04	; 4
    207c:	80 93 71 00 	sts	0x0071, r24
		currentMotRightChannel = 12;
	}
*/
//	LED_GREEN_OFF;

}
    2080:	9f 91       	pop	r25
    2082:	8f 91       	pop	r24
    2084:	0f 90       	pop	r0
    2086:	0f be       	out	0x3f, r0	; 63
    2088:	0f 90       	pop	r0
    208a:	1f 90       	pop	r1
    208c:	18 95       	reti

0000208e <__vector_32>:

// motor right forward
ISR(TIMER3_COMPA_vect) {
    208e:	1f 92       	push	r1
    2090:	0f 92       	push	r0
    2092:	0f b6       	in	r0, 0x3f	; 63
    2094:	0f 92       	push	r0
    2096:	11 24       	eor	r1, r1
    2098:	8f 93       	push	r24
    209a:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    209c:	91 e0       	ldi	r25, 0x01	; 1
    209e:	90 93 2d 03 	sts	0x032D, r25
	// select channel 12 to sample the right velocity
	currentMotRightChannel = 12;
    20a2:	8c e0       	ldi	r24, 0x0C	; 12
    20a4:	80 93 2c 03 	sts	0x032C, r24

	firstSampleRight = 1;
    20a8:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;

}
    20ac:	9f 91       	pop	r25
    20ae:	8f 91       	pop	r24
    20b0:	0f 90       	pop	r0
    20b2:	0f be       	out	0x3f, r0	; 63
    20b4:	0f 90       	pop	r0
    20b6:	1f 90       	pop	r1
    20b8:	18 95       	reti

000020ba <__vector_33>:

// motor right backward
ISR(TIMER3_COMPB_vect) {
    20ba:	1f 92       	push	r1
    20bc:	0f 92       	push	r0
    20be:	0f b6       	in	r0, 0x3f	; 63
    20c0:	0f 92       	push	r0
    20c2:	11 24       	eor	r1, r1
    20c4:	8f 93       	push	r24
    20c6:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    20c8:	91 e0       	ldi	r25, 0x01	; 1
    20ca:	90 93 2d 03 	sts	0x032D, r25
	// select channel 13 to sample the right velocity
	currentMotRightChannel = 13;
    20ce:	8d e0       	ldi	r24, 0x0D	; 13
    20d0:	80 93 2c 03 	sts	0x032C, r24

	firstSampleRight = 1;
    20d4:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;
}
    20d8:	9f 91       	pop	r25
    20da:	8f 91       	pop	r24
    20dc:	0f 90       	pop	r0
    20de:	0f be       	out	0x3f, r0	; 63
    20e0:	0f 90       	pop	r0
    20e2:	1f 90       	pop	r1
    20e4:	18 95       	reti

000020e6 <handleMotorsWithNoController>:
}

void handleMotorsWithNoController() {

	// compute velocities even if they aren't used
	if(compute_left_vel) {
    20e6:	80 91 07 02 	lds	r24, 0x0207
    20ea:	88 23       	and	r24, r24
    20ec:	09 f4       	brne	.+2      	; 0x20f0 <handleMotorsWithNoController+0xa>
    20ee:	41 c0       	rjmp	.+130    	; 0x2172 <handleMotorsWithNoController+0x8c>
		last_left_vel = left_vel_sum>>2;
    20f0:	80 91 eb 03 	lds	r24, 0x03EB
    20f4:	90 91 ec 03 	lds	r25, 0x03EC
    20f8:	96 95       	lsr	r25
    20fa:	87 95       	ror	r24
    20fc:	96 95       	lsr	r25
    20fe:	87 95       	ror	r24
    2100:	90 93 f0 03 	sts	0x03F0, r25
    2104:	80 93 ef 03 	sts	0x03EF, r24
		compute_left_vel = 0;
    2108:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    210c:	10 92 ec 03 	sts	0x03EC, r1
    2110:	10 92 eb 03 	sts	0x03EB, r1

		if(pwm_left_desired >= 0) {
    2114:	20 91 f9 03 	lds	r18, 0x03F9
    2118:	30 91 fa 03 	lds	r19, 0x03FA
    211c:	fc 01       	movw	r30, r24
    211e:	63 e0       	ldi	r22, 0x03	; 3
    2120:	f5 95       	asr	r31
    2122:	e7 95       	ror	r30
    2124:	6a 95       	dec	r22
    2126:	e1 f7       	brne	.-8      	; 0x2120 <handleMotorsWithNoController+0x3a>
    2128:	40 91 db 03 	lds	r20, 0x03DB
    212c:	50 91 dc 03 	lds	r21, 0x03DC
    2130:	60 91 dd 03 	lds	r22, 0x03DD
    2134:	70 91 de 03 	lds	r23, 0x03DE
    2138:	37 fd       	sbrc	r19, 7
    213a:	0a c0       	rjmp	.+20     	; 0x2150 <handleMotorsWithNoController+0x6a>
			leftMotSteps += (last_left_vel>>3);
    213c:	cf 01       	movw	r24, r30
    213e:	aa 27       	eor	r26, r26
    2140:	97 fd       	sbrc	r25, 7
    2142:	a0 95       	com	r26
    2144:	ba 2f       	mov	r27, r26
    2146:	48 0f       	add	r20, r24
    2148:	59 1f       	adc	r21, r25
    214a:	6a 1f       	adc	r22, r26
    214c:	7b 1f       	adc	r23, r27
    214e:	09 c0       	rjmp	.+18     	; 0x2162 <handleMotorsWithNoController+0x7c>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    2150:	cf 01       	movw	r24, r30
    2152:	aa 27       	eor	r26, r26
    2154:	97 fd       	sbrc	r25, 7
    2156:	a0 95       	com	r26
    2158:	ba 2f       	mov	r27, r26
    215a:	48 1b       	sub	r20, r24
    215c:	59 0b       	sbc	r21, r25
    215e:	6a 0b       	sbc	r22, r26
    2160:	7b 0b       	sbc	r23, r27
    2162:	40 93 db 03 	sts	0x03DB, r20
    2166:	50 93 dc 03 	sts	0x03DC, r21
    216a:	60 93 dd 03 	sts	0x03DD, r22
    216e:	70 93 de 03 	sts	0x03DE, r23
		}
	}

	if(compute_right_vel) {
    2172:	80 91 08 02 	lds	r24, 0x0208
    2176:	88 23       	and	r24, r24
    2178:	09 f4       	brne	.+2      	; 0x217c <handleMotorsWithNoController+0x96>
    217a:	41 c0       	rjmp	.+130    	; 0x21fe <handleMotorsWithNoController+0x118>
		last_right_vel = right_vel_sum>>2;
    217c:	80 91 ed 03 	lds	r24, 0x03ED
    2180:	90 91 ee 03 	lds	r25, 0x03EE
    2184:	96 95       	lsr	r25
    2186:	87 95       	ror	r24
    2188:	96 95       	lsr	r25
    218a:	87 95       	ror	r24
    218c:	90 93 f2 03 	sts	0x03F2, r25
    2190:	80 93 f1 03 	sts	0x03F1, r24
		compute_right_vel = 0;
    2194:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    2198:	10 92 ee 03 	sts	0x03EE, r1
    219c:	10 92 ed 03 	sts	0x03ED, r1

		if(pwm_right_desired >= 0) {
    21a0:	20 91 f7 03 	lds	r18, 0x03F7
    21a4:	30 91 f8 03 	lds	r19, 0x03F8
    21a8:	fc 01       	movw	r30, r24
    21aa:	43 e0       	ldi	r20, 0x03	; 3
    21ac:	f5 95       	asr	r31
    21ae:	e7 95       	ror	r30
    21b0:	4a 95       	dec	r20
    21b2:	e1 f7       	brne	.-8      	; 0x21ac <handleMotorsWithNoController+0xc6>
    21b4:	40 91 d7 03 	lds	r20, 0x03D7
    21b8:	50 91 d8 03 	lds	r21, 0x03D8
    21bc:	60 91 d9 03 	lds	r22, 0x03D9
    21c0:	70 91 da 03 	lds	r23, 0x03DA
    21c4:	37 fd       	sbrc	r19, 7
    21c6:	0a c0       	rjmp	.+20     	; 0x21dc <handleMotorsWithNoController+0xf6>
			rightMotSteps += (last_right_vel>>3);
    21c8:	cf 01       	movw	r24, r30
    21ca:	aa 27       	eor	r26, r26
    21cc:	97 fd       	sbrc	r25, 7
    21ce:	a0 95       	com	r26
    21d0:	ba 2f       	mov	r27, r26
    21d2:	48 0f       	add	r20, r24
    21d4:	59 1f       	adc	r21, r25
    21d6:	6a 1f       	adc	r22, r26
    21d8:	7b 1f       	adc	r23, r27
    21da:	09 c0       	rjmp	.+18     	; 0x21ee <handleMotorsWithNoController+0x108>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    21dc:	cf 01       	movw	r24, r30
    21de:	aa 27       	eor	r26, r26
    21e0:	97 fd       	sbrc	r25, 7
    21e2:	a0 95       	com	r26
    21e4:	ba 2f       	mov	r27, r26
    21e6:	48 1b       	sub	r20, r24
    21e8:	59 0b       	sbc	r21, r25
    21ea:	6a 0b       	sbc	r22, r26
    21ec:	7b 0b       	sbc	r23, r27
    21ee:	40 93 d7 03 	sts	0x03D7, r20
    21f2:	50 93 d8 03 	sts	0x03D8, r21
    21f6:	60 93 d9 03 	sts	0x03D9, r22
    21fa:	70 93 da 03 	sts	0x03DA, r23
		}
	}


	pwm_right_working = pwm_right_desired;	// pwm in the range 0..MAX_PWM_MOTORS
    21fe:	80 91 f7 03 	lds	r24, 0x03F7
    2202:	90 91 f8 03 	lds	r25, 0x03F8
    2206:	90 93 04 04 	sts	0x0404, r25
    220a:	80 93 03 04 	sts	0x0403, r24
	pwm_left_working = pwm_left_desired;
    220e:	80 91 f9 03 	lds	r24, 0x03F9
    2212:	90 91 fa 03 	lds	r25, 0x03FA
    2216:	90 93 06 04 	sts	0x0406, r25
    221a:	80 93 05 04 	sts	0x0405, r24
	if(obstacleAvoidanceEnabled) {
    221e:	80 91 3e 05 	lds	r24, 0x053E
    2222:	88 23       	and	r24, r24
    2224:	31 f0       	breq	.+12     	; 0x2232 <__stack+0x33>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    2226:	85 e0       	ldi	r24, 0x05	; 5
    2228:	94 e0       	ldi	r25, 0x04	; 4
    222a:	63 e0       	ldi	r22, 0x03	; 3
    222c:	74 e0       	ldi	r23, 0x04	; 4
    222e:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    2232:	40 91 05 04 	lds	r20, 0x0405
    2236:	50 91 06 04 	lds	r21, 0x0406
    223a:	50 93 ea 03 	sts	0x03EA, r21
    223e:	40 93 e9 03 	sts	0x03E9, r20
	pwm_right_desired_to_control = pwm_right_working;
    2242:	20 91 03 04 	lds	r18, 0x0403
    2246:	30 91 04 04 	lds	r19, 0x0404
    224a:	30 93 e8 03 	sts	0x03E8, r19
    224e:	20 93 e7 03 	sts	0x03E7, r18

	pwm_left = pwm_left_working;
    2252:	50 93 f6 03 	sts	0x03F6, r21
    2256:	40 93 f5 03 	sts	0x03F5, r20
	pwm_right = pwm_right_working;
    225a:	30 93 f4 03 	sts	0x03F4, r19
    225e:	20 93 f3 03 	sts	0x03F3, r18

	if(pwm_right > 0) {
    2262:	12 16       	cp	r1, r18
    2264:	13 06       	cpc	r1, r19
    2266:	2c f4       	brge	.+10     	; 0x2272 <__stack+0x73>
		OCR3A = (unsigned int)pwm_right;
    2268:	30 93 99 00 	sts	0x0099, r19
    226c:	20 93 98 00 	sts	0x0098, r18
    2270:	14 c0       	rjmp	.+40     	; 0x229a <__stack+0x9b>
	} else if(pwm_right < 0) {
    2272:	21 15       	cp	r18, r1
    2274:	31 05       	cpc	r19, r1
    2276:	49 f0       	breq	.+18     	; 0x228a <__stack+0x8b>
		OCR3B = (unsigned int)(-pwm_right);
    2278:	88 27       	eor	r24, r24
    227a:	99 27       	eor	r25, r25
    227c:	82 1b       	sub	r24, r18
    227e:	93 0b       	sbc	r25, r19
    2280:	90 93 9b 00 	sts	0x009B, r25
    2284:	80 93 9a 00 	sts	0x009A, r24
    2288:	08 c0       	rjmp	.+16     	; 0x229a <__stack+0x9b>
	} else {
		OCR3A = 0;
    228a:	10 92 99 00 	sts	0x0099, r1
    228e:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    2292:	10 92 9b 00 	sts	0x009B, r1
    2296:	10 92 9a 00 	sts	0x009A, r1
	}
	if(pwm_left > 0) {
    229a:	14 16       	cp	r1, r20
    229c:	15 06       	cpc	r1, r21
    229e:	2c f4       	brge	.+10     	; 0x22aa <__stack+0xab>
		OCR4A = (unsigned int)pwm_left;
    22a0:	50 93 a9 00 	sts	0x00A9, r21
    22a4:	40 93 a8 00 	sts	0x00A8, r20
    22a8:	08 95       	ret
	} else if(pwm_left < 0) {
    22aa:	41 15       	cp	r20, r1
    22ac:	51 05       	cpc	r21, r1
    22ae:	49 f0       	breq	.+18     	; 0x22c2 <__stack+0xc3>
		OCR4B =(unsigned int)( -pwm_left);
    22b0:	88 27       	eor	r24, r24
    22b2:	99 27       	eor	r25, r25
    22b4:	84 1b       	sub	r24, r20
    22b6:	95 0b       	sbc	r25, r21
    22b8:	90 93 ab 00 	sts	0x00AB, r25
    22bc:	80 93 aa 00 	sts	0x00AA, r24
    22c0:	08 95       	ret
	} else {
		OCR4A = 0;
    22c2:	10 92 a9 00 	sts	0x00A9, r1
    22c6:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    22ca:	10 92 ab 00 	sts	0x00AB, r1
    22ce:	10 92 aa 00 	sts	0x00AA, r1
    22d2:	08 95       	ret

000022d4 <handleMotorsWithSpeedController>:

}

void handleMotorsWithSpeedController() {

	pwm_left_working = pwm_left_desired;
    22d4:	80 91 f9 03 	lds	r24, 0x03F9
    22d8:	90 91 fa 03 	lds	r25, 0x03FA
    22dc:	90 93 06 04 	sts	0x0406, r25
    22e0:	80 93 05 04 	sts	0x0405, r24
	pwm_right_working = pwm_right_desired;
    22e4:	80 91 f7 03 	lds	r24, 0x03F7
    22e8:	90 91 f8 03 	lds	r25, 0x03F8
    22ec:	90 93 04 04 	sts	0x0404, r25
    22f0:	80 93 03 04 	sts	0x0403, r24
	if(obstacleAvoidanceEnabled) {
    22f4:	80 91 3e 05 	lds	r24, 0x053E
    22f8:	88 23       	and	r24, r24
    22fa:	31 f0       	breq	.+12     	; 0x2308 <handleMotorsWithSpeedController+0x34>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    22fc:	85 e0       	ldi	r24, 0x05	; 5
    22fe:	94 e0       	ldi	r25, 0x04	; 4
    2300:	63 e0       	ldi	r22, 0x03	; 3
    2302:	74 e0       	ldi	r23, 0x04	; 4
    2304:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    2308:	e0 91 05 04 	lds	r30, 0x0405
    230c:	f0 91 06 04 	lds	r31, 0x0406
    2310:	f0 93 ea 03 	sts	0x03EA, r31
    2314:	e0 93 e9 03 	sts	0x03E9, r30
	pwm_right_desired_to_control = pwm_right_working;
    2318:	80 91 03 04 	lds	r24, 0x0403
    231c:	90 91 04 04 	lds	r25, 0x0404
    2320:	90 93 e8 03 	sts	0x03E8, r25
    2324:	80 93 e7 03 	sts	0x03E7, r24

	if(compute_left_vel) {
    2328:	80 91 07 02 	lds	r24, 0x0207
    232c:	88 23       	and	r24, r24
    232e:	09 f4       	brne	.+2      	; 0x2332 <handleMotorsWithSpeedController+0x5e>
    2330:	6e c0       	rjmp	.+220    	; 0x240e <handleMotorsWithSpeedController+0x13a>

		last_left_vel = left_vel_sum>>2;
    2332:	80 91 eb 03 	lds	r24, 0x03EB
    2336:	90 91 ec 03 	lds	r25, 0x03EC
    233a:	96 95       	lsr	r25
    233c:	87 95       	ror	r24
    233e:	96 95       	lsr	r25
    2340:	87 95       	ror	r24
    2342:	90 93 f0 03 	sts	0x03F0, r25
    2346:	80 93 ef 03 	sts	0x03EF, r24
		compute_left_vel = 0;
    234a:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    234e:	10 92 ec 03 	sts	0x03EC, r1
    2352:	10 92 eb 03 	sts	0x03EB, r1
    2356:	bc 01       	movw	r22, r24
    2358:	83 e0       	ldi	r24, 0x03	; 3
    235a:	75 95       	asr	r23
    235c:	67 95       	ror	r22
    235e:	8a 95       	dec	r24
    2360:	e1 f7       	brne	.-8      	; 0x235a <handleMotorsWithSpeedController+0x86>
    2362:	20 91 db 03 	lds	r18, 0x03DB
    2366:	30 91 dc 03 	lds	r19, 0x03DC
    236a:	40 91 dd 03 	lds	r20, 0x03DD
    236e:	50 91 de 03 	lds	r21, 0x03DE

		if(pwm_left_desired_to_control >= 0) {
    2372:	f7 fd       	sbrc	r31, 7
    2374:	0a c0       	rjmp	.+20     	; 0x238a <handleMotorsWithSpeedController+0xb6>
			leftMotSteps += (last_left_vel>>3);
    2376:	cb 01       	movw	r24, r22
    2378:	aa 27       	eor	r26, r26
    237a:	97 fd       	sbrc	r25, 7
    237c:	a0 95       	com	r26
    237e:	ba 2f       	mov	r27, r26
    2380:	28 0f       	add	r18, r24
    2382:	39 1f       	adc	r19, r25
    2384:	4a 1f       	adc	r20, r26
    2386:	5b 1f       	adc	r21, r27
    2388:	09 c0       	rjmp	.+18     	; 0x239c <handleMotorsWithSpeedController+0xc8>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    238a:	cb 01       	movw	r24, r22
    238c:	aa 27       	eor	r26, r26
    238e:	97 fd       	sbrc	r25, 7
    2390:	a0 95       	com	r26
    2392:	ba 2f       	mov	r27, r26
    2394:	28 1b       	sub	r18, r24
    2396:	39 0b       	sbc	r19, r25
    2398:	4a 0b       	sbc	r20, r26
    239a:	5b 0b       	sbc	r21, r27
    239c:	20 93 db 03 	sts	0x03DB, r18
    23a0:	30 93 dc 03 	sts	0x03DC, r19
    23a4:	40 93 dd 03 	sts	0x03DD, r20
    23a8:	50 93 de 03 	sts	0x03DE, r21
		}

		if(robotPosition == HORIZONTAL_POS) {
    23ac:	80 91 16 02 	lds	r24, 0x0216
    23b0:	81 30       	cpi	r24, 0x01	; 1
    23b2:	29 f4       	brne	.+10     	; 0x23be <handleMotorsWithSpeedController+0xea>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_left(&pwm_left_working);
    23b4:	85 e0       	ldi	r24, 0x05	; 5
    23b6:	94 e0       	ldi	r25, 0x04	; 4
    23b8:	0e 94 47 1a 	call	0x348e	; 0x348e <start_horizontal_speed_control_left>
    23bc:	04 c0       	rjmp	.+8      	; 0x23c6 <handleMotorsWithSpeedController+0xf2>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_left(&pwm_left_working);
    23be:	85 e0       	ldi	r24, 0x05	; 5
    23c0:	94 e0       	ldi	r25, 0x04	; 4
    23c2:	0e 94 3f 17 	call	0x2e7e	; 0x2e7e <start_vertical_speed_control_left>
			//PORTB |= (1 << 6);
		}

		pwm_left = pwm_left_working;
    23c6:	20 91 05 04 	lds	r18, 0x0405
    23ca:	30 91 06 04 	lds	r19, 0x0406
    23ce:	30 93 f6 03 	sts	0x03F6, r19
    23d2:	20 93 f5 03 	sts	0x03F5, r18

		if(pwm_left > 0) {
    23d6:	12 16       	cp	r1, r18
    23d8:	13 06       	cpc	r1, r19
    23da:	2c f4       	brge	.+10     	; 0x23e6 <handleMotorsWithSpeedController+0x112>
			OCR4A = (unsigned int)pwm_left;
    23dc:	30 93 a9 00 	sts	0x00A9, r19
    23e0:	20 93 a8 00 	sts	0x00A8, r18
    23e4:	14 c0       	rjmp	.+40     	; 0x240e <handleMotorsWithSpeedController+0x13a>
		} else if(pwm_left < 0) {
    23e6:	21 15       	cp	r18, r1
    23e8:	31 05       	cpc	r19, r1
    23ea:	49 f0       	breq	.+18     	; 0x23fe <handleMotorsWithSpeedController+0x12a>
			OCR4B =(unsigned int)( -pwm_left);
    23ec:	88 27       	eor	r24, r24
    23ee:	99 27       	eor	r25, r25
    23f0:	82 1b       	sub	r24, r18
    23f2:	93 0b       	sbc	r25, r19
    23f4:	90 93 ab 00 	sts	0x00AB, r25
    23f8:	80 93 aa 00 	sts	0x00AA, r24
    23fc:	08 c0       	rjmp	.+16     	; 0x240e <handleMotorsWithSpeedController+0x13a>
		} else {
			OCR4A = 0;
    23fe:	10 92 a9 00 	sts	0x00A9, r1
    2402:	10 92 a8 00 	sts	0x00A8, r1
			OCR4B = 0;
    2406:	10 92 ab 00 	sts	0x00AB, r1
    240a:	10 92 aa 00 	sts	0x00AA, r1
		}

	}

	if(compute_right_vel) {
    240e:	80 91 08 02 	lds	r24, 0x0208
    2412:	88 23       	and	r24, r24
    2414:	09 f4       	brne	.+2      	; 0x2418 <handleMotorsWithSpeedController+0x144>
    2416:	72 c0       	rjmp	.+228    	; 0x24fc <handleMotorsWithSpeedController+0x228>

		last_right_vel = right_vel_sum>>2;
    2418:	80 91 ed 03 	lds	r24, 0x03ED
    241c:	90 91 ee 03 	lds	r25, 0x03EE
    2420:	96 95       	lsr	r25
    2422:	87 95       	ror	r24
    2424:	96 95       	lsr	r25
    2426:	87 95       	ror	r24
    2428:	90 93 f2 03 	sts	0x03F2, r25
    242c:	80 93 f1 03 	sts	0x03F1, r24
		compute_right_vel = 0;
    2430:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    2434:	10 92 ee 03 	sts	0x03EE, r1
    2438:	10 92 ed 03 	sts	0x03ED, r1

		if(pwm_right_desired_to_control >= 0) {
    243c:	20 91 e7 03 	lds	r18, 0x03E7
    2440:	30 91 e8 03 	lds	r19, 0x03E8
    2444:	fc 01       	movw	r30, r24
    2446:	a3 e0       	ldi	r26, 0x03	; 3
    2448:	f5 95       	asr	r31
    244a:	e7 95       	ror	r30
    244c:	aa 95       	dec	r26
    244e:	e1 f7       	brne	.-8      	; 0x2448 <handleMotorsWithSpeedController+0x174>
    2450:	40 91 d7 03 	lds	r20, 0x03D7
    2454:	50 91 d8 03 	lds	r21, 0x03D8
    2458:	60 91 d9 03 	lds	r22, 0x03D9
    245c:	70 91 da 03 	lds	r23, 0x03DA
    2460:	37 fd       	sbrc	r19, 7
    2462:	0a c0       	rjmp	.+20     	; 0x2478 <handleMotorsWithSpeedController+0x1a4>
			rightMotSteps += (last_right_vel>>3);
    2464:	cf 01       	movw	r24, r30
    2466:	aa 27       	eor	r26, r26
    2468:	97 fd       	sbrc	r25, 7
    246a:	a0 95       	com	r26
    246c:	ba 2f       	mov	r27, r26
    246e:	48 0f       	add	r20, r24
    2470:	59 1f       	adc	r21, r25
    2472:	6a 1f       	adc	r22, r26
    2474:	7b 1f       	adc	r23, r27
    2476:	09 c0       	rjmp	.+18     	; 0x248a <handleMotorsWithSpeedController+0x1b6>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    2478:	cf 01       	movw	r24, r30
    247a:	aa 27       	eor	r26, r26
    247c:	97 fd       	sbrc	r25, 7
    247e:	a0 95       	com	r26
    2480:	ba 2f       	mov	r27, r26
    2482:	48 1b       	sub	r20, r24
    2484:	59 0b       	sbc	r21, r25
    2486:	6a 0b       	sbc	r22, r26
    2488:	7b 0b       	sbc	r23, r27
    248a:	40 93 d7 03 	sts	0x03D7, r20
    248e:	50 93 d8 03 	sts	0x03D8, r21
    2492:	60 93 d9 03 	sts	0x03D9, r22
    2496:	70 93 da 03 	sts	0x03DA, r23
		}

		if(robotPosition == HORIZONTAL_POS) {
    249a:	80 91 16 02 	lds	r24, 0x0216
    249e:	81 30       	cpi	r24, 0x01	; 1
    24a0:	29 f4       	brne	.+10     	; 0x24ac <handleMotorsWithSpeedController+0x1d8>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_right(&pwm_right_working);
    24a2:	83 e0       	ldi	r24, 0x03	; 3
    24a4:	94 e0       	ldi	r25, 0x04	; 4
    24a6:	0e 94 75 19 	call	0x32ea	; 0x32ea <start_horizontal_speed_control_right>
    24aa:	04 c0       	rjmp	.+8      	; 0x24b4 <handleMotorsWithSpeedController+0x1e0>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_right(&pwm_right_working);
    24ac:	83 e0       	ldi	r24, 0x03	; 3
    24ae:	94 e0       	ldi	r25, 0x04	; 4
    24b0:	0e 94 5a 18 	call	0x30b4	; 0x30b4 <start_vertical_speed_control_right>
			//PORTB |= (1 << 6);
		}

		pwm_right = pwm_right_working;
    24b4:	20 91 03 04 	lds	r18, 0x0403
    24b8:	30 91 04 04 	lds	r19, 0x0404
    24bc:	30 93 f4 03 	sts	0x03F4, r19
    24c0:	20 93 f3 03 	sts	0x03F3, r18

		if(pwm_right > 0) {
    24c4:	12 16       	cp	r1, r18
    24c6:	13 06       	cpc	r1, r19
    24c8:	2c f4       	brge	.+10     	; 0x24d4 <handleMotorsWithSpeedController+0x200>
			OCR3A = (unsigned int)pwm_right;
    24ca:	30 93 99 00 	sts	0x0099, r19
    24ce:	20 93 98 00 	sts	0x0098, r18
    24d2:	08 95       	ret
		} else if(pwm_right < 0) {
    24d4:	21 15       	cp	r18, r1
    24d6:	31 05       	cpc	r19, r1
    24d8:	49 f0       	breq	.+18     	; 0x24ec <handleMotorsWithSpeedController+0x218>
			OCR3B = (unsigned int)(-pwm_right);
    24da:	88 27       	eor	r24, r24
    24dc:	99 27       	eor	r25, r25
    24de:	82 1b       	sub	r24, r18
    24e0:	93 0b       	sbc	r25, r19
    24e2:	90 93 9b 00 	sts	0x009B, r25
    24e6:	80 93 9a 00 	sts	0x009A, r24
    24ea:	08 95       	ret
		} else {
			OCR3A = 0;
    24ec:	10 92 99 00 	sts	0x0099, r1
    24f0:	10 92 98 00 	sts	0x0098, r1
			OCR3B = 0;
    24f4:	10 92 9b 00 	sts	0x009B, r1
    24f8:	10 92 9a 00 	sts	0x009A, r1
    24fc:	08 95       	ret

000024fe <initPortsIO>:
#include "ports_io.h"


void initPortsIO(void) {

	MCUCR |= (1 << PUD);	// pull-up disable for all ports
    24fe:	85 b7       	in	r24, 0x35	; 53
    2500:	80 61       	ori	r24, 0x10	; 16
    2502:	85 bf       	out	0x35, r24	; 53

	DDRA = 0xFF;			// proximity pulses as output
    2504:	9f ef       	ldi	r25, 0xFF	; 255
    2506:	91 b9       	out	0x01, r25	; 1
	PORTA = 0x00;			// proximity pulses turned off
    2508:	12 b8       	out	0x02, r1	; 2
	
	DDRB = 0xF7;			// pwm for led r/g/b as output; CE, MOSI, SCK, SS as output (master) 
    250a:	87 ef       	ldi	r24, 0xF7	; 247
    250c:	84 b9       	out	0x04, r24	; 4
	PORTB = 0xE0;			// r,g,b leds turned off on high state
    250e:	80 ee       	ldi	r24, 0xE0	; 224
    2510:	85 b9       	out	0x05, r24	; 5

	DDRC = 0xF0;			// selector as input; IR leds as output; sens-enable, sleep as output
    2512:	80 ef       	ldi	r24, 0xF0	; 240
    2514:	87 b9       	out	0x07, r24	; 7
	PORTC = 0xB0;			// sleep = 1 (no sleep), sense_enable=0, IR leds = 1
    2516:	80 eb       	ldi	r24, 0xB0	; 176
    2518:	88 b9       	out	0x08, r24	; 8

	DDRD = 0xFC;			// all pins to output; when usart and i2c peripherals are activated they change the pins direction accordingly
    251a:	8c ef       	ldi	r24, 0xFC	; 252
    251c:	8a b9       	out	0x0a, r24	; 10
	PORTD = 0x03;			// default for unused pins is 0
    251e:	83 e0       	ldi	r24, 0x03	; 3
    2520:	8b b9       	out	0x0b, r24	; 11

	DDRE = 0xFF;			// all pins to output (pwm and dir for motor right as output; when usart is activated it changes the pins direction accordingly)
    2522:	9d b9       	out	0x0d, r25	; 13
	PORTE = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    2524:	1e b8       	out	0x0e, r1	; 14

	DDRF = 0x00;			// adc channel pins as input		
    2526:	10 ba       	out	0x10, r1	; 16

	DDRG = 0xFF;			// unused pins as output
    2528:	93 bb       	out	0x13, r25	; 19
	if(hardwareRevision == HW_REV_3_0) {
    252a:	90 91 3d 05 	lds	r25, 0x053D
    252e:	99 23       	and	r25, r25
    2530:	11 f0       	breq	.+4      	; 0x2536 <initPortsIO+0x38>
		PORTG = 0x00;		// default for unused pins is 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    2532:	91 30       	cpi	r25, 0x01	; 1
    2534:	11 f4       	brne	.+4      	; 0x253a <initPortsIO+0x3c>
		PORTG = 0x00;		// default for unused pins is 0
    2536:	14 ba       	out	0x14, r1	; 20
    2538:	04 c0       	rjmp	.+8      	; 0x2542 <initPortsIO+0x44>
	}
	if(hardwareRevision == HW_REV_3_1) {
    253a:	92 30       	cpi	r25, 0x02	; 2
    253c:	11 f4       	brne	.+4      	; 0x2542 <initPortsIO+0x44>
		PORTG = 0x08;		// default for unused pins is 0, led3 to 1
    253e:	88 e0       	ldi	r24, 0x08	; 8
    2540:	84 bb       	out	0x14, r24	; 20
	}	

	DDRH = 0xFF;			// all pins to output; when usart is activated it changes the pins direction accordingly
    2542:	8f ef       	ldi	r24, 0xFF	; 255
    2544:	80 93 01 01 	sts	0x0101, r24
	PORTH = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    2548:	10 92 02 01 	sts	0x0102, r1

	DDRJ = 0x0F;			// cliff pulses as output; charge-on, button0, remote, charge status as input
    254c:	8f e0       	ldi	r24, 0x0F	; 15
    254e:	80 93 04 01 	sts	0x0104, r24
	if(hardwareRevision == HW_REV_3_0) {
    2552:	99 23       	and	r25, r25
    2554:	29 f4       	brne	.+10     	; 0x2560 <initPortsIO+0x62>
		PORTJ &= 0x00;		// cliff pulse turned off
    2556:	80 91 05 01 	lds	r24, 0x0105
    255a:	10 92 05 01 	sts	0x0105, r1
    255e:	06 c0       	rjmp	.+12     	; 0x256c <initPortsIO+0x6e>
		//#warning "Normal logic for ground sensors (hw rev 3.0)"
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    2560:	91 30       	cpi	r25, 0x01	; 1
    2562:	11 f0       	breq	.+4      	; 0x2568 <initPortsIO+0x6a>
		PORTJ = 0x0F;
		//#warning "Inverse logic for ground sensors (hw rev 3.0.1)"
	}
	if(hardwareRevision == HW_REV_3_1) {
    2564:	92 30       	cpi	r25, 0x02	; 2
    2566:	11 f4       	brne	.+4      	; 0x256c <initPortsIO+0x6e>
		PORTJ = 0x0F;
    2568:	80 93 05 01 	sts	0x0105, r24
		//#warning "Inverse logic for ground sensors (hw rev 3.1)"
	}	

	DDRK = 0x00;			// adc channel pins as input
    256c:	10 92 07 01 	sts	0x0107, r1

	DDRL = 0xFF;			// all pins to output
    2570:	8f ef       	ldi	r24, 0xFF	; 255
    2572:	80 93 0a 01 	sts	0x010A, r24
	if(hardwareRevision == HW_REV_3_0) {
    2576:	99 23       	and	r25, r25
    2578:	11 f0       	breq	.+4      	; 0x257e <initPortsIO+0x80>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {	
    257a:	91 30       	cpi	r25, 0x01	; 1
    257c:	19 f4       	brne	.+6      	; 0x2584 <initPortsIO+0x86>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
    257e:	10 92 0b 01 	sts	0x010B, r1
    2582:	08 95       	ret
	}
	if(hardwareRevision == HW_REV_3_1) {
    2584:	92 30       	cpi	r25, 0x02	; 2
    2586:	19 f4       	brne	.+6      	; 0x258e <initPortsIO+0x90>
		PORTL = 0xF7;		// pwm (unused) to 0, leds turned off on high state
    2588:	87 ef       	ldi	r24, 0xF7	; 247
    258a:	80 93 0b 01 	sts	0x010B, r24
    258e:	08 95       	ret

00002590 <computeAngle>:

	}

}

void computeAngle() {
    2590:	ef 92       	push	r14
    2592:	ff 92       	push	r15
    2594:	0f 93       	push	r16
    2596:	1f 93       	push	r17
	unsigned int abs_acc_z=abs(accZ);

	// check the robot motion plane (horizontal or vertical) based on the Z axes;
	// this check (threshold) works only if the accelerometer is calibrated
	// leaving the robot flat on the ground
	if(abs_acc_z <= VERTICAL_THRESHOLD) {
    2598:	80 91 1f 05 	lds	r24, 0x051F
    259c:	90 91 20 05 	lds	r25, 0x0520
    25a0:	97 ff       	sbrs	r25, 7
    25a2:	03 c0       	rjmp	.+6      	; 0x25aa <computeAngle+0x1a>
    25a4:	90 95       	com	r25
    25a6:	81 95       	neg	r24
    25a8:	9f 4f       	sbci	r25, 0xFF	; 255
    25aa:	40 97       	sbiw	r24, 0x10	; 16
    25ac:	20 f4       	brcc	.+8      	; 0x25b6 <computeAngle+0x26>
		currPosition = HORIZONTAL_POS;
    25ae:	81 e0       	ldi	r24, 0x01	; 1
    25b0:	80 93 15 02 	sts	0x0215, r24
    25b4:	02 c0       	rjmp	.+4      	; 0x25ba <computeAngle+0x2a>
	} else {
		currPosition = VERTICAL_POS;
    25b6:	10 92 15 02 	sts	0x0215, r1
	}
	if(prevPosition == currPosition) {			
    25ba:	80 91 14 02 	lds	r24, 0x0214
    25be:	90 91 15 02 	lds	r25, 0x0215
    25c2:	89 17       	cp	r24, r25
    25c4:	61 f4       	brne	.+24     	; 0x25de <computeAngle+0x4e>
		timesInSamePos++;
    25c6:	80 91 2f 05 	lds	r24, 0x052F
    25ca:	8f 5f       	subi	r24, 0xFF	; 255
    25cc:	80 93 2f 05 	sts	0x052F, r24
		if(timesInSamePos >= SAME_POS_NUM) {	// if the robot maintains its position for a while, then update the robot position;
    25d0:	85 30       	cpi	r24, 0x05	; 5
    25d2:	38 f0       	brcs	.+14     	; 0x25e2 <computeAngle+0x52>
			timesInSamePos = 0;					// this check avoid to pass from one position to the other too fast when near the threshold
    25d4:	10 92 2f 05 	sts	0x052F, r1
			robotPosition = currPosition;
    25d8:	90 93 16 02 	sts	0x0216, r25
    25dc:	02 c0       	rjmp	.+4      	; 0x25e2 <computeAngle+0x52>
		}
	} else {
		timesInSamePos = 0;
    25de:	10 92 2f 05 	sts	0x052F, r1
	}
	prevPosition = currPosition;
    25e2:	90 93 14 02 	sts	0x0214, r25

	// compute the angle using the X and Y axis
	currentAngle = (signed int)(atan2((float)accX, (float)accY)*RAD_2_DEG);
    25e6:	60 91 1b 05 	lds	r22, 0x051B
    25ea:	70 91 1c 05 	lds	r23, 0x051C
    25ee:	88 27       	eor	r24, r24
    25f0:	77 fd       	sbrc	r23, 7
    25f2:	80 95       	com	r24
    25f4:	98 2f       	mov	r25, r24
    25f6:	0e 94 9d 1e 	call	0x3d3a	; 0x3d3a <__floatsisf>
    25fa:	7b 01       	movw	r14, r22
    25fc:	8c 01       	movw	r16, r24
    25fe:	60 91 1d 05 	lds	r22, 0x051D
    2602:	70 91 1e 05 	lds	r23, 0x051E
    2606:	88 27       	eor	r24, r24
    2608:	77 fd       	sbrc	r23, 7
    260a:	80 95       	com	r24
    260c:	98 2f       	mov	r25, r24
    260e:	0e 94 9d 1e 	call	0x3d3a	; 0x3d3a <__floatsisf>
    2612:	9b 01       	movw	r18, r22
    2614:	ac 01       	movw	r20, r24
    2616:	c8 01       	movw	r24, r16
    2618:	b7 01       	movw	r22, r14
    261a:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <atan2>
    261e:	21 ee       	ldi	r18, 0xE1	; 225
    2620:	3e e2       	ldi	r19, 0x2E	; 46
    2622:	45 e6       	ldi	r20, 0x65	; 101
    2624:	52 e4       	ldi	r21, 0x42	; 66
    2626:	0e 94 a3 1d 	call	0x3b46	; 0x3b46 <__mulsf3>
    262a:	0e 94 fb 1e 	call	0x3df6	; 0x3df6 <__fixsfsi>
    262e:	cb 01       	movw	r24, r22
    2630:	70 93 2e 05 	sts	0x052E, r23
    2634:	60 93 2d 05 	sts	0x052D, r22

	if(currentAngle < 0) {
    2638:	77 ff       	sbrs	r23, 7
    263a:	06 c0       	rjmp	.+12     	; 0x2648 <computeAngle+0xb8>
		currentAngle = currentAngle + (signed int)360;	// angles from 0 to 360
    263c:	88 59       	subi	r24, 0x98	; 152
    263e:	9e 4f       	sbci	r25, 0xFE	; 254
    2640:	90 93 2e 05 	sts	0x052E, r25
    2644:	80 93 2d 05 	sts	0x052D, r24
	}

}
    2648:	1f 91       	pop	r17
    264a:	0f 91       	pop	r16
    264c:	ff 90       	pop	r15
    264e:	ef 90       	pop	r14
    2650:	08 95       	ret

00002652 <readAccelXYZ_2>:

void readAccelXYZ_2() {

	int i = 2;

	if(useAccel == USE_MMAX7455L) {
    2652:	80 91 1a 05 	lds	r24, 0x051A
    2656:	88 23       	and	r24, r24
    2658:	09 f0       	breq	.+2      	; 0x265c <readAccelXYZ_2+0xa>
    265a:	70 c0       	rjmp	.+224    	; 0x273c <readAccelXYZ_2+0xea>

		for(i=2; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    265c:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <i2c_readAck>
    2660:	80 93 32 05 	sts	0x0532, r24
    2664:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <i2c_readAck>
    2668:	80 93 33 05 	sts	0x0533, r24
    266c:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <i2c_readAck>
    2670:	80 93 34 05 	sts	0x0534, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    2674:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <i2c_readNak>
    2678:	80 93 35 05 	sts	0x0535, r24
		i2c_stop();													// set stop conditon = release bus
    267c:	0e 94 da 1b 	call	0x37b4	; 0x37b4 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2680:	80 91 6e 05 	lds	r24, 0x056E
    2684:	40 91 33 05 	lds	r20, 0x0533
    2688:	70 91 32 05 	lds	r23, 0x0532
    268c:	50 91 35 05 	lds	r21, 0x0535
    2690:	60 91 34 05 	lds	r22, 0x0534
    2694:	88 23       	and	r24, r24
    2696:	19 f1       	breq	.+70     	; 0x26de <readAccelXYZ_2+0x8c>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    2698:	80 91 31 05 	lds	r24, 0x0531
    269c:	99 27       	eor	r25, r25
    269e:	87 fd       	sbrc	r24, 7
    26a0:	90 95       	com	r25
    26a2:	98 2f       	mov	r25, r24
    26a4:	88 27       	eor	r24, r24
    26a6:	20 91 30 05 	lds	r18, 0x0530
    26aa:	33 27       	eor	r19, r19
    26ac:	27 fd       	sbrc	r18, 7
    26ae:	30 95       	com	r19
    26b0:	82 2b       	or	r24, r18
    26b2:	93 2b       	or	r25, r19
    26b4:	90 93 1c 05 	sts	0x051C, r25
    26b8:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    26bc:	84 2f       	mov	r24, r20
    26be:	99 27       	eor	r25, r25
    26c0:	87 fd       	sbrc	r24, 7
    26c2:	90 95       	com	r25
    26c4:	98 2f       	mov	r25, r24
    26c6:	88 27       	eor	r24, r24
    26c8:	27 2f       	mov	r18, r23
    26ca:	33 27       	eor	r19, r19
    26cc:	27 fd       	sbrc	r18, 7
    26ce:	30 95       	com	r19
    26d0:	82 2b       	or	r24, r18
    26d2:	93 2b       	or	r25, r19
    26d4:	90 93 1e 05 	sts	0x051E, r25
    26d8:	80 93 1d 05 	sts	0x051D, r24
    26dc:	6d c0       	rjmp	.+218    	; 0x27b8 <readAccelXYZ_2+0x166>
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    26de:	20 91 31 05 	lds	r18, 0x0531
    26e2:	33 27       	eor	r19, r19
    26e4:	27 fd       	sbrc	r18, 7
    26e6:	30 95       	com	r19
    26e8:	32 2f       	mov	r19, r18
    26ea:	22 27       	eor	r18, r18
    26ec:	80 91 30 05 	lds	r24, 0x0530
    26f0:	99 27       	eor	r25, r25
    26f2:	87 fd       	sbrc	r24, 7
    26f4:	90 95       	com	r25
    26f6:	28 2b       	or	r18, r24
    26f8:	39 2b       	or	r19, r25
    26fa:	80 91 21 05 	lds	r24, 0x0521
    26fe:	90 91 22 05 	lds	r25, 0x0522
    2702:	28 1b       	sub	r18, r24
    2704:	39 0b       	sbc	r19, r25
    2706:	30 93 1c 05 	sts	0x051C, r19
    270a:	20 93 1b 05 	sts	0x051B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    270e:	84 2f       	mov	r24, r20
    2710:	99 27       	eor	r25, r25
    2712:	87 fd       	sbrc	r24, 7
    2714:	90 95       	com	r25
    2716:	98 2f       	mov	r25, r24
    2718:	88 27       	eor	r24, r24
    271a:	27 2f       	mov	r18, r23
    271c:	33 27       	eor	r19, r19
    271e:	27 fd       	sbrc	r18, 7
    2720:	30 95       	com	r19
    2722:	82 2b       	or	r24, r18
    2724:	93 2b       	or	r25, r19
    2726:	20 91 23 05 	lds	r18, 0x0523
    272a:	30 91 24 05 	lds	r19, 0x0524
    272e:	82 1b       	sub	r24, r18
    2730:	93 0b       	sbc	r25, r19
    2732:	90 93 1e 05 	sts	0x051E, r25
    2736:	80 93 1d 05 	sts	0x051D, r24
    273a:	7a c0       	rjmp	.+244    	; 0x2830 <readAccelXYZ_2+0x1de>
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    273c:	81 30       	cpi	r24, 0x01	; 1
    273e:	09 f0       	breq	.+2      	; 0x2742 <readAccelXYZ_2+0xf0>
    2740:	8e c0       	rjmp	.+284    	; 0x285e <readAccelXYZ_2+0x20c>

		for(i=3; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2742:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <i2c_readAck>
    2746:	80 93 33 05 	sts	0x0533, r24
    274a:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <i2c_readAck>
    274e:	80 93 34 05 	sts	0x0534, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    2752:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <i2c_readNak>
    2756:	80 93 35 05 	sts	0x0535, r24
		i2c_stop();													// set stop conditon = release bus
    275a:	0e 94 da 1b 	call	0x37b4	; 0x37b4 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    275e:	80 91 6e 05 	lds	r24, 0x056E
    2762:	40 91 33 05 	lds	r20, 0x0533
    2766:	50 91 35 05 	lds	r21, 0x0535
    276a:	60 91 34 05 	lds	r22, 0x0534
    276e:	88 23       	and	r24, r24
    2770:	81 f1       	breq	.+96     	; 0x27d2 <readAccelXYZ_2+0x180>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    2772:	80 91 31 05 	lds	r24, 0x0531
    2776:	99 27       	eor	r25, r25
    2778:	87 fd       	sbrc	r24, 7
    277a:	90 95       	com	r25
    277c:	98 2f       	mov	r25, r24
    277e:	88 27       	eor	r24, r24
    2780:	20 91 30 05 	lds	r18, 0x0530
    2784:	33 27       	eor	r19, r19
    2786:	27 fd       	sbrc	r18, 7
    2788:	30 95       	com	r19
    278a:	82 2b       	or	r24, r18
    278c:	93 2b       	or	r25, r19
    278e:	90 93 1c 05 	sts	0x051C, r25
    2792:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    2796:	24 2f       	mov	r18, r20
    2798:	33 27       	eor	r19, r19
    279a:	27 fd       	sbrc	r18, 7
    279c:	30 95       	com	r19
    279e:	32 2f       	mov	r19, r18
    27a0:	22 27       	eor	r18, r18
    27a2:	80 91 32 05 	lds	r24, 0x0532
    27a6:	99 27       	eor	r25, r25
    27a8:	87 fd       	sbrc	r24, 7
    27aa:	90 95       	com	r25
    27ac:	28 2b       	or	r18, r24
    27ae:	39 2b       	or	r19, r25
    27b0:	30 93 1e 05 	sts	0x051E, r19
    27b4:	20 93 1d 05 	sts	0x051D, r18
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
    27b8:	85 2f       	mov	r24, r21
    27ba:	99 27       	eor	r25, r25
    27bc:	87 fd       	sbrc	r24, 7
    27be:	90 95       	com	r25
    27c0:	98 2f       	mov	r25, r24
    27c2:	88 27       	eor	r24, r24
    27c4:	26 2f       	mov	r18, r22
    27c6:	33 27       	eor	r19, r19
    27c8:	27 fd       	sbrc	r18, 7
    27ca:	30 95       	com	r19
    27cc:	82 2b       	or	r24, r18
    27ce:	93 2b       	or	r25, r19
    27d0:	41 c0       	rjmp	.+130    	; 0x2854 <readAccelXYZ_2+0x202>
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    27d2:	20 91 31 05 	lds	r18, 0x0531
    27d6:	33 27       	eor	r19, r19
    27d8:	27 fd       	sbrc	r18, 7
    27da:	30 95       	com	r19
    27dc:	32 2f       	mov	r19, r18
    27de:	22 27       	eor	r18, r18
    27e0:	80 91 30 05 	lds	r24, 0x0530
    27e4:	99 27       	eor	r25, r25
    27e6:	87 fd       	sbrc	r24, 7
    27e8:	90 95       	com	r25
    27ea:	28 2b       	or	r18, r24
    27ec:	39 2b       	or	r19, r25
    27ee:	80 91 21 05 	lds	r24, 0x0521
    27f2:	90 91 22 05 	lds	r25, 0x0522
    27f6:	28 1b       	sub	r18, r24
    27f8:	39 0b       	sbc	r19, r25
    27fa:	30 93 1c 05 	sts	0x051C, r19
    27fe:	20 93 1b 05 	sts	0x051B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    2802:	24 2f       	mov	r18, r20
    2804:	33 27       	eor	r19, r19
    2806:	27 fd       	sbrc	r18, 7
    2808:	30 95       	com	r19
    280a:	32 2f       	mov	r19, r18
    280c:	22 27       	eor	r18, r18
    280e:	80 91 32 05 	lds	r24, 0x0532
    2812:	99 27       	eor	r25, r25
    2814:	87 fd       	sbrc	r24, 7
    2816:	90 95       	com	r25
    2818:	28 2b       	or	r18, r24
    281a:	39 2b       	or	r19, r25
    281c:	80 91 23 05 	lds	r24, 0x0523
    2820:	90 91 24 05 	lds	r25, 0x0524
    2824:	28 1b       	sub	r18, r24
    2826:	39 0b       	sbc	r19, r25
    2828:	30 93 1e 05 	sts	0x051E, r19
    282c:	20 93 1d 05 	sts	0x051D, r18
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
    2830:	85 2f       	mov	r24, r21
    2832:	99 27       	eor	r25, r25
    2834:	87 fd       	sbrc	r24, 7
    2836:	90 95       	com	r25
    2838:	98 2f       	mov	r25, r24
    283a:	88 27       	eor	r24, r24
    283c:	26 2f       	mov	r18, r22
    283e:	33 27       	eor	r19, r19
    2840:	27 fd       	sbrc	r18, 7
    2842:	30 95       	com	r19
    2844:	82 2b       	or	r24, r18
    2846:	93 2b       	or	r25, r19
    2848:	20 91 25 05 	lds	r18, 0x0525
    284c:	30 91 26 05 	lds	r19, 0x0526
    2850:	82 1b       	sub	r24, r18
    2852:	93 0b       	sbc	r25, r19
    2854:	90 93 20 05 	sts	0x0520, r25
    2858:	80 93 1f 05 	sts	0x051F, r24
    285c:	08 95       	ret
		}

	} else {

		accX = 0;
    285e:	10 92 1c 05 	sts	0x051C, r1
    2862:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2866:	10 92 1e 05 	sts	0x051E, r1
    286a:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    286e:	10 92 20 05 	sts	0x0520, r1
    2872:	10 92 1f 05 	sts	0x051F, r1
    2876:	08 95       	ret

00002878 <initADXL345>:
unsigned char initADXL345() {
	
	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2878:	80 91 13 02 	lds	r24, 0x0213
    287c:	0e 94 89 1b 	call	0x3712	; 0x3712 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2880:	88 23       	and	r24, r24
    2882:	e1 f4       	brne	.+56     	; 0x28bc <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2D);	// power control register
    2884:	8d e2       	ldi	r24, 0x2D	; 45
    2886:	0e 94 e2 1b 	call	0x37c4	; 0x37c4 <i2c_write>
        i2c_write(0x08);	// measurement mode
    288a:	88 e0       	ldi	r24, 0x08	; 8
    288c:	0e 94 e2 1b 	call	0x37c4	; 0x37c4 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2890:	0e 94 da 1b 	call	0x37b4	; 0x37b4 <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2894:	80 91 13 02 	lds	r24, 0x0213
    2898:	0e 94 89 1b 	call	0x3712	; 0x3712 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    289c:	88 23       	and	r24, r24
    289e:	71 f4       	brne	.+28     	; 0x28bc <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x31);	// Data format register
    28a0:	81 e3       	ldi	r24, 0x31	; 49
    28a2:	0e 94 e2 1b 	call	0x37c4	; 0x37c4 <i2c_write>
        i2c_write(0x00);	// set to 10-bits resolution; 2g sensitivity
    28a6:	80 e0       	ldi	r24, 0x00	; 0
    28a8:	0e 94 e2 1b 	call	0x37c4	; 0x37c4 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    28ac:	0e 94 da 1b 	call	0x37b4	; 0x37b4 <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    28b0:	80 91 13 02 	lds	r24, 0x0213
    28b4:	0e 94 89 1b 	call	0x3712	; 0x3712 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    28b8:	88 23       	and	r24, r24
    28ba:	21 f0       	breq	.+8      	; 0x28c4 <initADXL345+0x4c>
        i2c_stop();
    28bc:	0e 94 da 1b 	call	0x37b4	; 0x37b4 <i2c_stop>
    28c0:	81 e0       	ldi	r24, 0x01	; 1
    28c2:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2C);	// data rate register
    28c4:	8c e2       	ldi	r24, 0x2C	; 44
    28c6:	0e 94 e2 1b 	call	0x37c4	; 0x37c4 <i2c_write>
        i2c_write(0x09);	// set 50 Hz output data rate
    28ca:	89 e0       	ldi	r24, 0x09	; 9
    28cc:	0e 94 e2 1b 	call	0x37c4	; 0x37c4 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    28d0:	0e 94 da 1b 	call	0x37b4	; 0x37b4 <i2c_stop>
    28d4:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;

}
    28d6:	08 95       	ret

000028d8 <initMMA7455L>:
unsigned char initMMA7455L() {

	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    28d8:	80 91 13 02 	lds	r24, 0x0213
    28dc:	0e 94 89 1b 	call	0x3712	; 0x3712 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    28e0:	88 23       	and	r24, r24
    28e2:	21 f0       	breq	.+8      	; 0x28ec <initMMA7455L+0x14>
        i2c_stop();
    28e4:	0e 94 da 1b 	call	0x37b4	; 0x37b4 <i2c_stop>
    28e8:	81 e0       	ldi	r24, 0x01	; 1
    28ea:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x16);	// power register
    28ec:	86 e1       	ldi	r24, 0x16	; 22
    28ee:	0e 94 e2 1b 	call	0x37c4	; 0x37c4 <i2c_write>
        i2c_write(0x45);	// measurement mode; 2g
    28f2:	85 e4       	ldi	r24, 0x45	; 69
    28f4:	0e 94 e2 1b 	call	0x37c4	; 0x37c4 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    28f8:	0e 94 da 1b 	call	0x37b4	; 0x37b4 <i2c_stop>
    28fc:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;				// configuration ok

}
    28fe:	08 95       	ret

00002900 <readAccelXYZ_1>:

void readAccelXYZ_1() {

	int i = 0;

	if(useAccel == USE_MMAX7455L) {
    2900:	80 91 1a 05 	lds	r24, 0x051A
    2904:	88 23       	and	r24, r24
    2906:	a9 f4       	brne	.+42     	; 0x2932 <readAccelXYZ_1+0x32>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2908:	80 91 13 02 	lds	r24, 0x0213
    290c:	0e 94 89 1b 	call	0x3712	; 0x3712 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2910:	80 e0       	ldi	r24, 0x00	; 0
    2912:	0e 94 e2 1b 	call	0x37c4	; 0x37c4 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2916:	80 91 13 02 	lds	r24, 0x0213
    291a:	8f 5f       	subi	r24, 0xFF	; 255
    291c:	0e 94 d7 1b 	call	0x37ae	; 0x37ae <i2c_rep_start>

		for(i=0; i<2; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2920:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <i2c_readAck>
    2924:	80 93 30 05 	sts	0x0530, r24
    2928:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <i2c_readAck>
    292c:	80 93 31 05 	sts	0x0531, r24
    2930:	08 95       	ret
		}
		return;

	} else if(useAccel == USE_ADXL345) {							
    2932:	81 30       	cpi	r24, 0x01	; 1
    2934:	c9 f4       	brne	.+50     	; 0x2968 <readAccelXYZ_1+0x68>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    2936:	80 91 13 02 	lds	r24, 0x0213
    293a:	0e 94 89 1b 	call	0x3712	; 0x3712 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    293e:	82 e3       	ldi	r24, 0x32	; 50
    2940:	0e 94 e2 1b 	call	0x37c4	; 0x37c4 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2944:	80 91 13 02 	lds	r24, 0x0213
    2948:	8f 5f       	subi	r24, 0xFF	; 255
    294a:	0e 94 d7 1b 	call	0x37ae	; 0x37ae <i2c_rep_start>

		for(i=0; i<3; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    294e:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <i2c_readAck>
    2952:	80 93 30 05 	sts	0x0530, r24
    2956:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <i2c_readAck>
    295a:	80 93 31 05 	sts	0x0531, r24
    295e:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <i2c_readAck>
    2962:	80 93 32 05 	sts	0x0532, r24
    2966:	08 95       	ret
		}
		return;

	} else {

		accX = 0;
    2968:	10 92 1c 05 	sts	0x051C, r1
    296c:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2970:	10 92 1e 05 	sts	0x051E, r1
    2974:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    2978:	10 92 20 05 	sts	0x0520, r1
    297c:	10 92 1f 05 	sts	0x051F, r1
    2980:	08 95       	ret

00002982 <readAccelXYZ>:

	}

}

void readAccelXYZ() {
    2982:	ef 92       	push	r14
    2984:	ff 92       	push	r15
    2986:	0f 93       	push	r16
    2988:	1f 93       	push	r17
    298a:	df 93       	push	r29
    298c:	cf 93       	push	r28
    298e:	00 d0       	rcall	.+0      	; 0x2990 <readAccelXYZ+0xe>
    2990:	00 d0       	rcall	.+0      	; 0x2992 <readAccelXYZ+0x10>
    2992:	cd b7       	in	r28, 0x3d	; 61
    2994:	de b7       	in	r29, 0x3e	; 62

	int i = 0;
	signed char buff[6];

	if(useAccel == USE_MMAX7455L) {
    2996:	80 91 1a 05 	lds	r24, 0x051A
    299a:	88 23       	and	r24, r24
    299c:	71 f5       	brne	.+92     	; 0x29fa <readAccelXYZ+0x78>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    299e:	80 91 13 02 	lds	r24, 0x0213
    29a2:	0e 94 89 1b 	call	0x3712	; 0x3712 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    29a6:	80 e0       	ldi	r24, 0x00	; 0
    29a8:	0e 94 e2 1b 	call	0x37c4	; 0x37c4 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    29ac:	80 91 13 02 	lds	r24, 0x0213
    29b0:	8f 5f       	subi	r24, 0xFF	; 255
    29b2:	0e 94 d7 1b 	call	0x37ae	; 0x37ae <i2c_rep_start>
    29b6:	8e 01       	movw	r16, r28
    29b8:	0f 5f       	subi	r16, 0xFF	; 255
    29ba:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    29bc:	96 e0       	ldi	r25, 0x06	; 6
    29be:	e9 2e       	mov	r14, r25
    29c0:	f1 2c       	mov	r15, r1
    29c2:	ec 0e       	add	r14, r28
    29c4:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    29c6:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <i2c_readAck>
    29ca:	f8 01       	movw	r30, r16
    29cc:	81 93       	st	Z+, r24
    29ce:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
		i2c_write(0x00);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    29d0:	ee 15       	cp	r30, r14
    29d2:	ff 05       	cpc	r31, r15
    29d4:	c1 f7       	brne	.-16     	; 0x29c6 <readAccelXYZ+0x44>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    29d6:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <i2c_readNak>
    29da:	18 2f       	mov	r17, r24
    29dc:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    29de:	0e 94 da 1b 	call	0x37b4	; 0x37b4 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    29e2:	80 91 6e 05 	lds	r24, 0x056E
    29e6:	9a 81       	ldd	r25, Y+2	; 0x02
    29e8:	29 81       	ldd	r18, Y+1	; 0x01
    29ea:	4c 81       	ldd	r20, Y+4	; 0x04
    29ec:	5b 81       	ldd	r21, Y+3	; 0x03
    29ee:	61 2f       	mov	r22, r17
    29f0:	77 27       	eor	r23, r23
    29f2:	67 fd       	sbrc	r22, 7
    29f4:	70 95       	com	r23
    29f6:	ed 81       	ldd	r30, Y+5	; 0x05
    29f8:	30 c0       	rjmp	.+96     	; 0x2a5a <readAccelXYZ+0xd8>
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    29fa:	81 30       	cpi	r24, 0x01	; 1
    29fc:	09 f0       	breq	.+2      	; 0x2a00 <readAccelXYZ+0x7e>
    29fe:	95 c0       	rjmp	.+298    	; 0x2b2a <readAccelXYZ+0x1a8>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    2a00:	80 91 13 02 	lds	r24, 0x0213
    2a04:	0e 94 89 1b 	call	0x3712	; 0x3712 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2a08:	82 e3       	ldi	r24, 0x32	; 50
    2a0a:	0e 94 e2 1b 	call	0x37c4	; 0x37c4 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2a0e:	80 91 13 02 	lds	r24, 0x0213
    2a12:	8f 5f       	subi	r24, 0xFF	; 255
    2a14:	0e 94 d7 1b 	call	0x37ae	; 0x37ae <i2c_rep_start>
    2a18:	8e 01       	movw	r16, r28
    2a1a:	0f 5f       	subi	r16, 0xFF	; 255
    2a1c:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    2a1e:	86 e0       	ldi	r24, 0x06	; 6
    2a20:	e8 2e       	mov	r14, r24
    2a22:	f1 2c       	mov	r15, r1
    2a24:	ec 0e       	add	r14, r28
    2a26:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    2a28:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <i2c_readAck>
    2a2c:	f8 01       	movw	r30, r16
    2a2e:	81 93       	st	Z+, r24
    2a30:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
		i2c_write(0x32);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    2a32:	ee 15       	cp	r30, r14
    2a34:	ff 05       	cpc	r31, r15
    2a36:	c1 f7       	brne	.-16     	; 0x2a28 <readAccelXYZ+0xa6>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2a38:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <i2c_readNak>
    2a3c:	18 2f       	mov	r17, r24
    2a3e:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    2a40:	0e 94 da 1b 	call	0x37b4	; 0x37b4 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2a44:	80 91 6e 05 	lds	r24, 0x056E
    2a48:	9a 81       	ldd	r25, Y+2	; 0x02
    2a4a:	29 81       	ldd	r18, Y+1	; 0x01
    2a4c:	4c 81       	ldd	r20, Y+4	; 0x04
    2a4e:	5b 81       	ldd	r21, Y+3	; 0x03
    2a50:	ed 81       	ldd	r30, Y+5	; 0x05
    2a52:	61 2f       	mov	r22, r17
    2a54:	77 27       	eor	r23, r23
    2a56:	67 fd       	sbrc	r22, 7
    2a58:	70 95       	com	r23
    2a5a:	88 23       	and	r24, r24
    2a5c:	41 f1       	breq	.+80     	; 0x2aae <readAccelXYZ+0x12c>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2a5e:	89 2f       	mov	r24, r25
    2a60:	99 27       	eor	r25, r25
    2a62:	87 fd       	sbrc	r24, 7
    2a64:	90 95       	com	r25
    2a66:	98 2f       	mov	r25, r24
    2a68:	88 27       	eor	r24, r24
    2a6a:	33 27       	eor	r19, r19
    2a6c:	27 fd       	sbrc	r18, 7
    2a6e:	30 95       	com	r19
    2a70:	82 2b       	or	r24, r18
    2a72:	93 2b       	or	r25, r19
    2a74:	90 93 1c 05 	sts	0x051C, r25
    2a78:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2a7c:	84 2f       	mov	r24, r20
    2a7e:	99 27       	eor	r25, r25
    2a80:	87 fd       	sbrc	r24, 7
    2a82:	90 95       	com	r25
    2a84:	98 2f       	mov	r25, r24
    2a86:	88 27       	eor	r24, r24
    2a88:	25 2f       	mov	r18, r21
    2a8a:	33 27       	eor	r19, r19
    2a8c:	27 fd       	sbrc	r18, 7
    2a8e:	30 95       	com	r19
    2a90:	82 2b       	or	r24, r18
    2a92:	93 2b       	or	r25, r19
    2a94:	90 93 1e 05 	sts	0x051E, r25
    2a98:	80 93 1d 05 	sts	0x051D, r24
			accZ = ((signed int)buff[5]<<8)|buff[4];    			// Z axis
    2a9c:	96 2f       	mov	r25, r22
    2a9e:	88 27       	eor	r24, r24
    2aa0:	2e 2f       	mov	r18, r30
    2aa2:	33 27       	eor	r19, r19
    2aa4:	27 fd       	sbrc	r18, 7
    2aa6:	30 95       	com	r19
    2aa8:	82 2b       	or	r24, r18
    2aaa:	93 2b       	or	r25, r19
    2aac:	39 c0       	rjmp	.+114    	; 0x2b20 <readAccelXYZ+0x19e>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2aae:	89 2f       	mov	r24, r25
    2ab0:	99 27       	eor	r25, r25
    2ab2:	87 fd       	sbrc	r24, 7
    2ab4:	90 95       	com	r25
    2ab6:	98 2f       	mov	r25, r24
    2ab8:	88 27       	eor	r24, r24
    2aba:	33 27       	eor	r19, r19
    2abc:	27 fd       	sbrc	r18, 7
    2abe:	30 95       	com	r19
    2ac0:	82 2b       	or	r24, r18
    2ac2:	93 2b       	or	r25, r19
    2ac4:	20 91 21 05 	lds	r18, 0x0521
    2ac8:	30 91 22 05 	lds	r19, 0x0522
    2acc:	82 1b       	sub	r24, r18
    2ace:	93 0b       	sbc	r25, r19
    2ad0:	90 93 1c 05 	sts	0x051C, r25
    2ad4:	80 93 1b 05 	sts	0x051B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2ad8:	84 2f       	mov	r24, r20
    2ada:	99 27       	eor	r25, r25
    2adc:	87 fd       	sbrc	r24, 7
    2ade:	90 95       	com	r25
    2ae0:	98 2f       	mov	r25, r24
    2ae2:	88 27       	eor	r24, r24
    2ae4:	25 2f       	mov	r18, r21
    2ae6:	33 27       	eor	r19, r19
    2ae8:	27 fd       	sbrc	r18, 7
    2aea:	30 95       	com	r19
    2aec:	82 2b       	or	r24, r18
    2aee:	93 2b       	or	r25, r19
    2af0:	20 91 23 05 	lds	r18, 0x0523
    2af4:	30 91 24 05 	lds	r19, 0x0524
    2af8:	82 1b       	sub	r24, r18
    2afa:	93 0b       	sbc	r25, r19
    2afc:	90 93 1e 05 	sts	0x051E, r25
    2b00:	80 93 1d 05 	sts	0x051D, r24
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
    2b04:	96 2f       	mov	r25, r22
    2b06:	88 27       	eor	r24, r24
    2b08:	2e 2f       	mov	r18, r30
    2b0a:	33 27       	eor	r19, r19
    2b0c:	27 fd       	sbrc	r18, 7
    2b0e:	30 95       	com	r19
    2b10:	82 2b       	or	r24, r18
    2b12:	93 2b       	or	r25, r19
    2b14:	20 91 25 05 	lds	r18, 0x0525
    2b18:	30 91 26 05 	lds	r19, 0x0526
    2b1c:	82 1b       	sub	r24, r18
    2b1e:	93 0b       	sbc	r25, r19
    2b20:	90 93 20 05 	sts	0x0520, r25
    2b24:	80 93 1f 05 	sts	0x051F, r24
    2b28:	0c c0       	rjmp	.+24     	; 0x2b42 <readAccelXYZ+0x1c0>
		}

	} else {

		accX = 0;
    2b2a:	10 92 1c 05 	sts	0x051C, r1
    2b2e:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2b32:	10 92 1e 05 	sts	0x051E, r1
    2b36:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    2b3a:	10 92 20 05 	sts	0x0520, r1
    2b3e:	10 92 1f 05 	sts	0x051F, r1

	}

}
    2b42:	26 96       	adiw	r28, 0x06	; 6
    2b44:	0f b6       	in	r0, 0x3f	; 63
    2b46:	f8 94       	cli
    2b48:	de bf       	out	0x3e, r29	; 62
    2b4a:	0f be       	out	0x3f, r0	; 63
    2b4c:	cd bf       	out	0x3d, r28	; 61
    2b4e:	cf 91       	pop	r28
    2b50:	df 91       	pop	r29
    2b52:	1f 91       	pop	r17
    2b54:	0f 91       	pop	r16
    2b56:	ff 90       	pop	r15
    2b58:	ef 90       	pop	r14
    2b5a:	08 95       	ret

00002b5c <readAccelXY>:

	return 0;

}

void readAccelXY() {
    2b5c:	ef 92       	push	r14
    2b5e:	ff 92       	push	r15
    2b60:	0f 93       	push	r16
    2b62:	1f 93       	push	r17

	int i = 0;
	signed char buff[4];

	if(useAccel == USE_MMAX7455L) {
    2b64:	80 91 1a 05 	lds	r24, 0x051A
    2b68:	88 23       	and	r24, r24
    2b6a:	31 f4       	brne	.+12     	; 0x2b78 <readAccelXY+0x1c>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2b6c:	80 91 13 02 	lds	r24, 0x0213
    2b70:	0e 94 89 1b 	call	0x3712	; 0x3712 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2b74:	80 e0       	ldi	r24, 0x00	; 0
    2b76:	08 c0       	rjmp	.+16     	; 0x2b88 <readAccelXY+0x2c>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
		}

	} else if(useAccel == USE_ADXL345) {
    2b78:	81 30       	cpi	r24, 0x01	; 1
    2b7a:	09 f0       	breq	.+2      	; 0x2b7e <readAccelXY+0x22>
    2b7c:	58 c0       	rjmp	.+176    	; 0x2c2e <readAccelXY+0xd2>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2b7e:	80 91 13 02 	lds	r24, 0x0213
    2b82:	0e 94 89 1b 	call	0x3712	; 0x3712 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2b86:	82 e3       	ldi	r24, 0x32	; 50
    2b88:	0e 94 e2 1b 	call	0x37c4	; 0x37c4 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2b8c:	80 91 13 02 	lds	r24, 0x0213
    2b90:	8f 5f       	subi	r24, 0xFF	; 255
    2b92:	0e 94 d7 1b 	call	0x37ae	; 0x37ae <i2c_rep_start>

		for(i=0; i<3; i++) {
			buff[i] = i2c_readAck();								// read one byte at a time
    2b96:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <i2c_readAck>
    2b9a:	e8 2e       	mov	r14, r24
    2b9c:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <i2c_readAck>
    2ba0:	08 2f       	mov	r16, r24
    2ba2:	0e 94 f4 1b 	call	0x37e8	; 0x37e8 <i2c_readAck>
    2ba6:	f8 2e       	mov	r15, r24
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2ba8:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <i2c_readNak>
    2bac:	18 2f       	mov	r17, r24
		i2c_stop();													// set stop conditon = release bus
    2bae:	0e 94 da 1b 	call	0x37b4	; 0x37b4 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2bb2:	80 91 6e 05 	lds	r24, 0x056E
    2bb6:	20 2f       	mov	r18, r16
    2bb8:	33 27       	eor	r19, r19
    2bba:	27 fd       	sbrc	r18, 7
    2bbc:	30 95       	com	r19
    2bbe:	4e 2d       	mov	r20, r14
    2bc0:	55 27       	eor	r21, r21
    2bc2:	47 fd       	sbrc	r20, 7
    2bc4:	50 95       	com	r21
    2bc6:	61 2f       	mov	r22, r17
    2bc8:	77 27       	eor	r23, r23
    2bca:	67 fd       	sbrc	r22, 7
    2bcc:	70 95       	com	r23
    2bce:	ef 2d       	mov	r30, r15
    2bd0:	ff 27       	eor	r31, r31
    2bd2:	e7 fd       	sbrc	r30, 7
    2bd4:	f0 95       	com	r31
    2bd6:	88 23       	and	r24, r24
    2bd8:	69 f0       	breq	.+26     	; 0x2bf4 <readAccelXY+0x98>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2bda:	92 2f       	mov	r25, r18
    2bdc:	88 27       	eor	r24, r24
    2bde:	84 2b       	or	r24, r20
    2be0:	95 2b       	or	r25, r21
    2be2:	90 93 1c 05 	sts	0x051C, r25
    2be6:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2bea:	96 2f       	mov	r25, r22
    2bec:	88 27       	eor	r24, r24
    2bee:	8e 2b       	or	r24, r30
    2bf0:	9f 2b       	or	r25, r31
    2bf2:	18 c0       	rjmp	.+48     	; 0x2c24 <readAccelXY+0xc8>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2bf4:	92 2f       	mov	r25, r18
    2bf6:	88 27       	eor	r24, r24
    2bf8:	84 2b       	or	r24, r20
    2bfa:	95 2b       	or	r25, r21
    2bfc:	20 91 21 05 	lds	r18, 0x0521
    2c00:	30 91 22 05 	lds	r19, 0x0522
    2c04:	82 1b       	sub	r24, r18
    2c06:	93 0b       	sbc	r25, r19
    2c08:	90 93 1c 05 	sts	0x051C, r25
    2c0c:	80 93 1b 05 	sts	0x051B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2c10:	96 2f       	mov	r25, r22
    2c12:	88 27       	eor	r24, r24
    2c14:	8e 2b       	or	r24, r30
    2c16:	9f 2b       	or	r25, r31
    2c18:	20 91 23 05 	lds	r18, 0x0523
    2c1c:	30 91 24 05 	lds	r19, 0x0524
    2c20:	82 1b       	sub	r24, r18
    2c22:	93 0b       	sbc	r25, r19
    2c24:	90 93 1e 05 	sts	0x051E, r25
    2c28:	80 93 1d 05 	sts	0x051D, r24
    2c2c:	08 c0       	rjmp	.+16     	; 0x2c3e <readAccelXY+0xe2>
		}

	} else {

		accX = 0;
    2c2e:	10 92 1c 05 	sts	0x051C, r1
    2c32:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2c36:	10 92 1e 05 	sts	0x051E, r1
    2c3a:	10 92 1d 05 	sts	0x051D, r1

	}

}
    2c3e:	1f 91       	pop	r17
    2c40:	0f 91       	pop	r16
    2c42:	ff 90       	pop	r15
    2c44:	ef 90       	pop	r14
    2c46:	08 95       	ret

00002c48 <initAccelerometer>:

void initAccelerometer() {

	unsigned char ret;

	i2c_init();		// init I2C bus
    2c48:	0e 94 81 1b 	call	0x3702	; 0x3702 <i2c_init>

	ret = initMMA7455L();
    2c4c:	0e 94 6c 14 	call	0x28d8	; 0x28d8 <initMMA7455L>

	if(ret) {		// MMA7455L doesn't respond, try with ADXL345
    2c50:	88 23       	and	r24, r24
    2c52:	89 f0       	breq	.+34     	; 0x2c76 <initAccelerometer+0x2e>
		accelAddress = ADXL345_ADDR;
    2c54:	86 ea       	ldi	r24, 0xA6	; 166
    2c56:	90 e0       	ldi	r25, 0x00	; 0
    2c58:	90 93 14 02 	sts	0x0214, r25
    2c5c:	80 93 13 02 	sts	0x0213, r24
		ret = initADXL345();
    2c60:	0e 94 3c 14 	call	0x2878	; 0x2878 <initADXL345>
		if(ret) {	// accelerometer not available
    2c64:	88 23       	and	r24, r24
    2c66:	21 f0       	breq	.+8      	; 0x2c70 <initAccelerometer+0x28>
			useAccel = USE_NO_ACCEL;
    2c68:	82 e0       	ldi	r24, 0x02	; 2
    2c6a:	80 93 1a 05 	sts	0x051A, r24
    2c6e:	08 95       	ret
		} else {
			useAccel = USE_ADXL345;
    2c70:	81 e0       	ldi	r24, 0x01	; 1
    2c72:	80 93 1a 05 	sts	0x051A, r24
    2c76:	08 95       	ret

00002c78 <calibrateSensors>:

#include "sensors.h"


void calibrateSensors() {
    2c78:	0f 93       	push	r16
    2c7a:	1f 93       	push	r17
    2c7c:	cf 93       	push	r28
    2c7e:	df 93       	push	r29

	unsigned int i=0;

	pwm_red = 0;
    2c80:	10 92 0c 02 	sts	0x020C, r1
	pwm_green = 0;
    2c84:	10 92 0d 02 	sts	0x020D, r1
	pwm_blue = 0;
    2c88:	10 92 0e 02 	sts	0x020E, r1
	updateRedLed(pwm_red);
    2c8c:	80 e0       	ldi	r24, 0x00	; 0
    2c8e:	0e 94 de 08 	call	0x11bc	; 0x11bc <updateRedLed>
	updateGreenLed(pwm_green);
    2c92:	80 91 0d 02 	lds	r24, 0x020D
    2c96:	0e 94 f4 08 	call	0x11e8	; 0x11e8 <updateGreenLed>
	updateBlueLed(pwm_blue);
    2c9a:	80 91 0e 02 	lds	r24, 0x020E
    2c9e:	0e 94 0a 09 	call	0x1214	; 0x1214 <updateBlueLed>

	calibrationCycle = 0;
    2ca2:	10 92 3c 05 	sts	0x053C, r1
    2ca6:	10 92 3b 05 	sts	0x053B, r1
	startCalibration = 1;
    2caa:	81 e0       	ldi	r24, 0x01	; 1
    2cac:	80 93 6e 05 	sts	0x056E, r24
					}
					accOffsetXSum = 0;
					accOffsetYSum = 0;
					accOffsetZSum = 0;

					calibrationCycle++;
    2cb0:	01 e0       	ldi	r16, 0x01	; 1
    2cb2:	10 e0       	ldi	r17, 0x00	; 0
    2cb4:	c8 c0       	rjmp	.+400    	; 0x2e46 <calibrateSensors+0x1ce>
	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {

		readAccelXYZ();
    2cb6:	0e 94 c1 14 	call	0x2982	; 0x2982 <readAccelXYZ>

		if(calibrationCycle<=CALIBRATION_CYCLES) {
    2cba:	60 91 3b 05 	lds	r22, 0x053B
    2cbe:	70 91 3c 05 	lds	r23, 0x053C
    2cc2:	61 31       	cpi	r22, 0x11	; 17
    2cc4:	71 05       	cpc	r23, r1
    2cc6:	0c f0       	brlt	.+2      	; 0x2cca <calibrateSensors+0x52>
    2cc8:	74 c0       	rjmp	.+232    	; 0x2db2 <calibrateSensors+0x13a>

			if(proxUpdated) {
    2cca:	80 91 c6 03 	lds	r24, 0x03C6
    2cce:	88 23       	and	r24, r24
    2cd0:	09 f4       	brne	.+2      	; 0x2cd4 <calibrateSensors+0x5c>
    2cd2:	b9 c0       	rjmp	.+370    	; 0x2e46 <calibrateSensors+0x1ce>

				proxUpdated = 0;
    2cd4:	10 92 c6 03 	sts	0x03C6, r1

				if(calibrationCycle==0) {		// reset all variables
    2cd8:	61 15       	cp	r22, r1
    2cda:	71 05       	cpc	r23, r1
    2cdc:	f9 f4       	brne	.+62     	; 0x2d1c <calibrateSensors+0xa4>
    2cde:	ef e8       	ldi	r30, 0x8F	; 143
    2ce0:	f3 e0       	ldi	r31, 0x03	; 3
    2ce2:	a7 e7       	ldi	r26, 0x77	; 119
    2ce4:	b3 e0       	ldi	r27, 0x03	; 3
					for(i=0; i<12; i++) {
						proximitySum[i] = 0;
    2ce6:	11 92       	st	Z+, r1
    2ce8:	11 92       	st	Z+, r1
    2cea:	11 92       	st	Z+, r1
    2cec:	11 92       	st	Z+, r1
						proximityOffset[i] = 0;
    2cee:	1d 92       	st	X+, r1
    2cf0:	1d 92       	st	X+, r1
			if(proxUpdated) {

				proxUpdated = 0;

				if(calibrationCycle==0) {		// reset all variables
					for(i=0; i<12; i++) {
    2cf2:	83 e0       	ldi	r24, 0x03	; 3
    2cf4:	ef 3b       	cpi	r30, 0xBF	; 191
    2cf6:	f8 07       	cpc	r31, r24
    2cf8:	b1 f7       	brne	.-20     	; 0x2ce6 <calibrateSensors+0x6e>
						proximitySum[i] = 0;
						proximityOffset[i] = 0;
					}
					accOffsetXSum = 0;
    2cfa:	10 92 28 05 	sts	0x0528, r1
    2cfe:	10 92 27 05 	sts	0x0527, r1
					accOffsetYSum = 0;
    2d02:	10 92 2a 05 	sts	0x052A, r1
    2d06:	10 92 29 05 	sts	0x0529, r1
					accOffsetZSum = 0;
    2d0a:	10 92 2c 05 	sts	0x052C, r1
    2d0e:	10 92 2b 05 	sts	0x052B, r1

					calibrationCycle++;
    2d12:	10 93 3c 05 	sts	0x053C, r17
    2d16:	00 93 3b 05 	sts	0x053B, r16
    2d1a:	95 c0       	rjmp	.+298    	; 0x2e46 <calibrateSensors+0x1ce>

					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
    2d1c:	ef e8       	ldi	r30, 0x8F	; 143
    2d1e:	f3 e0       	ldi	r31, 0x03	; 3
    2d20:	cf e5       	ldi	r28, 0x5F	; 95
    2d22:	d3 e0       	ldi	r29, 0x03	; 3
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
					proximitySum[i] += proximityResult[i];
    2d24:	29 91       	ld	r18, Y+
    2d26:	39 91       	ld	r19, Y+
    2d28:	44 27       	eor	r20, r20
    2d2a:	37 fd       	sbrc	r19, 7
    2d2c:	40 95       	com	r20
    2d2e:	54 2f       	mov	r21, r20
    2d30:	80 81       	ld	r24, Z
    2d32:	91 81       	ldd	r25, Z+1	; 0x01
    2d34:	a2 81       	ldd	r26, Z+2	; 0x02
    2d36:	b3 81       	ldd	r27, Z+3	; 0x03
    2d38:	82 0f       	add	r24, r18
    2d3a:	93 1f       	adc	r25, r19
    2d3c:	a4 1f       	adc	r26, r20
    2d3e:	b5 1f       	adc	r27, r21
    2d40:	81 93       	st	Z+, r24
    2d42:	91 93       	st	Z+, r25
    2d44:	a1 93       	st	Z+, r26
    2d46:	b1 93       	st	Z+, r27
					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
    2d48:	83 e0       	ldi	r24, 0x03	; 3
    2d4a:	ef 3b       	cpi	r30, 0xBF	; 191
    2d4c:	f8 07       	cpc	r31, r24
    2d4e:	51 f7       	brne	.-44     	; 0x2d24 <calibrateSensors+0xac>
					proximitySum[i] += proximityResult[i];
				}

				accOffsetXSum += accX;
    2d50:	80 91 27 05 	lds	r24, 0x0527
    2d54:	90 91 28 05 	lds	r25, 0x0528
    2d58:	20 91 1b 05 	lds	r18, 0x051B
    2d5c:	30 91 1c 05 	lds	r19, 0x051C
    2d60:	82 0f       	add	r24, r18
    2d62:	93 1f       	adc	r25, r19
    2d64:	90 93 28 05 	sts	0x0528, r25
    2d68:	80 93 27 05 	sts	0x0527, r24
				accOffsetYSum += accY;
    2d6c:	80 91 29 05 	lds	r24, 0x0529
    2d70:	90 91 2a 05 	lds	r25, 0x052A
    2d74:	20 91 1d 05 	lds	r18, 0x051D
    2d78:	30 91 1e 05 	lds	r19, 0x051E
    2d7c:	82 0f       	add	r24, r18
    2d7e:	93 1f       	adc	r25, r19
    2d80:	90 93 2a 05 	sts	0x052A, r25
    2d84:	80 93 29 05 	sts	0x0529, r24
				accOffsetZSum += accZ;
    2d88:	80 91 2b 05 	lds	r24, 0x052B
    2d8c:	90 91 2c 05 	lds	r25, 0x052C
    2d90:	20 91 1f 05 	lds	r18, 0x051F
    2d94:	30 91 20 05 	lds	r19, 0x0520
    2d98:	82 0f       	add	r24, r18
    2d9a:	93 1f       	adc	r25, r19
    2d9c:	90 93 2c 05 	sts	0x052C, r25
    2da0:	80 93 2b 05 	sts	0x052B, r24

				calibrationCycle++;
    2da4:	6f 5f       	subi	r22, 0xFF	; 255
    2da6:	7f 4f       	sbci	r23, 0xFF	; 255
    2da8:	70 93 3c 05 	sts	0x053C, r23
    2dac:	60 93 3b 05 	sts	0x053B, r22
    2db0:	4a c0       	rjmp	.+148    	; 0x2e46 <calibrateSensors+0x1ce>
    2db2:	ef e8       	ldi	r30, 0x8F	; 143
    2db4:	f3 e0       	ldi	r31, 0x03	; 3
    2db6:	c7 e7       	ldi	r28, 0x77	; 119
    2db8:	d3 e0       	ldi	r29, 0x03	; 3
			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
    2dba:	81 91       	ld	r24, Z+
    2dbc:	91 91       	ld	r25, Z+
    2dbe:	a1 91       	ld	r26, Z+
    2dc0:	b1 91       	ld	r27, Z+
    2dc2:	54 e0       	ldi	r21, 0x04	; 4
    2dc4:	b6 95       	lsr	r27
    2dc6:	a7 95       	ror	r26
    2dc8:	97 95       	ror	r25
    2dca:	87 95       	ror	r24
    2dcc:	5a 95       	dec	r21
    2dce:	d1 f7       	brne	.-12     	; 0x2dc4 <calibrateSensors+0x14c>
    2dd0:	89 93       	st	Y+, r24
    2dd2:	99 93       	st	Y+, r25

			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
    2dd4:	83 e0       	ldi	r24, 0x03	; 3
    2dd6:	ef 3b       	cpi	r30, 0xBF	; 191
    2dd8:	f8 07       	cpc	r31, r24
    2dda:	79 f7       	brne	.-34     	; 0x2dba <calibrateSensors+0x142>
    2ddc:	e7 e8       	ldi	r30, 0x87	; 135
    2dde:	f3 e0       	ldi	r31, 0x03	; 3
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
				proximityOffset[i] -= 512;
    2de0:	80 81       	ld	r24, Z
    2de2:	91 81       	ldd	r25, Z+1	; 0x01
    2de4:	80 50       	subi	r24, 0x00	; 0
    2de6:	92 40       	sbci	r25, 0x02	; 2
    2de8:	81 93       	st	Z+, r24
    2dea:	91 93       	st	Z+, r25

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
    2dec:	83 e0       	ldi	r24, 0x03	; 3
    2dee:	ef 38       	cpi	r30, 0x8F	; 143
    2df0:	f8 07       	cpc	r31, r24
    2df2:	b1 f7       	brne	.-20     	; 0x2de0 <calibrateSensors+0x168>
				proximityOffset[i] -= 512;
			}

			accOffsetX = accOffsetXSum>>4;
    2df4:	80 91 27 05 	lds	r24, 0x0527
    2df8:	90 91 28 05 	lds	r25, 0x0528
    2dfc:	44 e0       	ldi	r20, 0x04	; 4
    2dfe:	95 95       	asr	r25
    2e00:	87 95       	ror	r24
    2e02:	4a 95       	dec	r20
    2e04:	e1 f7       	brne	.-8      	; 0x2dfe <calibrateSensors+0x186>
    2e06:	90 93 22 05 	sts	0x0522, r25
    2e0a:	80 93 21 05 	sts	0x0521, r24
			accOffsetY = accOffsetYSum>>4;
    2e0e:	80 91 29 05 	lds	r24, 0x0529
    2e12:	90 91 2a 05 	lds	r25, 0x052A
    2e16:	34 e0       	ldi	r19, 0x04	; 4
    2e18:	95 95       	asr	r25
    2e1a:	87 95       	ror	r24
    2e1c:	3a 95       	dec	r19
    2e1e:	e1 f7       	brne	.-8      	; 0x2e18 <calibrateSensors+0x1a0>
    2e20:	90 93 24 05 	sts	0x0524, r25
    2e24:	80 93 23 05 	sts	0x0523, r24
			accOffsetZ = accOffsetZSum>>4;
    2e28:	80 91 2b 05 	lds	r24, 0x052B
    2e2c:	90 91 2c 05 	lds	r25, 0x052C
    2e30:	24 e0       	ldi	r18, 0x04	; 4
    2e32:	95 95       	asr	r25
    2e34:	87 95       	ror	r24
    2e36:	2a 95       	dec	r18
    2e38:	e1 f7       	brne	.-8      	; 0x2e32 <calibrateSensors+0x1ba>
    2e3a:	90 93 26 05 	sts	0x0526, r25
    2e3e:	80 93 25 05 	sts	0x0525, r24

			startCalibration = 0;
    2e42:	10 92 6e 05 	sts	0x056E, r1
	updateBlueLed(pwm_blue);

	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {
    2e46:	80 91 6e 05 	lds	r24, 0x056E
    2e4a:	88 23       	and	r24, r24
    2e4c:	09 f0       	breq	.+2      	; 0x2e50 <calibrateSensors+0x1d8>
    2e4e:	33 cf       	rjmp	.-410    	; 0x2cb6 <calibrateSensors+0x3e>

		}

	}

	pwm_red = 255;
    2e50:	8f ef       	ldi	r24, 0xFF	; 255
    2e52:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    2e56:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    2e5a:	80 93 0e 02 	sts	0x020E, r24
	updateRedLed(pwm_red);
    2e5e:	0e 94 de 08 	call	0x11bc	; 0x11bc <updateRedLed>
	updateGreenLed(pwm_green);
    2e62:	80 91 0d 02 	lds	r24, 0x020D
    2e66:	0e 94 f4 08 	call	0x11e8	; 0x11e8 <updateGreenLed>
	updateBlueLed(pwm_blue);
    2e6a:	80 91 0e 02 	lds	r24, 0x020E
    2e6e:	0e 94 0a 09 	call	0x1214	; 0x1214 <updateBlueLed>

}
    2e72:	df 91       	pop	r29
    2e74:	cf 91       	pop	r28
    2e76:	1f 91       	pop	r17
    2e78:	0f 91       	pop	r16
    2e7a:	08 95       	ret

00002e7c <init_speed_control>:
	//d_speed_control = 5;
	//i_speed_control = 10;
	//i_limit_speed_control = 3200;
	//k_ff_speed_control_left = INIT_KFF;
	//k_ff_speed_control_right = INIT_KFF;
}
    2e7c:	08 95       	ret

00002e7e <start_vertical_speed_control_left>:

void start_vertical_speed_control_left(signed int *pwm_left) {
    2e7e:	dc 01       	movw	r26, r24
	
	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).
	
	if(*pwm_left==0) {
    2e80:	8d 91       	ld	r24, X+
    2e82:	9c 91       	ld	r25, X
    2e84:	11 97       	sbiw	r26, 0x01	; 1
    2e86:	00 97       	sbiw	r24, 0x00	; 0
    2e88:	69 f4       	brne	.+26     	; 0x2ea4 <start_vertical_speed_control_left+0x26>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    2e8a:	10 92 00 04 	sts	0x0400, r1
    2e8e:	10 92 ff 03 	sts	0x03FF, r1
		delta_left_speed_current = 0;
    2e92:	10 92 44 05 	sts	0x0544, r1
    2e96:	10 92 43 05 	sts	0x0543, r1
		delta_left_speed_prev = 0;
    2e9a:	10 92 5e 05 	sts	0x055E, r1
    2e9e:	10 92 5d 05 	sts	0x055D, r1
    2ea2:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    2ea4:	40 91 2d 05 	lds	r20, 0x052D
    2ea8:	50 91 2e 05 	lds	r21, 0x052E
    2eac:	21 e0       	ldi	r18, 0x01	; 1
    2eae:	4e 30       	cpi	r20, 0x0E	; 14
    2eb0:	52 07       	cpc	r21, r18
    2eb2:	4c f0       	brlt	.+18     	; 0x2ec6 <start_vertical_speed_control_left+0x48>
		if(*pwm_left > 0) {
    2eb4:	18 16       	cp	r1, r24
    2eb6:	19 06       	cpc	r1, r25
    2eb8:	1c f4       	brge	.+6      	; 0x2ec0 <start_vertical_speed_control_left+0x42>
			k_ff_speed_control_left = INIT_KFF - ((360 - currentAngle)>>2);
    2eba:	28 e6       	ldi	r18, 0x68	; 104
    2ebc:	31 e0       	ldi	r19, 0x01	; 1
    2ebe:	18 c0       	rjmp	.+48     	; 0x2ef0 <start_vertical_speed_control_left+0x72>
		} else {
			k_ff_speed_control_left = INIT_KFF + ((360 - currentAngle)>>2);
    2ec0:	88 e6       	ldi	r24, 0x68	; 104
    2ec2:	91 e0       	ldi	r25, 0x01	; 1
    2ec4:	0b c0       	rjmp	.+22     	; 0x2edc <start_vertical_speed_control_left+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    2ec6:	44 3b       	cpi	r20, 0xB4	; 180
    2ec8:	51 05       	cpc	r21, r1
    2eca:	1c f4       	brge	.+6      	; 0x2ed2 <start_vertical_speed_control_left+0x54>
		if(*pwm_left > 0) {
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    2ecc:	4a 35       	cpi	r20, 0x5A	; 90
    2ece:	51 05       	cpc	r21, r1
    2ed0:	b4 f0       	brlt	.+44     	; 0x2efe <start_vertical_speed_control_left+0x80>
		if(*pwm_left > 0) {
    2ed2:	18 16       	cp	r1, r24
    2ed4:	19 06       	cpc	r1, r25
    2ed6:	54 f4       	brge	.+20     	; 0x2eec <start_vertical_speed_control_left+0x6e>
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
    2ed8:	84 eb       	ldi	r24, 0xB4	; 180
    2eda:	90 e0       	ldi	r25, 0x00	; 0
    2edc:	84 1b       	sub	r24, r20
    2ede:	95 0b       	sbc	r25, r21
    2ee0:	95 95       	asr	r25
    2ee2:	87 95       	ror	r24
    2ee4:	95 95       	asr	r25
    2ee6:	87 95       	ror	r24
    2ee8:	49 96       	adiw	r24, 0x19	; 25
    2eea:	1c c0       	rjmp	.+56     	; 0x2f24 <start_vertical_speed_control_left+0xa6>
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
    2eec:	24 eb       	ldi	r18, 0xB4	; 180
    2eee:	30 e0       	ldi	r19, 0x00	; 0
    2ef0:	24 1b       	sub	r18, r20
    2ef2:	35 0b       	sbc	r19, r21
    2ef4:	35 95       	asr	r19
    2ef6:	27 95       	ror	r18
    2ef8:	35 95       	asr	r19
    2efa:	27 95       	ror	r18
    2efc:	0f c0       	rjmp	.+30     	; 0x2f1c <start_vertical_speed_control_left+0x9e>
    2efe:	9a 01       	movw	r18, r20
    2f00:	35 95       	asr	r19
    2f02:	27 95       	ror	r18
    2f04:	35 95       	asr	r19
    2f06:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_left > 0) {
    2f08:	18 16       	cp	r1, r24
    2f0a:	19 06       	cpc	r1, r25
    2f0c:	3c f4       	brge	.+14     	; 0x2f1c <start_vertical_speed_control_left+0x9e>
			k_ff_speed_control_left = INIT_KFF + (currentAngle>>2);
    2f0e:	27 5e       	subi	r18, 0xE7	; 231
    2f10:	3f 4f       	sbci	r19, 0xFF	; 255
    2f12:	30 93 04 02 	sts	0x0204, r19
    2f16:	20 93 03 02 	sts	0x0203, r18
    2f1a:	08 c0       	rjmp	.+16     	; 0x2f2c <start_vertical_speed_control_left+0xae>
		} else {
			k_ff_speed_control_left = INIT_KFF - (currentAngle>>2);
    2f1c:	89 e1       	ldi	r24, 0x19	; 25
    2f1e:	90 e0       	ldi	r25, 0x00	; 0
    2f20:	82 1b       	sub	r24, r18
    2f22:	93 0b       	sbc	r25, r19
    2f24:	90 93 04 02 	sts	0x0204, r25
    2f28:	80 93 03 02 	sts	0x0203, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    2f2c:	e0 91 43 05 	lds	r30, 0x0543
    2f30:	f0 91 44 05 	lds	r31, 0x0544
    2f34:	f0 93 5e 05 	sts	0x055E, r31
    2f38:	e0 93 5d 05 	sts	0x055D, r30
	if(*pwm_left >= 0) {
    2f3c:	8d 91       	ld	r24, X+
    2f3e:	9c 91       	ld	r25, X
    2f40:	11 97       	sbiw	r26, 0x01	; 1
    2f42:	20 91 ef 03 	lds	r18, 0x03EF
    2f46:	30 91 f0 03 	lds	r19, 0x03F0
    2f4a:	97 fd       	sbrc	r25, 7
    2f4c:	03 c0       	rjmp	.+6      	; 0x2f54 <start_vertical_speed_control_left+0xd6>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    2f4e:	82 1b       	sub	r24, r18
    2f50:	93 0b       	sbc	r25, r19
    2f52:	02 c0       	rjmp	.+4      	; 0x2f58 <start_vertical_speed_control_left+0xda>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    2f54:	82 0f       	add	r24, r18
    2f56:	93 1f       	adc	r25, r19
    2f58:	90 93 44 05 	sts	0x0544, r25
    2f5c:	80 93 43 05 	sts	0x0543, r24
	}
	// sum the error
	delta_left_speed_sum += delta_left_speed_current;
    2f60:	60 91 43 05 	lds	r22, 0x0543
    2f64:	70 91 44 05 	lds	r23, 0x0544
    2f68:	80 91 ff 03 	lds	r24, 0x03FF
    2f6c:	90 91 00 04 	lds	r25, 0x0400
    2f70:	86 0f       	add	r24, r22
    2f72:	97 1f       	adc	r25, r23
    2f74:	90 93 00 04 	sts	0x0400, r25
    2f78:	80 93 ff 03 	sts	0x03FF, r24

	if(delta_left_speed_sum > I_LIMIT_VERTICAL) {
    2f7c:	26 e0       	ldi	r18, 0x06	; 6
    2f7e:	81 34       	cpi	r24, 0x41	; 65
    2f80:	92 07       	cpc	r25, r18
    2f82:	1c f0       	brlt	.+6      	; 0x2f8a <start_vertical_speed_control_left+0x10c>
		delta_left_speed_sum = I_LIMIT_VERTICAL;
    2f84:	80 e4       	ldi	r24, 0x40	; 64
    2f86:	96 e0       	ldi	r25, 0x06	; 6
    2f88:	05 c0       	rjmp	.+10     	; 0x2f94 <start_vertical_speed_control_left+0x116>
	} else if(delta_left_speed_sum < -I_LIMIT_VERTICAL) {
    2f8a:	80 5c       	subi	r24, 0xC0	; 192
    2f8c:	99 4f       	sbci	r25, 0xF9	; 249
    2f8e:	34 f4       	brge	.+12     	; 0x2f9c <start_vertical_speed_control_left+0x11e>
		delta_left_speed_sum = -I_LIMIT_VERTICAL;
    2f90:	80 ec       	ldi	r24, 0xC0	; 192
    2f92:	99 ef       	ldi	r25, 0xF9	; 249
    2f94:	90 93 00 04 	sts	0x0400, r25
    2f98:	80 93 ff 03 	sts	0x03FF, r24
	    
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_left_speed_controller = (signed int)(k_ff_speed_control_left*(*pwm_left));
	pwm_left_speed_controller += (signed int)(P_VERTICAL * delta_left_speed_current);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_VERTICAL);
	pwm_left_speed_controller += (signed int)(I_VERTICAL*delta_left_speed_sum);
    2f9c:	80 91 ff 03 	lds	r24, 0x03FF
    2fa0:	90 91 00 04 	lds	r25, 0x0400
    2fa4:	ac 01       	movw	r20, r24
    2fa6:	44 0f       	add	r20, r20
    2fa8:	55 1f       	adc	r21, r21
    2faa:	48 0f       	add	r20, r24
    2fac:	59 1f       	adc	r21, r25
    2fae:	cb 01       	movw	r24, r22
    2fb0:	88 0f       	add	r24, r24
    2fb2:	99 1f       	adc	r25, r25
    2fb4:	9b 01       	movw	r18, r22
    2fb6:	22 0f       	add	r18, r18
    2fb8:	33 1f       	adc	r19, r19
    2fba:	22 0f       	add	r18, r18
    2fbc:	33 1f       	adc	r19, r19
    2fbe:	22 0f       	add	r18, r18
    2fc0:	33 1f       	adc	r19, r19
    2fc2:	82 0f       	add	r24, r18
    2fc4:	93 1f       	adc	r25, r19
    2fc6:	48 0f       	add	r20, r24
    2fc8:	59 1f       	adc	r21, r25
    2fca:	e6 1b       	sub	r30, r22
    2fcc:	f7 0b       	sbc	r31, r23
    2fce:	ee 0f       	add	r30, r30
    2fd0:	ff 1f       	adc	r31, r31
    2fd2:	4e 0f       	add	r20, r30
    2fd4:	5f 1f       	adc	r21, r31
    2fd6:	2d 91       	ld	r18, X+
    2fd8:	3c 91       	ld	r19, X
    2fda:	11 97       	sbiw	r26, 0x01	; 1
    2fdc:	80 91 03 02 	lds	r24, 0x0203
    2fe0:	90 91 04 02 	lds	r25, 0x0204
    2fe4:	bc 01       	movw	r22, r24
    2fe6:	26 9f       	mul	r18, r22
    2fe8:	c0 01       	movw	r24, r0
    2fea:	27 9f       	mul	r18, r23
    2fec:	90 0d       	add	r25, r0
    2fee:	36 9f       	mul	r19, r22
    2ff0:	90 0d       	add	r25, r0
    2ff2:	11 24       	eor	r1, r1
    2ff4:	48 0f       	add	r20, r24
    2ff6:	59 1f       	adc	r21, r25
    2ff8:	50 93 fe 03 	sts	0x03FE, r21
    2ffc:	40 93 fd 03 	sts	0x03FD, r20

	// avoid to change motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    3000:	57 ff       	sbrs	r21, 7
    3002:	0f c0       	rjmp	.+30     	; 0x3022 <start_vertical_speed_control_left+0x1a4>
		pwm_left_speed_controller = 0;
    3004:	11 96       	adiw	r26, 0x01	; 1
    3006:	8c 91       	ld	r24, X
    3008:	11 97       	sbiw	r26, 0x01	; 1
    300a:	99 27       	eor	r25, r25
    300c:	87 fd       	sbrc	r24, 7
    300e:	90 95       	com	r25
    3010:	99 0f       	add	r25, r25
    3012:	88 0b       	sbc	r24, r24
    3014:	98 2f       	mov	r25, r24
    3016:	84 23       	and	r24, r20
    3018:	95 23       	and	r25, r21
    301a:	90 93 fe 03 	sts	0x03FE, r25
    301e:	80 93 fd 03 	sts	0x03FD, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    3022:	80 91 fd 03 	lds	r24, 0x03FD
    3026:	90 91 fe 03 	lds	r25, 0x03FE
    302a:	18 16       	cp	r1, r24
    302c:	19 06       	cpc	r1, r25
    302e:	4c f4       	brge	.+18     	; 0x3042 <start_vertical_speed_control_left+0x1c4>
    3030:	8d 91       	ld	r24, X+
    3032:	9c 91       	ld	r25, X
    3034:	11 97       	sbiw	r26, 0x01	; 1
    3036:	97 ff       	sbrs	r25, 7
    3038:	04 c0       	rjmp	.+8      	; 0x3042 <start_vertical_speed_control_left+0x1c4>
		pwm_left_speed_controller = 0;
    303a:	10 92 fe 03 	sts	0x03FE, r1
    303e:	10 92 fd 03 	sts	0x03FD, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    3042:	80 91 fd 03 	lds	r24, 0x03FD
    3046:	90 91 fe 03 	lds	r25, 0x03FE
    304a:	81 5c       	subi	r24, 0xC1	; 193
    304c:	9d 45       	sbci	r25, 0x5D	; 93
    304e:	34 f0       	brlt	.+12     	; 0x305c <start_vertical_speed_control_left+0x1de>
    3050:	80 ec       	ldi	r24, 0xC0	; 192
    3052:	9d e5       	ldi	r25, 0x5D	; 93
    3054:	90 93 fe 03 	sts	0x03FE, r25
    3058:	80 93 fd 03 	sts	0x03FD, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    305c:	80 91 fd 03 	lds	r24, 0x03FD
    3060:	90 91 fe 03 	lds	r25, 0x03FE
    3064:	80 54       	subi	r24, 0x40	; 64
    3066:	92 4a       	sbci	r25, 0xA2	; 162
    3068:	34 f4       	brge	.+12     	; 0x3076 <start_vertical_speed_control_left+0x1f8>
    306a:	80 e4       	ldi	r24, 0x40	; 64
    306c:	92 ea       	ldi	r25, 0xA2	; 162
    306e:	90 93 fe 03 	sts	0x03FE, r25
    3072:	80 93 fd 03 	sts	0x03FD, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    3076:	80 91 fd 03 	lds	r24, 0x03FD
    307a:	90 91 fe 03 	lds	r25, 0x03FE
    307e:	24 e0       	ldi	r18, 0x04	; 4
    3080:	95 95       	asr	r25
    3082:	87 95       	ror	r24
    3084:	2a 95       	dec	r18
    3086:	e1 f7       	brne	.-8      	; 0x3080 <start_vertical_speed_control_left+0x202>
    3088:	11 96       	adiw	r26, 0x01	; 1
    308a:	9c 93       	st	X, r25
    308c:	8e 93       	st	-X, r24

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    308e:	81 50       	subi	r24, 0x01	; 1
    3090:	92 40       	sbci	r25, 0x02	; 2
    3092:	2c f0       	brlt	.+10     	; 0x309e <start_vertical_speed_control_left+0x220>
    3094:	80 e0       	ldi	r24, 0x00	; 0
    3096:	92 e0       	ldi	r25, 0x02	; 2
    3098:	11 96       	adiw	r26, 0x01	; 1
    309a:	9c 93       	st	X, r25
    309c:	8e 93       	st	-X, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    309e:	8d 91       	ld	r24, X+
    30a0:	9c 91       	ld	r25, X
    30a2:	11 97       	sbiw	r26, 0x01	; 1
    30a4:	80 50       	subi	r24, 0x00	; 0
    30a6:	9e 4f       	sbci	r25, 0xFE	; 254
    30a8:	24 f4       	brge	.+8      	; 0x30b2 <start_vertical_speed_control_left+0x234>
    30aa:	80 e0       	ldi	r24, 0x00	; 0
    30ac:	9e ef       	ldi	r25, 0xFE	; 254
    30ae:	8d 93       	st	X+, r24
    30b0:	9c 93       	st	X, r25
    30b2:	08 95       	ret

000030b4 <start_vertical_speed_control_right>:


}


void start_vertical_speed_control_right(signed int *pwm_right) {
    30b4:	dc 01       	movw	r26, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    30b6:	8d 91       	ld	r24, X+
    30b8:	9c 91       	ld	r25, X
    30ba:	11 97       	sbiw	r26, 0x01	; 1
    30bc:	00 97       	sbiw	r24, 0x00	; 0
    30be:	69 f4       	brne	.+26     	; 0x30da <start_vertical_speed_control_right+0x26>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    30c0:	10 92 02 04 	sts	0x0402, r1
    30c4:	10 92 01 04 	sts	0x0401, r1
		delta_right_speed_current = 0;
    30c8:	10 92 6d 05 	sts	0x056D, r1
    30cc:	10 92 6c 05 	sts	0x056C, r1
		delta_right_speed_prev = 0;
    30d0:	10 92 46 05 	sts	0x0546, r1
    30d4:	10 92 45 05 	sts	0x0545, r1
    30d8:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    30da:	40 91 2d 05 	lds	r20, 0x052D
    30de:	50 91 2e 05 	lds	r21, 0x052E
    30e2:	21 e0       	ldi	r18, 0x01	; 1
    30e4:	4e 30       	cpi	r20, 0x0E	; 14
    30e6:	52 07       	cpc	r21, r18
    30e8:	4c f0       	brlt	.+18     	; 0x30fc <start_vertical_speed_control_right+0x48>
		if(*pwm_right > 0) {
    30ea:	18 16       	cp	r1, r24
    30ec:	19 06       	cpc	r1, r25
    30ee:	1c f4       	brge	.+6      	; 0x30f6 <start_vertical_speed_control_right+0x42>
			k_ff_speed_control_right = INIT_KFF - ((360 - currentAngle)>>2);
    30f0:	28 e6       	ldi	r18, 0x68	; 104
    30f2:	31 e0       	ldi	r19, 0x01	; 1
    30f4:	18 c0       	rjmp	.+48     	; 0x3126 <start_vertical_speed_control_right+0x72>
		} else {
			k_ff_speed_control_right = INIT_KFF + ((360 - currentAngle)>>2);
    30f6:	88 e6       	ldi	r24, 0x68	; 104
    30f8:	91 e0       	ldi	r25, 0x01	; 1
    30fa:	0b c0       	rjmp	.+22     	; 0x3112 <start_vertical_speed_control_right+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    30fc:	44 3b       	cpi	r20, 0xB4	; 180
    30fe:	51 05       	cpc	r21, r1
    3100:	1c f4       	brge	.+6      	; 0x3108 <start_vertical_speed_control_right+0x54>
		if(*pwm_right > 0) {
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    3102:	4a 35       	cpi	r20, 0x5A	; 90
    3104:	51 05       	cpc	r21, r1
    3106:	b4 f0       	brlt	.+44     	; 0x3134 <start_vertical_speed_control_right+0x80>
		if(*pwm_right > 0) {
    3108:	18 16       	cp	r1, r24
    310a:	19 06       	cpc	r1, r25
    310c:	54 f4       	brge	.+20     	; 0x3122 <start_vertical_speed_control_right+0x6e>
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
    310e:	84 eb       	ldi	r24, 0xB4	; 180
    3110:	90 e0       	ldi	r25, 0x00	; 0
    3112:	84 1b       	sub	r24, r20
    3114:	95 0b       	sbc	r25, r21
    3116:	95 95       	asr	r25
    3118:	87 95       	ror	r24
    311a:	95 95       	asr	r25
    311c:	87 95       	ror	r24
    311e:	49 96       	adiw	r24, 0x19	; 25
    3120:	1c c0       	rjmp	.+56     	; 0x315a <start_vertical_speed_control_right+0xa6>
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
    3122:	24 eb       	ldi	r18, 0xB4	; 180
    3124:	30 e0       	ldi	r19, 0x00	; 0
    3126:	24 1b       	sub	r18, r20
    3128:	35 0b       	sbc	r19, r21
    312a:	35 95       	asr	r19
    312c:	27 95       	ror	r18
    312e:	35 95       	asr	r19
    3130:	27 95       	ror	r18
    3132:	0f c0       	rjmp	.+30     	; 0x3152 <start_vertical_speed_control_right+0x9e>
    3134:	9a 01       	movw	r18, r20
    3136:	35 95       	asr	r19
    3138:	27 95       	ror	r18
    313a:	35 95       	asr	r19
    313c:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_right > 0) {
    313e:	18 16       	cp	r1, r24
    3140:	19 06       	cpc	r1, r25
    3142:	3c f4       	brge	.+14     	; 0x3152 <start_vertical_speed_control_right+0x9e>
			k_ff_speed_control_right = INIT_KFF + (currentAngle>>2);
    3144:	27 5e       	subi	r18, 0xE7	; 231
    3146:	3f 4f       	sbci	r19, 0xFF	; 255
    3148:	30 93 06 02 	sts	0x0206, r19
    314c:	20 93 05 02 	sts	0x0205, r18
    3150:	08 c0       	rjmp	.+16     	; 0x3162 <start_vertical_speed_control_right+0xae>
		} else {
			k_ff_speed_control_right = INIT_KFF - (currentAngle>>2);
    3152:	89 e1       	ldi	r24, 0x19	; 25
    3154:	90 e0       	ldi	r25, 0x00	; 0
    3156:	82 1b       	sub	r24, r18
    3158:	93 0b       	sbc	r25, r19
    315a:	90 93 06 02 	sts	0x0206, r25
    315e:	80 93 05 02 	sts	0x0205, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    3162:	e0 91 6c 05 	lds	r30, 0x056C
    3166:	f0 91 6d 05 	lds	r31, 0x056D
    316a:	f0 93 46 05 	sts	0x0546, r31
    316e:	e0 93 45 05 	sts	0x0545, r30
	if(*pwm_right >= 0) {
    3172:	8d 91       	ld	r24, X+
    3174:	9c 91       	ld	r25, X
    3176:	11 97       	sbiw	r26, 0x01	; 1
    3178:	20 91 f1 03 	lds	r18, 0x03F1
    317c:	30 91 f2 03 	lds	r19, 0x03F2
    3180:	97 fd       	sbrc	r25, 7
    3182:	03 c0       	rjmp	.+6      	; 0x318a <start_vertical_speed_control_right+0xd6>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    3184:	82 1b       	sub	r24, r18
    3186:	93 0b       	sbc	r25, r19
    3188:	02 c0       	rjmp	.+4      	; 0x318e <start_vertical_speed_control_right+0xda>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    318a:	82 0f       	add	r24, r18
    318c:	93 1f       	adc	r25, r19
    318e:	90 93 6d 05 	sts	0x056D, r25
    3192:	80 93 6c 05 	sts	0x056C, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    3196:	60 91 6c 05 	lds	r22, 0x056C
    319a:	70 91 6d 05 	lds	r23, 0x056D
    319e:	80 91 01 04 	lds	r24, 0x0401
    31a2:	90 91 02 04 	lds	r25, 0x0402
    31a6:	86 0f       	add	r24, r22
    31a8:	97 1f       	adc	r25, r23
    31aa:	90 93 02 04 	sts	0x0402, r25
    31ae:	80 93 01 04 	sts	0x0401, r24

	if(delta_right_speed_sum > I_LIMIT_VERTICAL ) {
    31b2:	26 e0       	ldi	r18, 0x06	; 6
    31b4:	81 34       	cpi	r24, 0x41	; 65
    31b6:	92 07       	cpc	r25, r18
    31b8:	1c f0       	brlt	.+6      	; 0x31c0 <start_vertical_speed_control_right+0x10c>
		delta_right_speed_sum = I_LIMIT_VERTICAL;
    31ba:	80 e4       	ldi	r24, 0x40	; 64
    31bc:	96 e0       	ldi	r25, 0x06	; 6
    31be:	05 c0       	rjmp	.+10     	; 0x31ca <start_vertical_speed_control_right+0x116>
	}else if(delta_right_speed_sum < -I_LIMIT_VERTICAL) {
    31c0:	80 5c       	subi	r24, 0xC0	; 192
    31c2:	99 4f       	sbci	r25, 0xF9	; 249
    31c4:	34 f4       	brge	.+12     	; 0x31d2 <start_vertical_speed_control_right+0x11e>
		delta_right_speed_sum = -I_LIMIT_VERTICAL;
    31c6:	80 ec       	ldi	r24, 0xC0	; 192
    31c8:	99 ef       	ldi	r25, 0xF9	; 249
    31ca:	90 93 02 04 	sts	0x0402, r25
    31ce:	80 93 01 04 	sts	0x0401, r24

	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_right_speed_controller = (signed int)(k_ff_speed_control_right*(*pwm_right)); //(signed int)((*pwm_right) << 3); //<< 5);
	pwm_right_speed_controller += (signed int)(P_VERTICAL * delta_right_speed_current);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_VERTICAL);
	pwm_right_speed_controller += (signed int)(I_VERTICAL*delta_right_speed_sum);
    31d2:	80 91 01 04 	lds	r24, 0x0401
    31d6:	90 91 02 04 	lds	r25, 0x0402
    31da:	ac 01       	movw	r20, r24
    31dc:	44 0f       	add	r20, r20
    31de:	55 1f       	adc	r21, r21
    31e0:	48 0f       	add	r20, r24
    31e2:	59 1f       	adc	r21, r25
    31e4:	cb 01       	movw	r24, r22
    31e6:	88 0f       	add	r24, r24
    31e8:	99 1f       	adc	r25, r25
    31ea:	9b 01       	movw	r18, r22
    31ec:	22 0f       	add	r18, r18
    31ee:	33 1f       	adc	r19, r19
    31f0:	22 0f       	add	r18, r18
    31f2:	33 1f       	adc	r19, r19
    31f4:	22 0f       	add	r18, r18
    31f6:	33 1f       	adc	r19, r19
    31f8:	82 0f       	add	r24, r18
    31fa:	93 1f       	adc	r25, r19
    31fc:	48 0f       	add	r20, r24
    31fe:	59 1f       	adc	r21, r25
    3200:	e6 1b       	sub	r30, r22
    3202:	f7 0b       	sbc	r31, r23
    3204:	ee 0f       	add	r30, r30
    3206:	ff 1f       	adc	r31, r31
    3208:	4e 0f       	add	r20, r30
    320a:	5f 1f       	adc	r21, r31
    320c:	2d 91       	ld	r18, X+
    320e:	3c 91       	ld	r19, X
    3210:	11 97       	sbiw	r26, 0x01	; 1
    3212:	80 91 05 02 	lds	r24, 0x0205
    3216:	90 91 06 02 	lds	r25, 0x0206
    321a:	bc 01       	movw	r22, r24
    321c:	26 9f       	mul	r18, r22
    321e:	c0 01       	movw	r24, r0
    3220:	27 9f       	mul	r18, r23
    3222:	90 0d       	add	r25, r0
    3224:	36 9f       	mul	r19, r22
    3226:	90 0d       	add	r25, r0
    3228:	11 24       	eor	r1, r1
    322a:	48 0f       	add	r20, r24
    322c:	59 1f       	adc	r21, r25
    322e:	50 93 fc 03 	sts	0x03FC, r21
    3232:	40 93 fb 03 	sts	0x03FB, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    3236:	57 ff       	sbrs	r21, 7
    3238:	0f c0       	rjmp	.+30     	; 0x3258 <start_vertical_speed_control_right+0x1a4>
		pwm_right_speed_controller = 0;
    323a:	11 96       	adiw	r26, 0x01	; 1
    323c:	8c 91       	ld	r24, X
    323e:	11 97       	sbiw	r26, 0x01	; 1
    3240:	99 27       	eor	r25, r25
    3242:	87 fd       	sbrc	r24, 7
    3244:	90 95       	com	r25
    3246:	99 0f       	add	r25, r25
    3248:	88 0b       	sbc	r24, r24
    324a:	98 2f       	mov	r25, r24
    324c:	84 23       	and	r24, r20
    324e:	95 23       	and	r25, r21
    3250:	90 93 fc 03 	sts	0x03FC, r25
    3254:	80 93 fb 03 	sts	0x03FB, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    3258:	80 91 fb 03 	lds	r24, 0x03FB
    325c:	90 91 fc 03 	lds	r25, 0x03FC
    3260:	18 16       	cp	r1, r24
    3262:	19 06       	cpc	r1, r25
    3264:	4c f4       	brge	.+18     	; 0x3278 <start_vertical_speed_control_right+0x1c4>
    3266:	8d 91       	ld	r24, X+
    3268:	9c 91       	ld	r25, X
    326a:	11 97       	sbiw	r26, 0x01	; 1
    326c:	97 ff       	sbrs	r25, 7
    326e:	04 c0       	rjmp	.+8      	; 0x3278 <start_vertical_speed_control_right+0x1c4>
		pwm_right_speed_controller = 0;
    3270:	10 92 fc 03 	sts	0x03FC, r1
    3274:	10 92 fb 03 	sts	0x03FB, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    3278:	80 91 fb 03 	lds	r24, 0x03FB
    327c:	90 91 fc 03 	lds	r25, 0x03FC
    3280:	81 5c       	subi	r24, 0xC1	; 193
    3282:	9d 45       	sbci	r25, 0x5D	; 93
    3284:	34 f0       	brlt	.+12     	; 0x3292 <start_vertical_speed_control_right+0x1de>
    3286:	80 ec       	ldi	r24, 0xC0	; 192
    3288:	9d e5       	ldi	r25, 0x5D	; 93
    328a:	90 93 fc 03 	sts	0x03FC, r25
    328e:	80 93 fb 03 	sts	0x03FB, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    3292:	80 91 fb 03 	lds	r24, 0x03FB
    3296:	90 91 fc 03 	lds	r25, 0x03FC
    329a:	80 54       	subi	r24, 0x40	; 64
    329c:	92 4a       	sbci	r25, 0xA2	; 162
    329e:	34 f4       	brge	.+12     	; 0x32ac <start_vertical_speed_control_right+0x1f8>
    32a0:	80 e4       	ldi	r24, 0x40	; 64
    32a2:	92 ea       	ldi	r25, 0xA2	; 162
    32a4:	90 93 fc 03 	sts	0x03FC, r25
    32a8:	80 93 fb 03 	sts	0x03FB, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    32ac:	80 91 fb 03 	lds	r24, 0x03FB
    32b0:	90 91 fc 03 	lds	r25, 0x03FC
    32b4:	74 e0       	ldi	r23, 0x04	; 4
    32b6:	95 95       	asr	r25
    32b8:	87 95       	ror	r24
    32ba:	7a 95       	dec	r23
    32bc:	e1 f7       	brne	.-8      	; 0x32b6 <start_vertical_speed_control_right+0x202>
    32be:	11 96       	adiw	r26, 0x01	; 1
    32c0:	9c 93       	st	X, r25
    32c2:	8e 93       	st	-X, r24

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    32c4:	81 50       	subi	r24, 0x01	; 1
    32c6:	92 40       	sbci	r25, 0x02	; 2
    32c8:	2c f0       	brlt	.+10     	; 0x32d4 <start_vertical_speed_control_right+0x220>
    32ca:	80 e0       	ldi	r24, 0x00	; 0
    32cc:	92 e0       	ldi	r25, 0x02	; 2
    32ce:	11 96       	adiw	r26, 0x01	; 1
    32d0:	9c 93       	st	X, r25
    32d2:	8e 93       	st	-X, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    32d4:	8d 91       	ld	r24, X+
    32d6:	9c 91       	ld	r25, X
    32d8:	11 97       	sbiw	r26, 0x01	; 1
    32da:	80 50       	subi	r24, 0x00	; 0
    32dc:	9e 4f       	sbci	r25, 0xFE	; 254
    32de:	24 f4       	brge	.+8      	; 0x32e8 <start_vertical_speed_control_right+0x234>
    32e0:	80 e0       	ldi	r24, 0x00	; 0
    32e2:	9e ef       	ldi	r25, 0xFE	; 254
    32e4:	8d 93       	st	X+, r24
    32e6:	9c 93       	st	X, r25
    32e8:	08 95       	ret

000032ea <start_horizontal_speed_control_right>:

}

void start_horizontal_speed_control_right(signed int *pwm_right) {
    32ea:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    32ec:	80 81       	ld	r24, Z
    32ee:	91 81       	ldd	r25, Z+1	; 0x01
    32f0:	89 2b       	or	r24, r25
    32f2:	69 f4       	brne	.+26     	; 0x330e <start_horizontal_speed_control_right+0x24>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    32f4:	10 92 02 04 	sts	0x0402, r1
    32f8:	10 92 01 04 	sts	0x0401, r1
		delta_right_speed_current = 0;
    32fc:	10 92 6d 05 	sts	0x056D, r1
    3300:	10 92 6c 05 	sts	0x056C, r1
		delta_right_speed_prev = 0;
    3304:	10 92 46 05 	sts	0x0546, r1
    3308:	10 92 45 05 	sts	0x0545, r1
    330c:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    330e:	60 91 6c 05 	lds	r22, 0x056C
    3312:	70 91 6d 05 	lds	r23, 0x056D
    3316:	70 93 46 05 	sts	0x0546, r23
    331a:	60 93 45 05 	sts	0x0545, r22
	if(*pwm_right >= 0) {
    331e:	80 81       	ld	r24, Z
    3320:	91 81       	ldd	r25, Z+1	; 0x01
    3322:	40 91 f1 03 	lds	r20, 0x03F1
    3326:	50 91 f2 03 	lds	r21, 0x03F2
    332a:	97 fd       	sbrc	r25, 7
    332c:	03 c0       	rjmp	.+6      	; 0x3334 <start_horizontal_speed_control_right+0x4a>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    332e:	84 1b       	sub	r24, r20
    3330:	95 0b       	sbc	r25, r21
    3332:	02 c0       	rjmp	.+4      	; 0x3338 <start_horizontal_speed_control_right+0x4e>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    3334:	84 0f       	add	r24, r20
    3336:	95 1f       	adc	r25, r21
    3338:	90 93 6d 05 	sts	0x056D, r25
    333c:	80 93 6c 05 	sts	0x056C, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    3340:	20 91 6c 05 	lds	r18, 0x056C
    3344:	30 91 6d 05 	lds	r19, 0x056D
    3348:	80 91 01 04 	lds	r24, 0x0401
    334c:	90 91 02 04 	lds	r25, 0x0402
    3350:	82 0f       	add	r24, r18
    3352:	93 1f       	adc	r25, r19
    3354:	90 93 02 04 	sts	0x0402, r25
    3358:	80 93 01 04 	sts	0x0401, r24

	if(delta_right_speed_sum > I_LIMIT_HORIZONTAL ) {
    335c:	46 e0       	ldi	r20, 0x06	; 6
    335e:	81 34       	cpi	r24, 0x41	; 65
    3360:	94 07       	cpc	r25, r20
    3362:	1c f0       	brlt	.+6      	; 0x336a <start_horizontal_speed_control_right+0x80>
		delta_right_speed_sum = I_LIMIT_HORIZONTAL;
    3364:	80 e4       	ldi	r24, 0x40	; 64
    3366:	96 e0       	ldi	r25, 0x06	; 6
    3368:	05 c0       	rjmp	.+10     	; 0x3374 <start_horizontal_speed_control_right+0x8a>
	}else if(delta_right_speed_sum < -I_LIMIT_HORIZONTAL) {
    336a:	80 5c       	subi	r24, 0xC0	; 192
    336c:	99 4f       	sbci	r25, 0xF9	; 249
    336e:	34 f4       	brge	.+12     	; 0x337c <start_horizontal_speed_control_right+0x92>
		delta_right_speed_sum = -I_LIMIT_HORIZONTAL;
    3370:	80 ec       	ldi	r24, 0xC0	; 192
    3372:	99 ef       	ldi	r25, 0xF9	; 249
    3374:	90 93 02 04 	sts	0x0402, r25
    3378:	80 93 01 04 	sts	0x0401, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_right_speed_controller = (signed int)((*pwm_right) << 3);
	pwm_right_speed_controller += (signed int)(delta_right_speed_current*P_HORIZONTAL);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_HORIZONTAL);
	pwm_right_speed_controller += (signed int)(delta_right_speed_sum*I_HORIZONTAL);
    337c:	40 91 01 04 	lds	r20, 0x0401
    3380:	50 91 02 04 	lds	r21, 0x0402
    3384:	44 0f       	add	r20, r20
    3386:	55 1f       	adc	r21, r21
    3388:	89 e1       	ldi	r24, 0x19	; 25
    338a:	90 e0       	ldi	r25, 0x00	; 0
    338c:	dc 01       	movw	r26, r24
    338e:	2a 9f       	mul	r18, r26
    3390:	c0 01       	movw	r24, r0
    3392:	2b 9f       	mul	r18, r27
    3394:	90 0d       	add	r25, r0
    3396:	3a 9f       	mul	r19, r26
    3398:	90 0d       	add	r25, r0
    339a:	11 24       	eor	r1, r1
    339c:	48 0f       	add	r20, r24
    339e:	59 1f       	adc	r21, r25
    33a0:	cb 01       	movw	r24, r22
    33a2:	82 1b       	sub	r24, r18
    33a4:	93 0b       	sbc	r25, r19
    33a6:	9c 01       	movw	r18, r24
    33a8:	88 0f       	add	r24, r24
    33aa:	99 1f       	adc	r25, r25
    33ac:	82 0f       	add	r24, r18
    33ae:	93 1f       	adc	r25, r19
    33b0:	48 0f       	add	r20, r24
    33b2:	59 1f       	adc	r21, r25
    33b4:	80 81       	ld	r24, Z
    33b6:	91 81       	ldd	r25, Z+1	; 0x01
    33b8:	b3 e0       	ldi	r27, 0x03	; 3
    33ba:	88 0f       	add	r24, r24
    33bc:	99 1f       	adc	r25, r25
    33be:	ba 95       	dec	r27
    33c0:	e1 f7       	brne	.-8      	; 0x33ba <start_horizontal_speed_control_right+0xd0>
    33c2:	48 0f       	add	r20, r24
    33c4:	59 1f       	adc	r21, r25
    33c6:	50 93 fc 03 	sts	0x03FC, r21
    33ca:	40 93 fb 03 	sts	0x03FB, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    33ce:	57 ff       	sbrs	r21, 7
    33d0:	0d c0       	rjmp	.+26     	; 0x33ec <start_horizontal_speed_control_right+0x102>
		pwm_right_speed_controller = 0;
    33d2:	81 81       	ldd	r24, Z+1	; 0x01
    33d4:	99 27       	eor	r25, r25
    33d6:	87 fd       	sbrc	r24, 7
    33d8:	90 95       	com	r25
    33da:	99 0f       	add	r25, r25
    33dc:	88 0b       	sbc	r24, r24
    33de:	98 2f       	mov	r25, r24
    33e0:	84 23       	and	r24, r20
    33e2:	95 23       	and	r25, r21
    33e4:	90 93 fc 03 	sts	0x03FC, r25
    33e8:	80 93 fb 03 	sts	0x03FB, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    33ec:	80 91 fb 03 	lds	r24, 0x03FB
    33f0:	90 91 fc 03 	lds	r25, 0x03FC
    33f4:	18 16       	cp	r1, r24
    33f6:	19 06       	cpc	r1, r25
    33f8:	44 f4       	brge	.+16     	; 0x340a <start_horizontal_speed_control_right+0x120>
    33fa:	80 81       	ld	r24, Z
    33fc:	91 81       	ldd	r25, Z+1	; 0x01
    33fe:	97 ff       	sbrs	r25, 7
    3400:	04 c0       	rjmp	.+8      	; 0x340a <start_horizontal_speed_control_right+0x120>
		pwm_right_speed_controller = 0;
    3402:	10 92 fc 03 	sts	0x03FC, r1
    3406:	10 92 fb 03 	sts	0x03FB, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    340a:	80 91 fb 03 	lds	r24, 0x03FB
    340e:	90 91 fc 03 	lds	r25, 0x03FC
    3412:	81 5c       	subi	r24, 0xC1	; 193
    3414:	9d 45       	sbci	r25, 0x5D	; 93
    3416:	34 f0       	brlt	.+12     	; 0x3424 <start_horizontal_speed_control_right+0x13a>
    3418:	80 ec       	ldi	r24, 0xC0	; 192
    341a:	9d e5       	ldi	r25, 0x5D	; 93
    341c:	90 93 fc 03 	sts	0x03FC, r25
    3420:	80 93 fb 03 	sts	0x03FB, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    3424:	80 91 fb 03 	lds	r24, 0x03FB
    3428:	90 91 fc 03 	lds	r25, 0x03FC
    342c:	80 54       	subi	r24, 0x40	; 64
    342e:	92 4a       	sbci	r25, 0xA2	; 162
    3430:	34 f4       	brge	.+12     	; 0x343e <start_horizontal_speed_control_right+0x154>
    3432:	80 e4       	ldi	r24, 0x40	; 64
    3434:	92 ea       	ldi	r25, 0xA2	; 162
    3436:	90 93 fc 03 	sts	0x03FC, r25
    343a:	80 93 fb 03 	sts	0x03FB, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    343e:	80 91 fb 03 	lds	r24, 0x03FB
    3442:	90 91 fc 03 	lds	r25, 0x03FC
    3446:	74 e0       	ldi	r23, 0x04	; 4
    3448:	95 95       	asr	r25
    344a:	87 95       	ror	r24
    344c:	7a 95       	dec	r23
    344e:	e1 f7       	brne	.-8      	; 0x3448 <start_horizontal_speed_control_right+0x15e>
    3450:	91 83       	std	Z+1, r25	; 0x01
    3452:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_right > 0) {
    3454:	18 16       	cp	r1, r24
    3456:	19 06       	cpc	r1, r25
    3458:	14 f4       	brge	.+4      	; 0x345e <start_horizontal_speed_control_right+0x174>
		*pwm_right += 30;
    345a:	4e 96       	adiw	r24, 0x1e	; 30
    345c:	03 c0       	rjmp	.+6      	; 0x3464 <start_horizontal_speed_control_right+0x17a>
	} else if(*pwm_right < 0) {
    345e:	00 97       	sbiw	r24, 0x00	; 0
    3460:	19 f0       	breq	.+6      	; 0x3468 <start_horizontal_speed_control_right+0x17e>
		*pwm_right -= 30;
    3462:	4e 97       	sbiw	r24, 0x1e	; 30
    3464:	91 83       	std	Z+1, r25	; 0x01
    3466:	80 83       	st	Z, r24
	}

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    3468:	80 81       	ld	r24, Z
    346a:	91 81       	ldd	r25, Z+1	; 0x01
    346c:	81 50       	subi	r24, 0x01	; 1
    346e:	92 40       	sbci	r25, 0x02	; 2
    3470:	24 f0       	brlt	.+8      	; 0x347a <start_horizontal_speed_control_right+0x190>
    3472:	80 e0       	ldi	r24, 0x00	; 0
    3474:	92 e0       	ldi	r25, 0x02	; 2
    3476:	91 83       	std	Z+1, r25	; 0x01
    3478:	80 83       	st	Z, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    347a:	80 81       	ld	r24, Z
    347c:	91 81       	ldd	r25, Z+1	; 0x01
    347e:	80 50       	subi	r24, 0x00	; 0
    3480:	9e 4f       	sbci	r25, 0xFE	; 254
    3482:	24 f4       	brge	.+8      	; 0x348c <start_horizontal_speed_control_right+0x1a2>
    3484:	80 e0       	ldi	r24, 0x00	; 0
    3486:	9e ef       	ldi	r25, 0xFE	; 254
    3488:	91 83       	std	Z+1, r25	; 0x01
    348a:	80 83       	st	Z, r24
    348c:	08 95       	ret

0000348e <start_horizontal_speed_control_left>:

}

void start_horizontal_speed_control_left(signed int *pwm_left) {
    348e:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_left==0) {
    3490:	80 81       	ld	r24, Z
    3492:	91 81       	ldd	r25, Z+1	; 0x01
    3494:	89 2b       	or	r24, r25
    3496:	69 f4       	brne	.+26     	; 0x34b2 <start_horizontal_speed_control_left+0x24>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    3498:	10 92 00 04 	sts	0x0400, r1
    349c:	10 92 ff 03 	sts	0x03FF, r1
		delta_left_speed_current = 0;
    34a0:	10 92 44 05 	sts	0x0544, r1
    34a4:	10 92 43 05 	sts	0x0543, r1
		delta_left_speed_prev = 0;
    34a8:	10 92 5e 05 	sts	0x055E, r1
    34ac:	10 92 5d 05 	sts	0x055D, r1
    34b0:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    34b2:	60 91 43 05 	lds	r22, 0x0543
    34b6:	70 91 44 05 	lds	r23, 0x0544
    34ba:	70 93 5e 05 	sts	0x055E, r23
    34be:	60 93 5d 05 	sts	0x055D, r22
	if(*pwm_left >= 0) {
    34c2:	80 81       	ld	r24, Z
    34c4:	91 81       	ldd	r25, Z+1	; 0x01
    34c6:	40 91 ef 03 	lds	r20, 0x03EF
    34ca:	50 91 f0 03 	lds	r21, 0x03F0
    34ce:	97 fd       	sbrc	r25, 7
    34d0:	03 c0       	rjmp	.+6      	; 0x34d8 <start_horizontal_speed_control_left+0x4a>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    34d2:	84 1b       	sub	r24, r20
    34d4:	95 0b       	sbc	r25, r21
    34d6:	02 c0       	rjmp	.+4      	; 0x34dc <start_horizontal_speed_control_left+0x4e>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    34d8:	84 0f       	add	r24, r20
    34da:	95 1f       	adc	r25, r21
    34dc:	90 93 44 05 	sts	0x0544, r25
    34e0:	80 93 43 05 	sts	0x0543, r24
	}
	// sum the errors
	delta_left_speed_sum += delta_left_speed_current;
    34e4:	20 91 43 05 	lds	r18, 0x0543
    34e8:	30 91 44 05 	lds	r19, 0x0544
    34ec:	80 91 ff 03 	lds	r24, 0x03FF
    34f0:	90 91 00 04 	lds	r25, 0x0400
    34f4:	82 0f       	add	r24, r18
    34f6:	93 1f       	adc	r25, r19
    34f8:	90 93 00 04 	sts	0x0400, r25
    34fc:	80 93 ff 03 	sts	0x03FF, r24

	if(delta_left_speed_sum > I_LIMIT_HORIZONTAL) {
    3500:	46 e0       	ldi	r20, 0x06	; 6
    3502:	81 34       	cpi	r24, 0x41	; 65
    3504:	94 07       	cpc	r25, r20
    3506:	1c f0       	brlt	.+6      	; 0x350e <start_horizontal_speed_control_left+0x80>
		delta_left_speed_sum = I_LIMIT_HORIZONTAL;
    3508:	80 e4       	ldi	r24, 0x40	; 64
    350a:	96 e0       	ldi	r25, 0x06	; 6
    350c:	05 c0       	rjmp	.+10     	; 0x3518 <start_horizontal_speed_control_left+0x8a>
	} else if(delta_left_speed_sum < -I_LIMIT_HORIZONTAL) {
    350e:	80 5c       	subi	r24, 0xC0	; 192
    3510:	99 4f       	sbci	r25, 0xF9	; 249
    3512:	34 f4       	brge	.+12     	; 0x3520 <start_horizontal_speed_control_left+0x92>
		delta_left_speed_sum = -I_LIMIT_HORIZONTAL;
    3514:	80 ec       	ldi	r24, 0xC0	; 192
    3516:	99 ef       	ldi	r25, 0xF9	; 249
    3518:	90 93 00 04 	sts	0x0400, r25
    351c:	80 93 ff 03 	sts	0x03FF, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_left_speed_controller = (signed int)((*pwm_left) << 3);
	pwm_left_speed_controller += (signed int)(delta_left_speed_current*P_HORIZONTAL);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_HORIZONTAL);
	pwm_left_speed_controller += (signed int)(delta_left_speed_sum*I_HORIZONTAL);
    3520:	40 91 ff 03 	lds	r20, 0x03FF
    3524:	50 91 00 04 	lds	r21, 0x0400
    3528:	44 0f       	add	r20, r20
    352a:	55 1f       	adc	r21, r21
    352c:	89 e1       	ldi	r24, 0x19	; 25
    352e:	90 e0       	ldi	r25, 0x00	; 0
    3530:	dc 01       	movw	r26, r24
    3532:	2a 9f       	mul	r18, r26
    3534:	c0 01       	movw	r24, r0
    3536:	2b 9f       	mul	r18, r27
    3538:	90 0d       	add	r25, r0
    353a:	3a 9f       	mul	r19, r26
    353c:	90 0d       	add	r25, r0
    353e:	11 24       	eor	r1, r1
    3540:	48 0f       	add	r20, r24
    3542:	59 1f       	adc	r21, r25
    3544:	cb 01       	movw	r24, r22
    3546:	82 1b       	sub	r24, r18
    3548:	93 0b       	sbc	r25, r19
    354a:	9c 01       	movw	r18, r24
    354c:	88 0f       	add	r24, r24
    354e:	99 1f       	adc	r25, r25
    3550:	82 0f       	add	r24, r18
    3552:	93 1f       	adc	r25, r19
    3554:	48 0f       	add	r20, r24
    3556:	59 1f       	adc	r21, r25
    3558:	80 81       	ld	r24, Z
    355a:	91 81       	ldd	r25, Z+1	; 0x01
    355c:	33 e0       	ldi	r19, 0x03	; 3
    355e:	88 0f       	add	r24, r24
    3560:	99 1f       	adc	r25, r25
    3562:	3a 95       	dec	r19
    3564:	e1 f7       	brne	.-8      	; 0x355e <start_horizontal_speed_control_left+0xd0>
    3566:	48 0f       	add	r20, r24
    3568:	59 1f       	adc	r21, r25
    356a:	50 93 fe 03 	sts	0x03FE, r21
    356e:	40 93 fd 03 	sts	0x03FD, r20

	// avoid changing motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    3572:	57 ff       	sbrs	r21, 7
    3574:	0d c0       	rjmp	.+26     	; 0x3590 <start_horizontal_speed_control_left+0x102>
		pwm_left_speed_controller = 0;
    3576:	81 81       	ldd	r24, Z+1	; 0x01
    3578:	99 27       	eor	r25, r25
    357a:	87 fd       	sbrc	r24, 7
    357c:	90 95       	com	r25
    357e:	99 0f       	add	r25, r25
    3580:	88 0b       	sbc	r24, r24
    3582:	98 2f       	mov	r25, r24
    3584:	84 23       	and	r24, r20
    3586:	95 23       	and	r25, r21
    3588:	90 93 fe 03 	sts	0x03FE, r25
    358c:	80 93 fd 03 	sts	0x03FD, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    3590:	80 91 fd 03 	lds	r24, 0x03FD
    3594:	90 91 fe 03 	lds	r25, 0x03FE
    3598:	18 16       	cp	r1, r24
    359a:	19 06       	cpc	r1, r25
    359c:	44 f4       	brge	.+16     	; 0x35ae <start_horizontal_speed_control_left+0x120>
    359e:	80 81       	ld	r24, Z
    35a0:	91 81       	ldd	r25, Z+1	; 0x01
    35a2:	97 ff       	sbrs	r25, 7
    35a4:	04 c0       	rjmp	.+8      	; 0x35ae <start_horizontal_speed_control_left+0x120>
		pwm_left_speed_controller = 0;
    35a6:	10 92 fe 03 	sts	0x03FE, r1
    35aa:	10 92 fd 03 	sts	0x03FD, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    35ae:	80 91 fd 03 	lds	r24, 0x03FD
    35b2:	90 91 fe 03 	lds	r25, 0x03FE
    35b6:	81 5c       	subi	r24, 0xC1	; 193
    35b8:	9d 45       	sbci	r25, 0x5D	; 93
    35ba:	34 f0       	brlt	.+12     	; 0x35c8 <start_horizontal_speed_control_left+0x13a>
    35bc:	80 ec       	ldi	r24, 0xC0	; 192
    35be:	9d e5       	ldi	r25, 0x5D	; 93
    35c0:	90 93 fe 03 	sts	0x03FE, r25
    35c4:	80 93 fd 03 	sts	0x03FD, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    35c8:	80 91 fd 03 	lds	r24, 0x03FD
    35cc:	90 91 fe 03 	lds	r25, 0x03FE
    35d0:	80 54       	subi	r24, 0x40	; 64
    35d2:	92 4a       	sbci	r25, 0xA2	; 162
    35d4:	34 f4       	brge	.+12     	; 0x35e2 <start_horizontal_speed_control_left+0x154>
    35d6:	80 e4       	ldi	r24, 0x40	; 64
    35d8:	92 ea       	ldi	r25, 0xA2	; 162
    35da:	90 93 fe 03 	sts	0x03FE, r25
    35de:	80 93 fd 03 	sts	0x03FD, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    35e2:	80 91 fd 03 	lds	r24, 0x03FD
    35e6:	90 91 fe 03 	lds	r25, 0x03FE
    35ea:	b4 e0       	ldi	r27, 0x04	; 4
    35ec:	95 95       	asr	r25
    35ee:	87 95       	ror	r24
    35f0:	ba 95       	dec	r27
    35f2:	e1 f7       	brne	.-8      	; 0x35ec <start_horizontal_speed_control_left+0x15e>
    35f4:	91 83       	std	Z+1, r25	; 0x01
    35f6:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_left > 0) {
    35f8:	18 16       	cp	r1, r24
    35fa:	19 06       	cpc	r1, r25
    35fc:	14 f4       	brge	.+4      	; 0x3602 <start_horizontal_speed_control_left+0x174>
		*pwm_left += 30;
    35fe:	4e 96       	adiw	r24, 0x1e	; 30
    3600:	03 c0       	rjmp	.+6      	; 0x3608 <start_horizontal_speed_control_left+0x17a>
	} else if(*pwm_left < 0) {
    3602:	00 97       	sbiw	r24, 0x00	; 0
    3604:	19 f0       	breq	.+6      	; 0x360c <start_horizontal_speed_control_left+0x17e>
		*pwm_left -= 30;
    3606:	4e 97       	sbiw	r24, 0x1e	; 30
    3608:	91 83       	std	Z+1, r25	; 0x01
    360a:	80 83       	st	Z, r24
	}

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    360c:	80 81       	ld	r24, Z
    360e:	91 81       	ldd	r25, Z+1	; 0x01
    3610:	81 50       	subi	r24, 0x01	; 1
    3612:	92 40       	sbci	r25, 0x02	; 2
    3614:	24 f0       	brlt	.+8      	; 0x361e <start_horizontal_speed_control_left+0x190>
    3616:	80 e0       	ldi	r24, 0x00	; 0
    3618:	92 e0       	ldi	r25, 0x02	; 2
    361a:	91 83       	std	Z+1, r25	; 0x01
    361c:	80 83       	st	Z, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    361e:	80 81       	ld	r24, Z
    3620:	91 81       	ldd	r25, Z+1	; 0x01
    3622:	80 50       	subi	r24, 0x00	; 0
    3624:	9e 4f       	sbci	r25, 0xFE	; 254
    3626:	24 f4       	brge	.+8      	; 0x3630 <start_horizontal_speed_control_left+0x1a2>
    3628:	80 e0       	ldi	r24, 0x00	; 0
    362a:	9e ef       	ldi	r25, 0xFE	; 254
    362c:	91 83       	std	Z+1, r25	; 0x01
    362e:	80 83       	st	Z, r24
    3630:	08 95       	ret

00003632 <SPI_WAIT>:
#define SPI_SCK PORTB1	// SCK pin (SPI clock)
#define SPI_SS PORTB0	// SS pin (Slave Select)

// wait for an SPI read/write operation to complete
//#define SPI_WAIT()              while ((SPSR & _BV(SPIF)) == 0);
void SPI_WAIT() {
    3632:	20 91 0e 04 	lds	r18, 0x040E
    3636:	80 e0       	ldi	r24, 0x00	; 0
    3638:	90 e0       	ldi	r25, 0x00	; 0
	unsigned int timeout=0;
	while (1) {
		timeout++;
    363a:	01 96       	adiw	r24, 0x01	; 1
		if(timeout>=10000) {
    363c:	37 e2       	ldi	r19, 0x27	; 39
    363e:	80 31       	cpi	r24, 0x10	; 16
    3640:	93 07       	cpc	r25, r19
    3642:	08 f0       	brcs	.+2      	; 0x3646 <SPI_WAIT+0x14>
    3644:	21 e0       	ldi	r18, 0x01	; 1
			spiCommError = 1;
		}
	
		if(SPSR & _BV(SPIF)) {
    3646:	0d b4       	in	r0, 0x2d	; 45
    3648:	07 fe       	sbrs	r0, 7
    364a:	f7 cf       	rjmp	.-18     	; 0x363a <SPI_WAIT+0x8>
    364c:	20 93 0e 04 	sts	0x040E, r18
			return;
		}
	}
}
    3650:	08 95       	ret

00003652 <initSPI>:

void initSPI() {

    SPI_DDR &= ~((1<<SPI_MOSI)|(1<<SPI_MISO)|(1<<SPI_SS)|(1<<SPI_SCK));
    3652:	84 b1       	in	r24, 0x04	; 4
    3654:	80 7f       	andi	r24, 0xF0	; 240
    3656:	84 b9       	out	0x04, r24	; 4
    // Define the following pins as output
    SPI_DDR |= ((1<<SPI_MOSI)|(1<<SPI_SS)|(1<<SPI_SCK));
    3658:	84 b1       	in	r24, 0x04	; 4
    365a:	87 60       	ori	r24, 0x07	; 7
    365c:	84 b9       	out	0x04, r24	; 4

    
    SPCR = ((1<<SPE)|               // SPI Enable
    365e:	80 e5       	ldi	r24, 0x50	; 80
    3660:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              // 1:Master/ 0:Slave
            (0<<SPR1)|(0<<SPR0)|    // SPI Clock Rate => default 1/4 => 2 MHz
            (0<<CPOL)|              // Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             // Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR |= (1<<SPI2X);              // Double Clock Rate
    3662:	8d b5       	in	r24, 0x2d	; 45
    3664:	81 60       	ori	r24, 0x01	; 1
    3666:	8d bd       	out	0x2d, r24	; 45

}
    3668:	08 95       	ret

0000366a <closeSPI>:

void closeSPI() {

	SPCR = 0x00;
    366a:	1c bc       	out	0x2c, r1	; 44
	SPSR = 0x00;
    366c:	1d bc       	out	0x2d, r1	; 45
}
    366e:	08 95       	ret

00003670 <SPI_ReadWrite_Block>:

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    3670:	df 92       	push	r13
    3672:	ef 92       	push	r14
    3674:	ff 92       	push	r15
    3676:	0f 93       	push	r16
    3678:	1f 93       	push	r17
    367a:	cf 93       	push	r28
    367c:	df 93       	push	r29
    367e:	7c 01       	movw	r14, r24
    3680:	d4 2e       	mov	r13, r20
    3682:	8b 01       	movw	r16, r22
    3684:	c0 e0       	ldi	r28, 0x00	; 0
    3686:	d0 e0       	ldi	r29, 0x00	; 0
    3688:	10 c0       	rjmp	.+32     	; 0x36aa <SPI_ReadWrite_Block+0x3a>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    368a:	f7 01       	movw	r30, r14
    368c:	ec 0f       	add	r30, r28
    368e:	fd 1f       	adc	r31, r29
    3690:	80 81       	ld	r24, Z
    3692:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    3694:	0e 94 19 1b 	call	0x3632	; 0x3632 <SPI_WAIT>
		  if(spiCommError) {
    3698:	80 91 0e 04 	lds	r24, 0x040E
    369c:	88 23       	and	r24, r24
    369e:	39 f4       	brne	.+14     	; 0x36ae <SPI_ReadWrite_Block+0x3e>
			return;
		  }
          buffer[i] = SPDR;
    36a0:	8e b5       	in	r24, 0x2e	; 46
    36a2:	f8 01       	movw	r30, r16
    36a4:	81 93       	st	Z+, r24
    36a6:	8f 01       	movw	r16, r30
    36a8:	21 96       	adiw	r28, 0x01	; 1
	SPSR = 0x00;
}

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    36aa:	cd 15       	cp	r28, r13
    36ac:	70 f3       	brcs	.-36     	; 0x368a <SPI_ReadWrite_Block+0x1a>
		  if(spiCommError) {
			return;
		  }
          buffer[i] = SPDR;
    }
}
    36ae:	df 91       	pop	r29
    36b0:	cf 91       	pop	r28
    36b2:	1f 91       	pop	r17
    36b4:	0f 91       	pop	r16
    36b6:	ff 90       	pop	r15
    36b8:	ef 90       	pop	r14
    36ba:	df 90       	pop	r13
    36bc:	08 95       	ret

000036be <SPI_Write_Block>:

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    36be:	0f 93       	push	r16
    36c0:	1f 93       	push	r17
    36c2:	cf 93       	push	r28
    36c4:	df 93       	push	r29
    36c6:	06 2f       	mov	r16, r22
    36c8:	ec 01       	movw	r28, r24
    36ca:	10 e0       	ldi	r17, 0x00	; 0
    36cc:	09 c0       	rjmp	.+18     	; 0x36e0 <SPI_Write_Block+0x22>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    36ce:	89 91       	ld	r24, Y+
    36d0:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    36d2:	0e 94 19 1b 	call	0x3632	; 0x3632 <SPI_WAIT>
		  if(spiCommError) {
    36d6:	80 91 0e 04 	lds	r24, 0x040E
    36da:	88 23       	and	r24, r24
    36dc:	19 f4       	brne	.+6      	; 0x36e4 <SPI_Write_Block+0x26>
    }
}

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    36de:	1f 5f       	subi	r17, 0xFF	; 255
    36e0:	10 17       	cp	r17, r16
    36e2:	a8 f3       	brcs	.-22     	; 0x36ce <SPI_Write_Block+0x10>
		  if(spiCommError) {
			return;
		  }
    }

}
    36e4:	df 91       	pop	r29
    36e6:	cf 91       	pop	r28
    36e8:	1f 91       	pop	r17
    36ea:	0f 91       	pop	r16
    36ec:	08 95       	ret

000036ee <SPI_Write_Byte>:

uint8_t SPI_Write_Byte(uint8_t byte) {
    SPDR = byte;
    36ee:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
    36f0:	0e 94 19 1b 	call	0x3632	; 0x3632 <SPI_WAIT>
    return SPDR;
    36f4:	8e b5       	in	r24, 0x2e	; 46
}
    36f6:	08 95       	ret

000036f8 <i2c_close>:

/* I2C clock in Hz */
#define SCL_CLOCK  440000L

void i2c_close() {
	TWBR = 0x00;
    36f8:	10 92 b8 00 	sts	0x00B8, r1
	TWCR = 0x00;
    36fc:	10 92 bc 00 	sts	0x00BC, r1
}
    3700:	08 95       	ret

00003702 <i2c_init>:
*************************************************************************/
void i2c_init(void)
{
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  
    sbi(PORTD, 0);
    3702:	58 9a       	sbi	0x0b, 0	; 11
    sbi(PORTD, 1);
    3704:	59 9a       	sbi	0x0b, 1	; 11

  TWSR = 0;                         /* no prescaler */
    3706:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
    370a:	81 e0       	ldi	r24, 0x01	; 1
    370c:	80 93 b8 00 	sts	0x00B8, r24

}/* i2c_init */
    3710:	08 95       	ret

00003712 <i2c_start>:
/*************************************************************************	
  Issues a start condition and sends address and transfer direction.
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address)
{
    3712:	98 2f       	mov	r25, r24
    uint8_t   twst;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    3714:	84 ea       	ldi	r24, 0xA4	; 164
    3716:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    371a:	80 91 bc 00 	lds	r24, 0x00BC
    371e:	87 ff       	sbrs	r24, 7
    3720:	fc cf       	rjmp	.-8      	; 0x371a <i2c_start+0x8>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    3722:	80 91 b9 00 	lds	r24, 0x00B9
    3726:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) {
    3728:	88 30       	cpi	r24, 0x08	; 8
    372a:	21 f0       	breq	.+8      	; 0x3734 <i2c_start+0x22>
    372c:	80 31       	cpi	r24, 0x10	; 16
    372e:	11 f0       	breq	.+4      	; 0x3734 <i2c_start+0x22>
    3730:	81 e0       	ldi	r24, 0x01	; 1
    3732:	08 95       	ret
		//usartTransmit(twst);
		return 1;
	}

	// send device address
	TWDR = address;
    3734:	90 93 bb 00 	sts	0x00BB, r25
	TWCR = (1<<TWINT) | (1<<TWEN);
    3738:	84 e8       	ldi	r24, 0x84	; 132
    373a:	80 93 bc 00 	sts	0x00BC, r24

	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));
    373e:	80 91 bc 00 	lds	r24, 0x00BC
    3742:	87 ff       	sbrs	r24, 7
    3744:	fc cf       	rjmp	.-8      	; 0x373e <i2c_start+0x2c>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    3746:	90 91 b9 00 	lds	r25, 0x00B9
    374a:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) {
    374c:	98 31       	cpi	r25, 0x18	; 24
    374e:	11 f4       	brne	.+4      	; 0x3754 <i2c_start+0x42>
    3750:	80 e0       	ldi	r24, 0x00	; 0
    3752:	08 95       	ret
    3754:	80 e0       	ldi	r24, 0x00	; 0
    3756:	90 34       	cpi	r25, 0x40	; 64
    3758:	09 f0       	breq	.+2      	; 0x375c <i2c_start+0x4a>
    375a:	81 e0       	ldi	r24, 0x01	; 1
		return 1;
	}

	return 0;

}/* i2c_start */
    375c:	08 95       	ret

0000375e <i2c_start_wait>:
 If device is busy, use ack polling to wait until device is ready
 
 Input:   address and transfer direction of I2C device
*************************************************************************/
void i2c_start_wait(unsigned char address)
{
    375e:	98 2f       	mov	r25, r24


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    3760:	44 ea       	ldi	r20, 0xA4	; 164
    	twst = TW_STATUS & 0xF8;
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    
    	// send device address
    	TWDR = address;
    	TWCR = (1<<TWINT) | (1<<TWEN);
    3762:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3764:	24 e9       	ldi	r18, 0x94	; 148


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    3766:	40 93 bc 00 	sts	0x00BC, r20
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    376a:	80 91 bc 00 	lds	r24, 0x00BC
    376e:	87 ff       	sbrs	r24, 7
    3770:	fc cf       	rjmp	.-8      	; 0x376a <i2c_start_wait+0xc>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    3772:	80 91 b9 00 	lds	r24, 0x00B9
    3776:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    3778:	88 30       	cpi	r24, 0x08	; 8
    377a:	11 f0       	breq	.+4      	; 0x3780 <i2c_start_wait+0x22>
    377c:	80 31       	cpi	r24, 0x10	; 16
    377e:	99 f7       	brne	.-26     	; 0x3766 <i2c_start_wait+0x8>
    
    	// send device address
    	TWDR = address;
    3780:	90 93 bb 00 	sts	0x00BB, r25
    	TWCR = (1<<TWINT) | (1<<TWEN);
    3784:	30 93 bc 00 	sts	0x00BC, r19
    
    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    3788:	80 91 bc 00 	lds	r24, 0x00BC
    378c:	87 ff       	sbrs	r24, 7
    378e:	fc cf       	rjmp	.-8      	; 0x3788 <i2c_start_wait+0x2a>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    3790:	80 91 b9 00 	lds	r24, 0x00B9
    3794:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    3796:	80 32       	cpi	r24, 0x20	; 32
    3798:	11 f0       	breq	.+4      	; 0x379e <i2c_start_wait+0x40>
    379a:	88 35       	cpi	r24, 0x58	; 88
    379c:	39 f4       	brne	.+14     	; 0x37ac <i2c_start_wait+0x4e>
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    379e:	20 93 bc 00 	sts	0x00BC, r18
	        
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
    37a2:	80 91 bc 00 	lds	r24, 0x00BC
    37a6:	84 fd       	sbrc	r24, 4
    37a8:	fc cf       	rjmp	.-8      	; 0x37a2 <i2c_start_wait+0x44>
    37aa:	dd cf       	rjmp	.-70     	; 0x3766 <i2c_start_wait+0x8>
    37ac:	08 95       	ret

000037ae <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
    37ae:	0e 94 89 1b 	call	0x3712	; 0x3712 <i2c_start>

}/* i2c_rep_start */
    37b2:	08 95       	ret

000037b4 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    37b4:	84 e9       	ldi	r24, 0x94	; 148
    37b6:	80 93 bc 00 	sts	0x00BC, r24
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
    37ba:	80 91 bc 00 	lds	r24, 0x00BC
    37be:	84 fd       	sbrc	r24, 4
    37c0:	fc cf       	rjmp	.-8      	; 0x37ba <i2c_stop+0x6>

}/* i2c_stop */
    37c2:	08 95       	ret

000037c4 <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
    37c4:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
    37c8:	84 e8       	ldi	r24, 0x84	; 132
    37ca:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    37ce:	80 91 bc 00 	lds	r24, 0x00BC
    37d2:	87 ff       	sbrs	r24, 7
    37d4:	fc cf       	rjmp	.-8      	; 0x37ce <i2c_write+0xa>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
    37d6:	80 91 b9 00 	lds	r24, 0x00B9
    37da:	90 e0       	ldi	r25, 0x00	; 0
    37dc:	88 7f       	andi	r24, 0xF8	; 248
    37de:	88 32       	cpi	r24, 0x28	; 40
    37e0:	09 f0       	breq	.+2      	; 0x37e4 <i2c_write+0x20>
    37e2:	91 e0       	ldi	r25, 0x01	; 1
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
    37e4:	89 2f       	mov	r24, r25
    37e6:	08 95       	ret

000037e8 <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
    37e8:	84 ec       	ldi	r24, 0xC4	; 196
    37ea:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));    
    37ee:	80 91 bc 00 	lds	r24, 0x00BC
    37f2:	87 ff       	sbrs	r24, 7
    37f4:	fc cf       	rjmp	.-8      	; 0x37ee <i2c_readAck+0x6>

    return TWDR;
    37f6:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readAck */
    37fa:	08 95       	ret

000037fc <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
    37fc:	84 e8       	ldi	r24, 0x84	; 132
    37fe:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
    3802:	80 91 bc 00 	lds	r24, 0x00BC
    3806:	87 ff       	sbrs	r24, 7
    3808:	fc cf       	rjmp	.-8      	; 0x3802 <i2c_readNak+0x6>
	
    return TWDR;
    380a:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readNak */
    380e:	08 95       	ret

00003810 <initUsart0>:
	// @38400 baud: 8000000/16/38400-1 = 12 => 8000000/16/13 = 38461 => 100-(38400/38461*100)=0.15% of error
	// Double speed mode:
	// @57600 baud: 8000000/8/57600-1 = 16 => 8000000/8/17 = 58823 => 100-(57600/58823*100)=2.08% of error	


	UBRR0H = 0;												// set baudrate
    3810:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 16;
    3814:	80 e1       	ldi	r24, 0x10	; 16
    3816:	80 93 c4 00 	sts	0x00C4, r24
	UCSR0A  |= (1 << U2X0);									// enable double speed
    381a:	e0 ec       	ldi	r30, 0xC0	; 192
    381c:	f0 e0       	ldi	r31, 0x00	; 0
    381e:	80 81       	ld	r24, Z
    3820:	82 60       	ori	r24, 0x02	; 2
    3822:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X0);
	UCSR0B |= (1 << TXEN0) | (1 << RXEN0) | (1 << RXCIE0);	// enable uart0 transmitter and receiver; enable rx interrupt for use with aseba
    3824:	e1 ec       	ldi	r30, 0xC1	; 193
    3826:	f0 e0       	ldi	r31, 0x00	; 0
    3828:	80 81       	ld	r24, Z
    382a:	88 69       	ori	r24, 0x98	; 152
    382c:	80 83       	st	Z, r24
	UCSR0C |= (1<<UCSZ01) | (1<<UCSZ00);					// set frame format: 8-bit data, no parity, 1 stop bit
    382e:	e2 ec       	ldi	r30, 0xC2	; 194
    3830:	f0 e0       	ldi	r31, 0x00	; 0
    3832:	80 81       	ld	r24, Z
    3834:	86 60       	ori	r24, 0x06	; 6
    3836:	80 83       	st	Z, r24



}
    3838:	08 95       	ret

0000383a <initUsart1>:

void initUsart1() {

	UBRR1H = 0;												// set baudrate
    383a:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L = 16;
    383e:	80 e1       	ldi	r24, 0x10	; 16
    3840:	80 93 cc 00 	sts	0x00CC, r24
	UCSR1A  |= (1 << U2X1);									// enable double speed
    3844:	e8 ec       	ldi	r30, 0xC8	; 200
    3846:	f0 e0       	ldi	r31, 0x00	; 0
    3848:	80 81       	ld	r24, Z
    384a:	82 60       	ori	r24, 0x02	; 2
    384c:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X1);
	UCSR1B |= (1 << TXEN1) | (1 << RXEN1);					// enable uart0 transmitter and receiver
    384e:	e9 ec       	ldi	r30, 0xC9	; 201
    3850:	f0 e0       	ldi	r31, 0x00	; 0
    3852:	80 81       	ld	r24, Z
    3854:	88 61       	ori	r24, 0x18	; 24
    3856:	80 83       	st	Z, r24
	UCSR1C |= (1<<UCSZ11) | (1<<UCSZ10);					// set frame format: 8-bit data, no parity, 1 stop bit
    3858:	ea ec       	ldi	r30, 0xCA	; 202
    385a:	f0 e0       	ldi	r31, 0x00	; 0
    385c:	80 81       	ld	r24, Z
    385e:	86 60       	ori	r24, 0x06	; 6
    3860:	80 83       	st	Z, r24

}
    3862:	08 95       	ret

00003864 <closeUsart>:

void closeUsart() {

	UCSR0A = 0x00;	// clear all usart registers
    3864:	10 92 c0 00 	sts	0x00C0, r1
	UCSR0B = 0x00;
    3868:	10 92 c1 00 	sts	0x00C1, r1
	UCSR0C = 0x00;
    386c:	10 92 c2 00 	sts	0x00C2, r1

}
    3870:	08 95       	ret

00003872 <usart0Transmit>:

void usart0Transmit(unsigned char data, unsigned char isBlocking) {
    3872:	98 2f       	mov	r25, r24

	while (!(UCSR0A & (1<<UDRE0)));		// wait for empty transmit buffer
    3874:	80 91 c0 00 	lds	r24, 0x00C0
    3878:	85 ff       	sbrs	r24, 5
    387a:	fc cf       	rjmp	.-8      	; 0x3874 <usart0Transmit+0x2>
	UDR0 = data;						// put data into buffer, sends the data
    387c:	90 93 c6 00 	sts	0x00C6, r25
	if(isBlocking) {
    3880:	66 23       	and	r22, r22
    3882:	21 f0       	breq	.+8      	; 0x388c <usart0Transmit+0x1a>
		while (!(UCSR0A & (1<<TXC0)));	// wait transmission complete
    3884:	80 91 c0 00 	lds	r24, 0x00C0
    3888:	86 ff       	sbrs	r24, 6
    388a:	fc cf       	rjmp	.-8      	; 0x3884 <usart0Transmit+0x12>
    388c:	08 95       	ret

0000388e <usart1Transmit>:
	}
}

void usart1Transmit(unsigned char data, unsigned char isBlocking) {
    388e:	98 2f       	mov	r25, r24

	while (!(UCSR1A & (1<<UDRE1)));		// wait for empty transmit buffer
    3890:	80 91 c8 00 	lds	r24, 0x00C8
    3894:	85 ff       	sbrs	r24, 5
    3896:	fc cf       	rjmp	.-8      	; 0x3890 <usart1Transmit+0x2>
	UDR1 = data;						// put data into buffer, sends the data
    3898:	90 93 ce 00 	sts	0x00CE, r25
	if(isBlocking) {
    389c:	66 23       	and	r22, r22
    389e:	21 f0       	breq	.+8      	; 0x38a8 <usart1Transmit+0x1a>
		while (!(UCSR1A & (1<<TXC1)));	// wait transmission complete
    38a0:	80 91 c8 00 	lds	r24, 0x00C8
    38a4:	86 ff       	sbrs	r24, 6
    38a6:	fc cf       	rjmp	.-8      	; 0x38a0 <usart1Transmit+0x12>
    38a8:	08 95       	ret

000038aa <usart0InputBufferEmpty>:

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    38aa:	80 91 c0 00 	lds	r24, 0x00C0
    38ae:	80 95       	com	r24
		return 0;
	} else {
		return 1;
	}

}
    38b0:	88 1f       	adc	r24, r24
    38b2:	88 27       	eor	r24, r24
    38b4:	88 1f       	adc	r24, r24
    38b6:	08 95       	ret

000038b8 <usart0Receive>:

unsigned char usart0Receive() {
    38b8:	20 e0       	ldi	r18, 0x00	; 0
    38ba:	30 e0       	ldi	r19, 0x00	; 0
    38bc:	05 c0       	rjmp	.+10     	; 0x38c8 <usart0Receive+0x10>
		if(i>150) {
			/*
			if(UCSR0A & (1<<3)) {	// overflow flag
			}
			*/
			commError = 1;
    38be:	81 e0       	ldi	r24, 0x01	; 1
    38c0:	80 93 11 04 	sts	0x0411, r24
    38c4:	80 e0       	ldi	r24, 0x00	; 0
    38c6:	08 95       	ret

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    38c8:	80 91 c0 00 	lds	r24, 0x00C0
    38cc:	87 ff       	sbrs	r24, 7
    38ce:	03 c0       	rjmp	.+6      	; 0x38d6 <usart0Receive+0x1e>
			commError = 1;
			return 0;				// timeout
		}
	}								// wait for data to be received

	return UDR0;					// get and return received data from buffer
    38d0:	80 91 c6 00 	lds	r24, 0x00C6

}
    38d4:	08 95       	ret
unsigned char usart0Receive() {

	unsigned int i=0;

	while(usart0InputBufferEmpty()) {
		i++;
    38d6:	2f 5f       	subi	r18, 0xFF	; 255
    38d8:	3f 4f       	sbci	r19, 0xFF	; 255
		if(i>150) {
    38da:	27 39       	cpi	r18, 0x97	; 151
    38dc:	31 05       	cpc	r19, r1
    38de:	a1 f7       	brne	.-24     	; 0x38c8 <usart0Receive+0x10>
    38e0:	ee cf       	rjmp	.-36     	; 0x38be <usart0Receive+0x6>

000038e2 <__vector_25>:
	return UDR0;					// get and return received data from buffer

}

// The following usart0 rx isr has to be used with aseba.
ISR(USART0_RX_vect) {
    38e2:	1f 92       	push	r1
    38e4:	0f 92       	push	r0
    38e6:	0f b6       	in	r0, 0x3f	; 63
    38e8:	0f 92       	push	r0
    38ea:	0b b6       	in	r0, 0x3b	; 59
    38ec:	0f 92       	push	r0
    38ee:	11 24       	eor	r1, r1
    38f0:	2f 93       	push	r18
    38f2:	8f 93       	push	r24
    38f4:	9f 93       	push	r25
    38f6:	ef 93       	push	r30
    38f8:	ff 93       	push	r31
	byteCount++;
    38fa:	80 91 12 04 	lds	r24, 0x0412
    38fe:	90 91 13 04 	lds	r25, 0x0413
    3902:	01 96       	adiw	r24, 0x01	; 1
    3904:	90 93 13 04 	sts	0x0413, r25
    3908:	80 93 12 04 	sts	0x0412, r24
	if(byteCount <= UART_BUFF_SIZE) {
    390c:	81 50       	subi	r24, 0x01	; 1
    390e:	91 40       	sbci	r25, 0x01	; 1
    3910:	60 f4       	brcc	.+24     	; 0x392a <__vector_25+0x48>
		uartBuff[nextByteIndex] = UDR0;
    3912:	80 91 14 05 	lds	r24, 0x0514
    3916:	90 91 c6 00 	lds	r25, 0x00C6
    391a:	e8 2f       	mov	r30, r24
    391c:	f0 e0       	ldi	r31, 0x00	; 0
    391e:	ec 5e       	subi	r30, 0xEC	; 236
    3920:	fb 4f       	sbci	r31, 0xFB	; 251
    3922:	90 83       	st	Z, r25
		nextByteIndex++;
    3924:	8f 5f       	subi	r24, 0xFF	; 255
    3926:	80 93 14 05 	sts	0x0514, r24
		if(nextByteIndex==UART_BUFF_SIZE) {
			nextByteIndex=0;
		}
	}
}
    392a:	ff 91       	pop	r31
    392c:	ef 91       	pop	r30
    392e:	9f 91       	pop	r25
    3930:	8f 91       	pop	r24
    3932:	2f 91       	pop	r18
    3934:	0f 90       	pop	r0
    3936:	0b be       	out	0x3b, r0	; 59
    3938:	0f 90       	pop	r0
    393a:	0f be       	out	0x3f, r0	; 63
    393c:	0f 90       	pop	r0
    393e:	1f 90       	pop	r1
    3940:	18 95       	reti

00003942 <getSelector>:

#include "utility.h"

unsigned char getSelector() {
   return (SEL0) + 2*(SEL1) + 4*(SEL2) + 8*(SEL3);
    3942:	86 b1       	in	r24, 0x06	; 6
    3944:	46 b1       	in	r20, 0x06	; 6
    3946:	26 b1       	in	r18, 0x06	; 6
    3948:	66 b1       	in	r22, 0x06	; 6
    394a:	30 e0       	ldi	r19, 0x00	; 0
    394c:	28 70       	andi	r18, 0x08	; 8
    394e:	30 70       	andi	r19, 0x00	; 0
    3950:	f3 e0       	ldi	r31, 0x03	; 3
    3952:	35 95       	asr	r19
    3954:	27 95       	ror	r18
    3956:	fa 95       	dec	r31
    3958:	e1 f7       	brne	.-8      	; 0x3952 <getSelector+0x10>
    395a:	22 0f       	add	r18, r18
    395c:	33 1f       	adc	r19, r19
    395e:	50 e0       	ldi	r21, 0x00	; 0
    3960:	44 70       	andi	r20, 0x04	; 4
    3962:	50 70       	andi	r21, 0x00	; 0
    3964:	55 95       	asr	r21
    3966:	47 95       	ror	r20
    3968:	55 95       	asr	r21
    396a:	47 95       	ror	r20
    396c:	24 0f       	add	r18, r20
    396e:	35 1f       	adc	r19, r21
    3970:	22 0f       	add	r18, r18
    3972:	33 1f       	adc	r19, r19
    3974:	70 e0       	ldi	r23, 0x00	; 0
    3976:	62 70       	andi	r22, 0x02	; 2
    3978:	70 70       	andi	r23, 0x00	; 0
    397a:	75 95       	asr	r23
    397c:	67 95       	ror	r22
    397e:	26 0f       	add	r18, r22
    3980:	37 1f       	adc	r19, r23
    3982:	22 0f       	add	r18, r18
    3984:	33 1f       	adc	r19, r19
    3986:	81 70       	andi	r24, 0x01	; 1
}
    3988:	82 0f       	add	r24, r18
    398a:	08 95       	ret

0000398c <__vector_15>:

	
}

// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {
    398c:	1f 92       	push	r1
    398e:	0f 92       	push	r0
    3990:	0f b6       	in	r0, 0x3f	; 63
    3992:	0f 92       	push	r0
    3994:	11 24       	eor	r1, r1

}
    3996:	0f 90       	pop	r0
    3998:	0f be       	out	0x3f, r0	; 63
    399a:	0f 90       	pop	r0
    399c:	1f 90       	pop	r1
    399e:	18 95       	reti

000039a0 <getTime100MicroSec>:
	pwm_left = 0;
	initPeripherals();

}

unsigned long int getTime100MicroSec() {
    39a0:	60 91 36 05 	lds	r22, 0x0536
    39a4:	70 91 37 05 	lds	r23, 0x0537
	return clockTick;
}
    39a8:	80 91 38 05 	lds	r24, 0x0538
    39ac:	90 91 39 05 	lds	r25, 0x0539
    39b0:	08 95       	ret

000039b2 <readBatteryLevel>:

void readBatteryLevel() {
	measBattery = 1;
    39b2:	81 e0       	ldi	r24, 0x01	; 1
    39b4:	80 93 c5 03 	sts	0x03C5, r24
}
    39b8:	08 95       	ret

000039ba <initPeripherals>:
}
    

void initPeripherals(void) {

	cli();			// disable global interrupts (by default it should already be disabled)
    39ba:	f8 94       	cli
	
	// reset all registers touched by arduino in the "init()" functions (wiring.c) not used by the robot
	TCCR0A = 0;
    39bc:	14 bc       	out	0x24, r1	; 36
	TCCR0B = 0;
    39be:	15 bc       	out	0x25, r1	; 37
	TIMSK0 = 0;
    39c0:	10 92 6e 00 	sts	0x006E, r1
	TCCR5A = 0;
    39c4:	10 92 20 01 	sts	0x0120, r1
	TCCR5B = 0;
    39c8:	10 92 21 01 	sts	0x0121, r1

	rfAddress = eeprom_read_word((uint16_t*)4094);
    39cc:	8e ef       	ldi	r24, 0xFE	; 254
    39ce:	9f e0       	ldi	r25, 0x0F	; 15
    39d0:	0e 94 84 23 	call	0x4708	; 0x4708 <__eerd_word_m2560>
    39d4:	90 93 0c 04 	sts	0x040C, r25
    39d8:	80 93 0b 04 	sts	0x040B, r24
	currentOsccal = eeprom_read_byte((uint8_t*)4093);
    39dc:	8d ef       	ldi	r24, 0xFD	; 253
    39de:	9f e0       	ldi	r25, 0x0F	; 15
    39e0:	0e 94 7c 23 	call	0x46f8	; 0x46f8 <__eerd_byte_m2560>
    39e4:	98 2f       	mov	r25, r24
    39e6:	80 93 42 05 	sts	0x0542, r24
	if(currentOsccal!=0 && currentOsccal!=255) { // clear memory
    39ea:	81 50       	subi	r24, 0x01	; 1
    39ec:	8e 3f       	cpi	r24, 0xFE	; 254
    39ee:	18 f4       	brcc	.+6      	; 0x39f6 <initPeripherals+0x3c>
		OSCCAL = currentOsccal;
    39f0:	90 93 66 00 	sts	0x0066, r25
    39f4:	08 c0       	rjmp	.+16     	; 0x3a06 <initPeripherals+0x4c>
	} else {
		currentOsccal = OSCCAL;
    39f6:	60 91 66 00 	lds	r22, 0x0066
    39fa:	60 93 42 05 	sts	0x0542, r22
		eeprom_write_byte((uint8_t*) 4093, currentOsccal);
    39fe:	8d ef       	ldi	r24, 0xFD	; 253
    3a00:	9f e0       	ldi	r25, 0x0F	; 15
    3a02:	0e 94 8a 23 	call	0x4714	; 0x4714 <__eewr_byte_m2560>
	}
	
	// some code parts change based on hardware revision
	if(rfAddress >= 3201 && rfAddress <= 3203) {
    3a06:	20 91 0b 04 	lds	r18, 0x040B
    3a0a:	30 91 0c 04 	lds	r19, 0x040C
    3a0e:	c9 01       	movw	r24, r18
    3a10:	81 58       	subi	r24, 0x81	; 129
    3a12:	9c 40       	sbci	r25, 0x0C	; 12
    3a14:	03 97       	sbiw	r24, 0x03	; 3
    3a16:	10 f4       	brcc	.+4      	; 0x3a1c <initPeripherals+0x62>
		hardwareRevision = HW_REV_3_0;
    3a18:	10 92 3d 05 	sts	0x053D, r1
	}

	if(rfAddress == 3200) {
    3a1c:	8c e0       	ldi	r24, 0x0C	; 12
    3a1e:	20 38       	cpi	r18, 0x80	; 128
    3a20:	38 07       	cpc	r19, r24
    3a22:	11 f4       	brne	.+4      	; 0x3a28 <initPeripherals+0x6e>
		hardwareRevision = HW_REV_3_0_1;
    3a24:	81 e0       	ldi	r24, 0x01	; 1
    3a26:	04 c0       	rjmp	.+8      	; 0x3a30 <initPeripherals+0x76>
	}

	if(rfAddress > 3203) {
    3a28:	24 58       	subi	r18, 0x84	; 132
    3a2a:	3c 40       	sbci	r19, 0x0C	; 12
    3a2c:	18 f0       	brcs	.+6      	; 0x3a34 <initPeripherals+0x7a>
		hardwareRevision = HW_REV_3_1;
    3a2e:	82 e0       	ldi	r24, 0x02	; 2
    3a30:	80 93 3d 05 	sts	0x053D, r24
	}

	initPortsIO();
    3a34:	0e 94 7f 12 	call	0x24fe	; 0x24fe <initPortsIO>
	initAdc();
    3a38:	0e 94 27 01 	call	0x24e	; 0x24e <initAdc>
	initMotors();
    3a3c:	0e 94 35 0e 	call	0x1c6a	; 0x1c6a <initMotors>
	initRGBleds();
    3a40:	0e 94 a1 08 	call	0x1142	; 0x1142 <initRGBleds>
	initSPI();
    3a44:	0e 94 29 1b 	call	0x3652	; 0x3652 <initSPI>
	mirf_init();
    3a48:	0e 94 99 0a 	call	0x1532	; 0x1532 <mirf_init>
	if(spiCommError==0) {
    3a4c:	80 91 0e 04 	lds	r24, 0x040E
    3a50:	88 23       	and	r24, r24
    3a52:	29 f4       	brne	.+10     	; 0x3a5e <initPeripherals+0xa4>
		rfFlags |= 1;
    3a54:	80 91 0d 04 	lds	r24, 0x040D
    3a58:	81 60       	ori	r24, 0x01	; 1
    3a5a:	80 93 0d 04 	sts	0x040D, r24
	}
	initUsart0();
    3a5e:	0e 94 08 1c 	call	0x3810	; 0x3810 <initUsart0>
	initAccelerometer();
    3a62:	0e 94 24 16 	call	0x2c48	; 0x2c48 <initAccelerometer>
	init_ir_remote_control();
    3a66:	0e 94 8b 05 	call	0xb16	; 0xb16 <init_ir_remote_control>

	sei();			// enable global interrupts
    3a6a:	78 94       	sei

	
}
    3a6c:	08 95       	ret

00003a6e <sleep>:
// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {

}

void sleep(unsigned char seconds) {
    3a6e:	cf 93       	push	r28
    3a70:	df 93       	push	r29

	unsigned int pause = seconds*30;	// the timer2 used to wake-up from sleep is configured to run at 30 Hz
    3a72:	9e e1       	ldi	r25, 0x1E	; 30
    3a74:	89 9f       	mul	r24, r25
    3a76:	e0 01       	movw	r28, r0
    3a78:	11 24       	eor	r1, r1

	// disable external interrupt because it uses the timer2 to interpret the tv
	// remote signal and the timer2 must be free in order to be used for wake-up from sleep
	PCICR &= ~(1 << PCIE1);			// disable interrupt from falling edge
    3a7a:	80 91 68 00 	lds	r24, 0x0068
    3a7e:	8d 7f       	andi	r24, 0xFD	; 253
    3a80:	80 93 68 00 	sts	0x0068, r24
	PCMSK1 &= ~(1 << PCINT15);		
    3a84:	80 91 6c 00 	lds	r24, 0x006C
    3a88:	8f 77       	andi	r24, 0x7F	; 127
    3a8a:	80 93 6c 00 	sts	0x006C, r24
	PCIFR |= (1 << PCIF1);			// clear interrupt flag
    3a8e:	d9 9a       	sbi	0x1b, 1	; 27

	// disable adc
	ADCSRA = 0x00;					// disable interrupt and turn off adc
    3a90:	10 92 7a 00 	sts	0x007A, r1
	ADCSRA |= (1 << ADIF);			// clear interrupt flag
    3a94:	80 91 7a 00 	lds	r24, 0x007A
    3a98:	80 61       	ori	r24, 0x10	; 16
    3a9a:	80 93 7a 00 	sts	0x007A, r24

	// disable motors pwm
	TCCR3A = 0x00;	// turn off timer
    3a9e:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = 0x00;
    3aa2:	10 92 91 00 	sts	0x0091, r1
	TIMSK3 = 0x00;	// disable interrupt
    3aa6:	10 92 71 00 	sts	0x0071, r1
	TIFR3 |= (1 << OCF3A) | (1 << OCF3B) | (1 << TOV3);	// clear output compares and timer overflow interrupt flags
    3aaa:	88 b3       	in	r24, 0x18	; 24
    3aac:	87 60       	ori	r24, 0x07	; 7
    3aae:	88 bb       	out	0x18, r24	; 24
	TCCR4A = 0x00;
    3ab0:	10 92 a0 00 	sts	0x00A0, r1
	TCCR4B = 0x00;
    3ab4:	10 92 a1 00 	sts	0x00A1, r1
	TIMSK4 = 0x00;
    3ab8:	10 92 72 00 	sts	0x0072, r1
	TIFR4 |= (1 << OCF4A) | (1 << OCF4B) | (1 << TOV4);	// clear output compares and timer overflow interrupt flags
    3abc:	89 b3       	in	r24, 0x19	; 25
    3abe:	87 60       	ori	r24, 0x07	; 7
    3ac0:	89 bb       	out	0x19, r24	; 25

	// disable leds pwm
	TCCR1A = 0x00;	// turn off timer
    3ac2:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0x00;
    3ac6:	10 92 81 00 	sts	0x0081, r1

	// close communication channels
	closeUsart();
    3aca:	0e 94 32 1c 	call	0x3864	; 0x3864 <closeUsart>
	closeSPI();
    3ace:	0e 94 35 1b 	call	0x366a	; 0x366a <closeSPI>
	i2c_close();
    3ad2:	0e 94 7c 1b 	call	0x36f8	; 0x36f8 <i2c_close>

	// set port pins
	initPortsIO();
    3ad6:	0e 94 7f 12 	call	0x24fe	; 0x24fe <initPortsIO>
	//PORTB &= ~(1 << 4);	// radio CE pin
	//DDRD = 0xFF;
	//PORTD = 0x00;	// I2C and uart pins to 0

	// set extendend standby mode and enable it
	SMCR |= (1 << SM2) | (1 << SM1) | (1 << SM0) | (1 << SE);	// extended standby
    3ada:	83 b7       	in	r24, 0x33	; 51
    3adc:	8f 60       	ori	r24, 0x0F	; 15
    3ade:	83 bf       	out	0x33, r24	; 51

	// set timer2 for wake-up: 
	// source clock = 8 MHz
	// prescaler = 1/1024 => 7812.5 Hz
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
    3ae0:	81 e0       	ldi	r24, 0x01	; 1
    3ae2:	80 93 70 00 	sts	0x0070, r24
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
    3ae6:	80 91 b0 00 	lds	r24, 0x00B0
    3aea:	8d 7f       	andi	r24, 0xFD	; 253
    3aec:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler
    3af0:	80 91 b1 00 	lds	r24, 0x00B1
    3af4:	87 60       	ori	r24, 0x07	; 7
    3af6:	80 93 b1 00 	sts	0x00B1, r24
    3afa:	02 c0       	rjmp	.+4      	; 0x3b00 <sleep+0x92>

	while(pause > 0) {	
		// enter extended standby mode
		//sleep_cpu();
		__asm__("sleep");
    3afc:	88 95       	sleep
		pause--;
    3afe:	21 97       	sbiw	r28, 0x01	; 1
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler

	while(pause > 0) {	
    3b00:	20 97       	sbiw	r28, 0x00	; 0
    3b02:	e1 f7       	brne	.-8      	; 0x3afc <sleep+0x8e>
//		PORTB ^= (1 << 6);
	}

	// disable power mode
	//SMCR &= ~(1 << SE);
	SMCR = 0x00;
    3b04:	13 be       	out	0x33, r1	; 51

	// disable timer2 and its timer overflow interrupt
	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);	// disable timer2
    3b06:	80 91 b1 00 	lds	r24, 0x00B1
    3b0a:	88 7f       	andi	r24, 0xF8	; 248
    3b0c:	80 93 b1 00 	sts	0x00B1, r24
	TIMSK2 = 0;					// disable all interrupt for timer2
    3b10:	10 92 70 00 	sts	0x0070, r1
	TCCR2A |= (1 << WGM21); 	// mode 2 => CTC mode
    3b14:	80 91 b0 00 	lds	r24, 0x00B0
    3b18:	82 60       	ori	r24, 0x02	; 2
    3b1a:	80 93 b0 00 	sts	0x00B0, r24

	pwm_red = 255;
    3b1e:	8f ef       	ldi	r24, 0xFF	; 255
    3b20:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    3b24:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    3b28:	80 93 0e 02 	sts	0x020E, r24
	pwm_right = 0;
    3b2c:	10 92 f4 03 	sts	0x03F4, r1
    3b30:	10 92 f3 03 	sts	0x03F3, r1
	pwm_left = 0;
    3b34:	10 92 f6 03 	sts	0x03F6, r1
    3b38:	10 92 f5 03 	sts	0x03F5, r1
	initPeripherals();
    3b3c:	0e 94 dd 1c 	call	0x39ba	; 0x39ba <initPeripherals>

}
    3b40:	df 91       	pop	r29
    3b42:	cf 91       	pop	r28
    3b44:	08 95       	ret

00003b46 <__mulsf3>:
    3b46:	a0 e2       	ldi	r26, 0x20	; 32
    3b48:	b0 e0       	ldi	r27, 0x00	; 0
    3b4a:	e9 ea       	ldi	r30, 0xA9	; 169
    3b4c:	fd e1       	ldi	r31, 0x1D	; 29
    3b4e:	0c 94 31 21 	jmp	0x4262	; 0x4262 <__prologue_saves__>
    3b52:	69 83       	std	Y+1, r22	; 0x01
    3b54:	7a 83       	std	Y+2, r23	; 0x02
    3b56:	8b 83       	std	Y+3, r24	; 0x03
    3b58:	9c 83       	std	Y+4, r25	; 0x04
    3b5a:	2d 83       	std	Y+5, r18	; 0x05
    3b5c:	3e 83       	std	Y+6, r19	; 0x06
    3b5e:	4f 83       	std	Y+7, r20	; 0x07
    3b60:	58 87       	std	Y+8, r21	; 0x08
    3b62:	ce 01       	movw	r24, r28
    3b64:	01 96       	adiw	r24, 0x01	; 1
    3b66:	be 01       	movw	r22, r28
    3b68:	67 5f       	subi	r22, 0xF7	; 247
    3b6a:	7f 4f       	sbci	r23, 0xFF	; 255
    3b6c:	0e 94 73 20 	call	0x40e6	; 0x40e6 <__unpack_f>
    3b70:	ce 01       	movw	r24, r28
    3b72:	05 96       	adiw	r24, 0x05	; 5
    3b74:	be 01       	movw	r22, r28
    3b76:	6f 5e       	subi	r22, 0xEF	; 239
    3b78:	7f 4f       	sbci	r23, 0xFF	; 255
    3b7a:	0e 94 73 20 	call	0x40e6	; 0x40e6 <__unpack_f>
    3b7e:	99 85       	ldd	r25, Y+9	; 0x09
    3b80:	92 30       	cpi	r25, 0x02	; 2
    3b82:	88 f0       	brcs	.+34     	; 0x3ba6 <__mulsf3+0x60>
    3b84:	89 89       	ldd	r24, Y+17	; 0x11
    3b86:	82 30       	cpi	r24, 0x02	; 2
    3b88:	c8 f0       	brcs	.+50     	; 0x3bbc <__mulsf3+0x76>
    3b8a:	94 30       	cpi	r25, 0x04	; 4
    3b8c:	19 f4       	brne	.+6      	; 0x3b94 <__mulsf3+0x4e>
    3b8e:	82 30       	cpi	r24, 0x02	; 2
    3b90:	51 f4       	brne	.+20     	; 0x3ba6 <__mulsf3+0x60>
    3b92:	04 c0       	rjmp	.+8      	; 0x3b9c <__mulsf3+0x56>
    3b94:	84 30       	cpi	r24, 0x04	; 4
    3b96:	29 f4       	brne	.+10     	; 0x3ba2 <__mulsf3+0x5c>
    3b98:	92 30       	cpi	r25, 0x02	; 2
    3b9a:	81 f4       	brne	.+32     	; 0x3bbc <__mulsf3+0x76>
    3b9c:	87 e1       	ldi	r24, 0x17	; 23
    3b9e:	92 e0       	ldi	r25, 0x02	; 2
    3ba0:	c6 c0       	rjmp	.+396    	; 0x3d2e <__mulsf3+0x1e8>
    3ba2:	92 30       	cpi	r25, 0x02	; 2
    3ba4:	49 f4       	brne	.+18     	; 0x3bb8 <__mulsf3+0x72>
    3ba6:	20 e0       	ldi	r18, 0x00	; 0
    3ba8:	9a 85       	ldd	r25, Y+10	; 0x0a
    3baa:	8a 89       	ldd	r24, Y+18	; 0x12
    3bac:	98 13       	cpse	r25, r24
    3bae:	21 e0       	ldi	r18, 0x01	; 1
    3bb0:	2a 87       	std	Y+10, r18	; 0x0a
    3bb2:	ce 01       	movw	r24, r28
    3bb4:	09 96       	adiw	r24, 0x09	; 9
    3bb6:	bb c0       	rjmp	.+374    	; 0x3d2e <__mulsf3+0x1e8>
    3bb8:	82 30       	cpi	r24, 0x02	; 2
    3bba:	49 f4       	brne	.+18     	; 0x3bce <__mulsf3+0x88>
    3bbc:	20 e0       	ldi	r18, 0x00	; 0
    3bbe:	9a 85       	ldd	r25, Y+10	; 0x0a
    3bc0:	8a 89       	ldd	r24, Y+18	; 0x12
    3bc2:	98 13       	cpse	r25, r24
    3bc4:	21 e0       	ldi	r18, 0x01	; 1
    3bc6:	2a 8b       	std	Y+18, r18	; 0x12
    3bc8:	ce 01       	movw	r24, r28
    3bca:	41 96       	adiw	r24, 0x11	; 17
    3bcc:	b0 c0       	rjmp	.+352    	; 0x3d2e <__mulsf3+0x1e8>
    3bce:	2d 84       	ldd	r2, Y+13	; 0x0d
    3bd0:	3e 84       	ldd	r3, Y+14	; 0x0e
    3bd2:	4f 84       	ldd	r4, Y+15	; 0x0f
    3bd4:	58 88       	ldd	r5, Y+16	; 0x10
    3bd6:	6d 88       	ldd	r6, Y+21	; 0x15
    3bd8:	7e 88       	ldd	r7, Y+22	; 0x16
    3bda:	8f 88       	ldd	r8, Y+23	; 0x17
    3bdc:	98 8c       	ldd	r9, Y+24	; 0x18
    3bde:	ee 24       	eor	r14, r14
    3be0:	ff 24       	eor	r15, r15
    3be2:	87 01       	movw	r16, r14
    3be4:	aa 24       	eor	r10, r10
    3be6:	bb 24       	eor	r11, r11
    3be8:	65 01       	movw	r12, r10
    3bea:	40 e0       	ldi	r20, 0x00	; 0
    3bec:	50 e0       	ldi	r21, 0x00	; 0
    3bee:	60 e0       	ldi	r22, 0x00	; 0
    3bf0:	70 e0       	ldi	r23, 0x00	; 0
    3bf2:	e0 e0       	ldi	r30, 0x00	; 0
    3bf4:	f0 e0       	ldi	r31, 0x00	; 0
    3bf6:	c1 01       	movw	r24, r2
    3bf8:	81 70       	andi	r24, 0x01	; 1
    3bfa:	90 70       	andi	r25, 0x00	; 0
    3bfc:	89 2b       	or	r24, r25
    3bfe:	e9 f0       	breq	.+58     	; 0x3c3a <__mulsf3+0xf4>
    3c00:	e6 0c       	add	r14, r6
    3c02:	f7 1c       	adc	r15, r7
    3c04:	08 1d       	adc	r16, r8
    3c06:	19 1d       	adc	r17, r9
    3c08:	9a 01       	movw	r18, r20
    3c0a:	ab 01       	movw	r20, r22
    3c0c:	2a 0d       	add	r18, r10
    3c0e:	3b 1d       	adc	r19, r11
    3c10:	4c 1d       	adc	r20, r12
    3c12:	5d 1d       	adc	r21, r13
    3c14:	80 e0       	ldi	r24, 0x00	; 0
    3c16:	90 e0       	ldi	r25, 0x00	; 0
    3c18:	a0 e0       	ldi	r26, 0x00	; 0
    3c1a:	b0 e0       	ldi	r27, 0x00	; 0
    3c1c:	e6 14       	cp	r14, r6
    3c1e:	f7 04       	cpc	r15, r7
    3c20:	08 05       	cpc	r16, r8
    3c22:	19 05       	cpc	r17, r9
    3c24:	20 f4       	brcc	.+8      	; 0x3c2e <__mulsf3+0xe8>
    3c26:	81 e0       	ldi	r24, 0x01	; 1
    3c28:	90 e0       	ldi	r25, 0x00	; 0
    3c2a:	a0 e0       	ldi	r26, 0x00	; 0
    3c2c:	b0 e0       	ldi	r27, 0x00	; 0
    3c2e:	ba 01       	movw	r22, r20
    3c30:	a9 01       	movw	r20, r18
    3c32:	48 0f       	add	r20, r24
    3c34:	59 1f       	adc	r21, r25
    3c36:	6a 1f       	adc	r22, r26
    3c38:	7b 1f       	adc	r23, r27
    3c3a:	aa 0c       	add	r10, r10
    3c3c:	bb 1c       	adc	r11, r11
    3c3e:	cc 1c       	adc	r12, r12
    3c40:	dd 1c       	adc	r13, r13
    3c42:	97 fe       	sbrs	r9, 7
    3c44:	08 c0       	rjmp	.+16     	; 0x3c56 <__mulsf3+0x110>
    3c46:	81 e0       	ldi	r24, 0x01	; 1
    3c48:	90 e0       	ldi	r25, 0x00	; 0
    3c4a:	a0 e0       	ldi	r26, 0x00	; 0
    3c4c:	b0 e0       	ldi	r27, 0x00	; 0
    3c4e:	a8 2a       	or	r10, r24
    3c50:	b9 2a       	or	r11, r25
    3c52:	ca 2a       	or	r12, r26
    3c54:	db 2a       	or	r13, r27
    3c56:	31 96       	adiw	r30, 0x01	; 1
    3c58:	e0 32       	cpi	r30, 0x20	; 32
    3c5a:	f1 05       	cpc	r31, r1
    3c5c:	49 f0       	breq	.+18     	; 0x3c70 <__mulsf3+0x12a>
    3c5e:	66 0c       	add	r6, r6
    3c60:	77 1c       	adc	r7, r7
    3c62:	88 1c       	adc	r8, r8
    3c64:	99 1c       	adc	r9, r9
    3c66:	56 94       	lsr	r5
    3c68:	47 94       	ror	r4
    3c6a:	37 94       	ror	r3
    3c6c:	27 94       	ror	r2
    3c6e:	c3 cf       	rjmp	.-122    	; 0x3bf6 <__mulsf3+0xb0>
    3c70:	fa 85       	ldd	r31, Y+10	; 0x0a
    3c72:	ea 89       	ldd	r30, Y+18	; 0x12
    3c74:	2b 89       	ldd	r18, Y+19	; 0x13
    3c76:	3c 89       	ldd	r19, Y+20	; 0x14
    3c78:	8b 85       	ldd	r24, Y+11	; 0x0b
    3c7a:	9c 85       	ldd	r25, Y+12	; 0x0c
    3c7c:	28 0f       	add	r18, r24
    3c7e:	39 1f       	adc	r19, r25
    3c80:	2e 5f       	subi	r18, 0xFE	; 254
    3c82:	3f 4f       	sbci	r19, 0xFF	; 255
    3c84:	17 c0       	rjmp	.+46     	; 0x3cb4 <__mulsf3+0x16e>
    3c86:	ca 01       	movw	r24, r20
    3c88:	81 70       	andi	r24, 0x01	; 1
    3c8a:	90 70       	andi	r25, 0x00	; 0
    3c8c:	89 2b       	or	r24, r25
    3c8e:	61 f0       	breq	.+24     	; 0x3ca8 <__mulsf3+0x162>
    3c90:	16 95       	lsr	r17
    3c92:	07 95       	ror	r16
    3c94:	f7 94       	ror	r15
    3c96:	e7 94       	ror	r14
    3c98:	80 e0       	ldi	r24, 0x00	; 0
    3c9a:	90 e0       	ldi	r25, 0x00	; 0
    3c9c:	a0 e0       	ldi	r26, 0x00	; 0
    3c9e:	b0 e8       	ldi	r27, 0x80	; 128
    3ca0:	e8 2a       	or	r14, r24
    3ca2:	f9 2a       	or	r15, r25
    3ca4:	0a 2b       	or	r16, r26
    3ca6:	1b 2b       	or	r17, r27
    3ca8:	76 95       	lsr	r23
    3caa:	67 95       	ror	r22
    3cac:	57 95       	ror	r21
    3cae:	47 95       	ror	r20
    3cb0:	2f 5f       	subi	r18, 0xFF	; 255
    3cb2:	3f 4f       	sbci	r19, 0xFF	; 255
    3cb4:	77 fd       	sbrc	r23, 7
    3cb6:	e7 cf       	rjmp	.-50     	; 0x3c86 <__mulsf3+0x140>
    3cb8:	0c c0       	rjmp	.+24     	; 0x3cd2 <__mulsf3+0x18c>
    3cba:	44 0f       	add	r20, r20
    3cbc:	55 1f       	adc	r21, r21
    3cbe:	66 1f       	adc	r22, r22
    3cc0:	77 1f       	adc	r23, r23
    3cc2:	17 fd       	sbrc	r17, 7
    3cc4:	41 60       	ori	r20, 0x01	; 1
    3cc6:	ee 0c       	add	r14, r14
    3cc8:	ff 1c       	adc	r15, r15
    3cca:	00 1f       	adc	r16, r16
    3ccc:	11 1f       	adc	r17, r17
    3cce:	21 50       	subi	r18, 0x01	; 1
    3cd0:	30 40       	sbci	r19, 0x00	; 0
    3cd2:	40 30       	cpi	r20, 0x00	; 0
    3cd4:	90 e0       	ldi	r25, 0x00	; 0
    3cd6:	59 07       	cpc	r21, r25
    3cd8:	90 e0       	ldi	r25, 0x00	; 0
    3cda:	69 07       	cpc	r22, r25
    3cdc:	90 e4       	ldi	r25, 0x40	; 64
    3cde:	79 07       	cpc	r23, r25
    3ce0:	60 f3       	brcs	.-40     	; 0x3cba <__mulsf3+0x174>
    3ce2:	2b 8f       	std	Y+27, r18	; 0x1b
    3ce4:	3c 8f       	std	Y+28, r19	; 0x1c
    3ce6:	db 01       	movw	r26, r22
    3ce8:	ca 01       	movw	r24, r20
    3cea:	8f 77       	andi	r24, 0x7F	; 127
    3cec:	90 70       	andi	r25, 0x00	; 0
    3cee:	a0 70       	andi	r26, 0x00	; 0
    3cf0:	b0 70       	andi	r27, 0x00	; 0
    3cf2:	80 34       	cpi	r24, 0x40	; 64
    3cf4:	91 05       	cpc	r25, r1
    3cf6:	a1 05       	cpc	r26, r1
    3cf8:	b1 05       	cpc	r27, r1
    3cfa:	61 f4       	brne	.+24     	; 0x3d14 <__mulsf3+0x1ce>
    3cfc:	47 fd       	sbrc	r20, 7
    3cfe:	0a c0       	rjmp	.+20     	; 0x3d14 <__mulsf3+0x1ce>
    3d00:	e1 14       	cp	r14, r1
    3d02:	f1 04       	cpc	r15, r1
    3d04:	01 05       	cpc	r16, r1
    3d06:	11 05       	cpc	r17, r1
    3d08:	29 f0       	breq	.+10     	; 0x3d14 <__mulsf3+0x1ce>
    3d0a:	40 5c       	subi	r20, 0xC0	; 192
    3d0c:	5f 4f       	sbci	r21, 0xFF	; 255
    3d0e:	6f 4f       	sbci	r22, 0xFF	; 255
    3d10:	7f 4f       	sbci	r23, 0xFF	; 255
    3d12:	40 78       	andi	r20, 0x80	; 128
    3d14:	1a 8e       	std	Y+26, r1	; 0x1a
    3d16:	fe 17       	cp	r31, r30
    3d18:	11 f0       	breq	.+4      	; 0x3d1e <__mulsf3+0x1d8>
    3d1a:	81 e0       	ldi	r24, 0x01	; 1
    3d1c:	8a 8f       	std	Y+26, r24	; 0x1a
    3d1e:	4d 8f       	std	Y+29, r20	; 0x1d
    3d20:	5e 8f       	std	Y+30, r21	; 0x1e
    3d22:	6f 8f       	std	Y+31, r22	; 0x1f
    3d24:	78 a3       	std	Y+32, r23	; 0x20
    3d26:	83 e0       	ldi	r24, 0x03	; 3
    3d28:	89 8f       	std	Y+25, r24	; 0x19
    3d2a:	ce 01       	movw	r24, r28
    3d2c:	49 96       	adiw	r24, 0x19	; 25
    3d2e:	0e 94 9e 1f 	call	0x3f3c	; 0x3f3c <__pack_f>
    3d32:	a0 96       	adiw	r28, 0x20	; 32
    3d34:	e2 e1       	ldi	r30, 0x12	; 18
    3d36:	0c 94 4d 21 	jmp	0x429a	; 0x429a <__epilogue_restores__>

00003d3a <__floatsisf>:
    3d3a:	a8 e0       	ldi	r26, 0x08	; 8
    3d3c:	b0 e0       	ldi	r27, 0x00	; 0
    3d3e:	e3 ea       	ldi	r30, 0xA3	; 163
    3d40:	fe e1       	ldi	r31, 0x1E	; 30
    3d42:	0c 94 3a 21 	jmp	0x4274	; 0x4274 <__prologue_saves__+0x12>
    3d46:	9b 01       	movw	r18, r22
    3d48:	ac 01       	movw	r20, r24
    3d4a:	83 e0       	ldi	r24, 0x03	; 3
    3d4c:	89 83       	std	Y+1, r24	; 0x01
    3d4e:	da 01       	movw	r26, r20
    3d50:	c9 01       	movw	r24, r18
    3d52:	88 27       	eor	r24, r24
    3d54:	b7 fd       	sbrc	r27, 7
    3d56:	83 95       	inc	r24
    3d58:	99 27       	eor	r25, r25
    3d5a:	aa 27       	eor	r26, r26
    3d5c:	bb 27       	eor	r27, r27
    3d5e:	b8 2e       	mov	r11, r24
    3d60:	21 15       	cp	r18, r1
    3d62:	31 05       	cpc	r19, r1
    3d64:	41 05       	cpc	r20, r1
    3d66:	51 05       	cpc	r21, r1
    3d68:	19 f4       	brne	.+6      	; 0x3d70 <__floatsisf+0x36>
    3d6a:	82 e0       	ldi	r24, 0x02	; 2
    3d6c:	89 83       	std	Y+1, r24	; 0x01
    3d6e:	3a c0       	rjmp	.+116    	; 0x3de4 <__floatsisf+0xaa>
    3d70:	88 23       	and	r24, r24
    3d72:	a9 f0       	breq	.+42     	; 0x3d9e <__floatsisf+0x64>
    3d74:	20 30       	cpi	r18, 0x00	; 0
    3d76:	80 e0       	ldi	r24, 0x00	; 0
    3d78:	38 07       	cpc	r19, r24
    3d7a:	80 e0       	ldi	r24, 0x00	; 0
    3d7c:	48 07       	cpc	r20, r24
    3d7e:	80 e8       	ldi	r24, 0x80	; 128
    3d80:	58 07       	cpc	r21, r24
    3d82:	29 f4       	brne	.+10     	; 0x3d8e <__floatsisf+0x54>
    3d84:	60 e0       	ldi	r22, 0x00	; 0
    3d86:	70 e0       	ldi	r23, 0x00	; 0
    3d88:	80 e0       	ldi	r24, 0x00	; 0
    3d8a:	9f ec       	ldi	r25, 0xCF	; 207
    3d8c:	30 c0       	rjmp	.+96     	; 0x3dee <__floatsisf+0xb4>
    3d8e:	ee 24       	eor	r14, r14
    3d90:	ff 24       	eor	r15, r15
    3d92:	87 01       	movw	r16, r14
    3d94:	e2 1a       	sub	r14, r18
    3d96:	f3 0a       	sbc	r15, r19
    3d98:	04 0b       	sbc	r16, r20
    3d9a:	15 0b       	sbc	r17, r21
    3d9c:	02 c0       	rjmp	.+4      	; 0x3da2 <__floatsisf+0x68>
    3d9e:	79 01       	movw	r14, r18
    3da0:	8a 01       	movw	r16, r20
    3da2:	8e e1       	ldi	r24, 0x1E	; 30
    3da4:	c8 2e       	mov	r12, r24
    3da6:	d1 2c       	mov	r13, r1
    3da8:	dc 82       	std	Y+4, r13	; 0x04
    3daa:	cb 82       	std	Y+3, r12	; 0x03
    3dac:	ed 82       	std	Y+5, r14	; 0x05
    3dae:	fe 82       	std	Y+6, r15	; 0x06
    3db0:	0f 83       	std	Y+7, r16	; 0x07
    3db2:	18 87       	std	Y+8, r17	; 0x08
    3db4:	c8 01       	movw	r24, r16
    3db6:	b7 01       	movw	r22, r14
    3db8:	0e 94 4f 1f 	call	0x3e9e	; 0x3e9e <__clzsi2>
    3dbc:	01 97       	sbiw	r24, 0x01	; 1
    3dbe:	18 16       	cp	r1, r24
    3dc0:	19 06       	cpc	r1, r25
    3dc2:	84 f4       	brge	.+32     	; 0x3de4 <__floatsisf+0xaa>
    3dc4:	08 2e       	mov	r0, r24
    3dc6:	04 c0       	rjmp	.+8      	; 0x3dd0 <__floatsisf+0x96>
    3dc8:	ee 0c       	add	r14, r14
    3dca:	ff 1c       	adc	r15, r15
    3dcc:	00 1f       	adc	r16, r16
    3dce:	11 1f       	adc	r17, r17
    3dd0:	0a 94       	dec	r0
    3dd2:	d2 f7       	brpl	.-12     	; 0x3dc8 <__floatsisf+0x8e>
    3dd4:	ed 82       	std	Y+5, r14	; 0x05
    3dd6:	fe 82       	std	Y+6, r15	; 0x06
    3dd8:	0f 83       	std	Y+7, r16	; 0x07
    3dda:	18 87       	std	Y+8, r17	; 0x08
    3ddc:	c8 1a       	sub	r12, r24
    3dde:	d9 0a       	sbc	r13, r25
    3de0:	dc 82       	std	Y+4, r13	; 0x04
    3de2:	cb 82       	std	Y+3, r12	; 0x03
    3de4:	ba 82       	std	Y+2, r11	; 0x02
    3de6:	ce 01       	movw	r24, r28
    3de8:	01 96       	adiw	r24, 0x01	; 1
    3dea:	0e 94 9e 1f 	call	0x3f3c	; 0x3f3c <__pack_f>
    3dee:	28 96       	adiw	r28, 0x08	; 8
    3df0:	e9 e0       	ldi	r30, 0x09	; 9
    3df2:	0c 94 56 21 	jmp	0x42ac	; 0x42ac <__epilogue_restores__+0x12>

00003df6 <__fixsfsi>:
    3df6:	ac e0       	ldi	r26, 0x0C	; 12
    3df8:	b0 e0       	ldi	r27, 0x00	; 0
    3dfa:	e1 e0       	ldi	r30, 0x01	; 1
    3dfc:	ff e1       	ldi	r31, 0x1F	; 31
    3dfe:	0c 94 41 21 	jmp	0x4282	; 0x4282 <__prologue_saves__+0x20>
    3e02:	69 83       	std	Y+1, r22	; 0x01
    3e04:	7a 83       	std	Y+2, r23	; 0x02
    3e06:	8b 83       	std	Y+3, r24	; 0x03
    3e08:	9c 83       	std	Y+4, r25	; 0x04
    3e0a:	ce 01       	movw	r24, r28
    3e0c:	01 96       	adiw	r24, 0x01	; 1
    3e0e:	be 01       	movw	r22, r28
    3e10:	6b 5f       	subi	r22, 0xFB	; 251
    3e12:	7f 4f       	sbci	r23, 0xFF	; 255
    3e14:	0e 94 73 20 	call	0x40e6	; 0x40e6 <__unpack_f>
    3e18:	8d 81       	ldd	r24, Y+5	; 0x05
    3e1a:	82 30       	cpi	r24, 0x02	; 2
    3e1c:	61 f1       	breq	.+88     	; 0x3e76 <__fixsfsi+0x80>
    3e1e:	82 30       	cpi	r24, 0x02	; 2
    3e20:	50 f1       	brcs	.+84     	; 0x3e76 <__fixsfsi+0x80>
    3e22:	84 30       	cpi	r24, 0x04	; 4
    3e24:	21 f4       	brne	.+8      	; 0x3e2e <__fixsfsi+0x38>
    3e26:	8e 81       	ldd	r24, Y+6	; 0x06
    3e28:	88 23       	and	r24, r24
    3e2a:	51 f1       	breq	.+84     	; 0x3e80 <__fixsfsi+0x8a>
    3e2c:	2e c0       	rjmp	.+92     	; 0x3e8a <__fixsfsi+0x94>
    3e2e:	2f 81       	ldd	r18, Y+7	; 0x07
    3e30:	38 85       	ldd	r19, Y+8	; 0x08
    3e32:	37 fd       	sbrc	r19, 7
    3e34:	20 c0       	rjmp	.+64     	; 0x3e76 <__fixsfsi+0x80>
    3e36:	6e 81       	ldd	r22, Y+6	; 0x06
    3e38:	2f 31       	cpi	r18, 0x1F	; 31
    3e3a:	31 05       	cpc	r19, r1
    3e3c:	1c f0       	brlt	.+6      	; 0x3e44 <__fixsfsi+0x4e>
    3e3e:	66 23       	and	r22, r22
    3e40:	f9 f0       	breq	.+62     	; 0x3e80 <__fixsfsi+0x8a>
    3e42:	23 c0       	rjmp	.+70     	; 0x3e8a <__fixsfsi+0x94>
    3e44:	8e e1       	ldi	r24, 0x1E	; 30
    3e46:	90 e0       	ldi	r25, 0x00	; 0
    3e48:	82 1b       	sub	r24, r18
    3e4a:	93 0b       	sbc	r25, r19
    3e4c:	29 85       	ldd	r18, Y+9	; 0x09
    3e4e:	3a 85       	ldd	r19, Y+10	; 0x0a
    3e50:	4b 85       	ldd	r20, Y+11	; 0x0b
    3e52:	5c 85       	ldd	r21, Y+12	; 0x0c
    3e54:	04 c0       	rjmp	.+8      	; 0x3e5e <__fixsfsi+0x68>
    3e56:	56 95       	lsr	r21
    3e58:	47 95       	ror	r20
    3e5a:	37 95       	ror	r19
    3e5c:	27 95       	ror	r18
    3e5e:	8a 95       	dec	r24
    3e60:	d2 f7       	brpl	.-12     	; 0x3e56 <__fixsfsi+0x60>
    3e62:	66 23       	and	r22, r22
    3e64:	b1 f0       	breq	.+44     	; 0x3e92 <__fixsfsi+0x9c>
    3e66:	50 95       	com	r21
    3e68:	40 95       	com	r20
    3e6a:	30 95       	com	r19
    3e6c:	21 95       	neg	r18
    3e6e:	3f 4f       	sbci	r19, 0xFF	; 255
    3e70:	4f 4f       	sbci	r20, 0xFF	; 255
    3e72:	5f 4f       	sbci	r21, 0xFF	; 255
    3e74:	0e c0       	rjmp	.+28     	; 0x3e92 <__fixsfsi+0x9c>
    3e76:	20 e0       	ldi	r18, 0x00	; 0
    3e78:	30 e0       	ldi	r19, 0x00	; 0
    3e7a:	40 e0       	ldi	r20, 0x00	; 0
    3e7c:	50 e0       	ldi	r21, 0x00	; 0
    3e7e:	09 c0       	rjmp	.+18     	; 0x3e92 <__fixsfsi+0x9c>
    3e80:	2f ef       	ldi	r18, 0xFF	; 255
    3e82:	3f ef       	ldi	r19, 0xFF	; 255
    3e84:	4f ef       	ldi	r20, 0xFF	; 255
    3e86:	5f e7       	ldi	r21, 0x7F	; 127
    3e88:	04 c0       	rjmp	.+8      	; 0x3e92 <__fixsfsi+0x9c>
    3e8a:	20 e0       	ldi	r18, 0x00	; 0
    3e8c:	30 e0       	ldi	r19, 0x00	; 0
    3e8e:	40 e0       	ldi	r20, 0x00	; 0
    3e90:	50 e8       	ldi	r21, 0x80	; 128
    3e92:	b9 01       	movw	r22, r18
    3e94:	ca 01       	movw	r24, r20
    3e96:	2c 96       	adiw	r28, 0x0c	; 12
    3e98:	e2 e0       	ldi	r30, 0x02	; 2
    3e9a:	0c 94 5d 21 	jmp	0x42ba	; 0x42ba <__epilogue_restores__+0x20>

00003e9e <__clzsi2>:
    3e9e:	ef 92       	push	r14
    3ea0:	ff 92       	push	r15
    3ea2:	0f 93       	push	r16
    3ea4:	1f 93       	push	r17
    3ea6:	7b 01       	movw	r14, r22
    3ea8:	8c 01       	movw	r16, r24
    3eaa:	80 e0       	ldi	r24, 0x00	; 0
    3eac:	e8 16       	cp	r14, r24
    3eae:	80 e0       	ldi	r24, 0x00	; 0
    3eb0:	f8 06       	cpc	r15, r24
    3eb2:	81 e0       	ldi	r24, 0x01	; 1
    3eb4:	08 07       	cpc	r16, r24
    3eb6:	80 e0       	ldi	r24, 0x00	; 0
    3eb8:	18 07       	cpc	r17, r24
    3eba:	88 f4       	brcc	.+34     	; 0x3ede <__clzsi2+0x40>
    3ebc:	8f ef       	ldi	r24, 0xFF	; 255
    3ebe:	e8 16       	cp	r14, r24
    3ec0:	f1 04       	cpc	r15, r1
    3ec2:	01 05       	cpc	r16, r1
    3ec4:	11 05       	cpc	r17, r1
    3ec6:	31 f0       	breq	.+12     	; 0x3ed4 <__clzsi2+0x36>
    3ec8:	28 f0       	brcs	.+10     	; 0x3ed4 <__clzsi2+0x36>
    3eca:	88 e0       	ldi	r24, 0x08	; 8
    3ecc:	90 e0       	ldi	r25, 0x00	; 0
    3ece:	a0 e0       	ldi	r26, 0x00	; 0
    3ed0:	b0 e0       	ldi	r27, 0x00	; 0
    3ed2:	17 c0       	rjmp	.+46     	; 0x3f02 <__clzsi2+0x64>
    3ed4:	80 e0       	ldi	r24, 0x00	; 0
    3ed6:	90 e0       	ldi	r25, 0x00	; 0
    3ed8:	a0 e0       	ldi	r26, 0x00	; 0
    3eda:	b0 e0       	ldi	r27, 0x00	; 0
    3edc:	12 c0       	rjmp	.+36     	; 0x3f02 <__clzsi2+0x64>
    3ede:	80 e0       	ldi	r24, 0x00	; 0
    3ee0:	e8 16       	cp	r14, r24
    3ee2:	80 e0       	ldi	r24, 0x00	; 0
    3ee4:	f8 06       	cpc	r15, r24
    3ee6:	80 e0       	ldi	r24, 0x00	; 0
    3ee8:	08 07       	cpc	r16, r24
    3eea:	81 e0       	ldi	r24, 0x01	; 1
    3eec:	18 07       	cpc	r17, r24
    3eee:	28 f0       	brcs	.+10     	; 0x3efa <__clzsi2+0x5c>
    3ef0:	88 e1       	ldi	r24, 0x18	; 24
    3ef2:	90 e0       	ldi	r25, 0x00	; 0
    3ef4:	a0 e0       	ldi	r26, 0x00	; 0
    3ef6:	b0 e0       	ldi	r27, 0x00	; 0
    3ef8:	04 c0       	rjmp	.+8      	; 0x3f02 <__clzsi2+0x64>
    3efa:	80 e1       	ldi	r24, 0x10	; 16
    3efc:	90 e0       	ldi	r25, 0x00	; 0
    3efe:	a0 e0       	ldi	r26, 0x00	; 0
    3f00:	b0 e0       	ldi	r27, 0x00	; 0
    3f02:	20 e2       	ldi	r18, 0x20	; 32
    3f04:	30 e0       	ldi	r19, 0x00	; 0
    3f06:	40 e0       	ldi	r20, 0x00	; 0
    3f08:	50 e0       	ldi	r21, 0x00	; 0
    3f0a:	28 1b       	sub	r18, r24
    3f0c:	39 0b       	sbc	r19, r25
    3f0e:	4a 0b       	sbc	r20, r26
    3f10:	5b 0b       	sbc	r21, r27
    3f12:	04 c0       	rjmp	.+8      	; 0x3f1c <__clzsi2+0x7e>
    3f14:	16 95       	lsr	r17
    3f16:	07 95       	ror	r16
    3f18:	f7 94       	ror	r15
    3f1a:	e7 94       	ror	r14
    3f1c:	8a 95       	dec	r24
    3f1e:	d2 f7       	brpl	.-12     	; 0x3f14 <__clzsi2+0x76>
    3f20:	f7 01       	movw	r30, r14
    3f22:	e1 5e       	subi	r30, 0xE1	; 225
    3f24:	fd 4f       	sbci	r31, 0xFD	; 253
    3f26:	80 81       	ld	r24, Z
    3f28:	28 1b       	sub	r18, r24
    3f2a:	31 09       	sbc	r19, r1
    3f2c:	41 09       	sbc	r20, r1
    3f2e:	51 09       	sbc	r21, r1
    3f30:	c9 01       	movw	r24, r18
    3f32:	1f 91       	pop	r17
    3f34:	0f 91       	pop	r16
    3f36:	ff 90       	pop	r15
    3f38:	ef 90       	pop	r14
    3f3a:	08 95       	ret

00003f3c <__pack_f>:
    3f3c:	df 92       	push	r13
    3f3e:	ef 92       	push	r14
    3f40:	ff 92       	push	r15
    3f42:	0f 93       	push	r16
    3f44:	1f 93       	push	r17
    3f46:	fc 01       	movw	r30, r24
    3f48:	e4 80       	ldd	r14, Z+4	; 0x04
    3f4a:	f5 80       	ldd	r15, Z+5	; 0x05
    3f4c:	06 81       	ldd	r16, Z+6	; 0x06
    3f4e:	17 81       	ldd	r17, Z+7	; 0x07
    3f50:	d1 80       	ldd	r13, Z+1	; 0x01
    3f52:	80 81       	ld	r24, Z
    3f54:	82 30       	cpi	r24, 0x02	; 2
    3f56:	48 f4       	brcc	.+18     	; 0x3f6a <__pack_f+0x2e>
    3f58:	80 e0       	ldi	r24, 0x00	; 0
    3f5a:	90 e0       	ldi	r25, 0x00	; 0
    3f5c:	a0 e1       	ldi	r26, 0x10	; 16
    3f5e:	b0 e0       	ldi	r27, 0x00	; 0
    3f60:	e8 2a       	or	r14, r24
    3f62:	f9 2a       	or	r15, r25
    3f64:	0a 2b       	or	r16, r26
    3f66:	1b 2b       	or	r17, r27
    3f68:	a5 c0       	rjmp	.+330    	; 0x40b4 <__pack_f+0x178>
    3f6a:	84 30       	cpi	r24, 0x04	; 4
    3f6c:	09 f4       	brne	.+2      	; 0x3f70 <__pack_f+0x34>
    3f6e:	9f c0       	rjmp	.+318    	; 0x40ae <__pack_f+0x172>
    3f70:	82 30       	cpi	r24, 0x02	; 2
    3f72:	21 f4       	brne	.+8      	; 0x3f7c <__pack_f+0x40>
    3f74:	ee 24       	eor	r14, r14
    3f76:	ff 24       	eor	r15, r15
    3f78:	87 01       	movw	r16, r14
    3f7a:	05 c0       	rjmp	.+10     	; 0x3f86 <__pack_f+0x4a>
    3f7c:	e1 14       	cp	r14, r1
    3f7e:	f1 04       	cpc	r15, r1
    3f80:	01 05       	cpc	r16, r1
    3f82:	11 05       	cpc	r17, r1
    3f84:	19 f4       	brne	.+6      	; 0x3f8c <__pack_f+0x50>
    3f86:	e0 e0       	ldi	r30, 0x00	; 0
    3f88:	f0 e0       	ldi	r31, 0x00	; 0
    3f8a:	96 c0       	rjmp	.+300    	; 0x40b8 <__pack_f+0x17c>
    3f8c:	62 81       	ldd	r22, Z+2	; 0x02
    3f8e:	73 81       	ldd	r23, Z+3	; 0x03
    3f90:	9f ef       	ldi	r25, 0xFF	; 255
    3f92:	62 38       	cpi	r22, 0x82	; 130
    3f94:	79 07       	cpc	r23, r25
    3f96:	0c f0       	brlt	.+2      	; 0x3f9a <__pack_f+0x5e>
    3f98:	5b c0       	rjmp	.+182    	; 0x4050 <__pack_f+0x114>
    3f9a:	22 e8       	ldi	r18, 0x82	; 130
    3f9c:	3f ef       	ldi	r19, 0xFF	; 255
    3f9e:	26 1b       	sub	r18, r22
    3fa0:	37 0b       	sbc	r19, r23
    3fa2:	2a 31       	cpi	r18, 0x1A	; 26
    3fa4:	31 05       	cpc	r19, r1
    3fa6:	2c f0       	brlt	.+10     	; 0x3fb2 <__pack_f+0x76>
    3fa8:	20 e0       	ldi	r18, 0x00	; 0
    3faa:	30 e0       	ldi	r19, 0x00	; 0
    3fac:	40 e0       	ldi	r20, 0x00	; 0
    3fae:	50 e0       	ldi	r21, 0x00	; 0
    3fb0:	2a c0       	rjmp	.+84     	; 0x4006 <__pack_f+0xca>
    3fb2:	b8 01       	movw	r22, r16
    3fb4:	a7 01       	movw	r20, r14
    3fb6:	02 2e       	mov	r0, r18
    3fb8:	04 c0       	rjmp	.+8      	; 0x3fc2 <__pack_f+0x86>
    3fba:	76 95       	lsr	r23
    3fbc:	67 95       	ror	r22
    3fbe:	57 95       	ror	r21
    3fc0:	47 95       	ror	r20
    3fc2:	0a 94       	dec	r0
    3fc4:	d2 f7       	brpl	.-12     	; 0x3fba <__pack_f+0x7e>
    3fc6:	81 e0       	ldi	r24, 0x01	; 1
    3fc8:	90 e0       	ldi	r25, 0x00	; 0
    3fca:	a0 e0       	ldi	r26, 0x00	; 0
    3fcc:	b0 e0       	ldi	r27, 0x00	; 0
    3fce:	04 c0       	rjmp	.+8      	; 0x3fd8 <__pack_f+0x9c>
    3fd0:	88 0f       	add	r24, r24
    3fd2:	99 1f       	adc	r25, r25
    3fd4:	aa 1f       	adc	r26, r26
    3fd6:	bb 1f       	adc	r27, r27
    3fd8:	2a 95       	dec	r18
    3fda:	d2 f7       	brpl	.-12     	; 0x3fd0 <__pack_f+0x94>
    3fdc:	01 97       	sbiw	r24, 0x01	; 1
    3fde:	a1 09       	sbc	r26, r1
    3fe0:	b1 09       	sbc	r27, r1
    3fe2:	8e 21       	and	r24, r14
    3fe4:	9f 21       	and	r25, r15
    3fe6:	a0 23       	and	r26, r16
    3fe8:	b1 23       	and	r27, r17
    3fea:	00 97       	sbiw	r24, 0x00	; 0
    3fec:	a1 05       	cpc	r26, r1
    3fee:	b1 05       	cpc	r27, r1
    3ff0:	21 f0       	breq	.+8      	; 0x3ffa <__pack_f+0xbe>
    3ff2:	81 e0       	ldi	r24, 0x01	; 1
    3ff4:	90 e0       	ldi	r25, 0x00	; 0
    3ff6:	a0 e0       	ldi	r26, 0x00	; 0
    3ff8:	b0 e0       	ldi	r27, 0x00	; 0
    3ffa:	9a 01       	movw	r18, r20
    3ffc:	ab 01       	movw	r20, r22
    3ffe:	28 2b       	or	r18, r24
    4000:	39 2b       	or	r19, r25
    4002:	4a 2b       	or	r20, r26
    4004:	5b 2b       	or	r21, r27
    4006:	da 01       	movw	r26, r20
    4008:	c9 01       	movw	r24, r18
    400a:	8f 77       	andi	r24, 0x7F	; 127
    400c:	90 70       	andi	r25, 0x00	; 0
    400e:	a0 70       	andi	r26, 0x00	; 0
    4010:	b0 70       	andi	r27, 0x00	; 0
    4012:	80 34       	cpi	r24, 0x40	; 64
    4014:	91 05       	cpc	r25, r1
    4016:	a1 05       	cpc	r26, r1
    4018:	b1 05       	cpc	r27, r1
    401a:	39 f4       	brne	.+14     	; 0x402a <__pack_f+0xee>
    401c:	27 ff       	sbrs	r18, 7
    401e:	09 c0       	rjmp	.+18     	; 0x4032 <__pack_f+0xf6>
    4020:	20 5c       	subi	r18, 0xC0	; 192
    4022:	3f 4f       	sbci	r19, 0xFF	; 255
    4024:	4f 4f       	sbci	r20, 0xFF	; 255
    4026:	5f 4f       	sbci	r21, 0xFF	; 255
    4028:	04 c0       	rjmp	.+8      	; 0x4032 <__pack_f+0xf6>
    402a:	21 5c       	subi	r18, 0xC1	; 193
    402c:	3f 4f       	sbci	r19, 0xFF	; 255
    402e:	4f 4f       	sbci	r20, 0xFF	; 255
    4030:	5f 4f       	sbci	r21, 0xFF	; 255
    4032:	e0 e0       	ldi	r30, 0x00	; 0
    4034:	f0 e0       	ldi	r31, 0x00	; 0
    4036:	20 30       	cpi	r18, 0x00	; 0
    4038:	a0 e0       	ldi	r26, 0x00	; 0
    403a:	3a 07       	cpc	r19, r26
    403c:	a0 e0       	ldi	r26, 0x00	; 0
    403e:	4a 07       	cpc	r20, r26
    4040:	a0 e4       	ldi	r26, 0x40	; 64
    4042:	5a 07       	cpc	r21, r26
    4044:	10 f0       	brcs	.+4      	; 0x404a <__pack_f+0x10e>
    4046:	e1 e0       	ldi	r30, 0x01	; 1
    4048:	f0 e0       	ldi	r31, 0x00	; 0
    404a:	79 01       	movw	r14, r18
    404c:	8a 01       	movw	r16, r20
    404e:	27 c0       	rjmp	.+78     	; 0x409e <__pack_f+0x162>
    4050:	60 38       	cpi	r22, 0x80	; 128
    4052:	71 05       	cpc	r23, r1
    4054:	64 f5       	brge	.+88     	; 0x40ae <__pack_f+0x172>
    4056:	fb 01       	movw	r30, r22
    4058:	e1 58       	subi	r30, 0x81	; 129
    405a:	ff 4f       	sbci	r31, 0xFF	; 255
    405c:	d8 01       	movw	r26, r16
    405e:	c7 01       	movw	r24, r14
    4060:	8f 77       	andi	r24, 0x7F	; 127
    4062:	90 70       	andi	r25, 0x00	; 0
    4064:	a0 70       	andi	r26, 0x00	; 0
    4066:	b0 70       	andi	r27, 0x00	; 0
    4068:	80 34       	cpi	r24, 0x40	; 64
    406a:	91 05       	cpc	r25, r1
    406c:	a1 05       	cpc	r26, r1
    406e:	b1 05       	cpc	r27, r1
    4070:	39 f4       	brne	.+14     	; 0x4080 <__pack_f+0x144>
    4072:	e7 fe       	sbrs	r14, 7
    4074:	0d c0       	rjmp	.+26     	; 0x4090 <__pack_f+0x154>
    4076:	80 e4       	ldi	r24, 0x40	; 64
    4078:	90 e0       	ldi	r25, 0x00	; 0
    407a:	a0 e0       	ldi	r26, 0x00	; 0
    407c:	b0 e0       	ldi	r27, 0x00	; 0
    407e:	04 c0       	rjmp	.+8      	; 0x4088 <__pack_f+0x14c>
    4080:	8f e3       	ldi	r24, 0x3F	; 63
    4082:	90 e0       	ldi	r25, 0x00	; 0
    4084:	a0 e0       	ldi	r26, 0x00	; 0
    4086:	b0 e0       	ldi	r27, 0x00	; 0
    4088:	e8 0e       	add	r14, r24
    408a:	f9 1e       	adc	r15, r25
    408c:	0a 1f       	adc	r16, r26
    408e:	1b 1f       	adc	r17, r27
    4090:	17 ff       	sbrs	r17, 7
    4092:	05 c0       	rjmp	.+10     	; 0x409e <__pack_f+0x162>
    4094:	16 95       	lsr	r17
    4096:	07 95       	ror	r16
    4098:	f7 94       	ror	r15
    409a:	e7 94       	ror	r14
    409c:	31 96       	adiw	r30, 0x01	; 1
    409e:	87 e0       	ldi	r24, 0x07	; 7
    40a0:	16 95       	lsr	r17
    40a2:	07 95       	ror	r16
    40a4:	f7 94       	ror	r15
    40a6:	e7 94       	ror	r14
    40a8:	8a 95       	dec	r24
    40aa:	d1 f7       	brne	.-12     	; 0x40a0 <__pack_f+0x164>
    40ac:	05 c0       	rjmp	.+10     	; 0x40b8 <__pack_f+0x17c>
    40ae:	ee 24       	eor	r14, r14
    40b0:	ff 24       	eor	r15, r15
    40b2:	87 01       	movw	r16, r14
    40b4:	ef ef       	ldi	r30, 0xFF	; 255
    40b6:	f0 e0       	ldi	r31, 0x00	; 0
    40b8:	6e 2f       	mov	r22, r30
    40ba:	67 95       	ror	r22
    40bc:	66 27       	eor	r22, r22
    40be:	67 95       	ror	r22
    40c0:	90 2f       	mov	r25, r16
    40c2:	9f 77       	andi	r25, 0x7F	; 127
    40c4:	d7 94       	ror	r13
    40c6:	dd 24       	eor	r13, r13
    40c8:	d7 94       	ror	r13
    40ca:	8e 2f       	mov	r24, r30
    40cc:	86 95       	lsr	r24
    40ce:	49 2f       	mov	r20, r25
    40d0:	46 2b       	or	r20, r22
    40d2:	58 2f       	mov	r21, r24
    40d4:	5d 29       	or	r21, r13
    40d6:	b7 01       	movw	r22, r14
    40d8:	ca 01       	movw	r24, r20
    40da:	1f 91       	pop	r17
    40dc:	0f 91       	pop	r16
    40de:	ff 90       	pop	r15
    40e0:	ef 90       	pop	r14
    40e2:	df 90       	pop	r13
    40e4:	08 95       	ret

000040e6 <__unpack_f>:
    40e6:	fc 01       	movw	r30, r24
    40e8:	db 01       	movw	r26, r22
    40ea:	40 81       	ld	r20, Z
    40ec:	51 81       	ldd	r21, Z+1	; 0x01
    40ee:	22 81       	ldd	r18, Z+2	; 0x02
    40f0:	62 2f       	mov	r22, r18
    40f2:	6f 77       	andi	r22, 0x7F	; 127
    40f4:	70 e0       	ldi	r23, 0x00	; 0
    40f6:	22 1f       	adc	r18, r18
    40f8:	22 27       	eor	r18, r18
    40fa:	22 1f       	adc	r18, r18
    40fc:	93 81       	ldd	r25, Z+3	; 0x03
    40fe:	89 2f       	mov	r24, r25
    4100:	88 0f       	add	r24, r24
    4102:	82 2b       	or	r24, r18
    4104:	28 2f       	mov	r18, r24
    4106:	30 e0       	ldi	r19, 0x00	; 0
    4108:	99 1f       	adc	r25, r25
    410a:	99 27       	eor	r25, r25
    410c:	99 1f       	adc	r25, r25
    410e:	11 96       	adiw	r26, 0x01	; 1
    4110:	9c 93       	st	X, r25
    4112:	11 97       	sbiw	r26, 0x01	; 1
    4114:	21 15       	cp	r18, r1
    4116:	31 05       	cpc	r19, r1
    4118:	a9 f5       	brne	.+106    	; 0x4184 <__unpack_f+0x9e>
    411a:	41 15       	cp	r20, r1
    411c:	51 05       	cpc	r21, r1
    411e:	61 05       	cpc	r22, r1
    4120:	71 05       	cpc	r23, r1
    4122:	11 f4       	brne	.+4      	; 0x4128 <__unpack_f+0x42>
    4124:	82 e0       	ldi	r24, 0x02	; 2
    4126:	37 c0       	rjmp	.+110    	; 0x4196 <__unpack_f+0xb0>
    4128:	82 e8       	ldi	r24, 0x82	; 130
    412a:	9f ef       	ldi	r25, 0xFF	; 255
    412c:	13 96       	adiw	r26, 0x03	; 3
    412e:	9c 93       	st	X, r25
    4130:	8e 93       	st	-X, r24
    4132:	12 97       	sbiw	r26, 0x02	; 2
    4134:	9a 01       	movw	r18, r20
    4136:	ab 01       	movw	r20, r22
    4138:	67 e0       	ldi	r22, 0x07	; 7
    413a:	22 0f       	add	r18, r18
    413c:	33 1f       	adc	r19, r19
    413e:	44 1f       	adc	r20, r20
    4140:	55 1f       	adc	r21, r21
    4142:	6a 95       	dec	r22
    4144:	d1 f7       	brne	.-12     	; 0x413a <__unpack_f+0x54>
    4146:	83 e0       	ldi	r24, 0x03	; 3
    4148:	8c 93       	st	X, r24
    414a:	0d c0       	rjmp	.+26     	; 0x4166 <__unpack_f+0x80>
    414c:	22 0f       	add	r18, r18
    414e:	33 1f       	adc	r19, r19
    4150:	44 1f       	adc	r20, r20
    4152:	55 1f       	adc	r21, r21
    4154:	12 96       	adiw	r26, 0x02	; 2
    4156:	8d 91       	ld	r24, X+
    4158:	9c 91       	ld	r25, X
    415a:	13 97       	sbiw	r26, 0x03	; 3
    415c:	01 97       	sbiw	r24, 0x01	; 1
    415e:	13 96       	adiw	r26, 0x03	; 3
    4160:	9c 93       	st	X, r25
    4162:	8e 93       	st	-X, r24
    4164:	12 97       	sbiw	r26, 0x02	; 2
    4166:	20 30       	cpi	r18, 0x00	; 0
    4168:	80 e0       	ldi	r24, 0x00	; 0
    416a:	38 07       	cpc	r19, r24
    416c:	80 e0       	ldi	r24, 0x00	; 0
    416e:	48 07       	cpc	r20, r24
    4170:	80 e4       	ldi	r24, 0x40	; 64
    4172:	58 07       	cpc	r21, r24
    4174:	58 f3       	brcs	.-42     	; 0x414c <__unpack_f+0x66>
    4176:	14 96       	adiw	r26, 0x04	; 4
    4178:	2d 93       	st	X+, r18
    417a:	3d 93       	st	X+, r19
    417c:	4d 93       	st	X+, r20
    417e:	5c 93       	st	X, r21
    4180:	17 97       	sbiw	r26, 0x07	; 7
    4182:	08 95       	ret
    4184:	2f 3f       	cpi	r18, 0xFF	; 255
    4186:	31 05       	cpc	r19, r1
    4188:	79 f4       	brne	.+30     	; 0x41a8 <__unpack_f+0xc2>
    418a:	41 15       	cp	r20, r1
    418c:	51 05       	cpc	r21, r1
    418e:	61 05       	cpc	r22, r1
    4190:	71 05       	cpc	r23, r1
    4192:	19 f4       	brne	.+6      	; 0x419a <__unpack_f+0xb4>
    4194:	84 e0       	ldi	r24, 0x04	; 4
    4196:	8c 93       	st	X, r24
    4198:	08 95       	ret
    419a:	64 ff       	sbrs	r22, 4
    419c:	03 c0       	rjmp	.+6      	; 0x41a4 <__unpack_f+0xbe>
    419e:	81 e0       	ldi	r24, 0x01	; 1
    41a0:	8c 93       	st	X, r24
    41a2:	12 c0       	rjmp	.+36     	; 0x41c8 <__unpack_f+0xe2>
    41a4:	1c 92       	st	X, r1
    41a6:	10 c0       	rjmp	.+32     	; 0x41c8 <__unpack_f+0xe2>
    41a8:	2f 57       	subi	r18, 0x7F	; 127
    41aa:	30 40       	sbci	r19, 0x00	; 0
    41ac:	13 96       	adiw	r26, 0x03	; 3
    41ae:	3c 93       	st	X, r19
    41b0:	2e 93       	st	-X, r18
    41b2:	12 97       	sbiw	r26, 0x02	; 2
    41b4:	83 e0       	ldi	r24, 0x03	; 3
    41b6:	8c 93       	st	X, r24
    41b8:	87 e0       	ldi	r24, 0x07	; 7
    41ba:	44 0f       	add	r20, r20
    41bc:	55 1f       	adc	r21, r21
    41be:	66 1f       	adc	r22, r22
    41c0:	77 1f       	adc	r23, r23
    41c2:	8a 95       	dec	r24
    41c4:	d1 f7       	brne	.-12     	; 0x41ba <__unpack_f+0xd4>
    41c6:	70 64       	ori	r23, 0x40	; 64
    41c8:	14 96       	adiw	r26, 0x04	; 4
    41ca:	4d 93       	st	X+, r20
    41cc:	5d 93       	st	X+, r21
    41ce:	6d 93       	st	X+, r22
    41d0:	7c 93       	st	X, r23
    41d2:	17 97       	sbiw	r26, 0x07	; 7
    41d4:	08 95       	ret

000041d6 <__mulsi3>:
    41d6:	62 9f       	mul	r22, r18
    41d8:	d0 01       	movw	r26, r0
    41da:	73 9f       	mul	r23, r19
    41dc:	f0 01       	movw	r30, r0
    41de:	82 9f       	mul	r24, r18
    41e0:	e0 0d       	add	r30, r0
    41e2:	f1 1d       	adc	r31, r1
    41e4:	64 9f       	mul	r22, r20
    41e6:	e0 0d       	add	r30, r0
    41e8:	f1 1d       	adc	r31, r1
    41ea:	92 9f       	mul	r25, r18
    41ec:	f0 0d       	add	r31, r0
    41ee:	83 9f       	mul	r24, r19
    41f0:	f0 0d       	add	r31, r0
    41f2:	74 9f       	mul	r23, r20
    41f4:	f0 0d       	add	r31, r0
    41f6:	65 9f       	mul	r22, r21
    41f8:	f0 0d       	add	r31, r0
    41fa:	99 27       	eor	r25, r25
    41fc:	72 9f       	mul	r23, r18
    41fe:	b0 0d       	add	r27, r0
    4200:	e1 1d       	adc	r30, r1
    4202:	f9 1f       	adc	r31, r25
    4204:	63 9f       	mul	r22, r19
    4206:	b0 0d       	add	r27, r0
    4208:	e1 1d       	adc	r30, r1
    420a:	f9 1f       	adc	r31, r25
    420c:	bd 01       	movw	r22, r26
    420e:	cf 01       	movw	r24, r30
    4210:	11 24       	eor	r1, r1
    4212:	08 95       	ret

00004214 <__udivmodhi4>:
    4214:	aa 1b       	sub	r26, r26
    4216:	bb 1b       	sub	r27, r27
    4218:	51 e1       	ldi	r21, 0x11	; 17
    421a:	07 c0       	rjmp	.+14     	; 0x422a <__udivmodhi4_ep>

0000421c <__udivmodhi4_loop>:
    421c:	aa 1f       	adc	r26, r26
    421e:	bb 1f       	adc	r27, r27
    4220:	a6 17       	cp	r26, r22
    4222:	b7 07       	cpc	r27, r23
    4224:	10 f0       	brcs	.+4      	; 0x422a <__udivmodhi4_ep>
    4226:	a6 1b       	sub	r26, r22
    4228:	b7 0b       	sbc	r27, r23

0000422a <__udivmodhi4_ep>:
    422a:	88 1f       	adc	r24, r24
    422c:	99 1f       	adc	r25, r25
    422e:	5a 95       	dec	r21
    4230:	a9 f7       	brne	.-22     	; 0x421c <__udivmodhi4_loop>
    4232:	80 95       	com	r24
    4234:	90 95       	com	r25
    4236:	bc 01       	movw	r22, r24
    4238:	cd 01       	movw	r24, r26
    423a:	08 95       	ret

0000423c <__divmodhi4>:
    423c:	97 fb       	bst	r25, 7
    423e:	09 2e       	mov	r0, r25
    4240:	07 26       	eor	r0, r23
    4242:	0a d0       	rcall	.+20     	; 0x4258 <__divmodhi4_neg1>
    4244:	77 fd       	sbrc	r23, 7
    4246:	04 d0       	rcall	.+8      	; 0x4250 <__divmodhi4_neg2>
    4248:	e5 df       	rcall	.-54     	; 0x4214 <__udivmodhi4>
    424a:	06 d0       	rcall	.+12     	; 0x4258 <__divmodhi4_neg1>
    424c:	00 20       	and	r0, r0
    424e:	1a f4       	brpl	.+6      	; 0x4256 <__divmodhi4_exit>

00004250 <__divmodhi4_neg2>:
    4250:	70 95       	com	r23
    4252:	61 95       	neg	r22
    4254:	7f 4f       	sbci	r23, 0xFF	; 255

00004256 <__divmodhi4_exit>:
    4256:	08 95       	ret

00004258 <__divmodhi4_neg1>:
    4258:	f6 f7       	brtc	.-4      	; 0x4256 <__divmodhi4_exit>
    425a:	90 95       	com	r25
    425c:	81 95       	neg	r24
    425e:	9f 4f       	sbci	r25, 0xFF	; 255
    4260:	08 95       	ret

00004262 <__prologue_saves__>:
    4262:	2f 92       	push	r2
    4264:	3f 92       	push	r3
    4266:	4f 92       	push	r4
    4268:	5f 92       	push	r5
    426a:	6f 92       	push	r6
    426c:	7f 92       	push	r7
    426e:	8f 92       	push	r8
    4270:	9f 92       	push	r9
    4272:	af 92       	push	r10
    4274:	bf 92       	push	r11
    4276:	cf 92       	push	r12
    4278:	df 92       	push	r13
    427a:	ef 92       	push	r14
    427c:	ff 92       	push	r15
    427e:	0f 93       	push	r16
    4280:	1f 93       	push	r17
    4282:	cf 93       	push	r28
    4284:	df 93       	push	r29
    4286:	cd b7       	in	r28, 0x3d	; 61
    4288:	de b7       	in	r29, 0x3e	; 62
    428a:	ca 1b       	sub	r28, r26
    428c:	db 0b       	sbc	r29, r27
    428e:	0f b6       	in	r0, 0x3f	; 63
    4290:	f8 94       	cli
    4292:	de bf       	out	0x3e, r29	; 62
    4294:	0f be       	out	0x3f, r0	; 63
    4296:	cd bf       	out	0x3d, r28	; 61
    4298:	19 94       	eijmp

0000429a <__epilogue_restores__>:
    429a:	2a 88       	ldd	r2, Y+18	; 0x12
    429c:	39 88       	ldd	r3, Y+17	; 0x11
    429e:	48 88       	ldd	r4, Y+16	; 0x10
    42a0:	5f 84       	ldd	r5, Y+15	; 0x0f
    42a2:	6e 84       	ldd	r6, Y+14	; 0x0e
    42a4:	7d 84       	ldd	r7, Y+13	; 0x0d
    42a6:	8c 84       	ldd	r8, Y+12	; 0x0c
    42a8:	9b 84       	ldd	r9, Y+11	; 0x0b
    42aa:	aa 84       	ldd	r10, Y+10	; 0x0a
    42ac:	b9 84       	ldd	r11, Y+9	; 0x09
    42ae:	c8 84       	ldd	r12, Y+8	; 0x08
    42b0:	df 80       	ldd	r13, Y+7	; 0x07
    42b2:	ee 80       	ldd	r14, Y+6	; 0x06
    42b4:	fd 80       	ldd	r15, Y+5	; 0x05
    42b6:	0c 81       	ldd	r16, Y+4	; 0x04
    42b8:	1b 81       	ldd	r17, Y+3	; 0x03
    42ba:	aa 81       	ldd	r26, Y+2	; 0x02
    42bc:	b9 81       	ldd	r27, Y+1	; 0x01
    42be:	ce 0f       	add	r28, r30
    42c0:	d1 1d       	adc	r29, r1
    42c2:	0f b6       	in	r0, 0x3f	; 63
    42c4:	f8 94       	cli
    42c6:	de bf       	out	0x3e, r29	; 62
    42c8:	0f be       	out	0x3f, r0	; 63
    42ca:	cd bf       	out	0x3d, r28	; 61
    42cc:	ed 01       	movw	r28, r26
    42ce:	08 95       	ret

000042d0 <do_rand>:
    42d0:	af 92       	push	r10
    42d2:	bf 92       	push	r11
    42d4:	cf 92       	push	r12
    42d6:	df 92       	push	r13
    42d8:	ef 92       	push	r14
    42da:	ff 92       	push	r15
    42dc:	0f 93       	push	r16
    42de:	1f 93       	push	r17
    42e0:	cf 93       	push	r28
    42e2:	df 93       	push	r29
    42e4:	ec 01       	movw	r28, r24
    42e6:	a8 80       	ld	r10, Y
    42e8:	b9 80       	ldd	r11, Y+1	; 0x01
    42ea:	ca 80       	ldd	r12, Y+2	; 0x02
    42ec:	db 80       	ldd	r13, Y+3	; 0x03
    42ee:	a1 14       	cp	r10, r1
    42f0:	b1 04       	cpc	r11, r1
    42f2:	c1 04       	cpc	r12, r1
    42f4:	d1 04       	cpc	r13, r1
    42f6:	41 f4       	brne	.+16     	; 0x4308 <do_rand+0x38>
    42f8:	84 e2       	ldi	r24, 0x24	; 36
    42fa:	a8 2e       	mov	r10, r24
    42fc:	89 ed       	ldi	r24, 0xD9	; 217
    42fe:	b8 2e       	mov	r11, r24
    4300:	8b e5       	ldi	r24, 0x5B	; 91
    4302:	c8 2e       	mov	r12, r24
    4304:	87 e0       	ldi	r24, 0x07	; 7
    4306:	d8 2e       	mov	r13, r24
    4308:	c6 01       	movw	r24, r12
    430a:	b5 01       	movw	r22, r10
    430c:	2d e1       	ldi	r18, 0x1D	; 29
    430e:	33 ef       	ldi	r19, 0xF3	; 243
    4310:	41 e0       	ldi	r20, 0x01	; 1
    4312:	50 e0       	ldi	r21, 0x00	; 0
    4314:	0e 94 0f 24 	call	0x481e	; 0x481e <__divmodsi4>
    4318:	27 ea       	ldi	r18, 0xA7	; 167
    431a:	31 e4       	ldi	r19, 0x41	; 65
    431c:	40 e0       	ldi	r20, 0x00	; 0
    431e:	50 e0       	ldi	r21, 0x00	; 0
    4320:	0e 94 eb 20 	call	0x41d6	; 0x41d6 <__mulsi3>
    4324:	7b 01       	movw	r14, r22
    4326:	8c 01       	movw	r16, r24
    4328:	c6 01       	movw	r24, r12
    432a:	b5 01       	movw	r22, r10
    432c:	2d e1       	ldi	r18, 0x1D	; 29
    432e:	33 ef       	ldi	r19, 0xF3	; 243
    4330:	41 e0       	ldi	r20, 0x01	; 1
    4332:	50 e0       	ldi	r21, 0x00	; 0
    4334:	0e 94 0f 24 	call	0x481e	; 0x481e <__divmodsi4>
    4338:	ca 01       	movw	r24, r20
    433a:	b9 01       	movw	r22, r18
    433c:	2c ee       	ldi	r18, 0xEC	; 236
    433e:	34 ef       	ldi	r19, 0xF4	; 244
    4340:	4f ef       	ldi	r20, 0xFF	; 255
    4342:	5f ef       	ldi	r21, 0xFF	; 255
    4344:	0e 94 eb 20 	call	0x41d6	; 0x41d6 <__mulsi3>
    4348:	6e 0d       	add	r22, r14
    434a:	7f 1d       	adc	r23, r15
    434c:	80 1f       	adc	r24, r16
    434e:	91 1f       	adc	r25, r17
    4350:	97 ff       	sbrs	r25, 7
    4352:	04 c0       	rjmp	.+8      	; 0x435c <do_rand+0x8c>
    4354:	61 50       	subi	r22, 0x01	; 1
    4356:	70 40       	sbci	r23, 0x00	; 0
    4358:	80 40       	sbci	r24, 0x00	; 0
    435a:	90 48       	sbci	r25, 0x80	; 128
    435c:	68 83       	st	Y, r22
    435e:	79 83       	std	Y+1, r23	; 0x01
    4360:	8a 83       	std	Y+2, r24	; 0x02
    4362:	9b 83       	std	Y+3, r25	; 0x03
    4364:	9b 01       	movw	r18, r22
    4366:	3f 77       	andi	r19, 0x7F	; 127
    4368:	c9 01       	movw	r24, r18
    436a:	df 91       	pop	r29
    436c:	cf 91       	pop	r28
    436e:	1f 91       	pop	r17
    4370:	0f 91       	pop	r16
    4372:	ff 90       	pop	r15
    4374:	ef 90       	pop	r14
    4376:	df 90       	pop	r13
    4378:	cf 90       	pop	r12
    437a:	bf 90       	pop	r11
    437c:	af 90       	pop	r10
    437e:	08 95       	ret

00004380 <rand_r>:
    4380:	0e 94 68 21 	call	0x42d0	; 0x42d0 <do_rand>
    4384:	08 95       	ret

00004386 <rand>:
    4386:	8f e1       	ldi	r24, 0x1F	; 31
    4388:	93 e0       	ldi	r25, 0x03	; 3
    438a:	0e 94 68 21 	call	0x42d0	; 0x42d0 <do_rand>
    438e:	08 95       	ret

00004390 <srand>:
    4390:	a0 e0       	ldi	r26, 0x00	; 0
    4392:	b0 e0       	ldi	r27, 0x00	; 0
    4394:	80 93 1f 03 	sts	0x031F, r24
    4398:	90 93 20 03 	sts	0x0320, r25
    439c:	a0 93 21 03 	sts	0x0321, r26
    43a0:	b0 93 22 03 	sts	0x0322, r27
    43a4:	08 95       	ret
    43a6:	f5 d0       	rcall	.+490    	; 0x4592 <__fp_pscA>
    43a8:	58 f0       	brcs	.+22     	; 0x43c0 <srand+0x30>
    43aa:	80 e8       	ldi	r24, 0x80	; 128
    43ac:	91 e0       	ldi	r25, 0x01	; 1
    43ae:	09 f4       	brne	.+2      	; 0x43b2 <srand+0x22>
    43b0:	9e ef       	ldi	r25, 0xFE	; 254
    43b2:	f6 d0       	rcall	.+492    	; 0x45a0 <__fp_pscB>
    43b4:	28 f0       	brcs	.+10     	; 0x43c0 <srand+0x30>
    43b6:	40 e8       	ldi	r20, 0x80	; 128
    43b8:	51 e0       	ldi	r21, 0x01	; 1
    43ba:	59 f4       	brne	.+22     	; 0x43d2 <atan2+0xe>
    43bc:	5e ef       	ldi	r21, 0xFE	; 254
    43be:	09 c0       	rjmp	.+18     	; 0x43d2 <atan2+0xe>
    43c0:	c0 c0       	rjmp	.+384    	; 0x4542 <__fp_nan>
    43c2:	28 c1       	rjmp	.+592    	; 0x4614 <__fp_zero>

000043c4 <atan2>:
    43c4:	e9 2f       	mov	r30, r25
    43c6:	e0 78       	andi	r30, 0x80	; 128
    43c8:	03 d1       	rcall	.+518    	; 0x45d0 <__fp_split3>
    43ca:	68 f3       	brcs	.-38     	; 0x43a6 <srand+0x16>
    43cc:	09 2e       	mov	r0, r25
    43ce:	05 2a       	or	r0, r21
    43d0:	c1 f3       	breq	.-16     	; 0x43c2 <srand+0x32>
    43d2:	26 17       	cp	r18, r22
    43d4:	37 07       	cpc	r19, r23
    43d6:	48 07       	cpc	r20, r24
    43d8:	59 07       	cpc	r21, r25
    43da:	38 f0       	brcs	.+14     	; 0x43ea <atan2+0x26>
    43dc:	0e 2e       	mov	r0, r30
    43de:	07 f8       	bld	r0, 7
    43e0:	e0 25       	eor	r30, r0
    43e2:	69 f0       	breq	.+26     	; 0x43fe <atan2+0x3a>
    43e4:	e0 25       	eor	r30, r0
    43e6:	e0 64       	ori	r30, 0x40	; 64
    43e8:	0a c0       	rjmp	.+20     	; 0x43fe <atan2+0x3a>
    43ea:	ef 63       	ori	r30, 0x3F	; 63
    43ec:	07 f8       	bld	r0, 7
    43ee:	00 94       	com	r0
    43f0:	07 fa       	bst	r0, 7
    43f2:	db 01       	movw	r26, r22
    43f4:	b9 01       	movw	r22, r18
    43f6:	9d 01       	movw	r18, r26
    43f8:	dc 01       	movw	r26, r24
    43fa:	ca 01       	movw	r24, r20
    43fc:	ad 01       	movw	r20, r26
    43fe:	ef 93       	push	r30
    4400:	41 d0       	rcall	.+130    	; 0x4484 <__divsf3_pse>
    4402:	d5 d0       	rcall	.+426    	; 0x45ae <__fp_round>
    4404:	0a d0       	rcall	.+20     	; 0x441a <atan>
    4406:	5f 91       	pop	r21
    4408:	55 23       	and	r21, r21
    440a:	31 f0       	breq	.+12     	; 0x4418 <atan2+0x54>
    440c:	2b ed       	ldi	r18, 0xDB	; 219
    440e:	3f e0       	ldi	r19, 0x0F	; 15
    4410:	49 e4       	ldi	r20, 0x49	; 73
    4412:	50 fd       	sbrc	r21, 0
    4414:	49 ec       	ldi	r20, 0xC9	; 201
    4416:	8d c1       	rjmp	.+794    	; 0x4732 <__addsf3>
    4418:	08 95       	ret

0000441a <atan>:
    441a:	df 93       	push	r29
    441c:	dd 27       	eor	r29, r29
    441e:	b9 2f       	mov	r27, r25
    4420:	bf 77       	andi	r27, 0x7F	; 127
    4422:	40 e8       	ldi	r20, 0x80	; 128
    4424:	5f e3       	ldi	r21, 0x3F	; 63
    4426:	16 16       	cp	r1, r22
    4428:	17 06       	cpc	r1, r23
    442a:	48 07       	cpc	r20, r24
    442c:	5b 07       	cpc	r21, r27
    442e:	10 f4       	brcc	.+4      	; 0x4434 <atan+0x1a>
    4430:	d9 2f       	mov	r29, r25
    4432:	f7 d0       	rcall	.+494    	; 0x4622 <inverse>
    4434:	9f 93       	push	r25
    4436:	8f 93       	push	r24
    4438:	7f 93       	push	r23
    443a:	6f 93       	push	r22
    443c:	5a d1       	rcall	.+692    	; 0x46f2 <square>
    443e:	ee e4       	ldi	r30, 0x4E	; 78
    4440:	f1 e0       	ldi	r31, 0x01	; 1
    4442:	82 d0       	rcall	.+260    	; 0x4548 <__fp_powser>
    4444:	b4 d0       	rcall	.+360    	; 0x45ae <__fp_round>
    4446:	2f 91       	pop	r18
    4448:	3f 91       	pop	r19
    444a:	4f 91       	pop	r20
    444c:	5f 91       	pop	r21
    444e:	fa d0       	rcall	.+500    	; 0x4644 <__mulsf3x>
    4450:	dd 23       	and	r29, r29
    4452:	49 f0       	breq	.+18     	; 0x4466 <atan+0x4c>
    4454:	90 58       	subi	r25, 0x80	; 128
    4456:	a2 ea       	ldi	r26, 0xA2	; 162
    4458:	2a ed       	ldi	r18, 0xDA	; 218
    445a:	3f e0       	ldi	r19, 0x0F	; 15
    445c:	49 ec       	ldi	r20, 0xC9	; 201
    445e:	5f e3       	ldi	r21, 0x3F	; 63
    4460:	d0 78       	andi	r29, 0x80	; 128
    4462:	5d 27       	eor	r21, r29
    4464:	77 d1       	rcall	.+750    	; 0x4754 <__addsf3x>
    4466:	df 91       	pop	r29
    4468:	a2 c0       	rjmp	.+324    	; 0x45ae <__fp_round>
    446a:	9a d0       	rcall	.+308    	; 0x45a0 <__fp_pscB>
    446c:	40 f0       	brcs	.+16     	; 0x447e <atan+0x64>
    446e:	91 d0       	rcall	.+290    	; 0x4592 <__fp_pscA>
    4470:	30 f0       	brcs	.+12     	; 0x447e <atan+0x64>
    4472:	21 f4       	brne	.+8      	; 0x447c <atan+0x62>
    4474:	5f 3f       	cpi	r21, 0xFF	; 255
    4476:	19 f0       	breq	.+6      	; 0x447e <atan+0x64>
    4478:	5e c0       	rjmp	.+188    	; 0x4536 <__fp_inf>
    447a:	51 11       	cpse	r21, r1
    447c:	cc c0       	rjmp	.+408    	; 0x4616 <__fp_szero>
    447e:	61 c0       	rjmp	.+194    	; 0x4542 <__fp_nan>

00004480 <__divsf3x>:
    4480:	a7 d0       	rcall	.+334    	; 0x45d0 <__fp_split3>
    4482:	98 f3       	brcs	.-26     	; 0x446a <atan+0x50>

00004484 <__divsf3_pse>:
    4484:	99 23       	and	r25, r25
    4486:	c9 f3       	breq	.-14     	; 0x447a <atan+0x60>
    4488:	55 23       	and	r21, r21
    448a:	b1 f3       	breq	.-20     	; 0x4478 <atan+0x5e>
    448c:	95 1b       	sub	r25, r21
    448e:	55 0b       	sbc	r21, r21
    4490:	bb 27       	eor	r27, r27
    4492:	aa 27       	eor	r26, r26
    4494:	62 17       	cp	r22, r18
    4496:	73 07       	cpc	r23, r19
    4498:	84 07       	cpc	r24, r20
    449a:	38 f0       	brcs	.+14     	; 0x44aa <__divsf3_pse+0x26>
    449c:	9f 5f       	subi	r25, 0xFF	; 255
    449e:	5f 4f       	sbci	r21, 0xFF	; 255
    44a0:	22 0f       	add	r18, r18
    44a2:	33 1f       	adc	r19, r19
    44a4:	44 1f       	adc	r20, r20
    44a6:	aa 1f       	adc	r26, r26
    44a8:	a9 f3       	breq	.-22     	; 0x4494 <__divsf3_pse+0x10>
    44aa:	33 d0       	rcall	.+102    	; 0x4512 <__divsf3_pse+0x8e>
    44ac:	0e 2e       	mov	r0, r30
    44ae:	3a f0       	brmi	.+14     	; 0x44be <__divsf3_pse+0x3a>
    44b0:	e0 e8       	ldi	r30, 0x80	; 128
    44b2:	30 d0       	rcall	.+96     	; 0x4514 <__divsf3_pse+0x90>
    44b4:	91 50       	subi	r25, 0x01	; 1
    44b6:	50 40       	sbci	r21, 0x00	; 0
    44b8:	e6 95       	lsr	r30
    44ba:	00 1c       	adc	r0, r0
    44bc:	ca f7       	brpl	.-14     	; 0x44b0 <__divsf3_pse+0x2c>
    44be:	29 d0       	rcall	.+82     	; 0x4512 <__divsf3_pse+0x8e>
    44c0:	fe 2f       	mov	r31, r30
    44c2:	27 d0       	rcall	.+78     	; 0x4512 <__divsf3_pse+0x8e>
    44c4:	66 0f       	add	r22, r22
    44c6:	77 1f       	adc	r23, r23
    44c8:	88 1f       	adc	r24, r24
    44ca:	bb 1f       	adc	r27, r27
    44cc:	26 17       	cp	r18, r22
    44ce:	37 07       	cpc	r19, r23
    44d0:	48 07       	cpc	r20, r24
    44d2:	ab 07       	cpc	r26, r27
    44d4:	b0 e8       	ldi	r27, 0x80	; 128
    44d6:	09 f0       	breq	.+2      	; 0x44da <__divsf3_pse+0x56>
    44d8:	bb 0b       	sbc	r27, r27
    44da:	80 2d       	mov	r24, r0
    44dc:	bf 01       	movw	r22, r30
    44de:	ff 27       	eor	r31, r31
    44e0:	93 58       	subi	r25, 0x83	; 131
    44e2:	5f 4f       	sbci	r21, 0xFF	; 255
    44e4:	2a f0       	brmi	.+10     	; 0x44f0 <__divsf3_pse+0x6c>
    44e6:	9e 3f       	cpi	r25, 0xFE	; 254
    44e8:	51 05       	cpc	r21, r1
    44ea:	68 f0       	brcs	.+26     	; 0x4506 <__divsf3_pse+0x82>
    44ec:	24 c0       	rjmp	.+72     	; 0x4536 <__fp_inf>
    44ee:	93 c0       	rjmp	.+294    	; 0x4616 <__fp_szero>
    44f0:	5f 3f       	cpi	r21, 0xFF	; 255
    44f2:	ec f3       	brlt	.-6      	; 0x44ee <__divsf3_pse+0x6a>
    44f4:	98 3e       	cpi	r25, 0xE8	; 232
    44f6:	dc f3       	brlt	.-10     	; 0x44ee <__divsf3_pse+0x6a>
    44f8:	86 95       	lsr	r24
    44fa:	77 95       	ror	r23
    44fc:	67 95       	ror	r22
    44fe:	b7 95       	ror	r27
    4500:	f7 95       	ror	r31
    4502:	9f 5f       	subi	r25, 0xFF	; 255
    4504:	c9 f7       	brne	.-14     	; 0x44f8 <__divsf3_pse+0x74>
    4506:	88 0f       	add	r24, r24
    4508:	91 1d       	adc	r25, r1
    450a:	96 95       	lsr	r25
    450c:	87 95       	ror	r24
    450e:	97 f9       	bld	r25, 7
    4510:	08 95       	ret
    4512:	e1 e0       	ldi	r30, 0x01	; 1
    4514:	66 0f       	add	r22, r22
    4516:	77 1f       	adc	r23, r23
    4518:	88 1f       	adc	r24, r24
    451a:	bb 1f       	adc	r27, r27
    451c:	62 17       	cp	r22, r18
    451e:	73 07       	cpc	r23, r19
    4520:	84 07       	cpc	r24, r20
    4522:	ba 07       	cpc	r27, r26
    4524:	20 f0       	brcs	.+8      	; 0x452e <__divsf3_pse+0xaa>
    4526:	62 1b       	sub	r22, r18
    4528:	73 0b       	sbc	r23, r19
    452a:	84 0b       	sbc	r24, r20
    452c:	ba 0b       	sbc	r27, r26
    452e:	ee 1f       	adc	r30, r30
    4530:	88 f7       	brcc	.-30     	; 0x4514 <__divsf3_pse+0x90>
    4532:	e0 95       	com	r30
    4534:	08 95       	ret

00004536 <__fp_inf>:
    4536:	97 f9       	bld	r25, 7
    4538:	9f 67       	ori	r25, 0x7F	; 127
    453a:	80 e8       	ldi	r24, 0x80	; 128
    453c:	70 e0       	ldi	r23, 0x00	; 0
    453e:	60 e0       	ldi	r22, 0x00	; 0
    4540:	08 95       	ret

00004542 <__fp_nan>:
    4542:	9f ef       	ldi	r25, 0xFF	; 255
    4544:	80 ec       	ldi	r24, 0xC0	; 192
    4546:	08 95       	ret

00004548 <__fp_powser>:
    4548:	df 93       	push	r29
    454a:	cf 93       	push	r28
    454c:	1f 93       	push	r17
    454e:	0f 93       	push	r16
    4550:	ff 92       	push	r15
    4552:	ef 92       	push	r14
    4554:	df 92       	push	r13
    4556:	7b 01       	movw	r14, r22
    4558:	8c 01       	movw	r16, r24
    455a:	68 94       	set
    455c:	05 c0       	rjmp	.+10     	; 0x4568 <__fp_powser+0x20>
    455e:	da 2e       	mov	r13, r26
    4560:	ef 01       	movw	r28, r30
    4562:	70 d0       	rcall	.+224    	; 0x4644 <__mulsf3x>
    4564:	fe 01       	movw	r30, r28
    4566:	e8 94       	clt
    4568:	a5 91       	lpm	r26, Z+
    456a:	25 91       	lpm	r18, Z+
    456c:	35 91       	lpm	r19, Z+
    456e:	45 91       	lpm	r20, Z+
    4570:	55 91       	lpm	r21, Z+
    4572:	ae f3       	brts	.-22     	; 0x455e <__fp_powser+0x16>
    4574:	ef 01       	movw	r28, r30
    4576:	ee d0       	rcall	.+476    	; 0x4754 <__addsf3x>
    4578:	fe 01       	movw	r30, r28
    457a:	97 01       	movw	r18, r14
    457c:	a8 01       	movw	r20, r16
    457e:	da 94       	dec	r13
    4580:	79 f7       	brne	.-34     	; 0x4560 <__fp_powser+0x18>
    4582:	df 90       	pop	r13
    4584:	ef 90       	pop	r14
    4586:	ff 90       	pop	r15
    4588:	0f 91       	pop	r16
    458a:	1f 91       	pop	r17
    458c:	cf 91       	pop	r28
    458e:	df 91       	pop	r29
    4590:	08 95       	ret

00004592 <__fp_pscA>:
    4592:	00 24       	eor	r0, r0
    4594:	0a 94       	dec	r0
    4596:	16 16       	cp	r1, r22
    4598:	17 06       	cpc	r1, r23
    459a:	18 06       	cpc	r1, r24
    459c:	09 06       	cpc	r0, r25
    459e:	08 95       	ret

000045a0 <__fp_pscB>:
    45a0:	00 24       	eor	r0, r0
    45a2:	0a 94       	dec	r0
    45a4:	12 16       	cp	r1, r18
    45a6:	13 06       	cpc	r1, r19
    45a8:	14 06       	cpc	r1, r20
    45aa:	05 06       	cpc	r0, r21
    45ac:	08 95       	ret

000045ae <__fp_round>:
    45ae:	09 2e       	mov	r0, r25
    45b0:	03 94       	inc	r0
    45b2:	00 0c       	add	r0, r0
    45b4:	11 f4       	brne	.+4      	; 0x45ba <__fp_round+0xc>
    45b6:	88 23       	and	r24, r24
    45b8:	52 f0       	brmi	.+20     	; 0x45ce <__fp_round+0x20>
    45ba:	bb 0f       	add	r27, r27
    45bc:	40 f4       	brcc	.+16     	; 0x45ce <__fp_round+0x20>
    45be:	bf 2b       	or	r27, r31
    45c0:	11 f4       	brne	.+4      	; 0x45c6 <__fp_round+0x18>
    45c2:	60 ff       	sbrs	r22, 0
    45c4:	04 c0       	rjmp	.+8      	; 0x45ce <__fp_round+0x20>
    45c6:	6f 5f       	subi	r22, 0xFF	; 255
    45c8:	7f 4f       	sbci	r23, 0xFF	; 255
    45ca:	8f 4f       	sbci	r24, 0xFF	; 255
    45cc:	9f 4f       	sbci	r25, 0xFF	; 255
    45ce:	08 95       	ret

000045d0 <__fp_split3>:
    45d0:	57 fd       	sbrc	r21, 7
    45d2:	90 58       	subi	r25, 0x80	; 128
    45d4:	44 0f       	add	r20, r20
    45d6:	55 1f       	adc	r21, r21
    45d8:	59 f0       	breq	.+22     	; 0x45f0 <__fp_splitA+0x10>
    45da:	5f 3f       	cpi	r21, 0xFF	; 255
    45dc:	71 f0       	breq	.+28     	; 0x45fa <__fp_splitA+0x1a>
    45de:	47 95       	ror	r20

000045e0 <__fp_splitA>:
    45e0:	88 0f       	add	r24, r24
    45e2:	97 fb       	bst	r25, 7
    45e4:	99 1f       	adc	r25, r25
    45e6:	61 f0       	breq	.+24     	; 0x4600 <__fp_splitA+0x20>
    45e8:	9f 3f       	cpi	r25, 0xFF	; 255
    45ea:	79 f0       	breq	.+30     	; 0x460a <__fp_splitA+0x2a>
    45ec:	87 95       	ror	r24
    45ee:	08 95       	ret
    45f0:	12 16       	cp	r1, r18
    45f2:	13 06       	cpc	r1, r19
    45f4:	14 06       	cpc	r1, r20
    45f6:	55 1f       	adc	r21, r21
    45f8:	f2 cf       	rjmp	.-28     	; 0x45de <__fp_split3+0xe>
    45fa:	46 95       	lsr	r20
    45fc:	f1 df       	rcall	.-30     	; 0x45e0 <__fp_splitA>
    45fe:	08 c0       	rjmp	.+16     	; 0x4610 <__fp_splitA+0x30>
    4600:	16 16       	cp	r1, r22
    4602:	17 06       	cpc	r1, r23
    4604:	18 06       	cpc	r1, r24
    4606:	99 1f       	adc	r25, r25
    4608:	f1 cf       	rjmp	.-30     	; 0x45ec <__fp_splitA+0xc>
    460a:	86 95       	lsr	r24
    460c:	71 05       	cpc	r23, r1
    460e:	61 05       	cpc	r22, r1
    4610:	08 94       	sec
    4612:	08 95       	ret

00004614 <__fp_zero>:
    4614:	e8 94       	clt

00004616 <__fp_szero>:
    4616:	bb 27       	eor	r27, r27
    4618:	66 27       	eor	r22, r22
    461a:	77 27       	eor	r23, r23
    461c:	cb 01       	movw	r24, r22
    461e:	97 f9       	bld	r25, 7
    4620:	08 95       	ret

00004622 <inverse>:
    4622:	9b 01       	movw	r18, r22
    4624:	ac 01       	movw	r20, r24
    4626:	60 e0       	ldi	r22, 0x00	; 0
    4628:	70 e0       	ldi	r23, 0x00	; 0
    462a:	80 e8       	ldi	r24, 0x80	; 128
    462c:	9f e3       	ldi	r25, 0x3F	; 63
    462e:	e5 c0       	rjmp	.+458    	; 0x47fa <__divsf3>
    4630:	b0 df       	rcall	.-160    	; 0x4592 <__fp_pscA>
    4632:	28 f0       	brcs	.+10     	; 0x463e <inverse+0x1c>
    4634:	b5 df       	rcall	.-150    	; 0x45a0 <__fp_pscB>
    4636:	18 f0       	brcs	.+6      	; 0x463e <inverse+0x1c>
    4638:	95 23       	and	r25, r21
    463a:	09 f0       	breq	.+2      	; 0x463e <inverse+0x1c>
    463c:	7c cf       	rjmp	.-264    	; 0x4536 <__fp_inf>
    463e:	81 cf       	rjmp	.-254    	; 0x4542 <__fp_nan>
    4640:	11 24       	eor	r1, r1
    4642:	e9 cf       	rjmp	.-46     	; 0x4616 <__fp_szero>

00004644 <__mulsf3x>:
    4644:	c5 df       	rcall	.-118    	; 0x45d0 <__fp_split3>
    4646:	a0 f3       	brcs	.-24     	; 0x4630 <inverse+0xe>

00004648 <__mulsf3_pse>:
    4648:	95 9f       	mul	r25, r21
    464a:	d1 f3       	breq	.-12     	; 0x4640 <inverse+0x1e>
    464c:	95 0f       	add	r25, r21
    464e:	50 e0       	ldi	r21, 0x00	; 0
    4650:	55 1f       	adc	r21, r21
    4652:	62 9f       	mul	r22, r18
    4654:	f0 01       	movw	r30, r0
    4656:	72 9f       	mul	r23, r18
    4658:	bb 27       	eor	r27, r27
    465a:	f0 0d       	add	r31, r0
    465c:	b1 1d       	adc	r27, r1
    465e:	63 9f       	mul	r22, r19
    4660:	aa 27       	eor	r26, r26
    4662:	f0 0d       	add	r31, r0
    4664:	b1 1d       	adc	r27, r1
    4666:	aa 1f       	adc	r26, r26
    4668:	64 9f       	mul	r22, r20
    466a:	66 27       	eor	r22, r22
    466c:	b0 0d       	add	r27, r0
    466e:	a1 1d       	adc	r26, r1
    4670:	66 1f       	adc	r22, r22
    4672:	82 9f       	mul	r24, r18
    4674:	22 27       	eor	r18, r18
    4676:	b0 0d       	add	r27, r0
    4678:	a1 1d       	adc	r26, r1
    467a:	62 1f       	adc	r22, r18
    467c:	73 9f       	mul	r23, r19
    467e:	b0 0d       	add	r27, r0
    4680:	a1 1d       	adc	r26, r1
    4682:	62 1f       	adc	r22, r18
    4684:	83 9f       	mul	r24, r19
    4686:	a0 0d       	add	r26, r0
    4688:	61 1d       	adc	r22, r1
    468a:	22 1f       	adc	r18, r18
    468c:	74 9f       	mul	r23, r20
    468e:	33 27       	eor	r19, r19
    4690:	a0 0d       	add	r26, r0
    4692:	61 1d       	adc	r22, r1
    4694:	23 1f       	adc	r18, r19
    4696:	84 9f       	mul	r24, r20
    4698:	60 0d       	add	r22, r0
    469a:	21 1d       	adc	r18, r1
    469c:	82 2f       	mov	r24, r18
    469e:	76 2f       	mov	r23, r22
    46a0:	6a 2f       	mov	r22, r26
    46a2:	11 24       	eor	r1, r1
    46a4:	9f 57       	subi	r25, 0x7F	; 127
    46a6:	50 40       	sbci	r21, 0x00	; 0
    46a8:	8a f0       	brmi	.+34     	; 0x46cc <__mulsf3_pse+0x84>
    46aa:	e1 f0       	breq	.+56     	; 0x46e4 <__mulsf3_pse+0x9c>
    46ac:	88 23       	and	r24, r24
    46ae:	4a f0       	brmi	.+18     	; 0x46c2 <__mulsf3_pse+0x7a>
    46b0:	ee 0f       	add	r30, r30
    46b2:	ff 1f       	adc	r31, r31
    46b4:	bb 1f       	adc	r27, r27
    46b6:	66 1f       	adc	r22, r22
    46b8:	77 1f       	adc	r23, r23
    46ba:	88 1f       	adc	r24, r24
    46bc:	91 50       	subi	r25, 0x01	; 1
    46be:	50 40       	sbci	r21, 0x00	; 0
    46c0:	a9 f7       	brne	.-22     	; 0x46ac <__mulsf3_pse+0x64>
    46c2:	9e 3f       	cpi	r25, 0xFE	; 254
    46c4:	51 05       	cpc	r21, r1
    46c6:	70 f0       	brcs	.+28     	; 0x46e4 <__mulsf3_pse+0x9c>
    46c8:	36 cf       	rjmp	.-404    	; 0x4536 <__fp_inf>
    46ca:	a5 cf       	rjmp	.-182    	; 0x4616 <__fp_szero>
    46cc:	5f 3f       	cpi	r21, 0xFF	; 255
    46ce:	ec f3       	brlt	.-6      	; 0x46ca <__mulsf3_pse+0x82>
    46d0:	98 3e       	cpi	r25, 0xE8	; 232
    46d2:	dc f3       	brlt	.-10     	; 0x46ca <__mulsf3_pse+0x82>
    46d4:	86 95       	lsr	r24
    46d6:	77 95       	ror	r23
    46d8:	67 95       	ror	r22
    46da:	b7 95       	ror	r27
    46dc:	f7 95       	ror	r31
    46de:	e7 95       	ror	r30
    46e0:	9f 5f       	subi	r25, 0xFF	; 255
    46e2:	c1 f7       	brne	.-16     	; 0x46d4 <__mulsf3_pse+0x8c>
    46e4:	fe 2b       	or	r31, r30
    46e6:	88 0f       	add	r24, r24
    46e8:	91 1d       	adc	r25, r1
    46ea:	96 95       	lsr	r25
    46ec:	87 95       	ror	r24
    46ee:	97 f9       	bld	r25, 7
    46f0:	08 95       	ret

000046f2 <square>:
    46f2:	9b 01       	movw	r18, r22
    46f4:	ac 01       	movw	r20, r24
    46f6:	27 ca       	rjmp	.-2994   	; 0x3b46 <__mulsf3>

000046f8 <__eerd_byte_m2560>:
    46f8:	f9 99       	sbic	0x1f, 1	; 31
    46fa:	fe cf       	rjmp	.-4      	; 0x46f8 <__eerd_byte_m2560>
    46fc:	92 bd       	out	0x22, r25	; 34
    46fe:	81 bd       	out	0x21, r24	; 33
    4700:	f8 9a       	sbi	0x1f, 0	; 31
    4702:	99 27       	eor	r25, r25
    4704:	80 b5       	in	r24, 0x20	; 32
    4706:	08 95       	ret

00004708 <__eerd_word_m2560>:
    4708:	a8 e1       	ldi	r26, 0x18	; 24
    470a:	b0 e0       	ldi	r27, 0x00	; 0
    470c:	42 e0       	ldi	r20, 0x02	; 2
    470e:	50 e0       	ldi	r21, 0x00	; 0
    4710:	0c 94 01 24 	jmp	0x4802	; 0x4802 <__eerd_blraw_m2560>

00004714 <__eewr_byte_m2560>:
    4714:	26 2f       	mov	r18, r22

00004716 <__eewr_r18_m2560>:
    4716:	f9 99       	sbic	0x1f, 1	; 31
    4718:	fe cf       	rjmp	.-4      	; 0x4716 <__eewr_r18_m2560>
    471a:	1f ba       	out	0x1f, r1	; 31
    471c:	92 bd       	out	0x22, r25	; 34
    471e:	81 bd       	out	0x21, r24	; 33
    4720:	20 bd       	out	0x20, r18	; 32
    4722:	0f b6       	in	r0, 0x3f	; 63
    4724:	f8 94       	cli
    4726:	fa 9a       	sbi	0x1f, 2	; 31
    4728:	f9 9a       	sbi	0x1f, 1	; 31
    472a:	0f be       	out	0x3f, r0	; 63
    472c:	01 96       	adiw	r24, 0x01	; 1
    472e:	08 95       	ret

00004730 <__subsf3>:
    4730:	50 58       	subi	r21, 0x80	; 128

00004732 <__addsf3>:
    4732:	bb 27       	eor	r27, r27
    4734:	aa 27       	eor	r26, r26
    4736:	0e d0       	rcall	.+28     	; 0x4754 <__addsf3x>
    4738:	3a cf       	rjmp	.-396    	; 0x45ae <__fp_round>
    473a:	2b df       	rcall	.-426    	; 0x4592 <__fp_pscA>
    473c:	30 f0       	brcs	.+12     	; 0x474a <__addsf3+0x18>
    473e:	30 df       	rcall	.-416    	; 0x45a0 <__fp_pscB>
    4740:	20 f0       	brcs	.+8      	; 0x474a <__addsf3+0x18>
    4742:	31 f4       	brne	.+12     	; 0x4750 <__addsf3+0x1e>
    4744:	9f 3f       	cpi	r25, 0xFF	; 255
    4746:	11 f4       	brne	.+4      	; 0x474c <__addsf3+0x1a>
    4748:	1e f4       	brtc	.+6      	; 0x4750 <__addsf3+0x1e>
    474a:	fb ce       	rjmp	.-522    	; 0x4542 <__fp_nan>
    474c:	0e f4       	brtc	.+2      	; 0x4750 <__addsf3+0x1e>
    474e:	e0 95       	com	r30
    4750:	e7 fb       	bst	r30, 7
    4752:	f1 ce       	rjmp	.-542    	; 0x4536 <__fp_inf>

00004754 <__addsf3x>:
    4754:	e9 2f       	mov	r30, r25
    4756:	3c df       	rcall	.-392    	; 0x45d0 <__fp_split3>
    4758:	80 f3       	brcs	.-32     	; 0x473a <__addsf3+0x8>
    475a:	ba 17       	cp	r27, r26
    475c:	62 07       	cpc	r22, r18
    475e:	73 07       	cpc	r23, r19
    4760:	84 07       	cpc	r24, r20
    4762:	95 07       	cpc	r25, r21
    4764:	18 f0       	brcs	.+6      	; 0x476c <__addsf3x+0x18>
    4766:	71 f4       	brne	.+28     	; 0x4784 <__addsf3x+0x30>
    4768:	9e f5       	brtc	.+102    	; 0x47d0 <__addsf3x+0x7c>
    476a:	54 cf       	rjmp	.-344    	; 0x4614 <__fp_zero>
    476c:	0e f4       	brtc	.+2      	; 0x4770 <__addsf3x+0x1c>
    476e:	e0 95       	com	r30
    4770:	0b 2e       	mov	r0, r27
    4772:	ba 2f       	mov	r27, r26
    4774:	a0 2d       	mov	r26, r0
    4776:	0b 01       	movw	r0, r22
    4778:	b9 01       	movw	r22, r18
    477a:	90 01       	movw	r18, r0
    477c:	0c 01       	movw	r0, r24
    477e:	ca 01       	movw	r24, r20
    4780:	a0 01       	movw	r20, r0
    4782:	11 24       	eor	r1, r1
    4784:	ff 27       	eor	r31, r31
    4786:	59 1b       	sub	r21, r25
    4788:	99 f0       	breq	.+38     	; 0x47b0 <__addsf3x+0x5c>
    478a:	59 3f       	cpi	r21, 0xF9	; 249
    478c:	50 f4       	brcc	.+20     	; 0x47a2 <__addsf3x+0x4e>
    478e:	50 3e       	cpi	r21, 0xE0	; 224
    4790:	68 f1       	brcs	.+90     	; 0x47ec <__addsf3x+0x98>
    4792:	1a 16       	cp	r1, r26
    4794:	f0 40       	sbci	r31, 0x00	; 0
    4796:	a2 2f       	mov	r26, r18
    4798:	23 2f       	mov	r18, r19
    479a:	34 2f       	mov	r19, r20
    479c:	44 27       	eor	r20, r20
    479e:	58 5f       	subi	r21, 0xF8	; 248
    47a0:	f3 cf       	rjmp	.-26     	; 0x4788 <__addsf3x+0x34>
    47a2:	46 95       	lsr	r20
    47a4:	37 95       	ror	r19
    47a6:	27 95       	ror	r18
    47a8:	a7 95       	ror	r26
    47aa:	f0 40       	sbci	r31, 0x00	; 0
    47ac:	53 95       	inc	r21
    47ae:	c9 f7       	brne	.-14     	; 0x47a2 <__addsf3x+0x4e>
    47b0:	7e f4       	brtc	.+30     	; 0x47d0 <__addsf3x+0x7c>
    47b2:	1f 16       	cp	r1, r31
    47b4:	ba 0b       	sbc	r27, r26
    47b6:	62 0b       	sbc	r22, r18
    47b8:	73 0b       	sbc	r23, r19
    47ba:	84 0b       	sbc	r24, r20
    47bc:	ba f0       	brmi	.+46     	; 0x47ec <__addsf3x+0x98>
    47be:	91 50       	subi	r25, 0x01	; 1
    47c0:	a1 f0       	breq	.+40     	; 0x47ea <__addsf3x+0x96>
    47c2:	ff 0f       	add	r31, r31
    47c4:	bb 1f       	adc	r27, r27
    47c6:	66 1f       	adc	r22, r22
    47c8:	77 1f       	adc	r23, r23
    47ca:	88 1f       	adc	r24, r24
    47cc:	c2 f7       	brpl	.-16     	; 0x47be <__addsf3x+0x6a>
    47ce:	0e c0       	rjmp	.+28     	; 0x47ec <__addsf3x+0x98>
    47d0:	ba 0f       	add	r27, r26
    47d2:	62 1f       	adc	r22, r18
    47d4:	73 1f       	adc	r23, r19
    47d6:	84 1f       	adc	r24, r20
    47d8:	48 f4       	brcc	.+18     	; 0x47ec <__addsf3x+0x98>
    47da:	87 95       	ror	r24
    47dc:	77 95       	ror	r23
    47de:	67 95       	ror	r22
    47e0:	b7 95       	ror	r27
    47e2:	f7 95       	ror	r31
    47e4:	9e 3f       	cpi	r25, 0xFE	; 254
    47e6:	08 f0       	brcs	.+2      	; 0x47ea <__addsf3x+0x96>
    47e8:	b3 cf       	rjmp	.-154    	; 0x4750 <__addsf3+0x1e>
    47ea:	93 95       	inc	r25
    47ec:	88 0f       	add	r24, r24
    47ee:	08 f0       	brcs	.+2      	; 0x47f2 <__addsf3x+0x9e>
    47f0:	99 27       	eor	r25, r25
    47f2:	ee 0f       	add	r30, r30
    47f4:	97 95       	ror	r25
    47f6:	87 95       	ror	r24
    47f8:	08 95       	ret

000047fa <__divsf3>:
    47fa:	42 de       	rcall	.-892    	; 0x4480 <__divsf3x>
    47fc:	d8 ce       	rjmp	.-592    	; 0x45ae <__fp_round>

000047fe <__eerd_block_m2560>:
    47fe:	dc 01       	movw	r26, r24
    4800:	cb 01       	movw	r24, r22

00004802 <__eerd_blraw_m2560>:
    4802:	fc 01       	movw	r30, r24
    4804:	f9 99       	sbic	0x1f, 1	; 31
    4806:	fe cf       	rjmp	.-4      	; 0x4804 <__eerd_blraw_m2560+0x2>
    4808:	06 c0       	rjmp	.+12     	; 0x4816 <__eerd_blraw_m2560+0x14>
    480a:	f2 bd       	out	0x22, r31	; 34
    480c:	e1 bd       	out	0x21, r30	; 33
    480e:	f8 9a       	sbi	0x1f, 0	; 31
    4810:	31 96       	adiw	r30, 0x01	; 1
    4812:	00 b4       	in	r0, 0x20	; 32
    4814:	0d 92       	st	X+, r0
    4816:	41 50       	subi	r20, 0x01	; 1
    4818:	50 40       	sbci	r21, 0x00	; 0
    481a:	b8 f7       	brcc	.-18     	; 0x480a <__eerd_blraw_m2560+0x8>
    481c:	08 95       	ret

0000481e <__divmodsi4>:
    481e:	97 fb       	bst	r25, 7
    4820:	09 2e       	mov	r0, r25
    4822:	05 26       	eor	r0, r21
    4824:	0e d0       	rcall	.+28     	; 0x4842 <__divmodsi4_neg1>
    4826:	57 fd       	sbrc	r21, 7
    4828:	04 d0       	rcall	.+8      	; 0x4832 <__divmodsi4_neg2>
    482a:	14 d0       	rcall	.+40     	; 0x4854 <__udivmodsi4>
    482c:	0a d0       	rcall	.+20     	; 0x4842 <__divmodsi4_neg1>
    482e:	00 1c       	adc	r0, r0
    4830:	38 f4       	brcc	.+14     	; 0x4840 <__divmodsi4_exit>

00004832 <__divmodsi4_neg2>:
    4832:	50 95       	com	r21
    4834:	40 95       	com	r20
    4836:	30 95       	com	r19
    4838:	21 95       	neg	r18
    483a:	3f 4f       	sbci	r19, 0xFF	; 255
    483c:	4f 4f       	sbci	r20, 0xFF	; 255
    483e:	5f 4f       	sbci	r21, 0xFF	; 255

00004840 <__divmodsi4_exit>:
    4840:	08 95       	ret

00004842 <__divmodsi4_neg1>:
    4842:	f6 f7       	brtc	.-4      	; 0x4840 <__divmodsi4_exit>
    4844:	90 95       	com	r25
    4846:	80 95       	com	r24
    4848:	70 95       	com	r23
    484a:	61 95       	neg	r22
    484c:	7f 4f       	sbci	r23, 0xFF	; 255
    484e:	8f 4f       	sbci	r24, 0xFF	; 255
    4850:	9f 4f       	sbci	r25, 0xFF	; 255
    4852:	08 95       	ret

00004854 <__udivmodsi4>:
    4854:	a1 e2       	ldi	r26, 0x21	; 33
    4856:	1a 2e       	mov	r1, r26
    4858:	aa 1b       	sub	r26, r26
    485a:	bb 1b       	sub	r27, r27
    485c:	fd 01       	movw	r30, r26
    485e:	0d c0       	rjmp	.+26     	; 0x487a <__udivmodsi4_ep>

00004860 <__udivmodsi4_loop>:
    4860:	aa 1f       	adc	r26, r26
    4862:	bb 1f       	adc	r27, r27
    4864:	ee 1f       	adc	r30, r30
    4866:	ff 1f       	adc	r31, r31
    4868:	a2 17       	cp	r26, r18
    486a:	b3 07       	cpc	r27, r19
    486c:	e4 07       	cpc	r30, r20
    486e:	f5 07       	cpc	r31, r21
    4870:	20 f0       	brcs	.+8      	; 0x487a <__udivmodsi4_ep>
    4872:	a2 1b       	sub	r26, r18
    4874:	b3 0b       	sbc	r27, r19
    4876:	e4 0b       	sbc	r30, r20
    4878:	f5 0b       	sbc	r31, r21

0000487a <__udivmodsi4_ep>:
    487a:	66 1f       	adc	r22, r22
    487c:	77 1f       	adc	r23, r23
    487e:	88 1f       	adc	r24, r24
    4880:	99 1f       	adc	r25, r25
    4882:	1a 94       	dec	r1
    4884:	69 f7       	brne	.-38     	; 0x4860 <__udivmodsi4_loop>
    4886:	60 95       	com	r22
    4888:	70 95       	com	r23
    488a:	80 95       	com	r24
    488c:	90 95       	com	r25
    488e:	9b 01       	movw	r18, r22
    4890:	ac 01       	movw	r20, r24
    4892:	bd 01       	movw	r22, r26
    4894:	cf 01       	movw	r24, r30
    4896:	08 95       	ret

00004898 <_exit>:
    4898:	f8 94       	cli

0000489a <__stop_program>:
    489a:	ff cf       	rjmp	.-2      	; 0x489a <__stop_program>
