// Seed: 886211482
module module_0 (
    id_1
);
  output tri1 id_1;
  assign id_1 = 1'h0;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd36,
    parameter id_6 = 32'd10
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input logic [7:0] id_5;
  output logic [7:0] id_4;
  inout logic [7:0] id_3;
  output reg id_2;
  input wire _id_1;
  assign id_2 = id_3;
  logic _id_6;
  localparam id_7 = 1;
  always @(id_3[-1 : id_1] or posedge (-1));
  always @(posedge id_1 or posedge id_5[-1]) if (-1) id_2 = -1;
  module_0 modCall_1 (id_7);
endmodule
