// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "main,Vivado 2018.3" *)
module ioDetector_main_0_0(clk, io, bitClk);
  input clk;
  output [49:0]io;
  output bitClk;
endmodule
