

================================================================
== Vitis HLS Report for 'conv2_Pipeline_LOAD_INPUT_BH_L'
================================================================
* Date:           Sun Nov  5 00:34:58 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    48972|    48972|  0.490 ms|  0.490 ms|  48972|  48972|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- LOAD_INPUT_BH_L  |    48970|    48970|        12|          1|          1|  48960|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    370|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     189|    179|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    117|    -|
|Register         |        -|    -|     561|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     750|    826|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_11s_8ns_14_1_1_U267   |mul_11s_8ns_14_1_1   |        0|   1|    0|    5|    0|
    |mul_7ns_19ns_25_1_1_U264  |mul_7ns_19ns_25_1_1  |        0|   1|    0|    6|    0|
    |mul_8ns_10ns_17_1_1_U266  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |urem_8ns_8ns_8_12_1_U265  |urem_8ns_8ns_8_12_1  |        0|   0|  189|  106|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                     |                     |        0|   2|  189|  179|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln79_1_fu_309_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln79_2_fu_314_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln79_3_fu_257_p2              |         +|   0|  0|  23|          16|           1|
    |add_ln79_fu_269_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln80_1_fu_417_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln80_fu_501_p2                |         +|   0|  0|   9|           2|           1|
    |empty_341_fu_538_p2               |         +|   0|  0|  21|          14|          14|
    |empty_345_fu_518_p2               |         +|   0|  0|  18|          11|          11|
    |empty_fu_411_p2                   |         +|   0|  0|  15|           8|           1|
    |empty_344_fu_491_p2               |         -|   0|  0|  17|          10|          10|
    |and_ln79_fu_341_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln80_fu_373_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op77_readreq_state3  |       and|   0|  0|   2|           1|           1|
    |exitcond6501_fu_335_p2            |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln79_fu_251_p2               |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln80_fu_275_p2               |      icmp|   0|  0|  17|          10|          10|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |or_ln79_fu_281_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln80_1_fu_353_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln80_2_fu_379_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln80_fu_347_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln79_1_fu_287_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln79_fu_470_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln80_1_fu_507_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln80_2_fu_423_p3           |    select|   0|  0|  10|           1|           1|
    |select_ln80_fu_359_p3             |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln79_fu_329_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln80_fu_367_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 370|         257|         223|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_01_phi_fu_208_p4  |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_197_p4   |   9|          2|    1|          2|
    |bh_fu_114                               |   9|          2|    2|          4|
    |bin_fu_122                              |   9|          2|    7|         14|
    |first_iter_0_reg_193                    |   9|          2|    1|          2|
    |i2_blk_n_AR                             |   9|          2|    1|          2|
    |i2_blk_n_R                              |   9|          2|    1|          2|
    |indvar_flatten17_fu_126                 |   9|          2|   16|         32|
    |indvar_flatten_fu_118                   |   9|          2|   10|         20|
    |loop_index_i_fu_110                     |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 117|         26|   51|        102|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln79_reg_627                   |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |bh_fu_114                          |   2|   0|    2|          0|
    |bin_fu_122                         |   7|   0|    7|          0|
    |first_iter_01_reg_204              |   1|   0|    1|          0|
    |first_iter_0_reg_193               |   1|   0|    1|          0|
    |i2_addr_2_read_reg_660             |  32|   0|   32|          0|
    |icmp_ln79_reg_607                  |   1|   0|    1|          0|
    |icmp_ln80_reg_611                  |   1|   0|    1|          0|
    |indvar_flatten17_fu_126            |  16|   0|   16|          0|
    |indvar_flatten_fu_118              |  10|   0|   10|          0|
    |loop_index_i_fu_110                |   8|   0|    8|          0|
    |or_ln80_2_reg_641                  |   1|   0|    1|          0|
    |or_ln80_reg_632                    |   1|   0|    1|          0|
    |p_cast_reg_646                     |   2|   0|    2|          0|
    |select_ln79_1_reg_616              |   7|   0|    7|          0|
    |sext_ln79_cast_reg_602             |  64|   0|   64|          0|
    |sext_ln80_mid2_v_reg_622           |  62|   0|   62|          0|
    |and_ln79_reg_627                   |  64|  32|    1|          0|
    |icmp_ln79_reg_607                  |  64|  32|    1|          0|
    |icmp_ln80_reg_611                  |  64|  32|    1|          0|
    |p_cast_reg_646                     |  64|  32|    2|          0|
    |select_ln79_1_reg_616              |  64|  32|    7|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 561| 160|  253|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                            conv2_Pipeline_LOAD_INPUT_BH_L|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                            conv2_Pipeline_LOAD_INPUT_BH_L|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                            conv2_Pipeline_LOAD_INPUT_BH_L|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                            conv2_Pipeline_LOAD_INPUT_BH_L|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                            conv2_Pipeline_LOAD_INPUT_BH_L|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                            conv2_Pipeline_LOAD_INPUT_BH_L|  return value|
|m_axi_i2_AWVALID                                                   |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWREADY                                                   |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWADDR                                                    |  out|   64|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWID                                                      |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWLEN                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWSIZE                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWBURST                                                   |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWLOCK                                                    |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWCACHE                                                   |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWPROT                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWQOS                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWREGION                                                  |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWUSER                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WVALID                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WREADY                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WDATA                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WSTRB                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WLAST                                                     |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WID                                                       |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WUSER                                                     |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARVALID                                                   |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARREADY                                                   |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARADDR                                                    |  out|   64|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARID                                                      |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARLEN                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARSIZE                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARBURST                                                   |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARLOCK                                                    |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARCACHE                                                   |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARPROT                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARQOS                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARREGION                                                  |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARUSER                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RVALID                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RREADY                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RDATA                                                     |   in|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RLAST                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RID                                                       |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RFIFONUM                                                  |   in|   13|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RUSER                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RRESP                                                     |   in|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BVALID                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BREADY                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BRESP                                                     |   in|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BID                                                       |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BUSER                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|input_ftmap                                                        |   in|   64|     ap_none|                                               input_ftmap|        scalar|
|sext_ln79                                                          |   in|   19|     ap_none|                                                 sext_ln79|        scalar|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0  |  out|   14|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_i_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_i_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_i_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_d0        |  out|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_i_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0  |  out|   14|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_i_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_i_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_i_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_d0        |  out|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_i_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0    |  out|   14|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_i|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0         |  out|    1|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_i|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0         |  out|    1|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_i|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_d0          |  out|   32|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_i|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

