# ASIC Design Flow

- [Front_End](https://asic4u.wordpress.com/2018/01/06/asic-design-flow-outline-part-1/)
- [Back End](https://asic4u.wordpress.com/2018/01/06/asic-design-flow-outline-part-2/)
- [Video](https://www.youtube.com/watch?v=zyq09ZqNoVE)
- [Link1](https://anysilicon.com/asic-design-flow-ultimate-guide/)
- [Link2](https://www.chipverify.com/verilog/asic-soc-chip-design-flow)
- [Link3](https://dzone.com/articles/how-does-the-asic-design-flow-cycle-works)
- [Complete Process](http://venividiwiki.ee.virginia.edu/mediawiki/images/2/22/Pt.pdf)
- [Manual with VHDL](https://www.eit.lth.se/fileadmin/eit/courses/etin01/manual_etc/dasic.pdf)
- [Book](https://github.com/gs1293/pdfs/blob/main/books/asic_design_and_synthesis.pdf)
