#ifndef JOS_DEV_IDE_H
#define JOS_DEV_IDE_H

// Command block registers
#define IDE_REG_DATA		0	// read-write

#define IDE_REG_FEATURES	1	// write-only
#define IDE_REG_ERROR		1	// read-only

#define IDE_REG_SECTOR_COUNT	2	// read-write
#define IDE_REG_LBA_LOW		3	// read-write
#define IDE_REG_SECTOR		3
#define IDE_REG_LBA_MID		4	// read-write
#define IDE_REG_CYL_LO		4
#define IDE_REG_LBA_HI		5	// read-write
#define IDE_REG_CYL_HI		5
#define IDE_REG_DEVICE		6	// read-write

#define IDE_REG_CMD		7	// write-only
#define IDE_REG_STATUS		7	// read-only

// Device register bits
#define IDE_DEV_LBA	0x40

// Device control register (write to control block register) bits
#define	IDE_CTL_LBA48	0x80
#define IDE_CTL_SRST	0x04
#define IDE_CTL_NIEN	0x02

// Error register bits
#define IDE_ERR_BBK	0x80	// bad block
#define IDE_ERR_CRC	0x80	// CRC error (UDMA)
#define IDE_ERR_UNC	0x40	// uncorrectable data
#define IDE_ERR_MC	0x20	// media changed
#define IDE_ERR_IDNF	0x10	// ID not found
#define IDE_ERR_MCR	0x08	// media change requested
#define IDE_ERR_ABRT	0x04	// aborted command
#define IDE_ERR_TK0NF	0x02	// track 0 not found
#define IDE_ERR_AMNF	0x01	// address mark not found

// Status bits
#define IDE_STAT_BSY	0x80
#define IDE_STAT_DRDY	0x40
#define IDE_STAT_DF	0x20
#define IDE_STAT_DRQ	0x08
#define IDE_STAT_ERR	0x01

// Command register values
#define IDE_CMD_READ		0x20
#define IDE_CMD_READ_DMA	0xc8
#define IDE_CMD_READ_DMA_EXT	0x25
#define IDE_CMD_WRITE		0x30
#define IDE_CMD_WRITE_DMA	0xca
#define IDE_CMD_WRITE_DMA_EXT	0x35
#define IDE_CMD_FLUSH_CACHE	0xe7
#define IDE_CMD_IDENTIFY	0xec
#define IDE_CMD_SETFEATURES	0xef

// Feature bits
#define IDE_FEATURE_WCACHE_ENA	0x02
#define IDE_FEATURE_XFER_MODE	0x03
#define IDE_FEATURE_RLA_DIS	0x55
#define IDE_FEATURE_WCACHE_DIS	0x82
#define IDE_FEATURE_RLA_ENA	0xAA

// Transfer mode values
#define IDE_XFER_MODE_PIO	0x00
#define IDE_XFER_MODE_WDMA	0x20
#define IDE_XFER_MODE_UDMA	0x40

// Identify device structure
struct identify_device {
    uint16_t pad0[10];	    // Words 0-9
    char serial[20];	    // Words 10-19
    uint16_t pad1[3];	    // Words 20-22
    char firmware[8];	    // Words 23-26
    char model[40];	        // Words 27-46
    uint16_t pad2[13];	    // Words 47-59
    uint32_t lba_sectors;   // Words 60-61, assuming little-endian
    uint16_t pad3[24];	    // Words 62-85
    uint16_t features86;    // Word 86
    uint16_t features87;    // Word 87
    uint16_t udma_mode;	    // Word 88
    uint16_t pad4[4];	    // Words 89-92
    uint16_t hwreset;	    // Word 93
    uint16_t pad5[6];	    // Words 94-99
    uint64_t lba48_sectors; // Words 100-104, assuming little-endian
};

#define IDE_FEATURE86_LBA48	(1 << 10)
#define IDE_HWRESET_CBLID	0x2000

// Bus-master physical region descriptor
struct ide_prd {	// PRD must be 4-byte-aligned and not cross 64K
    uint32_t addr;	// buffer must be 2-byte-aligned and not cross 64K
    uint32_t count;	// bits 0:15 indicate byte count
			// bits 16:30 are reserved (zero)
			// bit 31 indicates end of PRD list
};
#define IDE_PRD_EOT	(1 << 31)

// Registers in the bus-master register set
#define IDE_BM_CMD_REG		0x00
#define	IDE_BM_STAT_REG		0x02
#define IDE_BM_PRDT_REG		0x04

// Command register bits
#define IDE_BM_CMD_WRITE	0x0c
#define IDE_BM_CMD_START	0x01

// Status register bits
#define IDE_BM_STAT_SIMPLEX	0x80
#define IDE_BM_STAT_D1_DMA	0x40
#define IDE_BM_STAT_D0_DMA	0x20
#define IDE_BM_STAT_INTR	0x04
#define IDE_BM_STAT_ERROR	0x02
#define IDE_BM_STAT_ACTIVE	0x01

#endif
