;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; adc
adc_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
adc_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
adc_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
adc_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
adc_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
adc_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
adc_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
adc_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
adc_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
adc_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
adc_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
adc_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
adc_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
adc_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
adc_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
adc_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
adc_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
adc_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
adc_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
adc_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
adc_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
adc_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
adc_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
adc_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
adc_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
adc_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
adc_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
adc_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
adc_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
adc_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
adc_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
adc_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
adc_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
adc_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
adc_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
adc_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
adc_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
adc_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
adc_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
adc_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
adc_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
adc_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
adc_cy_psoc4_sar__SAR_NUMBER EQU 0
adc_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
adc_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
adc_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
adc_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
adc_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
adc_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
adc_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
adc_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
adc_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
adc_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
adc_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
adc_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
adc_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
adc_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
adc_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
adc_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
adc_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
adc_cy_psoc4_sarmux_8__CH_0_PIN EQU 2
adc_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
adc_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
adc_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
adc_cy_psoc4_sarmux_8__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
adc_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
adc_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
adc_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
adc_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
adc_cy_psoc4_sarmux_8__VNEG0 EQU 0
adc_intClock__DIVIDER_MASK EQU 0x0000FFFF
adc_intClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
adc_intClock__ENABLE_MASK EQU 0x80000000
adc_intClock__MASK EQU 0x80000000
adc_intClock__REGISTER EQU CYREG_CLK_DIVIDER_B00
adc_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
adc_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
adc_IRQ__INTC_MASK EQU 0x4000
adc_IRQ__INTC_NUMBER EQU 14
adc_IRQ__INTC_PRIOR_MASK EQU 0xC00000
adc_IRQ__INTC_PRIOR_NUM EQU 3
adc_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
adc_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
adc_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; V036
V036__0__DM__MASK EQU 0x38
V036__0__DM__SHIFT EQU 3
V036__0__DR EQU CYREG_PRT2_DR
V036__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
V036__0__HSIOM_MASK EQU 0x000000F0
V036__0__HSIOM_SHIFT EQU 4
V036__0__INTCFG EQU CYREG_PRT2_INTCFG
V036__0__INTSTAT EQU CYREG_PRT2_INTSTAT
V036__0__MASK EQU 0x02
V036__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
V036__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
V036__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
V036__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
V036__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
V036__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
V036__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
V036__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
V036__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
V036__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
V036__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
V036__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
V036__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
V036__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
V036__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
V036__0__PC EQU CYREG_PRT2_PC
V036__0__PC2 EQU CYREG_PRT2_PC2
V036__0__PORT EQU 2
V036__0__PS EQU CYREG_PRT2_PS
V036__0__SHIFT EQU 1
V036__DR EQU CYREG_PRT2_DR
V036__INTCFG EQU CYREG_PRT2_INTCFG
V036__INTSTAT EQU CYREG_PRT2_INTSTAT
V036__MASK EQU 0x02
V036__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
V036__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
V036__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
V036__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
V036__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
V036__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
V036__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
V036__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
V036__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
V036__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
V036__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
V036__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
V036__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
V036__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
V036__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
V036__PC EQU CYREG_PRT2_PC
V036__PC2 EQU CYREG_PRT2_PC2
V036__PORT EQU 2
V036__PS EQU CYREG_PRT2_PS
V036__SHIFT EQU 1

; ezi2c
ezi2c_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
ezi2c_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
ezi2c_SCB__CTRL EQU CYREG_SCB1_CTRL
ezi2c_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
ezi2c_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
ezi2c_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
ezi2c_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
ezi2c_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
ezi2c_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
ezi2c_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
ezi2c_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
ezi2c_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
ezi2c_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
ezi2c_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
ezi2c_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
ezi2c_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
ezi2c_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
ezi2c_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
ezi2c_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
ezi2c_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
ezi2c_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
ezi2c_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
ezi2c_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
ezi2c_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
ezi2c_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
ezi2c_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
ezi2c_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
ezi2c_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
ezi2c_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
ezi2c_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
ezi2c_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
ezi2c_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
ezi2c_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
ezi2c_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
ezi2c_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
ezi2c_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
ezi2c_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
ezi2c_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
ezi2c_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
ezi2c_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
ezi2c_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
ezi2c_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
ezi2c_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
ezi2c_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
ezi2c_SCB__INTR_M EQU CYREG_SCB1_INTR_M
ezi2c_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
ezi2c_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
ezi2c_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
ezi2c_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
ezi2c_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
ezi2c_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
ezi2c_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
ezi2c_SCB__INTR_S EQU CYREG_SCB1_INTR_S
ezi2c_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
ezi2c_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
ezi2c_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
ezi2c_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
ezi2c_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
ezi2c_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
ezi2c_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
ezi2c_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
ezi2c_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
ezi2c_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
ezi2c_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
ezi2c_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
ezi2c_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
ezi2c_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
ezi2c_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
ezi2c_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
ezi2c_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
ezi2c_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
ezi2c_SCB__SS0_POSISTION EQU 0
ezi2c_SCB__SS1_POSISTION EQU 1
ezi2c_SCB__SS2_POSISTION EQU 2
ezi2c_SCB__SS3_POSISTION EQU 3
ezi2c_SCB__STATUS EQU CYREG_SCB1_STATUS
ezi2c_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
ezi2c_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
ezi2c_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
ezi2c_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
ezi2c_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
ezi2c_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
ezi2c_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
ezi2c_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
ezi2c_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ezi2c_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ezi2c_SCB_IRQ__INTC_MASK EQU 0x800
ezi2c_SCB_IRQ__INTC_NUMBER EQU 11
ezi2c_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ezi2c_SCB_IRQ__INTC_PRIOR_NUM EQU 3
ezi2c_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
ezi2c_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ezi2c_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
ezi2c_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
ezi2c_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
ezi2c_SCBCLK__ENABLE_MASK EQU 0x80000000
ezi2c_SCBCLK__MASK EQU 0x80000000
ezi2c_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00
ezi2c_scl__0__DM__MASK EQU 0x07
ezi2c_scl__0__DM__SHIFT EQU 0
ezi2c_scl__0__DR EQU CYREG_PRT3_DR
ezi2c_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ezi2c_scl__0__HSIOM_GPIO EQU 0
ezi2c_scl__0__HSIOM_I2C EQU 14
ezi2c_scl__0__HSIOM_I2C_SCL EQU 14
ezi2c_scl__0__HSIOM_MASK EQU 0x0000000F
ezi2c_scl__0__HSIOM_SHIFT EQU 0
ezi2c_scl__0__HSIOM_SPI EQU 15
ezi2c_scl__0__HSIOM_SPI_MOSI EQU 15
ezi2c_scl__0__HSIOM_UART EQU 9
ezi2c_scl__0__HSIOM_UART_RX EQU 9
ezi2c_scl__0__INTCFG EQU CYREG_PRT3_INTCFG
ezi2c_scl__0__INTSTAT EQU CYREG_PRT3_INTSTAT
ezi2c_scl__0__MASK EQU 0x01
ezi2c_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ezi2c_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ezi2c_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ezi2c_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ezi2c_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ezi2c_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ezi2c_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ezi2c_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ezi2c_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ezi2c_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ezi2c_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ezi2c_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ezi2c_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ezi2c_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ezi2c_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ezi2c_scl__0__PC EQU CYREG_PRT3_PC
ezi2c_scl__0__PC2 EQU CYREG_PRT3_PC2
ezi2c_scl__0__PORT EQU 3
ezi2c_scl__0__PS EQU CYREG_PRT3_PS
ezi2c_scl__0__SHIFT EQU 0
ezi2c_scl__DR EQU CYREG_PRT3_DR
ezi2c_scl__INTCFG EQU CYREG_PRT3_INTCFG
ezi2c_scl__INTSTAT EQU CYREG_PRT3_INTSTAT
ezi2c_scl__MASK EQU 0x01
ezi2c_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ezi2c_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ezi2c_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ezi2c_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ezi2c_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ezi2c_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ezi2c_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ezi2c_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ezi2c_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ezi2c_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ezi2c_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ezi2c_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ezi2c_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ezi2c_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ezi2c_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ezi2c_scl__PC EQU CYREG_PRT3_PC
ezi2c_scl__PC2 EQU CYREG_PRT3_PC2
ezi2c_scl__PORT EQU 3
ezi2c_scl__PS EQU CYREG_PRT3_PS
ezi2c_scl__SHIFT EQU 0
ezi2c_sda__0__DM__MASK EQU 0x38
ezi2c_sda__0__DM__SHIFT EQU 3
ezi2c_sda__0__DR EQU CYREG_PRT3_DR
ezi2c_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ezi2c_sda__0__HSIOM_GPIO EQU 0
ezi2c_sda__0__HSIOM_I2C EQU 14
ezi2c_sda__0__HSIOM_I2C_SDA EQU 14
ezi2c_sda__0__HSIOM_MASK EQU 0x000000F0
ezi2c_sda__0__HSIOM_SHIFT EQU 4
ezi2c_sda__0__HSIOM_SPI EQU 15
ezi2c_sda__0__HSIOM_SPI_MISO EQU 15
ezi2c_sda__0__HSIOM_UART EQU 9
ezi2c_sda__0__HSIOM_UART_TX EQU 9
ezi2c_sda__0__INTCFG EQU CYREG_PRT3_INTCFG
ezi2c_sda__0__INTSTAT EQU CYREG_PRT3_INTSTAT
ezi2c_sda__0__MASK EQU 0x02
ezi2c_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ezi2c_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ezi2c_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ezi2c_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ezi2c_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ezi2c_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ezi2c_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ezi2c_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ezi2c_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ezi2c_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ezi2c_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ezi2c_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ezi2c_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ezi2c_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ezi2c_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ezi2c_sda__0__PC EQU CYREG_PRT3_PC
ezi2c_sda__0__PC2 EQU CYREG_PRT3_PC2
ezi2c_sda__0__PORT EQU 3
ezi2c_sda__0__PS EQU CYREG_PRT3_PS
ezi2c_sda__0__SHIFT EQU 1
ezi2c_sda__DR EQU CYREG_PRT3_DR
ezi2c_sda__INTCFG EQU CYREG_PRT3_INTCFG
ezi2c_sda__INTSTAT EQU CYREG_PRT3_INTSTAT
ezi2c_sda__MASK EQU 0x02
ezi2c_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ezi2c_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ezi2c_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ezi2c_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ezi2c_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ezi2c_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ezi2c_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ezi2c_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ezi2c_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ezi2c_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ezi2c_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ezi2c_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ezi2c_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ezi2c_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ezi2c_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ezi2c_sda__PC EQU CYREG_PRT3_PC
ezi2c_sda__PC2 EQU CYREG_PRT3_PC2
ezi2c_sda__PORT EQU 3
ezi2c_sda__PS EQU CYREG_PRT3_PS
ezi2c_sda__SHIFT EQU 1

; REDLED
REDLED__0__DM__MASK EQU 0x1C0000
REDLED__0__DM__SHIFT EQU 18
REDLED__0__DR EQU CYREG_PRT1_DR
REDLED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
REDLED__0__HSIOM_MASK EQU 0x0F000000
REDLED__0__HSIOM_SHIFT EQU 24
REDLED__0__INTCFG EQU CYREG_PRT1_INTCFG
REDLED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
REDLED__0__MASK EQU 0x40
REDLED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
REDLED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
REDLED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
REDLED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
REDLED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
REDLED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
REDLED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
REDLED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
REDLED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
REDLED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
REDLED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
REDLED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
REDLED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
REDLED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
REDLED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
REDLED__0__PC EQU CYREG_PRT1_PC
REDLED__0__PC2 EQU CYREG_PRT1_PC2
REDLED__0__PORT EQU 1
REDLED__0__PS EQU CYREG_PRT1_PS
REDLED__0__SHIFT EQU 6
REDLED__DR EQU CYREG_PRT1_DR
REDLED__INTCFG EQU CYREG_PRT1_INTCFG
REDLED__INTSTAT EQU CYREG_PRT1_INTSTAT
REDLED__MASK EQU 0x40
REDLED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
REDLED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
REDLED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
REDLED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
REDLED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
REDLED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
REDLED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
REDLED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
REDLED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
REDLED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
REDLED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
REDLED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
REDLED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
REDLED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
REDLED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
REDLED__PC EQU CYREG_PRT1_PC
REDLED__PC2 EQU CYREG_PRT1_PC2
REDLED__PORT EQU 1
REDLED__PS EQU CYREG_PRT1_PS
REDLED__SHIFT EQU 6

; BLUELED
BLUELED__0__DM__MASK EQU 0xE00
BLUELED__0__DM__SHIFT EQU 9
BLUELED__0__DR EQU CYREG_PRT0_DR
BLUELED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BLUELED__0__HSIOM_MASK EQU 0x0000F000
BLUELED__0__HSIOM_SHIFT EQU 12
BLUELED__0__INTCFG EQU CYREG_PRT0_INTCFG
BLUELED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
BLUELED__0__MASK EQU 0x08
BLUELED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BLUELED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BLUELED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BLUELED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BLUELED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BLUELED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BLUELED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BLUELED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BLUELED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BLUELED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BLUELED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BLUELED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BLUELED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BLUELED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BLUELED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BLUELED__0__PC EQU CYREG_PRT0_PC
BLUELED__0__PC2 EQU CYREG_PRT0_PC2
BLUELED__0__PORT EQU 0
BLUELED__0__PS EQU CYREG_PRT0_PS
BLUELED__0__SHIFT EQU 3
BLUELED__DR EQU CYREG_PRT0_DR
BLUELED__INTCFG EQU CYREG_PRT0_INTCFG
BLUELED__INTSTAT EQU CYREG_PRT0_INTSTAT
BLUELED__MASK EQU 0x08
BLUELED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BLUELED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BLUELED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BLUELED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BLUELED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BLUELED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BLUELED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BLUELED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BLUELED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BLUELED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BLUELED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BLUELED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BLUELED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BLUELED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BLUELED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BLUELED__PC EQU CYREG_PRT0_PC
BLUELED__PC2 EQU CYREG_PRT0_PC2
BLUELED__PORT EQU 0
BLUELED__PS EQU CYREG_PRT0_PS
BLUELED__SHIFT EQU 3

; clockled
clockled__DIVIDER_MASK EQU 0x0000FFFF
clockled__ENABLE EQU CYREG_CLK_DIVIDER_B01
clockled__ENABLE_MASK EQU 0x80000000
clockled__MASK EQU 0x80000000
clockled__REGISTER EQU CYREG_CLK_DIVIDER_B01

; pressure
pressure__0__DM__MASK EQU 0x1C0
pressure__0__DM__SHIFT EQU 6
pressure__0__DR EQU CYREG_PRT2_DR
pressure__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pressure__0__HSIOM_MASK EQU 0x00000F00
pressure__0__HSIOM_SHIFT EQU 8
pressure__0__INTCFG EQU CYREG_PRT2_INTCFG
pressure__0__INTSTAT EQU CYREG_PRT2_INTSTAT
pressure__0__MASK EQU 0x04
pressure__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pressure__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pressure__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pressure__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pressure__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pressure__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pressure__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pressure__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pressure__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pressure__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pressure__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pressure__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pressure__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pressure__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pressure__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pressure__0__PC EQU CYREG_PRT2_PC
pressure__0__PC2 EQU CYREG_PRT2_PC2
pressure__0__PORT EQU 2
pressure__0__PS EQU CYREG_PRT2_PS
pressure__0__SHIFT EQU 2
pressure__DR EQU CYREG_PRT2_DR
pressure__INTCFG EQU CYREG_PRT2_INTCFG
pressure__INTSTAT EQU CYREG_PRT2_INTSTAT
pressure__MASK EQU 0x04
pressure__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pressure__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pressure__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pressure__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pressure__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pressure__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pressure__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pressure__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pressure__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pressure__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pressure__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pressure__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pressure__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pressure__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pressure__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pressure__PC EQU CYREG_PRT2_PC
pressure__PC2 EQU CYREG_PRT2_PC2
pressure__PORT EQU 2
pressure__PS EQU CYREG_PRT2_PS
pressure__SHIFT EQU 2

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
