v 20201216 2
C 40000 40000 0 0 0 title-B.sym
C 41300 41700 1 0 0 7404-1.sym
{
T 41900 42600 5 10 0 0 0 0 1
device=7404
T 41600 42600 5 10 1 1 0 0 1
refdes=U61
T 41900 45200 5 10 0 0 0 0 1
footprint=DIP14
T 41300 41700 5 10 0 0 0 0 1
slot=1
T 41300 41700 5 10 0 0 0 0 1
net=CS:1
}
C 39900 42100 1 0 0 input-2.sym
{
T 39900 42300 5 10 0 0 0 0 1
net=CS:1
T 40500 42800 5 10 0 0 0 0 1
device=none
T 40900 42200 5 10 1 1 0 7 1
value=CS
}
C 56100 44700 1 0 0 out-1.sym
{
T 56100 45000 5 10 0 0 0 0 1
device=OUTPUT
T 56100 45000 5 10 1 1 0 0 1
refdes=SEL00
}
C 56100 44300 1 0 0 out-1.sym
{
T 56100 44600 5 10 0 0 0 0 1
device=OUTPUT
T 56100 44600 5 10 1 1 0 0 1
refdes=SEL01
}
C 56100 43900 1 0 0 out-1.sym
{
T 56100 44200 5 10 0 0 0 0 1
device=OUTPUT
T 56100 44200 5 10 1 1 0 0 1
refdes=SEL02
}
C 56100 43500 1 0 0 out-1.sym
{
T 56100 43800 5 10 0 0 0 0 1
device=OUTPUT
T 56100 43800 5 10 1 1 0 0 1
refdes=SEL03
}
C 56100 43100 1 0 0 out-1.sym
{
T 56100 43400 5 10 0 0 0 0 1
device=OUTPUT
T 56100 43400 5 10 1 1 0 0 1
refdes=SEL04
}
C 42900 42000 1 0 0 7476-1.sym
{
T 45000 44140 5 10 0 0 0 0 1
device=7476
T 45000 43940 5 10 0 0 0 0 1
footprint=DIP16
T 44600 44200 5 10 1 1 0 6 1
refdes=U62
T 42900 42000 5 10 0 0 0 0 1
slot=1
T 42900 42000 5 10 0 0 0 0 1
net=nCS:1
T 42900 42000 5 10 0 0 0 0 1
net=Vcc:4,16,2,3
}
C 46100 42000 1 0 0 7476-1.sym
{
T 48200 44140 5 10 0 0 0 0 1
device=7476
T 48200 43940 5 10 0 0 0 0 1
footprint=DIP16
T 47800 44200 5 10 1 1 0 6 1
refdes=U62
T 46100 42000 5 10 0 0 0 0 1
slot=2
T 46100 42000 5 10 0 0 0 0 1
net=Vcc:9,12,7,8
}
C 49600 42000 1 0 0 7476-1.sym
{
T 51700 44140 5 10 0 0 0 0 1
device=7476
T 51700 43940 5 10 0 0 0 0 1
footprint=DIP16
T 51300 44200 5 10 1 1 0 6 1
refdes=U65
T 49600 42000 5 10 0 0 0 0 1
slot=1
T 49600 42000 5 10 0 0 0 0 1
net=Vcc:4,16,2,3
}
N 45500 42200 45500 46100 4
N 45500 42200 46100 42200 4
N 48100 43800 48900 43800 4
N 48900 43800 48900 42200 4
N 48900 42200 49600 42200 4
N 47400 46100 45500 46100 4
N 49700 45500 48400 45500 4
N 48400 45500 48400 43800 4
N 54100 44000 53000 44000 4
N 42400 42200 42900 42200 4
N 44900 43800 45500 43800 4
C 42400 44200 1 0 0 vcc-1.sym
C 45700 44200 1 0 0 vcc-1.sym
C 49200 44200 1 0 0 vcc-1.sym
N 42900 43800 42600 43800 4
N 42600 43400 42600 44200 4
N 42900 43400 42600 43400 4
N 45900 44200 45900 43400 4
N 45900 43400 46100 43400 4
N 46100 43800 45900 43800 4
N 49600 43400 49400 43400 4
N 49400 43400 49400 44200 4
N 49600 43800 49400 43800 4
C 53500 42400 1 0 0 gnd-1.sym
C 54200 42200 1 180 0 vcc-1.sym
N 54100 42800 53600 42800 4
N 53600 42800 53600 42700 4
N 54100 43200 54100 42800 4
N 54000 42200 54000 42400 4
N 54000 42400 54100 42400 4
N 42900 42600 42900 43400 4
N 46100 42600 46100 43400 4
N 49600 42600 49600 43400 4
C 54100 41800 1 0 0 74138-2.sym
{
T 54400 45540 5 10 0 0 0 0 1
device=74138
T 54400 45340 5 10 0 0 0 0 1
footprint=DIP16
T 55800 45200 5 10 1 1 0 6 1
refdes=U66
T 54100 41800 5 10 0 0 0 0 1
net=SEL00:15
T 54100 41800 5 10 0 0 0 0 1
net=SEL01:14
T 54100 41800 5 10 0 0 0 0 1
net=SEL02:13
T 54100 41800 5 10 0 0 0 0 1
net=SEL03:12
T 54100 41800 5 10 0 0 0 0 1
net=SEL04:11
T 54100 41800 5 10 0 0 0 0 1
net=SEL05:10
T 54100 41800 5 10 0 0 0 0 1
net=SEL06:9
T 54100 41800 5 10 0 0 0 0 1
net=SEL07:7
T 54100 41800 5 10 0 0 0 0 1
net=Vcc:6
T 54100 41800 5 10 0 0 0 0 1
net=GND:4,5
}
C 56100 42700 1 0 0 out-1.sym
{
T 56100 43000 5 10 0 0 0 0 1
device=OUTPUT
T 56100 43000 5 10 1 1 0 0 1
refdes=SEL05
}
C 56100 42300 1 0 0 out-1.sym
{
T 56100 42600 5 10 0 0 0 0 1
device=OUTPUT
T 56100 42600 5 10 1 1 0 0 1
refdes=SEL06
}
C 56100 41900 1 0 0 out-1.sym
{
T 56100 42200 5 10 0 0 0 0 1
device=OUTPUT
T 56100 42200 5 10 1 1 0 0 1
refdes=SEL07
}
N 51600 43800 51700 43800 4
N 54100 44400 52700 44400 4
N 52700 44400 52700 45700 4
N 52700 45700 51000 45700 4
N 48700 46300 53000 46300 4
N 53000 46300 53000 44800 4
C 40000 44700 1 0 0 rot3P4P-1.sym
{
T 40410 47900 5 10 0 0 0 0 1
device=Electroswitch_3P4T_Rotary_Switch
T 40410 47700 5 10 0 0 0 0 1
footprint=ROT_3P4P
T 40400 47500 5 10 0 0 0 0 1
symversion=1.0
T 41110 46100 5 10 1 1 0 0 1
refdes=S60
T 40000 44700 5 10 0 0 0 0 1
net=GND:13
T 40000 44700 5 10 0 0 0 0 1
slot=1
}
C 45200 46200 1 0 0 74148-1.sym
{
T 45500 51140 5 10 0 0 0 0 1
device=74148
T 45500 50940 5 10 0 0 0 0 1
footprint=DIP16
T 46900 50800 5 10 1 1 0 6 1
refdes=U60
T 45200 46200 5 10 0 0 0 0 1
net=Vcc:1,2,3,12,16
T 45200 46200 5 10 0 0 0 0 1
net=GND:5,8,10
}
N 47200 50400 47400 50400 4
N 47400 50400 47400 46500 4
N 47200 50000 49700 50000 4
N 49700 50000 49700 45900 4
N 47200 49600 51500 49600 4
N 51500 49600 51500 44200 4
N 41900 50000 45200 50000 4
N 43200 49000 44900 49000 4
N 45200 48000 45200 48800 4
C 45000 48100 1 90 0 resistor-1.sym
{
T 44600 48400 5 10 0 0 90 0 1
device=RESISTOR
T 44700 48300 5 10 1 1 90 0 1
refdes=R61
T 45000 48100 5 10 0 0 0 0 1
footprint=R025
}
C 44100 49700 1 180 0 resistor-1.sym
{
T 43800 49300 5 10 0 0 180 0 1
device=RESISTOR
T 43900 49400 5 10 1 1 180 0 1
refdes=R60
T 44100 49700 5 10 0 0 270 0 1
footprint=R025
}
C 43000 46700 1 90 0 resistor-1.sym
{
T 42600 47000 5 10 0 0 90 0 1
device=RESISTOR
T 43200 46900 5 10 1 1 90 0 1
refdes=R62
T 43000 46700 5 10 0 0 0 0 1
footprint=R025
}
C 44400 47900 1 90 0 vcc-1.sym
C 43100 46700 1 180 0 vcc-1.sym
C 40300 44700 1 0 0 gnd-1.sym
N 40400 45300 40400 45000 4
N 44200 50400 45200 50400 4
C 44500 49400 1 180 0 vcc-1.sym
N 44100 49600 45200 49600 4
N 44300 49600 44300 49400 4
C 42900 41000 1 0 0 out-1.sym
{
T 42900 41300 5 10 0 0 0 0 1
device=OUTPUT
T 43000 40800 5 10 1 1 0 0 1
refdes=nCS
}
N 42900 41100 42900 42200 4
C 47400 45800 1 0 0 7402-1.sym
{
T 48000 46700 5 10 0 0 0 0 1
device=7402
T 47700 46700 5 10 1 1 0 0 1
refdes=U63
T 48000 48100 5 10 0 0 0 0 1
footprint=DIP14
T 47400 45800 5 10 0 0 0 0 1
slot=1
}
C 49700 45200 1 0 0 7402-1.sym
{
T 50300 46100 5 10 0 0 0 0 1
device=7402
T 50000 46100 5 10 1 1 0 0 1
refdes=U63
T 50300 47500 5 10 0 0 0 0 1
footprint=DIP14
T 49700 45200 5 10 0 0 0 0 1
slot=2
}
C 51700 43500 1 0 0 7402-1.sym
{
T 52300 44400 5 10 0 0 0 0 1
device=7402
T 52000 44400 5 10 1 1 0 0 1
refdes=U63
T 52300 45800 5 10 0 0 0 0 1
footprint=DIP14
T 51700 43500 5 10 0 0 0 0 1
slot=3
}
C 43900 46500 1 0 0 gnd-1.sym
N 45200 46800 44000 46800 4
C 44100 50100 1 0 0 gnd-1.sym
C 53900 45400 1 0 0 74166-1.sym
{
T 54200 51140 5 10 0 0 0 0 1
device=74166
T 54200 50940 5 10 0 0 0 0 1
footprint=DIP16
T 55600 50800 5 10 1 1 0 6 1
refdes=U64
T 53900 45400 5 10 0 0 0 0 1
net=ADDRESSOUT:13
T 53900 45400 5 10 0 0 0 0 1
net=FRAME40:15
T 53900 45400 5 10 0 0 0 0 1
net=Vcc:9
T 53900 45400 5 10 0 0 0 0 1
net=SEL00:2
T 53900 45400 5 10 0 0 0 0 1
net=SEL01:3
T 53900 45400 5 10 0 0 0 0 1
net=SEL02:4
T 53900 45400 5 10 0 0 0 0 1
net=SEL03:5
T 53900 45400 5 10 0 0 0 0 1
net=SEL04:10
T 53900 45400 5 10 0 0 0 0 1
net=SEL05:11
T 53900 45400 5 10 0 0 0 0 1
net=SEL06:12
T 53900 45400 5 10 0 0 0 0 1
net=SEL07:14
}
N 53000 44800 54100 44800 4
N 51500 44200 51700 44200 4
C 56100 50300 1 0 0 out-1.sym
{
T 56100 50600 5 10 0 0 0 0 1
device=OUTPUT
T 55700 50600 5 10 1 1 0 0 1
refdes=ADDRESSOUT
}
N 55900 50400 56100 50400 4
C 53300 47100 1 0 0 in-1.sym
{
T 53300 47400 5 10 0 0 0 0 1
device=INPUT
T 52500 47100 5 10 1 1 0 0 1
refdes=FRAME40
}
C 53300 50300 1 0 0 in-1.sym
{
T 53300 50600 5 10 0 0 0 0 1
device=INPUT
T 53300 50600 5 10 1 1 0 0 1
refdes=SEL00
}
C 53300 49900 1 0 0 in-1.sym
{
T 53300 50200 5 10 0 0 0 0 1
device=INPUT
T 53300 50200 5 10 1 1 0 0 1
refdes=SEL01
}
C 53300 49500 1 0 0 in-1.sym
{
T 53300 49800 5 10 0 0 0 0 1
device=INPUT
T 53300 49800 5 10 1 1 0 0 1
refdes=SEL02
}
C 53300 49100 1 0 0 in-1.sym
{
T 53300 49400 5 10 0 0 0 0 1
device=INPUT
T 53300 49400 5 10 1 1 0 0 1
refdes=SEL03
}
C 53300 48700 1 0 0 in-1.sym
{
T 53300 49000 5 10 0 0 0 0 1
device=INPUT
T 53300 49000 5 10 1 1 0 0 1
refdes=SEL04
}
C 53300 48300 1 0 0 in-1.sym
{
T 53300 48600 5 10 0 0 0 0 1
device=INPUT
T 53300 48600 5 10 1 1 0 0 1
refdes=SEL05
}
C 53300 47900 1 0 0 in-1.sym
{
T 53300 48200 5 10 0 0 0 0 1
device=INPUT
T 53300 48200 5 10 1 1 0 0 1
refdes=SEL06
}
C 53300 47500 1 0 0 in-1.sym
{
T 53300 47800 5 10 0 0 0 0 1
device=INPUT
T 53300 47800 5 10 1 1 0 0 1
refdes=SEL07
}
C 53300 45500 1 0 0 in-1.sym
{
T 53300 45800 5 10 0 0 0 0 1
device=INPUT
T 53300 45800 5 10 1 1 0 0 1
refdes=nCK
}
C 53900 46600 1 90 0 vcc-2.sym
C 53200 46100 1 0 0 gnd-1.sym
N 53300 46400 53900 46400 4
N 53900 46000 53900 46400 4
N 45200 48100 44400 48100 4
N 43200 49600 43200 50000 4
N 41900 48800 43200 48800 4
N 43200 48800 43200 49000 4
N 44900 49000 44900 49200 4
N 44900 49200 45200 49200 4
C 40200 49500 1 0 0 connector2-1.sym
{
T 40400 50500 5 10 0 0 0 0 1
device=CONNECTOR_2
T 40200 50300 5 10 1 1 0 0 1
refdes=CONN60
T 40200 49500 5 10 0 0 0 0 1
footprint=JUMPER2
}
C 40200 48300 1 0 0 connector2-1.sym
{
T 40400 49300 5 10 0 0 0 0 1
device=CONNECTOR_2
T 40200 49100 5 10 1 1 0 0 1
refdes=CONN61
T 40200 48300 5 10 0 0 0 0 1
footprint=JUMPER2
}
C 40200 47200 1 0 0 connector2-1.sym
{
T 40400 48200 5 10 0 0 0 0 1
device=CONNECTOR_2
T 40200 48000 5 10 1 1 0 0 1
refdes=CONN62
T 40200 47200 5 10 0 0 0 0 1
footprint=JUMPER2
}
N 45200 47600 42900 47600 4
N 42900 47600 42900 47700 4
N 42900 47700 41900 47700 4
C 41900 49600 1 0 0 out-1.sym
{
T 41900 49900 5 10 0 0 0 0 1
device=OUTPUT
T 41800 49300 5 10 1 1 0 0 1
refdes=SEL2ADC
}
C 41900 48400 1 0 0 out-1.sym
{
T 41900 48700 5 10 0 0 0 0 1
device=OUTPUT
T 41800 48100 5 10 1 1 0 0 1
refdes=SEL4ADC
}
C 41900 47300 1 0 0 out-1.sym
{
T 41900 47600 5 10 0 0 0 0 1
device=OUTPUT
T 41800 47100 5 10 1 1 0 0 1
refdes=SEL8ADC
}
T 41800 47100 5 10 1 1 0 0 1
refdes=SEL8ADC
T 42000 45400 9 10 1 0 0 0 1
SEL2ADC
T 42000 45000 9 10 1 0 0 0 1
SEL4ADC
T 41800 44600 9 10 1 0 0 0 1
SEL8ADC
C 44100 44800 1 90 0 resistor-1.sym
{
T 43700 45100 5 10 0 0 90 0 1
device=RESISTOR
T 43800 45000 5 10 1 1 90 0 1
refdes=R63
T 44100 44800 5 10 1 1 0 0 1
value=1k
}
N 41700 45900 44000 45900 4
N 44000 45900 44000 45700 4
C 44200 44800 1 180 0 vcc-1.sym
C 44000 45800 1 0 0 out-1.sym
{
T 44000 46100 5 10 0 0 0 0 1
device=OUTPUT
T 44000 46100 5 10 1 1 0 0 1
refdes=SEL1ADC
}
