Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr  7 23:32:29 2020
| Host         : DESKTOP-3NJN4P8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dkong_wrapper_control_sets_placed.rpt
| Design       : dkong_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   309 |
|    Minimum number of control sets                        |   309 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   852 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   309 |
| >= 0 to < 4        |    34 |
| >= 4 to < 6        |    48 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |    71 |
| >= 10 to < 12      |    23 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |    10 |
| >= 16              |    90 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             438 |          188 |
| No           | No                    | Yes                    |              74 |           45 |
| No           | Yes                   | No                     |             539 |          231 |
| Yes          | No                    | No                     |            1333 |          425 |
| Yes          | No                    | Yes                    |             268 |          124 |
| Yes          | Yes                   | No                     |            2032 |          613 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                                                         Enable Signal                                                                                                         |                                                                                                       Set/Reset Signal                                                                                                       | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[0].srl_nx1/shift                                                                                       |                                                                                                                                                                                                                              |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift                                                                   |                                                                                                                                                                                                                              |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                |                                                                                                                                                                                                                              |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                        | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                        |                1 |              1 |
|  dkong_i/clk_wiz_0/inst/analogclk                  |                                                                                                                                                                                                                               |                                                                                                                                                                                                                              |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                             | dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                       |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |
|  dkong_i/clk_wiz_0/inst/vgaclk                     |                                                                                                                                                                                                                               | dkong_i/framedoubler_slow_0/inst/RSTC                                                                                                                                                                                        |                1 |              1 |
|  dkong_i/I2S_0/inst/AudioClock_reg_n_0             |                                                                                                                                                                                                                               |                                                                                                                                                                                                                              |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                              |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                              |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                              |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_rsplitter.ar_split_state_reg[0]                                                                              |                                                                                                                                                                                                                              |                1 |              2 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                               |                                                                                                                                                                                                                              |                1 |              2 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/gen_wsplitter.aw_split_state_reg[0]                                                                              |                                                                                                                                                                                                                              |                1 |              2 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__6_n_0                                                                      | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                   | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                          |                2 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                  | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |                1 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                  | dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                     |                3 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                         | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                |                1 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                | dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                       |                1 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                           | dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                     |                1 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                        | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                2 |              4 |
|  dkong_i/clk_wiz_0/inst/vgaclk                     |                                                                                                                                                                                                                               | dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                  |                2 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                             | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                                                  | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                        | dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                       |                1 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1_n_0                                                           | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                1 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                              |                2 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__2_n_0                                                                                          | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                              |                2 |              4 |
|  dkong_i/clk_wiz_0/inst/soundclk                   | dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[2]_2[0]                                                                                                                                 | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                2 |              4 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tile_col[3]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                              |                1 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                |                1 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                         | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                         |                1 |              4 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/m_obus_reg[addr][1]_0[0]                                                                                                                                           | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                2 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/axi_dma_0/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                       |                1 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                                        | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                               | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |
|  dkong_i/clk_wiz_0/inst/soundclk                   | dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[2]_0[1]                                                                                                                                             | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                1 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg                                                                                           | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |
|  dkong_i/clk_wiz_0/inst/soundclk                   | dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[1]_1[0]                                                                                                                                           | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                2 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                          | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |
|  dkong_i/clk_wiz_0/inst/soundclk                   | dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[2]_0[0]                                                                                                                                             | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                1 |              4 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/E[0]                                                                                                                            | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              5 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_hflip_i_1_n_0                                                                                                                                                      | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                1 |              5 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/E[0]                                                                                                                            | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              5 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                              | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                2 |              5 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                         | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                         |                3 |              5 |
|  dkong_i/clk_wiz_0/inst/coreclk                    |                                                                                                                                                                                                                               | dkong_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                  |                4 |              5 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                        | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              5 |
|  dkong_i/clk_wiz_0/inst/soundclk                   | dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/use_xtal_div.xtal_q_reg[0]_1[0]                                                                                                                                 | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                1 |              5 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/E[0]                                                                                                                                  | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                2 |              5 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                      | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                |                3 |              5 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                              | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              5 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                 | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                2 |              5 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] |                                                                                                                                                                                                                               |                                                                                                                                                                                                                              |                4 |              5 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                   | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                          |                1 |              5 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/gen_endpoint.w_cnt_reg[4]_0[0]                                                                                                        | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                2 |              5 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                      | dkong_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                2 |              5 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                     |                2 |              6 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                                                  |                                                                                                                                                                                                                              |                3 |              6 |
|  dkong_i/clk_wiz_0/inst/soundclk                   | dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/dmem_addr_q                                                                                                                                                        | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                4 |              6 |
|  dkong_i/clk_wiz_0/inst/soundclk                   | dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[0]_6[0]                                                                                                                                 | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                6 |              6 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                | dkong_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                1 |              6 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                | dkong_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                1 |              6 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                               |                                                                                                                                                                                                                              |                2 |              6 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                        |                                                                                                                                                                                                                              |                3 |              6 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuf_dout_buf[5]_i_1_n_0                                                                                                                                               | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                1 |              6 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/m_obus_reg[addr][2]_0[0]                                                                                                                                           |                                                                                                                                                                                                                              |                4 |              6 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                    | dkong_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                            |                1 |              6 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                       |                4 |              6 |
|  dkong_i/clk_wiz_0/inst/vgaclk                     | dkong_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                    | dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                            |                1 |              6 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                |                2 |              7 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_10_out                                                                                                                                     | dkong_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                               |                1 |              7 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/tstate_0                                                                                                                                                           | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                3 |              7 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/cmpblk20                                                                                                                                                                  | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                4 |              7 |
|  dkong_i/clk_wiz_0/inst/soundclk                   | dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[1]_2[0]                                                                                                                                           | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                5 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg[11]_i_1__0_n_0                                                                   |                                                                                                                                                                                                                              |                6 |              8 |
|  dkong_i/clk_wiz_0/inst/soundclk                   | dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/use_xtal_div.xtal_q_reg[1]_0[0]                                                                                                                                 | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                4 |              8 |
|  dkong_i/clk_wiz_0/inst/vgaclk                     | dkong_i/framedoubler_slow_0/inst/CEB2                                                                                                                                                                                         | dkong_i/framedoubler_slow_0/inst/RSTC                                                                                                                                                                                        |                3 |              8 |
|  dkong_i/clk_wiz_0/inst/vgaclk                     | dkong_i/framedoubler_slow_0/inst/out_g[3]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                              |                2 |              8 |
|  dkong_i/clk_wiz_0/inst/soundclk                   | dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/use_xtal_div.xtal_q_reg[0]_0[0]                                                                                                                              | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                5 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                            | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                              |                                                                                                                                                                                                                              |                2 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                                             |                                                                                                                                                                                                                              |                5 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                               | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                3 |              8 |
|  dkong_i/clk_wiz_0/inst/soundclk                   | dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/E[0]                                                                                                                                                               | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                4 |              8 |
|  dkong_i/clk_wiz_0/inst/soundclk                   |                                                                                                                                                                                                                               |                                                                                                                                                                                                                              |                2 |              8 |
|  dkong_i/clk_wiz_0/inst/soundclk                   | dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/dmem_we                                                                                                                                                            |                                                                                                                                                                                                                              |                2 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                                             |                                                                                                                                                                                                                              |                4 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                           |                                                                                                                                                                                                                              |                2 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[0]                                                                                                                                                                             | dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/r_sig[2]_i_1_n_0                                                                                                                                                            |                3 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                  | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                |                2 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                               | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                4 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/cpu_clk_rise                                                                                                                                                                         | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                4 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                      |                3 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                      |                2 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/first_last_reg_9[1]                                                                                                                                                | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                3 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/E[0]                                                                                                                                                               |                                                                                                                                                                                                                              |                1 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/first_last_reg_9[0]                                                                                                                                                | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                3 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                    |                                                                                                                                                                                                                              |                1 |              8 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/dout[7]_i_1_n_0                                                                                                                                                    | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                3 |              8 |
|  dkong_i/clk_wiz_0/inst/soundclk                   | dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/use_xtal_div.xtal_q_reg[0]_2[0]                                                                                                                                 | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                4 |              8 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/TmpAddr[15]_i_1_n_0                                                                                                                                                | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                4 |              8 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/SP[7]_i_1_n_0                                                                                                                                                      | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                3 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg[11]_i_1__1_n_0                                                |                                                                                                                                                                                                                              |                3 |              8 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/SP[15]_i_1_n_0                                                                                                                                                     | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                5 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                                                                  | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                          |                2 |              8 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/TmpAddr[7]_i_1_n_0                                                                                                                                                 | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                4 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                 | dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                       |                3 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_vflip_i_1_n_0                                                                                                                                                      | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                2 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                     |                                                                                                                                                                                                                              |                1 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                               | dkong_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                4 |              8 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/I                                                                                                                                                                  | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                2 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                        | dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                     |                2 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                          | dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                     |                1 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_vpos[7]_i_1_n_0                                                                                                                                                    | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                2 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_load_addr0                                                                                                                                                        | dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_load_addr[7]_i_1_n_0                                                                                                                                             |                3 |              8 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/ACC[7]_i_1_n_0                                                                                                                                                     | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                3 |              8 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/tstate_reg[2]_0[0]                                                                                                                                                 | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                2 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                              |                1 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                      | dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                     |                2 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                            | dkong_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[23][0]                                                                                                                              |                3 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                            | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |                3 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/uart/tx_dev/r_Tx_Data                                                                                                                                                                | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                2 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/E[0]                                                                                                                                                           | dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuf_addr[7]_i_1_n_0                                                                                                                                                  |                3 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                              |                3 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[1][7]_i_1_n_0                                                                                                                                                          | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                2 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[1][15]_i_1_n_0                                                                                                                                                         | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                4 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[0][15]_i_1_n_0                                                                                                                                                         | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                3 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[0][7]_i_1_n_0                                                                                                                                                          | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                3 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[3][7]_i_1_n_0                                                                                                                                                          | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                3 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[3][15]_i_1_n_0                                                                                                                                                         | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                5 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value                                                                                                                                                                       |                                                                                                                                                                                                                              |                3 |              8 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus[dmaster][7]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                              |                3 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                             |                                                                                                                                                                                                                              |                4 |              8 |
|  dkong_i/clk_wiz_0/inst/soundclk                   | dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/ale_q_reg_0                                                                                                                                                     |                                                                                                                                                                                                                              |                1 |              8 |
|  dkong_i/clk_wiz_0/inst/vgaclk                     | dkong_i/framedoubler_slow_0/inst/CEC                                                                                                                                                                                          | dkong_i/framedoubler_slow_0/inst/RSTC                                                                                                                                                                                        |                2 |              8 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                    | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                4 |              9 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              9 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/vid/vtiming[8]_i_1_n_0                                                                                                                                                               | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                3 |              9 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |              9 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/scratch_wr                                                                                                                                                     |                                                                                                                                                                                                                              |                3 |              9 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                 | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                4 |              9 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                                             | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              9 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/mcycle[6]_i_1_n_0                                                                                                                                                  | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                4 |              9 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                            | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              9 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                            | dkong_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                3 |             10 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                           | dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                     |                5 |             10 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                           | dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                     |                2 |             10 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                |                3 |             10 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                |                4 |             10 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                |                2 |             10 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                |                3 |             10 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                |                2 |             10 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                |                2 |             10 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                |                2 |             10 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                |                3 |             10 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/phi_reg[0]                                                                                                                                                                | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                8 |             10 |
|  dkong_i/clk_wiz_0/inst/vgaclk                     | dkong_i/framedoubler_slow_0/inst/out_hcount[9]_i_2_n_0                                                                                                                                                                        | dkong_i/framedoubler_slow_0/inst/RSTC                                                                                                                                                                                        |                3 |             10 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/IR                                                                                                                                                                 | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                5 |             10 |
|  dkong_i/clk_wiz_0/inst/vgaclk                     | dkong_i/framedoubler_slow_0/inst/out_vcount[9]_i_1_n_0                                                                                                                                                                        | dkong_i/framedoubler_slow_0/inst/RSTC                                                                                                                                                                                        |                4 |             10 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                            | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                5 |             10 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                        | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                2 |             10 |
|  dkong_i/clk_wiz_0/inst/soundclk                   | dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg_9[0]                                                                                                                                         | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                4 |             11 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/m_vector_i[1070]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                              |                5 |             11 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                         |                                                                                                                                                                                                                              |                3 |             11 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[15]_i_1_n_0                                                                                 |                                                                                                                                                                                                                              |                4 |             11 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                      |                                                                                                                                                                                                                              |                5 |             11 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/skid_buffer[1136]_i_1__1_n_0                                                                                                    |                                                                                                                                                                                                                              |                2 |             11 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/m_vector_i[1070]_i_1__0_n_0                                                                                                     |                                                                                                                                                                                                                              |                4 |             12 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                                           | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                4 |             12 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                          | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                4 |             12 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                      |                                                                                                                                                                                                                              |                4 |             12 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                5 |             12 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                   | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                6 |             12 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                          | dkong_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                               |                5 |             12 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                |                                                                                                                                                                                                                              |                5 |             12 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                         | dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                              |                5 |             12 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/skid_buffer[1136]_i_1__2_n_0                                                                                                    |                                                                                                                                                                                                                              |                4 |             12 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                |                                                                                                                                                                                                                              |                6 |             12 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                    | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |                6 |             12 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift                                                                      |                                                                                                                                                                                                                              |                4 |             13 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg[20]_i_1_n_0                                                              |                                                                                                                                                                                                                              |                5 |             13 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |                5 |             13 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                            | dkong_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                6 |             13 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt                                                                                                                                                                         | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                4 |             14 |
|  dkong_i/clk_wiz_0/inst/soundclk                   | dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/xtal3                                                                                                                                                           | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                6 |             14 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[2][0]_i_1_n_0                                                                                                                                                           | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                4 |             14 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1_n_0                                                                                                                                                          | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                6 |             14 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[1]                                                                                                                                            | dkong_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                3 |             14 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg              | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0             |                3 |             14 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[3][0]_i_1_n_0                                                                                                                                                           | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                4 |             14 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |                4 |             15 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             15 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]            | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |             15 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/gen_wsplitter.aw_split_state_reg[0]                                                                                             |                                                                                                                                                                                                                              |                4 |             16 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                          | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |                4 |             16 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/gen_rsplitter.ar_split_state_reg[0]                                                                                             |                                                                                                                                                                                                                              |                6 |             16 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                |                                                                                                                                                                                                                              |                3 |             16 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/Ap                                                                                                                                                                 | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                5 |             16 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr_0                                                                                                    |                                                                                                                                                                                                                              |                7 |             16 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/BTR_r                                                                                                                                                              | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |               13 |             16 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/PC                                                                                                                                                                 | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                4 |             16 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din[7]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                              |                6 |             16 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus[addr][15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                              |                7 |             16 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr_1                                                                                                    |                                                                                                                                                                                                                              |                7 |             16 |
|  dkong_i/clk_wiz_0/inst/soundclk                   | dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/E[0]                                                                                                                                                            | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |                3 |             16 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1136]_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                              |                5 |             16 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tilerom_buf[0][7]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                              |                4 |             16 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1136]_i_1_n_0                                                                                        |                                                                                                                                                                                                                              |                6 |             16 |
|  dkong_i/clk_wiz_0/inst/coreclk                    | dkong_i/framedoubler_slow_0/inst/in_do_write                                                                                                                                                                                  | dkong_i/framedoubler_slow_0/inst/in_ptr[15]_i_1_n_0                                                                                                                                                                          |                4 |             16 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_busack                                                                                                                                                         | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |               12 |             16 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                8 |             17 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                                                |                                                                                                                                                                                                                              |                8 |             20 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                9 |             20 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |               13 |             23 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |               10 |             24 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                    |                                                                                                                                                                                                                              |                7 |             24 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                          | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                            |                8 |             24 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                     | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |                8 |             25 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                9 |             25 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                         | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |               10 |             30 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                                                              |               12 |             32 |
|  dkong_i/I2S_0/inst/AudioClock_reg_n_0             |                                                                                                                                                                                                                               | dkong_i/I2S_0/inst/Transmitter/BitCounter_Int[0]_i_1_n_0                                                                                                                                                                     |                8 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/I2S_0/inst/FIFO_0[5]_10                                                                                                                                                                                               | dkong_i/I2S_0/inst/FIFO_0[5][31]_i_1_n_0                                                                                                                                                                                     |                9 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/I2S_0/inst/FIFO_0[0][31]_i_2_n_0                                                                                                                                                                                      | dkong_i/I2S_0/inst/FIFO_0[0][31]_i_1_n_0                                                                                                                                                                                     |               10 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/I2S_0/inst/FIFO_0[1]_11                                                                                                                                                                                               | dkong_i/I2S_0/inst/FIFO_0[1][31]_i_1_n_0                                                                                                                                                                                     |               11 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/I2S_0/inst/FIFO_0[3]_8                                                                                                                                                                                                | dkong_i/I2S_0/inst/FIFO_0[3][31]_i_1_n_0                                                                                                                                                                                     |               13 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                     | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |               10 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/I2S_0/inst/FIFO_0[6]_12                                                                                                                                                                                               | dkong_i/I2S_0/inst/FIFO_0[6][31]_i_1_n_0                                                                                                                                                                                     |                6 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                 | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                  |                8 |             32 |
|  dkong_i/clk_wiz_0/inst/analogclk                  |                                                                                                                                                                                                                               | dkong_i/I2S_0/inst/Transmitter/p_0_in                                                                                                                                                                                        |                8 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/I2S_0/inst/FIFO_0[4]_13                                                                                                                                                                                               | dkong_i/I2S_0/inst/FIFO_0[4][31]_i_1_n_0                                                                                                                                                                                     |               14 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/I2S_0/inst/FIFO_0[7]_9                                                                                                                                                                                                | dkong_i/I2S_0/inst/FIFO_0[7][31]_i_1_n_0                                                                                                                                                                                     |                7 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                  | dkong_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                8 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/I2S_0/inst/FIFO_0[2]_14                                                                                                                                                                                               | dkong_i/I2S_0/inst/FIFO_0[2][31]_i_1_n_0                                                                                                                                                                                     |               13 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                              |               11 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                | dkong_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                           |               13 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/I2S_0/inst/ReadCounter                                                                                                                                                                                                |                                                                                                                                                                                                                              |                8 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                        |                                                                                                                                                                                                                              |               11 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                  | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |               10 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/I2S_0/inst/AudioData[31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                              |               24 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/I2S_0/inst/BytesInFIFO_0[31]_i_2_n_0                                                                                                                                                                                  | dkong_i/I2S_0/inst/BytesInFIFO_0[31]_i_1_n_0                                                                                                                                                                                 |                9 |             32 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/i_reg/RegsH_reg_0_7_0_1_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                              |                4 |             32 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/i_reg/RegsL_reg_0_7_0_1_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                              |                4 |             32 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/s_ready_i_reg                                                            |                                                                                                                                                                                                                              |                9 |             33 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                     |                                                                                                                                                                                                                              |                9 |             33 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                              |                                                                                                                                                                                                                              |                9 |             33 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                       |                                                                                                                                                                                                                              |                9 |             33 |
|  dkong_i/I2S_0/inst/AudioClock_reg_n_0             |                                                                                                                                                                                                                               | dkong_i/I2S_0/inst/Transmitter/p_0_in                                                                                                                                                                                        |               11 |             34 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                       |                                                                                                                                                                                                                              |                9 |             34 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |               13 |             34 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_1[0]                                                                                 |                                                                                                                                                                                                                              |                9 |             34 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                       |                                                                                                                                                                                                                              |               10 |             34 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] |                                                                                                                                                                                                                               | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |               27 |             34 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                  | dkong_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                 |                8 |             34 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                 |                                                                                                                                                                                                                              |               13 |             35 |
|  dkong_i/dkong_system_wrapper_0/inst/inst/vid/Q[1] | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_busack                                                                                                                                                         |                                                                                                                                                                                                                              |               19 |             37 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                        |                                                                                                                                                                                                                              |                5 |             39 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                           |                                                                                                                                                                                                                              |                9 |             39 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                              |                7 |             39 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                              |                                                                                                                                                                                                                              |               10 |             40 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                |                                                                                                                                                                                                                              |                9 |             40 |
|  dkong_i/clk_wiz_0/inst/soundclk                   |                                                                                                                                                                                                                               | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |               18 |             40 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                     |               18 |             41 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg              | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                           |                6 |             42 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                |               11 |             42 |
|  dkong_i/clk_wiz_0/inst/coreclk                    |                                                                                                                                                                                                                               | dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n_0                                                                                                                                                           |               19 |             43 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                         | dkong_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |               13 |             47 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                   | dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |               15 |             48 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                               |                                                                                                                                                                                                                              |               11 |             49 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                 |                                                                                                                                                                                                                              |                9 |             49 |
|  dkong_i/clk_wiz_0/inst/vgaclk                     |                                                                                                                                                                                                                               |                                                                                                                                                                                                                              |               23 |             50 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                         |                                                                                                                                                                                                                              |               10 |             54 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               | dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |               33 |             59 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                        |                                                                                                                                                                                                                              |               24 |             63 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                  |                                                                                                                                                                                                                              |               17 |             67 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                              |               15 |             67 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                          | dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                         |               16 |             73 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                           | dkong_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                          |               17 |             75 |
|  dkong_i/clk_wiz_0/inst/coreclk                    |                                                                                                                                                                                                                               |                                                                                                                                                                                                                              |               45 |            101 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                               |                                                                                                                                                                                                                              |               13 |            104 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                              |                                                                                                                                                                                                                              |               13 |            104 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                               |                                                                                                                                                                                                                              |              116 |            276 |
|  dkong_i/processing_system7_0/inst/FCLK_CLK0       | dkong_i/I2S_0/inst/BytesInFIFO_1[31]_i_2_n_0                                                                                                                                                                                  | dkong_i/I2S_0/inst/BytesInFIFO_1[31]_i_1_n_0                                                                                                                                                                                 |               66 |            288 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


