Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar  5 00:40:36 2025
| Host         : DESKTOP-M5QDJD3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fnd_controller_timing_summary_routed.rpt -pb fnd_controller_timing_summary_routed.pb -rpx fnd_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : fnd_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.091        0.000                      0                   25        0.348        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.091        0.000                      0                   25        0.348        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.212ns (24.710%)  route 3.693ns (75.290%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Clk_Divider/r_counter_reg[23]/Q
                         net (fo=2, routed)           0.690     6.248    U_Clk_Divider/r_counter[23]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.297     6.545 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.448     6.993    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.117 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.696    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.394    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.518 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.402     9.920    U_Clk_Divider/r_clk
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.044 r  U_Clk_Divider/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000    10.044    U_Clk_Divider/r_counter_0[22]
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.502    14.843    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[22]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.031    15.135    U_Clk_Divider/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.242ns (25.168%)  route 3.693ns (74.832%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Clk_Divider/r_counter_reg[23]/Q
                         net (fo=2, routed)           0.690     6.248    U_Clk_Divider/r_counter[23]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.297     6.545 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.448     6.993    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.117 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.696    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.394    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.518 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.402     9.920    U_Clk_Divider/r_clk
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.154    10.074 r  U_Clk_Divider/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000    10.074    U_Clk_Divider/r_counter_0[23]
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.502    14.843    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[23]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.075    15.179    U_Clk_Divider/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.212ns (26.844%)  route 3.303ns (73.156%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Clk_Divider/r_counter_reg[23]/Q
                         net (fo=2, routed)           0.690     6.248    U_Clk_Divider/r_counter[23]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.297     6.545 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.448     6.993    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.117 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.696    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.394    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.518 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.012     9.530    U_Clk_Divider/r_clk
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.654 r  U_Clk_Divider/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.654    U_Clk_Divider/r_counter_0[19]
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.502    14.843    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[19]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.031    15.135    U_Clk_Divider/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.212ns (26.868%)  route 3.299ns (73.132%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Clk_Divider/r_counter_reg[23]/Q
                         net (fo=2, routed)           0.690     6.248    U_Clk_Divider/r_counter[23]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.297     6.545 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.448     6.993    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.117 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.696    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.394    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.518 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.008     9.526    U_Clk_Divider/r_clk
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.650 r  U_Clk_Divider/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.650    U_Clk_Divider/r_counter_0[18]
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.502    14.843    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[18]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.029    15.133    U_Clk_Divider/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.212ns (27.139%)  route 3.254ns (72.861%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Clk_Divider/r_counter_reg[23]/Q
                         net (fo=2, routed)           0.690     6.248    U_Clk_Divider/r_counter[23]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.297     6.545 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.448     6.993    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.117 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.696    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.394    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.518 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.963     9.481    U_Clk_Divider/r_clk
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.605 r  U_Clk_Divider/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.605    U_Clk_Divider/r_counter_0[14]
    SLICE_X62Y24         FDCE                                         r  U_Clk_Divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.502    14.843    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y24         FDCE                                         r  U_Clk_Divider/r_counter_reg[14]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.029    15.097    U_Clk_Divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.212ns (27.207%)  route 3.243ns (72.793%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Clk_Divider/r_counter_reg[23]/Q
                         net (fo=2, routed)           0.690     6.248    U_Clk_Divider/r_counter[23]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.297     6.545 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.448     6.993    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.117 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.696    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.394    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.518 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.951     9.470    U_Clk_Divider/r_clk
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.594 r  U_Clk_Divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.594    U_Clk_Divider/r_counter_0[15]
    SLICE_X62Y24         FDCE                                         r  U_Clk_Divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.502    14.843    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y24         FDCE                                         r  U_Clk_Divider/r_counter_reg[15]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.031    15.099    U_Clk_Divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.238ns (27.561%)  route 3.254ns (72.439%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Clk_Divider/r_counter_reg[23]/Q
                         net (fo=2, routed)           0.690     6.248    U_Clk_Divider/r_counter[23]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.297     6.545 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.448     6.993    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.117 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.696    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.394    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.518 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.963     9.481    U_Clk_Divider/r_clk
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.150     9.631 r  U_Clk_Divider/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.631    U_Clk_Divider/r_counter_0[17]
    SLICE_X62Y24         FDCE                                         r  U_Clk_Divider/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.502    14.843    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y24         FDCE                                         r  U_Clk_Divider/r_counter_reg[17]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.075    15.143    U_Clk_Divider/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.238ns (27.630%)  route 3.243ns (72.370%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Clk_Divider/r_counter_reg[23]/Q
                         net (fo=2, routed)           0.690     6.248    U_Clk_Divider/r_counter[23]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.297     6.545 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.448     6.993    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.117 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.696    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.394    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.518 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.951     9.470    U_Clk_Divider/r_clk
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.150     9.620 r  U_Clk_Divider/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.620    U_Clk_Divider/r_counter_0[16]
    SLICE_X62Y24         FDCE                                         r  U_Clk_Divider/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.502    14.843    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y24         FDCE                                         r  U_Clk_Divider/r_counter_reg[16]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.075    15.143    U_Clk_Divider/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 1.207ns (26.763%)  route 3.303ns (73.237%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Clk_Divider/r_counter_reg[23]/Q
                         net (fo=2, routed)           0.690     6.248    U_Clk_Divider/r_counter[23]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.297     6.545 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.448     6.993    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.117 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.696    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.394    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.518 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.012     9.530    U_Clk_Divider/r_clk
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.119     9.649 r  U_Clk_Divider/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.649    U_Clk_Divider/r_counter_0[20]
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.502    14.843    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[20]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.075    15.179    U_Clk_Divider/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 U_Clk_Divider/r_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.206ns (26.770%)  route 3.299ns (73.230%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Clk_Divider/r_counter_reg[23]/Q
                         net (fo=2, routed)           0.690     6.248    U_Clk_Divider/r_counter[23]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.297     6.545 r  U_Clk_Divider/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.448     6.993    U_Clk_Divider/r_counter[23]_i_7_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.117 r  U_Clk_Divider/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.696    U_Clk_Divider/r_counter[23]_i_6_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.820 r  U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.394    U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.518 f  U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.008     9.526    U_Clk_Divider/r_clk
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.118     9.644 r  U_Clk_Divider/r_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.644    U_Clk_Divider/r_counter_0[21]
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.502    14.843    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[21]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.075    15.179    U_Clk_Divider/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  5.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.314%)  route 0.254ns (57.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y21         FDCE                                         r  U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.254     1.863    U_Clk_Divider/r_counter[0]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.908 r  U_Clk_Divider/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.908    U_Clk_Divider/r_counter_0[0]
    SLICE_X62Y21         FDCE                                         r  U_Clk_Divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.981    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y21         FDCE                                         r  U_Clk_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.092     1.560    U_Clk_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_Clk_Divider/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y21         FDCE                                         r  U_Clk_Divider/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Clk_Divider/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.062     1.671    U_Clk_Divider/r_counter[3]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.782 r  U_Clk_Divider/r_counter0_carry/O[2]
                         net (fo=1, routed)           0.161     1.943    U_Clk_Divider/data0[3]
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.108     2.051 r  U_Clk_Divider/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.051    U_Clk_Divider/r_counter_0[3]
    SLICE_X62Y21         FDCE                                         r  U_Clk_Divider/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.981    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y21         FDCE                                         r  U_Clk_Divider/r_counter_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.092     1.560    U_Clk_Divider/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_Clk_Divider/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y22         FDCE                                         r  U_Clk_Divider/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Clk_Divider/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.062     1.671    U_Clk_Divider/r_counter[7]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.782 r  U_Clk_Divider/r_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.161     1.943    U_Clk_Divider/data0[7]
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.108     2.051 r  U_Clk_Divider/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.051    U_Clk_Divider/r_counter_0[7]
    SLICE_X62Y22         FDCE                                         r  U_Clk_Divider/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.853     1.980    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y22         FDCE                                         r  U_Clk_Divider/r_counter_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.092     1.560    U_Clk_Divider/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 U_Clk_Divider/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.582     1.465    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y24         FDCE                                         r  U_Clk_Divider/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_Clk_Divider/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.063     1.669    U_Clk_Divider/r_counter[15]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.780 r  U_Clk_Divider/r_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.161     1.941    U_Clk_Divider/data0[15]
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.108     2.049 r  U_Clk_Divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.049    U_Clk_Divider/r_counter_0[15]
    SLICE_X62Y24         FDCE                                         r  U_Clk_Divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.850     1.977    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y24         FDCE                                         r  U_Clk_Divider/r_counter_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.092     1.557    U_Clk_Divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 U_Clk_Divider/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.582     1.465    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_Clk_Divider/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.063     1.669    U_Clk_Divider/r_counter[19]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.780 r  U_Clk_Divider/r_counter0_carry__3/O[2]
                         net (fo=1, routed)           0.161     1.941    U_Clk_Divider/data0[19]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.108     2.049 r  U_Clk_Divider/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.049    U_Clk_Divider/r_counter_0[19]
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.850     1.977    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[19]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDCE (Hold_fdce_C_D)         0.092     1.557    U_Clk_Divider/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 U_Clk_Divider/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.360ns (57.869%)  route 0.262ns (42.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.583     1.466    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y23         FDCE                                         r  U_Clk_Divider/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_Clk_Divider/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.062     1.669    U_Clk_Divider/r_counter[11]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.780 r  U_Clk_Divider/r_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.200     1.980    U_Clk_Divider/data0[11]
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.108     2.088 r  U_Clk_Divider/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.088    U_Clk_Divider/r_counter_0[11]
    SLICE_X62Y23         FDCE                                         r  U_Clk_Divider/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.851     1.978    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y23         FDCE                                         r  U_Clk_Divider/r_counter_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDCE (Hold_fdce_C_D)         0.092     1.558    U_Clk_Divider/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 U_Clk_Divider/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.358ns (56.427%)  route 0.276ns (43.573%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.582     1.465    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_Clk_Divider/r_counter_reg[22]/Q
                         net (fo=2, routed)           0.120     1.726    U_Clk_Divider/r_counter[22]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.836 r  U_Clk_Divider/r_counter0_carry__4/O[1]
                         net (fo=1, routed)           0.157     1.993    U_Clk_Divider/data0[22]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.107     2.100 r  U_Clk_Divider/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     2.100    U_Clk_Divider/r_counter_0[22]
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.850     1.977    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y25         FDCE                                         r  U_Clk_Divider/r_counter_reg[22]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDCE (Hold_fdce_C_D)         0.092     1.557    U_Clk_Divider/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 U_Clk_Divider/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.363ns (55.096%)  route 0.296ns (44.904%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y22         FDCE                                         r  U_Clk_Divider/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Clk_Divider/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.065     1.674    U_Clk_Divider/r_counter[5]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.789 r  U_Clk_Divider/r_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.231     2.020    U_Clk_Divider/data0[5]
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.107     2.127 r  U_Clk_Divider/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.127    U_Clk_Divider/r_counter_0[5]
    SLICE_X62Y22         FDCE                                         r  U_Clk_Divider/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.853     1.980    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y22         FDCE                                         r  U_Clk_Divider/r_counter_reg[5]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.092     1.560    U_Clk_Divider/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 U_Clk_Divider/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y21         FDCE                                         r  U_Clk_Divider/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Clk_Divider/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.062     1.671    U_Clk_Divider/r_counter[3]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.815 r  U_Clk_Divider/r_counter0_carry/O[3]
                         net (fo=1, routed)           0.226     2.041    U_Clk_Divider/data0[4]
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.108     2.149 r  U_Clk_Divider/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.149    U_Clk_Divider/r_counter_0[4]
    SLICE_X62Y21         FDCE                                         r  U_Clk_Divider/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.981    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y21         FDCE                                         r  U_Clk_Divider/r_counter_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.107     1.575    U_Clk_Divider/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 U_Clk_Divider/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_Divider/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y22         FDCE                                         r  U_Clk_Divider/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Clk_Divider/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.062     1.671    U_Clk_Divider/r_counter[7]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.815 r  U_Clk_Divider/r_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.226     2.041    U_Clk_Divider/data0[8]
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.108     2.149 r  U_Clk_Divider/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.149    U_Clk_Divider/r_counter_0[8]
    SLICE_X62Y22         FDCE                                         r  U_Clk_Divider/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.853     1.980    U_Clk_Divider/r_clk_reg_0
    SLICE_X62Y22         FDCE                                         r  U_Clk_Divider/r_counter_reg[8]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.107     1.575    U_Clk_Divider/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.574    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y25   U_Clk_Divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   U_Clk_Divider/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   U_Clk_Divider/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   U_Clk_Divider/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   U_Clk_Divider/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   U_Clk_Divider/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   U_Clk_Divider/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   U_Clk_Divider/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   U_Clk_Divider/r_counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_Clk_Divider/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_Clk_Divider/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_Clk_Divider/r_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_Clk_Divider/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_Clk_Divider/r_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_Clk_Divider/r_counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_Clk_Divider/r_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_Clk_Divider/r_counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   U_Clk_Divider/r_counter_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   U_Clk_Divider/r_counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   U_Clk_Divider/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   U_Clk_Divider/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_Clk_Divider/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_Clk_Divider/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_Clk_Divider/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_Clk_Divider/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_Clk_Divider/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_Clk_Divider/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_Clk_Divider/r_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_Clk_Divider/r_counter_reg[17]/C



