//! A specialized executor for our RISC-V assembly that can speedup witgen and
//! help with making partition decisions.
//!
//! WARNING: the general witness generation/execution code over the polynomial
//! constraints try to ensure the determinism of the instructions. If we bypass
//! much of witness generation using the present module, we lose the
//! non-determinism verification.
//!
//! TODO: perform determinism verification for each instruction independently
//! from execution.

use std::{
    collections::{BTreeMap, HashMap},
    fmt::{self, Display, Formatter},
    io,
    marker::PhantomData,
};

use builder::TraceBuilder;

use itertools::Itertools;
use powdr_ast::{
    asm_analysis::{AnalysisASMFile, CallableSymbol, FunctionStatement, LabelStatement, Machine},
    parsed::{
        asm::{parse_absolute_path, DebugDirective},
        BinaryOperation, Expression, FunctionCall, Number, UnaryOperation,
    },
};
use powdr_number::{FieldElement, LargeInt};

pub mod poseidon_bb;

use crate::profiler::{Profiler, ProfilerOptions};
use crate::{Callback, ExecMode, ExecutionTrace, MemoryState, RegisterMemoryState, PC_INITIAL_VAL};

#[derive(Debug, Clone, Copy, PartialEq, Eq)]
struct Elem(u32);

impl Elem {
    pub fn from_fe<F: FieldElement>(f: &F) -> Self {
        Self(f.to_integer().try_into_u32().unwrap())
    }

    pub fn from_limbs(hi: &Elem, lo: &Elem) -> Self {
        assert!(hi.0 <= 0xffff);
        assert!(lo.0 <= 0xffff);
        Self((hi.0 << 16) | lo.0)
    }

    /// Interprets the value of self as a field element, if the value is smaller than the modulus
    pub fn try_into_fe<F: FieldElement>(self) -> Option<F> {
        // TODO: avoid converting the modulus all the time
        if self.0 as u64 >= F::modulus().try_into_u64().unwrap() {
            return None;
        }
        Some(self.0.into())
    }

    fn u(&self) -> u32 {
        self.0
    }

    fn s(&self) -> i32 {
        self.0 as i32
    }

    fn is_zero(&self) -> bool {
        self.0 == 0
    }

    fn add(&self, other: &Self) -> Self {
        Self(self.0.wrapping_add(other.0))
    }

    fn sub(&self, other: &Self) -> Self {
        Self(self.0.wrapping_sub(other.0))
    }

    fn mul(&self, other: &Self) -> (Self, Self) {
        let r = self.u() as u64 * other.u() as u64;
        let lo = r as u32;
        let hi = (r >> 32) as u32;
        (hi.into(), lo.into())
    }
}

impl From<u32> for Elem {
    fn from(value: u32) -> Self {
        Self(value)
    }
}

impl From<i32> for Elem {
    fn from(value: i32) -> Self {
        Self(value as u32)
    }
}

impl Display for Elem {
    fn fmt(&self, f: &mut Formatter<'_>) -> fmt::Result {
        write!(f, "{}", self.0)
    }
}

#[derive(Default)]
struct RegisterMemory<F: FieldElement> {
    phantom: PhantomData<F>,
    last: HashMap<u32, Elem>,
    second_last: HashMap<u32, Elem>,
}

impl<F: FieldElement> RegisterMemory<F> {
    // TODO: this should be two FE per register
    pub fn for_bootloader(&self) -> HashMap<u32, F> {
        Default::default()
    }
}

mod builder {
    use std::{cmp, collections::HashMap};

    use powdr_ast::asm_analysis::{Machine, RegisterTy};
    use powdr_number::FieldElement;

    use crate::{
        ExecMode, ExecutionTrace, MemOperation, MemOperationKind, MemoryState, RegWrite,
        RegisterMemoryState, PC_INITIAL_VAL,
    };

    use super::{Elem, RegisterMemory};

    fn register_names(main: &Machine) -> Vec<&str> {
        main.registers
            .iter()
            .filter_map(|statement| {
                if statement.ty != RegisterTy::Assignment {
                    Some(&statement.name[..])
                } else {
                    None
                }
            })
            .collect()
    }

    pub struct TraceBuilder<'b, F: FieldElement> {
        trace: ExecutionTrace<F>,

        /// Maximum rows we can run before we stop the execution.
        max_rows: usize,

        // index of special case registers to look after:
        pc_idx: u16,

        /// The value of PC at the start of the execution of the current row.
        curr_pc: Elem,

        /// The PC in the register bank refers to the batches, we have to track our
        /// actual program counter independently.
        next_statement_line: u32,

        /// When PC is written, we need to know what line to actually execute next
        /// from this map of batch to statement line.
        batch_to_line_map: &'b [u32],

        /// Current register bank
        regs: Vec<Elem>,

        /// Current memory.
        mem: HashMap<u32, u32>,

        /// Separate register memory, last and second last.
        reg_mem: RegisterMemory<F>,

        /// The execution mode we running.
        /// Fast: do not save the register's trace and memory accesses.
        /// Trace: save everything - needed for continuations.
        mode: ExecMode,
    }

    impl<'a, 'b, F: FieldElement> TraceBuilder<'b, F> {
        /// Creates a new builder.
        ///
        /// May fail if max_rows_len is too small or if the main machine is
        /// empty. In this case, the final (empty) execution trace is returned
        /// in Err.
        #[allow(clippy::type_complexity)]
        pub fn new(
            main: &'a Machine,
            mem: MemoryState,
            batch_to_line_map: &'b [u32],
            max_rows_len: usize,
            mode: ExecMode,
        ) -> Result<Self, Box<(ExecutionTrace<F>, MemoryState, RegisterMemoryState<F>)>> {
            let reg_map = register_names(main)
                .into_iter()
                .enumerate()
                .map(|(i, name)| (name.to_string(), i as u16))
                .collect::<HashMap<String, u16>>();

            let reg_len = reg_map.len();

            // To save cache/memory bandwidth, I set the register index to be
            // u16, so panic if it doesn't fit (it obviously will fit for RISC-V).
            <usize as TryInto<u16>>::try_into(reg_len).unwrap();

            // To avoid a special case when replaying the trace, we create a
            // special write operation that sets the PC with 0 in the first row.
            let pc_idx = reg_map["pc"];
            let reg_writes = vec![RegWrite {
                row: 0,
                reg_idx: pc_idx,
                val: 0.into(),
            }];

            let mut regs = vec![0.into(); reg_len];
            regs[pc_idx as usize] = (PC_INITIAL_VAL as u32).into();

            let mut ret = Self {
                pc_idx,
                curr_pc: (PC_INITIAL_VAL as u32).into(),
                trace: ExecutionTrace {
                    reg_map,
                    reg_writes,
                    mem_ops: Vec::new(),
                    len: PC_INITIAL_VAL + 1,
                },
                next_statement_line: 1,
                batch_to_line_map,
                max_rows: max_rows_len,
                regs,
                mem,
                reg_mem: Default::default(),
                mode,
            };

            if ret.has_enough_rows() || ret.set_next_pc().is_none() {
                Err(Box::new(ret.finish()))
            } else {
                Ok(ret)
            }
        }

        /// get current value of PC
        pub(crate) fn get_pc(&self) -> Elem {
            self.curr_pc
        }

        /// get current value of register
        pub(crate) fn get_reg(&self, idx: &str) -> Elem {
            self.get_reg_idx(self.trace.reg_map[idx])
        }

        /// get current value of register by register index instead of name
        fn get_reg_idx(&self, idx: u16) -> Elem {
            if idx == self.pc_idx {
                return self.get_pc();
            }
            self.regs[idx as usize]
        }

        /// sets the PC
        pub(crate) fn set_pc(&mut self, value: Elem) {
            // updates the internal statement-based program counter accordingly:
            self.next_statement_line = self.batch_to_line_map[value.u() as usize];
            self.set_reg_idx(self.pc_idx, value);
        }

        /// set next value of register, accounting to x0 writes
        ///
        /// to set the PC, use set_pc() instead of this
        pub(crate) fn set_reg(&mut self, idx: &str, value: impl Into<Elem>) {
            self.set_reg_impl(idx, value.into())
        }

        fn set_reg_impl(&mut self, idx: &str, value: Elem) {
            let idx = self.trace.reg_map[idx];
            assert!(idx != self.pc_idx);
            self.set_reg_idx(idx, value);
        }

        /// raw set next value of register by register index instead of name
        fn set_reg_idx(&mut self, idx: u16, value: Elem) {
            // Record register write in trace.
            if let ExecMode::Trace = self.mode {
                self.trace.reg_writes.push(RegWrite {
                    row: self.trace.len,
                    reg_idx: idx,
                    val: value.try_into_fe().expect(
                        "trying to set a value in asm register larger than the field modulus",
                    ),
                });
            }

            self.regs[idx as usize] = value;
        }

        /// advance to next row, returns the index to the statement that must be
        /// executed now, or None if the execution is finished
        pub fn advance(&mut self) -> Option<u32> {
            let next_pc = self.regs[self.pc_idx as usize];
            if self.curr_pc != next_pc {
                // If we are at the limit of rows, stop the execution
                if self.has_enough_rows() {
                    return None;
                }

                self.trace.len += 1;
                self.curr_pc = next_pc;
            }

            // advance to the next statement
            let st_line = self.next_statement_line;

            // optimistically advance the internal and register PCs
            self.next_statement_line += 1;
            self.set_next_pc().and(Some(st_line))
        }

        pub(crate) fn set_mem(&mut self, addr: u32, val: u32) {
            if let ExecMode::Trace = self.mode {
                self.trace.mem_ops.push(MemOperation {
                    row: self.trace.len,
                    kind: MemOperationKind::Write,
                    address: addr,
                });
            }

            self.mem.insert(addr, val);
        }

        pub(crate) fn get_mem(&mut self, addr: u32) -> u32 {
            if let ExecMode::Trace = self.mode {
                self.trace.mem_ops.push(MemOperation {
                    row: self.trace.len,
                    kind: MemOperationKind::Read,
                    address: addr,
                });
            }

            *self.mem.get(&addr).unwrap_or(&0)
        }

        pub(crate) fn set_reg_mem(&mut self, addr: &Elem, val: Elem) {
            if !addr.is_zero() {
                self.reg_mem.last.insert(addr.u(), val);
            }
        }

        pub(crate) fn get_reg_mem(&mut self, addr: &Elem) -> Elem {
            let zero: Elem = 0u32.into();
            if addr.is_zero() {
                zero
            } else {
                *self.reg_mem.last.get(&addr.u()).unwrap_or(&zero)
            }
        }

        pub(crate) fn backup_reg_mem(&mut self) {
            self.reg_mem.second_last = self.reg_mem.last.clone();
        }

        pub fn finish(self) -> (ExecutionTrace<F>, MemoryState, RegisterMemoryState<F>) {
            (self.trace, self.mem, self.reg_mem.for_bootloader())
        }

        /// Should we stop the execution because the maximum number of rows has
        /// been reached?
        fn has_enough_rows(&self) -> bool {
            self.trace.len >= self.max_rows
        }

        /// Optimistically increment PC, but the execution might rewrite it.
        ///
        /// Only do it when running the last statement of a batch.
        fn set_next_pc(&mut self) -> Option<()> {
            let pc = self.curr_pc.u();
            let line_of_next_batch = *self.batch_to_line_map.get(pc as usize + 1)?;

            match self.next_statement_line.cmp(&line_of_next_batch) {
                cmp::Ordering::Less => (),
                cmp::Ordering::Equal => {
                    // Write it directly. We don't want to call set_reg_idx and
                    // trace the natural increment of the PC.
                    self.regs[self.pc_idx as usize] = (pc + 1).into();
                }
                cmp::Ordering::Greater => {
                    panic!(
                        "next_statement_line: {} > line_of_next_batch: {}",
                        self.next_statement_line, line_of_next_batch
                    );
                }
            };

            Some(())
        }
    }
}

pub fn get_main_machine(program: &AnalysisASMFile) -> &Machine {
    program.get_machine(&parse_absolute_path("::Main")).unwrap()
}

struct PreprocessedMain<'a> {
    /// list of all statements (batches expanded)
    statements: Vec<&'a FunctionStatement>,
    /// label to batch number
    label_map: HashMap<&'a str, Elem>,
    /// batch number to its first statement idx
    batch_to_line_map: Vec<u32>,
    /// file number to (dir,name)
    debug_files: Vec<(&'a str, &'a str)>,
    /// function label to batch number
    function_starts: BTreeMap<usize, &'a str>,
    /// .debug loc to batch number
    location_starts: BTreeMap<usize, (usize, usize)>,
}

/// Returns the list of instructions, directly indexable by PC, the map from
/// labels to indices into that list, and the list with the start of each batch.
fn preprocess_main_function(machine: &Machine) -> PreprocessedMain {
    let CallableSymbol::Function(main_function) = &machine.callable.0["main"] else {
        panic!("main function missing")
    };

    let orig_statements = &main_function.body.statements;

    let mut statements = Vec::new();
    let mut label_map = HashMap::new();
    let mut batch_to_line_map = vec![0; PC_INITIAL_VAL];
    let mut debug_files = Vec::new();
    let mut function_starts = BTreeMap::new();
    let mut location_starts = BTreeMap::new();

    for (batch_idx, batch) in orig_statements.iter_batches().enumerate() {
        batch_to_line_map.push(statements.len() as u32);
        let mut statement_seen = false;
        for s in batch.statements {
            match s {
                FunctionStatement::Assignment(_)
                | FunctionStatement::Instruction(_)
                | FunctionStatement::Return(_) => {
                    statement_seen = true;
                    statements.push(s)
                }
                FunctionStatement::DebugDirective(d) => {
                    match &d.directive {
                        DebugDirective::File(idx, dir, file) => {
                            // debug files should be densely packed starting
                            // from 1, so the idx should match vec size + 1:
                            assert_eq!(*idx, debug_files.len() + 1);
                            debug_files.push((dir.as_str(), file.as_str()));
                        }
                        DebugDirective::Loc(file, line, _) => {
                            location_starts.insert(batch_idx + PC_INITIAL_VAL, (*file, *line));
                            statements.push(s);
                        }
                        DebugDirective::OriginalInstruction(_) => {
                            // keep debug locs for debugging purposes
                            statements.push(s);
                        }
                    }
                }
                FunctionStatement::Label(LabelStatement { source: _, name }) => {
                    // assert there are no statements in the middle of a block
                    assert!(!statement_seen);
                    label_map.insert(name.as_str(), ((batch_idx + PC_INITIAL_VAL) as u32).into());
                    // TODO: would looking for "___dot_Lfunc_begin" be less hacky? would require more work to handle ecalls though...
                    if !name.contains("___dot_L") {
                        function_starts.insert(batch_idx + PC_INITIAL_VAL, name.as_str());
                    }
                }
            }
        }
    }
    assert!(statements.len() <= u32::MAX as usize);

    // add a final element to the map so the queries don't overflow:
    batch_to_line_map.push(statements.len() as u32);

    PreprocessedMain {
        statements,
        label_map,
        batch_to_line_map,
        debug_files,
        function_starts,
        location_starts,
    }
}

struct Executor<'a, 'b, F: FieldElement> {
    proc: TraceBuilder<'b, F>,
    label_map: HashMap<&'a str, Elem>,
    inputs: &'b Callback<'b, F>,
    bootloader_inputs: Vec<Elem>,
    _stdout: io::Stdout,
}

impl<'a, 'b, F: FieldElement> Executor<'a, 'b, F> {
    fn exec_instruction(&mut self, name: &str, args: &[Expression]) -> Vec<Elem> {
        let args = args
            .iter()
            .map(|expr| self.eval_expression(expr)[0])
            .collect::<Vec<_>>();

        self.proc.backup_reg_mem();

        match (name, args.as_slice()) {
            ("get_reg", [reg]) => {
                let val = self.proc.get_reg_mem(reg);

                vec![val]
            }
            ("set_reg", [wreg, hi, lo]) => {
                self.proc.set_reg_mem(wreg, Elem::from_limbs(hi, lo));

                Vec::new()
            }
            ("load_label", [wreg, label]) => {
                self.proc.set_reg_mem(wreg, *label);

                Vec::new()
            }
            ("jump", [label, wreg]) => {
                let next_pc = self.proc.get_pc().u() + 1;
                self.proc.set_reg_mem(wreg, next_pc.into());
                self.proc.set_pc(*label);

                Vec::new()
            }
            ("jump_dyn", [reg, wreg]) => {
                let next_pc = self.proc.get_pc().u() + 1;
                self.proc.set_reg_mem(wreg, next_pc.into());
                let addr = self.proc.get_reg_mem(reg);
                self.proc.set_pc(addr);

                Vec::new()
            }
            ("jump_to_bootloader_input", [idx_hi, idx_lo]) => {
                let idx = Elem::from_limbs(idx_hi, idx_lo);
                let addr = self.bootloader_inputs[idx.u() as usize];
                self.proc.set_pc(addr);

                Vec::new()
            }
            ("branch_if_diff_nonzero", [reg1, reg2, label]) => {
                let val1 = self.proc.get_reg_mem(reg1);
                let val2 = self.proc.get_reg_mem(reg2);

                let val: Elem = val1.sub(&val2);
                if !val.is_zero() {
                    self.proc.set_pc(*label);
                }

                Vec::new()
            }
            ("branch_if_diff_equal", [reg1, reg2, offset_hi, offset_lo, label]) => {
                let val1 = self.proc.get_reg_mem(reg1);
                let val2 = self.proc.get_reg_mem(reg2);
                let offset = Elem::from_limbs(offset_hi, offset_lo);

                let val: Elem = val1.sub(&val2).sub(&offset);
                if val.is_zero() {
                    self.proc.set_pc(*label);
                }

                Vec::new()
            }
            ("skip_if_equal", [reg1, reg2, offset_hi, offset_lo, skip]) => {
                let val1 = self.proc.get_reg_mem(reg1);
                let val2 = self.proc.get_reg_mem(reg2);
                let offset = Elem::from_limbs(offset_hi, offset_lo);
                let val: Elem = val1.sub(&val2).add(&offset);

                if val.is_zero() {
                    let pc = self.proc.get_pc().s();
                    self.proc.set_pc((pc + skip.s() + 1).into());
                }

                Vec::new()
            }
            ("branch_if_greater_or_equal", [reg1, reg2, label]) => {
                let val1 = self.proc.get_reg_mem(reg1);
                let val2 = self.proc.get_reg_mem(reg2);
                if val1.u() >= val2.u() {
                    self.proc.set_pc(*label);
                }

                Vec::new()
            }
            ("branch_if_greater_or_equal_signed", [reg1, reg2, label]) => {
                let val1 = self.proc.get_reg_mem(reg1);
                let val2 = self.proc.get_reg_mem(reg2);
                if val1.s() >= val2.s() {
                    self.proc.set_pc(*label);
                }

                Vec::new()
            }
            ("is_greater_or_equal", [reg1, reg2, wreg]) => {
                let val1 = self.proc.get_reg_mem(reg1);
                let val2 = self.proc.get_reg_mem(reg2);

                let r = if val1.u() >= val2.u() { 1 } else { 0 };
                self.proc.set_reg_mem(wreg, r.into());

                Vec::new()
            }
            ("is_greater_or_equal_signed", [reg1, reg2, wreg]) => {
                let val1 = self.proc.get_reg_mem(reg1);
                let val2 = self.proc.get_reg_mem(reg2);

                let r = if val1.s() >= val2.s() { 1 } else { 0 };
                self.proc.set_reg_mem(wreg, r.into());

                Vec::new()
            }
            ("affine", [reg, wreg, factor_hi, factor_lo, offset_hi, offset_lo]) => {
                let val = self.proc.get_reg_mem(reg);
                let factor = Elem::from_limbs(factor_hi, factor_lo);
                let offset = Elem::from_limbs(offset_hi, offset_lo);

                let (hi_word, lo_word) = val.mul(&factor);
                assert!(hi_word.is_zero());
                let val = lo_word.add(&offset);

                self.proc.set_reg_mem(wreg, val);

                Vec::new()
            }
            ("add_wrap", [reg1, reg2, offset_hi, offset_lo, wreg]) => {
                let val1 = self.proc.get_reg_mem(reg1);
                let val2 = self.proc.get_reg_mem(reg2);
                let offset = Elem::from_limbs(offset_hi, offset_lo);

                let val = val1.add(&val2).add(&offset);
                self.proc.set_reg_mem(wreg, val);

                Vec::new()
            }
            ("sub_wrap_with_offset", [reg1, reg2, offset_hi, offset_lo, wreg]) => {
                let val1 = self.proc.get_reg_mem(reg1);
                let val2 = self.proc.get_reg_mem(reg2);
                let offset = Elem::from_limbs(offset_hi, offset_lo);
                let val = val1.sub(&val2).add(&offset);

                self.proc.set_reg_mem(wreg, val);

                Vec::new()
            }
            ("is_equal_zero", [reg, wreg]) => {
                let val = self.proc.get_reg_mem(reg);
                let r = if val.is_zero() { 1 } else { 0 };
                self.proc.set_reg_mem(wreg, r.into());

                Vec::new()
            }
            ("is_not_equal", [reg1, reg2, wreg]) => {
                let val1 = self.proc.get_reg_mem(reg1);
                let val2 = self.proc.get_reg_mem(reg2);
                let r = if val1.u() != val2.u() { 1 } else { 0 };
                self.proc.set_reg_mem(wreg, r.into());

                Vec::new()
            }
            ("sign_extend_byte", [reg, wreg]) => {
                let val = self.proc.get_reg_mem(reg);
                let r = val.u() as i8 as u32;
                self.proc.set_reg_mem(wreg, r.into());

                Vec::new()
            }
            ("sign_extend_16_bits", [reg, wreg]) => {
                let val = self.proc.get_reg_mem(reg);
                let r = val.u() as i16 as u32;
                self.proc.set_reg_mem(wreg, r.into());

                Vec::new()
            }
            ("fail", []) => {
                // TODO: handle it better
                panic!("reached a fail instruction")
            }
            ("divremu", [reg1, reg2, wreg_div, wreg_rem]) => {
                let val1 = self.proc.get_reg_mem(reg1);
                let val2 = self.proc.get_reg_mem(reg2);

                let y = val1.u();
                let x = val2.u();
                let div;
                let rem;
                if x != 0 {
                    div = y / x;
                    rem = y % x;
                } else {
                    div = 0xffffffff;
                    rem = y;
                }

                self.proc.set_reg_mem(wreg_div, div.into());
                self.proc.set_reg_mem(wreg_rem, rem.into());

                Vec::new()
            }
            ("mul", [reg1, reg2, wreg_lo, wreg_hi]) => {
                let val1 = self.proc.get_reg_mem(reg1);
                let val2 = self.proc.get_reg_mem(reg2);

                let (hi_word, lo_word) = val1.mul(&val2);

                self.proc.set_reg_mem(wreg_lo, lo_word);
                self.proc.set_reg_mem(wreg_hi, hi_word);

                Vec::new()
            }
            ("and" | "or" | "xor", [reg1, reg2, offset_hi, offset_lo, wreg]) => {
                let val1 = self.proc.get_reg_mem(reg1);
                let val2 = self.proc.get_reg_mem(reg2);
                let offset = Elem::from_limbs(offset_hi, offset_lo);

                let val2 = val2.add(&offset);
                let r = match name {
                    "and" => val1.u() & val2.u(),
                    "or" => val1.u() | val2.u(),
                    "xor" => val1.u() ^ val2.u(),
                    _ => unreachable!(),
                };

                self.proc.set_reg_mem(wreg, r.into());

                Vec::new()
            }
            ("shl" | "shr", [reg1, reg2, offset_hi, offset_lo, wreg]) => {
                let val1 = self.proc.get_reg_mem(reg1);
                let val2 = self.proc.get_reg_mem(reg2);
                let offset = Elem::from_limbs(offset_hi, offset_lo);

                let val2: Elem = val2.add(&offset);
                assert!(val2.u() < 32, "shl with overflow");
                let r = match name {
                    "shl" => val1.u() << val2.u(),
                    "shr" => val1.u() >> val2.u(),
                    _ => unreachable!(),
                };

                self.proc.set_reg_mem(wreg, r.into());

                Vec::new()
            }
            ("mstore" | "mstore_bootloader", [reg1, reg2, offset_hi, offset_lo, reg_value]) => {
                let addr1 = self.proc.get_reg_mem(reg1);
                let addr2 = self.proc.get_reg_mem(reg2);
                let offset = Elem::from_limbs(offset_hi, offset_lo);
                let value = self.proc.get_reg_mem(reg_value);

                let addr = addr1.sub(&addr2).add(&offset);
                assert_eq!(addr.u() % 4, 0);
                self.proc.set_mem(addr.u(), value.u());

                Vec::new()
            }
            ("mload", [reg1, offset_hi, offset_lo, wreg, wreg_rem]) => {
                let addr1 = self.proc.get_reg_mem(reg1);
                let offset = Elem::from_limbs(offset_hi, offset_lo);

                let addr = addr1.add(&offset);

                let val = self.proc.get_mem(addr.u() & 0xfffffffc);
                let rem = addr.u() % 4;

                self.proc.set_reg_mem(wreg, val.into());
                self.proc.set_reg_mem(wreg_rem, rem.into());

                Vec::new()
            }
            ("load_bootloader_input", [reg, wreg, factor_hi, factor_lo, offset_hi, offset_lo]) => {
                let addr = self.proc.get_reg_mem(reg);
                let factor = Elem::from_limbs(factor_hi, factor_lo);
                let offset = Elem::from_limbs(offset_hi, offset_lo);

                let (addr_hi, addr_lo) = addr.mul(&factor);
                assert!(addr_hi.is_zero());
                let addr = addr_lo.add(&offset);
                let val = self.bootloader_inputs[addr.u() as usize];

                self.proc.set_reg_mem(wreg, val);

                Vec::new()
            }
            (
                "assert_bootloader_input",
                [reg1, reg2, factor_hi, factor_lo, offset_hi, offset_lo],
            ) => {
                let addr = self.proc.get_reg_mem(reg1);
                let val = self.proc.get_reg_mem(reg2);
                let factor = Elem::from_limbs(factor_hi, factor_lo);
                let offset = Elem::from_limbs(offset_hi, offset_lo);

                let (addr_hi, addr_lo) = addr.mul(&factor);
                assert!(addr_hi.is_zero());
                let addr = addr_lo.add(&offset);
                let actual_val = self.bootloader_inputs[addr.u() as usize];

                assert_eq!(val, actual_val);

                Vec::new()
            }
            ("poseidon_bb", [reg1, reg2]) => {
                let in_ptr = self.proc.get_reg_mem(reg1).u();
                assert_eq!(in_ptr % 4, 0);
                let out_ptr = self.proc.get_reg_mem(reg2).u();
                assert_eq!(out_ptr % 4, 0);

                // get the input from memory
                let inputs = (0..16)
                    .map(|i| self.proc.get_mem(in_ptr + i * 4))
                    .map(F::from)
                    .collect::<Vec<_>>();

                // write the result to memory
                poseidon_bb::poseidon_bb(&inputs)
                    .into_iter()
                    .enumerate()
                    .for_each(|(i, v)| {
                        self.proc.set_mem(
                            out_ptr + (i as u32 * 4),
                            v.to_integer().try_into_u32().unwrap(),
                        )
                    });

                vec![]
            }
            ("affine_256", _) => {
                todo!()
            }
            ("mod_256", _) => {
                todo!()
            }
            ("ec_add", _) => {
                todo!()
            }
            ("ec_double", _) => {
                todo!()
            }
            (instr, args) => {
                panic!("invalid instruction `{instr}` or wrong number of arguments ({})\nMake sure the program was also compiled for the {} field",
                       args.len(),
                       F::known_field().unwrap());
            }
        }
    }

    fn eval_expression(&mut self, expression: &Expression) -> Vec<Elem> {
        match expression {
            Expression::Reference(_, r) => {
                // an identifier looks like this:
                let name = r.try_to_identifier().unwrap();

                // labels share the identifier space with registers:
                // try one, then the other
                let val = self
                    .label_map
                    .get(name.as_str())
                    .cloned()
                    .unwrap_or_else(|| self.proc.get_reg(name.as_str()));
                vec![val]
            }
            Expression::PublicReference(_, _) => todo!(),
            Expression::Number(_, Number { value: n, .. }) => {
                let unsigned: u32 = n.try_into().expect("literal too large");
                vec![unsigned.into()]
            }
            Expression::String(_, _) => todo!(),
            Expression::Tuple(_, _) => todo!(),
            Expression::LambdaExpression(_, _) => todo!(),
            Expression::ArrayLiteral(_, _) => todo!(),
            Expression::BinaryOperation(
                _,
                BinaryOperation {
                    left: l,
                    op,
                    right: r,
                },
            ) => {
                let l = &self.eval_expression(l)[0];
                let r = &self.eval_expression(r)[0];

                // We're handling literal numbers in the AST if they were i32 numbers, and we handle them here with binary arithmetic.
                // TODO: i think this should be fine for handling the literals in the zkvm asm
                let result = match op {
                    powdr_ast::parsed::BinaryOperator::Add => l.add(r),
                    powdr_ast::parsed::BinaryOperator::Sub => l.sub(r),
                    powdr_ast::parsed::BinaryOperator::Mul => {
                        let (hi_word, lo_word) = l.mul(r);
                        assert!(hi_word.is_zero());
                        lo_word
                    }
                    powdr_ast::parsed::BinaryOperator::Div => {
                        let div = l.u().checked_div(r.u()).unwrap();
                        div.into()
                    }
                    powdr_ast::parsed::BinaryOperator::Mod => {
                        let rem = l.u() % r.u();
                        rem.into()
                    }
                    powdr_ast::parsed::BinaryOperator::Pow => {
                        let pow = l.u().checked_pow(r.u()).unwrap();
                        pow.into()
                    }
                    _ => todo!(),
                };

                vec![result]
            }
            Expression::UnaryOperation(_, UnaryOperation { op, expr: arg }) => {
                let arg = self.eval_expression(arg)[0].u();
                let result = match op {
                    powdr_ast::parsed::UnaryOperator::Minus => (-(arg as i32) as u32).into(),
                    powdr_ast::parsed::UnaryOperator::LogicalNot => todo!(),
                    powdr_ast::parsed::UnaryOperator::Next => unreachable!(),
                };

                vec![result]
            }
            Expression::FunctionCall(
                _,
                FunctionCall {
                    function,
                    arguments,
                },
            ) => match function.as_ref() {
                Expression::Reference(_, f) if f.to_string() == "std::prover::eval" => {
                    self.eval_expression(&arguments[0])
                }
                Expression::Reference(_, f) if f.to_string() == "std::convert::int" => {
                    // whatever. we don't need to convert anything
                    self.eval_expression(&arguments[0])
                }
                Expression::Reference(_, f) => {
                    self.exec_instruction(f.try_to_identifier().unwrap(), arguments)
                }
                _ => {
                    unimplemented!(
                        "Function call not implemented: {function}{}",
                        arguments.iter().format(", ")
                    )
                }
            },
            Expression::FreeInput(_, expr) => {
                let Expression::FunctionCall(
                    _,
                    FunctionCall {
                        function,
                        arguments,
                    },
                ) = expr.as_ref()
                else {
                    panic!("Free input does not match pattern: {expr}");
                };
                let Expression::Reference(_, f) = function.as_ref() else {
                    panic!("Free input does not match pattern: {expr}");
                };
                let variant = f
                    .to_string()
                    .strip_prefix("std::prelude::Query::")
                    .unwrap_or_else(|| panic!("Free input does not match pattern: {expr}"))
                    .to_string();
                let values = arguments
                    .iter()
                    .map(|arg| self.eval_expression(arg)[0].to_string())
                    .collect::<Vec<_>>();
                let query = format!("{variant}({})", values.join(","));
                match (self.inputs)(&query).unwrap() {
                    Some(val) => {
                        let e = Elem::from_fe(&val);
                        vec![e]
                    }
                    None => {
                        panic!("unknown query command: {query}");
                    }
                }
            }
            Expression::MatchExpression(_, _) => todo!(),
            Expression::IfExpression(_, _) => panic!(),
            Expression::BlockExpression(_, _) => panic!(),
            Expression::IndexAccess(_, _) => todo!(),
        }
    }
}

/// return true if the expression is a jump instruction
fn is_jump(e: &Expression) -> bool {
    if let Expression::FunctionCall(_, FunctionCall { function, .. }) = e {
        if let Expression::Reference(_, f) = function.as_ref() {
            return ["jump", "jump_dyn"].contains(&f.try_to_identifier().unwrap().as_str());
        }
    }
    false
}

pub fn execute_ast<F: FieldElement>(
    program: &AnalysisASMFile,
    initial_memory: MemoryState,
    inputs: &Callback<F>,
    bootloader_inputs: &[F],
    max_steps_to_execute: usize,
    mode: ExecMode,
    profiling: Option<ProfilerOptions>,
) -> (ExecutionTrace<F>, MemoryState, RegisterMemoryState<F>) {
    let main_machine = get_main_machine(program);
    let PreprocessedMain {
        statements,
        label_map,
        batch_to_line_map,
        debug_files,
        function_starts,
        location_starts,
    } = preprocess_main_function(main_machine);

    let proc = match TraceBuilder::<'_, F>::new(
        main_machine,
        initial_memory,
        &batch_to_line_map,
        max_steps_to_execute,
        mode,
    ) {
        Ok(proc) => proc,
        Err(ret) => return *ret,
    };

    // TODO: fix bootloader to see what this needs to look like
    let bootloader_inputs = bootloader_inputs.iter().map(|v| Elem::from_fe(v)).collect();

    let mut e = Executor {
        proc,
        label_map,
        inputs,
        bootloader_inputs,
        _stdout: io::stdout(),
    };

    let mut profiler =
        profiling.map(|opt| Profiler::new(opt, &debug_files[..], function_starts, location_starts));

    let mut curr_pc = 0u32;
    loop {
        let stm = statements[curr_pc as usize];

        log::trace!("l {curr_pc}: {stm}",);

        match stm {
            FunctionStatement::Assignment(a) => {
                if let Some(p) = &mut profiler {
                    p.add_instruction_cost(e.proc.get_pc().u() as usize);
                }

                let pc_before = e.proc.get_reg("pc").u() as usize;

                let results = e.eval_expression(a.rhs.as_ref());
                assert_eq!(a.lhs_with_reg.len(), results.len());

                let pc_after = e.proc.get_reg("pc").u() as usize;

                if is_jump(a.rhs.as_ref()) {
                    let pc_return = results[0].u() as usize;
                    assert_eq!(a.lhs_with_reg.len(), 1);
                    if let Some(p) = &mut profiler {
                        // in the generated powdr asm, writing to `tmp1` means the returning pc is ignored
                        if a.lhs_with_reg[0].0 == "tmp1" {
                            p.jump(pc_after);
                        } else {
                            p.jump_and_link(
                                pc_before as usize,
                                pc_after as usize,
                                pc_return as usize,
                            );
                        }
                    }
                }

                for ((dest, _), val) in a.lhs_with_reg.iter().zip(results) {
                    e.proc.set_reg(dest, val);
                }
            }
            FunctionStatement::Instruction(i) => {
                if let Some(p) = &mut profiler {
                    p.add_instruction_cost(e.proc.get_pc().u() as usize);
                }

                if ["jump", "jump_dyn"].contains(&i.instruction.as_str()) {
                    let pc_return = e.proc.get_pc().u() + 1;
                    let pc_before = e.proc.get_reg("pc").u();

                    e.exec_instruction(&i.instruction, &i.inputs);

                    let pc_after = e.proc.get_reg("pc").u();

                    let target_reg = e.eval_expression(&i.inputs[1]);
                    assert_eq!(target_reg.len(), 1);
                    let target_reg = target_reg[0].u();

                    if let Some(p) = &mut profiler {
                        // in the generated powdr asm, not writing to `x1` means the returning pc is ignored
                        if target_reg != 1 {
                            p.jump(pc_after as usize);
                        } else {
                            p.jump_and_link(
                                pc_before as usize,
                                pc_after as usize,
                                pc_return as usize,
                            );
                        }
                    }
                } else {
                    e.exec_instruction(&i.instruction, &i.inputs);
                }
            }
            FunctionStatement::Return(_) => break,
            FunctionStatement::DebugDirective(dd) => {
                match &dd.directive {
                    DebugDirective::Loc(file, line, column) => {
                        let (dir, file) = debug_files[file - 1];
                        log::trace!("Executed {dir}/{file}:{line}:{column}");
                    }
                    DebugDirective::OriginalInstruction(insn) => {
                        log::trace!("  {insn}");
                    }
                    DebugDirective::File(_, _, _) => unreachable!(),
                };
            }
            FunctionStatement::Label(_) => {
                unreachable!()
            }
        };

        curr_pc = match e.proc.advance() {
            Some(pc) => pc,
            None => break,
        };
    }

    if let Some(mut p) = profiler {
        p.finish();
    }
    e.proc.finish()
}
