// Seed: 2805568598
module module_0 (
    input uwire id_0,
    input wire id_1,
    id_8,
    input supply1 id_2,
    input tri id_3,
    output tri id_4,
    output supply1 id_5,
    output supply0 id_6
);
  id_9(
      -1
  ); id_10(
      id_9
  );
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri1 id_4
);
  always id_1.id_4 = id_3;
  assign id_1 = id_3;
  tri0 id_6;
  id_7(
      .id_0(!id_0), .id_1(-1)
  );
  assign id_2 = id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_3,
      id_6,
      id_0,
      id_1
  );
  assign id_0 = -1;
  wire id_8;
  assign id_2 = 1;
  wire id_9;
endmodule
