Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 30 10:16:43 2020
| Host         : DESKTOP-KN9PHCB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file aes_wrapper_timing_summary_routed.rpt -pb aes_wrapper_timing_summary_routed.pb -rpx aes_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : aes_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.980        0.000                      0                    7        0.199        0.000                      0                    7        3.000        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
cw_i/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cw_i/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz        7.980        0.000                      0                    7        0.199        0.000                      0                    7        4.500        0.000                       0                     9  
  clkfbout_clk_wiz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cw_i/inst/clk_in1
  To Clock:  cw_i/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cw_i/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cw_i/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  cw_i/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  cw_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cw_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cw_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cw_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cw_i/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        7.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.980ns  (required time - arrival time)
  Source:                 c_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.766ns (39.288%)  route 1.184ns (60.712%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 10.477 - 10.000 ) 
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.430     0.430    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -3.363 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.474    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.373 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           1.879     0.506    clk_deriv
    SLICE_X112Y44        FDRE                                         r  c_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.518     1.024 f  c_count_reg[0]/Q
                         net (fo=7, routed)           0.738     1.762    c_count[0]
    SLICE_X113Y44        LUT6 (Prop_lut6_I2_O)        0.124     1.886 r  bitti_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.446     2.332    bitti_OBUF_inst_i_2_n_0
    SLICE_X113Y45        LUT2 (Prop_lut2_I0_O)        0.124     2.456 r  c_count[6]_i_2/O
                         net (fo=1, routed)           0.000     2.456    p_2_in[6]
    SLICE_X113Y45        FDRE                                         r  c_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    SLICE_X113Y15        LUT1                         0.000    10.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.387    10.387    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.962 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.687    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           1.699    10.477    clk_deriv
    SLICE_X113Y45        FDRE                                         r  c_count_reg[6]/C
                         clock pessimism              0.004    10.481    
                         clock uncertainty           -0.074    10.407    
    SLICE_X113Y45        FDRE (Setup_fdre_C_D)        0.029    10.436    c_count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.436    
                         arrival time                          -2.456    
  -------------------------------------------------------------------
                         slack                                  7.980    

Slack (MET) :             8.560ns  (required time - arrival time)
  Source:                 c_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.642ns (46.707%)  route 0.733ns (53.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 10.477 - 10.000 ) 
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.430     0.430    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -3.363 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.474    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.373 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           1.879     0.506    clk_deriv
    SLICE_X112Y44        FDRE                                         r  c_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.518     1.024 r  c_count_reg[0]/Q
                         net (fo=7, routed)           0.733     1.757    c_count[0]
    SLICE_X113Y44        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  c_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.881    p_2_in[5]
    SLICE_X113Y44        FDRE                                         r  c_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    SLICE_X113Y15        LUT1                         0.000    10.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.387    10.387    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.962 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.687    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           1.699    10.477    clk_deriv
    SLICE_X113Y44        FDRE                                         r  c_count_reg[5]/C
                         clock pessimism              0.007    10.484    
                         clock uncertainty           -0.074    10.410    
    SLICE_X113Y44        FDRE (Setup_fdre_C_D)        0.031    10.441    c_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.441    
                         arrival time                          -1.881    
  -------------------------------------------------------------------
                         slack                                  8.560    

Slack (MET) :             8.601ns  (required time - arrival time)
  Source:                 c_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.642ns (45.730%)  route 0.762ns (54.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 10.477 - 10.000 ) 
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.430     0.430    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -3.363 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.474    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.373 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           1.879     0.506    clk_deriv
    SLICE_X112Y44        FDRE                                         r  c_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.518     1.024 r  c_count_reg[1]/Q
                         net (fo=6, routed)           0.762     1.786    c_count[1]
    SLICE_X112Y44        LUT3 (Prop_lut3_I0_O)        0.124     1.910 r  c_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.910    p_2_in[2]
    SLICE_X112Y44        FDRE                                         r  c_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    SLICE_X113Y15        LUT1                         0.000    10.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.387    10.387    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.962 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.687    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           1.699    10.477    clk_deriv
    SLICE_X112Y44        FDRE                                         r  c_count_reg[2]/C
                         clock pessimism              0.029    10.506    
                         clock uncertainty           -0.074    10.432    
    SLICE_X112Y44        FDRE (Setup_fdre_C_D)        0.079    10.511    c_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -1.910    
  -------------------------------------------------------------------
                         slack                                  8.601    

Slack (MET) :             8.656ns  (required time - arrival time)
  Source:                 c_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.642ns (47.541%)  route 0.708ns (52.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 10.477 - 10.000 ) 
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.430     0.430    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -3.363 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.474    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.373 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           1.879     0.506    clk_deriv
    SLICE_X112Y44        FDRE                                         r  c_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.518     1.024 r  c_count_reg[1]/Q
                         net (fo=6, routed)           0.708     1.733    c_count[1]
    SLICE_X112Y44        LUT2 (Prop_lut2_I1_O)        0.124     1.857 r  c_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.857    p_2_in[1]
    SLICE_X112Y44        FDRE                                         r  c_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    SLICE_X113Y15        LUT1                         0.000    10.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.387    10.387    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.962 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.687    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           1.699    10.477    clk_deriv
    SLICE_X112Y44        FDRE                                         r  c_count_reg[1]/C
                         clock pessimism              0.029    10.506    
                         clock uncertainty           -0.074    10.432    
    SLICE_X112Y44        FDRE (Setup_fdre_C_D)        0.081    10.513    c_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.513    
                         arrival time                          -1.857    
  -------------------------------------------------------------------
                         slack                                  8.656    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 c_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.580ns (46.549%)  route 0.666ns (53.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 10.477 - 10.000 ) 
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.430     0.430    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -3.363 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.474    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.373 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           1.879     0.506    clk_deriv
    SLICE_X113Y44        FDRE                                         r  c_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDRE (Prop_fdre_C_Q)         0.456     0.962 r  c_count_reg[4]/Q
                         net (fo=3, routed)           0.666     1.628    c_count[4]
    SLICE_X113Y44        LUT5 (Prop_lut5_I4_O)        0.124     1.752 r  c_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.752    p_2_in[4]
    SLICE_X113Y44        FDRE                                         r  c_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    SLICE_X113Y15        LUT1                         0.000    10.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.387    10.387    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.962 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.687    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           1.699    10.477    clk_deriv
    SLICE_X113Y44        FDRE                                         r  c_count_reg[4]/C
                         clock pessimism              0.029    10.506    
                         clock uncertainty           -0.074    10.432    
    SLICE_X113Y44        FDRE (Setup_fdre_C_D)        0.031    10.463    c_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.463    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.773ns  (required time - arrival time)
  Source:                 c_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.642ns (52.215%)  route 0.588ns (47.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 10.477 - 10.000 ) 
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.430     0.430    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -3.363 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.474    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.373 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           1.879     0.506    clk_deriv
    SLICE_X112Y44        FDRE                                         r  c_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.518     1.024 f  c_count_reg[0]/Q
                         net (fo=7, routed)           0.588     1.612    c_count[0]
    SLICE_X112Y44        LUT1 (Prop_lut1_I0_O)        0.124     1.736 r  c_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.736    p_2_in[0]
    SLICE_X112Y44        FDRE                                         r  c_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    SLICE_X113Y15        LUT1                         0.000    10.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.387    10.387    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.962 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.687    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           1.699    10.477    clk_deriv
    SLICE_X112Y44        FDRE                                         r  c_count_reg[0]/C
                         clock pessimism              0.029    10.506    
                         clock uncertainty           -0.074    10.432    
    SLICE_X112Y44        FDRE (Setup_fdre_C_D)        0.077    10.509    c_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                          -1.736    
  -------------------------------------------------------------------
                         slack                                  8.773    

Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 c_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.642ns (56.793%)  route 0.488ns (43.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 10.477 - 10.000 ) 
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.430     0.430    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -3.363 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.474    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.373 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           1.879     0.506    clk_deriv
    SLICE_X112Y44        FDRE                                         r  c_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.518     1.024 r  c_count_reg[1]/Q
                         net (fo=6, routed)           0.488     1.513    c_count[1]
    SLICE_X113Y44        LUT4 (Prop_lut4_I2_O)        0.124     1.637 r  c_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.637    p_2_in[3]
    SLICE_X113Y44        FDRE                                         r  c_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    SLICE_X113Y15        LUT1                         0.000    10.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.387    10.387    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.962 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.687    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           1.699    10.477    clk_deriv
    SLICE_X113Y44        FDRE                                         r  c_count_reg[3]/C
                         clock pessimism              0.007    10.484    
                         clock uncertainty           -0.074    10.410    
    SLICE_X113Y44        FDRE (Setup_fdre_C_D)        0.029    10.439    c_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -1.637    
  -------------------------------------------------------------------
                         slack                                  8.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 c_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.859%)  route 0.095ns (31.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.295ns
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.225     0.225    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.924 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.395    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.369 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           0.640     0.270    clk_deriv
    SLICE_X112Y44        FDRE                                         r  c_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.164     0.434 r  c_count_reg[2]/Q
                         net (fo=5, routed)           0.095     0.529    c_count[2]
    SLICE_X113Y44        LUT5 (Prop_lut5_I3_O)        0.045     0.574 r  c_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.574    p_2_in[4]
    SLICE_X113Y44        FDRE                                         r  c_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.246     0.246    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -1.221 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.645    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.616 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           0.911     0.295    clk_deriv
    SLICE_X113Y44        FDRE                                         r  c_count_reg[4]/C
                         clock pessimism             -0.012     0.283    
    SLICE_X113Y44        FDRE (Hold_fdre_C_D)         0.092     0.375    c_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 c_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.633%)  route 0.096ns (31.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.295ns
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.225     0.225    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.924 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.395    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.369 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           0.640     0.270    clk_deriv
    SLICE_X112Y44        FDRE                                         r  c_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.164     0.434 r  c_count_reg[2]/Q
                         net (fo=5, routed)           0.096     0.530    c_count[2]
    SLICE_X113Y44        LUT4 (Prop_lut4_I0_O)        0.045     0.575 r  c_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.575    p_2_in[3]
    SLICE_X113Y44        FDRE                                         r  c_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.246     0.246    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -1.221 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.645    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.616 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           0.911     0.295    clk_deriv
    SLICE_X113Y44        FDRE                                         r  c_count_reg[3]/C
                         clock pessimism             -0.012     0.283    
    SLICE_X113Y44        FDRE (Hold_fdre_C_D)         0.091     0.374    c_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.374    
                         arrival time                           0.575    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 c_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.684%)  route 0.104ns (33.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.295ns
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.225     0.225    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.924 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.395    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.369 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           0.640     0.270    clk_deriv
    SLICE_X112Y44        FDRE                                         r  c_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.164     0.434 r  c_count_reg[1]/Q
                         net (fo=6, routed)           0.104     0.539    c_count[1]
    SLICE_X113Y44        LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  c_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.584    p_2_in[5]
    SLICE_X113Y44        FDRE                                         r  c_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.246     0.246    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -1.221 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.645    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.616 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           0.911     0.295    clk_deriv
    SLICE_X113Y44        FDRE                                         r  c_count_reg[5]/C
                         clock pessimism             -0.012     0.283    
    SLICE_X113Y44        FDRE (Hold_fdre_C_D)         0.092     0.375    c_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 c_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.295ns
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.225     0.225    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.924 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.395    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.369 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           0.640     0.270    clk_deriv
    SLICE_X113Y45        FDRE                                         r  c_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     0.411 r  c_count_reg[6]/Q
                         net (fo=2, routed)           0.167     0.579    c_count[6]
    SLICE_X113Y45        LUT2 (Prop_lut2_I1_O)        0.045     0.624 r  c_count[6]_i_2/O
                         net (fo=1, routed)           0.000     0.624    p_2_in[6]
    SLICE_X113Y45        FDRE                                         r  c_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.246     0.246    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -1.221 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.645    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.616 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           0.911     0.295    clk_deriv
    SLICE_X113Y45        FDRE                                         r  c_count_reg[6]/C
                         clock pessimism             -0.025     0.270    
    SLICE_X113Y45        FDRE (Hold_fdre_C_D)         0.091     0.361    c_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.361    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 c_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.589%)  route 0.181ns (46.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.295ns
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.225     0.225    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.924 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.395    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.369 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           0.640     0.270    clk_deriv
    SLICE_X112Y44        FDRE                                         r  c_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.164     0.434 r  c_count_reg[0]/Q
                         net (fo=7, routed)           0.181     0.615    c_count[0]
    SLICE_X112Y44        LUT3 (Prop_lut3_I1_O)        0.045     0.660 r  c_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.660    p_2_in[2]
    SLICE_X112Y44        FDRE                                         r  c_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.246     0.246    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -1.221 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.645    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.616 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           0.911     0.295    clk_deriv
    SLICE_X112Y44        FDRE                                         r  c_count_reg[2]/C
                         clock pessimism             -0.025     0.270    
    SLICE_X112Y44        FDRE (Hold_fdre_C_D)         0.121     0.391    c_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 c_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.660%)  route 0.230ns (52.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.295ns
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.225     0.225    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.924 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.395    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.369 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           0.640     0.270    clk_deriv
    SLICE_X112Y44        FDRE                                         r  c_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.164     0.434 r  c_count_reg[0]/Q
                         net (fo=7, routed)           0.230     0.664    c_count[0]
    SLICE_X112Y44        LUT2 (Prop_lut2_I0_O)        0.045     0.709 r  c_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.709    p_2_in[1]
    SLICE_X112Y44        FDRE                                         r  c_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.246     0.246    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -1.221 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.645    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.616 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           0.911     0.295    clk_deriv
    SLICE_X112Y44        FDRE                                         r  c_count_reg[1]/C
                         clock pessimism             -0.025     0.270    
    SLICE_X112Y44        FDRE (Hold_fdre_C_D)         0.121     0.391    c_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 c_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.660%)  route 0.230ns (52.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.295ns
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.225     0.225    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.924 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.395    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.369 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           0.640     0.270    clk_deriv
    SLICE_X112Y44        FDRE                                         r  c_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.164     0.434 f  c_count_reg[0]/Q
                         net (fo=7, routed)           0.230     0.664    c_count[0]
    SLICE_X112Y44        LUT1 (Prop_lut1_I0_O)        0.045     0.709 r  c_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.709    p_2_in[0]
    SLICE_X112Y44        FDRE                                         r  c_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    SLICE_X113Y15        LUT1                         0.000     0.000 r  cw_i_i_1/O
                         net (fo=2, routed)           0.246     0.246    cw_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -1.221 r  cw_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.645    cw_i/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.616 r  cw_i/inst/clkout1_buf/O
                         net (fo=7, routed)           0.911     0.295    clk_deriv
    SLICE_X112Y44        FDRE                                         r  c_count_reg[0]/C
                         clock pessimism             -0.025     0.270    
    SLICE_X112Y44        FDRE (Hold_fdre_C_D)         0.120     0.390    c_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cw_i/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    cw_i/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  cw_i/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y44    c_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y44    c_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y44    c_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X113Y44    c_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X113Y44    c_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X113Y44    c_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X113Y45    c_count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  cw_i/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    c_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    c_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    c_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y44    c_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y44    c_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y44    c_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y45    c_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    c_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    c_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    c_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    c_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    c_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    c_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y44    c_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y44    c_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y44    c_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y45    c_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    c_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    c_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    c_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cw_i/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    cw_i/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  cw_i/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  cw_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  cw_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  cw_i/inst/mmcm_adv_inst/CLKFBOUT



