// Seed: 2179025076
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    output wire id_2,
    input tri1 id_3,
    output wire id_4,
    output wire id_5,
    output supply1 id_6
);
  assign id_4 = id_0;
  id_8(
      .id_0()
  );
  wire id_9;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  wand  id_3,
    output tri0  id_4,
    output wire  id_5,
    output wor   id_6,
    input  wor   id_7,
    input  wor   id_8,
    output wand  id_9,
    output uwire id_10,
    output wire  id_11,
    input  tri   id_12,
    input  wor   id_13
    , id_15
);
  wire id_16;
  module_0 modCall_1 (
      id_12,
      id_10,
      id_10,
      id_3,
      id_5,
      id_4,
      id_11
  );
  assign modCall_1.id_3 = 0;
endmodule
