    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LED
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LED__0__MASK EQU 0x01
LED__0__PC EQU CYREG_PRT2_PC0
LED__0__PORT EQU 2
LED__0__SHIFT EQU 0
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x01
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 0
LED__SLW EQU CYREG_PRT2_SLW

; Telit_ON
Telit_ON__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Telit_ON__0__MASK EQU 0x02
Telit_ON__0__PC EQU CYREG_IO_PC_PRT15_PC1
Telit_ON__0__PORT EQU 15
Telit_ON__0__SHIFT EQU 1
Telit_ON__AG EQU CYREG_PRT15_AG
Telit_ON__AMUX EQU CYREG_PRT15_AMUX
Telit_ON__BIE EQU CYREG_PRT15_BIE
Telit_ON__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Telit_ON__BYP EQU CYREG_PRT15_BYP
Telit_ON__CTL EQU CYREG_PRT15_CTL
Telit_ON__DM0 EQU CYREG_PRT15_DM0
Telit_ON__DM1 EQU CYREG_PRT15_DM1
Telit_ON__DM2 EQU CYREG_PRT15_DM2
Telit_ON__DR EQU CYREG_PRT15_DR
Telit_ON__INP_DIS EQU CYREG_PRT15_INP_DIS
Telit_ON__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Telit_ON__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Telit_ON__LCD_EN EQU CYREG_PRT15_LCD_EN
Telit_ON__MASK EQU 0x02
Telit_ON__PORT EQU 15
Telit_ON__PRT EQU CYREG_PRT15_PRT
Telit_ON__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Telit_ON__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Telit_ON__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Telit_ON__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Telit_ON__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Telit_ON__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Telit_ON__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Telit_ON__PS EQU CYREG_PRT15_PS
Telit_ON__SHIFT EQU 1
Telit_ON__SLW EQU CYREG_PRT15_SLW

; Telit_rx
Telit_rx__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Telit_rx__0__MASK EQU 0x80
Telit_rx__0__PC EQU CYREG_PRT3_PC7
Telit_rx__0__PORT EQU 3
Telit_rx__0__SHIFT EQU 7
Telit_rx__AG EQU CYREG_PRT3_AG
Telit_rx__AMUX EQU CYREG_PRT3_AMUX
Telit_rx__BIE EQU CYREG_PRT3_BIE
Telit_rx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Telit_rx__BYP EQU CYREG_PRT3_BYP
Telit_rx__CTL EQU CYREG_PRT3_CTL
Telit_rx__DM0 EQU CYREG_PRT3_DM0
Telit_rx__DM1 EQU CYREG_PRT3_DM1
Telit_rx__DM2 EQU CYREG_PRT3_DM2
Telit_rx__DR EQU CYREG_PRT3_DR
Telit_rx__INP_DIS EQU CYREG_PRT3_INP_DIS
Telit_rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Telit_rx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Telit_rx__LCD_EN EQU CYREG_PRT3_LCD_EN
Telit_rx__MASK EQU 0x80
Telit_rx__PORT EQU 3
Telit_rx__PRT EQU CYREG_PRT3_PRT
Telit_rx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Telit_rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Telit_rx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Telit_rx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Telit_rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Telit_rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Telit_rx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Telit_rx__PS EQU CYREG_PRT3_PS
Telit_rx__SHIFT EQU 7
Telit_rx__SLW EQU CYREG_PRT3_SLW

; Telit_tx
Telit_tx__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Telit_tx__0__MASK EQU 0x40
Telit_tx__0__PC EQU CYREG_PRT3_PC6
Telit_tx__0__PORT EQU 3
Telit_tx__0__SHIFT EQU 6
Telit_tx__AG EQU CYREG_PRT3_AG
Telit_tx__AMUX EQU CYREG_PRT3_AMUX
Telit_tx__BIE EQU CYREG_PRT3_BIE
Telit_tx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Telit_tx__BYP EQU CYREG_PRT3_BYP
Telit_tx__CTL EQU CYREG_PRT3_CTL
Telit_tx__DM0 EQU CYREG_PRT3_DM0
Telit_tx__DM1 EQU CYREG_PRT3_DM1
Telit_tx__DM2 EQU CYREG_PRT3_DM2
Telit_tx__DR EQU CYREG_PRT3_DR
Telit_tx__INP_DIS EQU CYREG_PRT3_INP_DIS
Telit_tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Telit_tx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Telit_tx__LCD_EN EQU CYREG_PRT3_LCD_EN
Telit_tx__MASK EQU 0x40
Telit_tx__PORT EQU 3
Telit_tx__PRT EQU CYREG_PRT3_PRT
Telit_tx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Telit_tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Telit_tx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Telit_tx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Telit_tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Telit_tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Telit_tx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Telit_tx__PS EQU CYREG_PRT3_PS
Telit_tx__SHIFT EQU 6
Telit_tx__SLW EQU CYREG_PRT3_SLW

; Telit_PWR
Telit_PWR__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Telit_PWR__0__MASK EQU 0x10
Telit_PWR__0__PC EQU CYREG_PRT0_PC4
Telit_PWR__0__PORT EQU 0
Telit_PWR__0__SHIFT EQU 4
Telit_PWR__AG EQU CYREG_PRT0_AG
Telit_PWR__AMUX EQU CYREG_PRT0_AMUX
Telit_PWR__BIE EQU CYREG_PRT0_BIE
Telit_PWR__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Telit_PWR__BYP EQU CYREG_PRT0_BYP
Telit_PWR__CTL EQU CYREG_PRT0_CTL
Telit_PWR__DM0 EQU CYREG_PRT0_DM0
Telit_PWR__DM1 EQU CYREG_PRT0_DM1
Telit_PWR__DM2 EQU CYREG_PRT0_DM2
Telit_PWR__DR EQU CYREG_PRT0_DR
Telit_PWR__INP_DIS EQU CYREG_PRT0_INP_DIS
Telit_PWR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Telit_PWR__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Telit_PWR__LCD_EN EQU CYREG_PRT0_LCD_EN
Telit_PWR__MASK EQU 0x10
Telit_PWR__PORT EQU 0
Telit_PWR__PRT EQU CYREG_PRT0_PRT
Telit_PWR__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Telit_PWR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Telit_PWR__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Telit_PWR__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Telit_PWR__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Telit_PWR__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Telit_PWR__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Telit_PWR__PS EQU CYREG_PRT0_PS
Telit_PWR__SHIFT EQU 4
Telit_PWR__SLW EQU CYREG_PRT0_SLW

; Telit_RST
Telit_RST__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Telit_RST__0__MASK EQU 0x01
Telit_RST__0__PC EQU CYREG_IO_PC_PRT15_PC0
Telit_RST__0__PORT EQU 15
Telit_RST__0__SHIFT EQU 0
Telit_RST__AG EQU CYREG_PRT15_AG
Telit_RST__AMUX EQU CYREG_PRT15_AMUX
Telit_RST__BIE EQU CYREG_PRT15_BIE
Telit_RST__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Telit_RST__BYP EQU CYREG_PRT15_BYP
Telit_RST__CTL EQU CYREG_PRT15_CTL
Telit_RST__DM0 EQU CYREG_PRT15_DM0
Telit_RST__DM1 EQU CYREG_PRT15_DM1
Telit_RST__DM2 EQU CYREG_PRT15_DM2
Telit_RST__DR EQU CYREG_PRT15_DR
Telit_RST__INP_DIS EQU CYREG_PRT15_INP_DIS
Telit_RST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Telit_RST__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Telit_RST__LCD_EN EQU CYREG_PRT15_LCD_EN
Telit_RST__MASK EQU 0x01
Telit_RST__PORT EQU 15
Telit_RST__PRT EQU CYREG_PRT15_PRT
Telit_RST__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Telit_RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Telit_RST__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Telit_RST__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Telit_RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Telit_RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Telit_RST__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Telit_RST__PS EQU CYREG_PRT15_PS
Telit_RST__SHIFT EQU 0
Telit_RST__SLW EQU CYREG_PRT15_SLW

; sleep_isr
sleep_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
sleep_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
sleep_isr__INTC_MASK EQU 0x02
sleep_isr__INTC_NUMBER EQU 1
sleep_isr__INTC_PRIOR_NUM EQU 7
sleep_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
sleep_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
sleep_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Telit_UART_BUART
Telit_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Telit_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Telit_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Telit_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Telit_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Telit_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Telit_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Telit_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Telit_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Telit_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Telit_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Telit_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Telit_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
Telit_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Telit_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Telit_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Telit_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
Telit_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Telit_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Telit_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
Telit_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Telit_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Telit_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Telit_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
Telit_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
Telit_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
Telit_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Telit_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Telit_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Telit_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Telit_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Telit_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Telit_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Telit_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Telit_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
Telit_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
Telit_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Telit_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
Telit_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
Telit_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Telit_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Telit_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
Telit_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
Telit_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Telit_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Telit_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Telit_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Telit_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
Telit_UART_BUART_sRX_RxSts__3__POS EQU 3
Telit_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
Telit_UART_BUART_sRX_RxSts__4__POS EQU 4
Telit_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
Telit_UART_BUART_sRX_RxSts__5__POS EQU 5
Telit_UART_BUART_sRX_RxSts__MASK EQU 0x38
Telit_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
Telit_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Telit_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB06_A0
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB06_A1
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB06_D0
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB06_D1
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB06_F0
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB06_F1
Telit_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Telit_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Telit_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Telit_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Telit_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Telit_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Telit_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Telit_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Telit_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
Telit_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
Telit_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Telit_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
Telit_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
Telit_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Telit_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Telit_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
Telit_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
Telit_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
Telit_UART_BUART_sTX_TxSts__0__POS EQU 0
Telit_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
Telit_UART_BUART_sTX_TxSts__1__POS EQU 1
Telit_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Telit_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Telit_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
Telit_UART_BUART_sTX_TxSts__2__POS EQU 2
Telit_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
Telit_UART_BUART_sTX_TxSts__3__POS EQU 3
Telit_UART_BUART_sTX_TxSts__MASK EQU 0x0F
Telit_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
Telit_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Telit_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST

; Telit_UART_IntClock
Telit_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Telit_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Telit_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Telit_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Telit_UART_IntClock__INDEX EQU 0x00
Telit_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Telit_UART_IntClock__PM_ACT_MSK EQU 0x01
Telit_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Telit_UART_IntClock__PM_STBY_MSK EQU 0x01

; Telit_isr_rx
Telit_isr_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Telit_isr_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Telit_isr_rx__INTC_MASK EQU 0x01
Telit_isr_rx__INTC_NUMBER EQU 0
Telit_isr_rx__INTC_PRIOR_NUM EQU 7
Telit_isr_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Telit_isr_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Telit_isr_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
