Analysis & Synthesis report for MIPS_PIPELINE_FPGA
Tue Sep 24 16:50:44 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod0
 16. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div1
 18. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div2
 19. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div3
 20. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div4
 21. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div5
 22. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div6
 23. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod1
 24. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod2
 25. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult0
 26. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod3
 27. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult1
 28. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod4
 29. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult2
 30. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod5
 31. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult3
 32. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod6
 33. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult4
 34. Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod7
 35. lpm_mult Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "ID_EXE:REG_ID_EXE"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 24 16:50:44 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; MIPS_PIPELINE_FPGA                          ;
; Top-level Entity Name              ; MIPS_PIPELINE_FPGA                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 16,357                                      ;
;     Total combinational functions  ; 13,841                                      ;
;     Dedicated logic registers      ; 3,051                                       ;
; Total registers                    ; 3051                                        ;
; Total pins                         ; 108                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 22                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_PIPELINE_FPGA ; MIPS_PIPELINE_FPGA ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+-----------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                          ; Library ;
+-----------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; MIPS_PIPELINE_FPGA.v                    ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v                    ;         ;
; Modulos/ALU.v                           ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ALU.v                           ;         ;
; Modulos/AND.v                           ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/AND.v                           ;         ;
; Modulos/ControleALU.v                   ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v                   ;         ;
; Modulos/Controller.v                    ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v                    ;         ;
; Modulos/Data_Memory.v                   ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Data_Memory.v                   ;         ;
; Modulos/Ext_Sinal.v                     ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Ext_Sinal.v                     ;         ;
; Modulos/LeftShift2.v                    ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/LeftShift2.v                    ;         ;
; Modulos/Memoria_instrucoes.v            ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v            ;         ;
; Modulos/MUX.v                           ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v                           ;         ;
; Modulos/PC.v                            ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/PC.v                            ;         ;
; Modulos/Registradores.v                 ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Registradores.v                 ;         ;
; Modulos/Somador.v                       ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Somador.v                       ;         ;
; Modulos/Somador4.v                      ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Somador4.v                      ;         ;
; Pipeline/Hazard_Forwarding/Harzard.v    ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Harzard.v    ;         ;
; Pipeline/Hazard_Forwarding/Forwarding.v ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v ;         ;
; Pipeline/Regs_Pipeline/EXE_MEM.v        ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/EXE_MEM.v        ;         ;
; Pipeline/Regs_Pipeline/ID_EXE.v         ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v         ;         ;
; Pipeline/Regs_Pipeline/IF_ID.v          ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/IF_ID.v          ;         ;
; Pipeline/Regs_Pipeline/MEM_WB.v         ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/MEM_WB.v         ;         ;
; Modulos/Conversor_7Seg.v                ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v                ;         ;
; Modulos/Memoria_de_exibicao.v           ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_de_exibicao.v           ;         ;
; Modulos/DivisorClk.v                    ; yes             ; Auto-Found Verilog HDL File  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/DivisorClk.v                    ;         ;
; lpm_divide.tdf                          ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                               ;         ;
; abs_divider.inc                         ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                              ;         ;
; sign_div_unsign.inc                     ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                          ;         ;
; aglobal181.inc                          ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                               ;         ;
; db/lpm_divide_3bm.tdf                   ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_3bm.tdf                   ;         ;
; db/sign_div_unsign_olh.tdf              ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_olh.tdf              ;         ;
; db/alt_u_div_47f.tdf                    ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_47f.tdf                    ;         ;
; db/add_sub_7pc.tdf                      ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/add_sub_7pc.tdf                      ;         ;
; db/add_sub_8pc.tdf                      ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/add_sub_8pc.tdf                      ;         ;
; db/lpm_divide_0jm.tdf                   ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_0jm.tdf                   ;         ;
; db/lpm_divide_3jm.tdf                   ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_3jm.tdf                   ;         ;
; db/sign_div_unsign_rlh.tdf              ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_rlh.tdf              ;         ;
; db/alt_u_div_a7f.tdf                    ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_a7f.tdf                    ;         ;
; db/lpm_divide_dkm.tdf                   ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_dkm.tdf                   ;         ;
; db/sign_div_unsign_5nh.tdf              ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_5nh.tdf              ;         ;
; db/alt_u_div_u9f.tdf                    ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_u9f.tdf                    ;         ;
; db/lpm_divide_hkm.tdf                   ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_hkm.tdf                   ;         ;
; db/sign_div_unsign_9nh.tdf              ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_9nh.tdf              ;         ;
; db/alt_u_div_6af.tdf                    ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_6af.tdf                    ;         ;
; db/lpm_divide_kkm.tdf                   ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_kkm.tdf                   ;         ;
; db/sign_div_unsign_cnh.tdf              ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_cnh.tdf              ;         ;
; db/alt_u_div_caf.tdf                    ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_caf.tdf                    ;         ;
; db/lpm_divide_ekm.tdf                   ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_ekm.tdf                   ;         ;
; db/sign_div_unsign_6nh.tdf              ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_6nh.tdf              ;         ;
; db/alt_u_div_0af.tdf                    ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_0af.tdf                    ;         ;
; db/lpm_divide_ikm.tdf                   ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_ikm.tdf                   ;         ;
; db/sign_div_unsign_anh.tdf              ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_anh.tdf              ;         ;
; db/alt_u_div_8af.tdf                    ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_8af.tdf                    ;         ;
; db/lpm_divide_6bm.tdf                   ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_6bm.tdf                   ;         ;
; db/lpm_divide_gcm.tdf                   ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_gcm.tdf                   ;         ;
; lpm_mult.tdf                            ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                 ;         ;
; lpm_add_sub.inc                         ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                              ;         ;
; multcore.inc                            ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                 ;         ;
; bypassff.inc                            ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                 ;         ;
; altshift.inc                            ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                 ;         ;
; db/mult_fft.tdf                         ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_fft.tdf                         ;         ;
; db/lpm_divide_kcm.tdf                   ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_kcm.tdf                   ;         ;
; db/mult_jgt.tdf                         ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_jgt.tdf                         ;         ;
; db/lpm_divide_ncm.tdf                   ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_ncm.tdf                   ;         ;
; db/mult_rgt.tdf                         ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_rgt.tdf                         ;         ;
; db/lpm_divide_hcm.tdf                   ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_hcm.tdf                   ;         ;
; db/mult_1ht.tdf                         ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_1ht.tdf                         ;         ;
; db/lpm_divide_lcm.tdf                   ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_lcm.tdf                   ;         ;
; db/mult_lgt.tdf                         ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_lgt.tdf                         ;         ;
; db/lpm_divide_ocm.tdf                   ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_ocm.tdf                   ;         ;
; db/sign_div_unsign_dnh.tdf              ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_dnh.tdf              ;         ;
; db/alt_u_div_eaf.tdf                    ; yes             ; Auto-Generated Megafunction  ; /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_eaf.tdf                    ;         ;
+-----------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 16,357                 ;
;                                             ;                        ;
; Total combinational functions               ; 13841                  ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 5191                   ;
;     -- 3 input functions                    ; 3411                   ;
;     -- <=2 input functions                  ; 5239                   ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 10257                  ;
;     -- arithmetic mode                      ; 3584                   ;
;                                             ;                        ;
; Total registers                             ; 3051                   ;
;     -- Dedicated logic registers            ; 3051                   ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 108                    ;
;                                             ;                        ;
; Embedded Multiplier 9-bit elements          ; 22                     ;
;                                             ;                        ;
; Maximum fan-out node                        ; DivisorClk:CLK|clk_out ;
; Maximum fan-out                             ; 2956                   ;
; Total fan-out                               ; 50105                  ;
; Average fan-out                             ; 2.92                   ;
+---------------------------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                 ; Entity Name              ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |MIPS_PIPELINE_FPGA                       ; 13841 (0)           ; 3051 (0)                  ; 0           ; 22           ; 0       ; 11        ; 108  ; 0            ; |MIPS_PIPELINE_FPGA                                                                                                                                 ; MIPS_PIPELINE_FPGA       ; work         ;
;    |ALU:ALU1|                             ; 195 (195)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|ALU:ALU1                                                                                                                        ; ALU                      ; work         ;
;    |ControleALU:ALUcontrol|               ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|ControleALU:ALUcontrol                                                                                                          ; ControleALU              ; work         ;
;    |Controller:Control|                   ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Controller:Control                                                                                                              ; Controller               ; work         ;
;    |Conversor_7Seg_Melhorado:ConvMe|      ; 10344 (1077)        ; 0 (0)                     ; 0           ; 22           ; 0       ; 11        ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe                                                                                                 ; Conversor_7Seg_Melhorado ; work         ;
;       |lpm_divide:Div0|                   ; 92 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div0                                                                                 ; lpm_divide               ; work         ;
;          |lpm_divide_0jm:auto_generated|  ; 92 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                   ; lpm_divide_0jm           ; work         ;
;             |sign_div_unsign_olh:divider| ; 92 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh      ; work         ;
;                |alt_u_div_47f:divider|    ; 92 (92)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; alt_u_div_47f            ; work         ;
;       |lpm_divide:Div1|                   ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div1                                                                                 ; lpm_divide               ; work         ;
;          |lpm_divide_3jm:auto_generated|  ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div1|lpm_divide_3jm:auto_generated                                                   ; lpm_divide_3jm           ; work         ;
;             |sign_div_unsign_rlh:divider| ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                       ; sign_div_unsign_rlh      ; work         ;
;                |alt_u_div_a7f:divider|    ; 553 (553)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider ; alt_u_div_a7f            ; work         ;
;       |lpm_divide:Div2|                   ; 681 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div2                                                                                 ; lpm_divide               ; work         ;
;          |lpm_divide_dkm:auto_generated|  ; 681 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div2|lpm_divide_dkm:auto_generated                                                   ; lpm_divide_dkm           ; work         ;
;             |sign_div_unsign_5nh:divider| ; 681 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider                       ; sign_div_unsign_5nh      ; work         ;
;                |alt_u_div_u9f:divider|    ; 681 (681)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider ; alt_u_div_u9f            ; work         ;
;       |lpm_divide:Div3|                   ; 767 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div3                                                                                 ; lpm_divide               ; work         ;
;          |lpm_divide_hkm:auto_generated|  ; 767 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div3|lpm_divide_hkm:auto_generated                                                   ; lpm_divide_hkm           ; work         ;
;             |sign_div_unsign_9nh:divider| ; 767 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div3|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh      ; work         ;
;                |alt_u_div_6af:divider|    ; 767 (767)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div3|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider ; alt_u_div_6af            ; work         ;
;       |lpm_divide:Div4|                   ; 763 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div4                                                                                 ; lpm_divide               ; work         ;
;          |lpm_divide_kkm:auto_generated|  ; 763 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div4|lpm_divide_kkm:auto_generated                                                   ; lpm_divide_kkm           ; work         ;
;             |sign_div_unsign_cnh:divider| ; 763 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div4|lpm_divide_kkm:auto_generated|sign_div_unsign_cnh:divider                       ; sign_div_unsign_cnh      ; work         ;
;                |alt_u_div_caf:divider|    ; 763 (763)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div4|lpm_divide_kkm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_caf:divider ; alt_u_div_caf            ; work         ;
;       |lpm_divide:Div5|                   ; 702 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div5                                                                                 ; lpm_divide               ; work         ;
;          |lpm_divide_ekm:auto_generated|  ; 702 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div5|lpm_divide_ekm:auto_generated                                                   ; lpm_divide_ekm           ; work         ;
;             |sign_div_unsign_6nh:divider| ; 702 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div5|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider                       ; sign_div_unsign_6nh      ; work         ;
;                |alt_u_div_0af:divider|    ; 702 (702)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div5|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider ; alt_u_div_0af            ; work         ;
;       |lpm_divide:Div6|                   ; 539 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div6                                                                                 ; lpm_divide               ; work         ;
;          |lpm_divide_ikm:auto_generated|  ; 539 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div6|lpm_divide_ikm:auto_generated                                                   ; lpm_divide_ikm           ; work         ;
;             |sign_div_unsign_anh:divider| ; 539 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div6|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh      ; work         ;
;                |alt_u_div_8af:divider|    ; 539 (539)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div6|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider ; alt_u_div_8af            ; work         ;
;       |lpm_divide:Mod0|                   ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod0                                                                                 ; lpm_divide               ; work         ;
;          |lpm_divide_3bm:auto_generated|  ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod0|lpm_divide_3bm:auto_generated                                                   ; lpm_divide_3bm           ; work         ;
;             |sign_div_unsign_olh:divider| ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh      ; work         ;
;                |alt_u_div_47f:divider|    ; 371 (371)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; alt_u_div_47f            ; work         ;
;       |lpm_divide:Mod1|                   ; 562 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod1                                                                                 ; lpm_divide               ; work         ;
;          |lpm_divide_6bm:auto_generated|  ; 562 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod1|lpm_divide_6bm:auto_generated                                                   ; lpm_divide_6bm           ; work         ;
;             |sign_div_unsign_rlh:divider| ; 562 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod1|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider                       ; sign_div_unsign_rlh      ; work         ;
;                |alt_u_div_a7f:divider|    ; 562 (562)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod1|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider ; alt_u_div_a7f            ; work         ;
;       |lpm_divide:Mod2|                   ; 699 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod2                                                                                 ; lpm_divide               ; work         ;
;          |lpm_divide_gcm:auto_generated|  ; 699 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod2|lpm_divide_gcm:auto_generated                                                   ; lpm_divide_gcm           ; work         ;
;             |sign_div_unsign_5nh:divider| ; 699 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod2|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                       ; sign_div_unsign_5nh      ; work         ;
;                |alt_u_div_u9f:divider|    ; 699 (699)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod2|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider ; alt_u_div_u9f            ; work         ;
;       |lpm_divide:Mod3|                   ; 798 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod3                                                                                 ; lpm_divide               ; work         ;
;          |lpm_divide_kcm:auto_generated|  ; 798 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod3|lpm_divide_kcm:auto_generated                                                   ; lpm_divide_kcm           ; work         ;
;             |sign_div_unsign_9nh:divider| ; 798 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod3|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh      ; work         ;
;                |alt_u_div_6af:divider|    ; 798 (798)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod3|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider ; alt_u_div_6af            ; work         ;
;       |lpm_divide:Mod4|                   ; 809 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod4                                                                                 ; lpm_divide               ; work         ;
;          |lpm_divide_ncm:auto_generated|  ; 809 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod4|lpm_divide_ncm:auto_generated                                                   ; lpm_divide_ncm           ; work         ;
;             |sign_div_unsign_cnh:divider| ; 809 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod4|lpm_divide_ncm:auto_generated|sign_div_unsign_cnh:divider                       ; sign_div_unsign_cnh      ; work         ;
;                |alt_u_div_caf:divider|    ; 809 (809)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod4|lpm_divide_ncm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_caf:divider ; alt_u_div_caf            ; work         ;
;       |lpm_divide:Mod5|                   ; 766 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod5                                                                                 ; lpm_divide               ; work         ;
;          |lpm_divide_hcm:auto_generated|  ; 766 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod5|lpm_divide_hcm:auto_generated                                                   ; lpm_divide_hcm           ; work         ;
;             |sign_div_unsign_6nh:divider| ; 766 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod5|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider                       ; sign_div_unsign_6nh      ; work         ;
;                |alt_u_div_0af:divider|    ; 766 (766)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod5|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider ; alt_u_div_0af            ; work         ;
;       |lpm_divide:Mod6|                   ; 625 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod6                                                                                 ; lpm_divide               ; work         ;
;          |lpm_divide_lcm:auto_generated|  ; 625 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod6|lpm_divide_lcm:auto_generated                                                   ; lpm_divide_lcm           ; work         ;
;             |sign_div_unsign_anh:divider| ; 625 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod6|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh      ; work         ;
;                |alt_u_div_8af:divider|    ; 625 (625)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod6|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider ; alt_u_div_8af            ; work         ;
;       |lpm_divide:Mod7|                   ; 456 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod7                                                                                 ; lpm_divide               ; work         ;
;          |lpm_divide_ocm:auto_generated|  ; 456 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod7|lpm_divide_ocm:auto_generated                                                   ; lpm_divide_ocm           ; work         ;
;             |sign_div_unsign_dnh:divider| ; 456 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod7|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                       ; sign_div_unsign_dnh      ; work         ;
;                |alt_u_div_eaf:divider|    ; 456 (456)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod7|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider ; alt_u_div_eaf            ; work         ;
;       |lpm_mult:Mult0|                    ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult0                                                                                  ; lpm_mult                 ; work         ;
;          |mult_fft:auto_generated|        ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult0|mult_fft:auto_generated                                                          ; mult_fft                 ; work         ;
;       |lpm_mult:Mult1|                    ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult1                                                                                  ; lpm_mult                 ; work         ;
;          |mult_jgt:auto_generated|        ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult1|mult_jgt:auto_generated                                                          ; mult_jgt                 ; work         ;
;       |lpm_mult:Mult2|                    ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult2                                                                                  ; lpm_mult                 ; work         ;
;          |mult_rgt:auto_generated|        ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult2|mult_rgt:auto_generated                                                          ; mult_rgt                 ; work         ;
;       |lpm_mult:Mult3|                    ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult3                                                                                  ; lpm_mult                 ; work         ;
;          |mult_1ht:auto_generated|        ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult3|mult_1ht:auto_generated                                                          ; mult_1ht                 ; work         ;
;       |lpm_mult:Mult4|                    ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult4                                                                                  ; lpm_mult                 ; work         ;
;          |mult_lgt:auto_generated|        ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult4|mult_lgt:auto_generated                                                          ; mult_lgt                 ; work         ;
;    |Data_Memory:DataMemory|               ; 773 (773)           ; 1056 (1056)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory                                                                                                          ; Data_Memory              ; work         ;
;    |DivisorClk:CLK|                       ; 54 (54)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|DivisorClk:CLK                                                                                                                  ; DivisorClk               ; work         ;
;    |EXE_MEM:REG_EXE_MEM|                  ; 75 (75)             ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|EXE_MEM:REG_EXE_MEM                                                                                                             ; EXE_MEM                  ; work         ;
;    |Forwarding:Forward_Module|            ; 21 (21)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Forwarding:Forward_Module                                                                                                       ; Forwarding               ; work         ;
;    |Harzard:Hazard_Module|                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Harzard:Hazard_Module                                                                                                           ; Harzard                  ; work         ;
;    |ID_EXE:REG_ID_EXE|                    ; 1369 (1369)         ; 91 (91)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|ID_EXE:REG_ID_EXE                                                                                                               ; ID_EXE                   ; work         ;
;    |IF_ID:REG_IF_ID|                      ; 24 (24)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|IF_ID:REG_IF_ID                                                                                                                 ; IF_ID                    ; work         ;
;    |MEM_WB:REG_MEM_WB|                    ; 71 (71)             ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|MEM_WB:REG_MEM_WB                                                                                                               ; MEM_WB                   ; work         ;
;    |MUX_32b:MUX_MemtoReg|                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|MUX_32b:MUX_MemtoReg                                                                                                            ; MUX_32b                  ; work         ;
;    |MUX_ALUSRC_FWDB:MuxALUSrcFWDB|        ; 120 (120)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB                                                                                                   ; MUX_ALUSRC_FWDB          ; work         ;
;    |MUX_FWDA:MuxFwdA|                     ; 129 (129)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA                                                                                                                ; MUX_FWDA                 ; work         ;
;    |Mem_Exibi:exibe|                      ; 526 (526)           ; 672 (672)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Mem_Exibi:exibe                                                                                                                 ; Mem_Exibi                ; work         ;
;    |Memoria_instrucoes:IMemory|           ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory                                                                                                      ; Memoria_instrucoes       ; work         ;
;    |Pipeline_PC:PCUNIT|                   ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Pipeline_PC:PCUNIT                                                                                                              ; Pipeline_PC              ; work         ;
;    |Registradores:Regs|                   ; 79 (79)             ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_PIPELINE_FPGA|Registradores:Regs                                                                                                              ; Registradores            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 11          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 22          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 11          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                        ;
+-------------------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                                  ; Latch Enable Signal                 ; Free of Timing Hazards ;
+-------------------------------------------------------------+-------------------------------------+------------------------+
; ControleALU:ALUcontrol|Controle_ALU[3]                      ; ControleALU:ALUcontrol|Mux1         ; yes                    ;
; ControleALU:ALUcontrol|Controle_ALU[0]                      ; ControleALU:ALUcontrol|Mux1         ; yes                    ;
; ControleALU:ALUcontrol|Controle_ALU[1]                      ; ControleALU:ALUcontrol|Mux1         ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[2]  ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[2]                     ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[1]  ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[1]                     ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[0]  ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[0]                     ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; ControleALU:ALUcontrol|Controle_ALU[2]                      ; ControleALU:ALUcontrol|Mux1         ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[31]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[31] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[30]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[30] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[29]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[29] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[28]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[28] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[27]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[27] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[26]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[26] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[25]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[25] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[24]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[24] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[23]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[23] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[22]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[22] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[21]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[21] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[20]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[20] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[19]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[19] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[18]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[18] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[17]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[17] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[16]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[16] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[15]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[15] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[14]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[14] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[13]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[13] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[12]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[12] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[11]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[11] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[10]                    ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[10] ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[9]                     ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[9]  ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[8]                     ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[8]  ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[7]                     ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[7]  ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[6]                     ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[6]  ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[5]                     ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[5]  ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[4]                     ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[4]  ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[3]                     ; MUX_FWDA:MuxFwdA|Mux32              ; yes                    ;
; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[3]  ; MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux32 ; yes                    ;
; Controller:Control|ALUOp[1]                                 ; Controller:Control|Decoder0         ; yes                    ;
; Controller:Control|ALUSrc                                   ; Controller:Control|Decoder0         ; yes                    ;
; Controller:Control|MemRead                                  ; Controller:Control|Decoder0         ; yes                    ;
; Controller:Control|RegWrite                                 ; Controller:Control|Decoder0         ; yes                    ;
; Controller:Control|RegDst                                   ; Controller:Control|Decoder0         ; yes                    ;
; Controller:Control|MemtoReg                                 ; Controller:Control|Decoder0         ; yes                    ;
; Controller:Control|MemWrite                                 ; Controller:Control|Decoder0         ; yes                    ;
; Number of user-specified and inferred latches = 75          ;                                     ;                        ;
+-------------------------------------------------------------+-------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+---------------------------------------------------+------------------------------------------------------+
; Register name                                     ; Reason for Removal                                   ;
+---------------------------------------------------+------------------------------------------------------+
; ID_EXE:REG_ID_EXE|EX_Saida_Ext_Sinal_Out[15..31]  ; Merged with ID_EXE:REG_ID_EXE|EX_Instruction_Out[15] ;
; ID_EXE:REG_ID_EXE|EX_Saida_Ext_Sinal_Out[14]      ; Merged with ID_EXE:REG_ID_EXE|EX_Instruction_Out[14] ;
; ID_EXE:REG_ID_EXE|EX_Saida_Ext_Sinal_Out[13]      ; Merged with ID_EXE:REG_ID_EXE|EX_Instruction_Out[13] ;
; ID_EXE:REG_ID_EXE|EX_Saida_Ext_Sinal_Out[12]      ; Merged with ID_EXE:REG_ID_EXE|EX_Instruction_Out[12] ;
; ID_EXE:REG_ID_EXE|EX_Saida_Ext_Sinal_Out[11]      ; Merged with ID_EXE:REG_ID_EXE|EX_Instruction_Out[11] ;
; ID_EXE:REG_ID_EXE|EX_Saida_Ext_Sinal_Out[4,6..10] ; Merged with ID_EXE:REG_ID_EXE|EX_Instruction_Out[4]  ;
; ID_EXE:REG_ID_EXE|EX_Saida_Ext_Sinal_Out[5]       ; Merged with ID_EXE:REG_ID_EXE|EX_Instruction_Out[5]  ;
; ID_EXE:REG_ID_EXE|EX_Saida_Ext_Sinal_Out[3]       ; Merged with ID_EXE:REG_ID_EXE|EX_Instruction_Out[3]  ;
; ID_EXE:REG_ID_EXE|EX_Saida_Ext_Sinal_Out[2]       ; Merged with ID_EXE:REG_ID_EXE|EX_Instruction_Out[2]  ;
; ID_EXE:REG_ID_EXE|EX_Saida_Ext_Sinal_Out[1]       ; Merged with ID_EXE:REG_ID_EXE|EX_Instruction_Out[1]  ;
; ID_EXE:REG_ID_EXE|EX_Saida_Ext_Sinal_Out[0]       ; Merged with ID_EXE:REG_ID_EXE|EX_Instruction_Out[0]  ;
; IF_ID:REG_IF_ID|ID_Instruction_Out[4,6..9,28,30]  ; Merged with IF_ID:REG_IF_ID|ID_Instruction_Out[10]   ;
; IF_ID:REG_IF_ID|ID_Instruction_Out[27,31]         ; Merged with IF_ID:REG_IF_ID|ID_Instruction_Out[26]   ;
; IF_ID:REG_IF_ID|ID_PC_Out[1]                      ; Merged with IF_ID:REG_IF_ID|ID_PC_Out[0]             ;
; Pipeline_PC:PCUNIT|saida[1]                       ; Merged with Pipeline_PC:PCUNIT|saida[0]              ;
; IF_ID:REG_IF_ID|ID_Instruction_Out[10]            ; Stuck at GND due to stuck port data_in               ;
; ID_EXE:REG_ID_EXE|EX_Branch_Out[0,1]              ; Stuck at GND due to stuck port data_in               ;
; ID_EXE:REG_ID_EXE|EX_ALUOp_Out[0]                 ; Stuck at GND due to stuck port data_in               ;
; ID_EXE:REG_ID_EXE|EX_Instruction_Out[4]           ; Stuck at GND due to stuck port data_in               ;
; EXE_MEM:REG_EXE_MEM|MEM_Branch_Out[0,1]           ; Stuck at GND due to stuck port data_in               ;
; Pipeline_PC:PCUNIT|saida[0]                       ; Stuck at GND due to stuck port data_in               ;
; IF_ID:REG_IF_ID|ID_PC_Out[0]                      ; Stuck at GND due to stuck port data_in               ;
; IF_ID:REG_IF_ID|ID_PC_Out[2..31]                  ; Lost fanout                                          ;
; Pipeline_PC:PCUNIT|saida[7..31]                   ; Lost fanout                                          ;
; Mem_Exibi:exibe|Mem[21][31]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][31]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][31]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][31]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][31]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][31]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][31]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][31]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][30]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][30]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][30]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][30]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][30]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][30]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][30]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][30]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][29]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][29]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][29]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][29]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][29]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][29]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][29]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][29]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][28]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][28]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][28]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][28]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][28]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][28]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][28]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][28]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][27]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][27]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][27]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][27]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][27]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][27]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][27]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][27]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][26]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][26]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][26]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][26]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][26]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][26]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][26]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][26]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][25]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][25]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][25]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][25]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][25]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][25]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][25]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][25]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][24]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][24]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][24]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][24]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][24]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][24]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][24]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][24]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][23]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][23]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][23]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][23]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][23]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][23]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][23]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][23]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][22]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][22]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][22]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][22]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][22]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][22]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][22]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][22]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][21]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][21]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][21]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][21]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][21]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][21]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][21]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][21]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][20]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][20]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][20]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][20]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][20]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][20]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][20]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][20]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][19]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][19]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][19]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][19]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][19]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][19]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][19]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][19]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][18]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][18]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][18]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][18]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][18]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][18]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][18]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][18]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][17]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][17]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][17]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][17]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][17]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][17]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][17]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][17]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][16]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][16]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][16]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][16]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][16]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][16]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][16]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][16]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][15]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][15]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][15]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][15]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][15]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][15]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][15]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][15]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][14]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][14]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][14]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][14]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][14]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][14]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][14]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][14]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][13]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][13]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][13]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][13]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][13]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][13]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][13]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][13]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][12]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][12]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][12]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][12]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][12]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][12]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][12]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][12]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][11]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][11]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][11]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][11]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][11]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][11]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][11]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][11]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][10]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][10]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][10]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][10]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][10]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][10]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][10]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][10]                       ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][9]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][9]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][9]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][9]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][9]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][9]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][9]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][9]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][8]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][8]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][8]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][8]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][8]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][8]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][8]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][8]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][7]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][7]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][7]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][7]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][7]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][7]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][7]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][7]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][6]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][6]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][6]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][6]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][6]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][6]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][6]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][6]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][5]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][5]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][5]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][5]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][5]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][5]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][5]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][5]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][4]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][4]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][4]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][4]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][4]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][4]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][4]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][4]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][3]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][3]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][3]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][3]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][3]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][3]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][3]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][3]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][2]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][2]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][2]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][2]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][2]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][2]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][2]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][2]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][1]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][1]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][1]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][1]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][1]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][1]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][1]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][1]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[21][0]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[22][0]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[20][0]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[23][0]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[18][0]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[17][0]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[16][0]                        ; Stuck at GND due to stuck port clock_enable          ;
; Mem_Exibi:exibe|Mem[19][0]                        ; Stuck at GND due to stuck port clock_enable          ;
; Total Number of Removed Registers = 363           ;                                                      ;
+---------------------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                ;
+----------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+----------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; ID_EXE:REG_ID_EXE|EX_ALUOp_Out[0]      ; Stuck at GND              ; Mem_Exibi:exibe|Mem[21][31], Mem_Exibi:exibe|Mem[22][31],                             ;
;                                        ; due to stuck port data_in ; Mem_Exibi:exibe|Mem[20][31], Mem_Exibi:exibe|Mem[23][31],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][31], Mem_Exibi:exibe|Mem[17][31],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][31], Mem_Exibi:exibe|Mem[19][31],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][25], Mem_Exibi:exibe|Mem[22][25],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][25], Mem_Exibi:exibe|Mem[23][25],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][25], Mem_Exibi:exibe|Mem[17][25],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][25], Mem_Exibi:exibe|Mem[19][25],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][24], Mem_Exibi:exibe|Mem[22][24],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][24], Mem_Exibi:exibe|Mem[23][24],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][24], Mem_Exibi:exibe|Mem[17][24],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][24], Mem_Exibi:exibe|Mem[19][24],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][23], Mem_Exibi:exibe|Mem[22][23],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][23], Mem_Exibi:exibe|Mem[23][23],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][23], Mem_Exibi:exibe|Mem[17][23],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][23], Mem_Exibi:exibe|Mem[19][23],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][22], Mem_Exibi:exibe|Mem[22][22],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][22], Mem_Exibi:exibe|Mem[23][22],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][22], Mem_Exibi:exibe|Mem[17][22],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][22], Mem_Exibi:exibe|Mem[19][22],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][21], Mem_Exibi:exibe|Mem[22][21],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][21], Mem_Exibi:exibe|Mem[23][21],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][21], Mem_Exibi:exibe|Mem[17][21],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][21], Mem_Exibi:exibe|Mem[19][21],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][20], Mem_Exibi:exibe|Mem[22][20],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][20], Mem_Exibi:exibe|Mem[23][20],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][20], Mem_Exibi:exibe|Mem[17][20],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][20], Mem_Exibi:exibe|Mem[19][20],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][19], Mem_Exibi:exibe|Mem[22][19],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][19], Mem_Exibi:exibe|Mem[23][19],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][19], Mem_Exibi:exibe|Mem[17][19],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][19], Mem_Exibi:exibe|Mem[19][19],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][18], Mem_Exibi:exibe|Mem[22][18],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][18], Mem_Exibi:exibe|Mem[23][18],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][18], Mem_Exibi:exibe|Mem[17][18],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][18], Mem_Exibi:exibe|Mem[19][18],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][17], Mem_Exibi:exibe|Mem[22][17],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][17], Mem_Exibi:exibe|Mem[23][17],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][17], Mem_Exibi:exibe|Mem[17][17],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][17], Mem_Exibi:exibe|Mem[19][17],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][16], Mem_Exibi:exibe|Mem[22][16],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][16], Mem_Exibi:exibe|Mem[23][16],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][16], Mem_Exibi:exibe|Mem[17][16],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][16], Mem_Exibi:exibe|Mem[19][16],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][15], Mem_Exibi:exibe|Mem[22][15],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][15], Mem_Exibi:exibe|Mem[23][15],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][15], Mem_Exibi:exibe|Mem[17][15],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][15], Mem_Exibi:exibe|Mem[19][15],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][14], Mem_Exibi:exibe|Mem[22][14],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][14], Mem_Exibi:exibe|Mem[23][14],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][14], Mem_Exibi:exibe|Mem[17][14],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][14], Mem_Exibi:exibe|Mem[19][14],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][13], Mem_Exibi:exibe|Mem[22][13],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][13], Mem_Exibi:exibe|Mem[23][13],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][13], Mem_Exibi:exibe|Mem[17][13],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][13], Mem_Exibi:exibe|Mem[19][13],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][12], Mem_Exibi:exibe|Mem[22][12],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][12], Mem_Exibi:exibe|Mem[23][12],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][12], Mem_Exibi:exibe|Mem[17][12],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][12], Mem_Exibi:exibe|Mem[19][12],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][11], Mem_Exibi:exibe|Mem[22][11],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][11], Mem_Exibi:exibe|Mem[23][11],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][11], Mem_Exibi:exibe|Mem[17][11],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][11], Mem_Exibi:exibe|Mem[19][11],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][10], Mem_Exibi:exibe|Mem[22][10],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][10], Mem_Exibi:exibe|Mem[23][10],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][10], Mem_Exibi:exibe|Mem[17][10],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][10], Mem_Exibi:exibe|Mem[19][10], Mem_Exibi:exibe|Mem[21][9], ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[22][9], Mem_Exibi:exibe|Mem[20][9], Mem_Exibi:exibe|Mem[23][9],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][9], Mem_Exibi:exibe|Mem[17][9], Mem_Exibi:exibe|Mem[16][9],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[19][9], Mem_Exibi:exibe|Mem[21][8], Mem_Exibi:exibe|Mem[22][8],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][8], Mem_Exibi:exibe|Mem[23][8], Mem_Exibi:exibe|Mem[18][8],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[17][8], Mem_Exibi:exibe|Mem[16][8], Mem_Exibi:exibe|Mem[19][8],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][7], Mem_Exibi:exibe|Mem[22][7], Mem_Exibi:exibe|Mem[20][7],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[23][7], Mem_Exibi:exibe|Mem[18][7], Mem_Exibi:exibe|Mem[17][7],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][7], Mem_Exibi:exibe|Mem[19][7], Mem_Exibi:exibe|Mem[21][6],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[22][6], Mem_Exibi:exibe|Mem[20][6], Mem_Exibi:exibe|Mem[23][6],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][6], Mem_Exibi:exibe|Mem[17][6], Mem_Exibi:exibe|Mem[16][6],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[19][6], Mem_Exibi:exibe|Mem[21][5], Mem_Exibi:exibe|Mem[22][5],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][5], Mem_Exibi:exibe|Mem[23][5], Mem_Exibi:exibe|Mem[18][5],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[17][5], Mem_Exibi:exibe|Mem[16][5], Mem_Exibi:exibe|Mem[19][5],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][4], Mem_Exibi:exibe|Mem[22][4], Mem_Exibi:exibe|Mem[20][4],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[23][4], Mem_Exibi:exibe|Mem[18][4], Mem_Exibi:exibe|Mem[17][4],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][4], Mem_Exibi:exibe|Mem[19][4], Mem_Exibi:exibe|Mem[21][3],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[22][3], Mem_Exibi:exibe|Mem[20][3], Mem_Exibi:exibe|Mem[23][3],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][3], Mem_Exibi:exibe|Mem[17][3], Mem_Exibi:exibe|Mem[16][3],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[19][3], Mem_Exibi:exibe|Mem[21][2], Mem_Exibi:exibe|Mem[22][2],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][2], Mem_Exibi:exibe|Mem[23][2], Mem_Exibi:exibe|Mem[18][2],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[17][2], Mem_Exibi:exibe|Mem[16][2], Mem_Exibi:exibe|Mem[19][2],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][1], Mem_Exibi:exibe|Mem[22][1], Mem_Exibi:exibe|Mem[20][1],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[23][1], Mem_Exibi:exibe|Mem[18][1], Mem_Exibi:exibe|Mem[17][1],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][1], Mem_Exibi:exibe|Mem[19][1], Mem_Exibi:exibe|Mem[21][0],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[22][0], Mem_Exibi:exibe|Mem[20][0], Mem_Exibi:exibe|Mem[23][0],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][0], Mem_Exibi:exibe|Mem[17][0], Mem_Exibi:exibe|Mem[16][0],   ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[19][0]                                                            ;
; IF_ID:REG_IF_ID|ID_Instruction_Out[10] ; Stuck at GND              ; ID_EXE:REG_ID_EXE|EX_Branch_Out[1], ID_EXE:REG_ID_EXE|EX_Instruction_Out[4],          ;
;                                        ; due to stuck port data_in ; EXE_MEM:REG_EXE_MEM|MEM_Branch_Out[1], IF_ID:REG_IF_ID|ID_PC_Out[24],                 ;
;                                        ;                           ; IF_ID:REG_IF_ID|ID_PC_Out[25], IF_ID:REG_IF_ID|ID_PC_Out[26],                         ;
;                                        ;                           ; IF_ID:REG_IF_ID|ID_PC_Out[27], IF_ID:REG_IF_ID|ID_PC_Out[28],                         ;
;                                        ;                           ; IF_ID:REG_IF_ID|ID_PC_Out[29], IF_ID:REG_IF_ID|ID_PC_Out[30],                         ;
;                                        ;                           ; IF_ID:REG_IF_ID|ID_PC_Out[31], Pipeline_PC:PCUNIT|saida[25],                          ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[21][27], Mem_Exibi:exibe|Mem[22][27],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[20][27], Mem_Exibi:exibe|Mem[23][27],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[18][27], Mem_Exibi:exibe|Mem[17][27],                             ;
;                                        ;                           ; Mem_Exibi:exibe|Mem[16][27], Mem_Exibi:exibe|Mem[19][27]                              ;
; ID_EXE:REG_ID_EXE|EX_Branch_Out[0]     ; Stuck at GND              ; EXE_MEM:REG_EXE_MEM|MEM_Branch_Out[0], Pipeline_PC:PCUNIT|saida[0],                   ;
;                                        ; due to stuck port data_in ; IF_ID:REG_IF_ID|ID_PC_Out[0]                                                          ;
+----------------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3051  ;
; Number of registers using Synchronous Clear  ; 108   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2665  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Mem_Exibi:exibe|i[4]                   ; 14      ;
; Mem_Exibi:exibe|i[1]                   ; 18      ;
; Mem_Exibi:exibe|i[3]                   ; 5       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[0][23]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[1][6]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[2][24]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[3][25]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[4][1]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[5][10]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[6][25]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[7][15]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[8][15]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[9][1]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[10][18]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[11][12]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[12][20]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[13][6]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[14][20]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[15][29]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[16][15]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[17][22]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[18][18]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[19][10]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[20][2]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[21][23]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[22][0]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[23][7]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[24][15]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[25][4]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[26][19]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[27][28]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[28][9]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[29][11]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[30][3]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Registradores:Regs|Regs[31][15]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[0][28]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[1][25]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[2][24]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[3][28]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[4][16]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[5][28]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[6][13]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[7][26]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[8][20]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[9][7]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[10][8]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[11][13]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[12][18]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[13][21]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[14][1]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[15][0]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[16][23]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[17][18]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[18][10]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[19][12]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[20][6]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[21][30]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[22][15]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|MemData[23][18]       ;
; 3:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Mem_Exibi:exibe|i[27]                        ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|IF_ID:REG_IF_ID|ID_Instruction_Out[2]        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |MIPS_PIPELINE_FPGA|Pipeline_PC:PCUNIT|saida[30]                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MIPS_PIPELINE_FPGA|EXE_MEM:REG_EXE_MEM|MEM_WriteRegister_Out[2] ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS_PIPELINE_FPGA|Data_Memory:DataMemory|ReadData[18]          ;
; 27:1               ; 32 bits   ; 576 LEs       ; 576 LEs              ; 0 LEs                  ; Yes        ; |MIPS_PIPELINE_FPGA|Mem_Exibi:exibe|saida[28]                    ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |MIPS_PIPELINE_FPGA|ID_EXE:REG_ID_EXE|EX_ReadData2_Out[26]       ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |MIPS_PIPELINE_FPGA|ID_EXE:REG_ID_EXE|EX_ReadData1_Out[19]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MIPS_PIPELINE_FPGA|Mem_Exibi:exibe|i[3]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA|Mux17                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux10          ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Mux5           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|display1[5]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|display2[5]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|display3[5]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|display4[6]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|display5[6]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|display6[6]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|display7[6]  ;
; 16:1               ; 31 bits   ; 310 LEs       ; 124 LEs              ; 186 LEs                ; No         ; |MIPS_PIPELINE_FPGA|ALU:ALU1|Mux5                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|display0[6]  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|display1[2]  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|display2[3]  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|display3[0]  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|display4[3]  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|display5[0]  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|display6[0]  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|display7[3]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 10             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 14             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div4 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 17             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_kkm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div5 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 20             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_ekm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div6 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 24             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_6bm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 10             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 32           ; Untyped                         ;
; LPM_WIDTHB                                     ; 7            ; Untyped                         ;
; LPM_WIDTHP                                     ; 39           ; Untyped                         ;
; LPM_WIDTHR                                     ; 39           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_fft     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 14             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 32           ; Untyped                         ;
; LPM_WIDTHB                                     ; 10           ; Untyped                         ;
; LPM_WIDTHP                                     ; 42           ; Untyped                         ;
; LPM_WIDTHR                                     ; 42           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_jgt     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod4 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 17             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_ncm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 32           ; Untyped                         ;
; LPM_WIDTHB                                     ; 14           ; Untyped                         ;
; LPM_WIDTHP                                     ; 46           ; Untyped                         ;
; LPM_WIDTHR                                     ; 46           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_rgt     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod5 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 20             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_hcm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 32           ; Untyped                         ;
; LPM_WIDTHB                                     ; 17           ; Untyped                         ;
; LPM_WIDTHP                                     ; 49           ; Untyped                         ;
; LPM_WIDTHR                                     ; 49           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_1ht     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod6 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 24             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_lcm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 32           ; Untyped                         ;
; LPM_WIDTHB                                     ; 20           ; Untyped                         ;
; LPM_WIDTHP                                     ; 52           ; Untyped                         ;
; LPM_WIDTHR                                     ; 52           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_lgt     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod7 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 27             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                         ;
+---------------------------------------+------------------------------------------------+
; Name                                  ; Value                                          ;
+---------------------------------------+------------------------------------------------+
; Number of entity instances            ; 5                                              ;
; Entity Instance                       ; Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                             ;
;     -- LPM_WIDTHB                     ; 7                                              ;
;     -- LPM_WIDTHP                     ; 39                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                             ;
;     -- LPM_WIDTHB                     ; 10                                             ;
;     -- LPM_WIDTHP                     ; 42                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 32                                             ;
;     -- LPM_WIDTHB                     ; 14                                             ;
;     -- LPM_WIDTHP                     ; 46                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 32                                             ;
;     -- LPM_WIDTHB                     ; 17                                             ;
;     -- LPM_WIDTHP                     ; 49                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 32                                             ;
;     -- LPM_WIDTHB                     ; 20                                             ;
;     -- LPM_WIDTHP                     ; 52                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
+---------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EXE:REG_ID_EXE"                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; EX_PC_Out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 108                         ;
; cycloneiii_ff         ; 3051                        ;
;     ENA               ; 2660                        ;
;     ENA SCLR          ; 5                           ;
;     SCLR              ; 103                         ;
;     plain             ; 283                         ;
; cycloneiii_lcell_comb ; 13851                       ;
;     arith             ; 3584                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 521                         ;
;         3 data inputs ; 3061                        ;
;     normal            ; 10267                       ;
;         0 data inputs ; 257                         ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 4441                        ;
;         3 data inputs ; 350                         ;
;         4 data inputs ; 5191                        ;
; cycloneiii_mac_mult   ; 11                          ;
; cycloneiii_mac_out    ; 11                          ;
;                       ;                             ;
; Max LUT depth         ; 164.20                      ;
; Average LUT depth     ; 86.71                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Sep 24 16:50:02 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_PIPELINE_FPGA -c MIPS_PIPELINE_FPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10238): Verilog Module Declaration warning at MUX.v(19): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "MUX_ALUSRC_FWDB" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 19
Warning (12125): Using design file MIPS_PIPELINE_FPGA.v, which is not specified as a design file for the current project, but contains definitions for 26 design units and 26 entities in project
    Info (12023): Found entity 1: ALU File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ALU.v Line: 9
    Info (12023): Found entity 2: Door_BNE_BEQ File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/AND.v Line: 1
    Info (12023): Found entity 3: ControleALU File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v Line: 9
    Info (12023): Found entity 4: Controller File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 1
    Info (12023): Found entity 5: Data_Memory File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Data_Memory.v Line: 1
    Info (12023): Found entity 6: Ext_Sinal File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Ext_Sinal.v Line: 1
    Info (12023): Found entity 7: LeftShift2 File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/LeftShift2.v Line: 1
    Info (12023): Found entity 8: Memoria_instrucoes File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 1
    Info (12023): Found entity 9: MUX_32b File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 2
    Info (12023): Found entity 10: MUX_5b File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 11
    Info (12023): Found entity 11: MUX_ALUSRC_FWDB File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 19
    Info (12023): Found entity 12: MUX_FWDA File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 41
    Info (12023): Found entity 13: Pipeline_PC File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/PC.v Line: 1
    Info (12023): Found entity 14: Registradores File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Registradores.v Line: 1
    Info (12023): Found entity 15: Somador File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Somador.v Line: 1
    Info (12023): Found entity 16: Somador4 File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Somador4.v Line: 1
    Info (12023): Found entity 17: Harzard File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Harzard.v Line: 1
    Info (12023): Found entity 18: Forwarding File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 1
    Info (12023): Found entity 19: EXE_MEM File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/EXE_MEM.v Line: 1
    Info (12023): Found entity 20: ID_EXE File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v Line: 1
    Info (12023): Found entity 21: IF_ID File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/IF_ID.v Line: 1
    Info (12023): Found entity 22: MEM_WB File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/MEM_WB.v Line: 1
    Info (12023): Found entity 23: Conversor_7Seg_Melhorado File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 1
    Info (12023): Found entity 24: Mem_Exibi File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_de_exibicao.v Line: 1
    Info (12023): Found entity 25: DivisorClk File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/DivisorClk.v Line: 1
    Info (12023): Found entity 26: MIPS_PIPELINE_FPGA File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 27
Info (12127): Elaborating entity "MIPS_PIPELINE_FPGA" for the top level hierarchy
Warning (10034): Output port "LEDG[8..7]" at MIPS_PIPELINE_FPGA.v(70) has no driver File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 70
Warning (10034): Output port "LEDG[5]" at MIPS_PIPELINE_FPGA.v(70) has no driver File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 70
Warning (10034): Output port "LEDG[3..1]" at MIPS_PIPELINE_FPGA.v(70) has no driver File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 70
Warning (10034): Output port "LEDR" at MIPS_PIPELINE_FPGA.v(71) has no driver File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
Info (12128): Elaborating entity "Pipeline_PC" for hierarchy "Pipeline_PC:PCUNIT" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 137
Info (12128): Elaborating entity "Memoria_instrucoes" for hierarchy "Memoria_instrucoes:IMemory" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 139
Warning (10030): Net "I_Mem[16..31]" at Memoria_instrucoes.v(5) has no driver or initial value, using a default initial value '0' File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 5
Info (10041): Inferred latch for "I_Mem[15][0]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][1]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][2]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][3]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][4]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][5]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][6]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][7]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][8]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][9]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][10]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][11]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][12]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][13]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][14]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][15]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][16]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][17]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][18]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][19]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][20]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][21]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][22]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][23]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][24]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][25]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][26]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][27]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][28]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][29]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][30]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[15][31]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][0]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][1]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][2]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][3]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][4]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][5]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][6]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][7]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][8]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][9]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][10]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][11]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][12]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][13]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][14]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][15]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][16]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][17]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][18]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][19]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][20]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][21]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][22]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][23]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][24]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][25]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][26]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][27]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][28]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][29]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][30]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[14][31]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][0]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][1]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][2]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][3]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][4]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][5]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][6]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][7]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][8]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][9]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][10]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][11]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][12]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][13]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][14]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][15]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][16]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][17]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][18]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][19]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][20]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][21]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][22]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][23]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][24]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][25]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][26]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][27]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][28]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][29]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][30]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[13][31]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][0]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][1]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][2]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][3]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][4]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][5]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][6]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][7]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][8]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][9]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][10]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][11]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][12]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][13]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][14]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][15]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][16]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][17]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][18]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][19]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][20]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][21]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][22]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][23]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][24]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][25]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][26]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][27]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][28]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][29]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][30]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[12][31]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][0]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][1]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][2]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][3]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][4]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][5]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][6]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][7]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][8]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][9]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][10]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][11]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][12]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][13]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][14]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][15]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][16]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][17]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][18]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][19]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][20]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][21]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][22]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][23]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][24]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][25]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][26]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][27]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][28]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][29]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][30]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[11][31]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][0]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][1]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][2]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][3]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][4]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][5]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][6]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][7]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][8]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][9]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][10]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][11]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][12]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][13]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][14]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][15]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][16]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][17]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][18]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][19]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][20]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][21]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][22]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][23]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][24]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][25]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][26]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][27]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][28]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][29]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][30]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[10][31]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][0]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][1]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][2]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][3]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][4]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][5]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][6]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][7]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][8]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][9]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][10]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][11]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][12]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][13]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][14]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][15]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][16]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][17]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][18]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][19]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][20]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][21]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][22]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][23]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][24]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][25]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][26]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][27]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][28]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][29]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][30]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[9][31]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][0]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][1]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][2]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][3]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][4]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][5]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][6]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][7]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][8]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][9]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][10]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][11]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][12]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][13]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][14]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][15]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][16]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][17]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][18]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][19]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][20]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][21]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][22]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][23]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][24]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][25]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][26]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][27]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][28]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][29]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][30]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[8][31]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][0]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][1]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][2]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][3]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][4]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][5]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][6]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][7]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][8]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][9]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][10]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][11]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][12]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][13]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][14]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][15]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][16]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][17]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][18]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][19]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][20]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][21]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][22]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][23]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][24]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][25]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][26]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][27]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][28]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][29]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][30]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[7][31]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][0]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][1]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][2]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][3]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][4]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][5]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][6]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][7]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][8]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][9]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][10]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][11]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][12]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][13]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][14]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][15]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][16]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][17]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][18]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][19]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][20]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][21]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][22]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][23]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][24]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][25]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][26]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][27]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][28]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][29]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][30]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[6][31]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][0]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][1]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][2]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][3]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][4]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][5]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][6]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][7]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][8]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][9]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][10]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][11]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][12]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][13]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][14]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][15]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][16]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][17]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][18]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][19]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][20]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][21]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][22]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][23]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][24]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][25]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][26]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][27]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][28]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][29]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][30]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[5][31]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][0]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][1]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][2]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][3]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][4]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][5]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][6]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][7]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][8]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][9]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][10]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][11]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][12]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][13]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][14]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][15]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][16]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][17]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][18]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][19]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][20]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][21]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][22]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][23]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][24]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][25]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][26]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][27]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][28]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][29]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][30]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[4][31]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][0]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][1]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][2]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][3]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][4]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][5]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][6]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][7]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][8]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][9]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][10]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][11]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][12]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][13]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][14]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][15]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][16]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][17]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][18]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][19]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][20]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][21]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][22]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][23]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][24]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][25]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][26]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][27]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][28]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][29]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][30]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[3][31]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][0]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][1]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][2]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][3]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][4]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][5]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][6]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][7]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][8]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][9]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][10]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][11]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][12]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][13]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][14]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][15]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][16]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][17]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][18]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][19]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][20]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][21]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][22]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][23]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][24]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][25]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][26]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][27]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][28]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][29]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][30]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[2][31]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][0]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][1]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][2]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][3]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][4]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][5]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][6]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][7]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][8]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][9]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][10]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][11]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][12]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][13]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][14]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][15]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][16]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][17]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][18]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][19]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][20]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][21]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][22]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][23]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][24]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][25]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][26]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][27]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][28]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][29]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][30]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[1][31]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][0]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][1]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][2]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][3]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][4]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][5]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][6]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][7]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][8]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][9]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][10]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][11]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][12]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][13]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][14]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][15]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][16]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][17]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][18]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][19]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][20]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][21]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][22]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][23]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][24]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][25]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][26]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][27]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][28]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][29]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][30]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (10041): Inferred latch for "I_Mem[0][31]" at Memoria_instrucoes.v(8) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v Line: 8
Info (12128): Elaborating entity "Controller" for hierarchy "Controller:Control" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 153
Warning (10235): Verilog HDL Always Construct warning at Controller.v(8): variable "Controller_Write" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 8
Warning (10270): Verilog HDL Case Statement warning at Controller.v(19): incomplete case statement has no default case item File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable "RegDst", which holds its previous value in one or more paths through the always construct File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 7
Warning (10240): Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable "ALUSrc", which holds its previous value in one or more paths through the always construct File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 7
Warning (10240): Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable "RegWrite", which holds its previous value in one or more paths through the always construct File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 7
Warning (10240): Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable "MemtoReg", which holds its previous value in one or more paths through the always construct File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 7
Warning (10240): Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable "MemRead", which holds its previous value in one or more paths through the always construct File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 7
Warning (10240): Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable "ALUOp", which holds its previous value in one or more paths through the always construct File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 7
Warning (10240): Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable "MemWrite", which holds its previous value in one or more paths through the always construct File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 7
Warning (10240): Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable "Branch", which holds its previous value in one or more paths through the always construct File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 7
Info (10041): Inferred latch for "Branch[0]" at Controller.v(19) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 19
Info (10041): Inferred latch for "Branch[1]" at Controller.v(19) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 19
Info (10041): Inferred latch for "MemWrite" at Controller.v(19) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 19
Info (10041): Inferred latch for "ALUOp[0]" at Controller.v(19) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 19
Info (10041): Inferred latch for "ALUOp[1]" at Controller.v(19) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 19
Info (10041): Inferred latch for "MemRead" at Controller.v(19) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 19
Info (10041): Inferred latch for "MemtoReg" at Controller.v(19) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 19
Info (10041): Inferred latch for "RegWrite" at Controller.v(19) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 19
Info (10041): Inferred latch for "ALUSrc" at Controller.v(19) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 19
Info (10041): Inferred latch for "RegDst" at Controller.v(19) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 19
Info (12128): Elaborating entity "MUX_5b" for hierarchy "MUX_5b:MuxRegDst" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 159
Info (12128): Elaborating entity "Registradores" for hierarchy "Registradores:Regs" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 171
Info (12128): Elaborating entity "Ext_Sinal" for hierarchy "Ext_Sinal:SignExt" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 176
Info (12128): Elaborating entity "ControleALU" for hierarchy "ControleALU:ALUcontrol" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 182
Warning (10270): Verilog HDL Case Statement warning at ControleALU.v(23): incomplete case statement has no default case item File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v Line: 23
Warning (10270): Verilog HDL Case Statement warning at ControleALU.v(15): incomplete case statement has no default case item File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at ControleALU.v(14): inferring latch(es) for variable "Controle_ALU", which holds its previous value in one or more paths through the always construct File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v Line: 14
Info (10041): Inferred latch for "Controle_ALU[0]" at ControleALU.v(14) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v Line: 14
Info (10041): Inferred latch for "Controle_ALU[1]" at ControleALU.v(14) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v Line: 14
Info (10041): Inferred latch for "Controle_ALU[2]" at ControleALU.v(14) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v Line: 14
Info (10041): Inferred latch for "Controle_ALU[3]" at ControleALU.v(14) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v Line: 14
Info (12128): Elaborating entity "MUX_ALUSRC_FWDB" for hierarchy "MUX_ALUSRC_FWDB:MuxALUSrcFWDB" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 192
Warning (10270): Verilog HDL Case Statement warning at MUX.v(29): incomplete case statement has no default case item File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at MUX.v(29): inferring latch(es) for variable "Saida_Mux_FWRB_ALUSrc_Out", which holds its previous value in one or more paths through the always construct File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[0]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[1]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[2]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[3]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[4]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[5]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[6]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[7]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[8]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[9]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[10]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[11]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[12]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[13]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[14]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[15]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[16]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[17]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[18]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[19]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[20]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[21]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[22]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[23]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[24]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[25]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[26]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[27]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[28]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[29]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[30]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (10041): Inferred latch for "Saida_Mux_FWRB_ALUSrc_Out[31]" at MUX.v(29) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
Info (12128): Elaborating entity "MUX_FWDA" for hierarchy "MUX_FWDA:MuxFwdA" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 200
Warning (10270): Verilog HDL Case Statement warning at MUX.v(49): incomplete case statement has no default case item File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at MUX.v(49): inferring latch(es) for variable "Saida_Mux_FWRBA_Out", which holds its previous value in one or more paths through the always construct File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[0]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[1]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[2]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[3]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[4]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[5]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[6]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[7]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[8]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[9]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[10]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[11]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[12]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[13]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[14]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[15]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[16]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[17]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[18]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[19]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[20]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[21]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[22]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[23]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[24]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[25]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[26]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[27]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[28]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[29]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[30]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (10041): Inferred latch for "Saida_Mux_FWRBA_Out[31]" at MUX.v(49) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
Info (12128): Elaborating entity "Somador4" for hierarchy "Somador4:ADD_PC" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 202
Info (12128): Elaborating entity "Somador" for hierarchy "Somador:AddALU" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 208
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU1" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 215
Info (12128): Elaborating entity "LeftShift2" for hierarchy "LeftShift2:Shift2" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 220
Info (12128): Elaborating entity "Door_BNE_BEQ" for hierarchy "Door_BNE_BEQ:DoorAND" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 226
Warning (10230): Verilog HDL assignment warning at AND.v(8): truncated value with size 32 to match size of target (1) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/AND.v Line: 8
Warning (10230): Verilog HDL assignment warning at AND.v(9): truncated value with size 32 to match size of target (1) File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/AND.v Line: 9
Info (12128): Elaborating entity "MUX_32b" for hierarchy "MUX_32b:MuxBranch" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 233
Info (12128): Elaborating entity "Data_Memory" for hierarchy "Data_Memory:DataMemory" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 243
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:REG_IF_ID" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 261
Info (12128): Elaborating entity "ID_EXE" for hierarchy "ID_EXE:REG_ID_EXE" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 292
Info (12128): Elaborating entity "EXE_MEM" for hierarchy "EXE_MEM:REG_EXE_MEM" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 315
Info (12128): Elaborating entity "MEM_WB" for hierarchy "MEM_WB:REG_MEM_WB" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 330
Info (12128): Elaborating entity "Harzard" for hierarchy "Harzard:Hazard_Module" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 340
Warning (10235): Verilog HDL Always Construct warning at Harzard.v(9): variable "reset" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Harzard.v Line: 9
Warning (10235): Verilog HDL Always Construct warning at Harzard.v(15): variable "EX_MemRead_In" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Harzard.v Line: 15
Warning (10235): Verilog HDL Always Construct warning at Harzard.v(15): variable "EX_Instruction_In" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Harzard.v Line: 15
Info (12128): Elaborating entity "Forwarding" for hierarchy "Forwarding:Forward_Module" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 352
Info (12128): Elaborating entity "DivisorClk" for hierarchy "DivisorClk:CLK" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 354
Info (12128): Elaborating entity "Mem_Exibi" for hierarchy "Mem_Exibi:exibe" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 356
Info (12128): Elaborating entity "Conversor_7Seg_Melhorado" for hierarchy "Conversor_7Seg_Melhorado:ConvMe" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 358
Info (278001): Inferred 20 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Mod0" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 5
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Div0" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 6
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Div1" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 7
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Div2" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 8
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Div3" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 9
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Div4" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 10
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Div5" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 11
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Div6" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 12
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Mod1" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 6
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Mod2" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 7
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Mult0" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 8
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Mod3" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 8
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Mult1" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 9
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Mod4" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 9
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Mult2" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 10
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Mod5" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 10
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Mult3" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 11
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Mod6" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 11
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Mult4" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 12
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Conversor_7Seg_Melhorado:ConvMe|Mod7" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 12
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod0" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 5
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod0" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 5
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_3bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_47f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div0" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 6
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div0" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 6
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_0jm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div1" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 7
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div1" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 7
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_3jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_rlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_a7f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div2" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 8
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div2" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 8
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf
    Info (12023): Found entity 1: lpm_divide_dkm File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_dkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_5nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_u9f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div3" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 9
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div3" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 9
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_hkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_6af.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div4" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 10
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div4" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 10
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf
    Info (12023): Found entity 1: lpm_divide_kkm File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_kkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_cnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf
    Info (12023): Found entity 1: alt_u_div_caf File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_caf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div5" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 11
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div5" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 11
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf
    Info (12023): Found entity 1: lpm_divide_ekm File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_ekm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_6nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf
    Info (12023): Found entity 1: alt_u_div_0af File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_0af.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div6" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 12
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Div6" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 12
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_ikm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_anh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_8af.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod1" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 6
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod1" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 6
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf
    Info (12023): Found entity 1: lpm_divide_6bm File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_6bm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod2" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 7
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod2" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 7
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf
    Info (12023): Found entity 1: lpm_divide_gcm File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_gcm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult0" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 8
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult0" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 8
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "39"
    Info (12134): Parameter "LPM_WIDTHR" = "39"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fft.tdf
    Info (12023): Found entity 1: mult_fft File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_fft.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod3" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 8
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod3" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 8
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf
    Info (12023): Found entity 1: lpm_divide_kcm File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_kcm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult1" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 9
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult1" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 9
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "42"
    Info (12134): Parameter "LPM_WIDTHR" = "42"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jgt.tdf
    Info (12023): Found entity 1: mult_jgt File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_jgt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod4" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 9
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod4" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 9
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ncm.tdf
    Info (12023): Found entity 1: lpm_divide_ncm File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_ncm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult2" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 10
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult2" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 10
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "46"
    Info (12134): Parameter "LPM_WIDTHR" = "46"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_rgt.tdf
    Info (12023): Found entity 1: mult_rgt File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_rgt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod5" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 10
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod5" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 10
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hcm.tdf
    Info (12023): Found entity 1: lpm_divide_hcm File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_hcm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult3" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 11
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult3" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 11
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "49"
    Info (12134): Parameter "LPM_WIDTHR" = "49"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1ht.tdf
    Info (12023): Found entity 1: mult_1ht File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_1ht.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod6" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 11
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod6" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 11
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf
    Info (12023): Found entity 1: lpm_divide_lcm File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_lcm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult4" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 12
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult4" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 12
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "52"
    Info (12134): Parameter "LPM_WIDTHR" = "52"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_lgt.tdf
    Info (12023): Found entity 1: mult_lgt File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_lgt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod7" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 12
Info (12133): Instantiated megafunction "Conversor_7Seg_Melhorado:ConvMe|lpm_divide:Mod7" with the following parameter: File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v Line: 12
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "27"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf
    Info (12023): Found entity 1: lpm_divide_ocm File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_ocm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_dnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf
    Info (12023): Found entity 1: alt_u_div_eaf File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_eaf.tdf Line: 26
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult4|mult_lgt:auto_generated|mac_mult7" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_lgt.tdf Line: 66
        Warning (14320): Synthesized away node "Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult4|mult_lgt:auto_generated|mac_out8" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_lgt.tdf Line: 90
Info (13014): Ignored 241 buffer(s)
    Info (13019): Ignored 241 SOFT buffer(s)
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "Controller:Control|RegDst" merged with LATCH primitive "Controller:Control|ALUOp[1]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 4
    Info (13026): Duplicate LATCH primitive "Controller:Control|MemtoReg" merged with LATCH primitive "Controller:Control|ALUSrc" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 4
Warning (13012): Latch ControleALU:ALUcontrol|Controle_ALU[3] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EXE:REG_ID_EXE|EX_ALUOp_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v Line: 25
Warning (13012): Latch ControleALU:ALUcontrol|Controle_ALU[0] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EXE:REG_ID_EXE|EX_ALUOp_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v Line: 25
Warning (13012): Latch ControleALU:ALUcontrol|Controle_ALU[1] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EXE:REG_ID_EXE|EX_ALUOp_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v Line: 25
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[2] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[0] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[2] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[1] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[0] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[1] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[0] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[0] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[0] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch ControleALU:ALUcontrol|Controle_ALU[2] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EXE:REG_ID_EXE|EX_ALUOp_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v Line: 25
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[31] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[31] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[0] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[30] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[30] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[0] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[29] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[29] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[28] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[28] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[0] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[27] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[27] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[26] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[26] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[0] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[25] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[25] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[24] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[24] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[0] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[23] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[23] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[22] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[22] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[0] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[21] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[21] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[20] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[20] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[0] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[19] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[19] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[18] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[18] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[0] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[17] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[17] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[16] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[16] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[0] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[15] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[15] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[14] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[14] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[0] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[13] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[13] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[12] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[12] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[0] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[11] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[11] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[0] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[10] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[10] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[9] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[9] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[8] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[8] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[7] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[7] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[6] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[6] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[5] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[5] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[0] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[4] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[4] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_FWDA:MuxFwdA|Saida_Mux_FWRBA_Out[3] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardA_Out[1] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB|Saida_Mux_FWRB_ALUSrc_Out[3] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module|ForwardB_Out[0] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v Line: 9
Warning (13012): Latch Controller:Control|ALUOp[1] has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:REG_IF_ID|ID_Instruction_Out[26] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/IF_ID.v Line: 9
Warning (13012): Latch Controller:Control|ALUSrc has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:REG_IF_ID|ID_Instruction_Out[26] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/IF_ID.v Line: 9
Warning (13012): Latch Controller:Control|MemRead has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:REG_IF_ID|ID_Instruction_Out[26] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/IF_ID.v Line: 9
Warning (13012): Latch Controller:Control|RegWrite has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:REG_IF_ID|ID_Instruction_Out[29] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/IF_ID.v Line: 9
Warning (13012): Latch Controller:Control|MemWrite has unsafe behavior File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:REG_IF_ID|ID_Instruction_Out[29] File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/IF_ID.v Line: 9
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 70
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 70
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 70
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 70
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 70
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 70
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 71
Info (286030): Timing-Driven Synthesis is running
Info (17049): 55 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 66
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 67
    Warning (15610): No output dependent on input pin "KEY[0]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 74
    Warning (15610): No output dependent on input pin "KEY[1]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 74
    Warning (15610): No output dependent on input pin "SW[0]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 77
    Warning (15610): No output dependent on input pin "SW[1]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 77
    Warning (15610): No output dependent on input pin "SW[2]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 77
    Warning (15610): No output dependent on input pin "SW[3]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 77
    Warning (15610): No output dependent on input pin "SW[4]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 77
    Warning (15610): No output dependent on input pin "SW[5]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 77
    Warning (15610): No output dependent on input pin "SW[6]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 77
    Warning (15610): No output dependent on input pin "SW[7]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 77
    Warning (15610): No output dependent on input pin "SW[8]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 77
    Warning (15610): No output dependent on input pin "SW[9]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 77
    Warning (15610): No output dependent on input pin "SW[10]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 77
    Warning (15610): No output dependent on input pin "SW[11]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 77
    Warning (15610): No output dependent on input pin "SW[12]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 77
    Warning (15610): No output dependent on input pin "SW[13]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 77
    Warning (15610): No output dependent on input pin "SW[14]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 77
    Warning (15610): No output dependent on input pin "SW[15]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 77
    Warning (15610): No output dependent on input pin "SW[16]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 77
    Warning (15610): No output dependent on input pin "SW[17]" File: /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v Line: 77
Info (21057): Implemented 16596 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 83 output pins
    Info (21061): Implemented 16466 logic cells
    Info (21062): Implemented 22 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 228 warnings
    Info: Peak virtual memory: 1130 megabytes
    Info: Processing ended: Tue Sep 24 16:50:44 2019
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:59


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.map.smsg.


