#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Oct 15 21:22:22 2018
# Process ID: 24364
# Current directory: D:/verilog/hardware_exp/lab3/fpga_test/fpga_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23588 D:\verilog\hardware_exp\lab3\fpga_test\fpga_test\fpga_test.xpr
# Log file: D:/verilog/hardware_exp/lab3/fpga_test/fpga_test/vivado.log
# Journal file: D:/verilog/hardware_exp/lab3/fpga_test/fpga_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/verilog/hardware_exp/lab3/fpga_test/fpga_test/fpga_test.xpr
update_compile_order -fileset sources_1
launch_simulation
source Ping_Pong_Counter_fpga_t.tcl
close_sim
launch_simulation
source Ping_Pong_Counter_fpga_t.tcl
close_sim
