# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_microblaze_0_0/sim/qiu_microblaze_0_0.vhd" \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_dlmb_v10_0/sim/qiu_dlmb_v10_0.vhd" \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_ilmb_v10_0/sim/qiu_ilmb_v10_0.vhd" \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_dlmb_bram_if_cntlr_0/sim/qiu_dlmb_bram_if_cntlr_0.vhd" \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_ilmb_bram_if_cntlr_0/sim/qiu_ilmb_bram_if_cntlr_0.vhd" \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_microblaze_0_axi_intc_0/sim/qiu_microblaze_0_axi_intc_0.vhd" \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_mdm_1_0/sim/qiu_mdm_1_0.vhd" \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_rst_clk_wiz_1_100M_0/sim/qiu_rst_clk_wiz_1_100M_0.vhd" \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_axi_gpio_0_0/sim/qiu_axi_gpio_0_0.vhd" \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_axi_gpio_1_0/sim/qiu_axi_gpio_1_0.vhd" \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_axi_gpio_2_0/sim/qiu_axi_gpio_2_0.vhd" \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_axi_timer_0_0/sim/qiu_axi_timer_0_0.vhd" \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_axi_quad_spi_0_0/sim/qiu_axi_quad_spi_0_0.vhd" \
"../../../../final_project_1.ip_user_files/bd/qiu/ip/qiu_axi_uartlite_0_0/sim/qiu_axi_uartlite_0_0.vhd" \

# Do not sort compile order
nosort
