// Seed: 1396935808
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_6 = 1'b0 == "" > -1;
  logic id_7;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output supply1 id_4,
    output tri id_5,
    input tri0 id_6,
    input wor id_7,
    output wor id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
