============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 20 2022  02:43:59 pm
  Module:                 busca_padrao
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-58 ps) Setup Check with Pin RC_CG_HIER_INST14/enl_reg/G->D
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[2]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) RC_CG_HIER_INST14/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     186                  
     Required Time:=     814                  
      Launch Clock:-       0                  
         Data Path:-     872                  
             Slack:=     -58                  

#-------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  EA_reg[2]/C                 -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[2]/Q                 -       C->Q  R     DFRRX4         6 70.1   182   350     350 
  g9054/Q                     -       A->Q  F     INX4           2 27.8    64    50     400 
  g9068/Q                     -       B->Q  R     NA2X4          2 26.9   102    79     479 
  g9018/Q                     -       A->Q  R     BUX2           2 26.9    82   109     588 
  g9072/Q                     -       B->Q  F     NO2I1X4        2 29.9    73    48     636 
  g8983/Q                     -       A->Q  R     NA2X4          2 26.6   102    69     706 
  g9065/Q                     -       B->Q  F     NA3I1X4        1 12.3    68    59     765 
  RC_CG_HIER_INST14/g8/Q      -       A->Q  F     OR2X4          1  9.4    40   107     872 
  RC_CG_HIER_INST14/enl_reg/D -       -     F     DLHQX1         1    -     -     0     872 
#-------------------------------------------------------------------------------------------

