{
  "name": "ostd::arch::boot::smp::send_init_to_all_aps",
  "span": "ostd/src/arch/x86/boot/smp.rs:303:1: 303:48",
  "mir": "fn ostd::arch::boot::smp::send_init_to_all_aps(_1: &dyn arch::kernel::apic::Apic) -> () {\n    let mut _0: ();\n    let  _2: arch::kernel::apic::Icr;\n    let mut _3: arch::kernel::apic::ApicId;\n    let mut _4: arch::kernel::apic::DestinationShorthand;\n    let mut _5: arch::kernel::apic::TriggerMode;\n    let mut _6: arch::kernel::apic::Level;\n    let mut _7: arch::kernel::apic::DeliveryStatus;\n    let mut _8: arch::kernel::apic::DestinationMode;\n    let mut _9: arch::kernel::apic::DeliveryMode;\n    let  _10: ();\n    debug apic => _1;\n    debug icr => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = <arch::kernel::apic::ApicId as core::convert::From<u32>>::from(0_u32) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        _4 = arch::kernel::apic::DestinationShorthand::AllExcludingSelf;\n        StorageLive(_5);\n        _5 = arch::kernel::apic::TriggerMode::Level;\n        StorageLive(_6);\n        _6 = arch::kernel::apic::Level::Assert;\n        StorageLive(_7);\n        _7 = arch::kernel::apic::DeliveryStatus::Idle;\n        StorageLive(_8);\n        _8 = arch::kernel::apic::DestinationMode::Physical;\n        StorageLive(_9);\n        _9 = arch::kernel::apic::DeliveryMode::Init;\n        _2 = arch::kernel::apic::Icr::new(move _3, move _4, move _5, move _6, move _7, move _8, move _9, 0_u8) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_9);\n        StorageDead(_8);\n        StorageDead(_7);\n        StorageDead(_6);\n        StorageDead(_5);\n        StorageDead(_4);\n        StorageDead(_3);\n        _10 = <dyn arch::kernel::apic::Apic as arch::kernel::apic::Apic>::send_ipi(_1, _2) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        return;\n    }\n}\n"
}