parent	,	V_156
tx_dma	,	V_52
chip_select	,	V_148
spin_lock_init	,	F_90
prev	,	V_49
flush_dcache_range	,	F_57
local_irq_save	,	F_59
dma_width	,	V_83
set_dma_start_addr	,	F_54
msleep	,	F_97
platform_driver_unregister	,	F_123
chip_select_num	,	V_15
bfin_spi_cs_deactive	,	F_16
"IO read: cr is 0x%x\n"	,	L_26
"adding an msg in transfer() \n"	,	L_31
MIN_SPI_BAUD_VAL	,	V_8
dev	,	V_22
clear_dma_irqstat	,	F_44
len	,	V_90
START_STATE	,	V_121
time_before	,	F_45
tx_end	,	V_26
"got a message to pump, "	,	L_28
state	,	V_50
"%s, Version %s, regs_base@%p, dma channel@%d\n"	,	L_61
spi_unregister_master	,	F_116
spi_message	,	V_33
BIT_CTL_TIMOD_DMA_RX	,	V_109
cur_msg	,	V_35
bfin_spi_pump_transfers	,	F_49
dma_disable_irq_nosync	,	F_48
last_transfer	,	V_44
bfin_spi_u8_reader	,	F_28
bfin_spi_u8_duplex	,	F_29
peripheral_free_list	,	F_117
request_irq	,	F_77
regs_base	,	V_175
EIO	,	V_88
chip_info	,	V_127
bfin_spi_dma_irq_handler	,	F_42
gpio_request	,	F_79
rx_dma	,	V_93
dmastat	,	V_67
buf2	,	V_65
rx_end	,	V_32
"problem registering spi master\n"	,	L_60
BIT_STAT_RBSY	,	V_75
"pump_transfers: flush failed\n"	,	L_13
destroy_workqueue	,	F_99
": Requesting Peripherals failed\n"	,	L_59
full_duplex	,	V_86
loops_per_jiffy	,	V_10
GFP_KERNEL	,	V_130
SPI_CPOL	,	V_140
device	,	V_159
spi_master_get_devdata	,	F_70
EINPROGRESS	,	V_125
irq_requested	,	V_150
disable_irq	,	F_78
"can not alloc spi_master\n"	,	L_52
bfin_spi_cs_enable	,	F_18
trans	,	V_37
" See Documentation/blackfin/bfin-spi-notes.txt"	,	L_39
__devexit	,	T_6
bfin_addr_dcacheable	,	F_55
"enable_dma is set, "	,	L_40
peripheral_request	,	F_82
bfin_spi_flush	,	F_7
bfin_spi_dummy_read	,	F_24
actual_length	,	V_60
"doing dma transfer\n"	,	L_19
rx	,	V_31
free_irq	,	F_115
controller_data	,	V_132
list_del_init	,	F_68
BUG	,	F_58
EBUSY	,	V_157
num_chipselect	,	V_169
WNR	,	V_108
tx_val	,	V_29
"doing DMA out.\n"	,	L_22
bfin_spi_suspend	,	F_118
BIT_CTL_SZ	,	V_137
INIT_WORK	,	F_92
chip	,	V_14
u8	,	V_27
BIT_CTL_TIMOD_DMA_TX	,	V_107
irq	,	V_55
ENOENT	,	V_173
modalias	,	V_152
spi_device	,	V_122
cr	,	V_3
buf	,	V_59
BIT_STAT_CLR	,	V_12
jiffies	,	V_72
IRQF_DISABLED	,	V_151
platform_device	,	V_158
tx_buf	,	V_91
"Cannot get IORESOURCE_MEM\n"	,	L_53
cr_width	,	V_82
tx	,	V_25
"IO duplex: cr is 0x%x\n"	,	L_24
BIT_STAT_SPIF	,	V_11
BIT_CTL_TIMOD	,	V_70
spistat	,	V_69
"doing IO transfer\n"	,	L_23
duplex	,	V_113
dev_dbg	,	F_21
cs_gpio	,	V_18
INIT_LIST_HEAD	,	F_89
bfin_spi_enable	,	F_1
write_BAUD	,	F_23
"tx_buf is %p, tx_end is %p\n"	,	L_14
DRV_VERSION	,	V_184
max_speed_hz	,	V_147
hz_to_spi_baud	,	F_5
loop	,	V_58
"write: write_TDBR\n"	,	L_5
dma_start_addr	,	V_101
read_RDBR	,	F_25
"last read\n"	,	L_2
set_dma_callback	,	F_75
bfin_bfin_spi_transfer_ops_u16	,	V_97
platform_get_irq	,	F_105
drv_data	,	V_2
ret	,	V_129
res	,	V_164
disable_irq_nosync	,	F_40
bfin_spi_init_queue	,	F_88
spi_get_ctldata	,	F_67
ioremap	,	F_103
bfin_spi_master_data	,	V_1
master_info	,	V_138
spin_unlock_irqrestore	,	F_38
write_STAT	,	F_10
bfin_spi_u8_writer	,	F_26
BIT_STAT_RXS	,	V_28
ops	,	V_96
"gpio_request() error\n"	,	L_47
spi_baud	,	V_7
out_error_queue_alloc	,	V_181
cs_change	,	V_51
get_dma_curr_irqstat	,	F_43
platform_get_resource	,	F_102
IORESOURCE_DMA	,	V_179
dma_config	,	V_84
next	,	V_40
set_dma_x_count	,	F_51
work_struct	,	V_116
"duplex: write_TDBR\n"	,	L_3
iounmap	,	F_110
"transfer: all done!\n"	,	L_11
pin_error	,	V_153
BUG_ON	,	F_63
"rx_buf is %p, rx_end is %p\n"	,	L_15
"chip select number is %d\n"	,	L_50
tasklet_init	,	F_91
"Cannot map IO\n"	,	L_54
get_sclk	,	F_6
"problem initializing queue\n"	,	L_57
bfin_ctl_reg	,	V_128
timeout	,	V_66
read_STAT	,	F_8
dev_err	,	F_47
"setup spi chip %s, width is %d, dma is %d\n"	,	L_48
"No DMA channel specified\n"	,	L_55
"problem starting queue\n"	,	L_58
out_error_get_res	,	V_174
kzalloc	,	F_73
create_singlethread_workqueue	,	F_93
pin_req	,	V_166
"in dma_irq_handler dmastat:0x%x spistat:0x%x\n"	,	L_6
"Unable to register spi IRQ\n"	,	L_46
enable_dma	,	V_100
set_dma_config	,	F_53
bfin_spi_resume	,	F_119
previous	,	V_80
out_error_free_io	,	V_180
BIT_CTL_CPOL	,	V_143
bfin_spi_destroy_queue	,	F_98
start	,	V_176
"Unable to set dma callback\n"	,	L_44
bfin_spi_next_transfer	,	F_33
WDSIZE_16	,	V_102
"Warning: SPI CPHA not set:"	,	L_37
idle_tx_val	,	V_30
message	,	V_78
"do not set bits in ctl_reg "	,	L_33
speed_hz	,	V_5
spi_set_ctldata	,	F_81
free_dma	,	F_85
list_entry	,	F_34
platform_info	,	V_161
set_dma_x_modify	,	F_52
WDSIZE_8	,	V_103
setup	,	V_171
"do not set pio_interrupt\n"	,	L_41
bfin_spi_slave_data	,	V_13
bfin_spi_u16_reader	,	F_31
bfin_spi_u16_duplex	,	F_32
"restoring spi ctl state\n"	,	L_1
pm_message_t	,	T_7
read_CTRL	,	F_2
RUNNING_STATE	,	V_42
ENOMEM	,	V_131
bfin_spi_cs_disable	,	F_19
"transfer: we've hit an error\n"	,	L_10
BIT_CTL_ENABLE	,	V_4
list_empty	,	F_66
dev_info	,	F_109
MAX_CTRL_CS	,	V_16
bus_num	,	V_155
spi_master_put	,	F_111
BIT_CTL_TXMOD	,	V_111
u_long	,	T_3
HZ	,	V_73
DMA_ERR	,	V_74
spi_master	,	V_162
context	,	V_54
lock	,	V_46
SPI_CPHA	,	V_141
bfin_spi_setup	,	F_72
id	,	V_168
write	,	V_114
"problem starting queue (%d)\n"	,	L_62
baud	,	V_24
likely	,	F_12
dma_enable_irq	,	F_60
write_TDBR	,	F_27
work	,	V_117
"dma receive: fifo/buffer overflow\n"	,	L_8
BIT_CTL_SENDOPT	,	V_110
spi_irq	,	V_62
"read: write_TDBR\n"	,	L_4
bfin_spi_stop_queue	,	F_96
dma_channel_active	,	F_114
"disable dma channel irq%d\n"	,	L_9
IRQ_HANDLED	,	V_64
"doing DMA in to %p (size %zx)\n"	,	L_21
bfin_spi_start_queue	,	F_95
BIT_STAT_TXS	,	V_71
ssel	,	V_154
write_CTRL	,	F_3
bfin5xx_spi_chip	,	V_126
status	,	V_87
bfin_spi_cleanup	,	F_87
DMAFLOW_AUTO	,	V_104
DRV_DESC	,	V_183
flag	,	V_17
DI_EN	,	V_106
kfree	,	F_86
"ctl_reg is 0x%x, flag_reg is 0x%x\n"	,	L_49
flags	,	V_45
pump_transfers	,	V_63
BIT_CTL_EMISO	,	V_134
BIT_CTL_OPENDRAIN	,	V_133
list_add_tail	,	F_71
DRV_NAME	,	V_182
"unsupported spi modes detected\n"	,	L_36
"BFIN_SPI"	,	L_45
bfin_spi_giveback	,	F_35
BIT_CTL_WORDSIZE	,	V_95
"now pumping a transfer: width is %d, len is %d\n"	,	L_18
local_irq_restore	,	F_61
mode_bits	,	V_167
transfers	,	V_41
bits_per_word	,	V_81
u16	,	T_1
bfin_spi_cs_active	,	F_11
workqueue	,	V_47
bfin_spi_remove	,	F_112
gpio_set_value	,	F_15
ESHUTDOWN	,	V_124
gpio_direction_output	,	F_80
tranf_success	,	V_85
invalidate_dcache_range	,	F_56
"transfer: unsupported bits_per_word\n"	,	L_16
BIT_CTL_PSSE	,	V_135
"IO write error!\n"	,	L_27
ctl_reg	,	V_23
platform_driver_probe	,	F_121
DONE_STATE	,	V_43
"transfer: still running ...\n"	,	L_12
"peripheral_request() error\n"	,	L_51
delay_usecs	,	V_89
pio_interrupt	,	V_112
EINVAL	,	V_99
"IO write: cr is 0x%x\n"	,	L_25
cs_chg_udelay	,	V_19
enable_irq	,	F_62
BIT_CTL_MASTER	,	V_146
flag_reg	,	V_186
"No spi pio irq specified\n"	,	L_56
__init	,	T_5
__exit	,	T_8
udelay	,	F_17
"cannot allocate chip data\n"	,	L_32
complete	,	V_53
ERROR_STATE	,	V_76
queue	,	V_118
msg	,	V_34
transfer_list	,	V_39
data	,	V_77
bfin_spi_pio_irq_handler	,	F_39
peripheral_request_list	,	F_106
disable_dma	,	F_50
mode	,	V_139
pdev	,	V_21
gpio_free	,	F_83
u32	,	T_2
bfin_spi_driver	,	V_187
limit	,	V_9
len_in_bytes	,	V_61
dma_channel	,	V_68
pump_messages	,	V_48
peripheral_free	,	F_84
cur_transfer	,	V_38
tasklet_schedule	,	F_41
read	,	V_115
out_error_ioremap	,	V_178
resource	,	V_163
spi_transfer	,	V_36
"timeout waiting for SPIF"	,	L_7
rx_buf	,	V_92
bfin_bfin_spi_transfer_ops_u8	,	V_98
"transfer: drv_data-&gt;ops is %p, chip-&gt;ops is %p, u8_ops is %p\n"	,	L_17
"doing autobuffer DMA out.\n"	,	L_20
spi	,	V_94
bfin_spi_probe	,	F_100
dma_disable_irq	,	F_76
bfin_spi_pump_messages	,	F_64
transfer	,	V_79
spin_lock_irqsave	,	F_36
cleanup	,	V_170
platform_set_drvdata	,	F_107
platform_get_drvdata	,	F_113
SPI_LSB_FIRST	,	V_142
ENXIO	,	V_177
write_FLAG	,	F_14
ctrl_reg	,	V_185
bfin_spi_exit	,	F_122
"state is set to: baud %d, flag 0x%x, ctl 0x%x\n"	,	L_29
" Slave Select not under software control!\n"	,	L_38
running	,	V_119
spi_register_master	,	F_108
cur_chip	,	V_20
SSYNC	,	F_22
busy	,	V_120
"%d bits_per_word is not supported\n"	,	L_35
RESTART	,	V_105
request_dma	,	F_74
IORESOURCE_MEM	,	V_172
bfin_spi_restore_state	,	F_20
"that the SPI framework manages\n"	,	L_34
BIT_CTL_GM	,	V_136
dev_name	,	F_94
irqreturn_t	,	T_4
dev_warn	,	F_46
BIT_CTL_LSBF	,	V_145
bfin5xx_spi_master	,	V_160
"Unable to request BlackFin SPI DMA channel\n"	,	L_43
bfin_spi_disable	,	F_4
dev_id	,	V_56
master	,	V_123
"the first transfer len is %d\n"	,	L_30
dma_requested	,	V_149
bfin_spi_u16_writer	,	F_30
resource_size	,	F_104
queue_work	,	F_37
container_of	,	F_65
bfin_spi_init	,	F_120
read_FLAG	,	F_13
sclk	,	V_6
BIT_CTL_CPHA	,	V_144
bfin_spi_transfer	,	F_69
platform_data	,	V_165
n_bytes	,	V_57
"BFIN_SPI_DMA"	,	L_42
cpu_relax	,	F_9
spi_alloc_master	,	F_101
