{"Source Block": ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@149:159@HdlStmAssign", "assign m_axi_arcache = s_rd_axi_arcache;\nassign m_axi_arprot = s_rd_axi_arprot;\nassign s_rd_axi_arready = m_axi_arready;\n\nassign s_rd_axi_rvalid = m_axi_rvalid;\nassign s_rd_axi_rresp = m_axi_rresp;\nassign s_rd_axi_rdata = m_axi_rdata;\nassign s_rd_axi_rlast = m_axi_rlast;\nassign m_axi_rready = s_rd_axi_rready;\n\nendmodule\n"], "Clone Blocks": [["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@146:156", "assign m_axi_arlen = s_rd_axi_arlen;\nassign m_axi_arsize = s_rd_axi_arsize;\nassign m_axi_arburst = s_rd_axi_arburst;\nassign m_axi_arcache = s_rd_axi_arcache;\nassign m_axi_arprot = s_rd_axi_arprot;\nassign s_rd_axi_arready = m_axi_arready;\n\nassign s_rd_axi_rvalid = m_axi_rvalid;\nassign s_rd_axi_rresp = m_axi_rresp;\nassign s_rd_axi_rdata = m_axi_rdata;\nassign s_rd_axi_rlast = m_axi_rlast;\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@150:159", "assign m_axi_arprot = s_rd_axi_arprot;\nassign s_rd_axi_arready = m_axi_arready;\n\nassign s_rd_axi_rvalid = m_axi_rvalid;\nassign s_rd_axi_rresp = m_axi_rresp;\nassign s_rd_axi_rdata = m_axi_rdata;\nassign s_rd_axi_rlast = m_axi_rlast;\nassign m_axi_rready = s_rd_axi_rready;\n\nendmodule\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@148:158", "assign m_axi_arburst = s_rd_axi_arburst;\nassign m_axi_arcache = s_rd_axi_arcache;\nassign m_axi_arprot = s_rd_axi_arprot;\nassign s_rd_axi_arready = m_axi_arready;\n\nassign s_rd_axi_rvalid = m_axi_rvalid;\nassign s_rd_axi_rresp = m_axi_rresp;\nassign s_rd_axi_rdata = m_axi_rdata;\nassign s_rd_axi_rlast = m_axi_rlast;\nassign m_axi_rready = s_rd_axi_rready;\n\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@145:155", "assign m_axi_araddr = s_rd_axi_araddr;\nassign m_axi_arlen = s_rd_axi_arlen;\nassign m_axi_arsize = s_rd_axi_arsize;\nassign m_axi_arburst = s_rd_axi_arburst;\nassign m_axi_arcache = s_rd_axi_arcache;\nassign m_axi_arprot = s_rd_axi_arprot;\nassign s_rd_axi_arready = m_axi_arready;\n\nassign s_rd_axi_rvalid = m_axi_rvalid;\nassign s_rd_axi_rresp = m_axi_rresp;\nassign s_rd_axi_rdata = m_axi_rdata;\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@151:159", "assign s_rd_axi_arready = m_axi_arready;\n\nassign s_rd_axi_rvalid = m_axi_rvalid;\nassign s_rd_axi_rresp = m_axi_rresp;\nassign s_rd_axi_rdata = m_axi_rdata;\nassign s_rd_axi_rlast = m_axi_rlast;\nassign m_axi_rready = s_rd_axi_rready;\n\nendmodule\n"]], "Diff Content": {"Delete": [[154, "assign s_rd_axi_rresp = m_axi_rresp;\n"]], "Add": []}}