[{"name":"謝祥圓","email":"","latestUpdate":"2017-02-08 22:05:07","objective":"最佳化組合邏輯之演算法，可規劃邏輯元件，組合邏輯之VLSI設計，使用MSI與標準電路元件設計多層邏輯，使用閘陣列設計，循序邏輯之元件，循序邏輯之分析與合成，VLSI之設計與測試技巧，各種CALD軟體工具介紹。","schedule":"01). 02/25 - 課程概述與評分標準\n                  CH1 – Review of Logic Design Fundamentals (1)\n02). 03/04 - CH1 – Review of Logic Design Fundamentals (2)\n03). 03/11 - CH1 – Review of Logic Design Fundamentals (3)\n04). 03/18 - CH2 – Introduction to Verilog (1)\n05). 03/25 - CH2 – Introduction to Verilog (2)\n06). 04/01 - CH2 – Introduction to Verilog (3)\n07). 04/08 - CH2 – Introduction to Verilog (4)\n                               小考\n08). 04/15 - CH3 – Introduction to Programmable Logic Devices\n09). 04/22 - 期中考\n10). 04/29 - CH4 –  Design Example\n11). 05/06 -四技二專統一入學測驗\n12). 05/13 - CH5 – SM Charts and Microprogramming (1)\n13). 05/20 - CH5 – SM Charts and Microprogramming (2)\n14). 05/27 - CH6 – Designing with Field Programmable Gate Arrays\n15). 06/03 - CH7  -   Floating-Point Arithmetic\n16). 06/10 - CH8 – Additional Topics in Verilog\n                               小考\n17). 06/17 - CH9 – Design of a RISC Microprocessor\n18). 06/24 - 期末考","scorePolicy":"(1). 平常成績佔30% (含點名與小考等)。\n    a). 點名兩次(10%)。\n    b). 小考兩次(20%)。\n(2). 期中考試佔35%。\n(3). 期末專題佔35%。","materials":"Charles Roth，”Digital Systems Design Using Verilog”，International  Edition，CENGAGE Learning (蒼海圖書有限公司)，2014年。(ISBN-13: 978-1-305-12074-7)\n\n老師聯絡方式\nyuanmadoka@gmail.com\n或\nhyhsieh@ntut.edu.tw","foreignLanguageTextbooks":true}]
