|--------------------------------------------------------------|
|- ispLEVER Classic 2.0.00.17.20.15 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  untitled
Project Path         :  U:\slei
Project Fitted on    :  Tue Jan 24 16:05:24 2017

Device               :  M4032_30
Package              :  44
GLB Input Mux Size   :  6
Available Blocks     :  2
Speed                :  -10
Part Number          :  LC4032V-10T44I
Source Format        :  ABEL_Schematic


// Project 'untitled' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.01 secs
Partition Time                  0.00 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                3
Total Logic Functions           12
  Total Output Pins             12
  Total Bidir I/O Pins          0
  Total Buried Nodes            0
Total Flip-Flops                12
  Total D Flip-Flops            5
  Total T Flip-Flops            7
  Total Latches                 0
Total Product Terms             62

Total Reserved Pins             0
Total Locked Pins               15
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             1
Total Unique Clock Enables      0
Total Unique Resets             0
Total Unique Presets            0

Fmax Logic Levels               1


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  2        1      1    -->    50
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           28       14     14    -->    50
Logic Functions                    32       12     20    -->    37
  Input Registers                  30        0     30    -->     0

GLB Inputs                         72       13     59    -->    18
Logical Product Terms             160       50    110    -->    31
Occupied GLBs                       2        2      0    -->   100
Macrocells                         32       12     20    -->    37

Control Product Terms:
  GLB Clock/Clock Enables           2        0      2    -->     0
  GLB Reset/Presets                 2        0      2    -->     0
  Macrocell Clocks                 32        0     32    -->     0
  Macrocell Clock Enables          32        0     32    -->     0
  Macrocell Enables                32        0     32    -->     0
  Macrocell Resets                 32        0     32    -->     0
  Macrocell Presets                32        0     32    -->     0

Global Routing Pool                64       13     51    -->    20
  GRP from IFB                     ..        1     ..    -->    ..
    (from input signals)           ..        1     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       12     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      0     0     0      2/15     0    0      0             16        0        0
  GLB    B      0    13    13     12/15     0   12      0              4       50       13
-------------------------------------------------------------------------------------------
TOTALS:         0    13    13     14/30     0   12      0             20       50       13

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   0      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
--------------------------------------------------------------------------
1     | TDI   |   -  |    |        |                 |       |
2     |  I_O  |   0  | A5 |        |                 |       |
3     |  I_O  |   0  | A6 |        |                 |       |
4     |  I_O  |   0  | A7 |        |                 |       |
5     |GNDIO0 |   -  |    |        |                 |       |
6     |VCCIO0 |   -  |    |        |                 |       |
7     |  I_O  |   0  | A8 |        |                 |       |
8     |  I_O  |   0  | A9 |        |                 |       |
9     |  I_O  |   0  | A10|        |                 |       |
10    | TCK   |   -  |    |        |                 |       |
11    | VCC   |   -  |    |        |                 |       |
12    | GND   |   -  |    |        |                 |       |
13    |  I_O  |   0  | A12|        |                 |       |
14    |  I_O  |   0  | A13|    *   |LVCMOS18         | Input |CountDown
15    |  I_O  |   0  | A14|        |                 |       |
16    |  I_O  |   0  | A15|        |                 |       |
17    |INCLK2 |   1  |    |        |                 |       |
18    |  I_O  |   1  | B0 |    *   |LVCMOS18         | Output|Q3
19    |  I_O  |   1  | B1 |    *   |LVCMOS18         | Output|Q2
20    |  I_O  |   1  | B2 |    *   |LVCMOS18         | Output|Q1
21    |  I_O  |   1  | B3 |    *   |LVCMOS18         | Output|Q0
22    |  I_O  |   1  | B4 |        |                 |       |
23    | TMS   |   -  |    |        |                 |       |
24    |  I_O  |   1  | B5 |    *   |LVCMOS18         | Output|Q7
25    |  I_O  |   1  | B6 |    *   |LVCMOS18         | Output|Q6
26    |  I_O  |   1  | B7 |    *   |LVCMOS18         | Output|Q5
27    |GNDIO1 |   -  |    |        |                 |       |
28    |VCCIO1 |   -  |    |        |                 |       |
29    |  I_O  |   1  | B8 |    *   |LVCMOS18         | Output|Q4
30    |  I_O  |   1  | B9 |        |                 |       |
31    |  I_O  |   1  | B10|    *   |LVCMOS18         | Output|Q11
32    | TDO   |   -  |    |        |                 |       |
33    | VCC   |   -  |    |        |                 |       |
34    | GND   |   -  |    |        |                 |       |
35    |  I_O  |   1  | B12|    *   |LVCMOS18         | Output|Q10
36    |  I_O  |   1  | B13|    *   |LVCMOS18         | Output|Q9
37    |  I_O  |   1  | B14|    *   |LVCMOS18         | Output|Q8
38    | I_O/OE|   1  | B15|        |                 |       |
39    |INCLK0 |   0  |    |    *   |LVCMOS18         | Input |Clock
40    | I_O/OE|   0  | A0 |        |                 |       |
41    |  I_O  |   0  | A1 |    *   |LVCMOS18         | Input |Mode
42    |  I_O  |   0  | A2 |        |                 |       |
43    |  I_O  |   0  | A3 |        |                 |       |
44    |  I_O  |   0  | A4 |        |                 |       |
--------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type         Pullup Signal
--------------------------------------
  39  -- INCLK    --      Up Clock
  14   A  I/O   1 -B      Up CountDown
  41   A  I/O     --      Up Mode
--------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P       Slew Pullup Signal
-----------------------------------------------------------------
  21   B  1  1   1  1 DFF      R         1 -B  Fast     Up Q0
  20   B  5  1   5  1 DFF      R         1 -B  Fast     Up Q1
  35   B 13  1   3  1 TFF      R         1 -B  Fast     Up Q10
  31   B 13  1   6  2 TFF      R         1 -B  Fast     Up Q11
  19   B  5  1   5  1 DFF      R         1 -B  Fast     Up Q2
  18   B  5  1   4  1 DFF      R         1 -B  Fast     Up Q3
  29   B  5  1   2  1 TFF      R         1 -B  Fast     Up Q4
  26   B  9  1   5  1 TFF      R         1 -B  Fast     Up Q5
  25   B  9  1   3  1 TFF      R         1 -B  Fast     Up Q6
  24   B  9  1   9  2 DFF      R         1 -B  Fast     Up Q7
  37   B  9  1   2  1 TFF      R         1 -B  Fast     Up Q8
  36   B 13  1   5  1 TFF      R         1 -B  Fast     Up Q9
-----------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P       Slew Pullup Signal
-----------------------------------------------------------------
-----------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~



PostFit_Equations
~~~~~~~~~~~~~~~~~
Q0.D = !Q0.Q ; (1 pterm, 1 signal)
Q0.C = Clock ; (1 pterm, 1 signal)

Q1.D = !CountDown & !Q3.Q & !Q1.Q & Q0.Q
    # CountDown & Q3.Q & !Q0.Q
    # !CountDown & Q1.Q & !Q0.Q
    # CountDown & Q1.Q & Q0.Q
    # CountDown & Q2.Q & !Q1.Q & !Q0.Q ; (5 pterms, 5 signals)
Q1.C = Clock ; (1 pterm, 1 signal)

Q10.T = CountDown & Q11.Q & !Q10.Q & !Q8.Q & !Q7.Q & !Q6.Q & !Q5.Q & !Q4.Q
       & !Q3.Q & !Q2.Q & !Q1.Q & !Q0.Q
    # CountDown & Q10.Q & !Q9.Q & !Q8.Q & !Q7.Q & !Q6.Q & !Q5.Q & !Q4.Q
       & !Q3.Q & !Q2.Q & !Q1.Q & !Q0.Q
    # !CountDown & Q9.Q & Q8.Q & Q7.Q & !Q6.Q & !Q5.Q & Q4.Q & Q3.Q & !Q2.Q
       & !Q1.Q & Q0.Q ; (3 pterms, 13 signals)
Q10.C = Clock ; (1 pterm, 1 signal)

Q11.T = !CountDown & !Q11.Q & Q10.Q & Q9.Q & Q8.Q & Q7.Q & !Q6.Q & !Q5.Q
       & Q4.Q & Q3.Q & !Q2.Q & !Q1.Q & Q0.Q
    # !CountDown & Q11.Q & !Q9.Q & Q8.Q & Q7.Q & !Q6.Q & !Q5.Q & Q4.Q & Q3.Q
       & !Q2.Q & !Q1.Q & Q0.Q
    # !CountDown & Q11.Q & !Q10.Q & Q8.Q & Q7.Q & !Q6.Q & !Q5.Q & Q4.Q & Q3.Q
       & !Q2.Q & !Q1.Q & Q0.Q
    # CountDown & !Q10.Q & !Q9.Q & !Q8.Q & !Q7.Q & !Q6.Q & !Q5.Q & !Q4.Q
       & !Q3.Q & !Q2.Q & !Q1.Q & !Q0.Q
    # CountDown & Q11.Q & Q9.Q & !Q7.Q & !Q6.Q & !Q5.Q & !Q4.Q & !Q3.Q & !Q2.Q
       & !Q1.Q & !Q0.Q
    # CountDown & Q11.Q & !Q8.Q & !Q7.Q & !Q6.Q & !Q5.Q & !Q4.Q & !Q3.Q
       & !Q2.Q & !Q1.Q & !Q0.Q ; (6 pterms, 13 signals)
Q11.C = Clock ; (1 pterm, 1 signal)

Q2.D = !CountDown & Q2.Q & !Q1.Q
    # Q2.Q & Q1.Q & !Q0.Q
    # CountDown & Q2.Q & Q0.Q
    # CountDown & Q3.Q & !Q2.Q & !Q0.Q
    # !CountDown & !Q2.Q & Q1.Q & Q0.Q ; (5 pterms, 5 signals)
Q2.C = Clock ; (1 pterm, 1 signal)

Q3.D = CountDown & !Q3.Q & !Q2.Q & !Q1.Q & !Q0.Q
    # CountDown & Q3.Q & !Q1.Q & Q0.Q
    # !CountDown & Q2.Q & Q1.Q & Q0.Q
    # !CountDown & Q3.Q & !Q0.Q ; (4 pterms, 5 signals)
Q3.C = Clock ; (1 pterm, 1 signal)

Q4.T = CountDown & !Q3.Q & !Q2.Q & !Q1.Q & !Q0.Q
    # !CountDown & Q3.Q & !Q2.Q & !Q1.Q & Q0.Q ; (2 pterms, 5 signals)
Q4.C = Clock ; (1 pterm, 1 signal)

Q5.T = CountDown & !Q7.Q & Q6.Q & !Q4.Q & !Q3.Q & !Q2.Q & !Q1.Q & !Q0.Q
    # CountDown & Q7.Q & !Q5.Q & !Q4.Q & !Q3.Q & !Q2.Q & !Q1.Q & !Q0.Q
    # CountDown & !Q7.Q & Q5.Q & !Q4.Q & !Q3.Q & !Q2.Q & !Q1.Q & !Q0.Q
    # !CountDown & Q5.Q & Q4.Q & Q3.Q & !Q2.Q & !Q1.Q & Q0.Q
    # !CountDown & !Q7.Q & Q4.Q & Q3.Q & !Q2.Q & !Q1.Q & Q0.Q ; (5 pterms, 9 signals)
Q5.C = Clock ; (1 pterm, 1 signal)

Q6.T = CountDown & Q7.Q & !Q6.Q & !Q4.Q & !Q3.Q & !Q2.Q & !Q1.Q & !Q0.Q
    # CountDown & Q6.Q & !Q5.Q & !Q4.Q & !Q3.Q & !Q2.Q & !Q1.Q & !Q0.Q
    # !CountDown & Q5.Q & Q4.Q & Q3.Q & !Q2.Q & !Q1.Q & Q0.Q ; (3 pterms, 9 signals)
Q6.C = Clock ; (1 pterm, 1 signal)

Q7.D = Q7.Q & !Q5.Q & Q4.Q & !Q3.Q
    # !CountDown & Q7.Q & !Q4.Q
    # Q7.Q & !Q3.Q & Q0.Q
    # CountDown & Q7.Q & Q3.Q
    # !CountDown & Q7.Q & !Q0.Q
    # CountDown & !Q7.Q & !Q6.Q & !Q5.Q & !Q4.Q & !Q3.Q & !Q2.Q & !Q1.Q
       & !Q0.Q
    # !CountDown & Q6.Q & Q5.Q & Q4.Q & Q3.Q & !Q2.Q & !Q1.Q & Q0.Q
    # Q7.Q & Q2.Q
    # Q7.Q & Q1.Q ; (9 pterms, 9 signals)
Q7.C = Clock ; (1 pterm, 1 signal)

Q8.T = CountDown & !Q7.Q & !Q6.Q & !Q5.Q & !Q4.Q & !Q3.Q & !Q2.Q & !Q1.Q
       & !Q0.Q
    # !CountDown & Q7.Q & !Q6.Q & !Q5.Q & Q4.Q & Q3.Q & !Q2.Q & !Q1.Q & Q0.Q ; (2 pterms, 9 signals)
Q8.C = Clock ; (1 pterm, 1 signal)

Q9.T = CountDown & !Q11.Q & Q10.Q & !Q8.Q & !Q7.Q & !Q6.Q & !Q5.Q & !Q4.Q
       & !Q3.Q & !Q2.Q & !Q1.Q & !Q0.Q
    # CountDown & Q11.Q & !Q9.Q & !Q8.Q & !Q7.Q & !Q6.Q & !Q5.Q & !Q4.Q
       & !Q3.Q & !Q2.Q & !Q1.Q & !Q0.Q
    # CountDown & !Q11.Q & Q9.Q & !Q8.Q & !Q7.Q & !Q6.Q & !Q5.Q & !Q4.Q
       & !Q3.Q & !Q2.Q & !Q1.Q & !Q0.Q
    # !CountDown & Q9.Q & Q8.Q & Q7.Q & !Q6.Q & !Q5.Q & Q4.Q & Q3.Q & !Q2.Q
       & !Q1.Q & Q0.Q
    # !CountDown & !Q11.Q & Q8.Q & Q7.Q & !Q6.Q & !Q5.Q & Q4.Q & Q3.Q & !Q2.Q
       & !Q1.Q & Q0.Q ; (5 pterms, 13 signals)
Q9.C = Clock ; (1 pterm, 1 signal)




