Title,Authors,Platform,Cited_url,Cited_count,Year
Silicon odometer: An on-chip reliability monitor for measuring frequency degradation of digital circuits,"TH Kim, R Persaud, CH Kim","IEEE Journal of Solid-State Circuits 43 (4), 874-880",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9680027004639403674,295,2008
A scaling roadmap and performance evaluation of in-plane and perpendicular MTJ based STT-MRAMs for high-density cache memory,"KC Chun, H Zhao, JD Harms, TH Kim, JP Wang, CH Kim","IEEE Journal of Solid-State Circuits 48 (2), 598-610",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14811110561430769450,245,2012
"A 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing","TH Kim, J Liu, J Keane, CH Kim","IEEE Journal of Solid-State Circuits 43 (2), 518-529",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3184352411620427605,210,2008
A high-density subthreshold SRAM with data-independent bitline leakage and virtual ground replica scheme,"TH Kim, J Liu, J Keane, CH Kim",2007 IEEE International Solid-State Circuits Conference. Digest of Technical …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4915179051811265347,176,2007
An on-chip NBTI sensor for measuring PMOS threshold voltage degradation,"J Keane, TH Kim, CH Kim","IEEE transactions on very large scale integration (VLSI) systems 18 (6), 947-956",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11026134878299210782,166,2009
Utilizing reverse short-channel effect for optimal subthreshold circuit design,"TH Kim, J Keane, H Eom, CH Kim","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 15 (7), 821-829",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9902702399963417595,143,2007
"A Voltage Scalable 0.26 V, 64 kb 8T SRAM With V ","TH Kim, J Liu, CH Kim","Solid-State Circuits, IEEE Journal of 44 (6), 1785-1795",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6355539591657278095,130,2009
"A Voltage Scalable 0.26 V, 64 kb 8T SRAM With V","TH Kim, J Liu, CH Kim","IEEE Journal of Solid-State Circuits 44 (6), 1785-1795",,130,2009
A multi-story power delivery technique for 3D integrated circuits,"P Jain, TH Kim, J Keane, CH Kim",Proceedings of the 2008 international symposium on Low Power Electronics …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10771979609173193261,76,2008
Subthreshold logical effort: a systematic framework for optimal subthreshold device sizing,"J Keane, H Eom, TH Kim, S Sapatnekar, C Kim","Proceedings of the 43rd annual Design Automation Conference, 425-428",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3225864929111876459,70,2006
An 8T subthreshold SRAM cell utilizing reverse short channel effect for write margin and read performance improvement,"TH Kim, J Liu, CH Kim","2007 IEEE Custom Integrated Circuits Conference, 241-244",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1717716963491147545,61,2007
The shuttle nanoelectromechanical nonvolatile memory,"V Pott, GL Chua, R Vaddi, JML Tsai, TT Kim","IEEE transactions on electron devices 59 (4), 1137-1143",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7234454221813374642,41,2012
Design of an ultra-low voltage 9T SRAM with equalized bitline leakage and CAM-assisted energy efficiency improvement,"B Wang, TQ Nguyen, AT Do, J Zhou, M Je, TTH Kim","IEEE Transactions on Circuits and Systems I: Regular Papers 62 (2), 441-448",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16151616114799112244,39,2014
Semiconductor device with programmable impedance control circuit,"UR Cho, TH Kim, JS Yang","US Patent 6,839,286",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12671740055000527174,37,2005
0.77 fJ/bit/search content addressable memory using small match line swing and automated background checking scheme for variation tolerance,"AT Do, C Yin, K Velayudhan, ZC Lee, KS Yeo, TTH Kim","IEEE Journal of Solid-State Circuits 49 (7), 1487-1498",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13599838258925048080,33,2014
On-chip reliability monitors for measuring circuit degradation,"J Keane, T Kim, X Wang, CH Kim","Microelectronics Reliability 50 (8), 1039-1053",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3544594734203264891,31,2010
Semiconductor device with impedance control circuit,"TH Kim, UR Cho, NS Kim","US Patent 6,947,336",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4493855818977939464,31,2005
A 1.2-V 1.5-Gb/s 72-Mb DDR3 SRAM,"UR Cho, TH Kim, YJ Yoon, JC Lee, DG Bae, NS Kim, KY Kim, YJ Son, ...","IEEE Journal of Solid-State Circuits 38 (11), 1943-1951",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16009946462477264976,28,2003
Circuits and design structures for monitoring NBTI (negative bias temperature instability) effect and/or PBTI (positive bias temperature instability) effect,"CTK Chuang, JJ Kim, TH Kim, PF Lu, S Mukhopadhyay, RM Rao, S Wang","US Patent 7,642,864",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4694237193696683978,27,2010
Silicon odometers: Compact in situ aging sensors for robust system design,"X Wang, J Keane, TTH Kim, P Jain, Q Tang, CH Kim","IEEE micro 34 (6), 74-85",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10222396294159972342,26,2014
Circuit techniques for ultra-low power subthreshold SRAMs,"TH Kim, J Liu, J Keane, CH Kim","2008 IEEE International Symposium on Circuits and Systems, 2574-2577",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14027155704034931743,25,2008
Stack sizing for optimal current drivability in subthreshold circuits,"J Keane, H Eom, TH Kim, S Sapatnekar, C Kim","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16 (5), 598-602",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8365454657688935155,24,2008
A 457 nW near-threshold cognitive multi-functional ECG processor for long-term cardiac monitoring,"X Liu, J Zhou, Y Yang, B Wang, J Lan, C Wang, J Luo, WL Goh, TTH Kim, ...","IEEE Journal of Solid-State Circuits 49 (11), 2422-2434",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1726240941862982018,23,2014
Impact analysis of nbti/pbti on sram v min and design techniques for improved sram v min,"TTH Kim, ZH Kong","JSTS: Journal of Semiconductor Technology and Science 13 (2), 87-97",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6114221572891885729,22,2013
"A 5.61 pJ, 16 kb 9T SRAM with single-ended equalized bitlines and fast local write-back for cell stability improvement","Q Li, B Wang, TT Kim",2012 proceedings of the European solid-state device research conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1512278774868084384,22,2012
An SRAM Reliability Test Macro for Fully Automated Statistical Measurements of,"TTH Kim, W Zhang, CH Kim","IEEE Transactions on Circuits and Systems I: Regular Papers 59 (3), 584-593",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6540737957908145133,20,2011
A Ring-Oscillator-Based Reliability Monitor for Isolated Measurement of NBTI and PBTI in High-,"TTH Kim, PF Lu, KA Jenkins, CH Kim",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 (7 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1310182113980273963,19,2014
SRAM array structures for energy efficiency enhancement,"A Garg, TTH Kim","IEEE Transactions on Circuits and Systems II: Express Briefs 60 (6), 351-355",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12518073858938150683,18,2013
Design and analysis of double-gate MOSFETs for ultra-low power radio frequency identification (RFID): device and circuit co-design,"R Vaddi, RP Agarwal, S Dasgupta, TT Kim","Journal of Low Power Electronics and Applications 1 (2), 277-302",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6529052545179540889,18,2011
A 7nm CMOS technology platform for mobile and high performance compute application,"S Narasimha, B Jagannathan, A Ogino, D Jaeger, B Greene, C Sheraw, ...","2017 IEEE International Electron Devices Meeting (IEDM), 29.5. 1-29.5. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13712884231276586977,17,2017
Reliability monitoring ring oscillator structures for isolated/combined NBTI and PBTI measurement in high-k metal gate technologies,"JJ Kim, BP Linder, RM Rao, TH Kim, PF Lu, KA Jenkins, CH Kim, ...","2011 International Reliability Physics Symposium, 2B. 4.1-2B. 4.4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5274297730586891692,17,2011
A 220-mV power-on-reset based self-starter with 2-nW quiescent power for thermoelectric energy harvesting systems,"A Das, Y Gao, TTH Kim","IEEE Transactions on Circuits and Systems I: Regular Papers 64 (1), 217-226",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17217436340397928958,16,2016
A 3-Gb/s/ch simultaneous bidirectional capacitive coupling transceiver for 3DICs,"MTL Aung, E Lim, T Yoshikawa, TTH Kim","IEEE Transactions on Circuits and Systems II: Express Briefs 61 (9), 706-710",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13903861244258033263,15,2014
A 457-nW cognitive multi-functional ECG processor,"X Liu, J Zhou, Y Yang, B Wang, J Lan, C Wang, J Luo, WL Goh, TTH Kim, ...","2013 IEEE Asian Solid-State Circuits Conference (A-SSCC), 141-144",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17279850987704860213,15,2013
An 88% Efficiency 0.1–300-,"K Rawy, T Yoo, TTH Kim","IEEE Journal of Solid-State Circuits 53 (10), 2751-2762",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4586774423086440861,14,2018
SRAM devices and circuits optimization toward energy efficiency in multi-Vth CMOS,"B Wang, J Zhou, TTH Kim","Microelectronics Journal 46 (3), 265-272",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5773056333008129813,14,2015
A 128-channel spike sorting processor featuring 0.175 µW and 0.0033 mm,"SMA Zeinolabedin, AT Do, D Jeon, D Sylvester, TTH Kim","2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits), 1-2",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5743601876754433606,13,2016
0.2 V 8T SRAM with PVT-aware bitline sensing and column-based data randomization,"AT Do, ZC Lee, B Wang, IJ Chang, X Liu, TTH Kim","IEEE Journal of Solid-State Circuits 51 (6), 1487-1498",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3037904810799446281,13,2016
Maximization of SRAM energy efficiency utilizing MTCMOS technology,"B Wang, J Zhou, TT Kim","2012 4th Asia Symposium on Quality Electronic Design (ASQED), 35-40",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9477765950790058191,13,2012
Sensing margin enhancement techniques for ultra-low-voltage SRAMs utilizing a bitline-boosting current and equalized bitline leakage,"AT Do, TQ Nguyen, KS Yeo, TTH Kim","IEEE Transactions on Circuits and Systems II: Express Briefs 59 (12), 868-872",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10359391249890101674,12,2012
Design of simultaneous bi-directional transceivers utilizing capacitive coupling for 3DICs in face-to-face configuration,"MTL Aung, E Lim, T Yoshikawa, TTH Kim",IEEE Journal on Emerging and Selected Topics in Circuits and Systems 2 (2 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4768644753553937188,12,2012
Design of ring oscillator structures for measuring isolated NBTI and PBTI,"TT Kim, PF Lu, CH Kim","2012 IEEE International Symposium on Circuits and Systems, 1580-1583",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16832136452686629103,12,2012
Synchronous mirror delay circuit with adjustable locking range,"TH Kim, YJ Yoon, NS Kim, KJ Lee","US Patent 6,933,758",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5282964050032222151,12,2005
A 76% efficiency boost converter with 220mV self-startup and 2nW quiescent power for high resistance thermo-electric energy harvesting,"A Das, Y Gao, TTH Kim",ESSCIRC Conference 2015-41st European Solid-State Circuits Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14334898956548835425,11,2015
A 0.2 V 16Kb 9T SRAM with bitline leakage equalization and CAM-assisted write performance boosting for improving energy efficiency,"B Wang, TQ Nguyen, AT Do, J Zhou, M Je, TT Kim","2012 IEEE Asian Solid State Circuits Conference (A-SSCC), 73-76",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6224803430569954005,11,2012
An area and energy efficient ultra-low voltage level shifter with pass transistor and reduced-swing output buffer in 65-nm CMOS,TTH Kim,"IEEE Transactions on Circuits and Systems II: Express Briefs 65 (5), 607-611",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8083094821539612522,10,2018
A Self-Adaptive Time-Based MPPT With 96.2% Tracking Efficiency and a Wide Tracking Range of 10 ,"K Rawy, F Kalathiparambil, D Maurath, TTH Kim","IEEE Transactions on Circuits and Systems I: Regular Papers 64 (9), 2334-2345",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12448961817750764241,10,2017
2.31-Gb/s/ch area-efficient crosstalk canceled hybrid capacitive coupling interconnect for 3-D integration,"TH Lim, T Yoshikawa, TTH Kim",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (8 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6361386821582909661,10,2016
An ultralow-voltage sensor node processor with diverse hardware acceleration and cognitive sampling for intelligent sensing,"X Liu, J Zhou, C Wang, KH Chang, J Luo, J Lan, L Liao, YH Lam, Y Yang, ...","IEEE Transactions on Circuits and Systems II: Express Briefs 62 (12), 1149-1153",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9787116027393674017,10,2015
A 0.4 V 7T SRAM with write through virtual ground and ultra-fine grain power gating switches,"YL Yeoh, B Wang, X Yu, TT Kim","2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 3030-3033",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4647975595875802551,10,2013
Impacts of NBTI/PBTI on SRAM V,"TT Kim, ZH Kong","2011 International SoC Design Conference, 163-166",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6981680633036729457,10,2011
Design and scalability of a memory array utilizing anchor-free nanoelectromechanical nonvolatile memory device,"R Vaddi, V Pott, GL Chua, JTM Lin, TT Kim","IEEE Electron Device Letters 33 (9), 1315-1317",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14781526742392787461,9,2012
An area-and energy-efficient FIFO design using error-reduced data compression and near-threshold operation for image/video applications,"SMA Zeinolabedin, J Zhou, X Liu, TTH Kim",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 (11 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=63300353975130893,8,2014
Ultra-low power 12T dual port SRAM for hardware accelerators,"B Wang, J Zhou, TT Kim","2014 International SoC Design Conference (ISOCC), 274-275",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3619558890497015812,8,2014
A cantilever-based NEM nonvolatile memory utilizing electrostatic actuation and vibrational deactuation for high-temperature operation,"JK Gopal, AT Do, P Singh, GL Chua, TTH Kim","IEEE Transactions on Electron Devices 61 (6), 2177-2185",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10224674131577332159,7,2014
A low voltage 8-T SRAM with PVT-tracking bitline sensing margin enhancement for high operating temperature (up to 300 C),"TT Kim, N Le Ba","2013 IEEE Asian Solid-State Circuits Conference (A-SSCC), 233-236",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13881856618368048444,7,2013
NBTI/PBTI-aware WWL voltage control for half-selected cell stability improvement,"ZC Lee, KC Leong, ZH Kong, TTH Kim","IEEE Transactions on Circuits and Systems II: Express Briefs 60 (9), 602-606",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1278308978653108009,7,2013
Impedance control circuit in semiconductor device and impedance control method,"TH Kim, JS Kwon, UR Cho","US Patent 7,548,086",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7344865488475854311,7,2009
Integrated circuit with on-chip termination,"NS Kim, UR Cho, TH Kim","US Patent 6,930,508",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8336919873995921778,7,2005
A 0.016 mV/mA Cross-Regulation 5-Output SIMO DC–DC Buck Converter Using Output-Voltage-Aware Charge Control Scheme,"NS Pham, T Yoo, TTH Kim, CG Lee, KH Baek","IEEE Transactions on Power Electronics 33 (11), 9619-9630",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10258465575068377667,6,2017
A 260µW infrared gesture recognition system-on-chip for smart devices,"S Oh, N Le Ba, S Bang, J Jeong, D Blaauw, TT Kim, D Sylvester","2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits), 1-2",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7443749497829268149,6,2016
Design of a hybrid neural spike detection algorithm for implantable integrated brain circuits,"SMA Zeinolabedin, AT Do, KS Yeo, TTH Kim","2015 IEEE International Symposium on Circuits and Systems (ISCAS), 794-797",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15797589781209339376,6,2015
A 0.18 V charge-pumped DFF with 50.8% energy-delay reduction for near-/sub-threshold circuits,"B Wang, J Zhou, KH Chang, M Je, TT Kim","2013 IEEE Asian Solid-State Circuits Conference (A-SSCC), 121-124",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16352314334163691423,6,2013
Design of a power-efficient CAM using automated background checking scheme for small match line swing,"AT Do, C Yin, KS Yeo, TTH Kim","2013 Proceedings of the ESSCIRC (ESSCIRC), 209-212",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5006235042508917625,6,2013
Retention time characterization and optimization of logic-compatible embedded DRAM cells,"AT Do, H Yi, KS Yeo, TT Kim","2012 4th Asia Symposium on Quality Electronic Design (ASQED), 29-34",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9828564618650086356,6,2012
A 9T subthreshold SRAM bitcell with data-independent bitline leakage for improved bitline swing and variation tolerance,"Q Li, TT Kim","2010 IEEE Asia Pacific Conference on Circuits and Systems, 260-263",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8161834925095172404,6,2010
Impedance controller and impedance control method,"TH Kim, NS Kim, UR Cho","US Patent 7,170,318",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=742438779508215411,6,2007
Yield Enhancement of Face-to-Face Cu–Cu Bonding With Dual-Mode Transceivers in 3DICs,"T Yoshikawa, CS Tan, TTH Kim",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (3 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3926273165762081015,5,2016
"A 0.3 V, 49 fJ/conv.-step VCO-based delta sigma modulator with self-compensated current reference for variation tolerance","N Narasimman, TT Kim","ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference, 237-240",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10215467367606535702,5,2016
TSV-based PUF circuit for 3DIC sensor nodes in IoT applications,"C Wang, J Zhou, K Guruprasad, X Liu, R Weerasekera, TT Kim",2015 IEEE International Conference on Electron Devices and Solid-State …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3173900729100115669,5,2015
A 32kb 9T SRAM with PVT-tracking read margin enhancement for ultra-low voltage operation,"AT Do, KS Yeo, TTH Kim","2015 IEEE International Symposium on Circuits and Systems (ISCAS), 2553-2556",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1550481559970095180,5,2015
A 1.2 v multi gb/s/pin memory interface circuits with high linearity and low mismatch,"TH Kim, UR Cho, HG Byun","2005 IEEE International Symposium on Circuits and Systems, 1847-1850",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10910791138395913030,5,2005
Rapid interconnect development using an area accelerated electron beam inspection methodology,"J Shaw, R Guldi, T Kim, D Corum, J Ritchison, S Oestreich, J Lin, ...",Proceedings of the IEEE 2002 International Interconnect Technology …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7134340064011875349,5,2002
An Area Efficient 1024-Point Low Power Radix-2,"N Le Ba, TTH Kim","IEEE Transactions on Circuits and Systems I: Regular Papers 65 (10), 3291-3299",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7613533794661548764,4,2018
A time-based self-adaptive energy-harvesting MPPT with 5.1-µW power consumption and a wide tracking range of 10-µA to 1-mA,"K Rawy, FK George, D Maurath, TT Kim","ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference, 503-506",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6536561713290858337,4,2016
Design of self-biased fully differential receiver and crosstalk cancellation for capacitive coupled vertical interconnects in 3DICs,"MTL Aung, E Lim, T Yoshikawa, TT Kim","2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 966-969",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10956251382984924488,4,2013
NBTI/PBTI-aware wordline voltage control with no boosted supply for stability improvement of half-selected SRAM cells,"ZC Lee, KM Ho, ZH Kong, TT Kim","2012 International SoC Design Conference (ISOCC), 200-203",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2798511524488468559,4,2012
Design optimization of pulsed-mode electromechanical nonvolatile memory,"V Pott, R Vaddi, GL Chua, JTM Lin, TT Kim","IEEE Electron Device Letters 33 (8), 1207-1209",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2006264438201403435,4,2012
Impedance controllable ouput drive circuit in semiconductor device and impedance control method therefor,"TH Kim, JS Kwon, UR Cho","US Patent 7,385,414",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=75735099850339244,4,2008
Energy-efficient digital and wireless IC design for wireless smart sensing,"J Zhou, X Huang, C Wang, TTH Kim, Y Lian","Journal of Semiconductors 38 (10), 105005",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11291894096160742688,3,2017
An 8T SRAM with BTI-aware stability monitor and two-phase write operation for cell stability improvement in 28-nm FDSOI,"ZC Lee, MSM Siddiqui, ZH Kong, TTH Kim","ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference, 437-440",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9424294511451585488,3,2016
Anchor-free NEMS non-volatile memory cell for harsh environment data storage,"P Singh, GL Chua, YS Liang, KG Jayaraman, AT Do, TTH Kim","Journal of Micromechanics and Microengineering 24 (11), 115007",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9754341529960617979,3,2014
Design of a temperature-aware low-voltage SRAM with self-adjustable sensing margin enhancement for high-temperature applications up to 300° C,"TTH Kim, N Le Ba","IEEE Journal of Solid-State Circuits 49 (11), 2534-2546",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3197042202761831553,3,2014
An area-and power-efficient FIFO with error-reduced data compression for image/video processing,"SMA Zeinolabedin, J Zhou, X Liu, TT Kim","2014 IEEE International Symposium on Circuits and Systems (ISCAS), 2277-2280",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10993879123412706746,3,2014
Design challenges for VCO based ADCs for ultra-low power operation,"N Narasimman, TTH Kim","2013 International SoC Design Conference (ISOCC), 249-252",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9221047327597587413,3,2013
Analysis of SRAM hierarchical bitlines for optimal performance and variation tolerance,"Q Li, TT Kim","2011 International SoC Design Conference, 412-415",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2150234829599648194,3,2011
Voltage‐Mode 1.5 Gbps Interface Circuits for Chip‐to‐Chip Communication,"KJ Lee, TH Kim, UR Cho, HG Byun, S Kim","ETRI journal 27 (1), 81-88",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=959691236888033900,3,2005
"A 10-bit, 40 Msamples/s cascading folding and interpolating A/D converter with wide range error correction","T Kim, J Sung, S Kim, W Joo, SB You, S Kim",Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3943699363666150613,3,2000
An 88% Efficiency 2.4 μW to 15.6 μW Triboelectric Nanogenerator Energy Harvesting System Based on a Single-Comparator Control Algorithm,"K Rawy, R Sharma, HJ Yoon, U Khan, SW Kim, TT Kim","2018 IEEE Asian Solid-State Circuits Conference (A-SSCC), 33-36",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15727377502051627984,2,2018
An Area-Efficient 128-Channel Spike Sorting Processor for Real-Time Neural Recording With ,"AT Do, SMA Zeinolabedin, D Jeon, D Sylvester, TTH Kim","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27 (1), 126-137",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2075854107831488916,2,2018
A 12-bit multi-channel RR DAC using a shared resistor string scheme for area-efficient display source driver,"DK Jung, YH Jung, T Yoo, DH Yoon, BY Jung, TTH Kim, KH Baek","IEEE Transactions on Circuits and Systems I: Regular Papers 65 (11), 3688-3697",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3909907816825629606,2,2018
"A 1.2 V, 0.84 pJ/conv.-Step ultra-low power capacitance to digital converter for microphone based auscultation","N Narasimman, D Nag, KCT Chuan, TT Kim","2017 IEEE Custom Integrated Circuits Conference (CICC), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4014789054895169662,2,2017
A 0.3 PJ/access 8T data-aware SRAM utilizing column-based data encoding for ultra-low power applications,"AT Do, SMA Zeinolabedin, TT Kim","2016 IEEE Asian Solid-State Circuits Conference (A-SSCC), 173-176",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4858735255468994135,2,2016
A 0.6-V power efficient digital LDO with 99.7% current efficiency utilizing load current aware clock modulation for fast transient response,"KG Jayaraman, K Rawy, TT Kim","2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 103-106",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8598827963593056095,2,2016
A Power and Area Efficient Ultra-Low Voltage Laplacian Pyramid Processing Engine With Adaptive Data Compression,"SMA Zeinolabedin, J Zhou, TTH Kim","IEEE Transactions on Circuits and Systems I: Regular Papers 63 (10), 1690-1700",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7503673836177638065,2,2016
"An ultra-low voltage, VCO-based ADC with digital background calibration","N Narasimman, TT Kim","2016 IEEE International Symposium on Circuits and Systems (ISCAS), 1458-1461",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7542609171086734765,2,2016
Area-efficient and low stand-by power 1k-byte Transmission-gate-based Non-Imprinting High-speed Erase (TNIHE) SRAM,"WG Ho, KZL Ne, NP Srinivas, KS Chong, TTH Kim, BH Gwee","2016 IEEE International Symposium on Circuits and Systems (ISCAS), 698-701",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=997571462467495958,2,2016
Read bitline sensing and fast local write-back techniques in hierarchical bitline architecture for ultralow-voltage SRAMs,"B Wang, Q Li, TTH Kim",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (6 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15627414492884326843,2,2015
A 0.5 V power and area efficient laplacian pyramid processing engine using FIFO with adaptive data compression,"SMA Zeinolabedin, J Zhou, X Liu, TT Kim",ESSCIRC Conference 2015-41st European Solid-State Circuits Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17516952481615321521,2,2015
An output feedback-based start-up technique with automatic disabling for battery-less energy harvesters,"A Das, Y Gao, TTH Kim","2015 IEEE International Symposium on Circuits and Systems (ISCAS), 233-236",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18092255577343266890,2,2015
"High energy efficient ultra-low voltage SRAM design: Device, circuit, and architecture","TT Kim, B Wang, AT Do","2012 International SoC Design Conference (ISOCC), 367-370",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6942582609247123866,2,2012
Ultra-low power high efficient rectifiers with 3T/4T double-gate MOSFETs for RFID applications,"R Vaddi, TT Kim","2011 International Symposium on Integrated Circuits, 601-604",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4186034510012930467,2,2011
Editorial TVLSI Positioning—Continuing and Accelerating an Upward Trajectory,M Alioto,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27 (2), 253-280",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9596567423833576394,1,2019
An Ultra-low Power 8T SRAM with Vertical Read Word Line and Data Aware Write Assist,"L Lu, T Yoo, TTH Kim","2018 IEEE Asian Solid-State Circuits Conference (A-SSCC), 1-2",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10475768377539466157,1,2018
A 137-μW Area-Efficient Real-Time Gesture Recognition System for Smart Wearable Devices,"T Yoo, JE Kim, N Le Ba, KH Baek, TT Kim","2018 IEEE Asian Solid-State Circuits Conference (A-SSCC), 277-280",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9058397839352330170,1,2018
"A 0.4-V, 0.138-fJ/cycle single-phase-clocking redundant-transition-free 24T flip-flop with change-sensing scheme in 40-nm CMOS","J Li, A Chang, TTH Kim","IEEE Journal of Solid-State Circuits 53 (10), 2806-2817",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11471095806945238194,1,2018
Opportunistic Design Margining for Area and Power Efficient Processor Pipelines in Real Time Applications,"M Jayakrishnan, A Chang, T Kim","Journal of Low Power Electronics and Applications 8 (2), 9",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7553239201498118846,1,2018
An 88% efficiency MPPT for PV energy harvesting system with novel switch width modulation for output power 100nW to 0.3 mW,"K Rawy, T Yoo, TT Kim","2017 IEEE Asian Solid-State Circuits Conference (A-SSCC), 117-120",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8863635367018786351,1,2017
An 82% energy-saving change-sensing flip-flop in 40nm CMOS for ultra-low power applications,"J Li, A Chang, TT Kim","2017 IEEE Asian Solid-State Circuits Conference (A-SSCC), 197-200",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1808142520282713408,1,2017
"A 16kb column-based split cell-VSS, data-aware write-assisted 9T ultra-low voltage SRAM with enhanced read sensing margin in 28nm FDSOI","MSM Siddiqui, ZC Lee, TTH Kim","2017 IEEE Asian Solid-State Circuits Conference (A-SSCC), 165-168",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11803013582465895377,1,2017
Library pruning and sigma corner libraries for power efficient variation tolerant processor pipelines,"M Jayakrishnan, A Chang, T Kim",2017 IFIP/IEEE International Conference on Very Large Scale Integration …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8597960627461447062,1,2017
An isolated PoR based pulse generator for TEG energy harvesting with minimum startup of 150 mV and maximum series resistance of 600 Ω,"A Das, Y Gao, TT Kim","2016 IEEE Asian Solid-State Circuits Conference (A-SSCC), 297-300",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5009001437313534782,1,2016
Structuring of Contourlet Transform for Pipeline-Based Implementation,"SMA Zeinolabedin, N Karimi, S Samavi, TTH Kim","Circuits, Systems, and Signal Processing 35 (3), 953-976",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17659782240212841118,1,2016
Opportunities and challenges: ultra-low voltage digital IC design techniques,"T Kim, J Zhou, Y Lian","2015 IEEE 11th International Conference on ASIC (ASICON), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16345070491749719489,1,2015
0.2 V 8T SRAM with improved bitline sensing using column-based data randomization,"AT Do, Z Lee, B Wang, IJ Chang, TT Kim","2014 IEEE Asian Solid-State Circuits Conference (A-SSCC), 141-144",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5158383752877813937,1,2014
A 0.5 V 29pJ/cycle sensor node processor for intelligent sensing applications,"J Zhou, X Liu, C Wang, KH Chang, J Luo, J Lan, L Liao, YH Lam, Y Yang, ...","2014 International SoC Design Conference (ISOCC), 70-71",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10086030689174270371,1,2014
Design and array implementation a cantilever-based non-volatile memory utilizing vibrational reset,"AT Do, JK Gopal, P Singh, CG Li, KS Yeo, TTH Kim",2013 Proceedings of the European Solid-State Device Research Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11337772349567027960,1,2013
"Design, modeling and simulation of an anchorless nano-electro-mechanical nonvolatile memory","R Vaddi, V Pott, JTM Lin, TTH Kim",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17496079067492183753,1,2012
Design techniques for ultra-low voltage sub-threshold circuits and on-chip reliability monitoring.,TH Kim,,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8788692496115868059,1,2009
"A high resolution, wide range digital impedance controller for high-speed SRAM interface","TH Kim, UR Cho, HG Byun",Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17506103317940531625,1,2004
Design and Analysis of Anchorless Shuttle Nano-electro-mechanical Non-volatile Memory for High Temperature Applications,"R Vaddi, TT Kim, V Pott, JTM Lin",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15396645654225253507,1,0
A 213.7-,"T Yoo, JE Kim, KH Baek, TTH Kim","IEEE Solid-State Circuits Letters 2 (9), 123-126",,0,2019
Continuous wave laser excitation based portable optoacoustic imaging system for melanoma detection,"S Liu, K Tang, H Jin, R Zhang, TTH Kim, Y Zheng","2019 IEEE Biomedical Circuits and Systems Conference (BioCAS), 1-4",,0,2019
Balanced sampling switch for high linearity and a wide temperature range in low power SAR ADCs,"JE Kim, T Yoo, KH Baek, TTH Kim","Electronics Letters 55 (24), 1273-1275",,0,2019
A 1-16b Precision Reconfigurable Digital In-Memory Computing Macro Featuring Column-MAC Architecture and Bit-Serial Computation,"H Kim, Q Chen, T Yoo, TTH Kim, B Kim",ESSCIRC 2019-IEEE 45th European Solid State Circuits Conference (ESSCIRC …,,0,2019
Improving uniformity and reliability of SRAM PUFs utilizing device aging phenomenon for unique identifier generation,"A Garg, ZC Lee, L Lu, TTH Kim","Microelectronics Journal 90, 29-38",,0,2019
A Logic Compatible 4T Dual Embedded DRAM Array for In-Memory Computation of Deep Neural Networks,"T Yoo, H Kim, Q Chen, TTH Kim, B Kim",2019 IEEE/ACM International Symposium on Low Power Electronics and Design …,,0,2019
A Secure Data-Toggling SRAM for Confidential Data Protection,"WG Ho, KS Chong, TTH Kim, BH Gwee","IEEE Transactions on Circuits and Systems I: Regular Papers 66 (11), 4186-4199",,0,2019
A Sequence-Dependent Configurable PUF Based on 6T SRAM for Enhanced Challenge Response Space,"L Lu, TTH Kim","2019 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5",,0,2019
An 8T SRAM With On-Chip Dynamic Reliability Management and Two-Phase Write Operation in 28-nm FDSOI,"ZC Lee, MSM Siddiqui, ZH Kong, TTH Kim",IEEE Journal of Solid-State Circuits,,0,2019
"A 256 pixel, 21.6 μW infrared gesture recognition processor for smart devices","N Le Ba, S Oh, D Sylvester, TTH Kim","Microelectronics Journal 86, 49-56",,0,2019
Development of PCM and OTS Macro-models for HSPICE Compatible Simulation,"J Choi, B An, TTH Kim, Y Song","2019 Electron Devices Technology and Manufacturing Conference (EDTM), 463-465",,0,2019
Power and area efficient clock stretching and critical path reshaping for error resilience,"M Jayakrishnan, A Chang, TTH Kim","Journal of Low Power Electronics and Applications 9 (1), 5",,0,2019
Novel current-mirror based time dependent sense scheme for MLC PRAM,"JT Choi, JY Kweon, YH Song, TTH Kim","2019 International Conference on Electronics, Information, and Communication …",,0,2019
An Area-Efficient 128-Channel Spike Sorting Processor for Real-Time Neural Recording With< inline-formula>< tex-math notation,"AT Do, SMA Zeinolabedin, D Jeon, D Sylvester, TTH Kim","IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 126-137",,0,2019
"Experimental Verification of a Simple, Intuitive, and Accurate Closed-Form Transfer Function Model for Diverse High-Speed Interconnects","K Lim, M Choi, K Kim, JS Kim, RH Baek, HJ Song, TTH Kim, B Kim","2018 International SoC Design Conference (ISOCC), 239-240",,0,2018
Leakage Control System Using Data Estimation of Resistive Memory,"JY Kweon, JT Choi, YH Song, TTH Kim","2018 International SoC Design Conference (ISOCC), 196-197",,0,2018
A Radiation Hardened SRAM with Self-refresh and Compact Error Correction,"SM Siddiqui, R Sharma, T Yoo, IJ Chang, TTH Kim","2018 International SoC Design Conference (ISOCC), 235-236",,0,2018
A 32 kb 9T near-threshold SRAM with enhanced read ability at ultra-low voltage operation,"TTH Kim, ZC Lee, AT Do","Solid-State Electronics 139, 60-68",,0,2018
16 Design of High-Speed,"TTH Kim, AMT Linn","Physical Design for 3D Integrated Circuits, 337",,0,2017
A 0.4 V 12T 2RW dual-port SRAM with suppressed common-row-access disturbance,"B Wang, J Zhou, TTH Kim","Microelectronics journal 69, 78-85",,0,2017
Near-threshold processor design techniques for power-constrained computing devices,"J Zhou, TTH Kim, Y Lian","2017 IEEE 12th International Conference on ASIC (ASICON), 920-923",,0,2017
Design of Temperature-Aware Low-Voltage 8T SRAM in SOI Technology for High-Temperature Operation (25% C–300% C),"N Le Ba, TTH Kim",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (8 …,,0,2017
Energy-efficient digital and wireless IC design for wireless smart sensing,"TTH Kim, J Zhou, X Huang, C Wang, Y Lian",,,0,2017
Editorial in IEEE Transactions on Very Large Scale Integration (VLSI) Systems,"K Chakrabarty, M Alioto, M Baas, CC Boon, MF Chang, N Chang, ...",,,0,2017
Self-contained built-in-self-test/repair transceivers for interconnects in 3DICs,"MTL Aung, TT Kim","2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 640-641",,0,2016
Live demonstration: A 128-channel spike sorting processor featuring 0.175 μW and 0.0033 mm,"SMA Zeinolabedin, AT Do, D Jeon, D Sylvester, TTH Kim","2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 734-735",,0,2016
Special Issue on Convergence of Integrated Circuits and Complexity,"CH Chang, TH Kim, H Yu",JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS 25 (1),,0,2016
Capacitive coupled contactless interconnect design for 3D ICs,"TT Kim, MTL Aung","2015 International SoC Design Conference (ISOCC), 121-122",,0,2015
A 28.4 pj per conversion ISFET-based pH sensing design for low-energy applications,"JS Teh, AT Do, TTH Kim, L Siek",2015 IEEE International Conference on Electron Devices and Solid-State …,,0,2015
Design review on capacitive coupling interconnect for 3DIC,"MTL Aung, E Lim, T Yoshikawa, TTH Kim",2015 IEEE International Conference on Electron Devices and Solid-State …,,0,2015
Low power memory design for high temperature in ruggedized electronics,"TT Kim, N Le Ba, AT Do, JK Gopal, GL Chua, P Singh","2014 International SoC Design Conference (ISOCC), 110-111",,0,2014
Overview of design techniques for energy efficiency improvement in advanced CMOS technology,TTH Kim,"2013 International SoC Design Conference (ISOCC), 259-262",,0,2013
An improved read/write scheme for anchorless NEMS-CMOS non-volatile memory,"AT Do, KG Jayaraman, V Pott, GL Chua, P Singh, KS Yeo, TT Kim","2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 1456-1459",,0,2013
A 0.4 V 7T SRAM with write through virtual ground and ultra-fine grain power gating switches,"TTH Kim, YL Yeoh, B Wang, X Yu",,,0,2013
A Cantilever-based Non-volatile Memory Utilizing Vibrational Reset for High Temperature Operation,"AT Do, JK Gopal, P Singh, GL Chua, TTH Kim",,,0,2013
"A 5.61 pJ, 16 kb SRAM with Equalized Bitlines and Fast Local Write-back for Cell Stability Improvement","B Wan, Q Li, AT Do, TT Kim","대한전자공학회 ISOCC, 103-103",,0,2012
Vmin Degradation,"TTH Kim, W Zhang, CH Kim",IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS 59 (3),,0,2012
Digital Circuits and Systems and VLSI-An SRAM Reliability Test Macro for Fully Automated Statistical Measurements of VMIN Degradation,"TTH Kim, W Zhang, CH Kim","IEEE Transactions on Circuits and Systems-I-Regular Papers 59 (3), 584",,0,2012
Ultra-low power high efficient rectifiers with 3T/4T double-gate MOSFETs for RFID applications,"TTH Kim, R Vaddi",,,0,2011
Design and analysis of double-gate MOSFETs for ultra-low power radio frequency identification (RFID): device and circuit co-design,"TTH Kim, R Vaddi, RP Agarwal, S Dasgupta",,,0,2011
Design of capacitive-coupling-based simultaneously bi-directional transceivers for 3DIC,"MTL Aung, E Lim, T Yoshikawa, TT Kim","2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE …",,0,2011
"A voltage scalable 0.26 V, 64 kb 8T SRAM with Vmin","TTH Kim, J Liu, CH Kim",,,0,2009
Output impedance circuit and output buffer circuit including the same,"TH Kim, UR Cho","US Patent 7,471,109",,0,2008
A designer friendly 45nm high performance technology with in-situ C-doped e-SiGe & dual stress liner in SRAM,"R Khamankar, C Bowen, H Bu, D Corum, I Fujii, Y Gu, B Hornung, T Kim, ...","2008 Symposium on VLSI Technology, 176-177",,0,2008
Real-Time Multiple Action Recognition on Video using Motion Gradient Histogram,"TH Kim, HR Byun","Proceedings of the Korean Information Science Society Conference, 325-327",,0,2006
"A high resolution, wide range digital impedance controller","TH Kim, KJ Lee, UR Cho, HG Byun","IEICE transactions on electronics 88 (8), 1723-1725",,0,2005
Accelerating interconnect development using e-beam inspection.(Interlevel Dielectrics),"J Shaw, R Guldi, T Kim, S Oestreich, K Weiner, K Davis","Solid State Technology 45 (9), S2-S2",,0,2002
"A low power, 8-bit, 40-Msamples/s A/D converter with a wide range error correction scheme","M Kim, T Kim, W Joo, J Sung, S You, S Kim","Journal of the Korean Physical Society 40 (1), 11-16",,0,2002
A 9-T Subthreshold Subthreshold SRAM Bitcell with f Data-independent Bitline Leakage for independent Bitline Leakage for Improved Bitline Swing and Variation Tolerance,"Q Li, TT Kim",,,0,0
An Isolated PoR Based Pulse Generator for TEG Energy Harvesting with Minimum Startup of 150 mV and Maximum Series Resistance of 600 Ω,"A Das, Y Gao, TT Kim",,,0,0
IEEE Officers,"M ALIOTO, M STAN, S WEBER, M ABADIR, T ARSLAN, CC BOON, ...",,,0,0
"A 75-MHz Continuous-Time Sigma–Delta Modulator Employing a Broadband Low-Power Highly Efficient Common-Gate Summing Stage...... C. Briseno-Vidrios, A. Edward, A. Shafik, S …","SS Mallia, NS Sreeram, S Adinarayana, S Aniruddhan, T Yoon, JY Lee, ...",,,0,0
Design of SRAM PUF with Improved Uniformity and Reliability Utilizing Device Aging Effect,,,,0,0
IEEE Officers,"K CHAKRABARTY, M ALIOTO, SW JACKSON, B BAAS, CC BOON, ...",,,0,0
Self-Biased Fully Differential Receiver and Crosstalk Cancellation for Capacitive Coupled Vertical Interconnects in 3DICs,"MTL Aung, E Lim, T Yoshikawa, TT Kim",,,0,0
"A 10-bit, 40Msamples/s Folding & Interpolating A/D Converter with Wide Range Error Correction","T Kim, J Sung, S Kim, S Lim, S Kim",,,0,0
