<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Portfolio</title>
    <link rel="stylesheet" href="/assets/css/styles.css">
</head>
<body>
    <header>
        <nav class="navbar">

            <div class="logo-container">
                <a href="index.html" class="logo">todayilearnt</a>
            </div>

            <nav class = "nav-links">
                <a href="hw-blog.html">hw-blog</a>
                <a href="sw-blog.html">sw-blog</a>
    
                <a href="nenu-naa-paithyam.html">nenu-naa-paithyam</a>
                <a href="projects.html">projects</a>
    
                <a href="i-am-at.html">i am at</a>
                <a href="resume.html">resume</a>
            </nav>
        </nav>
    </header>

    <!-- Projects Section -->
    <section class="projects" id="projects">
        <h2>Projects</h2>
        <div class="project-grid">
            <!-- Project 1 -->
            <div class="project-card">
                <div class="content">
                    <h3>UVM-Based Verification of 5-Stage MIPS Pipeline Processor</h3>
                    <ul class="details">
                        <li>Implemented and verified a 5-stage MIPS pipeline processor on Basys3 FPGA.</li>
                        <li>Conducted post-synthesis verification using SystemVerilog Assertions (SVA).</li>
                        <li>Developed UVM-based testbench and constrained-random techniques for RC5 encryption/decryption.</li>
                    </ul>
                </div>
            </div>
    
            <!-- Project 2 -->
            <div class="project-card">
                <div class="content">
                    <h3>UVM-Based Verification of Asynchronous FIFO UVC</h3>
                    <ul class="details">
                        <li>Verified asynchronous FIFO with independent read/write interfaces and CDC checks.</li>
                        <li>Implemented coverage-driven verification and assertion-based protocol compliance checks.</li>
                        <li>Designed modular UVM testbench for vertical reuse and multi-agent sequencers.</li>
                    </ul>
                </div>
            </div>
    
            <!-- Project 3 -->
            <div class="project-card">
                <div class="content">
                    <h3>UVM-Based Verification Environment for YAPP Router</h3>
                    <ul class="details">
                        <li>Developed UVM testbench with custom UVCs for multi-port packet router verification.</li>
                        <li>Integrated SystemVerilog Assertions (SVAs) for protocol compliance and validation.</li>
                        <li>Engineered a sophisticated scoreboard for real-time transaction matching.</li>
                    </ul>
                </div>
            </div>
    
            <!-- Project 4 -->
            <div class="project-card">
                <div class="content">
                    <h3>Verification of AXI2APB Bridge Design</h3>
                    <ul class="details">
                        <li>Designed and verified a 32-bit AXI2APB bridge for efficient protocol conversion.</li>
                        <li>Integrated AXI4-Lite and APB3 protocols with clock domain synchronization.</li>
                        <li>Optimized architecture for read/write/burst transactions.</li>
                    </ul>
                </div>
            </div>
        </div>
    </section>    
</body>
</html>
