Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sat May 20 16:51:21 2023
| Host             : Bill running 64-bit major release  (build 9200)
| Command          : report_power -file cpu_power_routed.rpt -pb cpu_power_summary_routed.pb -rpx cpu_power_routed.rpx
| Design           : cpu
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 71.640 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 70.825                           |
| Device Static (W)        | 0.815                            |
| Effective TJA (C/W)      | 2.7                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    24.487 |     3556 |       --- |             --- |
|   LUT as Logic |    23.861 |     1745 |     63400 |            2.75 |
|   F7/F8 Muxes  |     0.401 |      308 |     63400 |            0.49 |
|   CARRY4       |     0.158 |       32 |     15850 |            0.20 |
|   Register     |     0.045 |     1168 |    126800 |            0.92 |
|   BUFG         |     0.021 |        3 |        32 |            9.38 |
|   Others       |     0.000 |       91 |       --- |             --- |
| Signals        |    31.909 |     3169 |       --- |             --- |
| Block RAM      |     1.284 |       29 |       135 |           21.48 |
| I/O            |    13.145 |       70 |       285 |           24.56 |
| Static Power   |     0.815 |          |           |                 |
| Total          |    71.640 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    58.242 |      57.670 |      0.572 |
| Vccaux    |       1.800 |     0.571 |       0.478 |      0.093 |
| Vcco33    |       3.300 |     3.696 |       3.692 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.137 |       0.110 |      0.027 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| cpu                                            |    70.825 |
|   cf                                           |     0.420 |
|   idecode                                      |    16.043 |
|   ifetch                                       |    38.950 |
|     instmem                                    |     5.810 |
|       U0                                       |     5.810 |
|         inst_blk_mem_gen                       |     5.810 |
|           gnbram.gnativebmg.native_blk_mem_gen |     5.810 |
|             valid.cstr                         |     5.810 |
|               bindec_a.bindec_inst_a           |     0.036 |
|               has_mux_a.A                      |     4.200 |
|               ramloop[0].ram.r                 |     0.287 |
|                 prim_init.ram                  |     0.287 |
|               ramloop[10].ram.r                |     0.038 |
|                 prim_init.ram                  |     0.038 |
|               ramloop[11].ram.r                |     0.056 |
|                 prim_init.ram                  |     0.056 |
|               ramloop[12].ram.r                |     0.056 |
|                 prim_init.ram                  |     0.056 |
|               ramloop[13].ram.r                |     0.031 |
|                 prim_init.ram                  |     0.031 |
|               ramloop[14].ram.r                |     0.033 |
|                 prim_init.ram                  |     0.033 |
|               ramloop[1].ram.r                 |     0.546 |
|                 prim_init.ram                  |     0.546 |
|               ramloop[2].ram.r                 |     0.172 |
|                 prim_init.ram                  |     0.172 |
|               ramloop[3].ram.r                 |     0.058 |
|                 prim_init.ram                  |     0.058 |
|               ramloop[4].ram.r                 |     0.070 |
|                 prim_init.ram                  |     0.070 |
|               ramloop[5].ram.r                 |     0.049 |
|                 prim_init.ram                  |     0.049 |
|               ramloop[6].ram.r                 |     0.037 |
|                 prim_init.ram                  |     0.037 |
|               ramloop[7].ram.r                 |     0.057 |
|                 prim_init.ram                  |     0.057 |
|               ramloop[8].ram.r                 |     0.052 |
|                 prim_init.ram                  |     0.052 |
|               ramloop[9].ram.r                 |     0.032 |
|                 prim_init.ram                  |     0.032 |
|   ledoutput                                    |     0.047 |
|   memory                                       |     1.726 |
|     ram                                        |     1.726 |
|       U0                                       |     1.726 |
|         inst_blk_mem_gen                       |     1.726 |
|           gnbram.gnativebmg.native_blk_mem_gen |     1.726 |
|             valid.cstr                         |     1.726 |
|               bindec_a.bindec_inst_a           |     0.065 |
|               has_mux_a.A                      |     0.696 |
|               ramloop[0].ram.r                 |     0.065 |
|                 prim_init.ram                  |     0.065 |
|               ramloop[10].ram.r                |     0.038 |
|                 prim_init.ram                  |     0.038 |
|               ramloop[11].ram.r                |     0.046 |
|                 prim_init.ram                  |     0.046 |
|               ramloop[12].ram.r                |     0.054 |
|                 prim_init.ram                  |     0.054 |
|               ramloop[13].ram.r                |     0.045 |
|                 prim_init.ram                  |     0.045 |
|               ramloop[14].ram.r                |     0.045 |
|                 prim_init.ram                  |     0.045 |
|               ramloop[1].ram.r                 |     0.133 |
|                 prim_init.ram                  |     0.133 |
|               ramloop[2].ram.r                 |     0.132 |
|                 prim_init.ram                  |     0.132 |
|               ramloop[3].ram.r                 |     0.055 |
|                 prim_init.ram                  |     0.055 |
|               ramloop[4].ram.r                 |     0.087 |
|                 prim_init.ram                  |     0.087 |
|               ramloop[5].ram.r                 |     0.080 |
|                 prim_init.ram                  |     0.080 |
|               ramloop[6].ram.r                 |     0.038 |
|                 prim_init.ram                  |     0.038 |
|               ramloop[7].ram.r                 |     0.048 |
|                 prim_init.ram                  |     0.048 |
|               ramloop[8].ram.r                 |     0.054 |
|                 prim_init.ram                  |     0.054 |
|               ramloop[9].ram.r                 |     0.046 |
|                 prim_init.ram                  |     0.046 |
|   sst                                          |     0.353 |
|   switchinput                                  |     0.000 |
+------------------------------------------------+-----------+


