

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Tue Nov  5 19:25:35 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dct_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.790|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4215|  4215|  4215|  4215|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+------+------+------+------+---------+
        |                   |        |   Latency   |   Interval  | Pipeline|
        |      Instance     | Module |  min |  max |  min |  max |   Type  |
        +-------------------+--------+------+------+------+------+---------+
        |grp_dct_2d_fu_150  |dct_2d  |  3796|  3796|  3796|  3796|   none  |
        +-------------------+--------+------+------+------+------+---------+

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row   |  208|  208|        26|          -|          -|     8|    no    |
        | + RD_Loop_Col  |   24|   24|         3|          -|          -|     8|    no    |
        |- WR_Loop_Row   |  208|  208|        26|          -|          -|     8|    no    |
        | + WR_Loop_Col  |   24|   24|         3|          -|          -|     8|    no    |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     156|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        3|      1|     243|     683|    0|
|Memory           |        2|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     155|    -|
|Register         |        -|      -|     103|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        5|      1|     346|     994|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |grp_dct_2d_fu_150  |dct_2d  |        3|      1|  243|  683|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |Total              |        |        3|      1|  243|  683|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_2d_in_U   |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                   |        2|  0|   0|    0|   128|   32|     2|         2048|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln60_1_fu_224_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln60_fu_210_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln72_1_fu_289_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln72_fu_299_p2    |     +    |      0|  0|  15|           6|           6|
    |c_1_fu_279_p2         |     +    |      0|  0|  13|           4|           1|
    |c_fu_204_p2           |     +    |      0|  0|  13|           4|           1|
    |r_1_fu_239_p2         |     +    |      0|  0|  13|           4|           1|
    |r_fu_164_p2           |     +    |      0|  0|  13|           4|           1|
    |icmp_ln57_fu_158_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln59_fu_198_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln69_fu_233_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln71_fu_273_p2   |   icmp   |      0|  0|  11|           4|           5|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 156|          60|          52|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  50|         11|    1|         11|
    |buf_2d_in_address0   |  15|          3|    6|         18|
    |buf_2d_in_ce0        |  15|          3|    1|          3|
    |buf_2d_out_address0  |  15|          3|    6|         18|
    |buf_2d_out_ce0       |  15|          3|    1|          3|
    |buf_2d_out_we0       |   9|          2|    1|          2|
    |c_0_i4_reg_139       |   9|          2|    4|          8|
    |c_0_i_reg_117        |   9|          2|    4|          8|
    |r_0_i2_reg_128       |   9|          2|    4|          8|
    |r_0_i_reg_106        |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 155|         33|   32|         87|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln60_1_reg_339              |   8|   0|    8|          0|
    |add_ln72_reg_380                |   6|   0|    6|          0|
    |ap_CS_fsm                       |  10|   0|   10|          0|
    |buf_2d_out_load_reg_385         |  16|   0|   16|          0|
    |c_0_i4_reg_139                  |   4|   0|    4|          0|
    |c_0_i_reg_117                   |   4|   0|    4|          0|
    |c_1_reg_370                     |   4|   0|    4|          0|
    |c_reg_329                       |   4|   0|    4|          0|
    |grp_dct_2d_fu_150_ap_start_reg  |   1|   0|    1|          0|
    |input_load_reg_344              |  16|   0|   16|          0|
    |r_0_i2_reg_128                  |   4|   0|    4|          0|
    |r_0_i_reg_106                   |   4|   0|    4|          0|
    |r_1_reg_352                     |   4|   0|    4|          0|
    |r_reg_311                       |   4|   0|    4|          0|
    |shl_ln1_reg_362                 |   3|   0|    6|          3|
    |shl_ln_reg_316                  |   3|   0|    6|          3|
    |zext_ln59_1_reg_321             |   4|   0|    8|          4|
    |zext_ln72_reg_357               |   4|   0|    8|          4|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 103|   0|  117|         14|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

