
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.46

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency bit_count[0]$_SDFFE_PN0P_/CK ^
  -0.07 target latency tx_shift[3]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: debug_miso_samples[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.63    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    10   14.42    0.01    0.04    0.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.01    0.00    0.07 ^ debug_miso_samples[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.98    0.01    0.09    0.16 v debug_miso_samples[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         debug_miso_samples[1] (net)
                  0.01    0.00    0.16 v _307_/A (INV_X1)
     1    1.96    0.01    0.01    0.17 ^ _307_/ZN (INV_X1)
                                         _101_ (net)
                  0.01    0.00    0.17 ^ _316_/A2 (OAI33_X1)
     1    1.19    0.01    0.01    0.18 v _316_/ZN (OAI33_X1)
                                         _010_ (net)
                  0.01    0.00    0.18 v debug_miso_samples[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.63    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    10   14.42    0.01    0.04    0.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.01    0.00    0.07 ^ debug_miso_samples[1]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bit_count[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.63    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    10   14.40    0.01    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.07 ^ bit_count[1]$_SDFFE_PN0P_/CK (DFF_X1)
     3    7.43    0.02    0.10    0.18 ^ bit_count[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_count[1] (net)
                  0.02    0.00    0.18 ^ _416_/B (HA_X1)
     1    3.51    0.01    0.04    0.21 ^ _416_/CO (HA_X1)
                                         _225_ (net)
                  0.01    0.00    0.21 ^ _232_/A (BUF_X4)
     5   20.96    0.01    0.03    0.25 ^ _232_/Z (BUF_X4)
                                         _039_ (net)
                  0.01    0.00    0.25 ^ _233_/A3 (NAND3_X4)
     5   12.23    0.01    0.03    0.27 v _233_/ZN (NAND3_X4)
                                         _211_ (net)
                  0.01    0.00    0.27 v _411_/B (HA_X1)
     1    1.36    0.01    0.06    0.33 v _411_/S (HA_X1)
                                         _213_ (net)
                  0.01    0.00    0.33 v _281_/A (CLKBUF_X2)
     6    9.21    0.01    0.04    0.37 v _281_/Z (CLKBUF_X2)
                                         _076_ (net)
                  0.01    0.00    0.37 v _282_/A (INV_X1)
     3   11.10    0.03    0.04    0.40 ^ _282_/ZN (INV_X1)
                                         _077_ (net)
                  0.03    0.00    0.40 ^ _294_/A1 (AND4_X2)
     4   13.34    0.02    0.07    0.47 ^ _294_/ZN (AND4_X2)
                                         _089_ (net)
                  0.02    0.00    0.47 ^ _347_/C2 (OAI211_X2)
     1    2.71    0.01    0.03    0.50 v _347_/ZN (OAI211_X2)
                                         _135_ (net)
                  0.01    0.00    0.50 v _349_/B2 (AOI221_X1)
     1    1.30    0.04    0.08    0.58 ^ _349_/ZN (AOI221_X1)
                                         _016_ (net)
                  0.04    0.00    0.58 ^ debug_miso_samples[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.58   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    5.85    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.63    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    11   14.93    0.01    0.04    1.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    1.07 ^ debug_miso_samples[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bit_count[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.63    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    10   14.40    0.01    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.07 ^ bit_count[1]$_SDFFE_PN0P_/CK (DFF_X1)
     3    7.43    0.02    0.10    0.18 ^ bit_count[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_count[1] (net)
                  0.02    0.00    0.18 ^ _416_/B (HA_X1)
     1    3.51    0.01    0.04    0.21 ^ _416_/CO (HA_X1)
                                         _225_ (net)
                  0.01    0.00    0.21 ^ _232_/A (BUF_X4)
     5   20.96    0.01    0.03    0.25 ^ _232_/Z (BUF_X4)
                                         _039_ (net)
                  0.01    0.00    0.25 ^ _233_/A3 (NAND3_X4)
     5   12.23    0.01    0.03    0.27 v _233_/ZN (NAND3_X4)
                                         _211_ (net)
                  0.01    0.00    0.27 v _411_/B (HA_X1)
     1    1.36    0.01    0.06    0.33 v _411_/S (HA_X1)
                                         _213_ (net)
                  0.01    0.00    0.33 v _281_/A (CLKBUF_X2)
     6    9.21    0.01    0.04    0.37 v _281_/Z (CLKBUF_X2)
                                         _076_ (net)
                  0.01    0.00    0.37 v _282_/A (INV_X1)
     3   11.10    0.03    0.04    0.40 ^ _282_/ZN (INV_X1)
                                         _077_ (net)
                  0.03    0.00    0.40 ^ _294_/A1 (AND4_X2)
     4   13.34    0.02    0.07    0.47 ^ _294_/ZN (AND4_X2)
                                         _089_ (net)
                  0.02    0.00    0.47 ^ _347_/C2 (OAI211_X2)
     1    2.71    0.01    0.03    0.50 v _347_/ZN (OAI211_X2)
                                         _135_ (net)
                  0.01    0.00    0.50 v _349_/B2 (AOI221_X1)
     1    1.30    0.04    0.08    0.58 ^ _349_/ZN (AOI221_X1)
                                         _016_ (net)
                  0.04    0.00    0.58 ^ debug_miso_samples[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.58   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    5.85    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.63    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    11   14.93    0.01    0.04    1.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    1.07 ^ debug_miso_samples[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.14407868683338165

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7257

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
8.575077056884766

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8189

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ bit_count[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.10    0.18 ^ bit_count[1]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.21 ^ _416_/CO (HA_X1)
   0.03    0.25 ^ _232_/Z (BUF_X4)
   0.03    0.27 v _233_/ZN (NAND3_X4)
   0.06    0.33 v _411_/S (HA_X1)
   0.04    0.37 v _281_/Z (CLKBUF_X2)
   0.04    0.40 ^ _282_/ZN (INV_X1)
   0.07    0.47 ^ _294_/ZN (AND4_X2)
   0.03    0.50 v _347_/ZN (OAI211_X2)
   0.08    0.58 ^ _349_/ZN (AOI221_X1)
   0.00    0.58 ^ debug_miso_samples[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.58   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ debug_miso_samples[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.07   clock reconvergence pessimism
  -0.04    1.03   library setup time
           1.03   data required time
---------------------------------------------------------
           1.03   data required time
          -0.58   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: debug_miso_samples[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ debug_miso_samples[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.16 v debug_miso_samples[1]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.17 ^ _307_/ZN (INV_X1)
   0.01    0.18 v _316_/ZN (OAI33_X1)
   0.00    0.18 v debug_miso_samples[1]$_SDFFE_PN0P_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ debug_miso_samples[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0718

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0720

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.5761

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.4587

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
79.621593

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.37e-04   5.79e-06   2.76e-06   2.46e-04  50.4%
Combinational          4.71e-05   4.85e-05   7.10e-06   1.03e-04  21.0%
Clock                  5.89e-05   8.03e-05   2.10e-07   1.39e-04  28.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.43e-04   1.35e-04   1.01e-05   4.88e-04 100.0%
                          70.4%      27.6%       2.1%
