
LL_Wearable.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c84  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d0  08008e58  08008e58  00018e58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009228  08009228  00020294  2**0
                  CONTENTS
  4 .ARM          00000008  08009228  08009228  00019228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009230  08009230  00020294  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009230  08009230  00019230  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009234  08009234  00019234  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000294  20000000  08009238  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f0  20000294  080094cc  00020294  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000684  080094cc  00020684  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020294  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000202c4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011270  00000000  00000000  00020307  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000297e  00000000  00000000  00031577  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fb0  00000000  00000000  00033ef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c3c  00000000  00000000  00034ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024edc  00000000  00000000  00035ae4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000140a4  00000000  00000000  0005a9c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1502  00000000  00000000  0006ea64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005440  00000000  00000000  0014ff68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  001553a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000294 	.word	0x20000294
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008e3c 	.word	0x08008e3c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000298 	.word	0x20000298
 800020c:	08008e3c 	.word	0x08008e3c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b970 	b.w	8000f80 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	460d      	mov	r5, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	460f      	mov	r7, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4694      	mov	ip, r2
 8000ccc:	d965      	bls.n	8000d9a <__udivmoddi4+0xe2>
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	b143      	cbz	r3, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cd8:	f1c3 0220 	rsb	r2, r3, #32
 8000cdc:	409f      	lsls	r7, r3
 8000cde:	fa20 f202 	lsr.w	r2, r0, r2
 8000ce2:	4317      	orrs	r7, r2
 8000ce4:	409c      	lsls	r4, r3
 8000ce6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cea:	fa1f f58c 	uxth.w	r5, ip
 8000cee:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cf2:	0c22      	lsrs	r2, r4, #16
 8000cf4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cf8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cfc:	fb01 f005 	mul.w	r0, r1, r5
 8000d00:	4290      	cmp	r0, r2
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d04:	eb1c 0202 	adds.w	r2, ip, r2
 8000d08:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d0c:	f080 811c 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d10:	4290      	cmp	r0, r2
 8000d12:	f240 8119 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d16:	3902      	subs	r1, #2
 8000d18:	4462      	add	r2, ip
 8000d1a:	1a12      	subs	r2, r2, r0
 8000d1c:	b2a4      	uxth	r4, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2a:	fb00 f505 	mul.w	r5, r0, r5
 8000d2e:	42a5      	cmp	r5, r4
 8000d30:	d90a      	bls.n	8000d48 <__udivmoddi4+0x90>
 8000d32:	eb1c 0404 	adds.w	r4, ip, r4
 8000d36:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d3a:	f080 8107 	bcs.w	8000f4c <__udivmoddi4+0x294>
 8000d3e:	42a5      	cmp	r5, r4
 8000d40:	f240 8104 	bls.w	8000f4c <__udivmoddi4+0x294>
 8000d44:	4464      	add	r4, ip
 8000d46:	3802      	subs	r0, #2
 8000d48:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4c:	1b64      	subs	r4, r4, r5
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11e      	cbz	r6, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40dc      	lsrs	r4, r3
 8000d54:	2300      	movs	r3, #0
 8000d56:	e9c6 4300 	strd	r4, r3, [r6]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0xbc>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80ed 	beq.w	8000f42 <__udivmoddi4+0x28a>
 8000d68:	2100      	movs	r1, #0
 8000d6a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d74:	fab3 f183 	clz	r1, r3
 8000d78:	2900      	cmp	r1, #0
 8000d7a:	d149      	bne.n	8000e10 <__udivmoddi4+0x158>
 8000d7c:	42ab      	cmp	r3, r5
 8000d7e:	d302      	bcc.n	8000d86 <__udivmoddi4+0xce>
 8000d80:	4282      	cmp	r2, r0
 8000d82:	f200 80f8 	bhi.w	8000f76 <__udivmoddi4+0x2be>
 8000d86:	1a84      	subs	r4, r0, r2
 8000d88:	eb65 0203 	sbc.w	r2, r5, r3
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	4617      	mov	r7, r2
 8000d90:	2e00      	cmp	r6, #0
 8000d92:	d0e2      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	e9c6 4700 	strd	r4, r7, [r6]
 8000d98:	e7df      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d9a:	b902      	cbnz	r2, 8000d9e <__udivmoddi4+0xe6>
 8000d9c:	deff      	udf	#255	; 0xff
 8000d9e:	fab2 f382 	clz	r3, r2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f040 8090 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000da8:	1a8a      	subs	r2, r1, r2
 8000daa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dae:	fa1f fe8c 	uxth.w	lr, ip
 8000db2:	2101      	movs	r1, #1
 8000db4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000db8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dbc:	0c22      	lsrs	r2, r4, #16
 8000dbe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dc2:	fb0e f005 	mul.w	r0, lr, r5
 8000dc6:	4290      	cmp	r0, r2
 8000dc8:	d908      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dca:	eb1c 0202 	adds.w	r2, ip, r2
 8000dce:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4290      	cmp	r0, r2
 8000dd6:	f200 80cb 	bhi.w	8000f70 <__udivmoddi4+0x2b8>
 8000dda:	4645      	mov	r5, r8
 8000ddc:	1a12      	subs	r2, r2, r0
 8000dde:	b2a4      	uxth	r4, r4
 8000de0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000de4:	fb07 2210 	mls	r2, r7, r0, r2
 8000de8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dec:	fb0e fe00 	mul.w	lr, lr, r0
 8000df0:	45a6      	cmp	lr, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x14e>
 8000df4:	eb1c 0404 	adds.w	r4, ip, r4
 8000df8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dfc:	d202      	bcs.n	8000e04 <__udivmoddi4+0x14c>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	f200 80bb 	bhi.w	8000f7a <__udivmoddi4+0x2c2>
 8000e04:	4610      	mov	r0, r2
 8000e06:	eba4 040e 	sub.w	r4, r4, lr
 8000e0a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e0e:	e79f      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e10:	f1c1 0720 	rsb	r7, r1, #32
 8000e14:	408b      	lsls	r3, r1
 8000e16:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e1a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e1e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e22:	fa20 f307 	lsr.w	r3, r0, r7
 8000e26:	40fd      	lsrs	r5, r7
 8000e28:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e2c:	4323      	orrs	r3, r4
 8000e2e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	fb09 5518 	mls	r5, r9, r8, r5
 8000e3a:	0c1c      	lsrs	r4, r3, #16
 8000e3c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e40:	fb08 f50e 	mul.w	r5, r8, lr
 8000e44:	42a5      	cmp	r5, r4
 8000e46:	fa02 f201 	lsl.w	r2, r2, r1
 8000e4a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e58:	f080 8088 	bcs.w	8000f6c <__udivmoddi4+0x2b4>
 8000e5c:	42a5      	cmp	r5, r4
 8000e5e:	f240 8085 	bls.w	8000f6c <__udivmoddi4+0x2b4>
 8000e62:	f1a8 0802 	sub.w	r8, r8, #2
 8000e66:	4464      	add	r4, ip
 8000e68:	1b64      	subs	r4, r4, r5
 8000e6a:	b29d      	uxth	r5, r3
 8000e6c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e70:	fb09 4413 	mls	r4, r9, r3, r4
 8000e74:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e78:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e88:	d26c      	bcs.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	d96a      	bls.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8e:	3b02      	subs	r3, #2
 8000e90:	4464      	add	r4, ip
 8000e92:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e96:	fba3 9502 	umull	r9, r5, r3, r2
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	42ac      	cmp	r4, r5
 8000ea0:	46c8      	mov	r8, r9
 8000ea2:	46ae      	mov	lr, r5
 8000ea4:	d356      	bcc.n	8000f54 <__udivmoddi4+0x29c>
 8000ea6:	d053      	beq.n	8000f50 <__udivmoddi4+0x298>
 8000ea8:	b156      	cbz	r6, 8000ec0 <__udivmoddi4+0x208>
 8000eaa:	ebb0 0208 	subs.w	r2, r0, r8
 8000eae:	eb64 040e 	sbc.w	r4, r4, lr
 8000eb2:	fa04 f707 	lsl.w	r7, r4, r7
 8000eb6:	40ca      	lsrs	r2, r1
 8000eb8:	40cc      	lsrs	r4, r1
 8000eba:	4317      	orrs	r7, r2
 8000ebc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec8:	f1c3 0120 	rsb	r1, r3, #32
 8000ecc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ed0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ed4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ed8:	409d      	lsls	r5, r3
 8000eda:	432a      	orrs	r2, r5
 8000edc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee0:	fa1f fe8c 	uxth.w	lr, ip
 8000ee4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ee8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eec:	0c11      	lsrs	r1, r2, #16
 8000eee:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ef2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ef6:	428d      	cmp	r5, r1
 8000ef8:	fa04 f403 	lsl.w	r4, r4, r3
 8000efc:	d908      	bls.n	8000f10 <__udivmoddi4+0x258>
 8000efe:	eb1c 0101 	adds.w	r1, ip, r1
 8000f02:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f06:	d22f      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f08:	428d      	cmp	r5, r1
 8000f0a:	d92d      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f0c:	3802      	subs	r0, #2
 8000f0e:	4461      	add	r1, ip
 8000f10:	1b49      	subs	r1, r1, r5
 8000f12:	b292      	uxth	r2, r2
 8000f14:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f18:	fb07 1115 	mls	r1, r7, r5, r1
 8000f1c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f20:	fb05 f10e 	mul.w	r1, r5, lr
 8000f24:	4291      	cmp	r1, r2
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x282>
 8000f28:	eb1c 0202 	adds.w	r2, ip, r2
 8000f2c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f30:	d216      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000f32:	4291      	cmp	r1, r2
 8000f34:	d914      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000f36:	3d02      	subs	r5, #2
 8000f38:	4462      	add	r2, ip
 8000f3a:	1a52      	subs	r2, r2, r1
 8000f3c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f40:	e738      	b.n	8000db4 <__udivmoddi4+0xfc>
 8000f42:	4631      	mov	r1, r6
 8000f44:	4630      	mov	r0, r6
 8000f46:	e708      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000f48:	4639      	mov	r1, r7
 8000f4a:	e6e6      	b.n	8000d1a <__udivmoddi4+0x62>
 8000f4c:	4610      	mov	r0, r2
 8000f4e:	e6fb      	b.n	8000d48 <__udivmoddi4+0x90>
 8000f50:	4548      	cmp	r0, r9
 8000f52:	d2a9      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f54:	ebb9 0802 	subs.w	r8, r9, r2
 8000f58:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	e7a3      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f60:	4645      	mov	r5, r8
 8000f62:	e7ea      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f64:	462b      	mov	r3, r5
 8000f66:	e794      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f68:	4640      	mov	r0, r8
 8000f6a:	e7d1      	b.n	8000f10 <__udivmoddi4+0x258>
 8000f6c:	46d0      	mov	r8, sl
 8000f6e:	e77b      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f70:	3d02      	subs	r5, #2
 8000f72:	4462      	add	r2, ip
 8000f74:	e732      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f76:	4608      	mov	r0, r1
 8000f78:	e70a      	b.n	8000d90 <__udivmoddi4+0xd8>
 8000f7a:	4464      	add	r4, ip
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	e742      	b.n	8000e06 <__udivmoddi4+0x14e>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <_write>:
static void MX_USART2_UART_Init(void);
static void MX_ADC1_Init(void);
static void MX_TIM3_Init(void);
static void MX_ADC2_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char* p, int len){
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, p, len, 10);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	b29a      	uxth	r2, r3
 8000f94:	230a      	movs	r3, #10
 8000f96:	68b9      	ldr	r1, [r7, #8]
 8000f98:	4803      	ldr	r0, [pc, #12]	; (8000fa8 <_write+0x24>)
 8000f9a:	f004 f8eb 	bl	8005174 <HAL_UART_Transmit>
	return len;
 8000f9e:	687b      	ldr	r3, [r7, #4]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3710      	adds	r7, #16
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20000448 	.word	0x20000448

08000fac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b086      	sub	sp, #24
 8000fb0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb2:	f000 fe3f 	bl	8001c34 <HAL_Init>
  //KMF_Init(&kf, 0.0, 1.0, 0.1); // kf ?��?��?��?�� 초기?��
  //HighPassFilter_Init;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fb6:	f000 f8b9 	bl	800112c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fba:	f000 fa95 	bl	80014e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fbe:	f000 fa6b 	bl	8001498 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000fc2:	f000 fa3f 	bl	8001444 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000fc6:	f000 f923 	bl	8001210 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000fca:	f000 f9c5 	bl	8001358 <MX_TIM3_Init>
  MX_ADC2_Init();
 8000fce:	f000 f971 	bl	80012b4 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8000fd2:	4848      	ldr	r0, [pc, #288]	; (80010f4 <main+0x148>)
 8000fd4:	f003 f894 	bl	8004100 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_DMA(&hadc1, adcval1, 1);
 8000fd8:	2201      	movs	r2, #1
 8000fda:	4947      	ldr	r1, [pc, #284]	; (80010f8 <main+0x14c>)
 8000fdc:	4847      	ldr	r0, [pc, #284]	; (80010fc <main+0x150>)
 8000fde:	f000 ffef 	bl	8001fc0 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2, adcval2, 1);
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	4946      	ldr	r1, [pc, #280]	; (8001100 <main+0x154>)
 8000fe6:	4847      	ldr	r0, [pc, #284]	; (8001104 <main+0x158>)
 8000fe8:	f000 ffea 	bl	8001fc0 <HAL_ADC_Start_DMA>
  //HAL_ADC_Start_DMA(&hadc2, adcval2, 1);
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000fec:	2100      	movs	r1, #0
 8000fee:	4841      	ldr	r0, [pc, #260]	; (80010f4 <main+0x148>)
 8000ff0:	f003 f950 	bl	8004294 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(adcFlag1 == 1 && adcFlag2 == 1){
 8000ff4:	4b44      	ldr	r3, [pc, #272]	; (8001108 <main+0x15c>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d1fa      	bne.n	8000ff4 <main+0x48>
 8000ffe:	4b43      	ldr	r3, [pc, #268]	; (800110c <main+0x160>)
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	b2db      	uxtb	r3, r3
 8001004:	2b01      	cmp	r3, #1
 8001006:	d1f5      	bne.n	8000ff4 <main+0x48>
		  adcFlag1 = 0;
 8001008:	4b3f      	ldr	r3, [pc, #252]	; (8001108 <main+0x15c>)
 800100a:	2200      	movs	r2, #0
 800100c:	701a      	strb	r2, [r3, #0]
		  adcFlag2 = 0;
 800100e:	4b3f      	ldr	r3, [pc, #252]	; (800110c <main+0x160>)
 8001010:	2200      	movs	r2, #0
 8001012:	701a      	strb	r2, [r3, #0]

		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8001014:	2200      	movs	r2, #0
 8001016:	2110      	movs	r1, #16
 8001018:	483d      	ldr	r0, [pc, #244]	; (8001110 <main+0x164>)
 800101a:	f002 f9cf 	bl	80033bc <HAL_GPIO_WritePin>

		  	emg_raw = adcval1[0];
 800101e:	4b36      	ldr	r3, [pc, #216]	; (80010f8 <main+0x14c>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4a3c      	ldr	r2, [pc, #240]	; (8001114 <main+0x168>)
 8001024:	6013      	str	r3, [r2, #0]
		  	stretch_raw = adcval2[0];
 8001026:	4b36      	ldr	r3, [pc, #216]	; (8001100 <main+0x154>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a3b      	ldr	r2, [pc, #236]	; (8001118 <main+0x16c>)
 800102c:	6013      	str	r3, [r2, #0]

			float filtered_emg_raw =BWHPF((float)emg_raw, 10);
 800102e:	4b39      	ldr	r3, [pc, #228]	; (8001114 <main+0x168>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	ee07 3a90 	vmov	s15, r3
 8001036:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800103a:	200a      	movs	r0, #10
 800103c:	eeb0 0a67 	vmov.f32	s0, s15
 8001040:	f004 fc54 	bl	80058ec <BWHPF>
 8001044:	ed87 0a04 	vstr	s0, [r7, #16]
			float emg_rec = fabs(filtered_emg_raw);
 8001048:	edd7 7a04 	vldr	s15, [r7, #16]
 800104c:	eef0 7ae7 	vabs.f32	s15, s15
 8001050:	edc7 7a03 	vstr	s15, [r7, #12]
			float filtered_emg = BWLPF(emg_rec, 10);
 8001054:	200a      	movs	r0, #10
 8001056:	ed97 0a03 	vldr	s0, [r7, #12]
 800105a:	f004 fd9d 	bl	8005b98 <BWLPF>
 800105e:	ed87 0a02 	vstr	s0, [r7, #8]

			float neural_activation = NEURAL_ACTIVATION(filtered_emg);
 8001062:	ed97 0a02 	vldr	s0, [r7, #8]
 8001066:	f004 feed 	bl	8005e44 <NEURAL_ACTIVATION>
 800106a:	ed87 0a01 	vstr	s0, [r7, #4]
			float muscle_activation = MUSCLE_ACTIVATION(neural_activation);
 800106e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001072:	f004 ff53 	bl	8005f1c <MUSCLE_ACTIVATION>
 8001076:	ed87 0a00 	vstr	s0, [r7]

			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, muscle_activation);
 800107a:	4b1e      	ldr	r3, [pc, #120]	; (80010f4 <main+0x148>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	edd7 7a00 	vldr	s15, [r7]
 8001082:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001086:	ee17 2a90 	vmov	r2, s15
 800108a:	635a      	str	r2, [r3, #52]	; 0x34

			//float stretch_hpf = BWHPF((float) stretch_raw, 20);
			float stretch_lpf = (BWLPF((float)stretch_raw, 20)-3187)/575*200;
 800108c:	4b22      	ldr	r3, [pc, #136]	; (8001118 <main+0x16c>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	ee07 3a90 	vmov	s15, r3
 8001094:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001098:	2014      	movs	r0, #20
 800109a:	eeb0 0a67 	vmov.f32	s0, s15
 800109e:	f004 fd7b 	bl	8005b98 <BWLPF>
 80010a2:	eef0 7a40 	vmov.f32	s15, s0
 80010a6:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800111c <main+0x170>
 80010aa:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80010ae:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8001120 <main+0x174>
 80010b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010b6:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8001124 <main+0x178>
 80010ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010be:	edc7 7a05 	vstr	s15, [r7, #20]
			if (stretch_lpf < 0){
 80010c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80010c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ce:	d502      	bpl.n	80010d6 <main+0x12a>
				stretch_lpf = 0;
 80010d0:	f04f 0300 	mov.w	r3, #0
 80010d4:	617b      	str	r3, [r7, #20]
			//printf("%f\r\n", C);
			//printf(",");
			//printf("%f\r\n", C_filtered);
		  	//printf("%"PRIu32, emg_raw);
		  	//printf(",");
		  	printf("%f\r\n", stretch_lpf);
 80010d6:	6978      	ldr	r0, [r7, #20]
 80010d8:	f7ff fa56 	bl	8000588 <__aeabi_f2d>
 80010dc:	4602      	mov	r2, r0
 80010de:	460b      	mov	r3, r1
 80010e0:	4811      	ldr	r0, [pc, #68]	; (8001128 <main+0x17c>)
 80010e2:	f005 fcb1 	bl	8006a48 <iprintf>
			//printf("%f\r\n", (float)stretch_raw);
			//printf("%"PRIu32, stretch_raw);
			//printf(",");
		  	//printf("%f\r\n", C_lpf);

			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 80010e6:	2201      	movs	r2, #1
 80010e8:	2110      	movs	r1, #16
 80010ea:	4809      	ldr	r0, [pc, #36]	; (8001110 <main+0x164>)
 80010ec:	f002 f966 	bl	80033bc <HAL_GPIO_WritePin>
	  if(adcFlag1 == 1 && adcFlag2 == 1){
 80010f0:	e780      	b.n	8000ff4 <main+0x48>
 80010f2:	bf00      	nop
 80010f4:	20000400 	.word	0x20000400
 80010f8:	20000494 	.word	0x20000494
 80010fc:	200002b0 	.word	0x200002b0
 8001100:	20000498 	.word	0x20000498
 8001104:	200002f8 	.word	0x200002f8
 8001108:	20000490 	.word	0x20000490
 800110c:	20000491 	.word	0x20000491
 8001110:	40020800 	.word	0x40020800
 8001114:	2000049c 	.word	0x2000049c
 8001118:	200004a0 	.word	0x200004a0
 800111c:	45473000 	.word	0x45473000
 8001120:	440fc000 	.word	0x440fc000
 8001124:	43480000 	.word	0x43480000
 8001128:	08008e58 	.word	0x08008e58

0800112c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b094      	sub	sp, #80	; 0x50
 8001130:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001132:	f107 031c 	add.w	r3, r7, #28
 8001136:	2234      	movs	r2, #52	; 0x34
 8001138:	2100      	movs	r1, #0
 800113a:	4618      	mov	r0, r3
 800113c:	f005 fcd9 	bl	8006af2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001140:	f107 0308 	add.w	r3, r7, #8
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]
 800114e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001150:	2300      	movs	r3, #0
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	4b2c      	ldr	r3, [pc, #176]	; (8001208 <SystemClock_Config+0xdc>)
 8001156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001158:	4a2b      	ldr	r2, [pc, #172]	; (8001208 <SystemClock_Config+0xdc>)
 800115a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800115e:	6413      	str	r3, [r2, #64]	; 0x40
 8001160:	4b29      	ldr	r3, [pc, #164]	; (8001208 <SystemClock_Config+0xdc>)
 8001162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001164:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001168:	607b      	str	r3, [r7, #4]
 800116a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800116c:	2300      	movs	r3, #0
 800116e:	603b      	str	r3, [r7, #0]
 8001170:	4b26      	ldr	r3, [pc, #152]	; (800120c <SystemClock_Config+0xe0>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a25      	ldr	r2, [pc, #148]	; (800120c <SystemClock_Config+0xe0>)
 8001176:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800117a:	6013      	str	r3, [r2, #0]
 800117c:	4b23      	ldr	r3, [pc, #140]	; (800120c <SystemClock_Config+0xe0>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001184:	603b      	str	r3, [r7, #0]
 8001186:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001188:	2302      	movs	r3, #2
 800118a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800118c:	2301      	movs	r3, #1
 800118e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001190:	2310      	movs	r3, #16
 8001192:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001194:	2302      	movs	r3, #2
 8001196:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001198:	2300      	movs	r3, #0
 800119a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800119c:	2308      	movs	r3, #8
 800119e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80011a0:	23b4      	movs	r3, #180	; 0xb4
 80011a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011a4:	2302      	movs	r3, #2
 80011a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80011a8:	2302      	movs	r3, #2
 80011aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80011ac:	2302      	movs	r3, #2
 80011ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011b0:	f107 031c 	add.w	r3, r7, #28
 80011b4:	4618      	mov	r0, r3
 80011b6:	f002 fcb5 	bl	8003b24 <HAL_RCC_OscConfig>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80011c0:	f000 fa38 	bl	8001634 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80011c4:	f002 f914 	bl	80033f0 <HAL_PWREx_EnableOverDrive>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80011ce:	f000 fa31 	bl	8001634 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011d2:	230f      	movs	r3, #15
 80011d4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011d6:	2302      	movs	r3, #2
 80011d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011da:	2300      	movs	r3, #0
 80011dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011de:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80011e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011e8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011ea:	f107 0308 	add.w	r3, r7, #8
 80011ee:	2105      	movs	r1, #5
 80011f0:	4618      	mov	r0, r3
 80011f2:	f002 f94d 	bl	8003490 <HAL_RCC_ClockConfig>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80011fc:	f000 fa1a 	bl	8001634 <Error_Handler>
  }
}
 8001200:	bf00      	nop
 8001202:	3750      	adds	r7, #80	; 0x50
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	40023800 	.word	0x40023800
 800120c:	40007000 	.word	0x40007000

08001210 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001216:	463b      	mov	r3, r7
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001222:	4b22      	ldr	r3, [pc, #136]	; (80012ac <MX_ADC1_Init+0x9c>)
 8001224:	4a22      	ldr	r2, [pc, #136]	; (80012b0 <MX_ADC1_Init+0xa0>)
 8001226:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001228:	4b20      	ldr	r3, [pc, #128]	; (80012ac <MX_ADC1_Init+0x9c>)
 800122a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800122e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001230:	4b1e      	ldr	r3, [pc, #120]	; (80012ac <MX_ADC1_Init+0x9c>)
 8001232:	2200      	movs	r2, #0
 8001234:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001236:	4b1d      	ldr	r3, [pc, #116]	; (80012ac <MX_ADC1_Init+0x9c>)
 8001238:	2200      	movs	r2, #0
 800123a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800123c:	4b1b      	ldr	r3, [pc, #108]	; (80012ac <MX_ADC1_Init+0x9c>)
 800123e:	2200      	movs	r2, #0
 8001240:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001242:	4b1a      	ldr	r3, [pc, #104]	; (80012ac <MX_ADC1_Init+0x9c>)
 8001244:	2200      	movs	r2, #0
 8001246:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800124a:	4b18      	ldr	r3, [pc, #96]	; (80012ac <MX_ADC1_Init+0x9c>)
 800124c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001250:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001252:	4b16      	ldr	r3, [pc, #88]	; (80012ac <MX_ADC1_Init+0x9c>)
 8001254:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001258:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800125a:	4b14      	ldr	r3, [pc, #80]	; (80012ac <MX_ADC1_Init+0x9c>)
 800125c:	2200      	movs	r2, #0
 800125e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001260:	4b12      	ldr	r3, [pc, #72]	; (80012ac <MX_ADC1_Init+0x9c>)
 8001262:	2201      	movs	r2, #1
 8001264:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001266:	4b11      	ldr	r3, [pc, #68]	; (80012ac <MX_ADC1_Init+0x9c>)
 8001268:	2201      	movs	r2, #1
 800126a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800126e:	4b0f      	ldr	r3, [pc, #60]	; (80012ac <MX_ADC1_Init+0x9c>)
 8001270:	2200      	movs	r2, #0
 8001272:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001274:	480d      	ldr	r0, [pc, #52]	; (80012ac <MX_ADC1_Init+0x9c>)
 8001276:	f000 fd4f 	bl	8001d18 <HAL_ADC_Init>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001280:	f000 f9d8 	bl	8001634 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001284:	230d      	movs	r3, #13
 8001286:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001288:	2301      	movs	r3, #1
 800128a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800128c:	2307      	movs	r3, #7
 800128e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001290:	463b      	mov	r3, r7
 8001292:	4619      	mov	r1, r3
 8001294:	4805      	ldr	r0, [pc, #20]	; (80012ac <MX_ADC1_Init+0x9c>)
 8001296:	f000 ffc1 	bl	800221c <HAL_ADC_ConfigChannel>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80012a0:	f000 f9c8 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012a4:	bf00      	nop
 80012a6:	3710      	adds	r7, #16
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	200002b0 	.word	0x200002b0
 80012b0:	40012000 	.word	0x40012000

080012b4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012ba:	463b      	mov	r3, r7
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	605a      	str	r2, [r3, #4]
 80012c2:	609a      	str	r2, [r3, #8]
 80012c4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80012c6:	4b22      	ldr	r3, [pc, #136]	; (8001350 <MX_ADC2_Init+0x9c>)
 80012c8:	4a22      	ldr	r2, [pc, #136]	; (8001354 <MX_ADC2_Init+0xa0>)
 80012ca:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012cc:	4b20      	ldr	r3, [pc, #128]	; (8001350 <MX_ADC2_Init+0x9c>)
 80012ce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80012d2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80012d4:	4b1e      	ldr	r3, [pc, #120]	; (8001350 <MX_ADC2_Init+0x9c>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 80012da:	4b1d      	ldr	r3, [pc, #116]	; (8001350 <MX_ADC2_Init+0x9c>)
 80012dc:	2201      	movs	r2, #1
 80012de:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80012e0:	4b1b      	ldr	r3, [pc, #108]	; (8001350 <MX_ADC2_Init+0x9c>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80012e6:	4b1a      	ldr	r3, [pc, #104]	; (8001350 <MX_ADC2_Init+0x9c>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80012ee:	4b18      	ldr	r3, [pc, #96]	; (8001350 <MX_ADC2_Init+0x9c>)
 80012f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80012f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 80012f6:	4b16      	ldr	r3, [pc, #88]	; (8001350 <MX_ADC2_Init+0x9c>)
 80012f8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012fc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012fe:	4b14      	ldr	r3, [pc, #80]	; (8001350 <MX_ADC2_Init+0x9c>)
 8001300:	2200      	movs	r2, #0
 8001302:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001304:	4b12      	ldr	r3, [pc, #72]	; (8001350 <MX_ADC2_Init+0x9c>)
 8001306:	2201      	movs	r2, #1
 8001308:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800130a:	4b11      	ldr	r3, [pc, #68]	; (8001350 <MX_ADC2_Init+0x9c>)
 800130c:	2201      	movs	r2, #1
 800130e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001312:	4b0f      	ldr	r3, [pc, #60]	; (8001350 <MX_ADC2_Init+0x9c>)
 8001314:	2201      	movs	r2, #1
 8001316:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001318:	480d      	ldr	r0, [pc, #52]	; (8001350 <MX_ADC2_Init+0x9c>)
 800131a:	f000 fcfd 	bl	8001d18 <HAL_ADC_Init>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 8001324:	f000 f986 	bl	8001634 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001328:	230c      	movs	r3, #12
 800132a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800132c:	2301      	movs	r3, #1
 800132e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001330:	2307      	movs	r3, #7
 8001332:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001334:	463b      	mov	r3, r7
 8001336:	4619      	mov	r1, r3
 8001338:	4805      	ldr	r0, [pc, #20]	; (8001350 <MX_ADC2_Init+0x9c>)
 800133a:	f000 ff6f 	bl	800221c <HAL_ADC_ConfigChannel>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 8001344:	f000 f976 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001348:	bf00      	nop
 800134a:	3710      	adds	r7, #16
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	200002f8 	.word	0x200002f8
 8001354:	40012100 	.word	0x40012100

08001358 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b08e      	sub	sp, #56	; 0x38
 800135c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800135e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	605a      	str	r2, [r3, #4]
 8001368:	609a      	str	r2, [r3, #8]
 800136a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800136c:	f107 0320 	add.w	r3, r7, #32
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001376:	1d3b      	adds	r3, r7, #4
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	605a      	str	r2, [r3, #4]
 800137e:	609a      	str	r2, [r3, #8]
 8001380:	60da      	str	r2, [r3, #12]
 8001382:	611a      	str	r2, [r3, #16]
 8001384:	615a      	str	r2, [r3, #20]
 8001386:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001388:	4b2c      	ldr	r3, [pc, #176]	; (800143c <MX_TIM3_Init+0xe4>)
 800138a:	4a2d      	ldr	r2, [pc, #180]	; (8001440 <MX_TIM3_Init+0xe8>)
 800138c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 900;
 800138e:	4b2b      	ldr	r3, [pc, #172]	; (800143c <MX_TIM3_Init+0xe4>)
 8001390:	f44f 7261 	mov.w	r2, #900	; 0x384
 8001394:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001396:	4b29      	ldr	r3, [pc, #164]	; (800143c <MX_TIM3_Init+0xe4>)
 8001398:	2200      	movs	r2, #0
 800139a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 800139c:	4b27      	ldr	r3, [pc, #156]	; (800143c <MX_TIM3_Init+0xe4>)
 800139e:	2264      	movs	r2, #100	; 0x64
 80013a0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013a2:	4b26      	ldr	r3, [pc, #152]	; (800143c <MX_TIM3_Init+0xe4>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013a8:	4b24      	ldr	r3, [pc, #144]	; (800143c <MX_TIM3_Init+0xe4>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013ae:	4823      	ldr	r0, [pc, #140]	; (800143c <MX_TIM3_Init+0xe4>)
 80013b0:	f002 fe56 	bl	8004060 <HAL_TIM_Base_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80013ba:	f000 f93b 	bl	8001634 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013c2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013c8:	4619      	mov	r1, r3
 80013ca:	481c      	ldr	r0, [pc, #112]	; (800143c <MX_TIM3_Init+0xe4>)
 80013cc:	f003 f9dc 	bl	8004788 <HAL_TIM_ConfigClockSource>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80013d6:	f000 f92d 	bl	8001634 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80013da:	4818      	ldr	r0, [pc, #96]	; (800143c <MX_TIM3_Init+0xe4>)
 80013dc:	f002 ff00 	bl	80041e0 <HAL_TIM_PWM_Init>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80013e6:	f000 f925 	bl	8001634 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80013ea:	2320      	movs	r3, #32
 80013ec:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ee:	2300      	movs	r3, #0
 80013f0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013f2:	f107 0320 	add.w	r3, r7, #32
 80013f6:	4619      	mov	r1, r3
 80013f8:	4810      	ldr	r0, [pc, #64]	; (800143c <MX_TIM3_Init+0xe4>)
 80013fa:	f003 fddb 	bl	8004fb4 <HAL_TIMEx_MasterConfigSynchronization>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001404:	f000 f916 	bl	8001634 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001408:	2360      	movs	r3, #96	; 0x60
 800140a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800140c:	2300      	movs	r3, #0
 800140e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001410:	2300      	movs	r3, #0
 8001412:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001414:	2300      	movs	r3, #0
 8001416:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001418:	1d3b      	adds	r3, r7, #4
 800141a:	2200      	movs	r2, #0
 800141c:	4619      	mov	r1, r3
 800141e:	4807      	ldr	r0, [pc, #28]	; (800143c <MX_TIM3_Init+0xe4>)
 8001420:	f003 f8f0 	bl	8004604 <HAL_TIM_PWM_ConfigChannel>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800142a:	f000 f903 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800142e:	4803      	ldr	r0, [pc, #12]	; (800143c <MX_TIM3_Init+0xe4>)
 8001430:	f000 fa42 	bl	80018b8 <HAL_TIM_MspPostInit>

}
 8001434:	bf00      	nop
 8001436:	3738      	adds	r7, #56	; 0x38
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000400 	.word	0x20000400
 8001440:	40000400 	.word	0x40000400

08001444 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001448:	4b11      	ldr	r3, [pc, #68]	; (8001490 <MX_USART2_UART_Init+0x4c>)
 800144a:	4a12      	ldr	r2, [pc, #72]	; (8001494 <MX_USART2_UART_Init+0x50>)
 800144c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 460800;
 800144e:	4b10      	ldr	r3, [pc, #64]	; (8001490 <MX_USART2_UART_Init+0x4c>)
 8001450:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 8001454:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001456:	4b0e      	ldr	r3, [pc, #56]	; (8001490 <MX_USART2_UART_Init+0x4c>)
 8001458:	2200      	movs	r2, #0
 800145a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800145c:	4b0c      	ldr	r3, [pc, #48]	; (8001490 <MX_USART2_UART_Init+0x4c>)
 800145e:	2200      	movs	r2, #0
 8001460:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001462:	4b0b      	ldr	r3, [pc, #44]	; (8001490 <MX_USART2_UART_Init+0x4c>)
 8001464:	2200      	movs	r2, #0
 8001466:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001468:	4b09      	ldr	r3, [pc, #36]	; (8001490 <MX_USART2_UART_Init+0x4c>)
 800146a:	220c      	movs	r2, #12
 800146c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800146e:	4b08      	ldr	r3, [pc, #32]	; (8001490 <MX_USART2_UART_Init+0x4c>)
 8001470:	2200      	movs	r2, #0
 8001472:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001474:	4b06      	ldr	r3, [pc, #24]	; (8001490 <MX_USART2_UART_Init+0x4c>)
 8001476:	2200      	movs	r2, #0
 8001478:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800147a:	4805      	ldr	r0, [pc, #20]	; (8001490 <MX_USART2_UART_Init+0x4c>)
 800147c:	f003 fe2a 	bl	80050d4 <HAL_UART_Init>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001486:	f000 f8d5 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20000448 	.word	0x20000448
 8001494:	40004400 	.word	0x40004400

08001498 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	607b      	str	r3, [r7, #4]
 80014a2:	4b10      	ldr	r3, [pc, #64]	; (80014e4 <MX_DMA_Init+0x4c>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	4a0f      	ldr	r2, [pc, #60]	; (80014e4 <MX_DMA_Init+0x4c>)
 80014a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80014ac:	6313      	str	r3, [r2, #48]	; 0x30
 80014ae:	4b0d      	ldr	r3, [pc, #52]	; (80014e4 <MX_DMA_Init+0x4c>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014b6:	607b      	str	r3, [r7, #4]
 80014b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80014ba:	2200      	movs	r2, #0
 80014bc:	2100      	movs	r1, #0
 80014be:	2038      	movs	r0, #56	; 0x38
 80014c0:	f001 fa41 	bl	8002946 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80014c4:	2038      	movs	r0, #56	; 0x38
 80014c6:	f001 fa5a 	bl	800297e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80014ca:	2200      	movs	r2, #0
 80014cc:	2100      	movs	r1, #0
 80014ce:	203a      	movs	r0, #58	; 0x3a
 80014d0:	f001 fa39 	bl	8002946 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80014d4:	203a      	movs	r0, #58	; 0x3a
 80014d6:	f001 fa52 	bl	800297e <HAL_NVIC_EnableIRQ>

}
 80014da:	bf00      	nop
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40023800 	.word	0x40023800

080014e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b08a      	sub	sp, #40	; 0x28
 80014ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ee:	f107 0314 	add.w	r3, r7, #20
 80014f2:	2200      	movs	r2, #0
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	605a      	str	r2, [r3, #4]
 80014f8:	609a      	str	r2, [r3, #8]
 80014fa:	60da      	str	r2, [r3, #12]
 80014fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	613b      	str	r3, [r7, #16]
 8001502:	4b37      	ldr	r3, [pc, #220]	; (80015e0 <MX_GPIO_Init+0xf8>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	4a36      	ldr	r2, [pc, #216]	; (80015e0 <MX_GPIO_Init+0xf8>)
 8001508:	f043 0304 	orr.w	r3, r3, #4
 800150c:	6313      	str	r3, [r2, #48]	; 0x30
 800150e:	4b34      	ldr	r3, [pc, #208]	; (80015e0 <MX_GPIO_Init+0xf8>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001512:	f003 0304 	and.w	r3, r3, #4
 8001516:	613b      	str	r3, [r7, #16]
 8001518:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	4b30      	ldr	r3, [pc, #192]	; (80015e0 <MX_GPIO_Init+0xf8>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	4a2f      	ldr	r2, [pc, #188]	; (80015e0 <MX_GPIO_Init+0xf8>)
 8001524:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001528:	6313      	str	r3, [r2, #48]	; 0x30
 800152a:	4b2d      	ldr	r3, [pc, #180]	; (80015e0 <MX_GPIO_Init+0xf8>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	60bb      	str	r3, [r7, #8]
 800153a:	4b29      	ldr	r3, [pc, #164]	; (80015e0 <MX_GPIO_Init+0xf8>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	4a28      	ldr	r2, [pc, #160]	; (80015e0 <MX_GPIO_Init+0xf8>)
 8001540:	f043 0301 	orr.w	r3, r3, #1
 8001544:	6313      	str	r3, [r2, #48]	; 0x30
 8001546:	4b26      	ldr	r3, [pc, #152]	; (80015e0 <MX_GPIO_Init+0xf8>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	f003 0301 	and.w	r3, r3, #1
 800154e:	60bb      	str	r3, [r7, #8]
 8001550:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	607b      	str	r3, [r7, #4]
 8001556:	4b22      	ldr	r3, [pc, #136]	; (80015e0 <MX_GPIO_Init+0xf8>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	4a21      	ldr	r2, [pc, #132]	; (80015e0 <MX_GPIO_Init+0xf8>)
 800155c:	f043 0302 	orr.w	r3, r3, #2
 8001560:	6313      	str	r3, [r2, #48]	; 0x30
 8001562:	4b1f      	ldr	r3, [pc, #124]	; (80015e0 <MX_GPIO_Init+0xf8>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	f003 0302 	and.w	r3, r3, #2
 800156a:	607b      	str	r3, [r7, #4]
 800156c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 800156e:	2201      	movs	r2, #1
 8001570:	2120      	movs	r1, #32
 8001572:	481c      	ldr	r0, [pc, #112]	; (80015e4 <MX_GPIO_Init+0xfc>)
 8001574:	f001 ff22 	bl	80033bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8001578:	2201      	movs	r2, #1
 800157a:	2110      	movs	r1, #16
 800157c:	481a      	ldr	r0, [pc, #104]	; (80015e8 <MX_GPIO_Init+0x100>)
 800157e:	f001 ff1d 	bl	80033bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001582:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001586:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001588:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800158c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158e:	2300      	movs	r3, #0
 8001590:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001592:	f107 0314 	add.w	r3, r7, #20
 8001596:	4619      	mov	r1, r3
 8001598:	4813      	ldr	r0, [pc, #76]	; (80015e8 <MX_GPIO_Init+0x100>)
 800159a:	f001 fd7b 	bl	8003094 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800159e:	2320      	movs	r3, #32
 80015a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a2:	2301      	movs	r3, #1
 80015a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a6:	2300      	movs	r3, #0
 80015a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015aa:	2303      	movs	r3, #3
 80015ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80015ae:	f107 0314 	add.w	r3, r7, #20
 80015b2:	4619      	mov	r1, r3
 80015b4:	480b      	ldr	r0, [pc, #44]	; (80015e4 <MX_GPIO_Init+0xfc>)
 80015b6:	f001 fd6d 	bl	8003094 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80015ba:	2310      	movs	r3, #16
 80015bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015be:	2301      	movs	r3, #1
 80015c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80015c2:	2302      	movs	r3, #2
 80015c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c6:	2303      	movs	r3, #3
 80015c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ca:	f107 0314 	add.w	r3, r7, #20
 80015ce:	4619      	mov	r1, r3
 80015d0:	4805      	ldr	r0, [pc, #20]	; (80015e8 <MX_GPIO_Init+0x100>)
 80015d2:	f001 fd5f 	bl	8003094 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015d6:	bf00      	nop
 80015d8:	3728      	adds	r7, #40	; 0x28
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	40023800 	.word	0x40023800
 80015e4:	40020000 	.word	0x40020000
 80015e8:	40020800 	.word	0x40020800

080015ec <HAL_ADC_ConvCpltCallback>:
/*void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
	if(htim->Instance==TIM3){
		Tim3Flag = 1;
	}
}*/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1){
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a0a      	ldr	r2, [pc, #40]	; (8001624 <HAL_ADC_ConvCpltCallback+0x38>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d103      	bne.n	8001606 <HAL_ADC_ConvCpltCallback+0x1a>
		adcFlag1 = 1;
 80015fe:	4b0a      	ldr	r3, [pc, #40]	; (8001628 <HAL_ADC_ConvCpltCallback+0x3c>)
 8001600:	2201      	movs	r2, #1
 8001602:	701a      	strb	r2, [r3, #0]
	    }
	else if (hadc->Instance == ADC2){
		adcFlag2 = 1;
		}
}
 8001604:	e007      	b.n	8001616 <HAL_ADC_ConvCpltCallback+0x2a>
	else if (hadc->Instance == ADC2){
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a08      	ldr	r2, [pc, #32]	; (800162c <HAL_ADC_ConvCpltCallback+0x40>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d102      	bne.n	8001616 <HAL_ADC_ConvCpltCallback+0x2a>
		adcFlag2 = 1;
 8001610:	4b07      	ldr	r3, [pc, #28]	; (8001630 <HAL_ADC_ConvCpltCallback+0x44>)
 8001612:	2201      	movs	r2, #1
 8001614:	701a      	strb	r2, [r3, #0]
}
 8001616:	bf00      	nop
 8001618:	370c      	adds	r7, #12
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	40012000 	.word	0x40012000
 8001628:	20000490 	.word	0x20000490
 800162c:	40012100 	.word	0x40012100
 8001630:	20000491 	.word	0x20000491

08001634 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001638:	b672      	cpsid	i
}
 800163a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800163c:	e7fe      	b.n	800163c <Error_Handler+0x8>
	...

08001640 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	607b      	str	r3, [r7, #4]
 800164a:	4b10      	ldr	r3, [pc, #64]	; (800168c <HAL_MspInit+0x4c>)
 800164c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800164e:	4a0f      	ldr	r2, [pc, #60]	; (800168c <HAL_MspInit+0x4c>)
 8001650:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001654:	6453      	str	r3, [r2, #68]	; 0x44
 8001656:	4b0d      	ldr	r3, [pc, #52]	; (800168c <HAL_MspInit+0x4c>)
 8001658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800165a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800165e:	607b      	str	r3, [r7, #4]
 8001660:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	603b      	str	r3, [r7, #0]
 8001666:	4b09      	ldr	r3, [pc, #36]	; (800168c <HAL_MspInit+0x4c>)
 8001668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166a:	4a08      	ldr	r2, [pc, #32]	; (800168c <HAL_MspInit+0x4c>)
 800166c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001670:	6413      	str	r3, [r2, #64]	; 0x40
 8001672:	4b06      	ldr	r3, [pc, #24]	; (800168c <HAL_MspInit+0x4c>)
 8001674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001676:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800167a:	603b      	str	r3, [r7, #0]
 800167c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800167e:	2007      	movs	r0, #7
 8001680:	f001 f956 	bl	8002930 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001684:	bf00      	nop
 8001686:	3708      	adds	r7, #8
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	40023800 	.word	0x40023800

08001690 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b08c      	sub	sp, #48	; 0x30
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001698:	f107 031c 	add.w	r3, r7, #28
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	605a      	str	r2, [r3, #4]
 80016a2:	609a      	str	r2, [r3, #8]
 80016a4:	60da      	str	r2, [r3, #12]
 80016a6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a66      	ldr	r2, [pc, #408]	; (8001848 <HAL_ADC_MspInit+0x1b8>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d160      	bne.n	8001774 <HAL_ADC_MspInit+0xe4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016b2:	2300      	movs	r3, #0
 80016b4:	61bb      	str	r3, [r7, #24]
 80016b6:	4b65      	ldr	r3, [pc, #404]	; (800184c <HAL_ADC_MspInit+0x1bc>)
 80016b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ba:	4a64      	ldr	r2, [pc, #400]	; (800184c <HAL_ADC_MspInit+0x1bc>)
 80016bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016c0:	6453      	str	r3, [r2, #68]	; 0x44
 80016c2:	4b62      	ldr	r3, [pc, #392]	; (800184c <HAL_ADC_MspInit+0x1bc>)
 80016c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016ca:	61bb      	str	r3, [r7, #24]
 80016cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ce:	2300      	movs	r3, #0
 80016d0:	617b      	str	r3, [r7, #20]
 80016d2:	4b5e      	ldr	r3, [pc, #376]	; (800184c <HAL_ADC_MspInit+0x1bc>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	4a5d      	ldr	r2, [pc, #372]	; (800184c <HAL_ADC_MspInit+0x1bc>)
 80016d8:	f043 0304 	orr.w	r3, r3, #4
 80016dc:	6313      	str	r3, [r2, #48]	; 0x30
 80016de:	4b5b      	ldr	r3, [pc, #364]	; (800184c <HAL_ADC_MspInit+0x1bc>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e2:	f003 0304 	and.w	r3, r3, #4
 80016e6:	617b      	str	r3, [r7, #20]
 80016e8:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80016ea:	2308      	movs	r3, #8
 80016ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016ee:	2303      	movs	r3, #3
 80016f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f2:	2300      	movs	r3, #0
 80016f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016f6:	f107 031c 	add.w	r3, r7, #28
 80016fa:	4619      	mov	r1, r3
 80016fc:	4854      	ldr	r0, [pc, #336]	; (8001850 <HAL_ADC_MspInit+0x1c0>)
 80016fe:	f001 fcc9 	bl	8003094 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001702:	4b54      	ldr	r3, [pc, #336]	; (8001854 <HAL_ADC_MspInit+0x1c4>)
 8001704:	4a54      	ldr	r2, [pc, #336]	; (8001858 <HAL_ADC_MspInit+0x1c8>)
 8001706:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001708:	4b52      	ldr	r3, [pc, #328]	; (8001854 <HAL_ADC_MspInit+0x1c4>)
 800170a:	2200      	movs	r2, #0
 800170c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800170e:	4b51      	ldr	r3, [pc, #324]	; (8001854 <HAL_ADC_MspInit+0x1c4>)
 8001710:	2200      	movs	r2, #0
 8001712:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001714:	4b4f      	ldr	r3, [pc, #316]	; (8001854 <HAL_ADC_MspInit+0x1c4>)
 8001716:	2200      	movs	r2, #0
 8001718:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800171a:	4b4e      	ldr	r3, [pc, #312]	; (8001854 <HAL_ADC_MspInit+0x1c4>)
 800171c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001720:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001722:	4b4c      	ldr	r3, [pc, #304]	; (8001854 <HAL_ADC_MspInit+0x1c4>)
 8001724:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001728:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800172a:	4b4a      	ldr	r3, [pc, #296]	; (8001854 <HAL_ADC_MspInit+0x1c4>)
 800172c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001730:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001732:	4b48      	ldr	r3, [pc, #288]	; (8001854 <HAL_ADC_MspInit+0x1c4>)
 8001734:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001738:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800173a:	4b46      	ldr	r3, [pc, #280]	; (8001854 <HAL_ADC_MspInit+0x1c4>)
 800173c:	2200      	movs	r2, #0
 800173e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001740:	4b44      	ldr	r3, [pc, #272]	; (8001854 <HAL_ADC_MspInit+0x1c4>)
 8001742:	2200      	movs	r2, #0
 8001744:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001746:	4843      	ldr	r0, [pc, #268]	; (8001854 <HAL_ADC_MspInit+0x1c4>)
 8001748:	f001 f934 	bl	80029b4 <HAL_DMA_Init>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001752:	f7ff ff6f 	bl	8001634 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4a3e      	ldr	r2, [pc, #248]	; (8001854 <HAL_ADC_MspInit+0x1c4>)
 800175a:	639a      	str	r2, [r3, #56]	; 0x38
 800175c:	4a3d      	ldr	r2, [pc, #244]	; (8001854 <HAL_ADC_MspInit+0x1c4>)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001762:	2200      	movs	r2, #0
 8001764:	2100      	movs	r1, #0
 8001766:	2012      	movs	r0, #18
 8001768:	f001 f8ed 	bl	8002946 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800176c:	2012      	movs	r0, #18
 800176e:	f001 f906 	bl	800297e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001772:	e065      	b.n	8001840 <HAL_ADC_MspInit+0x1b0>
  else if(hadc->Instance==ADC2)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a38      	ldr	r2, [pc, #224]	; (800185c <HAL_ADC_MspInit+0x1cc>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d160      	bne.n	8001840 <HAL_ADC_MspInit+0x1b0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800177e:	2300      	movs	r3, #0
 8001780:	613b      	str	r3, [r7, #16]
 8001782:	4b32      	ldr	r3, [pc, #200]	; (800184c <HAL_ADC_MspInit+0x1bc>)
 8001784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001786:	4a31      	ldr	r2, [pc, #196]	; (800184c <HAL_ADC_MspInit+0x1bc>)
 8001788:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800178c:	6453      	str	r3, [r2, #68]	; 0x44
 800178e:	4b2f      	ldr	r3, [pc, #188]	; (800184c <HAL_ADC_MspInit+0x1bc>)
 8001790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001792:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001796:	613b      	str	r3, [r7, #16]
 8001798:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800179a:	2300      	movs	r3, #0
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	4b2b      	ldr	r3, [pc, #172]	; (800184c <HAL_ADC_MspInit+0x1bc>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	4a2a      	ldr	r2, [pc, #168]	; (800184c <HAL_ADC_MspInit+0x1bc>)
 80017a4:	f043 0304 	orr.w	r3, r3, #4
 80017a8:	6313      	str	r3, [r2, #48]	; 0x30
 80017aa:	4b28      	ldr	r3, [pc, #160]	; (800184c <HAL_ADC_MspInit+0x1bc>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	f003 0304 	and.w	r3, r3, #4
 80017b2:	60fb      	str	r3, [r7, #12]
 80017b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80017b6:	2304      	movs	r3, #4
 80017b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017ba:	2303      	movs	r3, #3
 80017bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017be:	2300      	movs	r3, #0
 80017c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017c2:	f107 031c 	add.w	r3, r7, #28
 80017c6:	4619      	mov	r1, r3
 80017c8:	4821      	ldr	r0, [pc, #132]	; (8001850 <HAL_ADC_MspInit+0x1c0>)
 80017ca:	f001 fc63 	bl	8003094 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 80017ce:	4b24      	ldr	r3, [pc, #144]	; (8001860 <HAL_ADC_MspInit+0x1d0>)
 80017d0:	4a24      	ldr	r2, [pc, #144]	; (8001864 <HAL_ADC_MspInit+0x1d4>)
 80017d2:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80017d4:	4b22      	ldr	r3, [pc, #136]	; (8001860 <HAL_ADC_MspInit+0x1d0>)
 80017d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017da:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017dc:	4b20      	ldr	r3, [pc, #128]	; (8001860 <HAL_ADC_MspInit+0x1d0>)
 80017de:	2200      	movs	r2, #0
 80017e0:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80017e2:	4b1f      	ldr	r3, [pc, #124]	; (8001860 <HAL_ADC_MspInit+0x1d0>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80017e8:	4b1d      	ldr	r3, [pc, #116]	; (8001860 <HAL_ADC_MspInit+0x1d0>)
 80017ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017ee:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80017f0:	4b1b      	ldr	r3, [pc, #108]	; (8001860 <HAL_ADC_MspInit+0x1d0>)
 80017f2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80017f6:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80017f8:	4b19      	ldr	r3, [pc, #100]	; (8001860 <HAL_ADC_MspInit+0x1d0>)
 80017fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017fe:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001800:	4b17      	ldr	r3, [pc, #92]	; (8001860 <HAL_ADC_MspInit+0x1d0>)
 8001802:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001806:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001808:	4b15      	ldr	r3, [pc, #84]	; (8001860 <HAL_ADC_MspInit+0x1d0>)
 800180a:	2200      	movs	r2, #0
 800180c:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800180e:	4b14      	ldr	r3, [pc, #80]	; (8001860 <HAL_ADC_MspInit+0x1d0>)
 8001810:	2200      	movs	r2, #0
 8001812:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001814:	4812      	ldr	r0, [pc, #72]	; (8001860 <HAL_ADC_MspInit+0x1d0>)
 8001816:	f001 f8cd 	bl	80029b4 <HAL_DMA_Init>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <HAL_ADC_MspInit+0x194>
      Error_Handler();
 8001820:	f7ff ff08 	bl	8001634 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4a0e      	ldr	r2, [pc, #56]	; (8001860 <HAL_ADC_MspInit+0x1d0>)
 8001828:	639a      	str	r2, [r3, #56]	; 0x38
 800182a:	4a0d      	ldr	r2, [pc, #52]	; (8001860 <HAL_ADC_MspInit+0x1d0>)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001830:	2200      	movs	r2, #0
 8001832:	2100      	movs	r1, #0
 8001834:	2012      	movs	r0, #18
 8001836:	f001 f886 	bl	8002946 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800183a:	2012      	movs	r0, #18
 800183c:	f001 f89f 	bl	800297e <HAL_NVIC_EnableIRQ>
}
 8001840:	bf00      	nop
 8001842:	3730      	adds	r7, #48	; 0x30
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	40012000 	.word	0x40012000
 800184c:	40023800 	.word	0x40023800
 8001850:	40020800 	.word	0x40020800
 8001854:	20000340 	.word	0x20000340
 8001858:	40026410 	.word	0x40026410
 800185c:	40012100 	.word	0x40012100
 8001860:	200003a0 	.word	0x200003a0
 8001864:	40026440 	.word	0x40026440

08001868 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a0e      	ldr	r2, [pc, #56]	; (80018b0 <HAL_TIM_Base_MspInit+0x48>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d115      	bne.n	80018a6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	60fb      	str	r3, [r7, #12]
 800187e:	4b0d      	ldr	r3, [pc, #52]	; (80018b4 <HAL_TIM_Base_MspInit+0x4c>)
 8001880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001882:	4a0c      	ldr	r2, [pc, #48]	; (80018b4 <HAL_TIM_Base_MspInit+0x4c>)
 8001884:	f043 0302 	orr.w	r3, r3, #2
 8001888:	6413      	str	r3, [r2, #64]	; 0x40
 800188a:	4b0a      	ldr	r3, [pc, #40]	; (80018b4 <HAL_TIM_Base_MspInit+0x4c>)
 800188c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188e:	f003 0302 	and.w	r3, r3, #2
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001896:	2200      	movs	r2, #0
 8001898:	2100      	movs	r1, #0
 800189a:	201d      	movs	r0, #29
 800189c:	f001 f853 	bl	8002946 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80018a0:	201d      	movs	r0, #29
 80018a2:	f001 f86c 	bl	800297e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80018a6:	bf00      	nop
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40000400 	.word	0x40000400
 80018b4:	40023800 	.word	0x40023800

080018b8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b088      	sub	sp, #32
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c0:	f107 030c 	add.w	r3, r7, #12
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a12      	ldr	r2, [pc, #72]	; (8001920 <HAL_TIM_MspPostInit+0x68>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d11d      	bne.n	8001916 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	60bb      	str	r3, [r7, #8]
 80018de:	4b11      	ldr	r3, [pc, #68]	; (8001924 <HAL_TIM_MspPostInit+0x6c>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e2:	4a10      	ldr	r2, [pc, #64]	; (8001924 <HAL_TIM_MspPostInit+0x6c>)
 80018e4:	f043 0302 	orr.w	r3, r3, #2
 80018e8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ea:	4b0e      	ldr	r3, [pc, #56]	; (8001924 <HAL_TIM_MspPostInit+0x6c>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	60bb      	str	r3, [r7, #8]
 80018f4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018f6:	2310      	movs	r3, #16
 80018f8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fa:	2302      	movs	r3, #2
 80018fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001902:	2300      	movs	r3, #0
 8001904:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001906:	2302      	movs	r3, #2
 8001908:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800190a:	f107 030c 	add.w	r3, r7, #12
 800190e:	4619      	mov	r1, r3
 8001910:	4805      	ldr	r0, [pc, #20]	; (8001928 <HAL_TIM_MspPostInit+0x70>)
 8001912:	f001 fbbf 	bl	8003094 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001916:	bf00      	nop
 8001918:	3720      	adds	r7, #32
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40000400 	.word	0x40000400
 8001924:	40023800 	.word	0x40023800
 8001928:	40020400 	.word	0x40020400

0800192c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b08a      	sub	sp, #40	; 0x28
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001934:	f107 0314 	add.w	r3, r7, #20
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	605a      	str	r2, [r3, #4]
 800193e:	609a      	str	r2, [r3, #8]
 8001940:	60da      	str	r2, [r3, #12]
 8001942:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a19      	ldr	r2, [pc, #100]	; (80019b0 <HAL_UART_MspInit+0x84>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d12b      	bne.n	80019a6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	613b      	str	r3, [r7, #16]
 8001952:	4b18      	ldr	r3, [pc, #96]	; (80019b4 <HAL_UART_MspInit+0x88>)
 8001954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001956:	4a17      	ldr	r2, [pc, #92]	; (80019b4 <HAL_UART_MspInit+0x88>)
 8001958:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800195c:	6413      	str	r3, [r2, #64]	; 0x40
 800195e:	4b15      	ldr	r3, [pc, #84]	; (80019b4 <HAL_UART_MspInit+0x88>)
 8001960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	60fb      	str	r3, [r7, #12]
 800196e:	4b11      	ldr	r3, [pc, #68]	; (80019b4 <HAL_UART_MspInit+0x88>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001972:	4a10      	ldr	r2, [pc, #64]	; (80019b4 <HAL_UART_MspInit+0x88>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	6313      	str	r3, [r2, #48]	; 0x30
 800197a:	4b0e      	ldr	r3, [pc, #56]	; (80019b4 <HAL_UART_MspInit+0x88>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001986:	230c      	movs	r3, #12
 8001988:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800198a:	2302      	movs	r3, #2
 800198c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198e:	2300      	movs	r3, #0
 8001990:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001992:	2303      	movs	r3, #3
 8001994:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001996:	2307      	movs	r3, #7
 8001998:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800199a:	f107 0314 	add.w	r3, r7, #20
 800199e:	4619      	mov	r1, r3
 80019a0:	4805      	ldr	r0, [pc, #20]	; (80019b8 <HAL_UART_MspInit+0x8c>)
 80019a2:	f001 fb77 	bl	8003094 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019a6:	bf00      	nop
 80019a8:	3728      	adds	r7, #40	; 0x28
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40004400 	.word	0x40004400
 80019b4:	40023800 	.word	0x40023800
 80019b8:	40020000 	.word	0x40020000

080019bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019c0:	e7fe      	b.n	80019c0 <NMI_Handler+0x4>

080019c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019c2:	b480      	push	{r7}
 80019c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019c6:	e7fe      	b.n	80019c6 <HardFault_Handler+0x4>

080019c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019cc:	e7fe      	b.n	80019cc <MemManage_Handler+0x4>

080019ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019ce:	b480      	push	{r7}
 80019d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019d2:	e7fe      	b.n	80019d2 <BusFault_Handler+0x4>

080019d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019d8:	e7fe      	b.n	80019d8 <UsageFault_Handler+0x4>

080019da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019da:	b480      	push	{r7}
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019ec:	bf00      	nop
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr

080019f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019f6:	b480      	push	{r7}
 80019f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a08:	f000 f966 	bl	8001cd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a0c:	bf00      	nop
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001a14:	4803      	ldr	r0, [pc, #12]	; (8001a24 <ADC_IRQHandler+0x14>)
 8001a16:	f000 f9c2 	bl	8001d9e <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001a1a:	4803      	ldr	r0, [pc, #12]	; (8001a28 <ADC_IRQHandler+0x18>)
 8001a1c:	f000 f9bf 	bl	8001d9e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001a20:	bf00      	nop
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	200002b0 	.word	0x200002b0
 8001a28:	200002f8 	.word	0x200002f8

08001a2c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a30:	4802      	ldr	r0, [pc, #8]	; (8001a3c <TIM3_IRQHandler+0x10>)
 8001a32:	f002 fcf7 	bl	8004424 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	20000400 	.word	0x20000400

08001a40 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a44:	4802      	ldr	r0, [pc, #8]	; (8001a50 <DMA2_Stream0_IRQHandler+0x10>)
 8001a46:	f001 f8bb 	bl	8002bc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001a4a:	bf00      	nop
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20000340 	.word	0x20000340

08001a54 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001a58:	4802      	ldr	r0, [pc, #8]	; (8001a64 <DMA2_Stream2_IRQHandler+0x10>)
 8001a5a:	f001 f8b1 	bl	8002bc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001a5e:	bf00      	nop
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	200003a0 	.word	0x200003a0

08001a68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  return 1;
 8001a6c:	2301      	movs	r3, #1
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <_kill>:

int _kill(int pid, int sig)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a82:	f005 f889 	bl	8006b98 <__errno>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2216      	movs	r2, #22
 8001a8a:	601a      	str	r2, [r3, #0]
  return -1;
 8001a8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3708      	adds	r7, #8
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <_exit>:

void _exit (int status)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001aa0:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f7ff ffe7 	bl	8001a78 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001aaa:	e7fe      	b.n	8001aaa <_exit+0x12>

08001aac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b086      	sub	sp, #24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab8:	2300      	movs	r3, #0
 8001aba:	617b      	str	r3, [r7, #20]
 8001abc:	e00a      	b.n	8001ad4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001abe:	f3af 8000 	nop.w
 8001ac2:	4601      	mov	r1, r0
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	1c5a      	adds	r2, r3, #1
 8001ac8:	60ba      	str	r2, [r7, #8]
 8001aca:	b2ca      	uxtb	r2, r1
 8001acc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	617b      	str	r3, [r7, #20]
 8001ad4:	697a      	ldr	r2, [r7, #20]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	dbf0      	blt.n	8001abe <_read+0x12>
  }

  return len;
 8001adc:	687b      	ldr	r3, [r7, #4]
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3718      	adds	r7, #24
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	b083      	sub	sp, #12
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001aee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr

08001afe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001afe:	b480      	push	{r7}
 8001b00:	b083      	sub	sp, #12
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
 8001b06:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b0e:	605a      	str	r2, [r3, #4]
  return 0;
 8001b10:	2300      	movs	r3, #0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr

08001b1e <_isatty>:

int _isatty(int file)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	b083      	sub	sp, #12
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b26:	2301      	movs	r3, #1
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr

08001b34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b085      	sub	sp, #20
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	60b9      	str	r1, [r7, #8]
 8001b3e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b40:	2300      	movs	r3, #0
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3714      	adds	r7, #20
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
	...

08001b50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b086      	sub	sp, #24
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b58:	4a14      	ldr	r2, [pc, #80]	; (8001bac <_sbrk+0x5c>)
 8001b5a:	4b15      	ldr	r3, [pc, #84]	; (8001bb0 <_sbrk+0x60>)
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b64:	4b13      	ldr	r3, [pc, #76]	; (8001bb4 <_sbrk+0x64>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d102      	bne.n	8001b72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b6c:	4b11      	ldr	r3, [pc, #68]	; (8001bb4 <_sbrk+0x64>)
 8001b6e:	4a12      	ldr	r2, [pc, #72]	; (8001bb8 <_sbrk+0x68>)
 8001b70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b72:	4b10      	ldr	r3, [pc, #64]	; (8001bb4 <_sbrk+0x64>)
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4413      	add	r3, r2
 8001b7a:	693a      	ldr	r2, [r7, #16]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d207      	bcs.n	8001b90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b80:	f005 f80a 	bl	8006b98 <__errno>
 8001b84:	4603      	mov	r3, r0
 8001b86:	220c      	movs	r2, #12
 8001b88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8e:	e009      	b.n	8001ba4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b90:	4b08      	ldr	r3, [pc, #32]	; (8001bb4 <_sbrk+0x64>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b96:	4b07      	ldr	r3, [pc, #28]	; (8001bb4 <_sbrk+0x64>)
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	4a05      	ldr	r2, [pc, #20]	; (8001bb4 <_sbrk+0x64>)
 8001ba0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3718      	adds	r7, #24
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	20020000 	.word	0x20020000
 8001bb0:	00000400 	.word	0x00000400
 8001bb4:	200004a4 	.word	0x200004a4
 8001bb8:	20000688 	.word	0x20000688

08001bbc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bc0:	4b06      	ldr	r3, [pc, #24]	; (8001bdc <SystemInit+0x20>)
 8001bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bc6:	4a05      	ldr	r2, [pc, #20]	; (8001bdc <SystemInit+0x20>)
 8001bc8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bcc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bd0:	bf00      	nop
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001be0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c18 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001be4:	f7ff ffea 	bl	8001bbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001be8:	480c      	ldr	r0, [pc, #48]	; (8001c1c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bea:	490d      	ldr	r1, [pc, #52]	; (8001c20 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bec:	4a0d      	ldr	r2, [pc, #52]	; (8001c24 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bf0:	e002      	b.n	8001bf8 <LoopCopyDataInit>

08001bf2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bf2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bf4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bf6:	3304      	adds	r3, #4

08001bf8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bf8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bfc:	d3f9      	bcc.n	8001bf2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bfe:	4a0a      	ldr	r2, [pc, #40]	; (8001c28 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c00:	4c0a      	ldr	r4, [pc, #40]	; (8001c2c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c04:	e001      	b.n	8001c0a <LoopFillZerobss>

08001c06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c08:	3204      	adds	r2, #4

08001c0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c0c:	d3fb      	bcc.n	8001c06 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001c0e:	f004 ffc9 	bl	8006ba4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c12:	f7ff f9cb 	bl	8000fac <main>
  bx  lr    
 8001c16:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c20:	20000294 	.word	0x20000294
  ldr r2, =_sidata
 8001c24:	08009238 	.word	0x08009238
  ldr r2, =_sbss
 8001c28:	20000294 	.word	0x20000294
  ldr r4, =_ebss
 8001c2c:	20000684 	.word	0x20000684

08001c30 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c30:	e7fe      	b.n	8001c30 <CAN1_RX0_IRQHandler>
	...

08001c34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c38:	4b0e      	ldr	r3, [pc, #56]	; (8001c74 <HAL_Init+0x40>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a0d      	ldr	r2, [pc, #52]	; (8001c74 <HAL_Init+0x40>)
 8001c3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c44:	4b0b      	ldr	r3, [pc, #44]	; (8001c74 <HAL_Init+0x40>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a0a      	ldr	r2, [pc, #40]	; (8001c74 <HAL_Init+0x40>)
 8001c4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c50:	4b08      	ldr	r3, [pc, #32]	; (8001c74 <HAL_Init+0x40>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a07      	ldr	r2, [pc, #28]	; (8001c74 <HAL_Init+0x40>)
 8001c56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c5c:	2003      	movs	r0, #3
 8001c5e:	f000 fe67 	bl	8002930 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c62:	2000      	movs	r0, #0
 8001c64:	f000 f808 	bl	8001c78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c68:	f7ff fcea 	bl	8001640 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40023c00 	.word	0x40023c00

08001c78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c80:	4b12      	ldr	r3, [pc, #72]	; (8001ccc <HAL_InitTick+0x54>)
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	4b12      	ldr	r3, [pc, #72]	; (8001cd0 <HAL_InitTick+0x58>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	4619      	mov	r1, r3
 8001c8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c96:	4618      	mov	r0, r3
 8001c98:	f000 fe7f 	bl	800299a <HAL_SYSTICK_Config>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e00e      	b.n	8001cc4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2b0f      	cmp	r3, #15
 8001caa:	d80a      	bhi.n	8001cc2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cac:	2200      	movs	r2, #0
 8001cae:	6879      	ldr	r1, [r7, #4]
 8001cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cb4:	f000 fe47 	bl	8002946 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cb8:	4a06      	ldr	r2, [pc, #24]	; (8001cd4 <HAL_InitTick+0x5c>)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	e000      	b.n	8001cc4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3708      	adds	r7, #8
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	20000000 	.word	0x20000000
 8001cd0:	20000008 	.word	0x20000008
 8001cd4:	20000004 	.word	0x20000004

08001cd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cdc:	4b06      	ldr	r3, [pc, #24]	; (8001cf8 <HAL_IncTick+0x20>)
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	4b06      	ldr	r3, [pc, #24]	; (8001cfc <HAL_IncTick+0x24>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	4a04      	ldr	r2, [pc, #16]	; (8001cfc <HAL_IncTick+0x24>)
 8001cea:	6013      	str	r3, [r2, #0]
}
 8001cec:	bf00      	nop
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	20000008 	.word	0x20000008
 8001cfc:	200004a8 	.word	0x200004a8

08001d00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  return uwTick;
 8001d04:	4b03      	ldr	r3, [pc, #12]	; (8001d14 <HAL_GetTick+0x14>)
 8001d06:	681b      	ldr	r3, [r3, #0]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	200004a8 	.word	0x200004a8

08001d18 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d20:	2300      	movs	r3, #0
 8001d22:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d101      	bne.n	8001d2e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e033      	b.n	8001d96 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d109      	bne.n	8001d4a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d36:	6878      	ldr	r0, [r7, #4]
 8001d38:	f7ff fcaa 	bl	8001690 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2200      	movs	r2, #0
 8001d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4e:	f003 0310 	and.w	r3, r3, #16
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d118      	bne.n	8001d88 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d5e:	f023 0302 	bic.w	r3, r3, #2
 8001d62:	f043 0202 	orr.w	r2, r3, #2
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	f000 fb88 	bl	8002480 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2200      	movs	r2, #0
 8001d74:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7a:	f023 0303 	bic.w	r3, r3, #3
 8001d7e:	f043 0201 	orr.w	r2, r3, #1
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	641a      	str	r2, [r3, #64]	; 0x40
 8001d86:	e001      	b.n	8001d8c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001d9e:	b580      	push	{r7, lr}
 8001da0:	b086      	sub	sp, #24
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001da6:	2300      	movs	r3, #0
 8001da8:	617b      	str	r3, [r7, #20]
 8001daa:	2300      	movs	r3, #0
 8001dac:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	f003 0302 	and.w	r3, r3, #2
 8001dc4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	f003 0320 	and.w	r3, r3, #32
 8001dcc:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d049      	beq.n	8001e68 <HAL_ADC_IRQHandler+0xca>
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d046      	beq.n	8001e68 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dde:	f003 0310 	and.w	r3, r3, #16
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d105      	bne.n	8001df2 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d12b      	bne.n	8001e58 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d127      	bne.n	8001e58 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e0e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d006      	beq.n	8001e24 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d119      	bne.n	8001e58 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	685a      	ldr	r2, [r3, #4]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f022 0220 	bic.w	r2, r2, #32
 8001e32:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e38:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d105      	bne.n	8001e58 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e50:	f043 0201 	orr.w	r2, r3, #1
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f7ff fbc7 	bl	80015ec <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f06f 0212 	mvn.w	r2, #18
 8001e66:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	f003 0304 	and.w	r3, r3, #4
 8001e6e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e76:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d057      	beq.n	8001f2e <HAL_ADC_IRQHandler+0x190>
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d054      	beq.n	8001f2e <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e88:	f003 0310 	and.w	r3, r3, #16
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d105      	bne.n	8001e9c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e94:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d139      	bne.n	8001f1e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eb0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d006      	beq.n	8001ec6 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d12b      	bne.n	8001f1e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d124      	bne.n	8001f1e <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d11d      	bne.n	8001f1e <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d119      	bne.n	8001f1e <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	685a      	ldr	r2, [r3, #4]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ef8:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d105      	bne.n	8001f1e <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f16:	f043 0201 	orr.w	r2, r3, #1
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 fc2c 	bl	800277c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f06f 020c 	mvn.w	r2, #12
 8001f2c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	f003 0301 	and.w	r3, r3, #1
 8001f34:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f3c:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d017      	beq.n	8001f74 <HAL_ADC_IRQHandler+0x1d6>
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d014      	beq.n	8001f74 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0301 	and.w	r3, r3, #1
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d10d      	bne.n	8001f74 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	641a      	str	r2, [r3, #64]	; 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	f000 f945 	bl	80021f4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f06f 0201 	mvn.w	r2, #1
 8001f72:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	f003 0320 	and.w	r3, r3, #32
 8001f7a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001f82:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d015      	beq.n	8001fb6 <HAL_ADC_IRQHandler+0x218>
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d012      	beq.n	8001fb6 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f94:	f043 0202 	orr.w	r2, r3, #2
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f06f 0220 	mvn.w	r2, #32
 8001fa4:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f000 f92e 	bl	8002208 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f06f 0220 	mvn.w	r2, #32
 8001fb4:	601a      	str	r2, [r3, #0]
  }
}
 8001fb6:	bf00      	nop
 8001fb8:	3718      	adds	r7, #24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
	...

08001fc0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b086      	sub	sp, #24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	60b9      	str	r1, [r7, #8]
 8001fca:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d101      	bne.n	8001fde <HAL_ADC_Start_DMA+0x1e>
 8001fda:	2302      	movs	r3, #2
 8001fdc:	e0e9      	b.n	80021b2 <HAL_ADC_Start_DMA+0x1f2>
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	f003 0301 	and.w	r3, r3, #1
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d018      	beq.n	8002026 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	689a      	ldr	r2, [r3, #8]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f042 0201 	orr.w	r2, r2, #1
 8002002:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002004:	4b6d      	ldr	r3, [pc, #436]	; (80021bc <HAL_ADC_Start_DMA+0x1fc>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a6d      	ldr	r2, [pc, #436]	; (80021c0 <HAL_ADC_Start_DMA+0x200>)
 800200a:	fba2 2303 	umull	r2, r3, r2, r3
 800200e:	0c9a      	lsrs	r2, r3, #18
 8002010:	4613      	mov	r3, r2
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	4413      	add	r3, r2
 8002016:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002018:	e002      	b.n	8002020 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	3b01      	subs	r3, #1
 800201e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d1f9      	bne.n	800201a <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002030:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002034:	d107      	bne.n	8002046 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	689a      	ldr	r2, [r3, #8]
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002044:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	f003 0301 	and.w	r3, r3, #1
 8002050:	2b01      	cmp	r3, #1
 8002052:	f040 80a1 	bne.w	8002198 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800205e:	f023 0301 	bic.w	r3, r3, #1
 8002062:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002074:	2b00      	cmp	r3, #0
 8002076:	d007      	beq.n	8002088 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002080:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002090:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002094:	d106      	bne.n	80020a4 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209a:	f023 0206 	bic.w	r2, r3, #6
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	645a      	str	r2, [r3, #68]	; 0x44
 80020a2:	e002      	b.n	80020aa <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2200      	movs	r2, #0
 80020a8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	2200      	movs	r2, #0
 80020ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80020b2:	4b44      	ldr	r3, [pc, #272]	; (80021c4 <HAL_ADC_Start_DMA+0x204>)
 80020b4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020ba:	4a43      	ldr	r2, [pc, #268]	; (80021c8 <HAL_ADC_Start_DMA+0x208>)
 80020bc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020c2:	4a42      	ldr	r2, [pc, #264]	; (80021cc <HAL_ADC_Start_DMA+0x20c>)
 80020c4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020ca:	4a41      	ldr	r2, [pc, #260]	; (80021d0 <HAL_ADC_Start_DMA+0x210>)
 80020cc:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80020d6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	685a      	ldr	r2, [r3, #4]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80020e6:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	689a      	ldr	r2, [r3, #8]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80020f6:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	334c      	adds	r3, #76	; 0x4c
 8002102:	4619      	mov	r1, r3
 8002104:	68ba      	ldr	r2, [r7, #8]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	f000 fd02 	bl	8002b10 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f003 031f 	and.w	r3, r3, #31
 8002114:	2b00      	cmp	r3, #0
 8002116:	d12a      	bne.n	800216e <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a2d      	ldr	r2, [pc, #180]	; (80021d4 <HAL_ADC_Start_DMA+0x214>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d015      	beq.n	800214e <HAL_ADC_Start_DMA+0x18e>
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a2c      	ldr	r2, [pc, #176]	; (80021d8 <HAL_ADC_Start_DMA+0x218>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d105      	bne.n	8002138 <HAL_ADC_Start_DMA+0x178>
 800212c:	4b25      	ldr	r3, [pc, #148]	; (80021c4 <HAL_ADC_Start_DMA+0x204>)
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f003 031f 	and.w	r3, r3, #31
 8002134:	2b00      	cmp	r3, #0
 8002136:	d00a      	beq.n	800214e <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a27      	ldr	r2, [pc, #156]	; (80021dc <HAL_ADC_Start_DMA+0x21c>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d136      	bne.n	80021b0 <HAL_ADC_Start_DMA+0x1f0>
 8002142:	4b20      	ldr	r3, [pc, #128]	; (80021c4 <HAL_ADC_Start_DMA+0x204>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f003 0310 	and.w	r3, r3, #16
 800214a:	2b00      	cmp	r3, #0
 800214c:	d130      	bne.n	80021b0 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002158:	2b00      	cmp	r3, #0
 800215a:	d129      	bne.n	80021b0 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	689a      	ldr	r2, [r3, #8]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800216a:	609a      	str	r2, [r3, #8]
 800216c:	e020      	b.n	80021b0 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a18      	ldr	r2, [pc, #96]	; (80021d4 <HAL_ADC_Start_DMA+0x214>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d11b      	bne.n	80021b0 <HAL_ADC_Start_DMA+0x1f0>
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d114      	bne.n	80021b0 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	689a      	ldr	r2, [r3, #8]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002194:	609a      	str	r2, [r3, #8]
 8002196:	e00b      	b.n	80021b0 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219c:	f043 0210 	orr.w	r2, r3, #16
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a8:	f043 0201 	orr.w	r2, r3, #1
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 80021b0:	2300      	movs	r3, #0
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3718      	adds	r7, #24
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	20000000 	.word	0x20000000
 80021c0:	431bde83 	.word	0x431bde83
 80021c4:	40012300 	.word	0x40012300
 80021c8:	08002679 	.word	0x08002679
 80021cc:	08002733 	.word	0x08002733
 80021d0:	0800274f 	.word	0x0800274f
 80021d4:	40012000 	.word	0x40012000
 80021d8:	40012100 	.word	0x40012100
 80021dc:	40012200 	.word	0x40012200

080021e0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80021e8:	bf00      	nop
 80021ea:	370c      	adds	r7, #12
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr

080021f4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80021fc:	bf00      	nop
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002226:	2300      	movs	r3, #0
 8002228:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002230:	2b01      	cmp	r3, #1
 8002232:	d101      	bne.n	8002238 <HAL_ADC_ConfigChannel+0x1c>
 8002234:	2302      	movs	r3, #2
 8002236:	e113      	b.n	8002460 <HAL_ADC_ConfigChannel+0x244>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2201      	movs	r2, #1
 800223c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	2b09      	cmp	r3, #9
 8002246:	d925      	bls.n	8002294 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	68d9      	ldr	r1, [r3, #12]
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	b29b      	uxth	r3, r3
 8002254:	461a      	mov	r2, r3
 8002256:	4613      	mov	r3, r2
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	4413      	add	r3, r2
 800225c:	3b1e      	subs	r3, #30
 800225e:	2207      	movs	r2, #7
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	43da      	mvns	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	400a      	ands	r2, r1
 800226c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	68d9      	ldr	r1, [r3, #12]
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	689a      	ldr	r2, [r3, #8]
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	b29b      	uxth	r3, r3
 800227e:	4618      	mov	r0, r3
 8002280:	4603      	mov	r3, r0
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	4403      	add	r3, r0
 8002286:	3b1e      	subs	r3, #30
 8002288:	409a      	lsls	r2, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	430a      	orrs	r2, r1
 8002290:	60da      	str	r2, [r3, #12]
 8002292:	e022      	b.n	80022da <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	6919      	ldr	r1, [r3, #16]
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	b29b      	uxth	r3, r3
 80022a0:	461a      	mov	r2, r3
 80022a2:	4613      	mov	r3, r2
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	4413      	add	r3, r2
 80022a8:	2207      	movs	r2, #7
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	43da      	mvns	r2, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	400a      	ands	r2, r1
 80022b6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	6919      	ldr	r1, [r3, #16]
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	689a      	ldr	r2, [r3, #8]
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	4618      	mov	r0, r3
 80022ca:	4603      	mov	r3, r0
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	4403      	add	r3, r0
 80022d0:	409a      	lsls	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	430a      	orrs	r2, r1
 80022d8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	2b06      	cmp	r3, #6
 80022e0:	d824      	bhi.n	800232c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685a      	ldr	r2, [r3, #4]
 80022ec:	4613      	mov	r3, r2
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	4413      	add	r3, r2
 80022f2:	3b05      	subs	r3, #5
 80022f4:	221f      	movs	r2, #31
 80022f6:	fa02 f303 	lsl.w	r3, r2, r3
 80022fa:	43da      	mvns	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	400a      	ands	r2, r1
 8002302:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	b29b      	uxth	r3, r3
 8002310:	4618      	mov	r0, r3
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685a      	ldr	r2, [r3, #4]
 8002316:	4613      	mov	r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	4413      	add	r3, r2
 800231c:	3b05      	subs	r3, #5
 800231e:	fa00 f203 	lsl.w	r2, r0, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	430a      	orrs	r2, r1
 8002328:	635a      	str	r2, [r3, #52]	; 0x34
 800232a:	e04c      	b.n	80023c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	2b0c      	cmp	r3, #12
 8002332:	d824      	bhi.n	800237e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	685a      	ldr	r2, [r3, #4]
 800233e:	4613      	mov	r3, r2
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	4413      	add	r3, r2
 8002344:	3b23      	subs	r3, #35	; 0x23
 8002346:	221f      	movs	r2, #31
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	43da      	mvns	r2, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	400a      	ands	r2, r1
 8002354:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	b29b      	uxth	r3, r3
 8002362:	4618      	mov	r0, r3
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685a      	ldr	r2, [r3, #4]
 8002368:	4613      	mov	r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	4413      	add	r3, r2
 800236e:	3b23      	subs	r3, #35	; 0x23
 8002370:	fa00 f203 	lsl.w	r2, r0, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	430a      	orrs	r2, r1
 800237a:	631a      	str	r2, [r3, #48]	; 0x30
 800237c:	e023      	b.n	80023c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685a      	ldr	r2, [r3, #4]
 8002388:	4613      	mov	r3, r2
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	4413      	add	r3, r2
 800238e:	3b41      	subs	r3, #65	; 0x41
 8002390:	221f      	movs	r2, #31
 8002392:	fa02 f303 	lsl.w	r3, r2, r3
 8002396:	43da      	mvns	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	400a      	ands	r2, r1
 800239e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	b29b      	uxth	r3, r3
 80023ac:	4618      	mov	r0, r3
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	4613      	mov	r3, r2
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	4413      	add	r3, r2
 80023b8:	3b41      	subs	r3, #65	; 0x41
 80023ba:	fa00 f203 	lsl.w	r2, r0, r3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	430a      	orrs	r2, r1
 80023c4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023c6:	4b29      	ldr	r3, [pc, #164]	; (800246c <HAL_ADC_ConfigChannel+0x250>)
 80023c8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a28      	ldr	r2, [pc, #160]	; (8002470 <HAL_ADC_ConfigChannel+0x254>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d10f      	bne.n	80023f4 <HAL_ADC_ConfigChannel+0x1d8>
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2b12      	cmp	r3, #18
 80023da:	d10b      	bne.n	80023f4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a1d      	ldr	r2, [pc, #116]	; (8002470 <HAL_ADC_ConfigChannel+0x254>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d12b      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x23a>
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a1c      	ldr	r2, [pc, #112]	; (8002474 <HAL_ADC_ConfigChannel+0x258>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d003      	beq.n	8002410 <HAL_ADC_ConfigChannel+0x1f4>
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2b11      	cmp	r3, #17
 800240e:	d122      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a11      	ldr	r2, [pc, #68]	; (8002474 <HAL_ADC_ConfigChannel+0x258>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d111      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002432:	4b11      	ldr	r3, [pc, #68]	; (8002478 <HAL_ADC_ConfigChannel+0x25c>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a11      	ldr	r2, [pc, #68]	; (800247c <HAL_ADC_ConfigChannel+0x260>)
 8002438:	fba2 2303 	umull	r2, r3, r2, r3
 800243c:	0c9a      	lsrs	r2, r3, #18
 800243e:	4613      	mov	r3, r2
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	4413      	add	r3, r2
 8002444:	005b      	lsls	r3, r3, #1
 8002446:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002448:	e002      	b.n	8002450 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	3b01      	subs	r3, #1
 800244e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d1f9      	bne.n	800244a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 800245e:	2300      	movs	r3, #0
}
 8002460:	4618      	mov	r0, r3
 8002462:	3714      	adds	r7, #20
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr
 800246c:	40012300 	.word	0x40012300
 8002470:	40012000 	.word	0x40012000
 8002474:	10000012 	.word	0x10000012
 8002478:	20000000 	.word	0x20000000
 800247c:	431bde83 	.word	0x431bde83

08002480 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002480:	b480      	push	{r7}
 8002482:	b085      	sub	sp, #20
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002488:	4b79      	ldr	r3, [pc, #484]	; (8002670 <ADC_Init+0x1f0>)
 800248a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	685a      	ldr	r2, [r3, #4]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	431a      	orrs	r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	685a      	ldr	r2, [r3, #4]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80024b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	6859      	ldr	r1, [r3, #4]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	691b      	ldr	r3, [r3, #16]
 80024c0:	021a      	lsls	r2, r3, #8
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	430a      	orrs	r2, r1
 80024c8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	685a      	ldr	r2, [r3, #4]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80024d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	6859      	ldr	r1, [r3, #4]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	689a      	ldr	r2, [r3, #8]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	430a      	orrs	r2, r1
 80024ea:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	689a      	ldr	r2, [r3, #8]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6899      	ldr	r1, [r3, #8]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	68da      	ldr	r2, [r3, #12]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	430a      	orrs	r2, r1
 800250c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002512:	4a58      	ldr	r2, [pc, #352]	; (8002674 <ADC_Init+0x1f4>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d022      	beq.n	800255e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	689a      	ldr	r2, [r3, #8]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002526:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	6899      	ldr	r1, [r3, #8]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	430a      	orrs	r2, r1
 8002538:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	689a      	ldr	r2, [r3, #8]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002548:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	6899      	ldr	r1, [r3, #8]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	430a      	orrs	r2, r1
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	e00f      	b.n	800257e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800256c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	689a      	ldr	r2, [r3, #8]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800257c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	689a      	ldr	r2, [r3, #8]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f022 0202 	bic.w	r2, r2, #2
 800258c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	6899      	ldr	r1, [r3, #8]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	7e1b      	ldrb	r3, [r3, #24]
 8002598:	005a      	lsls	r2, r3, #1
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	430a      	orrs	r2, r1
 80025a0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d01b      	beq.n	80025e4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	685a      	ldr	r2, [r3, #4]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025ba:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	685a      	ldr	r2, [r3, #4]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80025ca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6859      	ldr	r1, [r3, #4]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d6:	3b01      	subs	r3, #1
 80025d8:	035a      	lsls	r2, r3, #13
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	430a      	orrs	r2, r1
 80025e0:	605a      	str	r2, [r3, #4]
 80025e2:	e007      	b.n	80025f4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	685a      	ldr	r2, [r3, #4]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025f2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002602:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	69db      	ldr	r3, [r3, #28]
 800260e:	3b01      	subs	r3, #1
 8002610:	051a      	lsls	r2, r3, #20
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	430a      	orrs	r2, r1
 8002618:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	689a      	ldr	r2, [r3, #8]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002628:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	6899      	ldr	r1, [r3, #8]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002636:	025a      	lsls	r2, r3, #9
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	430a      	orrs	r2, r1
 800263e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	689a      	ldr	r2, [r3, #8]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800264e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6899      	ldr	r1, [r3, #8]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	029a      	lsls	r2, r3, #10
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	430a      	orrs	r2, r1
 8002662:	609a      	str	r2, [r3, #8]
}
 8002664:	bf00      	nop
 8002666:	3714      	adds	r7, #20
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr
 8002670:	40012300 	.word	0x40012300
 8002674:	0f000001 	.word	0x0f000001

08002678 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002684:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800268e:	2b00      	cmp	r3, #0
 8002690:	d13c      	bne.n	800270c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002696:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d12b      	bne.n	8002704 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d127      	bne.n	8002704 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ba:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d006      	beq.n	80026d0 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d119      	bne.n	8002704 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	685a      	ldr	r2, [r3, #4]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f022 0220 	bic.w	r2, r2, #32
 80026de:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d105      	bne.n	8002704 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fc:	f043 0201 	orr.w	r2, r3, #1
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002704:	68f8      	ldr	r0, [r7, #12]
 8002706:	f7fe ff71 	bl	80015ec <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800270a:	e00e      	b.n	800272a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002710:	f003 0310 	and.w	r3, r3, #16
 8002714:	2b00      	cmp	r3, #0
 8002716:	d003      	beq.n	8002720 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002718:	68f8      	ldr	r0, [r7, #12]
 800271a:	f7ff fd75 	bl	8002208 <HAL_ADC_ErrorCallback>
}
 800271e:	e004      	b.n	800272a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002724:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	4798      	blx	r3
}
 800272a:	bf00      	nop
 800272c:	3710      	adds	r7, #16
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b084      	sub	sp, #16
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800273e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002740:	68f8      	ldr	r0, [r7, #12]
 8002742:	f7ff fd4d 	bl	80021e0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002746:	bf00      	nop
 8002748:	3710      	adds	r7, #16
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b084      	sub	sp, #16
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800275a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2240      	movs	r2, #64	; 0x40
 8002760:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002766:	f043 0204 	orr.w	r2, r3, #4
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800276e:	68f8      	ldr	r0, [r7, #12]
 8002770:	f7ff fd4a 	bl	8002208 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002774:	bf00      	nop
 8002776:	3710      	adds	r7, #16
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr

08002790 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002790:	b480      	push	{r7}
 8002792:	b085      	sub	sp, #20
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f003 0307 	and.w	r3, r3, #7
 800279e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027a0:	4b0c      	ldr	r3, [pc, #48]	; (80027d4 <__NVIC_SetPriorityGrouping+0x44>)
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027a6:	68ba      	ldr	r2, [r7, #8]
 80027a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027ac:	4013      	ands	r3, r2
 80027ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027c2:	4a04      	ldr	r2, [pc, #16]	; (80027d4 <__NVIC_SetPriorityGrouping+0x44>)
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	60d3      	str	r3, [r2, #12]
}
 80027c8:	bf00      	nop
 80027ca:	3714      	adds	r7, #20
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr
 80027d4:	e000ed00 	.word	0xe000ed00

080027d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027d8:	b480      	push	{r7}
 80027da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027dc:	4b04      	ldr	r3, [pc, #16]	; (80027f0 <__NVIC_GetPriorityGrouping+0x18>)
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	0a1b      	lsrs	r3, r3, #8
 80027e2:	f003 0307 	and.w	r3, r3, #7
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr
 80027f0:	e000ed00 	.word	0xe000ed00

080027f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	4603      	mov	r3, r0
 80027fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002802:	2b00      	cmp	r3, #0
 8002804:	db0b      	blt.n	800281e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002806:	79fb      	ldrb	r3, [r7, #7]
 8002808:	f003 021f 	and.w	r2, r3, #31
 800280c:	4907      	ldr	r1, [pc, #28]	; (800282c <__NVIC_EnableIRQ+0x38>)
 800280e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002812:	095b      	lsrs	r3, r3, #5
 8002814:	2001      	movs	r0, #1
 8002816:	fa00 f202 	lsl.w	r2, r0, r2
 800281a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800281e:	bf00      	nop
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	e000e100 	.word	0xe000e100

08002830 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	4603      	mov	r3, r0
 8002838:	6039      	str	r1, [r7, #0]
 800283a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800283c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002840:	2b00      	cmp	r3, #0
 8002842:	db0a      	blt.n	800285a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	b2da      	uxtb	r2, r3
 8002848:	490c      	ldr	r1, [pc, #48]	; (800287c <__NVIC_SetPriority+0x4c>)
 800284a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284e:	0112      	lsls	r2, r2, #4
 8002850:	b2d2      	uxtb	r2, r2
 8002852:	440b      	add	r3, r1
 8002854:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002858:	e00a      	b.n	8002870 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	b2da      	uxtb	r2, r3
 800285e:	4908      	ldr	r1, [pc, #32]	; (8002880 <__NVIC_SetPriority+0x50>)
 8002860:	79fb      	ldrb	r3, [r7, #7]
 8002862:	f003 030f 	and.w	r3, r3, #15
 8002866:	3b04      	subs	r3, #4
 8002868:	0112      	lsls	r2, r2, #4
 800286a:	b2d2      	uxtb	r2, r2
 800286c:	440b      	add	r3, r1
 800286e:	761a      	strb	r2, [r3, #24]
}
 8002870:	bf00      	nop
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr
 800287c:	e000e100 	.word	0xe000e100
 8002880:	e000ed00 	.word	0xe000ed00

08002884 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002884:	b480      	push	{r7}
 8002886:	b089      	sub	sp, #36	; 0x24
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f003 0307 	and.w	r3, r3, #7
 8002896:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	f1c3 0307 	rsb	r3, r3, #7
 800289e:	2b04      	cmp	r3, #4
 80028a0:	bf28      	it	cs
 80028a2:	2304      	movcs	r3, #4
 80028a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	3304      	adds	r3, #4
 80028aa:	2b06      	cmp	r3, #6
 80028ac:	d902      	bls.n	80028b4 <NVIC_EncodePriority+0x30>
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	3b03      	subs	r3, #3
 80028b2:	e000      	b.n	80028b6 <NVIC_EncodePriority+0x32>
 80028b4:	2300      	movs	r3, #0
 80028b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028b8:	f04f 32ff 	mov.w	r2, #4294967295
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	fa02 f303 	lsl.w	r3, r2, r3
 80028c2:	43da      	mvns	r2, r3
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	401a      	ands	r2, r3
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028cc:	f04f 31ff 	mov.w	r1, #4294967295
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	fa01 f303 	lsl.w	r3, r1, r3
 80028d6:	43d9      	mvns	r1, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028dc:	4313      	orrs	r3, r2
         );
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3724      	adds	r7, #36	; 0x24
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
	...

080028ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	3b01      	subs	r3, #1
 80028f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028fc:	d301      	bcc.n	8002902 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028fe:	2301      	movs	r3, #1
 8002900:	e00f      	b.n	8002922 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002902:	4a0a      	ldr	r2, [pc, #40]	; (800292c <SysTick_Config+0x40>)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	3b01      	subs	r3, #1
 8002908:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800290a:	210f      	movs	r1, #15
 800290c:	f04f 30ff 	mov.w	r0, #4294967295
 8002910:	f7ff ff8e 	bl	8002830 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002914:	4b05      	ldr	r3, [pc, #20]	; (800292c <SysTick_Config+0x40>)
 8002916:	2200      	movs	r2, #0
 8002918:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800291a:	4b04      	ldr	r3, [pc, #16]	; (800292c <SysTick_Config+0x40>)
 800291c:	2207      	movs	r2, #7
 800291e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002920:	2300      	movs	r3, #0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	e000e010 	.word	0xe000e010

08002930 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f7ff ff29 	bl	8002790 <__NVIC_SetPriorityGrouping>
}
 800293e:	bf00      	nop
 8002940:	3708      	adds	r7, #8
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002946:	b580      	push	{r7, lr}
 8002948:	b086      	sub	sp, #24
 800294a:	af00      	add	r7, sp, #0
 800294c:	4603      	mov	r3, r0
 800294e:	60b9      	str	r1, [r7, #8]
 8002950:	607a      	str	r2, [r7, #4]
 8002952:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002954:	2300      	movs	r3, #0
 8002956:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002958:	f7ff ff3e 	bl	80027d8 <__NVIC_GetPriorityGrouping>
 800295c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	68b9      	ldr	r1, [r7, #8]
 8002962:	6978      	ldr	r0, [r7, #20]
 8002964:	f7ff ff8e 	bl	8002884 <NVIC_EncodePriority>
 8002968:	4602      	mov	r2, r0
 800296a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800296e:	4611      	mov	r1, r2
 8002970:	4618      	mov	r0, r3
 8002972:	f7ff ff5d 	bl	8002830 <__NVIC_SetPriority>
}
 8002976:	bf00      	nop
 8002978:	3718      	adds	r7, #24
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b082      	sub	sp, #8
 8002982:	af00      	add	r7, sp, #0
 8002984:	4603      	mov	r3, r0
 8002986:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800298c:	4618      	mov	r0, r3
 800298e:	f7ff ff31 	bl	80027f4 <__NVIC_EnableIRQ>
}
 8002992:	bf00      	nop
 8002994:	3708      	adds	r7, #8
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}

0800299a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800299a:	b580      	push	{r7, lr}
 800299c:	b082      	sub	sp, #8
 800299e:	af00      	add	r7, sp, #0
 80029a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f7ff ffa2 	bl	80028ec <SysTick_Config>
 80029a8:	4603      	mov	r3, r0
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
	...

080029b4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b086      	sub	sp, #24
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80029bc:	2300      	movs	r3, #0
 80029be:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80029c0:	f7ff f99e 	bl	8001d00 <HAL_GetTick>
 80029c4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d101      	bne.n	80029d0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	e099      	b.n	8002b04 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2202      	movs	r2, #2
 80029d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2200      	movs	r2, #0
 80029dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f022 0201 	bic.w	r2, r2, #1
 80029ee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029f0:	e00f      	b.n	8002a12 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029f2:	f7ff f985 	bl	8001d00 <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	2b05      	cmp	r3, #5
 80029fe:	d908      	bls.n	8002a12 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2220      	movs	r2, #32
 8002a04:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2203      	movs	r2, #3
 8002a0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e078      	b.n	8002b04 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d1e8      	bne.n	80029f2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a28:	697a      	ldr	r2, [r7, #20]
 8002a2a:	4b38      	ldr	r3, [pc, #224]	; (8002b0c <HAL_DMA_Init+0x158>)
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685a      	ldr	r2, [r3, #4]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	691b      	ldr	r3, [r3, #16]
 8002a44:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a56:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6a1b      	ldr	r3, [r3, #32]
 8002a5c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a5e:	697a      	ldr	r2, [r7, #20]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a68:	2b04      	cmp	r3, #4
 8002a6a:	d107      	bne.n	8002a7c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a74:	4313      	orrs	r3, r2
 8002a76:	697a      	ldr	r2, [r7, #20]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	697a      	ldr	r2, [r7, #20]
 8002a82:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	f023 0307 	bic.w	r3, r3, #7
 8002a92:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a98:	697a      	ldr	r2, [r7, #20]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa2:	2b04      	cmp	r3, #4
 8002aa4:	d117      	bne.n	8002ad6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aaa:	697a      	ldr	r2, [r7, #20]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d00e      	beq.n	8002ad6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f000 fa6f 	bl	8002f9c <DMA_CheckFifoParam>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d008      	beq.n	8002ad6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2240      	movs	r2, #64	; 0x40
 8002ac8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2201      	movs	r2, #1
 8002ace:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e016      	b.n	8002b04 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	697a      	ldr	r2, [r7, #20]
 8002adc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f000 fa26 	bl	8002f30 <DMA_CalcBaseAndBitshift>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aec:	223f      	movs	r2, #63	; 0x3f
 8002aee:	409a      	lsls	r2, r3
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2201      	movs	r2, #1
 8002afe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002b02:	2300      	movs	r3, #0
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3718      	adds	r7, #24
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	f010803f 	.word	0xf010803f

08002b10 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b086      	sub	sp, #24
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	607a      	str	r2, [r7, #4]
 8002b1c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b26:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d101      	bne.n	8002b36 <HAL_DMA_Start_IT+0x26>
 8002b32:	2302      	movs	r3, #2
 8002b34:	e040      	b.n	8002bb8 <HAL_DMA_Start_IT+0xa8>
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2201      	movs	r2, #1
 8002b3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d12f      	bne.n	8002baa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2202      	movs	r2, #2
 8002b4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2200      	movs	r2, #0
 8002b56:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	68b9      	ldr	r1, [r7, #8]
 8002b5e:	68f8      	ldr	r0, [r7, #12]
 8002b60:	f000 f9b8 	bl	8002ed4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b68:	223f      	movs	r2, #63	; 0x3f
 8002b6a:	409a      	lsls	r2, r3
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f042 0216 	orr.w	r2, r2, #22
 8002b7e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d007      	beq.n	8002b98 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f042 0208 	orr.w	r2, r2, #8
 8002b96:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f042 0201 	orr.w	r2, r2, #1
 8002ba6:	601a      	str	r2, [r3, #0]
 8002ba8:	e005      	b.n	8002bb6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002bb2:	2302      	movs	r3, #2
 8002bb4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002bb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3718      	adds	r7, #24
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b086      	sub	sp, #24
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002bcc:	4b8e      	ldr	r3, [pc, #568]	; (8002e08 <HAL_DMA_IRQHandler+0x248>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a8e      	ldr	r2, [pc, #568]	; (8002e0c <HAL_DMA_IRQHandler+0x24c>)
 8002bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd6:	0a9b      	lsrs	r3, r3, #10
 8002bd8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bde:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bea:	2208      	movs	r2, #8
 8002bec:	409a      	lsls	r2, r3
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d01a      	beq.n	8002c2c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 0304 	and.w	r3, r3, #4
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d013      	beq.n	8002c2c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f022 0204 	bic.w	r2, r2, #4
 8002c12:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c18:	2208      	movs	r2, #8
 8002c1a:	409a      	lsls	r2, r3
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c24:	f043 0201 	orr.w	r2, r3, #1
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c30:	2201      	movs	r2, #1
 8002c32:	409a      	lsls	r2, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	4013      	ands	r3, r2
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d012      	beq.n	8002c62 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	695b      	ldr	r3, [r3, #20]
 8002c42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d00b      	beq.n	8002c62 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c4e:	2201      	movs	r2, #1
 8002c50:	409a      	lsls	r2, r3
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c5a:	f043 0202 	orr.w	r2, r3, #2
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c66:	2204      	movs	r2, #4
 8002c68:	409a      	lsls	r2, r3
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d012      	beq.n	8002c98 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 0302 	and.w	r3, r3, #2
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d00b      	beq.n	8002c98 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c84:	2204      	movs	r2, #4
 8002c86:	409a      	lsls	r2, r3
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c90:	f043 0204 	orr.w	r2, r3, #4
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c9c:	2210      	movs	r2, #16
 8002c9e:	409a      	lsls	r2, r3
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d043      	beq.n	8002d30 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0308 	and.w	r3, r3, #8
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d03c      	beq.n	8002d30 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cba:	2210      	movs	r2, #16
 8002cbc:	409a      	lsls	r2, r3
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d018      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d108      	bne.n	8002cf0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d024      	beq.n	8002d30 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	4798      	blx	r3
 8002cee:	e01f      	b.n	8002d30 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d01b      	beq.n	8002d30 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	4798      	blx	r3
 8002d00:	e016      	b.n	8002d30 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d107      	bne.n	8002d20 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f022 0208 	bic.w	r2, r2, #8
 8002d1e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d003      	beq.n	8002d30 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d34:	2220      	movs	r2, #32
 8002d36:	409a      	lsls	r2, r3
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	f000 808f 	beq.w	8002e60 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0310 	and.w	r3, r3, #16
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	f000 8087 	beq.w	8002e60 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d56:	2220      	movs	r2, #32
 8002d58:	409a      	lsls	r2, r3
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	2b05      	cmp	r3, #5
 8002d68:	d136      	bne.n	8002dd8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f022 0216 	bic.w	r2, r2, #22
 8002d78:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	695a      	ldr	r2, [r3, #20]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d88:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d103      	bne.n	8002d9a <HAL_DMA_IRQHandler+0x1da>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d007      	beq.n	8002daa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f022 0208 	bic.w	r2, r2, #8
 8002da8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dae:	223f      	movs	r2, #63	; 0x3f
 8002db0:	409a      	lsls	r2, r3
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2201      	movs	r2, #1
 8002dba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d07e      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	4798      	blx	r3
        }
        return;
 8002dd6:	e079      	b.n	8002ecc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d01d      	beq.n	8002e22 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d10d      	bne.n	8002e10 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d031      	beq.n	8002e60 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	4798      	blx	r3
 8002e04:	e02c      	b.n	8002e60 <HAL_DMA_IRQHandler+0x2a0>
 8002e06:	bf00      	nop
 8002e08:	20000000 	.word	0x20000000
 8002e0c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d023      	beq.n	8002e60 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	4798      	blx	r3
 8002e20:	e01e      	b.n	8002e60 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d10f      	bne.n	8002e50 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f022 0210 	bic.w	r2, r2, #16
 8002e3e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d003      	beq.n	8002e60 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e5c:	6878      	ldr	r0, [r7, #4]
 8002e5e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d032      	beq.n	8002ece <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e6c:	f003 0301 	and.w	r3, r3, #1
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d022      	beq.n	8002eba <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2205      	movs	r2, #5
 8002e78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f022 0201 	bic.w	r2, r2, #1
 8002e8a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	3301      	adds	r3, #1
 8002e90:	60bb      	str	r3, [r7, #8]
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d307      	bcc.n	8002ea8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0301 	and.w	r3, r3, #1
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d1f2      	bne.n	8002e8c <HAL_DMA_IRQHandler+0x2cc>
 8002ea6:	e000      	b.n	8002eaa <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002ea8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2201      	movs	r2, #1
 8002eae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d005      	beq.n	8002ece <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	4798      	blx	r3
 8002eca:	e000      	b.n	8002ece <HAL_DMA_IRQHandler+0x30e>
        return;
 8002ecc:	bf00      	nop
    }
  }
}
 8002ece:	3718      	adds	r7, #24
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b085      	sub	sp, #20
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	60b9      	str	r1, [r7, #8]
 8002ede:	607a      	str	r2, [r7, #4]
 8002ee0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002ef0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	683a      	ldr	r2, [r7, #0]
 8002ef8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	2b40      	cmp	r3, #64	; 0x40
 8002f00:	d108      	bne.n	8002f14 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	68ba      	ldr	r2, [r7, #8]
 8002f10:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002f12:	e007      	b.n	8002f24 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68ba      	ldr	r2, [r7, #8]
 8002f1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	60da      	str	r2, [r3, #12]
}
 8002f24:	bf00      	nop
 8002f26:	3714      	adds	r7, #20
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr

08002f30 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b085      	sub	sp, #20
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	3b10      	subs	r3, #16
 8002f40:	4a14      	ldr	r2, [pc, #80]	; (8002f94 <DMA_CalcBaseAndBitshift+0x64>)
 8002f42:	fba2 2303 	umull	r2, r3, r2, r3
 8002f46:	091b      	lsrs	r3, r3, #4
 8002f48:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f4a:	4a13      	ldr	r2, [pc, #76]	; (8002f98 <DMA_CalcBaseAndBitshift+0x68>)
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	4413      	add	r3, r2
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	461a      	mov	r2, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2b03      	cmp	r3, #3
 8002f5c:	d909      	bls.n	8002f72 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f66:	f023 0303 	bic.w	r3, r3, #3
 8002f6a:	1d1a      	adds	r2, r3, #4
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	659a      	str	r2, [r3, #88]	; 0x58
 8002f70:	e007      	b.n	8002f82 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f7a:	f023 0303 	bic.w	r3, r3, #3
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3714      	adds	r7, #20
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	aaaaaaab 	.word	0xaaaaaaab
 8002f98:	08008e78 	.word	0x08008e78

08002f9c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b085      	sub	sp, #20
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	699b      	ldr	r3, [r3, #24]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d11f      	bne.n	8002ff6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	2b03      	cmp	r3, #3
 8002fba:	d856      	bhi.n	800306a <DMA_CheckFifoParam+0xce>
 8002fbc:	a201      	add	r2, pc, #4	; (adr r2, 8002fc4 <DMA_CheckFifoParam+0x28>)
 8002fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fc2:	bf00      	nop
 8002fc4:	08002fd5 	.word	0x08002fd5
 8002fc8:	08002fe7 	.word	0x08002fe7
 8002fcc:	08002fd5 	.word	0x08002fd5
 8002fd0:	0800306b 	.word	0x0800306b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d046      	beq.n	800306e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fe4:	e043      	b.n	800306e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002fee:	d140      	bne.n	8003072 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ff4:	e03d      	b.n	8003072 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ffe:	d121      	bne.n	8003044 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	2b03      	cmp	r3, #3
 8003004:	d837      	bhi.n	8003076 <DMA_CheckFifoParam+0xda>
 8003006:	a201      	add	r2, pc, #4	; (adr r2, 800300c <DMA_CheckFifoParam+0x70>)
 8003008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800300c:	0800301d 	.word	0x0800301d
 8003010:	08003023 	.word	0x08003023
 8003014:	0800301d 	.word	0x0800301d
 8003018:	08003035 	.word	0x08003035
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	73fb      	strb	r3, [r7, #15]
      break;
 8003020:	e030      	b.n	8003084 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003026:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800302a:	2b00      	cmp	r3, #0
 800302c:	d025      	beq.n	800307a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003032:	e022      	b.n	800307a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003038:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800303c:	d11f      	bne.n	800307e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003042:	e01c      	b.n	800307e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	2b02      	cmp	r3, #2
 8003048:	d903      	bls.n	8003052 <DMA_CheckFifoParam+0xb6>
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	2b03      	cmp	r3, #3
 800304e:	d003      	beq.n	8003058 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003050:	e018      	b.n	8003084 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	73fb      	strb	r3, [r7, #15]
      break;
 8003056:	e015      	b.n	8003084 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800305c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d00e      	beq.n	8003082 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	73fb      	strb	r3, [r7, #15]
      break;
 8003068:	e00b      	b.n	8003082 <DMA_CheckFifoParam+0xe6>
      break;
 800306a:	bf00      	nop
 800306c:	e00a      	b.n	8003084 <DMA_CheckFifoParam+0xe8>
      break;
 800306e:	bf00      	nop
 8003070:	e008      	b.n	8003084 <DMA_CheckFifoParam+0xe8>
      break;
 8003072:	bf00      	nop
 8003074:	e006      	b.n	8003084 <DMA_CheckFifoParam+0xe8>
      break;
 8003076:	bf00      	nop
 8003078:	e004      	b.n	8003084 <DMA_CheckFifoParam+0xe8>
      break;
 800307a:	bf00      	nop
 800307c:	e002      	b.n	8003084 <DMA_CheckFifoParam+0xe8>
      break;   
 800307e:	bf00      	nop
 8003080:	e000      	b.n	8003084 <DMA_CheckFifoParam+0xe8>
      break;
 8003082:	bf00      	nop
    }
  } 
  
  return status; 
 8003084:	7bfb      	ldrb	r3, [r7, #15]
}
 8003086:	4618      	mov	r0, r3
 8003088:	3714      	adds	r7, #20
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop

08003094 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003094:	b480      	push	{r7}
 8003096:	b089      	sub	sp, #36	; 0x24
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800309e:	2300      	movs	r3, #0
 80030a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80030a2:	2300      	movs	r3, #0
 80030a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80030a6:	2300      	movs	r3, #0
 80030a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030aa:	2300      	movs	r3, #0
 80030ac:	61fb      	str	r3, [r7, #28]
 80030ae:	e165      	b.n	800337c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030b0:	2201      	movs	r2, #1
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	fa02 f303 	lsl.w	r3, r2, r3
 80030b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	697a      	ldr	r2, [r7, #20]
 80030c0:	4013      	ands	r3, r2
 80030c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030c4:	693a      	ldr	r2, [r7, #16]
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	f040 8154 	bne.w	8003376 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f003 0303 	and.w	r3, r3, #3
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d005      	beq.n	80030e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d130      	bne.n	8003148 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	005b      	lsls	r3, r3, #1
 80030f0:	2203      	movs	r2, #3
 80030f2:	fa02 f303 	lsl.w	r3, r2, r3
 80030f6:	43db      	mvns	r3, r3
 80030f8:	69ba      	ldr	r2, [r7, #24]
 80030fa:	4013      	ands	r3, r2
 80030fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	68da      	ldr	r2, [r3, #12]
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	fa02 f303 	lsl.w	r3, r2, r3
 800310a:	69ba      	ldr	r2, [r7, #24]
 800310c:	4313      	orrs	r3, r2
 800310e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	69ba      	ldr	r2, [r7, #24]
 8003114:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800311c:	2201      	movs	r2, #1
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	fa02 f303 	lsl.w	r3, r2, r3
 8003124:	43db      	mvns	r3, r3
 8003126:	69ba      	ldr	r2, [r7, #24]
 8003128:	4013      	ands	r3, r2
 800312a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	091b      	lsrs	r3, r3, #4
 8003132:	f003 0201 	and.w	r2, r3, #1
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	fa02 f303 	lsl.w	r3, r2, r3
 800313c:	69ba      	ldr	r2, [r7, #24]
 800313e:	4313      	orrs	r3, r2
 8003140:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	69ba      	ldr	r2, [r7, #24]
 8003146:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f003 0303 	and.w	r3, r3, #3
 8003150:	2b03      	cmp	r3, #3
 8003152:	d017      	beq.n	8003184 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	005b      	lsls	r3, r3, #1
 800315e:	2203      	movs	r2, #3
 8003160:	fa02 f303 	lsl.w	r3, r2, r3
 8003164:	43db      	mvns	r3, r3
 8003166:	69ba      	ldr	r2, [r7, #24]
 8003168:	4013      	ands	r3, r2
 800316a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	689a      	ldr	r2, [r3, #8]
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	005b      	lsls	r3, r3, #1
 8003174:	fa02 f303 	lsl.w	r3, r2, r3
 8003178:	69ba      	ldr	r2, [r7, #24]
 800317a:	4313      	orrs	r3, r2
 800317c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	f003 0303 	and.w	r3, r3, #3
 800318c:	2b02      	cmp	r3, #2
 800318e:	d123      	bne.n	80031d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	08da      	lsrs	r2, r3, #3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	3208      	adds	r2, #8
 8003198:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800319c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	f003 0307 	and.w	r3, r3, #7
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	220f      	movs	r2, #15
 80031a8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ac:	43db      	mvns	r3, r3
 80031ae:	69ba      	ldr	r2, [r7, #24]
 80031b0:	4013      	ands	r3, r2
 80031b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	691a      	ldr	r2, [r3, #16]
 80031b8:	69fb      	ldr	r3, [r7, #28]
 80031ba:	f003 0307 	and.w	r3, r3, #7
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	fa02 f303 	lsl.w	r3, r2, r3
 80031c4:	69ba      	ldr	r2, [r7, #24]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	08da      	lsrs	r2, r3, #3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	3208      	adds	r2, #8
 80031d2:	69b9      	ldr	r1, [r7, #24]
 80031d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	005b      	lsls	r3, r3, #1
 80031e2:	2203      	movs	r2, #3
 80031e4:	fa02 f303 	lsl.w	r3, r2, r3
 80031e8:	43db      	mvns	r3, r3
 80031ea:	69ba      	ldr	r2, [r7, #24]
 80031ec:	4013      	ands	r3, r2
 80031ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f003 0203 	and.w	r2, r3, #3
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	005b      	lsls	r3, r3, #1
 80031fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003200:	69ba      	ldr	r2, [r7, #24]
 8003202:	4313      	orrs	r3, r2
 8003204:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	69ba      	ldr	r2, [r7, #24]
 800320a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003214:	2b00      	cmp	r3, #0
 8003216:	f000 80ae 	beq.w	8003376 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800321a:	2300      	movs	r3, #0
 800321c:	60fb      	str	r3, [r7, #12]
 800321e:	4b5d      	ldr	r3, [pc, #372]	; (8003394 <HAL_GPIO_Init+0x300>)
 8003220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003222:	4a5c      	ldr	r2, [pc, #368]	; (8003394 <HAL_GPIO_Init+0x300>)
 8003224:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003228:	6453      	str	r3, [r2, #68]	; 0x44
 800322a:	4b5a      	ldr	r3, [pc, #360]	; (8003394 <HAL_GPIO_Init+0x300>)
 800322c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800322e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003232:	60fb      	str	r3, [r7, #12]
 8003234:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003236:	4a58      	ldr	r2, [pc, #352]	; (8003398 <HAL_GPIO_Init+0x304>)
 8003238:	69fb      	ldr	r3, [r7, #28]
 800323a:	089b      	lsrs	r3, r3, #2
 800323c:	3302      	adds	r3, #2
 800323e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003242:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003244:	69fb      	ldr	r3, [r7, #28]
 8003246:	f003 0303 	and.w	r3, r3, #3
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	220f      	movs	r2, #15
 800324e:	fa02 f303 	lsl.w	r3, r2, r3
 8003252:	43db      	mvns	r3, r3
 8003254:	69ba      	ldr	r2, [r7, #24]
 8003256:	4013      	ands	r3, r2
 8003258:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a4f      	ldr	r2, [pc, #316]	; (800339c <HAL_GPIO_Init+0x308>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d025      	beq.n	80032ae <HAL_GPIO_Init+0x21a>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a4e      	ldr	r2, [pc, #312]	; (80033a0 <HAL_GPIO_Init+0x30c>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d01f      	beq.n	80032aa <HAL_GPIO_Init+0x216>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4a4d      	ldr	r2, [pc, #308]	; (80033a4 <HAL_GPIO_Init+0x310>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d019      	beq.n	80032a6 <HAL_GPIO_Init+0x212>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a4c      	ldr	r2, [pc, #304]	; (80033a8 <HAL_GPIO_Init+0x314>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d013      	beq.n	80032a2 <HAL_GPIO_Init+0x20e>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4a4b      	ldr	r2, [pc, #300]	; (80033ac <HAL_GPIO_Init+0x318>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d00d      	beq.n	800329e <HAL_GPIO_Init+0x20a>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a4a      	ldr	r2, [pc, #296]	; (80033b0 <HAL_GPIO_Init+0x31c>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d007      	beq.n	800329a <HAL_GPIO_Init+0x206>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a49      	ldr	r2, [pc, #292]	; (80033b4 <HAL_GPIO_Init+0x320>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d101      	bne.n	8003296 <HAL_GPIO_Init+0x202>
 8003292:	2306      	movs	r3, #6
 8003294:	e00c      	b.n	80032b0 <HAL_GPIO_Init+0x21c>
 8003296:	2307      	movs	r3, #7
 8003298:	e00a      	b.n	80032b0 <HAL_GPIO_Init+0x21c>
 800329a:	2305      	movs	r3, #5
 800329c:	e008      	b.n	80032b0 <HAL_GPIO_Init+0x21c>
 800329e:	2304      	movs	r3, #4
 80032a0:	e006      	b.n	80032b0 <HAL_GPIO_Init+0x21c>
 80032a2:	2303      	movs	r3, #3
 80032a4:	e004      	b.n	80032b0 <HAL_GPIO_Init+0x21c>
 80032a6:	2302      	movs	r3, #2
 80032a8:	e002      	b.n	80032b0 <HAL_GPIO_Init+0x21c>
 80032aa:	2301      	movs	r3, #1
 80032ac:	e000      	b.n	80032b0 <HAL_GPIO_Init+0x21c>
 80032ae:	2300      	movs	r3, #0
 80032b0:	69fa      	ldr	r2, [r7, #28]
 80032b2:	f002 0203 	and.w	r2, r2, #3
 80032b6:	0092      	lsls	r2, r2, #2
 80032b8:	4093      	lsls	r3, r2
 80032ba:	69ba      	ldr	r2, [r7, #24]
 80032bc:	4313      	orrs	r3, r2
 80032be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032c0:	4935      	ldr	r1, [pc, #212]	; (8003398 <HAL_GPIO_Init+0x304>)
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	089b      	lsrs	r3, r3, #2
 80032c6:	3302      	adds	r3, #2
 80032c8:	69ba      	ldr	r2, [r7, #24]
 80032ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032ce:	4b3a      	ldr	r3, [pc, #232]	; (80033b8 <HAL_GPIO_Init+0x324>)
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	43db      	mvns	r3, r3
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	4013      	ands	r3, r2
 80032dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d003      	beq.n	80032f2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032f2:	4a31      	ldr	r2, [pc, #196]	; (80033b8 <HAL_GPIO_Init+0x324>)
 80032f4:	69bb      	ldr	r3, [r7, #24]
 80032f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032f8:	4b2f      	ldr	r3, [pc, #188]	; (80033b8 <HAL_GPIO_Init+0x324>)
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	43db      	mvns	r3, r3
 8003302:	69ba      	ldr	r2, [r7, #24]
 8003304:	4013      	ands	r3, r2
 8003306:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003310:	2b00      	cmp	r3, #0
 8003312:	d003      	beq.n	800331c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003314:	69ba      	ldr	r2, [r7, #24]
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	4313      	orrs	r3, r2
 800331a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800331c:	4a26      	ldr	r2, [pc, #152]	; (80033b8 <HAL_GPIO_Init+0x324>)
 800331e:	69bb      	ldr	r3, [r7, #24]
 8003320:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003322:	4b25      	ldr	r3, [pc, #148]	; (80033b8 <HAL_GPIO_Init+0x324>)
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	43db      	mvns	r3, r3
 800332c:	69ba      	ldr	r2, [r7, #24]
 800332e:	4013      	ands	r3, r2
 8003330:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800333a:	2b00      	cmp	r3, #0
 800333c:	d003      	beq.n	8003346 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800333e:	69ba      	ldr	r2, [r7, #24]
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	4313      	orrs	r3, r2
 8003344:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003346:	4a1c      	ldr	r2, [pc, #112]	; (80033b8 <HAL_GPIO_Init+0x324>)
 8003348:	69bb      	ldr	r3, [r7, #24]
 800334a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800334c:	4b1a      	ldr	r3, [pc, #104]	; (80033b8 <HAL_GPIO_Init+0x324>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	43db      	mvns	r3, r3
 8003356:	69ba      	ldr	r2, [r7, #24]
 8003358:	4013      	ands	r3, r2
 800335a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003364:	2b00      	cmp	r3, #0
 8003366:	d003      	beq.n	8003370 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	4313      	orrs	r3, r2
 800336e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003370:	4a11      	ldr	r2, [pc, #68]	; (80033b8 <HAL_GPIO_Init+0x324>)
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	3301      	adds	r3, #1
 800337a:	61fb      	str	r3, [r7, #28]
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	2b0f      	cmp	r3, #15
 8003380:	f67f ae96 	bls.w	80030b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003384:	bf00      	nop
 8003386:	bf00      	nop
 8003388:	3724      	adds	r7, #36	; 0x24
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop
 8003394:	40023800 	.word	0x40023800
 8003398:	40013800 	.word	0x40013800
 800339c:	40020000 	.word	0x40020000
 80033a0:	40020400 	.word	0x40020400
 80033a4:	40020800 	.word	0x40020800
 80033a8:	40020c00 	.word	0x40020c00
 80033ac:	40021000 	.word	0x40021000
 80033b0:	40021400 	.word	0x40021400
 80033b4:	40021800 	.word	0x40021800
 80033b8:	40013c00 	.word	0x40013c00

080033bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033bc:	b480      	push	{r7}
 80033be:	b083      	sub	sp, #12
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
 80033c4:	460b      	mov	r3, r1
 80033c6:	807b      	strh	r3, [r7, #2]
 80033c8:	4613      	mov	r3, r2
 80033ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033cc:	787b      	ldrb	r3, [r7, #1]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d003      	beq.n	80033da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033d2:	887a      	ldrh	r2, [r7, #2]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80033d8:	e003      	b.n	80033e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80033da:	887b      	ldrh	r3, [r7, #2]
 80033dc:	041a      	lsls	r2, r3, #16
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	619a      	str	r2, [r3, #24]
}
 80033e2:	bf00      	nop
 80033e4:	370c      	adds	r7, #12
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr
	...

080033f0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b082      	sub	sp, #8
 80033f4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80033f6:	2300      	movs	r3, #0
 80033f8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80033fa:	2300      	movs	r3, #0
 80033fc:	603b      	str	r3, [r7, #0]
 80033fe:	4b20      	ldr	r3, [pc, #128]	; (8003480 <HAL_PWREx_EnableOverDrive+0x90>)
 8003400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003402:	4a1f      	ldr	r2, [pc, #124]	; (8003480 <HAL_PWREx_EnableOverDrive+0x90>)
 8003404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003408:	6413      	str	r3, [r2, #64]	; 0x40
 800340a:	4b1d      	ldr	r3, [pc, #116]	; (8003480 <HAL_PWREx_EnableOverDrive+0x90>)
 800340c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003412:	603b      	str	r3, [r7, #0]
 8003414:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003416:	4b1b      	ldr	r3, [pc, #108]	; (8003484 <HAL_PWREx_EnableOverDrive+0x94>)
 8003418:	2201      	movs	r2, #1
 800341a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800341c:	f7fe fc70 	bl	8001d00 <HAL_GetTick>
 8003420:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003422:	e009      	b.n	8003438 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003424:	f7fe fc6c 	bl	8001d00 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003432:	d901      	bls.n	8003438 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003434:	2303      	movs	r3, #3
 8003436:	e01f      	b.n	8003478 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003438:	4b13      	ldr	r3, [pc, #76]	; (8003488 <HAL_PWREx_EnableOverDrive+0x98>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003440:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003444:	d1ee      	bne.n	8003424 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003446:	4b11      	ldr	r3, [pc, #68]	; (800348c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003448:	2201      	movs	r2, #1
 800344a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800344c:	f7fe fc58 	bl	8001d00 <HAL_GetTick>
 8003450:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003452:	e009      	b.n	8003468 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003454:	f7fe fc54 	bl	8001d00 <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003462:	d901      	bls.n	8003468 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	e007      	b.n	8003478 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003468:	4b07      	ldr	r3, [pc, #28]	; (8003488 <HAL_PWREx_EnableOverDrive+0x98>)
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003470:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003474:	d1ee      	bne.n	8003454 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003476:	2300      	movs	r3, #0
}
 8003478:	4618      	mov	r0, r3
 800347a:	3708      	adds	r7, #8
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}
 8003480:	40023800 	.word	0x40023800
 8003484:	420e0040 	.word	0x420e0040
 8003488:	40007000 	.word	0x40007000
 800348c:	420e0044 	.word	0x420e0044

08003490 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d101      	bne.n	80034a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e0cc      	b.n	800363e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80034a4:	4b68      	ldr	r3, [pc, #416]	; (8003648 <HAL_RCC_ClockConfig+0x1b8>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 030f 	and.w	r3, r3, #15
 80034ac:	683a      	ldr	r2, [r7, #0]
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d90c      	bls.n	80034cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034b2:	4b65      	ldr	r3, [pc, #404]	; (8003648 <HAL_RCC_ClockConfig+0x1b8>)
 80034b4:	683a      	ldr	r2, [r7, #0]
 80034b6:	b2d2      	uxtb	r2, r2
 80034b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ba:	4b63      	ldr	r3, [pc, #396]	; (8003648 <HAL_RCC_ClockConfig+0x1b8>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 030f 	and.w	r3, r3, #15
 80034c2:	683a      	ldr	r2, [r7, #0]
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d001      	beq.n	80034cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e0b8      	b.n	800363e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0302 	and.w	r3, r3, #2
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d020      	beq.n	800351a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0304 	and.w	r3, r3, #4
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d005      	beq.n	80034f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034e4:	4b59      	ldr	r3, [pc, #356]	; (800364c <HAL_RCC_ClockConfig+0x1bc>)
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	4a58      	ldr	r2, [pc, #352]	; (800364c <HAL_RCC_ClockConfig+0x1bc>)
 80034ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80034ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0308 	and.w	r3, r3, #8
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d005      	beq.n	8003508 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034fc:	4b53      	ldr	r3, [pc, #332]	; (800364c <HAL_RCC_ClockConfig+0x1bc>)
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	4a52      	ldr	r2, [pc, #328]	; (800364c <HAL_RCC_ClockConfig+0x1bc>)
 8003502:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003506:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003508:	4b50      	ldr	r3, [pc, #320]	; (800364c <HAL_RCC_ClockConfig+0x1bc>)
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	494d      	ldr	r1, [pc, #308]	; (800364c <HAL_RCC_ClockConfig+0x1bc>)
 8003516:	4313      	orrs	r3, r2
 8003518:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b00      	cmp	r3, #0
 8003524:	d044      	beq.n	80035b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	2b01      	cmp	r3, #1
 800352c:	d107      	bne.n	800353e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800352e:	4b47      	ldr	r3, [pc, #284]	; (800364c <HAL_RCC_ClockConfig+0x1bc>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d119      	bne.n	800356e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e07f      	b.n	800363e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	2b02      	cmp	r3, #2
 8003544:	d003      	beq.n	800354e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800354a:	2b03      	cmp	r3, #3
 800354c:	d107      	bne.n	800355e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800354e:	4b3f      	ldr	r3, [pc, #252]	; (800364c <HAL_RCC_ClockConfig+0x1bc>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d109      	bne.n	800356e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e06f      	b.n	800363e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800355e:	4b3b      	ldr	r3, [pc, #236]	; (800364c <HAL_RCC_ClockConfig+0x1bc>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0302 	and.w	r3, r3, #2
 8003566:	2b00      	cmp	r3, #0
 8003568:	d101      	bne.n	800356e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e067      	b.n	800363e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800356e:	4b37      	ldr	r3, [pc, #220]	; (800364c <HAL_RCC_ClockConfig+0x1bc>)
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f023 0203 	bic.w	r2, r3, #3
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	4934      	ldr	r1, [pc, #208]	; (800364c <HAL_RCC_ClockConfig+0x1bc>)
 800357c:	4313      	orrs	r3, r2
 800357e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003580:	f7fe fbbe 	bl	8001d00 <HAL_GetTick>
 8003584:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003586:	e00a      	b.n	800359e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003588:	f7fe fbba 	bl	8001d00 <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	f241 3288 	movw	r2, #5000	; 0x1388
 8003596:	4293      	cmp	r3, r2
 8003598:	d901      	bls.n	800359e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e04f      	b.n	800363e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800359e:	4b2b      	ldr	r3, [pc, #172]	; (800364c <HAL_RCC_ClockConfig+0x1bc>)
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	f003 020c 	and.w	r2, r3, #12
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d1eb      	bne.n	8003588 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035b0:	4b25      	ldr	r3, [pc, #148]	; (8003648 <HAL_RCC_ClockConfig+0x1b8>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 030f 	and.w	r3, r3, #15
 80035b8:	683a      	ldr	r2, [r7, #0]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d20c      	bcs.n	80035d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035be:	4b22      	ldr	r3, [pc, #136]	; (8003648 <HAL_RCC_ClockConfig+0x1b8>)
 80035c0:	683a      	ldr	r2, [r7, #0]
 80035c2:	b2d2      	uxtb	r2, r2
 80035c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035c6:	4b20      	ldr	r3, [pc, #128]	; (8003648 <HAL_RCC_ClockConfig+0x1b8>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 030f 	and.w	r3, r3, #15
 80035ce:	683a      	ldr	r2, [r7, #0]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d001      	beq.n	80035d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e032      	b.n	800363e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 0304 	and.w	r3, r3, #4
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d008      	beq.n	80035f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035e4:	4b19      	ldr	r3, [pc, #100]	; (800364c <HAL_RCC_ClockConfig+0x1bc>)
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	68db      	ldr	r3, [r3, #12]
 80035f0:	4916      	ldr	r1, [pc, #88]	; (800364c <HAL_RCC_ClockConfig+0x1bc>)
 80035f2:	4313      	orrs	r3, r2
 80035f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0308 	and.w	r3, r3, #8
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d009      	beq.n	8003616 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003602:	4b12      	ldr	r3, [pc, #72]	; (800364c <HAL_RCC_ClockConfig+0x1bc>)
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	691b      	ldr	r3, [r3, #16]
 800360e:	00db      	lsls	r3, r3, #3
 8003610:	490e      	ldr	r1, [pc, #56]	; (800364c <HAL_RCC_ClockConfig+0x1bc>)
 8003612:	4313      	orrs	r3, r2
 8003614:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003616:	f000 f855 	bl	80036c4 <HAL_RCC_GetSysClockFreq>
 800361a:	4602      	mov	r2, r0
 800361c:	4b0b      	ldr	r3, [pc, #44]	; (800364c <HAL_RCC_ClockConfig+0x1bc>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	091b      	lsrs	r3, r3, #4
 8003622:	f003 030f 	and.w	r3, r3, #15
 8003626:	490a      	ldr	r1, [pc, #40]	; (8003650 <HAL_RCC_ClockConfig+0x1c0>)
 8003628:	5ccb      	ldrb	r3, [r1, r3]
 800362a:	fa22 f303 	lsr.w	r3, r2, r3
 800362e:	4a09      	ldr	r2, [pc, #36]	; (8003654 <HAL_RCC_ClockConfig+0x1c4>)
 8003630:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003632:	4b09      	ldr	r3, [pc, #36]	; (8003658 <HAL_RCC_ClockConfig+0x1c8>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4618      	mov	r0, r3
 8003638:	f7fe fb1e 	bl	8001c78 <HAL_InitTick>

  return HAL_OK;
 800363c:	2300      	movs	r3, #0
}
 800363e:	4618      	mov	r0, r3
 8003640:	3710      	adds	r7, #16
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	40023c00 	.word	0x40023c00
 800364c:	40023800 	.word	0x40023800
 8003650:	08008e60 	.word	0x08008e60
 8003654:	20000000 	.word	0x20000000
 8003658:	20000004 	.word	0x20000004

0800365c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800365c:	b480      	push	{r7}
 800365e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003660:	4b03      	ldr	r3, [pc, #12]	; (8003670 <HAL_RCC_GetHCLKFreq+0x14>)
 8003662:	681b      	ldr	r3, [r3, #0]
}
 8003664:	4618      	mov	r0, r3
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	20000000 	.word	0x20000000

08003674 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003678:	f7ff fff0 	bl	800365c <HAL_RCC_GetHCLKFreq>
 800367c:	4602      	mov	r2, r0
 800367e:	4b05      	ldr	r3, [pc, #20]	; (8003694 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	0a9b      	lsrs	r3, r3, #10
 8003684:	f003 0307 	and.w	r3, r3, #7
 8003688:	4903      	ldr	r1, [pc, #12]	; (8003698 <HAL_RCC_GetPCLK1Freq+0x24>)
 800368a:	5ccb      	ldrb	r3, [r1, r3]
 800368c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003690:	4618      	mov	r0, r3
 8003692:	bd80      	pop	{r7, pc}
 8003694:	40023800 	.word	0x40023800
 8003698:	08008e70 	.word	0x08008e70

0800369c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80036a0:	f7ff ffdc 	bl	800365c <HAL_RCC_GetHCLKFreq>
 80036a4:	4602      	mov	r2, r0
 80036a6:	4b05      	ldr	r3, [pc, #20]	; (80036bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	0b5b      	lsrs	r3, r3, #13
 80036ac:	f003 0307 	and.w	r3, r3, #7
 80036b0:	4903      	ldr	r1, [pc, #12]	; (80036c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036b2:	5ccb      	ldrb	r3, [r1, r3]
 80036b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	40023800 	.word	0x40023800
 80036c0:	08008e70 	.word	0x08008e70

080036c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036c8:	b0ae      	sub	sp, #184	; 0xb8
 80036ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80036cc:	2300      	movs	r3, #0
 80036ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80036d2:	2300      	movs	r3, #0
 80036d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80036d8:	2300      	movs	r3, #0
 80036da:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80036de:	2300      	movs	r3, #0
 80036e0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80036e4:	2300      	movs	r3, #0
 80036e6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80036ea:	4bcb      	ldr	r3, [pc, #812]	; (8003a18 <HAL_RCC_GetSysClockFreq+0x354>)
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	f003 030c 	and.w	r3, r3, #12
 80036f2:	2b0c      	cmp	r3, #12
 80036f4:	f200 8206 	bhi.w	8003b04 <HAL_RCC_GetSysClockFreq+0x440>
 80036f8:	a201      	add	r2, pc, #4	; (adr r2, 8003700 <HAL_RCC_GetSysClockFreq+0x3c>)
 80036fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036fe:	bf00      	nop
 8003700:	08003735 	.word	0x08003735
 8003704:	08003b05 	.word	0x08003b05
 8003708:	08003b05 	.word	0x08003b05
 800370c:	08003b05 	.word	0x08003b05
 8003710:	0800373d 	.word	0x0800373d
 8003714:	08003b05 	.word	0x08003b05
 8003718:	08003b05 	.word	0x08003b05
 800371c:	08003b05 	.word	0x08003b05
 8003720:	08003745 	.word	0x08003745
 8003724:	08003b05 	.word	0x08003b05
 8003728:	08003b05 	.word	0x08003b05
 800372c:	08003b05 	.word	0x08003b05
 8003730:	08003935 	.word	0x08003935
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003734:	4bb9      	ldr	r3, [pc, #740]	; (8003a1c <HAL_RCC_GetSysClockFreq+0x358>)
 8003736:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800373a:	e1e7      	b.n	8003b0c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800373c:	4bb8      	ldr	r3, [pc, #736]	; (8003a20 <HAL_RCC_GetSysClockFreq+0x35c>)
 800373e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003742:	e1e3      	b.n	8003b0c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003744:	4bb4      	ldr	r3, [pc, #720]	; (8003a18 <HAL_RCC_GetSysClockFreq+0x354>)
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800374c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003750:	4bb1      	ldr	r3, [pc, #708]	; (8003a18 <HAL_RCC_GetSysClockFreq+0x354>)
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d071      	beq.n	8003840 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800375c:	4bae      	ldr	r3, [pc, #696]	; (8003a18 <HAL_RCC_GetSysClockFreq+0x354>)
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	099b      	lsrs	r3, r3, #6
 8003762:	2200      	movs	r2, #0
 8003764:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003768:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800376c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003770:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003774:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003778:	2300      	movs	r3, #0
 800377a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800377e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003782:	4622      	mov	r2, r4
 8003784:	462b      	mov	r3, r5
 8003786:	f04f 0000 	mov.w	r0, #0
 800378a:	f04f 0100 	mov.w	r1, #0
 800378e:	0159      	lsls	r1, r3, #5
 8003790:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003794:	0150      	lsls	r0, r2, #5
 8003796:	4602      	mov	r2, r0
 8003798:	460b      	mov	r3, r1
 800379a:	4621      	mov	r1, r4
 800379c:	1a51      	subs	r1, r2, r1
 800379e:	6439      	str	r1, [r7, #64]	; 0x40
 80037a0:	4629      	mov	r1, r5
 80037a2:	eb63 0301 	sbc.w	r3, r3, r1
 80037a6:	647b      	str	r3, [r7, #68]	; 0x44
 80037a8:	f04f 0200 	mov.w	r2, #0
 80037ac:	f04f 0300 	mov.w	r3, #0
 80037b0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80037b4:	4649      	mov	r1, r9
 80037b6:	018b      	lsls	r3, r1, #6
 80037b8:	4641      	mov	r1, r8
 80037ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80037be:	4641      	mov	r1, r8
 80037c0:	018a      	lsls	r2, r1, #6
 80037c2:	4641      	mov	r1, r8
 80037c4:	1a51      	subs	r1, r2, r1
 80037c6:	63b9      	str	r1, [r7, #56]	; 0x38
 80037c8:	4649      	mov	r1, r9
 80037ca:	eb63 0301 	sbc.w	r3, r3, r1
 80037ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037d0:	f04f 0200 	mov.w	r2, #0
 80037d4:	f04f 0300 	mov.w	r3, #0
 80037d8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80037dc:	4649      	mov	r1, r9
 80037de:	00cb      	lsls	r3, r1, #3
 80037e0:	4641      	mov	r1, r8
 80037e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037e6:	4641      	mov	r1, r8
 80037e8:	00ca      	lsls	r2, r1, #3
 80037ea:	4610      	mov	r0, r2
 80037ec:	4619      	mov	r1, r3
 80037ee:	4603      	mov	r3, r0
 80037f0:	4622      	mov	r2, r4
 80037f2:	189b      	adds	r3, r3, r2
 80037f4:	633b      	str	r3, [r7, #48]	; 0x30
 80037f6:	462b      	mov	r3, r5
 80037f8:	460a      	mov	r2, r1
 80037fa:	eb42 0303 	adc.w	r3, r2, r3
 80037fe:	637b      	str	r3, [r7, #52]	; 0x34
 8003800:	f04f 0200 	mov.w	r2, #0
 8003804:	f04f 0300 	mov.w	r3, #0
 8003808:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800380c:	4629      	mov	r1, r5
 800380e:	024b      	lsls	r3, r1, #9
 8003810:	4621      	mov	r1, r4
 8003812:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003816:	4621      	mov	r1, r4
 8003818:	024a      	lsls	r2, r1, #9
 800381a:	4610      	mov	r0, r2
 800381c:	4619      	mov	r1, r3
 800381e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003822:	2200      	movs	r2, #0
 8003824:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003828:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800382c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003830:	f7fd fa2a 	bl	8000c88 <__aeabi_uldivmod>
 8003834:	4602      	mov	r2, r0
 8003836:	460b      	mov	r3, r1
 8003838:	4613      	mov	r3, r2
 800383a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800383e:	e067      	b.n	8003910 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003840:	4b75      	ldr	r3, [pc, #468]	; (8003a18 <HAL_RCC_GetSysClockFreq+0x354>)
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	099b      	lsrs	r3, r3, #6
 8003846:	2200      	movs	r2, #0
 8003848:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800384c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003850:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003854:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003858:	67bb      	str	r3, [r7, #120]	; 0x78
 800385a:	2300      	movs	r3, #0
 800385c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800385e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003862:	4622      	mov	r2, r4
 8003864:	462b      	mov	r3, r5
 8003866:	f04f 0000 	mov.w	r0, #0
 800386a:	f04f 0100 	mov.w	r1, #0
 800386e:	0159      	lsls	r1, r3, #5
 8003870:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003874:	0150      	lsls	r0, r2, #5
 8003876:	4602      	mov	r2, r0
 8003878:	460b      	mov	r3, r1
 800387a:	4621      	mov	r1, r4
 800387c:	1a51      	subs	r1, r2, r1
 800387e:	62b9      	str	r1, [r7, #40]	; 0x28
 8003880:	4629      	mov	r1, r5
 8003882:	eb63 0301 	sbc.w	r3, r3, r1
 8003886:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003888:	f04f 0200 	mov.w	r2, #0
 800388c:	f04f 0300 	mov.w	r3, #0
 8003890:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003894:	4649      	mov	r1, r9
 8003896:	018b      	lsls	r3, r1, #6
 8003898:	4641      	mov	r1, r8
 800389a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800389e:	4641      	mov	r1, r8
 80038a0:	018a      	lsls	r2, r1, #6
 80038a2:	4641      	mov	r1, r8
 80038a4:	ebb2 0a01 	subs.w	sl, r2, r1
 80038a8:	4649      	mov	r1, r9
 80038aa:	eb63 0b01 	sbc.w	fp, r3, r1
 80038ae:	f04f 0200 	mov.w	r2, #0
 80038b2:	f04f 0300 	mov.w	r3, #0
 80038b6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80038ba:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80038be:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038c2:	4692      	mov	sl, r2
 80038c4:	469b      	mov	fp, r3
 80038c6:	4623      	mov	r3, r4
 80038c8:	eb1a 0303 	adds.w	r3, sl, r3
 80038cc:	623b      	str	r3, [r7, #32]
 80038ce:	462b      	mov	r3, r5
 80038d0:	eb4b 0303 	adc.w	r3, fp, r3
 80038d4:	627b      	str	r3, [r7, #36]	; 0x24
 80038d6:	f04f 0200 	mov.w	r2, #0
 80038da:	f04f 0300 	mov.w	r3, #0
 80038de:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80038e2:	4629      	mov	r1, r5
 80038e4:	028b      	lsls	r3, r1, #10
 80038e6:	4621      	mov	r1, r4
 80038e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80038ec:	4621      	mov	r1, r4
 80038ee:	028a      	lsls	r2, r1, #10
 80038f0:	4610      	mov	r0, r2
 80038f2:	4619      	mov	r1, r3
 80038f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80038f8:	2200      	movs	r2, #0
 80038fa:	673b      	str	r3, [r7, #112]	; 0x70
 80038fc:	677a      	str	r2, [r7, #116]	; 0x74
 80038fe:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003902:	f7fd f9c1 	bl	8000c88 <__aeabi_uldivmod>
 8003906:	4602      	mov	r2, r0
 8003908:	460b      	mov	r3, r1
 800390a:	4613      	mov	r3, r2
 800390c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003910:	4b41      	ldr	r3, [pc, #260]	; (8003a18 <HAL_RCC_GetSysClockFreq+0x354>)
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	0c1b      	lsrs	r3, r3, #16
 8003916:	f003 0303 	and.w	r3, r3, #3
 800391a:	3301      	adds	r3, #1
 800391c:	005b      	lsls	r3, r3, #1
 800391e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003922:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003926:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800392a:	fbb2 f3f3 	udiv	r3, r2, r3
 800392e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003932:	e0eb      	b.n	8003b0c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003934:	4b38      	ldr	r3, [pc, #224]	; (8003a18 <HAL_RCC_GetSysClockFreq+0x354>)
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800393c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003940:	4b35      	ldr	r3, [pc, #212]	; (8003a18 <HAL_RCC_GetSysClockFreq+0x354>)
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d06b      	beq.n	8003a24 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800394c:	4b32      	ldr	r3, [pc, #200]	; (8003a18 <HAL_RCC_GetSysClockFreq+0x354>)
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	099b      	lsrs	r3, r3, #6
 8003952:	2200      	movs	r2, #0
 8003954:	66bb      	str	r3, [r7, #104]	; 0x68
 8003956:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003958:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800395a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800395e:	663b      	str	r3, [r7, #96]	; 0x60
 8003960:	2300      	movs	r3, #0
 8003962:	667b      	str	r3, [r7, #100]	; 0x64
 8003964:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003968:	4622      	mov	r2, r4
 800396a:	462b      	mov	r3, r5
 800396c:	f04f 0000 	mov.w	r0, #0
 8003970:	f04f 0100 	mov.w	r1, #0
 8003974:	0159      	lsls	r1, r3, #5
 8003976:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800397a:	0150      	lsls	r0, r2, #5
 800397c:	4602      	mov	r2, r0
 800397e:	460b      	mov	r3, r1
 8003980:	4621      	mov	r1, r4
 8003982:	1a51      	subs	r1, r2, r1
 8003984:	61b9      	str	r1, [r7, #24]
 8003986:	4629      	mov	r1, r5
 8003988:	eb63 0301 	sbc.w	r3, r3, r1
 800398c:	61fb      	str	r3, [r7, #28]
 800398e:	f04f 0200 	mov.w	r2, #0
 8003992:	f04f 0300 	mov.w	r3, #0
 8003996:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800399a:	4659      	mov	r1, fp
 800399c:	018b      	lsls	r3, r1, #6
 800399e:	4651      	mov	r1, sl
 80039a0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80039a4:	4651      	mov	r1, sl
 80039a6:	018a      	lsls	r2, r1, #6
 80039a8:	4651      	mov	r1, sl
 80039aa:	ebb2 0801 	subs.w	r8, r2, r1
 80039ae:	4659      	mov	r1, fp
 80039b0:	eb63 0901 	sbc.w	r9, r3, r1
 80039b4:	f04f 0200 	mov.w	r2, #0
 80039b8:	f04f 0300 	mov.w	r3, #0
 80039bc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80039c0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80039c4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80039c8:	4690      	mov	r8, r2
 80039ca:	4699      	mov	r9, r3
 80039cc:	4623      	mov	r3, r4
 80039ce:	eb18 0303 	adds.w	r3, r8, r3
 80039d2:	613b      	str	r3, [r7, #16]
 80039d4:	462b      	mov	r3, r5
 80039d6:	eb49 0303 	adc.w	r3, r9, r3
 80039da:	617b      	str	r3, [r7, #20]
 80039dc:	f04f 0200 	mov.w	r2, #0
 80039e0:	f04f 0300 	mov.w	r3, #0
 80039e4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80039e8:	4629      	mov	r1, r5
 80039ea:	024b      	lsls	r3, r1, #9
 80039ec:	4621      	mov	r1, r4
 80039ee:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80039f2:	4621      	mov	r1, r4
 80039f4:	024a      	lsls	r2, r1, #9
 80039f6:	4610      	mov	r0, r2
 80039f8:	4619      	mov	r1, r3
 80039fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80039fe:	2200      	movs	r2, #0
 8003a00:	65bb      	str	r3, [r7, #88]	; 0x58
 8003a02:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003a04:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003a08:	f7fd f93e 	bl	8000c88 <__aeabi_uldivmod>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	460b      	mov	r3, r1
 8003a10:	4613      	mov	r3, r2
 8003a12:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003a16:	e065      	b.n	8003ae4 <HAL_RCC_GetSysClockFreq+0x420>
 8003a18:	40023800 	.word	0x40023800
 8003a1c:	00f42400 	.word	0x00f42400
 8003a20:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a24:	4b3d      	ldr	r3, [pc, #244]	; (8003b1c <HAL_RCC_GetSysClockFreq+0x458>)
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	099b      	lsrs	r3, r3, #6
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	4611      	mov	r1, r2
 8003a30:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003a34:	653b      	str	r3, [r7, #80]	; 0x50
 8003a36:	2300      	movs	r3, #0
 8003a38:	657b      	str	r3, [r7, #84]	; 0x54
 8003a3a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003a3e:	4642      	mov	r2, r8
 8003a40:	464b      	mov	r3, r9
 8003a42:	f04f 0000 	mov.w	r0, #0
 8003a46:	f04f 0100 	mov.w	r1, #0
 8003a4a:	0159      	lsls	r1, r3, #5
 8003a4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a50:	0150      	lsls	r0, r2, #5
 8003a52:	4602      	mov	r2, r0
 8003a54:	460b      	mov	r3, r1
 8003a56:	4641      	mov	r1, r8
 8003a58:	1a51      	subs	r1, r2, r1
 8003a5a:	60b9      	str	r1, [r7, #8]
 8003a5c:	4649      	mov	r1, r9
 8003a5e:	eb63 0301 	sbc.w	r3, r3, r1
 8003a62:	60fb      	str	r3, [r7, #12]
 8003a64:	f04f 0200 	mov.w	r2, #0
 8003a68:	f04f 0300 	mov.w	r3, #0
 8003a6c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003a70:	4659      	mov	r1, fp
 8003a72:	018b      	lsls	r3, r1, #6
 8003a74:	4651      	mov	r1, sl
 8003a76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a7a:	4651      	mov	r1, sl
 8003a7c:	018a      	lsls	r2, r1, #6
 8003a7e:	4651      	mov	r1, sl
 8003a80:	1a54      	subs	r4, r2, r1
 8003a82:	4659      	mov	r1, fp
 8003a84:	eb63 0501 	sbc.w	r5, r3, r1
 8003a88:	f04f 0200 	mov.w	r2, #0
 8003a8c:	f04f 0300 	mov.w	r3, #0
 8003a90:	00eb      	lsls	r3, r5, #3
 8003a92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a96:	00e2      	lsls	r2, r4, #3
 8003a98:	4614      	mov	r4, r2
 8003a9a:	461d      	mov	r5, r3
 8003a9c:	4643      	mov	r3, r8
 8003a9e:	18e3      	adds	r3, r4, r3
 8003aa0:	603b      	str	r3, [r7, #0]
 8003aa2:	464b      	mov	r3, r9
 8003aa4:	eb45 0303 	adc.w	r3, r5, r3
 8003aa8:	607b      	str	r3, [r7, #4]
 8003aaa:	f04f 0200 	mov.w	r2, #0
 8003aae:	f04f 0300 	mov.w	r3, #0
 8003ab2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003ab6:	4629      	mov	r1, r5
 8003ab8:	028b      	lsls	r3, r1, #10
 8003aba:	4621      	mov	r1, r4
 8003abc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ac0:	4621      	mov	r1, r4
 8003ac2:	028a      	lsls	r2, r1, #10
 8003ac4:	4610      	mov	r0, r2
 8003ac6:	4619      	mov	r1, r3
 8003ac8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003acc:	2200      	movs	r2, #0
 8003ace:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ad0:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003ad2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003ad6:	f7fd f8d7 	bl	8000c88 <__aeabi_uldivmod>
 8003ada:	4602      	mov	r2, r0
 8003adc:	460b      	mov	r3, r1
 8003ade:	4613      	mov	r3, r2
 8003ae0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003ae4:	4b0d      	ldr	r3, [pc, #52]	; (8003b1c <HAL_RCC_GetSysClockFreq+0x458>)
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	0f1b      	lsrs	r3, r3, #28
 8003aea:	f003 0307 	and.w	r3, r3, #7
 8003aee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003af2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003af6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003afa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003afe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003b02:	e003      	b.n	8003b0c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b04:	4b06      	ldr	r3, [pc, #24]	; (8003b20 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003b06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003b0a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b0c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	37b8      	adds	r7, #184	; 0xb8
 8003b14:	46bd      	mov	sp, r7
 8003b16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b1a:	bf00      	nop
 8003b1c:	40023800 	.word	0x40023800
 8003b20:	00f42400 	.word	0x00f42400

08003b24 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b086      	sub	sp, #24
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d101      	bne.n	8003b36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e28d      	b.n	8004052 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0301 	and.w	r3, r3, #1
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	f000 8083 	beq.w	8003c4a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003b44:	4b94      	ldr	r3, [pc, #592]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f003 030c 	and.w	r3, r3, #12
 8003b4c:	2b04      	cmp	r3, #4
 8003b4e:	d019      	beq.n	8003b84 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b50:	4b91      	ldr	r3, [pc, #580]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003b58:	2b08      	cmp	r3, #8
 8003b5a:	d106      	bne.n	8003b6a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b5c:	4b8e      	ldr	r3, [pc, #568]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b64:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b68:	d00c      	beq.n	8003b84 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b6a:	4b8b      	ldr	r3, [pc, #556]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b72:	2b0c      	cmp	r3, #12
 8003b74:	d112      	bne.n	8003b9c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b76:	4b88      	ldr	r3, [pc, #544]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b7e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b82:	d10b      	bne.n	8003b9c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b84:	4b84      	ldr	r3, [pc, #528]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d05b      	beq.n	8003c48 <HAL_RCC_OscConfig+0x124>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d157      	bne.n	8003c48 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e25a      	b.n	8004052 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ba4:	d106      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x90>
 8003ba6:	4b7c      	ldr	r3, [pc, #496]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a7b      	ldr	r2, [pc, #492]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003bac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bb0:	6013      	str	r3, [r2, #0]
 8003bb2:	e01d      	b.n	8003bf0 <HAL_RCC_OscConfig+0xcc>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bbc:	d10c      	bne.n	8003bd8 <HAL_RCC_OscConfig+0xb4>
 8003bbe:	4b76      	ldr	r3, [pc, #472]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a75      	ldr	r2, [pc, #468]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003bc4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bc8:	6013      	str	r3, [r2, #0]
 8003bca:	4b73      	ldr	r3, [pc, #460]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a72      	ldr	r2, [pc, #456]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003bd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bd4:	6013      	str	r3, [r2, #0]
 8003bd6:	e00b      	b.n	8003bf0 <HAL_RCC_OscConfig+0xcc>
 8003bd8:	4b6f      	ldr	r3, [pc, #444]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a6e      	ldr	r2, [pc, #440]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003bde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003be2:	6013      	str	r3, [r2, #0]
 8003be4:	4b6c      	ldr	r3, [pc, #432]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a6b      	ldr	r2, [pc, #428]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003bea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d013      	beq.n	8003c20 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf8:	f7fe f882 	bl	8001d00 <HAL_GetTick>
 8003bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bfe:	e008      	b.n	8003c12 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c00:	f7fe f87e 	bl	8001d00 <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	2b64      	cmp	r3, #100	; 0x64
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e21f      	b.n	8004052 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c12:	4b61      	ldr	r3, [pc, #388]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d0f0      	beq.n	8003c00 <HAL_RCC_OscConfig+0xdc>
 8003c1e:	e014      	b.n	8003c4a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c20:	f7fe f86e 	bl	8001d00 <HAL_GetTick>
 8003c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c26:	e008      	b.n	8003c3a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c28:	f7fe f86a 	bl	8001d00 <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	2b64      	cmp	r3, #100	; 0x64
 8003c34:	d901      	bls.n	8003c3a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e20b      	b.n	8004052 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c3a:	4b57      	ldr	r3, [pc, #348]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d1f0      	bne.n	8003c28 <HAL_RCC_OscConfig+0x104>
 8003c46:	e000      	b.n	8003c4a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0302 	and.w	r3, r3, #2
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d06f      	beq.n	8003d36 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003c56:	4b50      	ldr	r3, [pc, #320]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	f003 030c 	and.w	r3, r3, #12
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d017      	beq.n	8003c92 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c62:	4b4d      	ldr	r3, [pc, #308]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003c6a:	2b08      	cmp	r3, #8
 8003c6c:	d105      	bne.n	8003c7a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c6e:	4b4a      	ldr	r3, [pc, #296]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d00b      	beq.n	8003c92 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c7a:	4b47      	ldr	r3, [pc, #284]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c82:	2b0c      	cmp	r3, #12
 8003c84:	d11c      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c86:	4b44      	ldr	r3, [pc, #272]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d116      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c92:	4b41      	ldr	r3, [pc, #260]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0302 	and.w	r3, r3, #2
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d005      	beq.n	8003caa <HAL_RCC_OscConfig+0x186>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	68db      	ldr	r3, [r3, #12]
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d001      	beq.n	8003caa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e1d3      	b.n	8004052 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003caa:	4b3b      	ldr	r3, [pc, #236]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	691b      	ldr	r3, [r3, #16]
 8003cb6:	00db      	lsls	r3, r3, #3
 8003cb8:	4937      	ldr	r1, [pc, #220]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cbe:	e03a      	b.n	8003d36 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d020      	beq.n	8003d0a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cc8:	4b34      	ldr	r3, [pc, #208]	; (8003d9c <HAL_RCC_OscConfig+0x278>)
 8003cca:	2201      	movs	r2, #1
 8003ccc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cce:	f7fe f817 	bl	8001d00 <HAL_GetTick>
 8003cd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cd4:	e008      	b.n	8003ce8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cd6:	f7fe f813 	bl	8001d00 <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d901      	bls.n	8003ce8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e1b4      	b.n	8004052 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ce8:	4b2b      	ldr	r3, [pc, #172]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 0302 	and.w	r3, r3, #2
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d0f0      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cf4:	4b28      	ldr	r3, [pc, #160]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	691b      	ldr	r3, [r3, #16]
 8003d00:	00db      	lsls	r3, r3, #3
 8003d02:	4925      	ldr	r1, [pc, #148]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003d04:	4313      	orrs	r3, r2
 8003d06:	600b      	str	r3, [r1, #0]
 8003d08:	e015      	b.n	8003d36 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d0a:	4b24      	ldr	r3, [pc, #144]	; (8003d9c <HAL_RCC_OscConfig+0x278>)
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d10:	f7fd fff6 	bl	8001d00 <HAL_GetTick>
 8003d14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d16:	e008      	b.n	8003d2a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d18:	f7fd fff2 	bl	8001d00 <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d901      	bls.n	8003d2a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e193      	b.n	8004052 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d2a:	4b1b      	ldr	r3, [pc, #108]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 0302 	and.w	r3, r3, #2
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1f0      	bne.n	8003d18 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0308 	and.w	r3, r3, #8
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d036      	beq.n	8003db0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	695b      	ldr	r3, [r3, #20]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d016      	beq.n	8003d78 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d4a:	4b15      	ldr	r3, [pc, #84]	; (8003da0 <HAL_RCC_OscConfig+0x27c>)
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d50:	f7fd ffd6 	bl	8001d00 <HAL_GetTick>
 8003d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d56:	e008      	b.n	8003d6a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d58:	f7fd ffd2 	bl	8001d00 <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	2b02      	cmp	r3, #2
 8003d64:	d901      	bls.n	8003d6a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003d66:	2303      	movs	r3, #3
 8003d68:	e173      	b.n	8004052 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d6a:	4b0b      	ldr	r3, [pc, #44]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003d6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d6e:	f003 0302 	and.w	r3, r3, #2
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d0f0      	beq.n	8003d58 <HAL_RCC_OscConfig+0x234>
 8003d76:	e01b      	b.n	8003db0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d78:	4b09      	ldr	r3, [pc, #36]	; (8003da0 <HAL_RCC_OscConfig+0x27c>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d7e:	f7fd ffbf 	bl	8001d00 <HAL_GetTick>
 8003d82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d84:	e00e      	b.n	8003da4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d86:	f7fd ffbb 	bl	8001d00 <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d907      	bls.n	8003da4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e15c      	b.n	8004052 <HAL_RCC_OscConfig+0x52e>
 8003d98:	40023800 	.word	0x40023800
 8003d9c:	42470000 	.word	0x42470000
 8003da0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003da4:	4b8a      	ldr	r3, [pc, #552]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003da6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003da8:	f003 0302 	and.w	r3, r3, #2
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d1ea      	bne.n	8003d86 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0304 	and.w	r3, r3, #4
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	f000 8097 	beq.w	8003eec <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dc2:	4b83      	ldr	r3, [pc, #524]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d10f      	bne.n	8003dee <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dce:	2300      	movs	r3, #0
 8003dd0:	60bb      	str	r3, [r7, #8]
 8003dd2:	4b7f      	ldr	r3, [pc, #508]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd6:	4a7e      	ldr	r2, [pc, #504]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003dd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ddc:	6413      	str	r3, [r2, #64]	; 0x40
 8003dde:	4b7c      	ldr	r3, [pc, #496]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003de6:	60bb      	str	r3, [r7, #8]
 8003de8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dea:	2301      	movs	r3, #1
 8003dec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dee:	4b79      	ldr	r3, [pc, #484]	; (8003fd4 <HAL_RCC_OscConfig+0x4b0>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d118      	bne.n	8003e2c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dfa:	4b76      	ldr	r3, [pc, #472]	; (8003fd4 <HAL_RCC_OscConfig+0x4b0>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a75      	ldr	r2, [pc, #468]	; (8003fd4 <HAL_RCC_OscConfig+0x4b0>)
 8003e00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e06:	f7fd ff7b 	bl	8001d00 <HAL_GetTick>
 8003e0a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e0c:	e008      	b.n	8003e20 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e0e:	f7fd ff77 	bl	8001d00 <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d901      	bls.n	8003e20 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e118      	b.n	8004052 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e20:	4b6c      	ldr	r3, [pc, #432]	; (8003fd4 <HAL_RCC_OscConfig+0x4b0>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d0f0      	beq.n	8003e0e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d106      	bne.n	8003e42 <HAL_RCC_OscConfig+0x31e>
 8003e34:	4b66      	ldr	r3, [pc, #408]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003e36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e38:	4a65      	ldr	r2, [pc, #404]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003e3a:	f043 0301 	orr.w	r3, r3, #1
 8003e3e:	6713      	str	r3, [r2, #112]	; 0x70
 8003e40:	e01c      	b.n	8003e7c <HAL_RCC_OscConfig+0x358>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	2b05      	cmp	r3, #5
 8003e48:	d10c      	bne.n	8003e64 <HAL_RCC_OscConfig+0x340>
 8003e4a:	4b61      	ldr	r3, [pc, #388]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003e4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e4e:	4a60      	ldr	r2, [pc, #384]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003e50:	f043 0304 	orr.w	r3, r3, #4
 8003e54:	6713      	str	r3, [r2, #112]	; 0x70
 8003e56:	4b5e      	ldr	r3, [pc, #376]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e5a:	4a5d      	ldr	r2, [pc, #372]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003e5c:	f043 0301 	orr.w	r3, r3, #1
 8003e60:	6713      	str	r3, [r2, #112]	; 0x70
 8003e62:	e00b      	b.n	8003e7c <HAL_RCC_OscConfig+0x358>
 8003e64:	4b5a      	ldr	r3, [pc, #360]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003e66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e68:	4a59      	ldr	r2, [pc, #356]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003e6a:	f023 0301 	bic.w	r3, r3, #1
 8003e6e:	6713      	str	r3, [r2, #112]	; 0x70
 8003e70:	4b57      	ldr	r3, [pc, #348]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003e72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e74:	4a56      	ldr	r2, [pc, #344]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003e76:	f023 0304 	bic.w	r3, r3, #4
 8003e7a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d015      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e84:	f7fd ff3c 	bl	8001d00 <HAL_GetTick>
 8003e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e8a:	e00a      	b.n	8003ea2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e8c:	f7fd ff38 	bl	8001d00 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d901      	bls.n	8003ea2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e0d7      	b.n	8004052 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ea2:	4b4b      	ldr	r3, [pc, #300]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003ea4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ea6:	f003 0302 	and.w	r3, r3, #2
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d0ee      	beq.n	8003e8c <HAL_RCC_OscConfig+0x368>
 8003eae:	e014      	b.n	8003eda <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eb0:	f7fd ff26 	bl	8001d00 <HAL_GetTick>
 8003eb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003eb6:	e00a      	b.n	8003ece <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003eb8:	f7fd ff22 	bl	8001d00 <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d901      	bls.n	8003ece <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e0c1      	b.n	8004052 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ece:	4b40      	ldr	r3, [pc, #256]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d1ee      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003eda:	7dfb      	ldrb	r3, [r7, #23]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d105      	bne.n	8003eec <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ee0:	4b3b      	ldr	r3, [pc, #236]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee4:	4a3a      	ldr	r2, [pc, #232]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003ee6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003eea:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	699b      	ldr	r3, [r3, #24]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	f000 80ad 	beq.w	8004050 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ef6:	4b36      	ldr	r3, [pc, #216]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f003 030c 	and.w	r3, r3, #12
 8003efe:	2b08      	cmp	r3, #8
 8003f00:	d060      	beq.n	8003fc4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	2b02      	cmp	r3, #2
 8003f08:	d145      	bne.n	8003f96 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f0a:	4b33      	ldr	r3, [pc, #204]	; (8003fd8 <HAL_RCC_OscConfig+0x4b4>)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f10:	f7fd fef6 	bl	8001d00 <HAL_GetTick>
 8003f14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f16:	e008      	b.n	8003f2a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f18:	f7fd fef2 	bl	8001d00 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	2b02      	cmp	r3, #2
 8003f24:	d901      	bls.n	8003f2a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e093      	b.n	8004052 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f2a:	4b29      	ldr	r3, [pc, #164]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1f0      	bne.n	8003f18 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	69da      	ldr	r2, [r3, #28]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a1b      	ldr	r3, [r3, #32]
 8003f3e:	431a      	orrs	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f44:	019b      	lsls	r3, r3, #6
 8003f46:	431a      	orrs	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f4c:	085b      	lsrs	r3, r3, #1
 8003f4e:	3b01      	subs	r3, #1
 8003f50:	041b      	lsls	r3, r3, #16
 8003f52:	431a      	orrs	r2, r3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f58:	061b      	lsls	r3, r3, #24
 8003f5a:	431a      	orrs	r2, r3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f60:	071b      	lsls	r3, r3, #28
 8003f62:	491b      	ldr	r1, [pc, #108]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f68:	4b1b      	ldr	r3, [pc, #108]	; (8003fd8 <HAL_RCC_OscConfig+0x4b4>)
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f6e:	f7fd fec7 	bl	8001d00 <HAL_GetTick>
 8003f72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f74:	e008      	b.n	8003f88 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f76:	f7fd fec3 	bl	8001d00 <HAL_GetTick>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d901      	bls.n	8003f88 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e064      	b.n	8004052 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f88:	4b11      	ldr	r3, [pc, #68]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d0f0      	beq.n	8003f76 <HAL_RCC_OscConfig+0x452>
 8003f94:	e05c      	b.n	8004050 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f96:	4b10      	ldr	r3, [pc, #64]	; (8003fd8 <HAL_RCC_OscConfig+0x4b4>)
 8003f98:	2200      	movs	r2, #0
 8003f9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f9c:	f7fd feb0 	bl	8001d00 <HAL_GetTick>
 8003fa0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fa2:	e008      	b.n	8003fb6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fa4:	f7fd feac 	bl	8001d00 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d901      	bls.n	8003fb6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	e04d      	b.n	8004052 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fb6:	4b06      	ldr	r3, [pc, #24]	; (8003fd0 <HAL_RCC_OscConfig+0x4ac>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d1f0      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x480>
 8003fc2:	e045      	b.n	8004050 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	699b      	ldr	r3, [r3, #24]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d107      	bne.n	8003fdc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e040      	b.n	8004052 <HAL_RCC_OscConfig+0x52e>
 8003fd0:	40023800 	.word	0x40023800
 8003fd4:	40007000 	.word	0x40007000
 8003fd8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003fdc:	4b1f      	ldr	r3, [pc, #124]	; (800405c <HAL_RCC_OscConfig+0x538>)
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	699b      	ldr	r3, [r3, #24]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d030      	beq.n	800404c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d129      	bne.n	800404c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004002:	429a      	cmp	r2, r3
 8004004:	d122      	bne.n	800404c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004006:	68fa      	ldr	r2, [r7, #12]
 8004008:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800400c:	4013      	ands	r3, r2
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004012:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004014:	4293      	cmp	r3, r2
 8004016:	d119      	bne.n	800404c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004022:	085b      	lsrs	r3, r3, #1
 8004024:	3b01      	subs	r3, #1
 8004026:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004028:	429a      	cmp	r2, r3
 800402a:	d10f      	bne.n	800404c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004036:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004038:	429a      	cmp	r2, r3
 800403a:	d107      	bne.n	800404c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004046:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004048:	429a      	cmp	r2, r3
 800404a:	d001      	beq.n	8004050 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e000      	b.n	8004052 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3718      	adds	r7, #24
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	40023800 	.word	0x40023800

08004060 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b082      	sub	sp, #8
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d101      	bne.n	8004072 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e041      	b.n	80040f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004078:	b2db      	uxtb	r3, r3
 800407a:	2b00      	cmp	r3, #0
 800407c:	d106      	bne.n	800408c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f7fd fbee 	bl	8001868 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2202      	movs	r2, #2
 8004090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	3304      	adds	r3, #4
 800409c:	4619      	mov	r1, r3
 800409e:	4610      	mov	r0, r2
 80040a0:	f000 fc6c 	bl	800497c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040f4:	2300      	movs	r3, #0
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3708      	adds	r7, #8
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
	...

08004100 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004100:	b480      	push	{r7}
 8004102:	b085      	sub	sp, #20
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800410e:	b2db      	uxtb	r3, r3
 8004110:	2b01      	cmp	r3, #1
 8004112:	d001      	beq.n	8004118 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	e04e      	b.n	80041b6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2202      	movs	r2, #2
 800411c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	68da      	ldr	r2, [r3, #12]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f042 0201 	orr.w	r2, r2, #1
 800412e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a23      	ldr	r2, [pc, #140]	; (80041c4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d022      	beq.n	8004180 <HAL_TIM_Base_Start_IT+0x80>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004142:	d01d      	beq.n	8004180 <HAL_TIM_Base_Start_IT+0x80>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a1f      	ldr	r2, [pc, #124]	; (80041c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d018      	beq.n	8004180 <HAL_TIM_Base_Start_IT+0x80>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a1e      	ldr	r2, [pc, #120]	; (80041cc <HAL_TIM_Base_Start_IT+0xcc>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d013      	beq.n	8004180 <HAL_TIM_Base_Start_IT+0x80>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a1c      	ldr	r2, [pc, #112]	; (80041d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d00e      	beq.n	8004180 <HAL_TIM_Base_Start_IT+0x80>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a1b      	ldr	r2, [pc, #108]	; (80041d4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d009      	beq.n	8004180 <HAL_TIM_Base_Start_IT+0x80>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a19      	ldr	r2, [pc, #100]	; (80041d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d004      	beq.n	8004180 <HAL_TIM_Base_Start_IT+0x80>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a18      	ldr	r2, [pc, #96]	; (80041dc <HAL_TIM_Base_Start_IT+0xdc>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d111      	bne.n	80041a4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f003 0307 	and.w	r3, r3, #7
 800418a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2b06      	cmp	r3, #6
 8004190:	d010      	beq.n	80041b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f042 0201 	orr.w	r2, r2, #1
 80041a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041a2:	e007      	b.n	80041b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f042 0201 	orr.w	r2, r2, #1
 80041b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3714      	adds	r7, #20
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr
 80041c2:	bf00      	nop
 80041c4:	40010000 	.word	0x40010000
 80041c8:	40000400 	.word	0x40000400
 80041cc:	40000800 	.word	0x40000800
 80041d0:	40000c00 	.word	0x40000c00
 80041d4:	40010400 	.word	0x40010400
 80041d8:	40014000 	.word	0x40014000
 80041dc:	40001800 	.word	0x40001800

080041e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b082      	sub	sp, #8
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d101      	bne.n	80041f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e041      	b.n	8004276 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d106      	bne.n	800420c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 f839 	bl	800427e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2202      	movs	r2, #2
 8004210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	3304      	adds	r3, #4
 800421c:	4619      	mov	r1, r3
 800421e:	4610      	mov	r0, r2
 8004220:	f000 fbac 	bl	800497c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2201      	movs	r2, #1
 8004248:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004274:	2300      	movs	r3, #0
}
 8004276:	4618      	mov	r0, r3
 8004278:	3708      	adds	r7, #8
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}

0800427e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800427e:	b480      	push	{r7}
 8004280:	b083      	sub	sp, #12
 8004282:	af00      	add	r7, sp, #0
 8004284:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004286:	bf00      	nop
 8004288:	370c      	adds	r7, #12
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr
	...

08004294 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d109      	bne.n	80042b8 <HAL_TIM_PWM_Start+0x24>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	bf14      	ite	ne
 80042b0:	2301      	movne	r3, #1
 80042b2:	2300      	moveq	r3, #0
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	e022      	b.n	80042fe <HAL_TIM_PWM_Start+0x6a>
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	2b04      	cmp	r3, #4
 80042bc:	d109      	bne.n	80042d2 <HAL_TIM_PWM_Start+0x3e>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	bf14      	ite	ne
 80042ca:	2301      	movne	r3, #1
 80042cc:	2300      	moveq	r3, #0
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	e015      	b.n	80042fe <HAL_TIM_PWM_Start+0x6a>
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	2b08      	cmp	r3, #8
 80042d6:	d109      	bne.n	80042ec <HAL_TIM_PWM_Start+0x58>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042de:	b2db      	uxtb	r3, r3
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	bf14      	ite	ne
 80042e4:	2301      	movne	r3, #1
 80042e6:	2300      	moveq	r3, #0
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	e008      	b.n	80042fe <HAL_TIM_PWM_Start+0x6a>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	bf14      	ite	ne
 80042f8:	2301      	movne	r3, #1
 80042fa:	2300      	moveq	r3, #0
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d001      	beq.n	8004306 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e07c      	b.n	8004400 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d104      	bne.n	8004316 <HAL_TIM_PWM_Start+0x82>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2202      	movs	r2, #2
 8004310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004314:	e013      	b.n	800433e <HAL_TIM_PWM_Start+0xaa>
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	2b04      	cmp	r3, #4
 800431a:	d104      	bne.n	8004326 <HAL_TIM_PWM_Start+0x92>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2202      	movs	r2, #2
 8004320:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004324:	e00b      	b.n	800433e <HAL_TIM_PWM_Start+0xaa>
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	2b08      	cmp	r3, #8
 800432a:	d104      	bne.n	8004336 <HAL_TIM_PWM_Start+0xa2>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2202      	movs	r2, #2
 8004330:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004334:	e003      	b.n	800433e <HAL_TIM_PWM_Start+0xaa>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2202      	movs	r2, #2
 800433a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	2201      	movs	r2, #1
 8004344:	6839      	ldr	r1, [r7, #0]
 8004346:	4618      	mov	r0, r3
 8004348:	f000 fe0e 	bl	8004f68 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a2d      	ldr	r2, [pc, #180]	; (8004408 <HAL_TIM_PWM_Start+0x174>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d004      	beq.n	8004360 <HAL_TIM_PWM_Start+0xcc>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a2c      	ldr	r2, [pc, #176]	; (800440c <HAL_TIM_PWM_Start+0x178>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d101      	bne.n	8004364 <HAL_TIM_PWM_Start+0xd0>
 8004360:	2301      	movs	r3, #1
 8004362:	e000      	b.n	8004366 <HAL_TIM_PWM_Start+0xd2>
 8004364:	2300      	movs	r3, #0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d007      	beq.n	800437a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004378:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a22      	ldr	r2, [pc, #136]	; (8004408 <HAL_TIM_PWM_Start+0x174>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d022      	beq.n	80043ca <HAL_TIM_PWM_Start+0x136>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800438c:	d01d      	beq.n	80043ca <HAL_TIM_PWM_Start+0x136>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a1f      	ldr	r2, [pc, #124]	; (8004410 <HAL_TIM_PWM_Start+0x17c>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d018      	beq.n	80043ca <HAL_TIM_PWM_Start+0x136>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a1d      	ldr	r2, [pc, #116]	; (8004414 <HAL_TIM_PWM_Start+0x180>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d013      	beq.n	80043ca <HAL_TIM_PWM_Start+0x136>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a1c      	ldr	r2, [pc, #112]	; (8004418 <HAL_TIM_PWM_Start+0x184>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d00e      	beq.n	80043ca <HAL_TIM_PWM_Start+0x136>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a16      	ldr	r2, [pc, #88]	; (800440c <HAL_TIM_PWM_Start+0x178>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d009      	beq.n	80043ca <HAL_TIM_PWM_Start+0x136>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a18      	ldr	r2, [pc, #96]	; (800441c <HAL_TIM_PWM_Start+0x188>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d004      	beq.n	80043ca <HAL_TIM_PWM_Start+0x136>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a16      	ldr	r2, [pc, #88]	; (8004420 <HAL_TIM_PWM_Start+0x18c>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d111      	bne.n	80043ee <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f003 0307 	and.w	r3, r3, #7
 80043d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2b06      	cmp	r3, #6
 80043da:	d010      	beq.n	80043fe <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f042 0201 	orr.w	r2, r2, #1
 80043ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043ec:	e007      	b.n	80043fe <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f042 0201 	orr.w	r2, r2, #1
 80043fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043fe:	2300      	movs	r3, #0
}
 8004400:	4618      	mov	r0, r3
 8004402:	3710      	adds	r7, #16
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}
 8004408:	40010000 	.word	0x40010000
 800440c:	40010400 	.word	0x40010400
 8004410:	40000400 	.word	0x40000400
 8004414:	40000800 	.word	0x40000800
 8004418:	40000c00 	.word	0x40000c00
 800441c:	40014000 	.word	0x40014000
 8004420:	40001800 	.word	0x40001800

08004424 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b084      	sub	sp, #16
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	691b      	ldr	r3, [r3, #16]
 800443a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	f003 0302 	and.w	r3, r3, #2
 8004442:	2b00      	cmp	r3, #0
 8004444:	d020      	beq.n	8004488 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	f003 0302 	and.w	r3, r3, #2
 800444c:	2b00      	cmp	r3, #0
 800444e:	d01b      	beq.n	8004488 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f06f 0202 	mvn.w	r2, #2
 8004458:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2201      	movs	r2, #1
 800445e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	699b      	ldr	r3, [r3, #24]
 8004466:	f003 0303 	and.w	r3, r3, #3
 800446a:	2b00      	cmp	r3, #0
 800446c:	d003      	beq.n	8004476 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f000 fa65 	bl	800493e <HAL_TIM_IC_CaptureCallback>
 8004474:	e005      	b.n	8004482 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 fa57 	bl	800492a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f000 fa68 	bl	8004952 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	f003 0304 	and.w	r3, r3, #4
 800448e:	2b00      	cmp	r3, #0
 8004490:	d020      	beq.n	80044d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	f003 0304 	and.w	r3, r3, #4
 8004498:	2b00      	cmp	r3, #0
 800449a:	d01b      	beq.n	80044d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f06f 0204 	mvn.w	r2, #4
 80044a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2202      	movs	r2, #2
 80044aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d003      	beq.n	80044c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f000 fa3f 	bl	800493e <HAL_TIM_IC_CaptureCallback>
 80044c0:	e005      	b.n	80044ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f000 fa31 	bl	800492a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f000 fa42 	bl	8004952 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	f003 0308 	and.w	r3, r3, #8
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d020      	beq.n	8004520 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f003 0308 	and.w	r3, r3, #8
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d01b      	beq.n	8004520 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f06f 0208 	mvn.w	r2, #8
 80044f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2204      	movs	r2, #4
 80044f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	69db      	ldr	r3, [r3, #28]
 80044fe:	f003 0303 	and.w	r3, r3, #3
 8004502:	2b00      	cmp	r3, #0
 8004504:	d003      	beq.n	800450e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f000 fa19 	bl	800493e <HAL_TIM_IC_CaptureCallback>
 800450c:	e005      	b.n	800451a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 fa0b 	bl	800492a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	f000 fa1c 	bl	8004952 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	f003 0310 	and.w	r3, r3, #16
 8004526:	2b00      	cmp	r3, #0
 8004528:	d020      	beq.n	800456c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f003 0310 	and.w	r3, r3, #16
 8004530:	2b00      	cmp	r3, #0
 8004532:	d01b      	beq.n	800456c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f06f 0210 	mvn.w	r2, #16
 800453c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2208      	movs	r2, #8
 8004542:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	69db      	ldr	r3, [r3, #28]
 800454a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800454e:	2b00      	cmp	r3, #0
 8004550:	d003      	beq.n	800455a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f9f3 	bl	800493e <HAL_TIM_IC_CaptureCallback>
 8004558:	e005      	b.n	8004566 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f000 f9e5 	bl	800492a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f000 f9f6 	bl	8004952 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	f003 0301 	and.w	r3, r3, #1
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00c      	beq.n	8004590 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	f003 0301 	and.w	r3, r3, #1
 800457c:	2b00      	cmp	r3, #0
 800457e:	d007      	beq.n	8004590 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f06f 0201 	mvn.w	r2, #1
 8004588:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f000 f9c3 	bl	8004916 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00c      	beq.n	80045b4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d007      	beq.n	80045b4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80045ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 fd86 	bl	80050c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d00c      	beq.n	80045d8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d007      	beq.n	80045d8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80045d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	f000 f9c7 	bl	8004966 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	f003 0320 	and.w	r3, r3, #32
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00c      	beq.n	80045fc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	f003 0320 	and.w	r3, r3, #32
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d007      	beq.n	80045fc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f06f 0220 	mvn.w	r2, #32
 80045f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 fd58 	bl	80050ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045fc:	bf00      	nop
 80045fe:	3710      	adds	r7, #16
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b086      	sub	sp, #24
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004610:	2300      	movs	r3, #0
 8004612:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800461a:	2b01      	cmp	r3, #1
 800461c:	d101      	bne.n	8004622 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800461e:	2302      	movs	r3, #2
 8004620:	e0ae      	b.n	8004780 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2201      	movs	r2, #1
 8004626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2b0c      	cmp	r3, #12
 800462e:	f200 809f 	bhi.w	8004770 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004632:	a201      	add	r2, pc, #4	; (adr r2, 8004638 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004638:	0800466d 	.word	0x0800466d
 800463c:	08004771 	.word	0x08004771
 8004640:	08004771 	.word	0x08004771
 8004644:	08004771 	.word	0x08004771
 8004648:	080046ad 	.word	0x080046ad
 800464c:	08004771 	.word	0x08004771
 8004650:	08004771 	.word	0x08004771
 8004654:	08004771 	.word	0x08004771
 8004658:	080046ef 	.word	0x080046ef
 800465c:	08004771 	.word	0x08004771
 8004660:	08004771 	.word	0x08004771
 8004664:	08004771 	.word	0x08004771
 8004668:	0800472f 	.word	0x0800472f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	68b9      	ldr	r1, [r7, #8]
 8004672:	4618      	mov	r0, r3
 8004674:	f000 fa2e 	bl	8004ad4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	699a      	ldr	r2, [r3, #24]
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f042 0208 	orr.w	r2, r2, #8
 8004686:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	699a      	ldr	r2, [r3, #24]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f022 0204 	bic.w	r2, r2, #4
 8004696:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	6999      	ldr	r1, [r3, #24]
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	691a      	ldr	r2, [r3, #16]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	430a      	orrs	r2, r1
 80046a8:	619a      	str	r2, [r3, #24]
      break;
 80046aa:	e064      	b.n	8004776 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	68b9      	ldr	r1, [r7, #8]
 80046b2:	4618      	mov	r0, r3
 80046b4:	f000 fa7e 	bl	8004bb4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	699a      	ldr	r2, [r3, #24]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	699a      	ldr	r2, [r3, #24]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	6999      	ldr	r1, [r3, #24]
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	691b      	ldr	r3, [r3, #16]
 80046e2:	021a      	lsls	r2, r3, #8
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	430a      	orrs	r2, r1
 80046ea:	619a      	str	r2, [r3, #24]
      break;
 80046ec:	e043      	b.n	8004776 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	68b9      	ldr	r1, [r7, #8]
 80046f4:	4618      	mov	r0, r3
 80046f6:	f000 fad3 	bl	8004ca0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	69da      	ldr	r2, [r3, #28]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f042 0208 	orr.w	r2, r2, #8
 8004708:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	69da      	ldr	r2, [r3, #28]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f022 0204 	bic.w	r2, r2, #4
 8004718:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	69d9      	ldr	r1, [r3, #28]
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	691a      	ldr	r2, [r3, #16]
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	430a      	orrs	r2, r1
 800472a:	61da      	str	r2, [r3, #28]
      break;
 800472c:	e023      	b.n	8004776 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	68b9      	ldr	r1, [r7, #8]
 8004734:	4618      	mov	r0, r3
 8004736:	f000 fb27 	bl	8004d88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	69da      	ldr	r2, [r3, #28]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004748:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	69da      	ldr	r2, [r3, #28]
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004758:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	69d9      	ldr	r1, [r3, #28]
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	691b      	ldr	r3, [r3, #16]
 8004764:	021a      	lsls	r2, r3, #8
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	430a      	orrs	r2, r1
 800476c:	61da      	str	r2, [r3, #28]
      break;
 800476e:	e002      	b.n	8004776 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	75fb      	strb	r3, [r7, #23]
      break;
 8004774:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800477e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004780:	4618      	mov	r0, r3
 8004782:	3718      	adds	r7, #24
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b084      	sub	sp, #16
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004792:	2300      	movs	r3, #0
 8004794:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800479c:	2b01      	cmp	r3, #1
 800479e:	d101      	bne.n	80047a4 <HAL_TIM_ConfigClockSource+0x1c>
 80047a0:	2302      	movs	r3, #2
 80047a2:	e0b4      	b.n	800490e <HAL_TIM_ConfigClockSource+0x186>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2202      	movs	r2, #2
 80047b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80047c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68ba      	ldr	r2, [r7, #8]
 80047d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047dc:	d03e      	beq.n	800485c <HAL_TIM_ConfigClockSource+0xd4>
 80047de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047e2:	f200 8087 	bhi.w	80048f4 <HAL_TIM_ConfigClockSource+0x16c>
 80047e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047ea:	f000 8086 	beq.w	80048fa <HAL_TIM_ConfigClockSource+0x172>
 80047ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047f2:	d87f      	bhi.n	80048f4 <HAL_TIM_ConfigClockSource+0x16c>
 80047f4:	2b70      	cmp	r3, #112	; 0x70
 80047f6:	d01a      	beq.n	800482e <HAL_TIM_ConfigClockSource+0xa6>
 80047f8:	2b70      	cmp	r3, #112	; 0x70
 80047fa:	d87b      	bhi.n	80048f4 <HAL_TIM_ConfigClockSource+0x16c>
 80047fc:	2b60      	cmp	r3, #96	; 0x60
 80047fe:	d050      	beq.n	80048a2 <HAL_TIM_ConfigClockSource+0x11a>
 8004800:	2b60      	cmp	r3, #96	; 0x60
 8004802:	d877      	bhi.n	80048f4 <HAL_TIM_ConfigClockSource+0x16c>
 8004804:	2b50      	cmp	r3, #80	; 0x50
 8004806:	d03c      	beq.n	8004882 <HAL_TIM_ConfigClockSource+0xfa>
 8004808:	2b50      	cmp	r3, #80	; 0x50
 800480a:	d873      	bhi.n	80048f4 <HAL_TIM_ConfigClockSource+0x16c>
 800480c:	2b40      	cmp	r3, #64	; 0x40
 800480e:	d058      	beq.n	80048c2 <HAL_TIM_ConfigClockSource+0x13a>
 8004810:	2b40      	cmp	r3, #64	; 0x40
 8004812:	d86f      	bhi.n	80048f4 <HAL_TIM_ConfigClockSource+0x16c>
 8004814:	2b30      	cmp	r3, #48	; 0x30
 8004816:	d064      	beq.n	80048e2 <HAL_TIM_ConfigClockSource+0x15a>
 8004818:	2b30      	cmp	r3, #48	; 0x30
 800481a:	d86b      	bhi.n	80048f4 <HAL_TIM_ConfigClockSource+0x16c>
 800481c:	2b20      	cmp	r3, #32
 800481e:	d060      	beq.n	80048e2 <HAL_TIM_ConfigClockSource+0x15a>
 8004820:	2b20      	cmp	r3, #32
 8004822:	d867      	bhi.n	80048f4 <HAL_TIM_ConfigClockSource+0x16c>
 8004824:	2b00      	cmp	r3, #0
 8004826:	d05c      	beq.n	80048e2 <HAL_TIM_ConfigClockSource+0x15a>
 8004828:	2b10      	cmp	r3, #16
 800482a:	d05a      	beq.n	80048e2 <HAL_TIM_ConfigClockSource+0x15a>
 800482c:	e062      	b.n	80048f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800483e:	f000 fb73 	bl	8004f28 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004850:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	68ba      	ldr	r2, [r7, #8]
 8004858:	609a      	str	r2, [r3, #8]
      break;
 800485a:	e04f      	b.n	80048fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800486c:	f000 fb5c 	bl	8004f28 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	689a      	ldr	r2, [r3, #8]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800487e:	609a      	str	r2, [r3, #8]
      break;
 8004880:	e03c      	b.n	80048fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800488e:	461a      	mov	r2, r3
 8004890:	f000 fad0 	bl	8004e34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2150      	movs	r1, #80	; 0x50
 800489a:	4618      	mov	r0, r3
 800489c:	f000 fb29 	bl	8004ef2 <TIM_ITRx_SetConfig>
      break;
 80048a0:	e02c      	b.n	80048fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048ae:	461a      	mov	r2, r3
 80048b0:	f000 faef 	bl	8004e92 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2160      	movs	r1, #96	; 0x60
 80048ba:	4618      	mov	r0, r3
 80048bc:	f000 fb19 	bl	8004ef2 <TIM_ITRx_SetConfig>
      break;
 80048c0:	e01c      	b.n	80048fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048ce:	461a      	mov	r2, r3
 80048d0:	f000 fab0 	bl	8004e34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2140      	movs	r1, #64	; 0x40
 80048da:	4618      	mov	r0, r3
 80048dc:	f000 fb09 	bl	8004ef2 <TIM_ITRx_SetConfig>
      break;
 80048e0:	e00c      	b.n	80048fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4619      	mov	r1, r3
 80048ec:	4610      	mov	r0, r2
 80048ee:	f000 fb00 	bl	8004ef2 <TIM_ITRx_SetConfig>
      break;
 80048f2:	e003      	b.n	80048fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	73fb      	strb	r3, [r7, #15]
      break;
 80048f8:	e000      	b.n	80048fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80048fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800490c:	7bfb      	ldrb	r3, [r7, #15]
}
 800490e:	4618      	mov	r0, r3
 8004910:	3710      	adds	r7, #16
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004916:	b480      	push	{r7}
 8004918:	b083      	sub	sp, #12
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800491e:	bf00      	nop
 8004920:	370c      	adds	r7, #12
 8004922:	46bd      	mov	sp, r7
 8004924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004928:	4770      	bx	lr

0800492a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800492a:	b480      	push	{r7}
 800492c:	b083      	sub	sp, #12
 800492e:	af00      	add	r7, sp, #0
 8004930:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004932:	bf00      	nop
 8004934:	370c      	adds	r7, #12
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr

0800493e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800493e:	b480      	push	{r7}
 8004940:	b083      	sub	sp, #12
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004946:	bf00      	nop
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr

08004952 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004952:	b480      	push	{r7}
 8004954:	b083      	sub	sp, #12
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800495a:	bf00      	nop
 800495c:	370c      	adds	r7, #12
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr

08004966 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004966:	b480      	push	{r7}
 8004968:	b083      	sub	sp, #12
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800496e:	bf00      	nop
 8004970:	370c      	adds	r7, #12
 8004972:	46bd      	mov	sp, r7
 8004974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004978:	4770      	bx	lr
	...

0800497c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800497c:	b480      	push	{r7}
 800497e:	b085      	sub	sp, #20
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4a46      	ldr	r2, [pc, #280]	; (8004aa8 <TIM_Base_SetConfig+0x12c>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d013      	beq.n	80049bc <TIM_Base_SetConfig+0x40>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800499a:	d00f      	beq.n	80049bc <TIM_Base_SetConfig+0x40>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4a43      	ldr	r2, [pc, #268]	; (8004aac <TIM_Base_SetConfig+0x130>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d00b      	beq.n	80049bc <TIM_Base_SetConfig+0x40>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	4a42      	ldr	r2, [pc, #264]	; (8004ab0 <TIM_Base_SetConfig+0x134>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d007      	beq.n	80049bc <TIM_Base_SetConfig+0x40>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	4a41      	ldr	r2, [pc, #260]	; (8004ab4 <TIM_Base_SetConfig+0x138>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d003      	beq.n	80049bc <TIM_Base_SetConfig+0x40>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	4a40      	ldr	r2, [pc, #256]	; (8004ab8 <TIM_Base_SetConfig+0x13c>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d108      	bne.n	80049ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	68fa      	ldr	r2, [r7, #12]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a35      	ldr	r2, [pc, #212]	; (8004aa8 <TIM_Base_SetConfig+0x12c>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d02b      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049dc:	d027      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a32      	ldr	r2, [pc, #200]	; (8004aac <TIM_Base_SetConfig+0x130>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d023      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a31      	ldr	r2, [pc, #196]	; (8004ab0 <TIM_Base_SetConfig+0x134>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d01f      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a30      	ldr	r2, [pc, #192]	; (8004ab4 <TIM_Base_SetConfig+0x138>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d01b      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a2f      	ldr	r2, [pc, #188]	; (8004ab8 <TIM_Base_SetConfig+0x13c>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d017      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a2e      	ldr	r2, [pc, #184]	; (8004abc <TIM_Base_SetConfig+0x140>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d013      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a2d      	ldr	r2, [pc, #180]	; (8004ac0 <TIM_Base_SetConfig+0x144>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d00f      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4a2c      	ldr	r2, [pc, #176]	; (8004ac4 <TIM_Base_SetConfig+0x148>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d00b      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a2b      	ldr	r2, [pc, #172]	; (8004ac8 <TIM_Base_SetConfig+0x14c>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d007      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a2a      	ldr	r2, [pc, #168]	; (8004acc <TIM_Base_SetConfig+0x150>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d003      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4a29      	ldr	r2, [pc, #164]	; (8004ad0 <TIM_Base_SetConfig+0x154>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d108      	bne.n	8004a40 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	68fa      	ldr	r2, [r7, #12]
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	695b      	ldr	r3, [r3, #20]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	68fa      	ldr	r2, [r7, #12]
 8004a52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	689a      	ldr	r2, [r3, #8]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a10      	ldr	r2, [pc, #64]	; (8004aa8 <TIM_Base_SetConfig+0x12c>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d003      	beq.n	8004a74 <TIM_Base_SetConfig+0xf8>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	4a12      	ldr	r2, [pc, #72]	; (8004ab8 <TIM_Base_SetConfig+0x13c>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d103      	bne.n	8004a7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	691a      	ldr	r2, [r3, #16]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	691b      	ldr	r3, [r3, #16]
 8004a86:	f003 0301 	and.w	r3, r3, #1
 8004a8a:	2b01      	cmp	r3, #1
 8004a8c:	d105      	bne.n	8004a9a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	691b      	ldr	r3, [r3, #16]
 8004a92:	f023 0201 	bic.w	r2, r3, #1
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	611a      	str	r2, [r3, #16]
  }
}
 8004a9a:	bf00      	nop
 8004a9c:	3714      	adds	r7, #20
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop
 8004aa8:	40010000 	.word	0x40010000
 8004aac:	40000400 	.word	0x40000400
 8004ab0:	40000800 	.word	0x40000800
 8004ab4:	40000c00 	.word	0x40000c00
 8004ab8:	40010400 	.word	0x40010400
 8004abc:	40014000 	.word	0x40014000
 8004ac0:	40014400 	.word	0x40014400
 8004ac4:	40014800 	.word	0x40014800
 8004ac8:	40001800 	.word	0x40001800
 8004acc:	40001c00 	.word	0x40001c00
 8004ad0:	40002000 	.word	0x40002000

08004ad4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b087      	sub	sp, #28
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6a1b      	ldr	r3, [r3, #32]
 8004ae2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6a1b      	ldr	r3, [r3, #32]
 8004ae8:	f023 0201 	bic.w	r2, r3, #1
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	699b      	ldr	r3, [r3, #24]
 8004afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f023 0303 	bic.w	r3, r3, #3
 8004b0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	68fa      	ldr	r2, [r7, #12]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	f023 0302 	bic.w	r3, r3, #2
 8004b1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	697a      	ldr	r2, [r7, #20]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4a20      	ldr	r2, [pc, #128]	; (8004bac <TIM_OC1_SetConfig+0xd8>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d003      	beq.n	8004b38 <TIM_OC1_SetConfig+0x64>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4a1f      	ldr	r2, [pc, #124]	; (8004bb0 <TIM_OC1_SetConfig+0xdc>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d10c      	bne.n	8004b52 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	f023 0308 	bic.w	r3, r3, #8
 8004b3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	697a      	ldr	r2, [r7, #20]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	f023 0304 	bic.w	r3, r3, #4
 8004b50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a15      	ldr	r2, [pc, #84]	; (8004bac <TIM_OC1_SetConfig+0xd8>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d003      	beq.n	8004b62 <TIM_OC1_SetConfig+0x8e>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a14      	ldr	r2, [pc, #80]	; (8004bb0 <TIM_OC1_SetConfig+0xdc>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d111      	bne.n	8004b86 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	695b      	ldr	r3, [r3, #20]
 8004b76:	693a      	ldr	r2, [r7, #16]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	699b      	ldr	r3, [r3, #24]
 8004b80:	693a      	ldr	r2, [r7, #16]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	693a      	ldr	r2, [r7, #16]
 8004b8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	68fa      	ldr	r2, [r7, #12]
 8004b90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	685a      	ldr	r2, [r3, #4]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	697a      	ldr	r2, [r7, #20]
 8004b9e:	621a      	str	r2, [r3, #32]
}
 8004ba0:	bf00      	nop
 8004ba2:	371c      	adds	r7, #28
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr
 8004bac:	40010000 	.word	0x40010000
 8004bb0:	40010400 	.word	0x40010400

08004bb4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b087      	sub	sp, #28
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a1b      	ldr	r3, [r3, #32]
 8004bc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6a1b      	ldr	r3, [r3, #32]
 8004bc8:	f023 0210 	bic.w	r2, r3, #16
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	699b      	ldr	r3, [r3, #24]
 8004bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004be2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	021b      	lsls	r3, r3, #8
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	f023 0320 	bic.w	r3, r3, #32
 8004bfe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	011b      	lsls	r3, r3, #4
 8004c06:	697a      	ldr	r2, [r7, #20]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	4a22      	ldr	r2, [pc, #136]	; (8004c98 <TIM_OC2_SetConfig+0xe4>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d003      	beq.n	8004c1c <TIM_OC2_SetConfig+0x68>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4a21      	ldr	r2, [pc, #132]	; (8004c9c <TIM_OC2_SetConfig+0xe8>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d10d      	bne.n	8004c38 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	011b      	lsls	r3, r3, #4
 8004c2a:	697a      	ldr	r2, [r7, #20]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c36:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	4a17      	ldr	r2, [pc, #92]	; (8004c98 <TIM_OC2_SetConfig+0xe4>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d003      	beq.n	8004c48 <TIM_OC2_SetConfig+0x94>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a16      	ldr	r2, [pc, #88]	; (8004c9c <TIM_OC2_SetConfig+0xe8>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d113      	bne.n	8004c70 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c4e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c56:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	693a      	ldr	r2, [r7, #16]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	699b      	ldr	r3, [r3, #24]
 8004c68:	009b      	lsls	r3, r3, #2
 8004c6a:	693a      	ldr	r2, [r7, #16]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	693a      	ldr	r2, [r7, #16]
 8004c74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	68fa      	ldr	r2, [r7, #12]
 8004c7a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	685a      	ldr	r2, [r3, #4]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	697a      	ldr	r2, [r7, #20]
 8004c88:	621a      	str	r2, [r3, #32]
}
 8004c8a:	bf00      	nop
 8004c8c:	371c      	adds	r7, #28
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr
 8004c96:	bf00      	nop
 8004c98:	40010000 	.word	0x40010000
 8004c9c:	40010400 	.word	0x40010400

08004ca0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b087      	sub	sp, #28
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
 8004ca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6a1b      	ldr	r3, [r3, #32]
 8004cae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6a1b      	ldr	r3, [r3, #32]
 8004cb4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	69db      	ldr	r3, [r3, #28]
 8004cc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f023 0303 	bic.w	r3, r3, #3
 8004cd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	68fa      	ldr	r2, [r7, #12]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ce8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	021b      	lsls	r3, r3, #8
 8004cf0:	697a      	ldr	r2, [r7, #20]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	4a21      	ldr	r2, [pc, #132]	; (8004d80 <TIM_OC3_SetConfig+0xe0>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d003      	beq.n	8004d06 <TIM_OC3_SetConfig+0x66>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4a20      	ldr	r2, [pc, #128]	; (8004d84 <TIM_OC3_SetConfig+0xe4>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d10d      	bne.n	8004d22 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	021b      	lsls	r3, r3, #8
 8004d14:	697a      	ldr	r2, [r7, #20]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a16      	ldr	r2, [pc, #88]	; (8004d80 <TIM_OC3_SetConfig+0xe0>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d003      	beq.n	8004d32 <TIM_OC3_SetConfig+0x92>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a15      	ldr	r2, [pc, #84]	; (8004d84 <TIM_OC3_SetConfig+0xe4>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d113      	bne.n	8004d5a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	011b      	lsls	r3, r3, #4
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	699b      	ldr	r3, [r3, #24]
 8004d52:	011b      	lsls	r3, r3, #4
 8004d54:	693a      	ldr	r2, [r7, #16]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	693a      	ldr	r2, [r7, #16]
 8004d5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	685a      	ldr	r2, [r3, #4]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	697a      	ldr	r2, [r7, #20]
 8004d72:	621a      	str	r2, [r3, #32]
}
 8004d74:	bf00      	nop
 8004d76:	371c      	adds	r7, #28
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr
 8004d80:	40010000 	.word	0x40010000
 8004d84:	40010400 	.word	0x40010400

08004d88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b087      	sub	sp, #28
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6a1b      	ldr	r3, [r3, #32]
 8004d96:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6a1b      	ldr	r3, [r3, #32]
 8004d9c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	69db      	ldr	r3, [r3, #28]
 8004dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004db6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	021b      	lsls	r3, r3, #8
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004dd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	031b      	lsls	r3, r3, #12
 8004dda:	693a      	ldr	r2, [r7, #16]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a12      	ldr	r2, [pc, #72]	; (8004e2c <TIM_OC4_SetConfig+0xa4>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d003      	beq.n	8004df0 <TIM_OC4_SetConfig+0x68>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	4a11      	ldr	r2, [pc, #68]	; (8004e30 <TIM_OC4_SetConfig+0xa8>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d109      	bne.n	8004e04 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004df6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	695b      	ldr	r3, [r3, #20]
 8004dfc:	019b      	lsls	r3, r3, #6
 8004dfe:	697a      	ldr	r2, [r7, #20]
 8004e00:	4313      	orrs	r3, r2
 8004e02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	697a      	ldr	r2, [r7, #20]
 8004e08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	68fa      	ldr	r2, [r7, #12]
 8004e0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	685a      	ldr	r2, [r3, #4]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	693a      	ldr	r2, [r7, #16]
 8004e1c:	621a      	str	r2, [r3, #32]
}
 8004e1e:	bf00      	nop
 8004e20:	371c      	adds	r7, #28
 8004e22:	46bd      	mov	sp, r7
 8004e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e28:	4770      	bx	lr
 8004e2a:	bf00      	nop
 8004e2c:	40010000 	.word	0x40010000
 8004e30:	40010400 	.word	0x40010400

08004e34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b087      	sub	sp, #28
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	60f8      	str	r0, [r7, #12]
 8004e3c:	60b9      	str	r1, [r7, #8]
 8004e3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	6a1b      	ldr	r3, [r3, #32]
 8004e44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	6a1b      	ldr	r3, [r3, #32]
 8004e4a:	f023 0201 	bic.w	r2, r3, #1
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	699b      	ldr	r3, [r3, #24]
 8004e56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	011b      	lsls	r3, r3, #4
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	f023 030a 	bic.w	r3, r3, #10
 8004e70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e72:	697a      	ldr	r2, [r7, #20]
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	693a      	ldr	r2, [r7, #16]
 8004e7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	697a      	ldr	r2, [r7, #20]
 8004e84:	621a      	str	r2, [r3, #32]
}
 8004e86:	bf00      	nop
 8004e88:	371c      	adds	r7, #28
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr

08004e92 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e92:	b480      	push	{r7}
 8004e94:	b087      	sub	sp, #28
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	60f8      	str	r0, [r7, #12]
 8004e9a:	60b9      	str	r1, [r7, #8]
 8004e9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6a1b      	ldr	r3, [r3, #32]
 8004ea2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6a1b      	ldr	r3, [r3, #32]
 8004ea8:	f023 0210 	bic.w	r2, r3, #16
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	699b      	ldr	r3, [r3, #24]
 8004eb4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ebc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	031b      	lsls	r3, r3, #12
 8004ec2:	693a      	ldr	r2, [r7, #16]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ece:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	011b      	lsls	r3, r3, #4
 8004ed4:	697a      	ldr	r2, [r7, #20]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	693a      	ldr	r2, [r7, #16]
 8004ede:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	697a      	ldr	r2, [r7, #20]
 8004ee4:	621a      	str	r2, [r3, #32]
}
 8004ee6:	bf00      	nop
 8004ee8:	371c      	adds	r7, #28
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr

08004ef2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ef2:	b480      	push	{r7}
 8004ef4:	b085      	sub	sp, #20
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	6078      	str	r0, [r7, #4]
 8004efa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f0a:	683a      	ldr	r2, [r7, #0]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	f043 0307 	orr.w	r3, r3, #7
 8004f14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	68fa      	ldr	r2, [r7, #12]
 8004f1a:	609a      	str	r2, [r3, #8]
}
 8004f1c:	bf00      	nop
 8004f1e:	3714      	adds	r7, #20
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr

08004f28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b087      	sub	sp, #28
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	60f8      	str	r0, [r7, #12]
 8004f30:	60b9      	str	r1, [r7, #8]
 8004f32:	607a      	str	r2, [r7, #4]
 8004f34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	021a      	lsls	r2, r3, #8
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	431a      	orrs	r2, r3
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	697a      	ldr	r2, [r7, #20]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	697a      	ldr	r2, [r7, #20]
 8004f5a:	609a      	str	r2, [r3, #8]
}
 8004f5c:	bf00      	nop
 8004f5e:	371c      	adds	r7, #28
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b087      	sub	sp, #28
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	60f8      	str	r0, [r7, #12]
 8004f70:	60b9      	str	r1, [r7, #8]
 8004f72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	f003 031f 	and.w	r3, r3, #31
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f80:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6a1a      	ldr	r2, [r3, #32]
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	43db      	mvns	r3, r3
 8004f8a:	401a      	ands	r2, r3
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6a1a      	ldr	r2, [r3, #32]
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	f003 031f 	and.w	r3, r3, #31
 8004f9a:	6879      	ldr	r1, [r7, #4]
 8004f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8004fa0:	431a      	orrs	r2, r3
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	621a      	str	r2, [r3, #32]
}
 8004fa6:	bf00      	nop
 8004fa8:	371c      	adds	r7, #28
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr
	...

08004fb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b085      	sub	sp, #20
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d101      	bne.n	8004fcc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004fc8:	2302      	movs	r3, #2
 8004fca:	e05a      	b.n	8005082 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2202      	movs	r2, #2
 8004fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ff2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	68fa      	ldr	r2, [r7, #12]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	68fa      	ldr	r2, [r7, #12]
 8005004:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a21      	ldr	r2, [pc, #132]	; (8005090 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d022      	beq.n	8005056 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005018:	d01d      	beq.n	8005056 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a1d      	ldr	r2, [pc, #116]	; (8005094 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d018      	beq.n	8005056 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a1b      	ldr	r2, [pc, #108]	; (8005098 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d013      	beq.n	8005056 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a1a      	ldr	r2, [pc, #104]	; (800509c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d00e      	beq.n	8005056 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a18      	ldr	r2, [pc, #96]	; (80050a0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d009      	beq.n	8005056 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a17      	ldr	r2, [pc, #92]	; (80050a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d004      	beq.n	8005056 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a15      	ldr	r2, [pc, #84]	; (80050a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d10c      	bne.n	8005070 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800505c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	68ba      	ldr	r2, [r7, #8]
 8005064:	4313      	orrs	r3, r2
 8005066:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	68ba      	ldr	r2, [r7, #8]
 800506e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2201      	movs	r2, #1
 8005074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	4618      	mov	r0, r3
 8005084:	3714      	adds	r7, #20
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop
 8005090:	40010000 	.word	0x40010000
 8005094:	40000400 	.word	0x40000400
 8005098:	40000800 	.word	0x40000800
 800509c:	40000c00 	.word	0x40000c00
 80050a0:	40010400 	.word	0x40010400
 80050a4:	40014000 	.word	0x40014000
 80050a8:	40001800 	.word	0x40001800

080050ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050b4:	bf00      	nop
 80050b6:	370c      	adds	r7, #12
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr

080050c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050c8:	bf00      	nop
 80050ca:	370c      	adds	r7, #12
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr

080050d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b082      	sub	sp, #8
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d101      	bne.n	80050e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e042      	b.n	800516c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d106      	bne.n	8005100 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f7fc fc16 	bl	800192c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2224      	movs	r2, #36	; 0x24
 8005104:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	68da      	ldr	r2, [r3, #12]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005116:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f000 f973 	bl	8005404 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	691a      	ldr	r2, [r3, #16]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800512c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	695a      	ldr	r2, [r3, #20]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800513c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	68da      	ldr	r2, [r3, #12]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800514c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2220      	movs	r2, #32
 8005158:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2220      	movs	r2, #32
 8005160:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800516a:	2300      	movs	r3, #0
}
 800516c:	4618      	mov	r0, r3
 800516e:	3708      	adds	r7, #8
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b08a      	sub	sp, #40	; 0x28
 8005178:	af02      	add	r7, sp, #8
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	603b      	str	r3, [r7, #0]
 8005180:	4613      	mov	r3, r2
 8005182:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005184:	2300      	movs	r3, #0
 8005186:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800518e:	b2db      	uxtb	r3, r3
 8005190:	2b20      	cmp	r3, #32
 8005192:	d175      	bne.n	8005280 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d002      	beq.n	80051a0 <HAL_UART_Transmit+0x2c>
 800519a:	88fb      	ldrh	r3, [r7, #6]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d101      	bne.n	80051a4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e06e      	b.n	8005282 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2200      	movs	r2, #0
 80051a8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2221      	movs	r2, #33	; 0x21
 80051ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051b2:	f7fc fda5 	bl	8001d00 <HAL_GetTick>
 80051b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	88fa      	ldrh	r2, [r7, #6]
 80051bc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	88fa      	ldrh	r2, [r7, #6]
 80051c2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051cc:	d108      	bne.n	80051e0 <HAL_UART_Transmit+0x6c>
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	691b      	ldr	r3, [r3, #16]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d104      	bne.n	80051e0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80051d6:	2300      	movs	r3, #0
 80051d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	61bb      	str	r3, [r7, #24]
 80051de:	e003      	b.n	80051e8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051e4:	2300      	movs	r3, #0
 80051e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80051e8:	e02e      	b.n	8005248 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	9300      	str	r3, [sp, #0]
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	2200      	movs	r2, #0
 80051f2:	2180      	movs	r1, #128	; 0x80
 80051f4:	68f8      	ldr	r0, [r7, #12]
 80051f6:	f000 f848 	bl	800528a <UART_WaitOnFlagUntilTimeout>
 80051fa:	4603      	mov	r3, r0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d005      	beq.n	800520c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2220      	movs	r2, #32
 8005204:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e03a      	b.n	8005282 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800520c:	69fb      	ldr	r3, [r7, #28]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d10b      	bne.n	800522a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005212:	69bb      	ldr	r3, [r7, #24]
 8005214:	881b      	ldrh	r3, [r3, #0]
 8005216:	461a      	mov	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005220:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	3302      	adds	r3, #2
 8005226:	61bb      	str	r3, [r7, #24]
 8005228:	e007      	b.n	800523a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	781a      	ldrb	r2, [r3, #0]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	3301      	adds	r3, #1
 8005238:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800523e:	b29b      	uxth	r3, r3
 8005240:	3b01      	subs	r3, #1
 8005242:	b29a      	uxth	r2, r3
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800524c:	b29b      	uxth	r3, r3
 800524e:	2b00      	cmp	r3, #0
 8005250:	d1cb      	bne.n	80051ea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	9300      	str	r3, [sp, #0]
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	2200      	movs	r2, #0
 800525a:	2140      	movs	r1, #64	; 0x40
 800525c:	68f8      	ldr	r0, [r7, #12]
 800525e:	f000 f814 	bl	800528a <UART_WaitOnFlagUntilTimeout>
 8005262:	4603      	mov	r3, r0
 8005264:	2b00      	cmp	r3, #0
 8005266:	d005      	beq.n	8005274 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2220      	movs	r2, #32
 800526c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8005270:	2303      	movs	r3, #3
 8005272:	e006      	b.n	8005282 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2220      	movs	r2, #32
 8005278:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800527c:	2300      	movs	r3, #0
 800527e:	e000      	b.n	8005282 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005280:	2302      	movs	r3, #2
  }
}
 8005282:	4618      	mov	r0, r3
 8005284:	3720      	adds	r7, #32
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}

0800528a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800528a:	b580      	push	{r7, lr}
 800528c:	b086      	sub	sp, #24
 800528e:	af00      	add	r7, sp, #0
 8005290:	60f8      	str	r0, [r7, #12]
 8005292:	60b9      	str	r1, [r7, #8]
 8005294:	603b      	str	r3, [r7, #0]
 8005296:	4613      	mov	r3, r2
 8005298:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800529a:	e03b      	b.n	8005314 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800529c:	6a3b      	ldr	r3, [r7, #32]
 800529e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a2:	d037      	beq.n	8005314 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052a4:	f7fc fd2c 	bl	8001d00 <HAL_GetTick>
 80052a8:	4602      	mov	r2, r0
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	1ad3      	subs	r3, r2, r3
 80052ae:	6a3a      	ldr	r2, [r7, #32]
 80052b0:	429a      	cmp	r2, r3
 80052b2:	d302      	bcc.n	80052ba <UART_WaitOnFlagUntilTimeout+0x30>
 80052b4:	6a3b      	ldr	r3, [r7, #32]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d101      	bne.n	80052be <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80052ba:	2303      	movs	r3, #3
 80052bc:	e03a      	b.n	8005334 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	f003 0304 	and.w	r3, r3, #4
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d023      	beq.n	8005314 <UART_WaitOnFlagUntilTimeout+0x8a>
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	2b80      	cmp	r3, #128	; 0x80
 80052d0:	d020      	beq.n	8005314 <UART_WaitOnFlagUntilTimeout+0x8a>
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	2b40      	cmp	r3, #64	; 0x40
 80052d6:	d01d      	beq.n	8005314 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0308 	and.w	r3, r3, #8
 80052e2:	2b08      	cmp	r3, #8
 80052e4:	d116      	bne.n	8005314 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80052e6:	2300      	movs	r3, #0
 80052e8:	617b      	str	r3, [r7, #20]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	617b      	str	r3, [r7, #20]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	617b      	str	r3, [r7, #20]
 80052fa:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052fc:	68f8      	ldr	r0, [r7, #12]
 80052fe:	f000 f81d 	bl	800533c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2208      	movs	r2, #8
 8005306:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2200      	movs	r2, #0
 800530c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	e00f      	b.n	8005334 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681a      	ldr	r2, [r3, #0]
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	4013      	ands	r3, r2
 800531e:	68ba      	ldr	r2, [r7, #8]
 8005320:	429a      	cmp	r2, r3
 8005322:	bf0c      	ite	eq
 8005324:	2301      	moveq	r3, #1
 8005326:	2300      	movne	r3, #0
 8005328:	b2db      	uxtb	r3, r3
 800532a:	461a      	mov	r2, r3
 800532c:	79fb      	ldrb	r3, [r7, #7]
 800532e:	429a      	cmp	r2, r3
 8005330:	d0b4      	beq.n	800529c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005332:	2300      	movs	r3, #0
}
 8005334:	4618      	mov	r0, r3
 8005336:	3718      	adds	r7, #24
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}

0800533c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800533c:	b480      	push	{r7}
 800533e:	b095      	sub	sp, #84	; 0x54
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	330c      	adds	r3, #12
 800534a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800534c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800534e:	e853 3f00 	ldrex	r3, [r3]
 8005352:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005356:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800535a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	330c      	adds	r3, #12
 8005362:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005364:	643a      	str	r2, [r7, #64]	; 0x40
 8005366:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005368:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800536a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800536c:	e841 2300 	strex	r3, r2, [r1]
 8005370:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005374:	2b00      	cmp	r3, #0
 8005376:	d1e5      	bne.n	8005344 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	3314      	adds	r3, #20
 800537e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005380:	6a3b      	ldr	r3, [r7, #32]
 8005382:	e853 3f00 	ldrex	r3, [r3]
 8005386:	61fb      	str	r3, [r7, #28]
   return(result);
 8005388:	69fb      	ldr	r3, [r7, #28]
 800538a:	f023 0301 	bic.w	r3, r3, #1
 800538e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	3314      	adds	r3, #20
 8005396:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005398:	62fa      	str	r2, [r7, #44]	; 0x2c
 800539a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800539c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800539e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80053a0:	e841 2300 	strex	r3, r2, [r1]
 80053a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80053a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d1e5      	bne.n	8005378 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d119      	bne.n	80053e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	330c      	adds	r3, #12
 80053ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	e853 3f00 	ldrex	r3, [r3]
 80053c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	f023 0310 	bic.w	r3, r3, #16
 80053ca:	647b      	str	r3, [r7, #68]	; 0x44
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	330c      	adds	r3, #12
 80053d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80053d4:	61ba      	str	r2, [r7, #24]
 80053d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d8:	6979      	ldr	r1, [r7, #20]
 80053da:	69ba      	ldr	r2, [r7, #24]
 80053dc:	e841 2300 	strex	r3, r2, [r1]
 80053e0:	613b      	str	r3, [r7, #16]
   return(result);
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d1e5      	bne.n	80053b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2220      	movs	r2, #32
 80053ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80053f6:	bf00      	nop
 80053f8:	3754      	adds	r7, #84	; 0x54
 80053fa:	46bd      	mov	sp, r7
 80053fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005400:	4770      	bx	lr
	...

08005404 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005404:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005408:	b0c0      	sub	sp, #256	; 0x100
 800540a:	af00      	add	r7, sp, #0
 800540c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	691b      	ldr	r3, [r3, #16]
 8005418:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800541c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005420:	68d9      	ldr	r1, [r3, #12]
 8005422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	ea40 0301 	orr.w	r3, r0, r1
 800542c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800542e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005432:	689a      	ldr	r2, [r3, #8]
 8005434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005438:	691b      	ldr	r3, [r3, #16]
 800543a:	431a      	orrs	r2, r3
 800543c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005440:	695b      	ldr	r3, [r3, #20]
 8005442:	431a      	orrs	r2, r3
 8005444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005448:	69db      	ldr	r3, [r3, #28]
 800544a:	4313      	orrs	r3, r2
 800544c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800545c:	f021 010c 	bic.w	r1, r1, #12
 8005460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800546a:	430b      	orrs	r3, r1
 800546c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800546e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	695b      	ldr	r3, [r3, #20]
 8005476:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800547a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800547e:	6999      	ldr	r1, [r3, #24]
 8005480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	ea40 0301 	orr.w	r3, r0, r1
 800548a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800548c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	4b8f      	ldr	r3, [pc, #572]	; (80056d0 <UART_SetConfig+0x2cc>)
 8005494:	429a      	cmp	r2, r3
 8005496:	d005      	beq.n	80054a4 <UART_SetConfig+0xa0>
 8005498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	4b8d      	ldr	r3, [pc, #564]	; (80056d4 <UART_SetConfig+0x2d0>)
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d104      	bne.n	80054ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80054a4:	f7fe f8fa 	bl	800369c <HAL_RCC_GetPCLK2Freq>
 80054a8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80054ac:	e003      	b.n	80054b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80054ae:	f7fe f8e1 	bl	8003674 <HAL_RCC_GetPCLK1Freq>
 80054b2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054ba:	69db      	ldr	r3, [r3, #28]
 80054bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054c0:	f040 810c 	bne.w	80056dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80054c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80054c8:	2200      	movs	r2, #0
 80054ca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80054ce:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80054d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80054d6:	4622      	mov	r2, r4
 80054d8:	462b      	mov	r3, r5
 80054da:	1891      	adds	r1, r2, r2
 80054dc:	65b9      	str	r1, [r7, #88]	; 0x58
 80054de:	415b      	adcs	r3, r3
 80054e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80054e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80054e6:	4621      	mov	r1, r4
 80054e8:	eb12 0801 	adds.w	r8, r2, r1
 80054ec:	4629      	mov	r1, r5
 80054ee:	eb43 0901 	adc.w	r9, r3, r1
 80054f2:	f04f 0200 	mov.w	r2, #0
 80054f6:	f04f 0300 	mov.w	r3, #0
 80054fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80054fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005502:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005506:	4690      	mov	r8, r2
 8005508:	4699      	mov	r9, r3
 800550a:	4623      	mov	r3, r4
 800550c:	eb18 0303 	adds.w	r3, r8, r3
 8005510:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005514:	462b      	mov	r3, r5
 8005516:	eb49 0303 	adc.w	r3, r9, r3
 800551a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800551e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800552a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800552e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005532:	460b      	mov	r3, r1
 8005534:	18db      	adds	r3, r3, r3
 8005536:	653b      	str	r3, [r7, #80]	; 0x50
 8005538:	4613      	mov	r3, r2
 800553a:	eb42 0303 	adc.w	r3, r2, r3
 800553e:	657b      	str	r3, [r7, #84]	; 0x54
 8005540:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005544:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005548:	f7fb fb9e 	bl	8000c88 <__aeabi_uldivmod>
 800554c:	4602      	mov	r2, r0
 800554e:	460b      	mov	r3, r1
 8005550:	4b61      	ldr	r3, [pc, #388]	; (80056d8 <UART_SetConfig+0x2d4>)
 8005552:	fba3 2302 	umull	r2, r3, r3, r2
 8005556:	095b      	lsrs	r3, r3, #5
 8005558:	011c      	lsls	r4, r3, #4
 800555a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800555e:	2200      	movs	r2, #0
 8005560:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005564:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005568:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800556c:	4642      	mov	r2, r8
 800556e:	464b      	mov	r3, r9
 8005570:	1891      	adds	r1, r2, r2
 8005572:	64b9      	str	r1, [r7, #72]	; 0x48
 8005574:	415b      	adcs	r3, r3
 8005576:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005578:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800557c:	4641      	mov	r1, r8
 800557e:	eb12 0a01 	adds.w	sl, r2, r1
 8005582:	4649      	mov	r1, r9
 8005584:	eb43 0b01 	adc.w	fp, r3, r1
 8005588:	f04f 0200 	mov.w	r2, #0
 800558c:	f04f 0300 	mov.w	r3, #0
 8005590:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005594:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005598:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800559c:	4692      	mov	sl, r2
 800559e:	469b      	mov	fp, r3
 80055a0:	4643      	mov	r3, r8
 80055a2:	eb1a 0303 	adds.w	r3, sl, r3
 80055a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80055aa:	464b      	mov	r3, r9
 80055ac:	eb4b 0303 	adc.w	r3, fp, r3
 80055b0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80055b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80055c0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80055c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80055c8:	460b      	mov	r3, r1
 80055ca:	18db      	adds	r3, r3, r3
 80055cc:	643b      	str	r3, [r7, #64]	; 0x40
 80055ce:	4613      	mov	r3, r2
 80055d0:	eb42 0303 	adc.w	r3, r2, r3
 80055d4:	647b      	str	r3, [r7, #68]	; 0x44
 80055d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80055da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80055de:	f7fb fb53 	bl	8000c88 <__aeabi_uldivmod>
 80055e2:	4602      	mov	r2, r0
 80055e4:	460b      	mov	r3, r1
 80055e6:	4611      	mov	r1, r2
 80055e8:	4b3b      	ldr	r3, [pc, #236]	; (80056d8 <UART_SetConfig+0x2d4>)
 80055ea:	fba3 2301 	umull	r2, r3, r3, r1
 80055ee:	095b      	lsrs	r3, r3, #5
 80055f0:	2264      	movs	r2, #100	; 0x64
 80055f2:	fb02 f303 	mul.w	r3, r2, r3
 80055f6:	1acb      	subs	r3, r1, r3
 80055f8:	00db      	lsls	r3, r3, #3
 80055fa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80055fe:	4b36      	ldr	r3, [pc, #216]	; (80056d8 <UART_SetConfig+0x2d4>)
 8005600:	fba3 2302 	umull	r2, r3, r3, r2
 8005604:	095b      	lsrs	r3, r3, #5
 8005606:	005b      	lsls	r3, r3, #1
 8005608:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800560c:	441c      	add	r4, r3
 800560e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005612:	2200      	movs	r2, #0
 8005614:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005618:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800561c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005620:	4642      	mov	r2, r8
 8005622:	464b      	mov	r3, r9
 8005624:	1891      	adds	r1, r2, r2
 8005626:	63b9      	str	r1, [r7, #56]	; 0x38
 8005628:	415b      	adcs	r3, r3
 800562a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800562c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005630:	4641      	mov	r1, r8
 8005632:	1851      	adds	r1, r2, r1
 8005634:	6339      	str	r1, [r7, #48]	; 0x30
 8005636:	4649      	mov	r1, r9
 8005638:	414b      	adcs	r3, r1
 800563a:	637b      	str	r3, [r7, #52]	; 0x34
 800563c:	f04f 0200 	mov.w	r2, #0
 8005640:	f04f 0300 	mov.w	r3, #0
 8005644:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005648:	4659      	mov	r1, fp
 800564a:	00cb      	lsls	r3, r1, #3
 800564c:	4651      	mov	r1, sl
 800564e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005652:	4651      	mov	r1, sl
 8005654:	00ca      	lsls	r2, r1, #3
 8005656:	4610      	mov	r0, r2
 8005658:	4619      	mov	r1, r3
 800565a:	4603      	mov	r3, r0
 800565c:	4642      	mov	r2, r8
 800565e:	189b      	adds	r3, r3, r2
 8005660:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005664:	464b      	mov	r3, r9
 8005666:	460a      	mov	r2, r1
 8005668:	eb42 0303 	adc.w	r3, r2, r3
 800566c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	2200      	movs	r2, #0
 8005678:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800567c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005680:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005684:	460b      	mov	r3, r1
 8005686:	18db      	adds	r3, r3, r3
 8005688:	62bb      	str	r3, [r7, #40]	; 0x28
 800568a:	4613      	mov	r3, r2
 800568c:	eb42 0303 	adc.w	r3, r2, r3
 8005690:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005692:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005696:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800569a:	f7fb faf5 	bl	8000c88 <__aeabi_uldivmod>
 800569e:	4602      	mov	r2, r0
 80056a0:	460b      	mov	r3, r1
 80056a2:	4b0d      	ldr	r3, [pc, #52]	; (80056d8 <UART_SetConfig+0x2d4>)
 80056a4:	fba3 1302 	umull	r1, r3, r3, r2
 80056a8:	095b      	lsrs	r3, r3, #5
 80056aa:	2164      	movs	r1, #100	; 0x64
 80056ac:	fb01 f303 	mul.w	r3, r1, r3
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	00db      	lsls	r3, r3, #3
 80056b4:	3332      	adds	r3, #50	; 0x32
 80056b6:	4a08      	ldr	r2, [pc, #32]	; (80056d8 <UART_SetConfig+0x2d4>)
 80056b8:	fba2 2303 	umull	r2, r3, r2, r3
 80056bc:	095b      	lsrs	r3, r3, #5
 80056be:	f003 0207 	and.w	r2, r3, #7
 80056c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4422      	add	r2, r4
 80056ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80056cc:	e106      	b.n	80058dc <UART_SetConfig+0x4d8>
 80056ce:	bf00      	nop
 80056d0:	40011000 	.word	0x40011000
 80056d4:	40011400 	.word	0x40011400
 80056d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80056dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80056e0:	2200      	movs	r2, #0
 80056e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80056e6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80056ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80056ee:	4642      	mov	r2, r8
 80056f0:	464b      	mov	r3, r9
 80056f2:	1891      	adds	r1, r2, r2
 80056f4:	6239      	str	r1, [r7, #32]
 80056f6:	415b      	adcs	r3, r3
 80056f8:	627b      	str	r3, [r7, #36]	; 0x24
 80056fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80056fe:	4641      	mov	r1, r8
 8005700:	1854      	adds	r4, r2, r1
 8005702:	4649      	mov	r1, r9
 8005704:	eb43 0501 	adc.w	r5, r3, r1
 8005708:	f04f 0200 	mov.w	r2, #0
 800570c:	f04f 0300 	mov.w	r3, #0
 8005710:	00eb      	lsls	r3, r5, #3
 8005712:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005716:	00e2      	lsls	r2, r4, #3
 8005718:	4614      	mov	r4, r2
 800571a:	461d      	mov	r5, r3
 800571c:	4643      	mov	r3, r8
 800571e:	18e3      	adds	r3, r4, r3
 8005720:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005724:	464b      	mov	r3, r9
 8005726:	eb45 0303 	adc.w	r3, r5, r3
 800572a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800572e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	2200      	movs	r2, #0
 8005736:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800573a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800573e:	f04f 0200 	mov.w	r2, #0
 8005742:	f04f 0300 	mov.w	r3, #0
 8005746:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800574a:	4629      	mov	r1, r5
 800574c:	008b      	lsls	r3, r1, #2
 800574e:	4621      	mov	r1, r4
 8005750:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005754:	4621      	mov	r1, r4
 8005756:	008a      	lsls	r2, r1, #2
 8005758:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800575c:	f7fb fa94 	bl	8000c88 <__aeabi_uldivmod>
 8005760:	4602      	mov	r2, r0
 8005762:	460b      	mov	r3, r1
 8005764:	4b60      	ldr	r3, [pc, #384]	; (80058e8 <UART_SetConfig+0x4e4>)
 8005766:	fba3 2302 	umull	r2, r3, r3, r2
 800576a:	095b      	lsrs	r3, r3, #5
 800576c:	011c      	lsls	r4, r3, #4
 800576e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005772:	2200      	movs	r2, #0
 8005774:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005778:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800577c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005780:	4642      	mov	r2, r8
 8005782:	464b      	mov	r3, r9
 8005784:	1891      	adds	r1, r2, r2
 8005786:	61b9      	str	r1, [r7, #24]
 8005788:	415b      	adcs	r3, r3
 800578a:	61fb      	str	r3, [r7, #28]
 800578c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005790:	4641      	mov	r1, r8
 8005792:	1851      	adds	r1, r2, r1
 8005794:	6139      	str	r1, [r7, #16]
 8005796:	4649      	mov	r1, r9
 8005798:	414b      	adcs	r3, r1
 800579a:	617b      	str	r3, [r7, #20]
 800579c:	f04f 0200 	mov.w	r2, #0
 80057a0:	f04f 0300 	mov.w	r3, #0
 80057a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80057a8:	4659      	mov	r1, fp
 80057aa:	00cb      	lsls	r3, r1, #3
 80057ac:	4651      	mov	r1, sl
 80057ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80057b2:	4651      	mov	r1, sl
 80057b4:	00ca      	lsls	r2, r1, #3
 80057b6:	4610      	mov	r0, r2
 80057b8:	4619      	mov	r1, r3
 80057ba:	4603      	mov	r3, r0
 80057bc:	4642      	mov	r2, r8
 80057be:	189b      	adds	r3, r3, r2
 80057c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80057c4:	464b      	mov	r3, r9
 80057c6:	460a      	mov	r2, r1
 80057c8:	eb42 0303 	adc.w	r3, r2, r3
 80057cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80057d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	2200      	movs	r2, #0
 80057d8:	67bb      	str	r3, [r7, #120]	; 0x78
 80057da:	67fa      	str	r2, [r7, #124]	; 0x7c
 80057dc:	f04f 0200 	mov.w	r2, #0
 80057e0:	f04f 0300 	mov.w	r3, #0
 80057e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80057e8:	4649      	mov	r1, r9
 80057ea:	008b      	lsls	r3, r1, #2
 80057ec:	4641      	mov	r1, r8
 80057ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057f2:	4641      	mov	r1, r8
 80057f4:	008a      	lsls	r2, r1, #2
 80057f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80057fa:	f7fb fa45 	bl	8000c88 <__aeabi_uldivmod>
 80057fe:	4602      	mov	r2, r0
 8005800:	460b      	mov	r3, r1
 8005802:	4611      	mov	r1, r2
 8005804:	4b38      	ldr	r3, [pc, #224]	; (80058e8 <UART_SetConfig+0x4e4>)
 8005806:	fba3 2301 	umull	r2, r3, r3, r1
 800580a:	095b      	lsrs	r3, r3, #5
 800580c:	2264      	movs	r2, #100	; 0x64
 800580e:	fb02 f303 	mul.w	r3, r2, r3
 8005812:	1acb      	subs	r3, r1, r3
 8005814:	011b      	lsls	r3, r3, #4
 8005816:	3332      	adds	r3, #50	; 0x32
 8005818:	4a33      	ldr	r2, [pc, #204]	; (80058e8 <UART_SetConfig+0x4e4>)
 800581a:	fba2 2303 	umull	r2, r3, r2, r3
 800581e:	095b      	lsrs	r3, r3, #5
 8005820:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005824:	441c      	add	r4, r3
 8005826:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800582a:	2200      	movs	r2, #0
 800582c:	673b      	str	r3, [r7, #112]	; 0x70
 800582e:	677a      	str	r2, [r7, #116]	; 0x74
 8005830:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005834:	4642      	mov	r2, r8
 8005836:	464b      	mov	r3, r9
 8005838:	1891      	adds	r1, r2, r2
 800583a:	60b9      	str	r1, [r7, #8]
 800583c:	415b      	adcs	r3, r3
 800583e:	60fb      	str	r3, [r7, #12]
 8005840:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005844:	4641      	mov	r1, r8
 8005846:	1851      	adds	r1, r2, r1
 8005848:	6039      	str	r1, [r7, #0]
 800584a:	4649      	mov	r1, r9
 800584c:	414b      	adcs	r3, r1
 800584e:	607b      	str	r3, [r7, #4]
 8005850:	f04f 0200 	mov.w	r2, #0
 8005854:	f04f 0300 	mov.w	r3, #0
 8005858:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800585c:	4659      	mov	r1, fp
 800585e:	00cb      	lsls	r3, r1, #3
 8005860:	4651      	mov	r1, sl
 8005862:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005866:	4651      	mov	r1, sl
 8005868:	00ca      	lsls	r2, r1, #3
 800586a:	4610      	mov	r0, r2
 800586c:	4619      	mov	r1, r3
 800586e:	4603      	mov	r3, r0
 8005870:	4642      	mov	r2, r8
 8005872:	189b      	adds	r3, r3, r2
 8005874:	66bb      	str	r3, [r7, #104]	; 0x68
 8005876:	464b      	mov	r3, r9
 8005878:	460a      	mov	r2, r1
 800587a:	eb42 0303 	adc.w	r3, r2, r3
 800587e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	663b      	str	r3, [r7, #96]	; 0x60
 800588a:	667a      	str	r2, [r7, #100]	; 0x64
 800588c:	f04f 0200 	mov.w	r2, #0
 8005890:	f04f 0300 	mov.w	r3, #0
 8005894:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005898:	4649      	mov	r1, r9
 800589a:	008b      	lsls	r3, r1, #2
 800589c:	4641      	mov	r1, r8
 800589e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058a2:	4641      	mov	r1, r8
 80058a4:	008a      	lsls	r2, r1, #2
 80058a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80058aa:	f7fb f9ed 	bl	8000c88 <__aeabi_uldivmod>
 80058ae:	4602      	mov	r2, r0
 80058b0:	460b      	mov	r3, r1
 80058b2:	4b0d      	ldr	r3, [pc, #52]	; (80058e8 <UART_SetConfig+0x4e4>)
 80058b4:	fba3 1302 	umull	r1, r3, r3, r2
 80058b8:	095b      	lsrs	r3, r3, #5
 80058ba:	2164      	movs	r1, #100	; 0x64
 80058bc:	fb01 f303 	mul.w	r3, r1, r3
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	011b      	lsls	r3, r3, #4
 80058c4:	3332      	adds	r3, #50	; 0x32
 80058c6:	4a08      	ldr	r2, [pc, #32]	; (80058e8 <UART_SetConfig+0x4e4>)
 80058c8:	fba2 2303 	umull	r2, r3, r2, r3
 80058cc:	095b      	lsrs	r3, r3, #5
 80058ce:	f003 020f 	and.w	r2, r3, #15
 80058d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4422      	add	r2, r4
 80058da:	609a      	str	r2, [r3, #8]
}
 80058dc:	bf00      	nop
 80058de:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80058e2:	46bd      	mov	sp, r7
 80058e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058e8:	51eb851f 	.word	0x51eb851f

080058ec <BWHPF>:
float hpf_sos_50[SECTIONS][6] = {
	{0.8484753, -1.69695059,  0.8686753, 1.0, -1.77831349, 0.79244747},
	{1.0, -2.0,  1.0, 1.0, -1.8934156, 0.90846441}
};

float BWHPF(float input, int8_t ch) {
 80058ec:	b480      	push	{r7}
 80058ee:	b087      	sub	sp, #28
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	ed87 0a01 	vstr	s0, [r7, #4]
 80058f6:	4603      	mov	r3, r0
 80058f8:	70fb      	strb	r3, [r7, #3]
	float output = 0;
 80058fa:	f04f 0300 	mov.w	r3, #0
 80058fe:	617b      	str	r3, [r7, #20]
	float xn = 0;
 8005900:	f04f 0300 	mov.w	r3, #0
 8005904:	60bb      	str	r3, [r7, #8]

	if (ch == 10){
 8005906:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800590a:	2b0a      	cmp	r3, #10
 800590c:	f040 8095 	bne.w	8005a3a <BWHPF+0x14e>

		for (int i = 0; i < SECTIONS; i++) {
 8005910:	2300      	movs	r3, #0
 8005912:	613b      	str	r3, [r7, #16]
 8005914:	e08c      	b.n	8005a30 <BWHPF+0x144>
			xn = (i == 0) ? input : output;
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d101      	bne.n	8005920 <BWHPF+0x34>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	e000      	b.n	8005922 <BWHPF+0x36>
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	60bb      	str	r3, [r7, #8]

			output = hpf_sos_20[i][0] * xn + hpf_sos_20[i][1] * hpf_x_buffer10[i][0] + hpf_sos_20[i][2] * hpf_x_buffer10[i][1]
 8005924:	4996      	ldr	r1, [pc, #600]	; (8005b80 <BWHPF+0x294>)
 8005926:	693a      	ldr	r2, [r7, #16]
 8005928:	4613      	mov	r3, r2
 800592a:	005b      	lsls	r3, r3, #1
 800592c:	4413      	add	r3, r2
 800592e:	00db      	lsls	r3, r3, #3
 8005930:	440b      	add	r3, r1
 8005932:	ed93 7a00 	vldr	s14, [r3]
 8005936:	edd7 7a02 	vldr	s15, [r7, #8]
 800593a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800593e:	4990      	ldr	r1, [pc, #576]	; (8005b80 <BWHPF+0x294>)
 8005940:	693a      	ldr	r2, [r7, #16]
 8005942:	4613      	mov	r3, r2
 8005944:	005b      	lsls	r3, r3, #1
 8005946:	4413      	add	r3, r2
 8005948:	00db      	lsls	r3, r3, #3
 800594a:	440b      	add	r3, r1
 800594c:	3304      	adds	r3, #4
 800594e:	edd3 6a00 	vldr	s13, [r3]
 8005952:	4a8c      	ldr	r2, [pc, #560]	; (8005b84 <BWHPF+0x298>)
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	00db      	lsls	r3, r3, #3
 8005958:	4413      	add	r3, r2
 800595a:	edd3 7a00 	vldr	s15, [r3]
 800595e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005962:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005966:	4986      	ldr	r1, [pc, #536]	; (8005b80 <BWHPF+0x294>)
 8005968:	693a      	ldr	r2, [r7, #16]
 800596a:	4613      	mov	r3, r2
 800596c:	005b      	lsls	r3, r3, #1
 800596e:	4413      	add	r3, r2
 8005970:	00db      	lsls	r3, r3, #3
 8005972:	440b      	add	r3, r1
 8005974:	3308      	adds	r3, #8
 8005976:	edd3 6a00 	vldr	s13, [r3]
 800597a:	4a82      	ldr	r2, [pc, #520]	; (8005b84 <BWHPF+0x298>)
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	00db      	lsls	r3, r3, #3
 8005980:	4413      	add	r3, r2
 8005982:	3304      	adds	r3, #4
 8005984:	edd3 7a00 	vldr	s15, [r3]
 8005988:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800598c:	ee37 7a27 	vadd.f32	s14, s14, s15
		    - hpf_sos_20[i][4] * hpf_y_buffer10[i][0] - hpf_sos_20[i][5] * hpf_y_buffer10[i][1];
 8005990:	497b      	ldr	r1, [pc, #492]	; (8005b80 <BWHPF+0x294>)
 8005992:	693a      	ldr	r2, [r7, #16]
 8005994:	4613      	mov	r3, r2
 8005996:	005b      	lsls	r3, r3, #1
 8005998:	4413      	add	r3, r2
 800599a:	00db      	lsls	r3, r3, #3
 800599c:	440b      	add	r3, r1
 800599e:	3310      	adds	r3, #16
 80059a0:	edd3 6a00 	vldr	s13, [r3]
 80059a4:	4a78      	ldr	r2, [pc, #480]	; (8005b88 <BWHPF+0x29c>)
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	00db      	lsls	r3, r3, #3
 80059aa:	4413      	add	r3, r2
 80059ac:	edd3 7a00 	vldr	s15, [r3]
 80059b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80059b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80059b8:	4971      	ldr	r1, [pc, #452]	; (8005b80 <BWHPF+0x294>)
 80059ba:	693a      	ldr	r2, [r7, #16]
 80059bc:	4613      	mov	r3, r2
 80059be:	005b      	lsls	r3, r3, #1
 80059c0:	4413      	add	r3, r2
 80059c2:	00db      	lsls	r3, r3, #3
 80059c4:	440b      	add	r3, r1
 80059c6:	3314      	adds	r3, #20
 80059c8:	edd3 6a00 	vldr	s13, [r3]
 80059cc:	4a6e      	ldr	r2, [pc, #440]	; (8005b88 <BWHPF+0x29c>)
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	00db      	lsls	r3, r3, #3
 80059d2:	4413      	add	r3, r2
 80059d4:	3304      	adds	r3, #4
 80059d6:	edd3 7a00 	vldr	s15, [r3]
 80059da:	ee66 7aa7 	vmul.f32	s15, s13, s15
			output = hpf_sos_20[i][0] * xn + hpf_sos_20[i][1] * hpf_x_buffer10[i][0] + hpf_sos_20[i][2] * hpf_x_buffer10[i][1]
 80059de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059e2:	edc7 7a05 	vstr	s15, [r7, #20]

			hpf_x_buffer10[i][1] = hpf_x_buffer10[i][0];
 80059e6:	4a67      	ldr	r2, [pc, #412]	; (8005b84 <BWHPF+0x298>)
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	00db      	lsls	r3, r3, #3
 80059ec:	4413      	add	r3, r2
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	4964      	ldr	r1, [pc, #400]	; (8005b84 <BWHPF+0x298>)
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	00db      	lsls	r3, r3, #3
 80059f6:	440b      	add	r3, r1
 80059f8:	3304      	adds	r3, #4
 80059fa:	601a      	str	r2, [r3, #0]
			hpf_x_buffer10[i][0] = xn;
 80059fc:	4a61      	ldr	r2, [pc, #388]	; (8005b84 <BWHPF+0x298>)
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	00db      	lsls	r3, r3, #3
 8005a02:	4413      	add	r3, r2
 8005a04:	68ba      	ldr	r2, [r7, #8]
 8005a06:	601a      	str	r2, [r3, #0]
			hpf_y_buffer10[i][1] = hpf_y_buffer10[i][0];
 8005a08:	4a5f      	ldr	r2, [pc, #380]	; (8005b88 <BWHPF+0x29c>)
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	00db      	lsls	r3, r3, #3
 8005a0e:	4413      	add	r3, r2
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	495d      	ldr	r1, [pc, #372]	; (8005b88 <BWHPF+0x29c>)
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	00db      	lsls	r3, r3, #3
 8005a18:	440b      	add	r3, r1
 8005a1a:	3304      	adds	r3, #4
 8005a1c:	601a      	str	r2, [r3, #0]
			hpf_y_buffer10[i][0] = output;
 8005a1e:	4a5a      	ldr	r2, [pc, #360]	; (8005b88 <BWHPF+0x29c>)
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	00db      	lsls	r3, r3, #3
 8005a24:	4413      	add	r3, r2
 8005a26:	697a      	ldr	r2, [r7, #20]
 8005a28:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < SECTIONS; i++) {
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	3301      	adds	r3, #1
 8005a2e:	613b      	str	r3, [r7, #16]
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	f77f af6f 	ble.w	8005916 <BWHPF+0x2a>
 8005a38:	e098      	b.n	8005b6c <BWHPF+0x280>
		}
	}
	else if (ch == 20){
 8005a3a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a3e:	2b14      	cmp	r3, #20
 8005a40:	f040 8094 	bne.w	8005b6c <BWHPF+0x280>

		for (int i = 0; i < SECTIONS; i++) {
 8005a44:	2300      	movs	r3, #0
 8005a46:	60fb      	str	r3, [r7, #12]
 8005a48:	e08c      	b.n	8005b64 <BWHPF+0x278>
			xn = (i == 0) ? input : output;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d101      	bne.n	8005a54 <BWHPF+0x168>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	e000      	b.n	8005a56 <BWHPF+0x16a>
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	60bb      	str	r3, [r7, #8]

			output = hpf_sos_50[i][0] * xn + hpf_sos_50[i][1] * hpf_x_buffer20[i][0] + hpf_sos_50[i][2] * hpf_x_buffer20[i][1]
 8005a58:	494c      	ldr	r1, [pc, #304]	; (8005b8c <BWHPF+0x2a0>)
 8005a5a:	68fa      	ldr	r2, [r7, #12]
 8005a5c:	4613      	mov	r3, r2
 8005a5e:	005b      	lsls	r3, r3, #1
 8005a60:	4413      	add	r3, r2
 8005a62:	00db      	lsls	r3, r3, #3
 8005a64:	440b      	add	r3, r1
 8005a66:	ed93 7a00 	vldr	s14, [r3]
 8005a6a:	edd7 7a02 	vldr	s15, [r7, #8]
 8005a6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005a72:	4946      	ldr	r1, [pc, #280]	; (8005b8c <BWHPF+0x2a0>)
 8005a74:	68fa      	ldr	r2, [r7, #12]
 8005a76:	4613      	mov	r3, r2
 8005a78:	005b      	lsls	r3, r3, #1
 8005a7a:	4413      	add	r3, r2
 8005a7c:	00db      	lsls	r3, r3, #3
 8005a7e:	440b      	add	r3, r1
 8005a80:	3304      	adds	r3, #4
 8005a82:	edd3 6a00 	vldr	s13, [r3]
 8005a86:	4a42      	ldr	r2, [pc, #264]	; (8005b90 <BWHPF+0x2a4>)
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	00db      	lsls	r3, r3, #3
 8005a8c:	4413      	add	r3, r2
 8005a8e:	edd3 7a00 	vldr	s15, [r3]
 8005a92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a9a:	493c      	ldr	r1, [pc, #240]	; (8005b8c <BWHPF+0x2a0>)
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	4613      	mov	r3, r2
 8005aa0:	005b      	lsls	r3, r3, #1
 8005aa2:	4413      	add	r3, r2
 8005aa4:	00db      	lsls	r3, r3, #3
 8005aa6:	440b      	add	r3, r1
 8005aa8:	3308      	adds	r3, #8
 8005aaa:	edd3 6a00 	vldr	s13, [r3]
 8005aae:	4a38      	ldr	r2, [pc, #224]	; (8005b90 <BWHPF+0x2a4>)
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	00db      	lsls	r3, r3, #3
 8005ab4:	4413      	add	r3, r2
 8005ab6:	3304      	adds	r3, #4
 8005ab8:	edd3 7a00 	vldr	s15, [r3]
 8005abc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ac0:	ee37 7a27 	vadd.f32	s14, s14, s15
		    - hpf_sos_50[i][4] * hpf_y_buffer20[i][0] - hpf_sos_50[i][5] * hpf_y_buffer20[i][1];
 8005ac4:	4931      	ldr	r1, [pc, #196]	; (8005b8c <BWHPF+0x2a0>)
 8005ac6:	68fa      	ldr	r2, [r7, #12]
 8005ac8:	4613      	mov	r3, r2
 8005aca:	005b      	lsls	r3, r3, #1
 8005acc:	4413      	add	r3, r2
 8005ace:	00db      	lsls	r3, r3, #3
 8005ad0:	440b      	add	r3, r1
 8005ad2:	3310      	adds	r3, #16
 8005ad4:	edd3 6a00 	vldr	s13, [r3]
 8005ad8:	4a2e      	ldr	r2, [pc, #184]	; (8005b94 <BWHPF+0x2a8>)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	00db      	lsls	r3, r3, #3
 8005ade:	4413      	add	r3, r2
 8005ae0:	edd3 7a00 	vldr	s15, [r3]
 8005ae4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ae8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005aec:	4927      	ldr	r1, [pc, #156]	; (8005b8c <BWHPF+0x2a0>)
 8005aee:	68fa      	ldr	r2, [r7, #12]
 8005af0:	4613      	mov	r3, r2
 8005af2:	005b      	lsls	r3, r3, #1
 8005af4:	4413      	add	r3, r2
 8005af6:	00db      	lsls	r3, r3, #3
 8005af8:	440b      	add	r3, r1
 8005afa:	3314      	adds	r3, #20
 8005afc:	edd3 6a00 	vldr	s13, [r3]
 8005b00:	4a24      	ldr	r2, [pc, #144]	; (8005b94 <BWHPF+0x2a8>)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	00db      	lsls	r3, r3, #3
 8005b06:	4413      	add	r3, r2
 8005b08:	3304      	adds	r3, #4
 8005b0a:	edd3 7a00 	vldr	s15, [r3]
 8005b0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
			output = hpf_sos_50[i][0] * xn + hpf_sos_50[i][1] * hpf_x_buffer20[i][0] + hpf_sos_50[i][2] * hpf_x_buffer20[i][1]
 8005b12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005b16:	edc7 7a05 	vstr	s15, [r7, #20]

			hpf_x_buffer20[i][1] = hpf_x_buffer20[i][0];
 8005b1a:	4a1d      	ldr	r2, [pc, #116]	; (8005b90 <BWHPF+0x2a4>)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	00db      	lsls	r3, r3, #3
 8005b20:	4413      	add	r3, r2
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	491a      	ldr	r1, [pc, #104]	; (8005b90 <BWHPF+0x2a4>)
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	00db      	lsls	r3, r3, #3
 8005b2a:	440b      	add	r3, r1
 8005b2c:	3304      	adds	r3, #4
 8005b2e:	601a      	str	r2, [r3, #0]
			hpf_x_buffer20[i][0] = xn;
 8005b30:	4a17      	ldr	r2, [pc, #92]	; (8005b90 <BWHPF+0x2a4>)
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	00db      	lsls	r3, r3, #3
 8005b36:	4413      	add	r3, r2
 8005b38:	68ba      	ldr	r2, [r7, #8]
 8005b3a:	601a      	str	r2, [r3, #0]
			hpf_y_buffer20[i][1] = hpf_y_buffer20[i][0];
 8005b3c:	4a15      	ldr	r2, [pc, #84]	; (8005b94 <BWHPF+0x2a8>)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	00db      	lsls	r3, r3, #3
 8005b42:	4413      	add	r3, r2
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	4913      	ldr	r1, [pc, #76]	; (8005b94 <BWHPF+0x2a8>)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	00db      	lsls	r3, r3, #3
 8005b4c:	440b      	add	r3, r1
 8005b4e:	3304      	adds	r3, #4
 8005b50:	601a      	str	r2, [r3, #0]
			hpf_y_buffer20[i][0] = output;
 8005b52:	4a10      	ldr	r2, [pc, #64]	; (8005b94 <BWHPF+0x2a8>)
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	00db      	lsls	r3, r3, #3
 8005b58:	4413      	add	r3, r2
 8005b5a:	697a      	ldr	r2, [r7, #20]
 8005b5c:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < SECTIONS; i++) {
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	3301      	adds	r3, #1
 8005b62:	60fb      	str	r3, [r7, #12]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	f77f af6f 	ble.w	8005a4a <BWHPF+0x15e>
		}
	}
	return output;
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	ee07 3a90 	vmov	s15, r3
}
 8005b72:	eeb0 0a67 	vmov.f32	s0, s15
 8005b76:	371c      	adds	r7, #28
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr
 8005b80:	2000000c 	.word	0x2000000c
 8005b84:	200004ac 	.word	0x200004ac
 8005b88:	200004bc 	.word	0x200004bc
 8005b8c:	2000003c 	.word	0x2000003c
 8005b90:	200004cc 	.word	0x200004cc
 8005b94:	200004dc 	.word	0x200004dc

08005b98 <BWLPF>:
float lpf_sos_20[SECTIONS][6] = {
    {1.32937289e-05, 2.65874578e-05, 1.32937289e-05, 1.0, -1.77831349, 0.79244747},
	{1.00000000, 2.00000000, 1.00000000, 1.00000000, -1.89341560, 0.90846441} //20Hz
};

float BWLPF(float input, int8_t ch) {
 8005b98:	b480      	push	{r7}
 8005b9a:	b087      	sub	sp, #28
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	ed87 0a01 	vstr	s0, [r7, #4]
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	70fb      	strb	r3, [r7, #3]
	float output = 0;
 8005ba6:	f04f 0300 	mov.w	r3, #0
 8005baa:	617b      	str	r3, [r7, #20]
	float xn = 0;
 8005bac:	f04f 0300 	mov.w	r3, #0
 8005bb0:	60bb      	str	r3, [r7, #8]

	if (ch == 10){
 8005bb2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005bb6:	2b0a      	cmp	r3, #10
 8005bb8:	f040 8095 	bne.w	8005ce6 <BWLPF+0x14e>

		for (int i = 0; i < SECTIONS; i++) {
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	613b      	str	r3, [r7, #16]
 8005bc0:	e08c      	b.n	8005cdc <BWLPF+0x144>
			xn = (i == 0) ? input : output;
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d101      	bne.n	8005bcc <BWLPF+0x34>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	e000      	b.n	8005bce <BWLPF+0x36>
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	60bb      	str	r3, [r7, #8]

			output = lpf_sos_6[i][0] * xn + lpf_sos_6[i][1] * lpf_x_buffer10[i][0] + lpf_sos_6[i][2] * lpf_x_buffer10[i][1]
 8005bd0:	4996      	ldr	r1, [pc, #600]	; (8005e2c <BWLPF+0x294>)
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	4613      	mov	r3, r2
 8005bd6:	005b      	lsls	r3, r3, #1
 8005bd8:	4413      	add	r3, r2
 8005bda:	00db      	lsls	r3, r3, #3
 8005bdc:	440b      	add	r3, r1
 8005bde:	ed93 7a00 	vldr	s14, [r3]
 8005be2:	edd7 7a02 	vldr	s15, [r7, #8]
 8005be6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005bea:	4990      	ldr	r1, [pc, #576]	; (8005e2c <BWLPF+0x294>)
 8005bec:	693a      	ldr	r2, [r7, #16]
 8005bee:	4613      	mov	r3, r2
 8005bf0:	005b      	lsls	r3, r3, #1
 8005bf2:	4413      	add	r3, r2
 8005bf4:	00db      	lsls	r3, r3, #3
 8005bf6:	440b      	add	r3, r1
 8005bf8:	3304      	adds	r3, #4
 8005bfa:	edd3 6a00 	vldr	s13, [r3]
 8005bfe:	4a8c      	ldr	r2, [pc, #560]	; (8005e30 <BWLPF+0x298>)
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	00db      	lsls	r3, r3, #3
 8005c04:	4413      	add	r3, r2
 8005c06:	edd3 7a00 	vldr	s15, [r3]
 8005c0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c0e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005c12:	4986      	ldr	r1, [pc, #536]	; (8005e2c <BWLPF+0x294>)
 8005c14:	693a      	ldr	r2, [r7, #16]
 8005c16:	4613      	mov	r3, r2
 8005c18:	005b      	lsls	r3, r3, #1
 8005c1a:	4413      	add	r3, r2
 8005c1c:	00db      	lsls	r3, r3, #3
 8005c1e:	440b      	add	r3, r1
 8005c20:	3308      	adds	r3, #8
 8005c22:	edd3 6a00 	vldr	s13, [r3]
 8005c26:	4a82      	ldr	r2, [pc, #520]	; (8005e30 <BWLPF+0x298>)
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	00db      	lsls	r3, r3, #3
 8005c2c:	4413      	add	r3, r2
 8005c2e:	3304      	adds	r3, #4
 8005c30:	edd3 7a00 	vldr	s15, [r3]
 8005c34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c38:	ee37 7a27 	vadd.f32	s14, s14, s15
			- lpf_sos_6[i][4] * lpf_y_buffer10[i][0] - lpf_sos_6[i][5] * lpf_y_buffer10[i][1];
 8005c3c:	497b      	ldr	r1, [pc, #492]	; (8005e2c <BWLPF+0x294>)
 8005c3e:	693a      	ldr	r2, [r7, #16]
 8005c40:	4613      	mov	r3, r2
 8005c42:	005b      	lsls	r3, r3, #1
 8005c44:	4413      	add	r3, r2
 8005c46:	00db      	lsls	r3, r3, #3
 8005c48:	440b      	add	r3, r1
 8005c4a:	3310      	adds	r3, #16
 8005c4c:	edd3 6a00 	vldr	s13, [r3]
 8005c50:	4a78      	ldr	r2, [pc, #480]	; (8005e34 <BWLPF+0x29c>)
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	00db      	lsls	r3, r3, #3
 8005c56:	4413      	add	r3, r2
 8005c58:	edd3 7a00 	vldr	s15, [r3]
 8005c5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c60:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005c64:	4971      	ldr	r1, [pc, #452]	; (8005e2c <BWLPF+0x294>)
 8005c66:	693a      	ldr	r2, [r7, #16]
 8005c68:	4613      	mov	r3, r2
 8005c6a:	005b      	lsls	r3, r3, #1
 8005c6c:	4413      	add	r3, r2
 8005c6e:	00db      	lsls	r3, r3, #3
 8005c70:	440b      	add	r3, r1
 8005c72:	3314      	adds	r3, #20
 8005c74:	edd3 6a00 	vldr	s13, [r3]
 8005c78:	4a6e      	ldr	r2, [pc, #440]	; (8005e34 <BWLPF+0x29c>)
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	00db      	lsls	r3, r3, #3
 8005c7e:	4413      	add	r3, r2
 8005c80:	3304      	adds	r3, #4
 8005c82:	edd3 7a00 	vldr	s15, [r3]
 8005c86:	ee66 7aa7 	vmul.f32	s15, s13, s15
			output = lpf_sos_6[i][0] * xn + lpf_sos_6[i][1] * lpf_x_buffer10[i][0] + lpf_sos_6[i][2] * lpf_x_buffer10[i][1]
 8005c8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c8e:	edc7 7a05 	vstr	s15, [r7, #20]

			lpf_x_buffer10[i][1] = lpf_x_buffer10[i][0];
 8005c92:	4a67      	ldr	r2, [pc, #412]	; (8005e30 <BWLPF+0x298>)
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	00db      	lsls	r3, r3, #3
 8005c98:	4413      	add	r3, r2
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	4964      	ldr	r1, [pc, #400]	; (8005e30 <BWLPF+0x298>)
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	00db      	lsls	r3, r3, #3
 8005ca2:	440b      	add	r3, r1
 8005ca4:	3304      	adds	r3, #4
 8005ca6:	601a      	str	r2, [r3, #0]
			lpf_x_buffer10[i][0] = xn;
 8005ca8:	4a61      	ldr	r2, [pc, #388]	; (8005e30 <BWLPF+0x298>)
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	00db      	lsls	r3, r3, #3
 8005cae:	4413      	add	r3, r2
 8005cb0:	68ba      	ldr	r2, [r7, #8]
 8005cb2:	601a      	str	r2, [r3, #0]
			lpf_y_buffer10[i][1] = lpf_y_buffer10[i][0];
 8005cb4:	4a5f      	ldr	r2, [pc, #380]	; (8005e34 <BWLPF+0x29c>)
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	00db      	lsls	r3, r3, #3
 8005cba:	4413      	add	r3, r2
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	495d      	ldr	r1, [pc, #372]	; (8005e34 <BWLPF+0x29c>)
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	00db      	lsls	r3, r3, #3
 8005cc4:	440b      	add	r3, r1
 8005cc6:	3304      	adds	r3, #4
 8005cc8:	601a      	str	r2, [r3, #0]
			lpf_y_buffer10[i][0] = output;
 8005cca:	4a5a      	ldr	r2, [pc, #360]	; (8005e34 <BWLPF+0x29c>)
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	00db      	lsls	r3, r3, #3
 8005cd0:	4413      	add	r3, r2
 8005cd2:	697a      	ldr	r2, [r7, #20]
 8005cd4:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < SECTIONS; i++) {
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	3301      	adds	r3, #1
 8005cda:	613b      	str	r3, [r7, #16]
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	f77f af6f 	ble.w	8005bc2 <BWLPF+0x2a>
 8005ce4:	e098      	b.n	8005e18 <BWLPF+0x280>
		    }
	}
	else if (ch == 20){
 8005ce6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005cea:	2b14      	cmp	r3, #20
 8005cec:	f040 8094 	bne.w	8005e18 <BWLPF+0x280>

		for (int i = 0; i < SECTIONS; i++) {
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	60fb      	str	r3, [r7, #12]
 8005cf4:	e08c      	b.n	8005e10 <BWLPF+0x278>
			xn = (i == 0) ? input : output;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d101      	bne.n	8005d00 <BWLPF+0x168>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	e000      	b.n	8005d02 <BWLPF+0x16a>
 8005d00:	697b      	ldr	r3, [r7, #20]
 8005d02:	60bb      	str	r3, [r7, #8]

			output = lpf_sos_5[i][0] * xn + lpf_sos_5[i][1] * lpf_x_buffer20[i][0] + lpf_sos_5[i][2] * lpf_x_buffer20[i][1]
 8005d04:	494c      	ldr	r1, [pc, #304]	; (8005e38 <BWLPF+0x2a0>)
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	4613      	mov	r3, r2
 8005d0a:	005b      	lsls	r3, r3, #1
 8005d0c:	4413      	add	r3, r2
 8005d0e:	00db      	lsls	r3, r3, #3
 8005d10:	440b      	add	r3, r1
 8005d12:	ed93 7a00 	vldr	s14, [r3]
 8005d16:	edd7 7a02 	vldr	s15, [r7, #8]
 8005d1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d1e:	4946      	ldr	r1, [pc, #280]	; (8005e38 <BWLPF+0x2a0>)
 8005d20:	68fa      	ldr	r2, [r7, #12]
 8005d22:	4613      	mov	r3, r2
 8005d24:	005b      	lsls	r3, r3, #1
 8005d26:	4413      	add	r3, r2
 8005d28:	00db      	lsls	r3, r3, #3
 8005d2a:	440b      	add	r3, r1
 8005d2c:	3304      	adds	r3, #4
 8005d2e:	edd3 6a00 	vldr	s13, [r3]
 8005d32:	4a42      	ldr	r2, [pc, #264]	; (8005e3c <BWLPF+0x2a4>)
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	00db      	lsls	r3, r3, #3
 8005d38:	4413      	add	r3, r2
 8005d3a:	edd3 7a00 	vldr	s15, [r3]
 8005d3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d46:	493c      	ldr	r1, [pc, #240]	; (8005e38 <BWLPF+0x2a0>)
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	4613      	mov	r3, r2
 8005d4c:	005b      	lsls	r3, r3, #1
 8005d4e:	4413      	add	r3, r2
 8005d50:	00db      	lsls	r3, r3, #3
 8005d52:	440b      	add	r3, r1
 8005d54:	3308      	adds	r3, #8
 8005d56:	edd3 6a00 	vldr	s13, [r3]
 8005d5a:	4a38      	ldr	r2, [pc, #224]	; (8005e3c <BWLPF+0x2a4>)
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	00db      	lsls	r3, r3, #3
 8005d60:	4413      	add	r3, r2
 8005d62:	3304      	adds	r3, #4
 8005d64:	edd3 7a00 	vldr	s15, [r3]
 8005d68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d6c:	ee37 7a27 	vadd.f32	s14, s14, s15
			- lpf_sos_5[i][4] * lpf_y_buffer20[i][0] - lpf_sos_5[i][5] * lpf_y_buffer20[i][1];
 8005d70:	4931      	ldr	r1, [pc, #196]	; (8005e38 <BWLPF+0x2a0>)
 8005d72:	68fa      	ldr	r2, [r7, #12]
 8005d74:	4613      	mov	r3, r2
 8005d76:	005b      	lsls	r3, r3, #1
 8005d78:	4413      	add	r3, r2
 8005d7a:	00db      	lsls	r3, r3, #3
 8005d7c:	440b      	add	r3, r1
 8005d7e:	3310      	adds	r3, #16
 8005d80:	edd3 6a00 	vldr	s13, [r3]
 8005d84:	4a2e      	ldr	r2, [pc, #184]	; (8005e40 <BWLPF+0x2a8>)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	00db      	lsls	r3, r3, #3
 8005d8a:	4413      	add	r3, r2
 8005d8c:	edd3 7a00 	vldr	s15, [r3]
 8005d90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d94:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d98:	4927      	ldr	r1, [pc, #156]	; (8005e38 <BWLPF+0x2a0>)
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	4613      	mov	r3, r2
 8005d9e:	005b      	lsls	r3, r3, #1
 8005da0:	4413      	add	r3, r2
 8005da2:	00db      	lsls	r3, r3, #3
 8005da4:	440b      	add	r3, r1
 8005da6:	3314      	adds	r3, #20
 8005da8:	edd3 6a00 	vldr	s13, [r3]
 8005dac:	4a24      	ldr	r2, [pc, #144]	; (8005e40 <BWLPF+0x2a8>)
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	00db      	lsls	r3, r3, #3
 8005db2:	4413      	add	r3, r2
 8005db4:	3304      	adds	r3, #4
 8005db6:	edd3 7a00 	vldr	s15, [r3]
 8005dba:	ee66 7aa7 	vmul.f32	s15, s13, s15
			output = lpf_sos_5[i][0] * xn + lpf_sos_5[i][1] * lpf_x_buffer20[i][0] + lpf_sos_5[i][2] * lpf_x_buffer20[i][1]
 8005dbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005dc2:	edc7 7a05 	vstr	s15, [r7, #20]

			lpf_x_buffer20[i][1] = lpf_x_buffer20[i][0];
 8005dc6:	4a1d      	ldr	r2, [pc, #116]	; (8005e3c <BWLPF+0x2a4>)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	00db      	lsls	r3, r3, #3
 8005dcc:	4413      	add	r3, r2
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	491a      	ldr	r1, [pc, #104]	; (8005e3c <BWLPF+0x2a4>)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	00db      	lsls	r3, r3, #3
 8005dd6:	440b      	add	r3, r1
 8005dd8:	3304      	adds	r3, #4
 8005dda:	601a      	str	r2, [r3, #0]
			lpf_x_buffer20[i][0] = xn;
 8005ddc:	4a17      	ldr	r2, [pc, #92]	; (8005e3c <BWLPF+0x2a4>)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	00db      	lsls	r3, r3, #3
 8005de2:	4413      	add	r3, r2
 8005de4:	68ba      	ldr	r2, [r7, #8]
 8005de6:	601a      	str	r2, [r3, #0]
			lpf_y_buffer20[i][1] = lpf_y_buffer20[i][0];
 8005de8:	4a15      	ldr	r2, [pc, #84]	; (8005e40 <BWLPF+0x2a8>)
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	00db      	lsls	r3, r3, #3
 8005dee:	4413      	add	r3, r2
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	4913      	ldr	r1, [pc, #76]	; (8005e40 <BWLPF+0x2a8>)
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	00db      	lsls	r3, r3, #3
 8005df8:	440b      	add	r3, r1
 8005dfa:	3304      	adds	r3, #4
 8005dfc:	601a      	str	r2, [r3, #0]
			lpf_y_buffer20[i][0] = output;
 8005dfe:	4a10      	ldr	r2, [pc, #64]	; (8005e40 <BWLPF+0x2a8>)
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	00db      	lsls	r3, r3, #3
 8005e04:	4413      	add	r3, r2
 8005e06:	697a      	ldr	r2, [r7, #20]
 8005e08:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < SECTIONS; i++) {
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	3301      	adds	r3, #1
 8005e0e:	60fb      	str	r3, [r7, #12]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	f77f af6f 	ble.w	8005cf6 <BWLPF+0x15e>
		    }
	}
    return output;
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	ee07 3a90 	vmov	s15, r3
}
 8005e1e:	eeb0 0a67 	vmov.f32	s0, s15
 8005e22:	371c      	adds	r7, #28
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr
 8005e2c:	2000006c 	.word	0x2000006c
 8005e30:	200004ec 	.word	0x200004ec
 8005e34:	200004fc 	.word	0x200004fc
 8005e38:	2000009c 	.word	0x2000009c
 8005e3c:	2000050c 	.word	0x2000050c
 8005e40:	2000051c 	.word	0x2000051c

08005e44 <NEURAL_ACTIVATION>:
}*/

/************************************************NEURAL ACTIVATION CALCULATION************************************************/
float na = 0, nat1 = 0, nat2 = 0;

float NEURAL_ACTIVATION(float emg){
 8005e44:	b480      	push	{r7}
 8005e46:	b089      	sub	sp, #36	; 0x24
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	ed87 0a01 	vstr	s0, [r7, #4]
	float gma1 = -0.75, gma2 = -0.125;
 8005e4e:	4b2f      	ldr	r3, [pc, #188]	; (8005f0c <NEURAL_ACTIVATION+0xc8>)
 8005e50:	61fb      	str	r3, [r7, #28]
 8005e52:	f04f 433e 	mov.w	r3, #3187671040	; 0xbe000000
 8005e56:	61bb      	str	r3, [r7, #24]
	float bet1 = gma1 + gma2, bet2 = gma1*gma2, alp = 1 + bet1 + bet2;
 8005e58:	ed97 7a07 	vldr	s14, [r7, #28]
 8005e5c:	edd7 7a06 	vldr	s15, [r7, #24]
 8005e60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e64:	edc7 7a05 	vstr	s15, [r7, #20]
 8005e68:	ed97 7a07 	vldr	s14, [r7, #28]
 8005e6c:	edd7 7a06 	vldr	s15, [r7, #24]
 8005e70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e74:	edc7 7a04 	vstr	s15, [r7, #16]
 8005e78:	edd7 7a05 	vldr	s15, [r7, #20]
 8005e7c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005e80:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005e84:	ed97 7a04 	vldr	s14, [r7, #16]
 8005e88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e8c:	edc7 7a03 	vstr	s15, [r7, #12]

	nat2 = nat1;
 8005e90:	4b1f      	ldr	r3, [pc, #124]	; (8005f10 <NEURAL_ACTIVATION+0xcc>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a1f      	ldr	r2, [pc, #124]	; (8005f14 <NEURAL_ACTIVATION+0xd0>)
 8005e96:	6013      	str	r3, [r2, #0]
	nat1 = na;
 8005e98:	4b1f      	ldr	r3, [pc, #124]	; (8005f18 <NEURAL_ACTIVATION+0xd4>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a1c      	ldr	r2, [pc, #112]	; (8005f10 <NEURAL_ACTIVATION+0xcc>)
 8005e9e:	6013      	str	r3, [r2, #0]
	na = (alp*emg - bet1*nat1 - bet2*nat2)-4;
 8005ea0:	ed97 7a03 	vldr	s14, [r7, #12]
 8005ea4:	edd7 7a01 	vldr	s15, [r7, #4]
 8005ea8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005eac:	4b18      	ldr	r3, [pc, #96]	; (8005f10 <NEURAL_ACTIVATION+0xcc>)
 8005eae:	edd3 6a00 	vldr	s13, [r3]
 8005eb2:	edd7 7a05 	vldr	s15, [r7, #20]
 8005eb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005eba:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005ebe:	4b15      	ldr	r3, [pc, #84]	; (8005f14 <NEURAL_ACTIVATION+0xd0>)
 8005ec0:	edd3 6a00 	vldr	s13, [r3]
 8005ec4:	edd7 7a04 	vldr	s15, [r7, #16]
 8005ec8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ecc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005ed0:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8005ed4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005ed8:	4b0f      	ldr	r3, [pc, #60]	; (8005f18 <NEURAL_ACTIVATION+0xd4>)
 8005eda:	edc3 7a00 	vstr	s15, [r3]
	if(na<0){
 8005ede:	4b0e      	ldr	r3, [pc, #56]	; (8005f18 <NEURAL_ACTIVATION+0xd4>)
 8005ee0:	edd3 7a00 	vldr	s15, [r3]
 8005ee4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005ee8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eec:	d503      	bpl.n	8005ef6 <NEURAL_ACTIVATION+0xb2>
	  na=0;
 8005eee:	4b0a      	ldr	r3, [pc, #40]	; (8005f18 <NEURAL_ACTIVATION+0xd4>)
 8005ef0:	f04f 0200 	mov.w	r2, #0
 8005ef4:	601a      	str	r2, [r3, #0]
	}

	return na;
 8005ef6:	4b08      	ldr	r3, [pc, #32]	; (8005f18 <NEURAL_ACTIVATION+0xd4>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	ee07 3a90 	vmov	s15, r3
}
 8005efe:	eeb0 0a67 	vmov.f32	s0, s15
 8005f02:	3724      	adds	r7, #36	; 0x24
 8005f04:	46bd      	mov	sp, r7
 8005f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0a:	4770      	bx	lr
 8005f0c:	bf400000 	.word	0xbf400000
 8005f10:	20000530 	.word	0x20000530
 8005f14:	20000534 	.word	0x20000534
 8005f18:	2000052c 	.word	0x2000052c

08005f1c <MUSCLE_ACTIVATION>:

/************************************************MUSCLE ACTIVATION CALCULATION************************************************/
float MUSCLE_ACTIVATION(float neural_activation){
 8005f1c:	b5b0      	push	{r4, r5, r7, lr}
 8005f1e:	b086      	sub	sp, #24
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	ed87 0a01 	vstr	s0, [r7, #4]
	float A = -0.03, max_value = 33.81404;
 8005f26:	4b30      	ldr	r3, [pc, #192]	; (8005fe8 <MUSCLE_ACTIVATION+0xcc>)
 8005f28:	617b      	str	r3, [r7, #20]
 8005f2a:	4b30      	ldr	r3, [pc, #192]	; (8005fec <MUSCLE_ACTIVATION+0xd0>)
 8005f2c:	613b      	str	r3, [r7, #16]
	float ma = (exp(A*neural_activation) - 1)/(exp(A) - 1);
 8005f2e:	ed97 7a05 	vldr	s14, [r7, #20]
 8005f32:	edd7 7a01 	vldr	s15, [r7, #4]
 8005f36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f3a:	ee17 0a90 	vmov	r0, s15
 8005f3e:	f7fa fb23 	bl	8000588 <__aeabi_f2d>
 8005f42:	4602      	mov	r2, r0
 8005f44:	460b      	mov	r3, r1
 8005f46:	ec43 2b10 	vmov	d0, r2, r3
 8005f4a:	f002 fd29 	bl	80089a0 <exp>
 8005f4e:	ec51 0b10 	vmov	r0, r1, d0
 8005f52:	f04f 0200 	mov.w	r2, #0
 8005f56:	4b26      	ldr	r3, [pc, #152]	; (8005ff0 <MUSCLE_ACTIVATION+0xd4>)
 8005f58:	f7fa f9b6 	bl	80002c8 <__aeabi_dsub>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	460b      	mov	r3, r1
 8005f60:	4614      	mov	r4, r2
 8005f62:	461d      	mov	r5, r3
 8005f64:	6978      	ldr	r0, [r7, #20]
 8005f66:	f7fa fb0f 	bl	8000588 <__aeabi_f2d>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	460b      	mov	r3, r1
 8005f6e:	ec43 2b10 	vmov	d0, r2, r3
 8005f72:	f002 fd15 	bl	80089a0 <exp>
 8005f76:	ec51 0b10 	vmov	r0, r1, d0
 8005f7a:	f04f 0200 	mov.w	r2, #0
 8005f7e:	4b1c      	ldr	r3, [pc, #112]	; (8005ff0 <MUSCLE_ACTIVATION+0xd4>)
 8005f80:	f7fa f9a2 	bl	80002c8 <__aeabi_dsub>
 8005f84:	4602      	mov	r2, r0
 8005f86:	460b      	mov	r3, r1
 8005f88:	4620      	mov	r0, r4
 8005f8a:	4629      	mov	r1, r5
 8005f8c:	f7fa fc7e 	bl	800088c <__aeabi_ddiv>
 8005f90:	4602      	mov	r2, r0
 8005f92:	460b      	mov	r3, r1
 8005f94:	4610      	mov	r0, r2
 8005f96:	4619      	mov	r1, r3
 8005f98:	f7fa fe26 	bl	8000be8 <__aeabi_d2f>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	60fb      	str	r3, [r7, #12]
	float ma_cal = ma/max_value*100;
 8005fa0:	edd7 6a03 	vldr	s13, [r7, #12]
 8005fa4:	ed97 7a04 	vldr	s14, [r7, #16]
 8005fa8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005fac:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8005ff4 <MUSCLE_ACTIVATION+0xd8>
 8005fb0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005fb4:	edc7 7a02 	vstr	s15, [r7, #8]

	return (int32_t)round(ma_cal);
 8005fb8:	68b8      	ldr	r0, [r7, #8]
 8005fba:	f7fa fae5 	bl	8000588 <__aeabi_f2d>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	460b      	mov	r3, r1
 8005fc2:	ec43 2b10 	vmov	d0, r2, r3
 8005fc6:	f002 fd3f 	bl	8008a48 <round>
 8005fca:	ec53 2b10 	vmov	r2, r3, d0
 8005fce:	4610      	mov	r0, r2
 8005fd0:	4619      	mov	r1, r3
 8005fd2:	f7fa fde1 	bl	8000b98 <__aeabi_d2iz>
 8005fd6:	ee07 0a90 	vmov	s15, r0
 8005fda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8005fde:	eeb0 0a67 	vmov.f32	s0, s15
 8005fe2:	3718      	adds	r7, #24
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bdb0      	pop	{r4, r5, r7, pc}
 8005fe8:	bcf5c28f 	.word	0xbcf5c28f
 8005fec:	42074194 	.word	0x42074194
 8005ff0:	3ff00000 	.word	0x3ff00000
 8005ff4:	42c80000 	.word	0x42c80000

08005ff8 <__cvt>:
 8005ff8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ffc:	ec55 4b10 	vmov	r4, r5, d0
 8006000:	2d00      	cmp	r5, #0
 8006002:	460e      	mov	r6, r1
 8006004:	4619      	mov	r1, r3
 8006006:	462b      	mov	r3, r5
 8006008:	bfbb      	ittet	lt
 800600a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800600e:	461d      	movlt	r5, r3
 8006010:	2300      	movge	r3, #0
 8006012:	232d      	movlt	r3, #45	; 0x2d
 8006014:	700b      	strb	r3, [r1, #0]
 8006016:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006018:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800601c:	4691      	mov	r9, r2
 800601e:	f023 0820 	bic.w	r8, r3, #32
 8006022:	bfbc      	itt	lt
 8006024:	4622      	movlt	r2, r4
 8006026:	4614      	movlt	r4, r2
 8006028:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800602c:	d005      	beq.n	800603a <__cvt+0x42>
 800602e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006032:	d100      	bne.n	8006036 <__cvt+0x3e>
 8006034:	3601      	adds	r6, #1
 8006036:	2102      	movs	r1, #2
 8006038:	e000      	b.n	800603c <__cvt+0x44>
 800603a:	2103      	movs	r1, #3
 800603c:	ab03      	add	r3, sp, #12
 800603e:	9301      	str	r3, [sp, #4]
 8006040:	ab02      	add	r3, sp, #8
 8006042:	9300      	str	r3, [sp, #0]
 8006044:	ec45 4b10 	vmov	d0, r4, r5
 8006048:	4653      	mov	r3, sl
 800604a:	4632      	mov	r2, r6
 800604c:	f000 fe5c 	bl	8006d08 <_dtoa_r>
 8006050:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006054:	4607      	mov	r7, r0
 8006056:	d102      	bne.n	800605e <__cvt+0x66>
 8006058:	f019 0f01 	tst.w	r9, #1
 800605c:	d022      	beq.n	80060a4 <__cvt+0xac>
 800605e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006062:	eb07 0906 	add.w	r9, r7, r6
 8006066:	d110      	bne.n	800608a <__cvt+0x92>
 8006068:	783b      	ldrb	r3, [r7, #0]
 800606a:	2b30      	cmp	r3, #48	; 0x30
 800606c:	d10a      	bne.n	8006084 <__cvt+0x8c>
 800606e:	2200      	movs	r2, #0
 8006070:	2300      	movs	r3, #0
 8006072:	4620      	mov	r0, r4
 8006074:	4629      	mov	r1, r5
 8006076:	f7fa fd47 	bl	8000b08 <__aeabi_dcmpeq>
 800607a:	b918      	cbnz	r0, 8006084 <__cvt+0x8c>
 800607c:	f1c6 0601 	rsb	r6, r6, #1
 8006080:	f8ca 6000 	str.w	r6, [sl]
 8006084:	f8da 3000 	ldr.w	r3, [sl]
 8006088:	4499      	add	r9, r3
 800608a:	2200      	movs	r2, #0
 800608c:	2300      	movs	r3, #0
 800608e:	4620      	mov	r0, r4
 8006090:	4629      	mov	r1, r5
 8006092:	f7fa fd39 	bl	8000b08 <__aeabi_dcmpeq>
 8006096:	b108      	cbz	r0, 800609c <__cvt+0xa4>
 8006098:	f8cd 900c 	str.w	r9, [sp, #12]
 800609c:	2230      	movs	r2, #48	; 0x30
 800609e:	9b03      	ldr	r3, [sp, #12]
 80060a0:	454b      	cmp	r3, r9
 80060a2:	d307      	bcc.n	80060b4 <__cvt+0xbc>
 80060a4:	9b03      	ldr	r3, [sp, #12]
 80060a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80060a8:	1bdb      	subs	r3, r3, r7
 80060aa:	4638      	mov	r0, r7
 80060ac:	6013      	str	r3, [r2, #0]
 80060ae:	b004      	add	sp, #16
 80060b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060b4:	1c59      	adds	r1, r3, #1
 80060b6:	9103      	str	r1, [sp, #12]
 80060b8:	701a      	strb	r2, [r3, #0]
 80060ba:	e7f0      	b.n	800609e <__cvt+0xa6>

080060bc <__exponent>:
 80060bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060be:	4603      	mov	r3, r0
 80060c0:	2900      	cmp	r1, #0
 80060c2:	bfb8      	it	lt
 80060c4:	4249      	neglt	r1, r1
 80060c6:	f803 2b02 	strb.w	r2, [r3], #2
 80060ca:	bfb4      	ite	lt
 80060cc:	222d      	movlt	r2, #45	; 0x2d
 80060ce:	222b      	movge	r2, #43	; 0x2b
 80060d0:	2909      	cmp	r1, #9
 80060d2:	7042      	strb	r2, [r0, #1]
 80060d4:	dd2a      	ble.n	800612c <__exponent+0x70>
 80060d6:	f10d 0207 	add.w	r2, sp, #7
 80060da:	4617      	mov	r7, r2
 80060dc:	260a      	movs	r6, #10
 80060de:	4694      	mov	ip, r2
 80060e0:	fb91 f5f6 	sdiv	r5, r1, r6
 80060e4:	fb06 1415 	mls	r4, r6, r5, r1
 80060e8:	3430      	adds	r4, #48	; 0x30
 80060ea:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80060ee:	460c      	mov	r4, r1
 80060f0:	2c63      	cmp	r4, #99	; 0x63
 80060f2:	f102 32ff 	add.w	r2, r2, #4294967295
 80060f6:	4629      	mov	r1, r5
 80060f8:	dcf1      	bgt.n	80060de <__exponent+0x22>
 80060fa:	3130      	adds	r1, #48	; 0x30
 80060fc:	f1ac 0402 	sub.w	r4, ip, #2
 8006100:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006104:	1c41      	adds	r1, r0, #1
 8006106:	4622      	mov	r2, r4
 8006108:	42ba      	cmp	r2, r7
 800610a:	d30a      	bcc.n	8006122 <__exponent+0x66>
 800610c:	f10d 0209 	add.w	r2, sp, #9
 8006110:	eba2 020c 	sub.w	r2, r2, ip
 8006114:	42bc      	cmp	r4, r7
 8006116:	bf88      	it	hi
 8006118:	2200      	movhi	r2, #0
 800611a:	4413      	add	r3, r2
 800611c:	1a18      	subs	r0, r3, r0
 800611e:	b003      	add	sp, #12
 8006120:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006122:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006126:	f801 5f01 	strb.w	r5, [r1, #1]!
 800612a:	e7ed      	b.n	8006108 <__exponent+0x4c>
 800612c:	2330      	movs	r3, #48	; 0x30
 800612e:	3130      	adds	r1, #48	; 0x30
 8006130:	7083      	strb	r3, [r0, #2]
 8006132:	70c1      	strb	r1, [r0, #3]
 8006134:	1d03      	adds	r3, r0, #4
 8006136:	e7f1      	b.n	800611c <__exponent+0x60>

08006138 <_printf_float>:
 8006138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800613c:	ed2d 8b02 	vpush	{d8}
 8006140:	b08d      	sub	sp, #52	; 0x34
 8006142:	460c      	mov	r4, r1
 8006144:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006148:	4616      	mov	r6, r2
 800614a:	461f      	mov	r7, r3
 800614c:	4605      	mov	r5, r0
 800614e:	f000 fcd9 	bl	8006b04 <_localeconv_r>
 8006152:	f8d0 a000 	ldr.w	sl, [r0]
 8006156:	4650      	mov	r0, sl
 8006158:	f7fa f8aa 	bl	80002b0 <strlen>
 800615c:	2300      	movs	r3, #0
 800615e:	930a      	str	r3, [sp, #40]	; 0x28
 8006160:	6823      	ldr	r3, [r4, #0]
 8006162:	9305      	str	r3, [sp, #20]
 8006164:	f8d8 3000 	ldr.w	r3, [r8]
 8006168:	f894 b018 	ldrb.w	fp, [r4, #24]
 800616c:	3307      	adds	r3, #7
 800616e:	f023 0307 	bic.w	r3, r3, #7
 8006172:	f103 0208 	add.w	r2, r3, #8
 8006176:	f8c8 2000 	str.w	r2, [r8]
 800617a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800617e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006182:	9307      	str	r3, [sp, #28]
 8006184:	f8cd 8018 	str.w	r8, [sp, #24]
 8006188:	ee08 0a10 	vmov	s16, r0
 800618c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006190:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006194:	4b9e      	ldr	r3, [pc, #632]	; (8006410 <_printf_float+0x2d8>)
 8006196:	f04f 32ff 	mov.w	r2, #4294967295
 800619a:	f7fa fce7 	bl	8000b6c <__aeabi_dcmpun>
 800619e:	bb88      	cbnz	r0, 8006204 <_printf_float+0xcc>
 80061a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80061a4:	4b9a      	ldr	r3, [pc, #616]	; (8006410 <_printf_float+0x2d8>)
 80061a6:	f04f 32ff 	mov.w	r2, #4294967295
 80061aa:	f7fa fcc1 	bl	8000b30 <__aeabi_dcmple>
 80061ae:	bb48      	cbnz	r0, 8006204 <_printf_float+0xcc>
 80061b0:	2200      	movs	r2, #0
 80061b2:	2300      	movs	r3, #0
 80061b4:	4640      	mov	r0, r8
 80061b6:	4649      	mov	r1, r9
 80061b8:	f7fa fcb0 	bl	8000b1c <__aeabi_dcmplt>
 80061bc:	b110      	cbz	r0, 80061c4 <_printf_float+0x8c>
 80061be:	232d      	movs	r3, #45	; 0x2d
 80061c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061c4:	4a93      	ldr	r2, [pc, #588]	; (8006414 <_printf_float+0x2dc>)
 80061c6:	4b94      	ldr	r3, [pc, #592]	; (8006418 <_printf_float+0x2e0>)
 80061c8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80061cc:	bf94      	ite	ls
 80061ce:	4690      	movls	r8, r2
 80061d0:	4698      	movhi	r8, r3
 80061d2:	2303      	movs	r3, #3
 80061d4:	6123      	str	r3, [r4, #16]
 80061d6:	9b05      	ldr	r3, [sp, #20]
 80061d8:	f023 0304 	bic.w	r3, r3, #4
 80061dc:	6023      	str	r3, [r4, #0]
 80061de:	f04f 0900 	mov.w	r9, #0
 80061e2:	9700      	str	r7, [sp, #0]
 80061e4:	4633      	mov	r3, r6
 80061e6:	aa0b      	add	r2, sp, #44	; 0x2c
 80061e8:	4621      	mov	r1, r4
 80061ea:	4628      	mov	r0, r5
 80061ec:	f000 f9da 	bl	80065a4 <_printf_common>
 80061f0:	3001      	adds	r0, #1
 80061f2:	f040 8090 	bne.w	8006316 <_printf_float+0x1de>
 80061f6:	f04f 30ff 	mov.w	r0, #4294967295
 80061fa:	b00d      	add	sp, #52	; 0x34
 80061fc:	ecbd 8b02 	vpop	{d8}
 8006200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006204:	4642      	mov	r2, r8
 8006206:	464b      	mov	r3, r9
 8006208:	4640      	mov	r0, r8
 800620a:	4649      	mov	r1, r9
 800620c:	f7fa fcae 	bl	8000b6c <__aeabi_dcmpun>
 8006210:	b140      	cbz	r0, 8006224 <_printf_float+0xec>
 8006212:	464b      	mov	r3, r9
 8006214:	2b00      	cmp	r3, #0
 8006216:	bfbc      	itt	lt
 8006218:	232d      	movlt	r3, #45	; 0x2d
 800621a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800621e:	4a7f      	ldr	r2, [pc, #508]	; (800641c <_printf_float+0x2e4>)
 8006220:	4b7f      	ldr	r3, [pc, #508]	; (8006420 <_printf_float+0x2e8>)
 8006222:	e7d1      	b.n	80061c8 <_printf_float+0x90>
 8006224:	6863      	ldr	r3, [r4, #4]
 8006226:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800622a:	9206      	str	r2, [sp, #24]
 800622c:	1c5a      	adds	r2, r3, #1
 800622e:	d13f      	bne.n	80062b0 <_printf_float+0x178>
 8006230:	2306      	movs	r3, #6
 8006232:	6063      	str	r3, [r4, #4]
 8006234:	9b05      	ldr	r3, [sp, #20]
 8006236:	6861      	ldr	r1, [r4, #4]
 8006238:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800623c:	2300      	movs	r3, #0
 800623e:	9303      	str	r3, [sp, #12]
 8006240:	ab0a      	add	r3, sp, #40	; 0x28
 8006242:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006246:	ab09      	add	r3, sp, #36	; 0x24
 8006248:	ec49 8b10 	vmov	d0, r8, r9
 800624c:	9300      	str	r3, [sp, #0]
 800624e:	6022      	str	r2, [r4, #0]
 8006250:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006254:	4628      	mov	r0, r5
 8006256:	f7ff fecf 	bl	8005ff8 <__cvt>
 800625a:	9b06      	ldr	r3, [sp, #24]
 800625c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800625e:	2b47      	cmp	r3, #71	; 0x47
 8006260:	4680      	mov	r8, r0
 8006262:	d108      	bne.n	8006276 <_printf_float+0x13e>
 8006264:	1cc8      	adds	r0, r1, #3
 8006266:	db02      	blt.n	800626e <_printf_float+0x136>
 8006268:	6863      	ldr	r3, [r4, #4]
 800626a:	4299      	cmp	r1, r3
 800626c:	dd41      	ble.n	80062f2 <_printf_float+0x1ba>
 800626e:	f1ab 0302 	sub.w	r3, fp, #2
 8006272:	fa5f fb83 	uxtb.w	fp, r3
 8006276:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800627a:	d820      	bhi.n	80062be <_printf_float+0x186>
 800627c:	3901      	subs	r1, #1
 800627e:	465a      	mov	r2, fp
 8006280:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006284:	9109      	str	r1, [sp, #36]	; 0x24
 8006286:	f7ff ff19 	bl	80060bc <__exponent>
 800628a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800628c:	1813      	adds	r3, r2, r0
 800628e:	2a01      	cmp	r2, #1
 8006290:	4681      	mov	r9, r0
 8006292:	6123      	str	r3, [r4, #16]
 8006294:	dc02      	bgt.n	800629c <_printf_float+0x164>
 8006296:	6822      	ldr	r2, [r4, #0]
 8006298:	07d2      	lsls	r2, r2, #31
 800629a:	d501      	bpl.n	80062a0 <_printf_float+0x168>
 800629c:	3301      	adds	r3, #1
 800629e:	6123      	str	r3, [r4, #16]
 80062a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d09c      	beq.n	80061e2 <_printf_float+0xaa>
 80062a8:	232d      	movs	r3, #45	; 0x2d
 80062aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062ae:	e798      	b.n	80061e2 <_printf_float+0xaa>
 80062b0:	9a06      	ldr	r2, [sp, #24]
 80062b2:	2a47      	cmp	r2, #71	; 0x47
 80062b4:	d1be      	bne.n	8006234 <_printf_float+0xfc>
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d1bc      	bne.n	8006234 <_printf_float+0xfc>
 80062ba:	2301      	movs	r3, #1
 80062bc:	e7b9      	b.n	8006232 <_printf_float+0xfa>
 80062be:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80062c2:	d118      	bne.n	80062f6 <_printf_float+0x1be>
 80062c4:	2900      	cmp	r1, #0
 80062c6:	6863      	ldr	r3, [r4, #4]
 80062c8:	dd0b      	ble.n	80062e2 <_printf_float+0x1aa>
 80062ca:	6121      	str	r1, [r4, #16]
 80062cc:	b913      	cbnz	r3, 80062d4 <_printf_float+0x19c>
 80062ce:	6822      	ldr	r2, [r4, #0]
 80062d0:	07d0      	lsls	r0, r2, #31
 80062d2:	d502      	bpl.n	80062da <_printf_float+0x1a2>
 80062d4:	3301      	adds	r3, #1
 80062d6:	440b      	add	r3, r1
 80062d8:	6123      	str	r3, [r4, #16]
 80062da:	65a1      	str	r1, [r4, #88]	; 0x58
 80062dc:	f04f 0900 	mov.w	r9, #0
 80062e0:	e7de      	b.n	80062a0 <_printf_float+0x168>
 80062e2:	b913      	cbnz	r3, 80062ea <_printf_float+0x1b2>
 80062e4:	6822      	ldr	r2, [r4, #0]
 80062e6:	07d2      	lsls	r2, r2, #31
 80062e8:	d501      	bpl.n	80062ee <_printf_float+0x1b6>
 80062ea:	3302      	adds	r3, #2
 80062ec:	e7f4      	b.n	80062d8 <_printf_float+0x1a0>
 80062ee:	2301      	movs	r3, #1
 80062f0:	e7f2      	b.n	80062d8 <_printf_float+0x1a0>
 80062f2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80062f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062f8:	4299      	cmp	r1, r3
 80062fa:	db05      	blt.n	8006308 <_printf_float+0x1d0>
 80062fc:	6823      	ldr	r3, [r4, #0]
 80062fe:	6121      	str	r1, [r4, #16]
 8006300:	07d8      	lsls	r0, r3, #31
 8006302:	d5ea      	bpl.n	80062da <_printf_float+0x1a2>
 8006304:	1c4b      	adds	r3, r1, #1
 8006306:	e7e7      	b.n	80062d8 <_printf_float+0x1a0>
 8006308:	2900      	cmp	r1, #0
 800630a:	bfd4      	ite	le
 800630c:	f1c1 0202 	rsble	r2, r1, #2
 8006310:	2201      	movgt	r2, #1
 8006312:	4413      	add	r3, r2
 8006314:	e7e0      	b.n	80062d8 <_printf_float+0x1a0>
 8006316:	6823      	ldr	r3, [r4, #0]
 8006318:	055a      	lsls	r2, r3, #21
 800631a:	d407      	bmi.n	800632c <_printf_float+0x1f4>
 800631c:	6923      	ldr	r3, [r4, #16]
 800631e:	4642      	mov	r2, r8
 8006320:	4631      	mov	r1, r6
 8006322:	4628      	mov	r0, r5
 8006324:	47b8      	blx	r7
 8006326:	3001      	adds	r0, #1
 8006328:	d12c      	bne.n	8006384 <_printf_float+0x24c>
 800632a:	e764      	b.n	80061f6 <_printf_float+0xbe>
 800632c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006330:	f240 80e0 	bls.w	80064f4 <_printf_float+0x3bc>
 8006334:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006338:	2200      	movs	r2, #0
 800633a:	2300      	movs	r3, #0
 800633c:	f7fa fbe4 	bl	8000b08 <__aeabi_dcmpeq>
 8006340:	2800      	cmp	r0, #0
 8006342:	d034      	beq.n	80063ae <_printf_float+0x276>
 8006344:	4a37      	ldr	r2, [pc, #220]	; (8006424 <_printf_float+0x2ec>)
 8006346:	2301      	movs	r3, #1
 8006348:	4631      	mov	r1, r6
 800634a:	4628      	mov	r0, r5
 800634c:	47b8      	blx	r7
 800634e:	3001      	adds	r0, #1
 8006350:	f43f af51 	beq.w	80061f6 <_printf_float+0xbe>
 8006354:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006358:	429a      	cmp	r2, r3
 800635a:	db02      	blt.n	8006362 <_printf_float+0x22a>
 800635c:	6823      	ldr	r3, [r4, #0]
 800635e:	07d8      	lsls	r0, r3, #31
 8006360:	d510      	bpl.n	8006384 <_printf_float+0x24c>
 8006362:	ee18 3a10 	vmov	r3, s16
 8006366:	4652      	mov	r2, sl
 8006368:	4631      	mov	r1, r6
 800636a:	4628      	mov	r0, r5
 800636c:	47b8      	blx	r7
 800636e:	3001      	adds	r0, #1
 8006370:	f43f af41 	beq.w	80061f6 <_printf_float+0xbe>
 8006374:	f04f 0800 	mov.w	r8, #0
 8006378:	f104 091a 	add.w	r9, r4, #26
 800637c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800637e:	3b01      	subs	r3, #1
 8006380:	4543      	cmp	r3, r8
 8006382:	dc09      	bgt.n	8006398 <_printf_float+0x260>
 8006384:	6823      	ldr	r3, [r4, #0]
 8006386:	079b      	lsls	r3, r3, #30
 8006388:	f100 8107 	bmi.w	800659a <_printf_float+0x462>
 800638c:	68e0      	ldr	r0, [r4, #12]
 800638e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006390:	4298      	cmp	r0, r3
 8006392:	bfb8      	it	lt
 8006394:	4618      	movlt	r0, r3
 8006396:	e730      	b.n	80061fa <_printf_float+0xc2>
 8006398:	2301      	movs	r3, #1
 800639a:	464a      	mov	r2, r9
 800639c:	4631      	mov	r1, r6
 800639e:	4628      	mov	r0, r5
 80063a0:	47b8      	blx	r7
 80063a2:	3001      	adds	r0, #1
 80063a4:	f43f af27 	beq.w	80061f6 <_printf_float+0xbe>
 80063a8:	f108 0801 	add.w	r8, r8, #1
 80063ac:	e7e6      	b.n	800637c <_printf_float+0x244>
 80063ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	dc39      	bgt.n	8006428 <_printf_float+0x2f0>
 80063b4:	4a1b      	ldr	r2, [pc, #108]	; (8006424 <_printf_float+0x2ec>)
 80063b6:	2301      	movs	r3, #1
 80063b8:	4631      	mov	r1, r6
 80063ba:	4628      	mov	r0, r5
 80063bc:	47b8      	blx	r7
 80063be:	3001      	adds	r0, #1
 80063c0:	f43f af19 	beq.w	80061f6 <_printf_float+0xbe>
 80063c4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80063c8:	4313      	orrs	r3, r2
 80063ca:	d102      	bne.n	80063d2 <_printf_float+0x29a>
 80063cc:	6823      	ldr	r3, [r4, #0]
 80063ce:	07d9      	lsls	r1, r3, #31
 80063d0:	d5d8      	bpl.n	8006384 <_printf_float+0x24c>
 80063d2:	ee18 3a10 	vmov	r3, s16
 80063d6:	4652      	mov	r2, sl
 80063d8:	4631      	mov	r1, r6
 80063da:	4628      	mov	r0, r5
 80063dc:	47b8      	blx	r7
 80063de:	3001      	adds	r0, #1
 80063e0:	f43f af09 	beq.w	80061f6 <_printf_float+0xbe>
 80063e4:	f04f 0900 	mov.w	r9, #0
 80063e8:	f104 0a1a 	add.w	sl, r4, #26
 80063ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063ee:	425b      	negs	r3, r3
 80063f0:	454b      	cmp	r3, r9
 80063f2:	dc01      	bgt.n	80063f8 <_printf_float+0x2c0>
 80063f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063f6:	e792      	b.n	800631e <_printf_float+0x1e6>
 80063f8:	2301      	movs	r3, #1
 80063fa:	4652      	mov	r2, sl
 80063fc:	4631      	mov	r1, r6
 80063fe:	4628      	mov	r0, r5
 8006400:	47b8      	blx	r7
 8006402:	3001      	adds	r0, #1
 8006404:	f43f aef7 	beq.w	80061f6 <_printf_float+0xbe>
 8006408:	f109 0901 	add.w	r9, r9, #1
 800640c:	e7ee      	b.n	80063ec <_printf_float+0x2b4>
 800640e:	bf00      	nop
 8006410:	7fefffff 	.word	0x7fefffff
 8006414:	08008e80 	.word	0x08008e80
 8006418:	08008e84 	.word	0x08008e84
 800641c:	08008e88 	.word	0x08008e88
 8006420:	08008e8c 	.word	0x08008e8c
 8006424:	08008e90 	.word	0x08008e90
 8006428:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800642a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800642c:	429a      	cmp	r2, r3
 800642e:	bfa8      	it	ge
 8006430:	461a      	movge	r2, r3
 8006432:	2a00      	cmp	r2, #0
 8006434:	4691      	mov	r9, r2
 8006436:	dc37      	bgt.n	80064a8 <_printf_float+0x370>
 8006438:	f04f 0b00 	mov.w	fp, #0
 800643c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006440:	f104 021a 	add.w	r2, r4, #26
 8006444:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006446:	9305      	str	r3, [sp, #20]
 8006448:	eba3 0309 	sub.w	r3, r3, r9
 800644c:	455b      	cmp	r3, fp
 800644e:	dc33      	bgt.n	80064b8 <_printf_float+0x380>
 8006450:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006454:	429a      	cmp	r2, r3
 8006456:	db3b      	blt.n	80064d0 <_printf_float+0x398>
 8006458:	6823      	ldr	r3, [r4, #0]
 800645a:	07da      	lsls	r2, r3, #31
 800645c:	d438      	bmi.n	80064d0 <_printf_float+0x398>
 800645e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006462:	eba2 0903 	sub.w	r9, r2, r3
 8006466:	9b05      	ldr	r3, [sp, #20]
 8006468:	1ad2      	subs	r2, r2, r3
 800646a:	4591      	cmp	r9, r2
 800646c:	bfa8      	it	ge
 800646e:	4691      	movge	r9, r2
 8006470:	f1b9 0f00 	cmp.w	r9, #0
 8006474:	dc35      	bgt.n	80064e2 <_printf_float+0x3aa>
 8006476:	f04f 0800 	mov.w	r8, #0
 800647a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800647e:	f104 0a1a 	add.w	sl, r4, #26
 8006482:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006486:	1a9b      	subs	r3, r3, r2
 8006488:	eba3 0309 	sub.w	r3, r3, r9
 800648c:	4543      	cmp	r3, r8
 800648e:	f77f af79 	ble.w	8006384 <_printf_float+0x24c>
 8006492:	2301      	movs	r3, #1
 8006494:	4652      	mov	r2, sl
 8006496:	4631      	mov	r1, r6
 8006498:	4628      	mov	r0, r5
 800649a:	47b8      	blx	r7
 800649c:	3001      	adds	r0, #1
 800649e:	f43f aeaa 	beq.w	80061f6 <_printf_float+0xbe>
 80064a2:	f108 0801 	add.w	r8, r8, #1
 80064a6:	e7ec      	b.n	8006482 <_printf_float+0x34a>
 80064a8:	4613      	mov	r3, r2
 80064aa:	4631      	mov	r1, r6
 80064ac:	4642      	mov	r2, r8
 80064ae:	4628      	mov	r0, r5
 80064b0:	47b8      	blx	r7
 80064b2:	3001      	adds	r0, #1
 80064b4:	d1c0      	bne.n	8006438 <_printf_float+0x300>
 80064b6:	e69e      	b.n	80061f6 <_printf_float+0xbe>
 80064b8:	2301      	movs	r3, #1
 80064ba:	4631      	mov	r1, r6
 80064bc:	4628      	mov	r0, r5
 80064be:	9205      	str	r2, [sp, #20]
 80064c0:	47b8      	blx	r7
 80064c2:	3001      	adds	r0, #1
 80064c4:	f43f ae97 	beq.w	80061f6 <_printf_float+0xbe>
 80064c8:	9a05      	ldr	r2, [sp, #20]
 80064ca:	f10b 0b01 	add.w	fp, fp, #1
 80064ce:	e7b9      	b.n	8006444 <_printf_float+0x30c>
 80064d0:	ee18 3a10 	vmov	r3, s16
 80064d4:	4652      	mov	r2, sl
 80064d6:	4631      	mov	r1, r6
 80064d8:	4628      	mov	r0, r5
 80064da:	47b8      	blx	r7
 80064dc:	3001      	adds	r0, #1
 80064de:	d1be      	bne.n	800645e <_printf_float+0x326>
 80064e0:	e689      	b.n	80061f6 <_printf_float+0xbe>
 80064e2:	9a05      	ldr	r2, [sp, #20]
 80064e4:	464b      	mov	r3, r9
 80064e6:	4442      	add	r2, r8
 80064e8:	4631      	mov	r1, r6
 80064ea:	4628      	mov	r0, r5
 80064ec:	47b8      	blx	r7
 80064ee:	3001      	adds	r0, #1
 80064f0:	d1c1      	bne.n	8006476 <_printf_float+0x33e>
 80064f2:	e680      	b.n	80061f6 <_printf_float+0xbe>
 80064f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064f6:	2a01      	cmp	r2, #1
 80064f8:	dc01      	bgt.n	80064fe <_printf_float+0x3c6>
 80064fa:	07db      	lsls	r3, r3, #31
 80064fc:	d53a      	bpl.n	8006574 <_printf_float+0x43c>
 80064fe:	2301      	movs	r3, #1
 8006500:	4642      	mov	r2, r8
 8006502:	4631      	mov	r1, r6
 8006504:	4628      	mov	r0, r5
 8006506:	47b8      	blx	r7
 8006508:	3001      	adds	r0, #1
 800650a:	f43f ae74 	beq.w	80061f6 <_printf_float+0xbe>
 800650e:	ee18 3a10 	vmov	r3, s16
 8006512:	4652      	mov	r2, sl
 8006514:	4631      	mov	r1, r6
 8006516:	4628      	mov	r0, r5
 8006518:	47b8      	blx	r7
 800651a:	3001      	adds	r0, #1
 800651c:	f43f ae6b 	beq.w	80061f6 <_printf_float+0xbe>
 8006520:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006524:	2200      	movs	r2, #0
 8006526:	2300      	movs	r3, #0
 8006528:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800652c:	f7fa faec 	bl	8000b08 <__aeabi_dcmpeq>
 8006530:	b9d8      	cbnz	r0, 800656a <_printf_float+0x432>
 8006532:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006536:	f108 0201 	add.w	r2, r8, #1
 800653a:	4631      	mov	r1, r6
 800653c:	4628      	mov	r0, r5
 800653e:	47b8      	blx	r7
 8006540:	3001      	adds	r0, #1
 8006542:	d10e      	bne.n	8006562 <_printf_float+0x42a>
 8006544:	e657      	b.n	80061f6 <_printf_float+0xbe>
 8006546:	2301      	movs	r3, #1
 8006548:	4652      	mov	r2, sl
 800654a:	4631      	mov	r1, r6
 800654c:	4628      	mov	r0, r5
 800654e:	47b8      	blx	r7
 8006550:	3001      	adds	r0, #1
 8006552:	f43f ae50 	beq.w	80061f6 <_printf_float+0xbe>
 8006556:	f108 0801 	add.w	r8, r8, #1
 800655a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800655c:	3b01      	subs	r3, #1
 800655e:	4543      	cmp	r3, r8
 8006560:	dcf1      	bgt.n	8006546 <_printf_float+0x40e>
 8006562:	464b      	mov	r3, r9
 8006564:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006568:	e6da      	b.n	8006320 <_printf_float+0x1e8>
 800656a:	f04f 0800 	mov.w	r8, #0
 800656e:	f104 0a1a 	add.w	sl, r4, #26
 8006572:	e7f2      	b.n	800655a <_printf_float+0x422>
 8006574:	2301      	movs	r3, #1
 8006576:	4642      	mov	r2, r8
 8006578:	e7df      	b.n	800653a <_printf_float+0x402>
 800657a:	2301      	movs	r3, #1
 800657c:	464a      	mov	r2, r9
 800657e:	4631      	mov	r1, r6
 8006580:	4628      	mov	r0, r5
 8006582:	47b8      	blx	r7
 8006584:	3001      	adds	r0, #1
 8006586:	f43f ae36 	beq.w	80061f6 <_printf_float+0xbe>
 800658a:	f108 0801 	add.w	r8, r8, #1
 800658e:	68e3      	ldr	r3, [r4, #12]
 8006590:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006592:	1a5b      	subs	r3, r3, r1
 8006594:	4543      	cmp	r3, r8
 8006596:	dcf0      	bgt.n	800657a <_printf_float+0x442>
 8006598:	e6f8      	b.n	800638c <_printf_float+0x254>
 800659a:	f04f 0800 	mov.w	r8, #0
 800659e:	f104 0919 	add.w	r9, r4, #25
 80065a2:	e7f4      	b.n	800658e <_printf_float+0x456>

080065a4 <_printf_common>:
 80065a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065a8:	4616      	mov	r6, r2
 80065aa:	4699      	mov	r9, r3
 80065ac:	688a      	ldr	r2, [r1, #8]
 80065ae:	690b      	ldr	r3, [r1, #16]
 80065b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80065b4:	4293      	cmp	r3, r2
 80065b6:	bfb8      	it	lt
 80065b8:	4613      	movlt	r3, r2
 80065ba:	6033      	str	r3, [r6, #0]
 80065bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80065c0:	4607      	mov	r7, r0
 80065c2:	460c      	mov	r4, r1
 80065c4:	b10a      	cbz	r2, 80065ca <_printf_common+0x26>
 80065c6:	3301      	adds	r3, #1
 80065c8:	6033      	str	r3, [r6, #0]
 80065ca:	6823      	ldr	r3, [r4, #0]
 80065cc:	0699      	lsls	r1, r3, #26
 80065ce:	bf42      	ittt	mi
 80065d0:	6833      	ldrmi	r3, [r6, #0]
 80065d2:	3302      	addmi	r3, #2
 80065d4:	6033      	strmi	r3, [r6, #0]
 80065d6:	6825      	ldr	r5, [r4, #0]
 80065d8:	f015 0506 	ands.w	r5, r5, #6
 80065dc:	d106      	bne.n	80065ec <_printf_common+0x48>
 80065de:	f104 0a19 	add.w	sl, r4, #25
 80065e2:	68e3      	ldr	r3, [r4, #12]
 80065e4:	6832      	ldr	r2, [r6, #0]
 80065e6:	1a9b      	subs	r3, r3, r2
 80065e8:	42ab      	cmp	r3, r5
 80065ea:	dc26      	bgt.n	800663a <_printf_common+0x96>
 80065ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80065f0:	1e13      	subs	r3, r2, #0
 80065f2:	6822      	ldr	r2, [r4, #0]
 80065f4:	bf18      	it	ne
 80065f6:	2301      	movne	r3, #1
 80065f8:	0692      	lsls	r2, r2, #26
 80065fa:	d42b      	bmi.n	8006654 <_printf_common+0xb0>
 80065fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006600:	4649      	mov	r1, r9
 8006602:	4638      	mov	r0, r7
 8006604:	47c0      	blx	r8
 8006606:	3001      	adds	r0, #1
 8006608:	d01e      	beq.n	8006648 <_printf_common+0xa4>
 800660a:	6823      	ldr	r3, [r4, #0]
 800660c:	6922      	ldr	r2, [r4, #16]
 800660e:	f003 0306 	and.w	r3, r3, #6
 8006612:	2b04      	cmp	r3, #4
 8006614:	bf02      	ittt	eq
 8006616:	68e5      	ldreq	r5, [r4, #12]
 8006618:	6833      	ldreq	r3, [r6, #0]
 800661a:	1aed      	subeq	r5, r5, r3
 800661c:	68a3      	ldr	r3, [r4, #8]
 800661e:	bf0c      	ite	eq
 8006620:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006624:	2500      	movne	r5, #0
 8006626:	4293      	cmp	r3, r2
 8006628:	bfc4      	itt	gt
 800662a:	1a9b      	subgt	r3, r3, r2
 800662c:	18ed      	addgt	r5, r5, r3
 800662e:	2600      	movs	r6, #0
 8006630:	341a      	adds	r4, #26
 8006632:	42b5      	cmp	r5, r6
 8006634:	d11a      	bne.n	800666c <_printf_common+0xc8>
 8006636:	2000      	movs	r0, #0
 8006638:	e008      	b.n	800664c <_printf_common+0xa8>
 800663a:	2301      	movs	r3, #1
 800663c:	4652      	mov	r2, sl
 800663e:	4649      	mov	r1, r9
 8006640:	4638      	mov	r0, r7
 8006642:	47c0      	blx	r8
 8006644:	3001      	adds	r0, #1
 8006646:	d103      	bne.n	8006650 <_printf_common+0xac>
 8006648:	f04f 30ff 	mov.w	r0, #4294967295
 800664c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006650:	3501      	adds	r5, #1
 8006652:	e7c6      	b.n	80065e2 <_printf_common+0x3e>
 8006654:	18e1      	adds	r1, r4, r3
 8006656:	1c5a      	adds	r2, r3, #1
 8006658:	2030      	movs	r0, #48	; 0x30
 800665a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800665e:	4422      	add	r2, r4
 8006660:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006664:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006668:	3302      	adds	r3, #2
 800666a:	e7c7      	b.n	80065fc <_printf_common+0x58>
 800666c:	2301      	movs	r3, #1
 800666e:	4622      	mov	r2, r4
 8006670:	4649      	mov	r1, r9
 8006672:	4638      	mov	r0, r7
 8006674:	47c0      	blx	r8
 8006676:	3001      	adds	r0, #1
 8006678:	d0e6      	beq.n	8006648 <_printf_common+0xa4>
 800667a:	3601      	adds	r6, #1
 800667c:	e7d9      	b.n	8006632 <_printf_common+0x8e>
	...

08006680 <_printf_i>:
 8006680:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006684:	7e0f      	ldrb	r7, [r1, #24]
 8006686:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006688:	2f78      	cmp	r7, #120	; 0x78
 800668a:	4691      	mov	r9, r2
 800668c:	4680      	mov	r8, r0
 800668e:	460c      	mov	r4, r1
 8006690:	469a      	mov	sl, r3
 8006692:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006696:	d807      	bhi.n	80066a8 <_printf_i+0x28>
 8006698:	2f62      	cmp	r7, #98	; 0x62
 800669a:	d80a      	bhi.n	80066b2 <_printf_i+0x32>
 800669c:	2f00      	cmp	r7, #0
 800669e:	f000 80d4 	beq.w	800684a <_printf_i+0x1ca>
 80066a2:	2f58      	cmp	r7, #88	; 0x58
 80066a4:	f000 80c0 	beq.w	8006828 <_printf_i+0x1a8>
 80066a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80066ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80066b0:	e03a      	b.n	8006728 <_printf_i+0xa8>
 80066b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80066b6:	2b15      	cmp	r3, #21
 80066b8:	d8f6      	bhi.n	80066a8 <_printf_i+0x28>
 80066ba:	a101      	add	r1, pc, #4	; (adr r1, 80066c0 <_printf_i+0x40>)
 80066bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80066c0:	08006719 	.word	0x08006719
 80066c4:	0800672d 	.word	0x0800672d
 80066c8:	080066a9 	.word	0x080066a9
 80066cc:	080066a9 	.word	0x080066a9
 80066d0:	080066a9 	.word	0x080066a9
 80066d4:	080066a9 	.word	0x080066a9
 80066d8:	0800672d 	.word	0x0800672d
 80066dc:	080066a9 	.word	0x080066a9
 80066e0:	080066a9 	.word	0x080066a9
 80066e4:	080066a9 	.word	0x080066a9
 80066e8:	080066a9 	.word	0x080066a9
 80066ec:	08006831 	.word	0x08006831
 80066f0:	08006759 	.word	0x08006759
 80066f4:	080067eb 	.word	0x080067eb
 80066f8:	080066a9 	.word	0x080066a9
 80066fc:	080066a9 	.word	0x080066a9
 8006700:	08006853 	.word	0x08006853
 8006704:	080066a9 	.word	0x080066a9
 8006708:	08006759 	.word	0x08006759
 800670c:	080066a9 	.word	0x080066a9
 8006710:	080066a9 	.word	0x080066a9
 8006714:	080067f3 	.word	0x080067f3
 8006718:	682b      	ldr	r3, [r5, #0]
 800671a:	1d1a      	adds	r2, r3, #4
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	602a      	str	r2, [r5, #0]
 8006720:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006724:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006728:	2301      	movs	r3, #1
 800672a:	e09f      	b.n	800686c <_printf_i+0x1ec>
 800672c:	6820      	ldr	r0, [r4, #0]
 800672e:	682b      	ldr	r3, [r5, #0]
 8006730:	0607      	lsls	r7, r0, #24
 8006732:	f103 0104 	add.w	r1, r3, #4
 8006736:	6029      	str	r1, [r5, #0]
 8006738:	d501      	bpl.n	800673e <_printf_i+0xbe>
 800673a:	681e      	ldr	r6, [r3, #0]
 800673c:	e003      	b.n	8006746 <_printf_i+0xc6>
 800673e:	0646      	lsls	r6, r0, #25
 8006740:	d5fb      	bpl.n	800673a <_printf_i+0xba>
 8006742:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006746:	2e00      	cmp	r6, #0
 8006748:	da03      	bge.n	8006752 <_printf_i+0xd2>
 800674a:	232d      	movs	r3, #45	; 0x2d
 800674c:	4276      	negs	r6, r6
 800674e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006752:	485a      	ldr	r0, [pc, #360]	; (80068bc <_printf_i+0x23c>)
 8006754:	230a      	movs	r3, #10
 8006756:	e012      	b.n	800677e <_printf_i+0xfe>
 8006758:	682b      	ldr	r3, [r5, #0]
 800675a:	6820      	ldr	r0, [r4, #0]
 800675c:	1d19      	adds	r1, r3, #4
 800675e:	6029      	str	r1, [r5, #0]
 8006760:	0605      	lsls	r5, r0, #24
 8006762:	d501      	bpl.n	8006768 <_printf_i+0xe8>
 8006764:	681e      	ldr	r6, [r3, #0]
 8006766:	e002      	b.n	800676e <_printf_i+0xee>
 8006768:	0641      	lsls	r1, r0, #25
 800676a:	d5fb      	bpl.n	8006764 <_printf_i+0xe4>
 800676c:	881e      	ldrh	r6, [r3, #0]
 800676e:	4853      	ldr	r0, [pc, #332]	; (80068bc <_printf_i+0x23c>)
 8006770:	2f6f      	cmp	r7, #111	; 0x6f
 8006772:	bf0c      	ite	eq
 8006774:	2308      	moveq	r3, #8
 8006776:	230a      	movne	r3, #10
 8006778:	2100      	movs	r1, #0
 800677a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800677e:	6865      	ldr	r5, [r4, #4]
 8006780:	60a5      	str	r5, [r4, #8]
 8006782:	2d00      	cmp	r5, #0
 8006784:	bfa2      	ittt	ge
 8006786:	6821      	ldrge	r1, [r4, #0]
 8006788:	f021 0104 	bicge.w	r1, r1, #4
 800678c:	6021      	strge	r1, [r4, #0]
 800678e:	b90e      	cbnz	r6, 8006794 <_printf_i+0x114>
 8006790:	2d00      	cmp	r5, #0
 8006792:	d04b      	beq.n	800682c <_printf_i+0x1ac>
 8006794:	4615      	mov	r5, r2
 8006796:	fbb6 f1f3 	udiv	r1, r6, r3
 800679a:	fb03 6711 	mls	r7, r3, r1, r6
 800679e:	5dc7      	ldrb	r7, [r0, r7]
 80067a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80067a4:	4637      	mov	r7, r6
 80067a6:	42bb      	cmp	r3, r7
 80067a8:	460e      	mov	r6, r1
 80067aa:	d9f4      	bls.n	8006796 <_printf_i+0x116>
 80067ac:	2b08      	cmp	r3, #8
 80067ae:	d10b      	bne.n	80067c8 <_printf_i+0x148>
 80067b0:	6823      	ldr	r3, [r4, #0]
 80067b2:	07de      	lsls	r6, r3, #31
 80067b4:	d508      	bpl.n	80067c8 <_printf_i+0x148>
 80067b6:	6923      	ldr	r3, [r4, #16]
 80067b8:	6861      	ldr	r1, [r4, #4]
 80067ba:	4299      	cmp	r1, r3
 80067bc:	bfde      	ittt	le
 80067be:	2330      	movle	r3, #48	; 0x30
 80067c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80067c4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80067c8:	1b52      	subs	r2, r2, r5
 80067ca:	6122      	str	r2, [r4, #16]
 80067cc:	f8cd a000 	str.w	sl, [sp]
 80067d0:	464b      	mov	r3, r9
 80067d2:	aa03      	add	r2, sp, #12
 80067d4:	4621      	mov	r1, r4
 80067d6:	4640      	mov	r0, r8
 80067d8:	f7ff fee4 	bl	80065a4 <_printf_common>
 80067dc:	3001      	adds	r0, #1
 80067de:	d14a      	bne.n	8006876 <_printf_i+0x1f6>
 80067e0:	f04f 30ff 	mov.w	r0, #4294967295
 80067e4:	b004      	add	sp, #16
 80067e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067ea:	6823      	ldr	r3, [r4, #0]
 80067ec:	f043 0320 	orr.w	r3, r3, #32
 80067f0:	6023      	str	r3, [r4, #0]
 80067f2:	4833      	ldr	r0, [pc, #204]	; (80068c0 <_printf_i+0x240>)
 80067f4:	2778      	movs	r7, #120	; 0x78
 80067f6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80067fa:	6823      	ldr	r3, [r4, #0]
 80067fc:	6829      	ldr	r1, [r5, #0]
 80067fe:	061f      	lsls	r7, r3, #24
 8006800:	f851 6b04 	ldr.w	r6, [r1], #4
 8006804:	d402      	bmi.n	800680c <_printf_i+0x18c>
 8006806:	065f      	lsls	r7, r3, #25
 8006808:	bf48      	it	mi
 800680a:	b2b6      	uxthmi	r6, r6
 800680c:	07df      	lsls	r7, r3, #31
 800680e:	bf48      	it	mi
 8006810:	f043 0320 	orrmi.w	r3, r3, #32
 8006814:	6029      	str	r1, [r5, #0]
 8006816:	bf48      	it	mi
 8006818:	6023      	strmi	r3, [r4, #0]
 800681a:	b91e      	cbnz	r6, 8006824 <_printf_i+0x1a4>
 800681c:	6823      	ldr	r3, [r4, #0]
 800681e:	f023 0320 	bic.w	r3, r3, #32
 8006822:	6023      	str	r3, [r4, #0]
 8006824:	2310      	movs	r3, #16
 8006826:	e7a7      	b.n	8006778 <_printf_i+0xf8>
 8006828:	4824      	ldr	r0, [pc, #144]	; (80068bc <_printf_i+0x23c>)
 800682a:	e7e4      	b.n	80067f6 <_printf_i+0x176>
 800682c:	4615      	mov	r5, r2
 800682e:	e7bd      	b.n	80067ac <_printf_i+0x12c>
 8006830:	682b      	ldr	r3, [r5, #0]
 8006832:	6826      	ldr	r6, [r4, #0]
 8006834:	6961      	ldr	r1, [r4, #20]
 8006836:	1d18      	adds	r0, r3, #4
 8006838:	6028      	str	r0, [r5, #0]
 800683a:	0635      	lsls	r5, r6, #24
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	d501      	bpl.n	8006844 <_printf_i+0x1c4>
 8006840:	6019      	str	r1, [r3, #0]
 8006842:	e002      	b.n	800684a <_printf_i+0x1ca>
 8006844:	0670      	lsls	r0, r6, #25
 8006846:	d5fb      	bpl.n	8006840 <_printf_i+0x1c0>
 8006848:	8019      	strh	r1, [r3, #0]
 800684a:	2300      	movs	r3, #0
 800684c:	6123      	str	r3, [r4, #16]
 800684e:	4615      	mov	r5, r2
 8006850:	e7bc      	b.n	80067cc <_printf_i+0x14c>
 8006852:	682b      	ldr	r3, [r5, #0]
 8006854:	1d1a      	adds	r2, r3, #4
 8006856:	602a      	str	r2, [r5, #0]
 8006858:	681d      	ldr	r5, [r3, #0]
 800685a:	6862      	ldr	r2, [r4, #4]
 800685c:	2100      	movs	r1, #0
 800685e:	4628      	mov	r0, r5
 8006860:	f7f9 fcd6 	bl	8000210 <memchr>
 8006864:	b108      	cbz	r0, 800686a <_printf_i+0x1ea>
 8006866:	1b40      	subs	r0, r0, r5
 8006868:	6060      	str	r0, [r4, #4]
 800686a:	6863      	ldr	r3, [r4, #4]
 800686c:	6123      	str	r3, [r4, #16]
 800686e:	2300      	movs	r3, #0
 8006870:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006874:	e7aa      	b.n	80067cc <_printf_i+0x14c>
 8006876:	6923      	ldr	r3, [r4, #16]
 8006878:	462a      	mov	r2, r5
 800687a:	4649      	mov	r1, r9
 800687c:	4640      	mov	r0, r8
 800687e:	47d0      	blx	sl
 8006880:	3001      	adds	r0, #1
 8006882:	d0ad      	beq.n	80067e0 <_printf_i+0x160>
 8006884:	6823      	ldr	r3, [r4, #0]
 8006886:	079b      	lsls	r3, r3, #30
 8006888:	d413      	bmi.n	80068b2 <_printf_i+0x232>
 800688a:	68e0      	ldr	r0, [r4, #12]
 800688c:	9b03      	ldr	r3, [sp, #12]
 800688e:	4298      	cmp	r0, r3
 8006890:	bfb8      	it	lt
 8006892:	4618      	movlt	r0, r3
 8006894:	e7a6      	b.n	80067e4 <_printf_i+0x164>
 8006896:	2301      	movs	r3, #1
 8006898:	4632      	mov	r2, r6
 800689a:	4649      	mov	r1, r9
 800689c:	4640      	mov	r0, r8
 800689e:	47d0      	blx	sl
 80068a0:	3001      	adds	r0, #1
 80068a2:	d09d      	beq.n	80067e0 <_printf_i+0x160>
 80068a4:	3501      	adds	r5, #1
 80068a6:	68e3      	ldr	r3, [r4, #12]
 80068a8:	9903      	ldr	r1, [sp, #12]
 80068aa:	1a5b      	subs	r3, r3, r1
 80068ac:	42ab      	cmp	r3, r5
 80068ae:	dcf2      	bgt.n	8006896 <_printf_i+0x216>
 80068b0:	e7eb      	b.n	800688a <_printf_i+0x20a>
 80068b2:	2500      	movs	r5, #0
 80068b4:	f104 0619 	add.w	r6, r4, #25
 80068b8:	e7f5      	b.n	80068a6 <_printf_i+0x226>
 80068ba:	bf00      	nop
 80068bc:	08008e92 	.word	0x08008e92
 80068c0:	08008ea3 	.word	0x08008ea3

080068c4 <std>:
 80068c4:	2300      	movs	r3, #0
 80068c6:	b510      	push	{r4, lr}
 80068c8:	4604      	mov	r4, r0
 80068ca:	e9c0 3300 	strd	r3, r3, [r0]
 80068ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80068d2:	6083      	str	r3, [r0, #8]
 80068d4:	8181      	strh	r1, [r0, #12]
 80068d6:	6643      	str	r3, [r0, #100]	; 0x64
 80068d8:	81c2      	strh	r2, [r0, #14]
 80068da:	6183      	str	r3, [r0, #24]
 80068dc:	4619      	mov	r1, r3
 80068de:	2208      	movs	r2, #8
 80068e0:	305c      	adds	r0, #92	; 0x5c
 80068e2:	f000 f906 	bl	8006af2 <memset>
 80068e6:	4b0d      	ldr	r3, [pc, #52]	; (800691c <std+0x58>)
 80068e8:	6263      	str	r3, [r4, #36]	; 0x24
 80068ea:	4b0d      	ldr	r3, [pc, #52]	; (8006920 <std+0x5c>)
 80068ec:	62a3      	str	r3, [r4, #40]	; 0x28
 80068ee:	4b0d      	ldr	r3, [pc, #52]	; (8006924 <std+0x60>)
 80068f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80068f2:	4b0d      	ldr	r3, [pc, #52]	; (8006928 <std+0x64>)
 80068f4:	6323      	str	r3, [r4, #48]	; 0x30
 80068f6:	4b0d      	ldr	r3, [pc, #52]	; (800692c <std+0x68>)
 80068f8:	6224      	str	r4, [r4, #32]
 80068fa:	429c      	cmp	r4, r3
 80068fc:	d006      	beq.n	800690c <std+0x48>
 80068fe:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006902:	4294      	cmp	r4, r2
 8006904:	d002      	beq.n	800690c <std+0x48>
 8006906:	33d0      	adds	r3, #208	; 0xd0
 8006908:	429c      	cmp	r4, r3
 800690a:	d105      	bne.n	8006918 <std+0x54>
 800690c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006914:	f000 b96a 	b.w	8006bec <__retarget_lock_init_recursive>
 8006918:	bd10      	pop	{r4, pc}
 800691a:	bf00      	nop
 800691c:	08006a6d 	.word	0x08006a6d
 8006920:	08006a8f 	.word	0x08006a8f
 8006924:	08006ac7 	.word	0x08006ac7
 8006928:	08006aeb 	.word	0x08006aeb
 800692c:	20000538 	.word	0x20000538

08006930 <stdio_exit_handler>:
 8006930:	4a02      	ldr	r2, [pc, #8]	; (800693c <stdio_exit_handler+0xc>)
 8006932:	4903      	ldr	r1, [pc, #12]	; (8006940 <stdio_exit_handler+0x10>)
 8006934:	4803      	ldr	r0, [pc, #12]	; (8006944 <stdio_exit_handler+0x14>)
 8006936:	f000 b869 	b.w	8006a0c <_fwalk_sglue>
 800693a:	bf00      	nop
 800693c:	200000cc 	.word	0x200000cc
 8006940:	08008579 	.word	0x08008579
 8006944:	200000d8 	.word	0x200000d8

08006948 <cleanup_stdio>:
 8006948:	6841      	ldr	r1, [r0, #4]
 800694a:	4b0c      	ldr	r3, [pc, #48]	; (800697c <cleanup_stdio+0x34>)
 800694c:	4299      	cmp	r1, r3
 800694e:	b510      	push	{r4, lr}
 8006950:	4604      	mov	r4, r0
 8006952:	d001      	beq.n	8006958 <cleanup_stdio+0x10>
 8006954:	f001 fe10 	bl	8008578 <_fflush_r>
 8006958:	68a1      	ldr	r1, [r4, #8]
 800695a:	4b09      	ldr	r3, [pc, #36]	; (8006980 <cleanup_stdio+0x38>)
 800695c:	4299      	cmp	r1, r3
 800695e:	d002      	beq.n	8006966 <cleanup_stdio+0x1e>
 8006960:	4620      	mov	r0, r4
 8006962:	f001 fe09 	bl	8008578 <_fflush_r>
 8006966:	68e1      	ldr	r1, [r4, #12]
 8006968:	4b06      	ldr	r3, [pc, #24]	; (8006984 <cleanup_stdio+0x3c>)
 800696a:	4299      	cmp	r1, r3
 800696c:	d004      	beq.n	8006978 <cleanup_stdio+0x30>
 800696e:	4620      	mov	r0, r4
 8006970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006974:	f001 be00 	b.w	8008578 <_fflush_r>
 8006978:	bd10      	pop	{r4, pc}
 800697a:	bf00      	nop
 800697c:	20000538 	.word	0x20000538
 8006980:	200005a0 	.word	0x200005a0
 8006984:	20000608 	.word	0x20000608

08006988 <global_stdio_init.part.0>:
 8006988:	b510      	push	{r4, lr}
 800698a:	4b0b      	ldr	r3, [pc, #44]	; (80069b8 <global_stdio_init.part.0+0x30>)
 800698c:	4c0b      	ldr	r4, [pc, #44]	; (80069bc <global_stdio_init.part.0+0x34>)
 800698e:	4a0c      	ldr	r2, [pc, #48]	; (80069c0 <global_stdio_init.part.0+0x38>)
 8006990:	601a      	str	r2, [r3, #0]
 8006992:	4620      	mov	r0, r4
 8006994:	2200      	movs	r2, #0
 8006996:	2104      	movs	r1, #4
 8006998:	f7ff ff94 	bl	80068c4 <std>
 800699c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80069a0:	2201      	movs	r2, #1
 80069a2:	2109      	movs	r1, #9
 80069a4:	f7ff ff8e 	bl	80068c4 <std>
 80069a8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80069ac:	2202      	movs	r2, #2
 80069ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069b2:	2112      	movs	r1, #18
 80069b4:	f7ff bf86 	b.w	80068c4 <std>
 80069b8:	20000670 	.word	0x20000670
 80069bc:	20000538 	.word	0x20000538
 80069c0:	08006931 	.word	0x08006931

080069c4 <__sfp_lock_acquire>:
 80069c4:	4801      	ldr	r0, [pc, #4]	; (80069cc <__sfp_lock_acquire+0x8>)
 80069c6:	f000 b912 	b.w	8006bee <__retarget_lock_acquire_recursive>
 80069ca:	bf00      	nop
 80069cc:	20000679 	.word	0x20000679

080069d0 <__sfp_lock_release>:
 80069d0:	4801      	ldr	r0, [pc, #4]	; (80069d8 <__sfp_lock_release+0x8>)
 80069d2:	f000 b90d 	b.w	8006bf0 <__retarget_lock_release_recursive>
 80069d6:	bf00      	nop
 80069d8:	20000679 	.word	0x20000679

080069dc <__sinit>:
 80069dc:	b510      	push	{r4, lr}
 80069de:	4604      	mov	r4, r0
 80069e0:	f7ff fff0 	bl	80069c4 <__sfp_lock_acquire>
 80069e4:	6a23      	ldr	r3, [r4, #32]
 80069e6:	b11b      	cbz	r3, 80069f0 <__sinit+0x14>
 80069e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069ec:	f7ff bff0 	b.w	80069d0 <__sfp_lock_release>
 80069f0:	4b04      	ldr	r3, [pc, #16]	; (8006a04 <__sinit+0x28>)
 80069f2:	6223      	str	r3, [r4, #32]
 80069f4:	4b04      	ldr	r3, [pc, #16]	; (8006a08 <__sinit+0x2c>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d1f5      	bne.n	80069e8 <__sinit+0xc>
 80069fc:	f7ff ffc4 	bl	8006988 <global_stdio_init.part.0>
 8006a00:	e7f2      	b.n	80069e8 <__sinit+0xc>
 8006a02:	bf00      	nop
 8006a04:	08006949 	.word	0x08006949
 8006a08:	20000670 	.word	0x20000670

08006a0c <_fwalk_sglue>:
 8006a0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a10:	4607      	mov	r7, r0
 8006a12:	4688      	mov	r8, r1
 8006a14:	4614      	mov	r4, r2
 8006a16:	2600      	movs	r6, #0
 8006a18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a1c:	f1b9 0901 	subs.w	r9, r9, #1
 8006a20:	d505      	bpl.n	8006a2e <_fwalk_sglue+0x22>
 8006a22:	6824      	ldr	r4, [r4, #0]
 8006a24:	2c00      	cmp	r4, #0
 8006a26:	d1f7      	bne.n	8006a18 <_fwalk_sglue+0xc>
 8006a28:	4630      	mov	r0, r6
 8006a2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a2e:	89ab      	ldrh	r3, [r5, #12]
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d907      	bls.n	8006a44 <_fwalk_sglue+0x38>
 8006a34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a38:	3301      	adds	r3, #1
 8006a3a:	d003      	beq.n	8006a44 <_fwalk_sglue+0x38>
 8006a3c:	4629      	mov	r1, r5
 8006a3e:	4638      	mov	r0, r7
 8006a40:	47c0      	blx	r8
 8006a42:	4306      	orrs	r6, r0
 8006a44:	3568      	adds	r5, #104	; 0x68
 8006a46:	e7e9      	b.n	8006a1c <_fwalk_sglue+0x10>

08006a48 <iprintf>:
 8006a48:	b40f      	push	{r0, r1, r2, r3}
 8006a4a:	b507      	push	{r0, r1, r2, lr}
 8006a4c:	4906      	ldr	r1, [pc, #24]	; (8006a68 <iprintf+0x20>)
 8006a4e:	ab04      	add	r3, sp, #16
 8006a50:	6808      	ldr	r0, [r1, #0]
 8006a52:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a56:	6881      	ldr	r1, [r0, #8]
 8006a58:	9301      	str	r3, [sp, #4]
 8006a5a:	f001 fbed 	bl	8008238 <_vfiprintf_r>
 8006a5e:	b003      	add	sp, #12
 8006a60:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a64:	b004      	add	sp, #16
 8006a66:	4770      	bx	lr
 8006a68:	20000124 	.word	0x20000124

08006a6c <__sread>:
 8006a6c:	b510      	push	{r4, lr}
 8006a6e:	460c      	mov	r4, r1
 8006a70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a74:	f000 f86c 	bl	8006b50 <_read_r>
 8006a78:	2800      	cmp	r0, #0
 8006a7a:	bfab      	itete	ge
 8006a7c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006a7e:	89a3      	ldrhlt	r3, [r4, #12]
 8006a80:	181b      	addge	r3, r3, r0
 8006a82:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006a86:	bfac      	ite	ge
 8006a88:	6563      	strge	r3, [r4, #84]	; 0x54
 8006a8a:	81a3      	strhlt	r3, [r4, #12]
 8006a8c:	bd10      	pop	{r4, pc}

08006a8e <__swrite>:
 8006a8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a92:	461f      	mov	r7, r3
 8006a94:	898b      	ldrh	r3, [r1, #12]
 8006a96:	05db      	lsls	r3, r3, #23
 8006a98:	4605      	mov	r5, r0
 8006a9a:	460c      	mov	r4, r1
 8006a9c:	4616      	mov	r6, r2
 8006a9e:	d505      	bpl.n	8006aac <__swrite+0x1e>
 8006aa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006aa4:	2302      	movs	r3, #2
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	f000 f840 	bl	8006b2c <_lseek_r>
 8006aac:	89a3      	ldrh	r3, [r4, #12]
 8006aae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ab2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ab6:	81a3      	strh	r3, [r4, #12]
 8006ab8:	4632      	mov	r2, r6
 8006aba:	463b      	mov	r3, r7
 8006abc:	4628      	mov	r0, r5
 8006abe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ac2:	f000 b857 	b.w	8006b74 <_write_r>

08006ac6 <__sseek>:
 8006ac6:	b510      	push	{r4, lr}
 8006ac8:	460c      	mov	r4, r1
 8006aca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ace:	f000 f82d 	bl	8006b2c <_lseek_r>
 8006ad2:	1c43      	adds	r3, r0, #1
 8006ad4:	89a3      	ldrh	r3, [r4, #12]
 8006ad6:	bf15      	itete	ne
 8006ad8:	6560      	strne	r0, [r4, #84]	; 0x54
 8006ada:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006ade:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006ae2:	81a3      	strheq	r3, [r4, #12]
 8006ae4:	bf18      	it	ne
 8006ae6:	81a3      	strhne	r3, [r4, #12]
 8006ae8:	bd10      	pop	{r4, pc}

08006aea <__sclose>:
 8006aea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006aee:	f000 b80d 	b.w	8006b0c <_close_r>

08006af2 <memset>:
 8006af2:	4402      	add	r2, r0
 8006af4:	4603      	mov	r3, r0
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d100      	bne.n	8006afc <memset+0xa>
 8006afa:	4770      	bx	lr
 8006afc:	f803 1b01 	strb.w	r1, [r3], #1
 8006b00:	e7f9      	b.n	8006af6 <memset+0x4>
	...

08006b04 <_localeconv_r>:
 8006b04:	4800      	ldr	r0, [pc, #0]	; (8006b08 <_localeconv_r+0x4>)
 8006b06:	4770      	bx	lr
 8006b08:	20000218 	.word	0x20000218

08006b0c <_close_r>:
 8006b0c:	b538      	push	{r3, r4, r5, lr}
 8006b0e:	4d06      	ldr	r5, [pc, #24]	; (8006b28 <_close_r+0x1c>)
 8006b10:	2300      	movs	r3, #0
 8006b12:	4604      	mov	r4, r0
 8006b14:	4608      	mov	r0, r1
 8006b16:	602b      	str	r3, [r5, #0]
 8006b18:	f7fa ffe5 	bl	8001ae6 <_close>
 8006b1c:	1c43      	adds	r3, r0, #1
 8006b1e:	d102      	bne.n	8006b26 <_close_r+0x1a>
 8006b20:	682b      	ldr	r3, [r5, #0]
 8006b22:	b103      	cbz	r3, 8006b26 <_close_r+0x1a>
 8006b24:	6023      	str	r3, [r4, #0]
 8006b26:	bd38      	pop	{r3, r4, r5, pc}
 8006b28:	20000674 	.word	0x20000674

08006b2c <_lseek_r>:
 8006b2c:	b538      	push	{r3, r4, r5, lr}
 8006b2e:	4d07      	ldr	r5, [pc, #28]	; (8006b4c <_lseek_r+0x20>)
 8006b30:	4604      	mov	r4, r0
 8006b32:	4608      	mov	r0, r1
 8006b34:	4611      	mov	r1, r2
 8006b36:	2200      	movs	r2, #0
 8006b38:	602a      	str	r2, [r5, #0]
 8006b3a:	461a      	mov	r2, r3
 8006b3c:	f7fa fffa 	bl	8001b34 <_lseek>
 8006b40:	1c43      	adds	r3, r0, #1
 8006b42:	d102      	bne.n	8006b4a <_lseek_r+0x1e>
 8006b44:	682b      	ldr	r3, [r5, #0]
 8006b46:	b103      	cbz	r3, 8006b4a <_lseek_r+0x1e>
 8006b48:	6023      	str	r3, [r4, #0]
 8006b4a:	bd38      	pop	{r3, r4, r5, pc}
 8006b4c:	20000674 	.word	0x20000674

08006b50 <_read_r>:
 8006b50:	b538      	push	{r3, r4, r5, lr}
 8006b52:	4d07      	ldr	r5, [pc, #28]	; (8006b70 <_read_r+0x20>)
 8006b54:	4604      	mov	r4, r0
 8006b56:	4608      	mov	r0, r1
 8006b58:	4611      	mov	r1, r2
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	602a      	str	r2, [r5, #0]
 8006b5e:	461a      	mov	r2, r3
 8006b60:	f7fa ffa4 	bl	8001aac <_read>
 8006b64:	1c43      	adds	r3, r0, #1
 8006b66:	d102      	bne.n	8006b6e <_read_r+0x1e>
 8006b68:	682b      	ldr	r3, [r5, #0]
 8006b6a:	b103      	cbz	r3, 8006b6e <_read_r+0x1e>
 8006b6c:	6023      	str	r3, [r4, #0]
 8006b6e:	bd38      	pop	{r3, r4, r5, pc}
 8006b70:	20000674 	.word	0x20000674

08006b74 <_write_r>:
 8006b74:	b538      	push	{r3, r4, r5, lr}
 8006b76:	4d07      	ldr	r5, [pc, #28]	; (8006b94 <_write_r+0x20>)
 8006b78:	4604      	mov	r4, r0
 8006b7a:	4608      	mov	r0, r1
 8006b7c:	4611      	mov	r1, r2
 8006b7e:	2200      	movs	r2, #0
 8006b80:	602a      	str	r2, [r5, #0]
 8006b82:	461a      	mov	r2, r3
 8006b84:	f7fa f9fe 	bl	8000f84 <_write>
 8006b88:	1c43      	adds	r3, r0, #1
 8006b8a:	d102      	bne.n	8006b92 <_write_r+0x1e>
 8006b8c:	682b      	ldr	r3, [r5, #0]
 8006b8e:	b103      	cbz	r3, 8006b92 <_write_r+0x1e>
 8006b90:	6023      	str	r3, [r4, #0]
 8006b92:	bd38      	pop	{r3, r4, r5, pc}
 8006b94:	20000674 	.word	0x20000674

08006b98 <__errno>:
 8006b98:	4b01      	ldr	r3, [pc, #4]	; (8006ba0 <__errno+0x8>)
 8006b9a:	6818      	ldr	r0, [r3, #0]
 8006b9c:	4770      	bx	lr
 8006b9e:	bf00      	nop
 8006ba0:	20000124 	.word	0x20000124

08006ba4 <__libc_init_array>:
 8006ba4:	b570      	push	{r4, r5, r6, lr}
 8006ba6:	4d0d      	ldr	r5, [pc, #52]	; (8006bdc <__libc_init_array+0x38>)
 8006ba8:	4c0d      	ldr	r4, [pc, #52]	; (8006be0 <__libc_init_array+0x3c>)
 8006baa:	1b64      	subs	r4, r4, r5
 8006bac:	10a4      	asrs	r4, r4, #2
 8006bae:	2600      	movs	r6, #0
 8006bb0:	42a6      	cmp	r6, r4
 8006bb2:	d109      	bne.n	8006bc8 <__libc_init_array+0x24>
 8006bb4:	4d0b      	ldr	r5, [pc, #44]	; (8006be4 <__libc_init_array+0x40>)
 8006bb6:	4c0c      	ldr	r4, [pc, #48]	; (8006be8 <__libc_init_array+0x44>)
 8006bb8:	f002 f940 	bl	8008e3c <_init>
 8006bbc:	1b64      	subs	r4, r4, r5
 8006bbe:	10a4      	asrs	r4, r4, #2
 8006bc0:	2600      	movs	r6, #0
 8006bc2:	42a6      	cmp	r6, r4
 8006bc4:	d105      	bne.n	8006bd2 <__libc_init_array+0x2e>
 8006bc6:	bd70      	pop	{r4, r5, r6, pc}
 8006bc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bcc:	4798      	blx	r3
 8006bce:	3601      	adds	r6, #1
 8006bd0:	e7ee      	b.n	8006bb0 <__libc_init_array+0xc>
 8006bd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bd6:	4798      	blx	r3
 8006bd8:	3601      	adds	r6, #1
 8006bda:	e7f2      	b.n	8006bc2 <__libc_init_array+0x1e>
 8006bdc:	08009230 	.word	0x08009230
 8006be0:	08009230 	.word	0x08009230
 8006be4:	08009230 	.word	0x08009230
 8006be8:	08009234 	.word	0x08009234

08006bec <__retarget_lock_init_recursive>:
 8006bec:	4770      	bx	lr

08006bee <__retarget_lock_acquire_recursive>:
 8006bee:	4770      	bx	lr

08006bf0 <__retarget_lock_release_recursive>:
 8006bf0:	4770      	bx	lr

08006bf2 <quorem>:
 8006bf2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bf6:	6903      	ldr	r3, [r0, #16]
 8006bf8:	690c      	ldr	r4, [r1, #16]
 8006bfa:	42a3      	cmp	r3, r4
 8006bfc:	4607      	mov	r7, r0
 8006bfe:	db7e      	blt.n	8006cfe <quorem+0x10c>
 8006c00:	3c01      	subs	r4, #1
 8006c02:	f101 0814 	add.w	r8, r1, #20
 8006c06:	f100 0514 	add.w	r5, r0, #20
 8006c0a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c0e:	9301      	str	r3, [sp, #4]
 8006c10:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006c14:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c18:	3301      	adds	r3, #1
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006c20:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006c24:	fbb2 f6f3 	udiv	r6, r2, r3
 8006c28:	d331      	bcc.n	8006c8e <quorem+0x9c>
 8006c2a:	f04f 0e00 	mov.w	lr, #0
 8006c2e:	4640      	mov	r0, r8
 8006c30:	46ac      	mov	ip, r5
 8006c32:	46f2      	mov	sl, lr
 8006c34:	f850 2b04 	ldr.w	r2, [r0], #4
 8006c38:	b293      	uxth	r3, r2
 8006c3a:	fb06 e303 	mla	r3, r6, r3, lr
 8006c3e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006c42:	0c1a      	lsrs	r2, r3, #16
 8006c44:	b29b      	uxth	r3, r3
 8006c46:	ebaa 0303 	sub.w	r3, sl, r3
 8006c4a:	f8dc a000 	ldr.w	sl, [ip]
 8006c4e:	fa13 f38a 	uxtah	r3, r3, sl
 8006c52:	fb06 220e 	mla	r2, r6, lr, r2
 8006c56:	9300      	str	r3, [sp, #0]
 8006c58:	9b00      	ldr	r3, [sp, #0]
 8006c5a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006c5e:	b292      	uxth	r2, r2
 8006c60:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006c64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c68:	f8bd 3000 	ldrh.w	r3, [sp]
 8006c6c:	4581      	cmp	r9, r0
 8006c6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c72:	f84c 3b04 	str.w	r3, [ip], #4
 8006c76:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006c7a:	d2db      	bcs.n	8006c34 <quorem+0x42>
 8006c7c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006c80:	b92b      	cbnz	r3, 8006c8e <quorem+0x9c>
 8006c82:	9b01      	ldr	r3, [sp, #4]
 8006c84:	3b04      	subs	r3, #4
 8006c86:	429d      	cmp	r5, r3
 8006c88:	461a      	mov	r2, r3
 8006c8a:	d32c      	bcc.n	8006ce6 <quorem+0xf4>
 8006c8c:	613c      	str	r4, [r7, #16]
 8006c8e:	4638      	mov	r0, r7
 8006c90:	f001 f9a8 	bl	8007fe4 <__mcmp>
 8006c94:	2800      	cmp	r0, #0
 8006c96:	db22      	blt.n	8006cde <quorem+0xec>
 8006c98:	3601      	adds	r6, #1
 8006c9a:	4629      	mov	r1, r5
 8006c9c:	2000      	movs	r0, #0
 8006c9e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006ca2:	f8d1 c000 	ldr.w	ip, [r1]
 8006ca6:	b293      	uxth	r3, r2
 8006ca8:	1ac3      	subs	r3, r0, r3
 8006caa:	0c12      	lsrs	r2, r2, #16
 8006cac:	fa13 f38c 	uxtah	r3, r3, ip
 8006cb0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006cb4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006cbe:	45c1      	cmp	r9, r8
 8006cc0:	f841 3b04 	str.w	r3, [r1], #4
 8006cc4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006cc8:	d2e9      	bcs.n	8006c9e <quorem+0xac>
 8006cca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006cce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006cd2:	b922      	cbnz	r2, 8006cde <quorem+0xec>
 8006cd4:	3b04      	subs	r3, #4
 8006cd6:	429d      	cmp	r5, r3
 8006cd8:	461a      	mov	r2, r3
 8006cda:	d30a      	bcc.n	8006cf2 <quorem+0x100>
 8006cdc:	613c      	str	r4, [r7, #16]
 8006cde:	4630      	mov	r0, r6
 8006ce0:	b003      	add	sp, #12
 8006ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ce6:	6812      	ldr	r2, [r2, #0]
 8006ce8:	3b04      	subs	r3, #4
 8006cea:	2a00      	cmp	r2, #0
 8006cec:	d1ce      	bne.n	8006c8c <quorem+0x9a>
 8006cee:	3c01      	subs	r4, #1
 8006cf0:	e7c9      	b.n	8006c86 <quorem+0x94>
 8006cf2:	6812      	ldr	r2, [r2, #0]
 8006cf4:	3b04      	subs	r3, #4
 8006cf6:	2a00      	cmp	r2, #0
 8006cf8:	d1f0      	bne.n	8006cdc <quorem+0xea>
 8006cfa:	3c01      	subs	r4, #1
 8006cfc:	e7eb      	b.n	8006cd6 <quorem+0xe4>
 8006cfe:	2000      	movs	r0, #0
 8006d00:	e7ee      	b.n	8006ce0 <quorem+0xee>
 8006d02:	0000      	movs	r0, r0
 8006d04:	0000      	movs	r0, r0
	...

08006d08 <_dtoa_r>:
 8006d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d0c:	ed2d 8b04 	vpush	{d8-d9}
 8006d10:	69c5      	ldr	r5, [r0, #28]
 8006d12:	b093      	sub	sp, #76	; 0x4c
 8006d14:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006d18:	ec57 6b10 	vmov	r6, r7, d0
 8006d1c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006d20:	9107      	str	r1, [sp, #28]
 8006d22:	4604      	mov	r4, r0
 8006d24:	920a      	str	r2, [sp, #40]	; 0x28
 8006d26:	930d      	str	r3, [sp, #52]	; 0x34
 8006d28:	b975      	cbnz	r5, 8006d48 <_dtoa_r+0x40>
 8006d2a:	2010      	movs	r0, #16
 8006d2c:	f000 fe2a 	bl	8007984 <malloc>
 8006d30:	4602      	mov	r2, r0
 8006d32:	61e0      	str	r0, [r4, #28]
 8006d34:	b920      	cbnz	r0, 8006d40 <_dtoa_r+0x38>
 8006d36:	4bae      	ldr	r3, [pc, #696]	; (8006ff0 <_dtoa_r+0x2e8>)
 8006d38:	21ef      	movs	r1, #239	; 0xef
 8006d3a:	48ae      	ldr	r0, [pc, #696]	; (8006ff4 <_dtoa_r+0x2ec>)
 8006d3c:	f001 fcf8 	bl	8008730 <__assert_func>
 8006d40:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006d44:	6005      	str	r5, [r0, #0]
 8006d46:	60c5      	str	r5, [r0, #12]
 8006d48:	69e3      	ldr	r3, [r4, #28]
 8006d4a:	6819      	ldr	r1, [r3, #0]
 8006d4c:	b151      	cbz	r1, 8006d64 <_dtoa_r+0x5c>
 8006d4e:	685a      	ldr	r2, [r3, #4]
 8006d50:	604a      	str	r2, [r1, #4]
 8006d52:	2301      	movs	r3, #1
 8006d54:	4093      	lsls	r3, r2
 8006d56:	608b      	str	r3, [r1, #8]
 8006d58:	4620      	mov	r0, r4
 8006d5a:	f000 ff07 	bl	8007b6c <_Bfree>
 8006d5e:	69e3      	ldr	r3, [r4, #28]
 8006d60:	2200      	movs	r2, #0
 8006d62:	601a      	str	r2, [r3, #0]
 8006d64:	1e3b      	subs	r3, r7, #0
 8006d66:	bfbb      	ittet	lt
 8006d68:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006d6c:	9303      	strlt	r3, [sp, #12]
 8006d6e:	2300      	movge	r3, #0
 8006d70:	2201      	movlt	r2, #1
 8006d72:	bfac      	ite	ge
 8006d74:	f8c8 3000 	strge.w	r3, [r8]
 8006d78:	f8c8 2000 	strlt.w	r2, [r8]
 8006d7c:	4b9e      	ldr	r3, [pc, #632]	; (8006ff8 <_dtoa_r+0x2f0>)
 8006d7e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006d82:	ea33 0308 	bics.w	r3, r3, r8
 8006d86:	d11b      	bne.n	8006dc0 <_dtoa_r+0xb8>
 8006d88:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006d8a:	f242 730f 	movw	r3, #9999	; 0x270f
 8006d8e:	6013      	str	r3, [r2, #0]
 8006d90:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006d94:	4333      	orrs	r3, r6
 8006d96:	f000 8593 	beq.w	80078c0 <_dtoa_r+0xbb8>
 8006d9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d9c:	b963      	cbnz	r3, 8006db8 <_dtoa_r+0xb0>
 8006d9e:	4b97      	ldr	r3, [pc, #604]	; (8006ffc <_dtoa_r+0x2f4>)
 8006da0:	e027      	b.n	8006df2 <_dtoa_r+0xea>
 8006da2:	4b97      	ldr	r3, [pc, #604]	; (8007000 <_dtoa_r+0x2f8>)
 8006da4:	9300      	str	r3, [sp, #0]
 8006da6:	3308      	adds	r3, #8
 8006da8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006daa:	6013      	str	r3, [r2, #0]
 8006dac:	9800      	ldr	r0, [sp, #0]
 8006dae:	b013      	add	sp, #76	; 0x4c
 8006db0:	ecbd 8b04 	vpop	{d8-d9}
 8006db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006db8:	4b90      	ldr	r3, [pc, #576]	; (8006ffc <_dtoa_r+0x2f4>)
 8006dba:	9300      	str	r3, [sp, #0]
 8006dbc:	3303      	adds	r3, #3
 8006dbe:	e7f3      	b.n	8006da8 <_dtoa_r+0xa0>
 8006dc0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	ec51 0b17 	vmov	r0, r1, d7
 8006dca:	eeb0 8a47 	vmov.f32	s16, s14
 8006dce:	eef0 8a67 	vmov.f32	s17, s15
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	f7f9 fe98 	bl	8000b08 <__aeabi_dcmpeq>
 8006dd8:	4681      	mov	r9, r0
 8006dda:	b160      	cbz	r0, 8006df6 <_dtoa_r+0xee>
 8006ddc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006dde:	2301      	movs	r3, #1
 8006de0:	6013      	str	r3, [r2, #0]
 8006de2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	f000 8568 	beq.w	80078ba <_dtoa_r+0xbb2>
 8006dea:	4b86      	ldr	r3, [pc, #536]	; (8007004 <_dtoa_r+0x2fc>)
 8006dec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006dee:	6013      	str	r3, [r2, #0]
 8006df0:	3b01      	subs	r3, #1
 8006df2:	9300      	str	r3, [sp, #0]
 8006df4:	e7da      	b.n	8006dac <_dtoa_r+0xa4>
 8006df6:	aa10      	add	r2, sp, #64	; 0x40
 8006df8:	a911      	add	r1, sp, #68	; 0x44
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	eeb0 0a48 	vmov.f32	s0, s16
 8006e00:	eef0 0a68 	vmov.f32	s1, s17
 8006e04:	f001 f994 	bl	8008130 <__d2b>
 8006e08:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006e0c:	4682      	mov	sl, r0
 8006e0e:	2d00      	cmp	r5, #0
 8006e10:	d07f      	beq.n	8006f12 <_dtoa_r+0x20a>
 8006e12:	ee18 3a90 	vmov	r3, s17
 8006e16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e1a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006e1e:	ec51 0b18 	vmov	r0, r1, d8
 8006e22:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006e26:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006e2a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006e2e:	4619      	mov	r1, r3
 8006e30:	2200      	movs	r2, #0
 8006e32:	4b75      	ldr	r3, [pc, #468]	; (8007008 <_dtoa_r+0x300>)
 8006e34:	f7f9 fa48 	bl	80002c8 <__aeabi_dsub>
 8006e38:	a367      	add	r3, pc, #412	; (adr r3, 8006fd8 <_dtoa_r+0x2d0>)
 8006e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e3e:	f7f9 fbfb 	bl	8000638 <__aeabi_dmul>
 8006e42:	a367      	add	r3, pc, #412	; (adr r3, 8006fe0 <_dtoa_r+0x2d8>)
 8006e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e48:	f7f9 fa40 	bl	80002cc <__adddf3>
 8006e4c:	4606      	mov	r6, r0
 8006e4e:	4628      	mov	r0, r5
 8006e50:	460f      	mov	r7, r1
 8006e52:	f7f9 fb87 	bl	8000564 <__aeabi_i2d>
 8006e56:	a364      	add	r3, pc, #400	; (adr r3, 8006fe8 <_dtoa_r+0x2e0>)
 8006e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e5c:	f7f9 fbec 	bl	8000638 <__aeabi_dmul>
 8006e60:	4602      	mov	r2, r0
 8006e62:	460b      	mov	r3, r1
 8006e64:	4630      	mov	r0, r6
 8006e66:	4639      	mov	r1, r7
 8006e68:	f7f9 fa30 	bl	80002cc <__adddf3>
 8006e6c:	4606      	mov	r6, r0
 8006e6e:	460f      	mov	r7, r1
 8006e70:	f7f9 fe92 	bl	8000b98 <__aeabi_d2iz>
 8006e74:	2200      	movs	r2, #0
 8006e76:	4683      	mov	fp, r0
 8006e78:	2300      	movs	r3, #0
 8006e7a:	4630      	mov	r0, r6
 8006e7c:	4639      	mov	r1, r7
 8006e7e:	f7f9 fe4d 	bl	8000b1c <__aeabi_dcmplt>
 8006e82:	b148      	cbz	r0, 8006e98 <_dtoa_r+0x190>
 8006e84:	4658      	mov	r0, fp
 8006e86:	f7f9 fb6d 	bl	8000564 <__aeabi_i2d>
 8006e8a:	4632      	mov	r2, r6
 8006e8c:	463b      	mov	r3, r7
 8006e8e:	f7f9 fe3b 	bl	8000b08 <__aeabi_dcmpeq>
 8006e92:	b908      	cbnz	r0, 8006e98 <_dtoa_r+0x190>
 8006e94:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e98:	f1bb 0f16 	cmp.w	fp, #22
 8006e9c:	d857      	bhi.n	8006f4e <_dtoa_r+0x246>
 8006e9e:	4b5b      	ldr	r3, [pc, #364]	; (800700c <_dtoa_r+0x304>)
 8006ea0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea8:	ec51 0b18 	vmov	r0, r1, d8
 8006eac:	f7f9 fe36 	bl	8000b1c <__aeabi_dcmplt>
 8006eb0:	2800      	cmp	r0, #0
 8006eb2:	d04e      	beq.n	8006f52 <_dtoa_r+0x24a>
 8006eb4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006eb8:	2300      	movs	r3, #0
 8006eba:	930c      	str	r3, [sp, #48]	; 0x30
 8006ebc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006ebe:	1b5b      	subs	r3, r3, r5
 8006ec0:	1e5a      	subs	r2, r3, #1
 8006ec2:	bf45      	ittet	mi
 8006ec4:	f1c3 0301 	rsbmi	r3, r3, #1
 8006ec8:	9305      	strmi	r3, [sp, #20]
 8006eca:	2300      	movpl	r3, #0
 8006ecc:	2300      	movmi	r3, #0
 8006ece:	9206      	str	r2, [sp, #24]
 8006ed0:	bf54      	ite	pl
 8006ed2:	9305      	strpl	r3, [sp, #20]
 8006ed4:	9306      	strmi	r3, [sp, #24]
 8006ed6:	f1bb 0f00 	cmp.w	fp, #0
 8006eda:	db3c      	blt.n	8006f56 <_dtoa_r+0x24e>
 8006edc:	9b06      	ldr	r3, [sp, #24]
 8006ede:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006ee2:	445b      	add	r3, fp
 8006ee4:	9306      	str	r3, [sp, #24]
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	9308      	str	r3, [sp, #32]
 8006eea:	9b07      	ldr	r3, [sp, #28]
 8006eec:	2b09      	cmp	r3, #9
 8006eee:	d868      	bhi.n	8006fc2 <_dtoa_r+0x2ba>
 8006ef0:	2b05      	cmp	r3, #5
 8006ef2:	bfc4      	itt	gt
 8006ef4:	3b04      	subgt	r3, #4
 8006ef6:	9307      	strgt	r3, [sp, #28]
 8006ef8:	9b07      	ldr	r3, [sp, #28]
 8006efa:	f1a3 0302 	sub.w	r3, r3, #2
 8006efe:	bfcc      	ite	gt
 8006f00:	2500      	movgt	r5, #0
 8006f02:	2501      	movle	r5, #1
 8006f04:	2b03      	cmp	r3, #3
 8006f06:	f200 8085 	bhi.w	8007014 <_dtoa_r+0x30c>
 8006f0a:	e8df f003 	tbb	[pc, r3]
 8006f0e:	3b2e      	.short	0x3b2e
 8006f10:	5839      	.short	0x5839
 8006f12:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006f16:	441d      	add	r5, r3
 8006f18:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006f1c:	2b20      	cmp	r3, #32
 8006f1e:	bfc1      	itttt	gt
 8006f20:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006f24:	fa08 f803 	lslgt.w	r8, r8, r3
 8006f28:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006f2c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006f30:	bfd6      	itet	le
 8006f32:	f1c3 0320 	rsble	r3, r3, #32
 8006f36:	ea48 0003 	orrgt.w	r0, r8, r3
 8006f3a:	fa06 f003 	lslle.w	r0, r6, r3
 8006f3e:	f7f9 fb01 	bl	8000544 <__aeabi_ui2d>
 8006f42:	2201      	movs	r2, #1
 8006f44:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006f48:	3d01      	subs	r5, #1
 8006f4a:	920e      	str	r2, [sp, #56]	; 0x38
 8006f4c:	e76f      	b.n	8006e2e <_dtoa_r+0x126>
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e7b3      	b.n	8006eba <_dtoa_r+0x1b2>
 8006f52:	900c      	str	r0, [sp, #48]	; 0x30
 8006f54:	e7b2      	b.n	8006ebc <_dtoa_r+0x1b4>
 8006f56:	9b05      	ldr	r3, [sp, #20]
 8006f58:	eba3 030b 	sub.w	r3, r3, fp
 8006f5c:	9305      	str	r3, [sp, #20]
 8006f5e:	f1cb 0300 	rsb	r3, fp, #0
 8006f62:	9308      	str	r3, [sp, #32]
 8006f64:	2300      	movs	r3, #0
 8006f66:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f68:	e7bf      	b.n	8006eea <_dtoa_r+0x1e2>
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	9309      	str	r3, [sp, #36]	; 0x24
 8006f6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	dc52      	bgt.n	800701a <_dtoa_r+0x312>
 8006f74:	2301      	movs	r3, #1
 8006f76:	9301      	str	r3, [sp, #4]
 8006f78:	9304      	str	r3, [sp, #16]
 8006f7a:	461a      	mov	r2, r3
 8006f7c:	920a      	str	r2, [sp, #40]	; 0x28
 8006f7e:	e00b      	b.n	8006f98 <_dtoa_r+0x290>
 8006f80:	2301      	movs	r3, #1
 8006f82:	e7f3      	b.n	8006f6c <_dtoa_r+0x264>
 8006f84:	2300      	movs	r3, #0
 8006f86:	9309      	str	r3, [sp, #36]	; 0x24
 8006f88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f8a:	445b      	add	r3, fp
 8006f8c:	9301      	str	r3, [sp, #4]
 8006f8e:	3301      	adds	r3, #1
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	9304      	str	r3, [sp, #16]
 8006f94:	bfb8      	it	lt
 8006f96:	2301      	movlt	r3, #1
 8006f98:	69e0      	ldr	r0, [r4, #28]
 8006f9a:	2100      	movs	r1, #0
 8006f9c:	2204      	movs	r2, #4
 8006f9e:	f102 0614 	add.w	r6, r2, #20
 8006fa2:	429e      	cmp	r6, r3
 8006fa4:	d93d      	bls.n	8007022 <_dtoa_r+0x31a>
 8006fa6:	6041      	str	r1, [r0, #4]
 8006fa8:	4620      	mov	r0, r4
 8006faa:	f000 fd9f 	bl	8007aec <_Balloc>
 8006fae:	9000      	str	r0, [sp, #0]
 8006fb0:	2800      	cmp	r0, #0
 8006fb2:	d139      	bne.n	8007028 <_dtoa_r+0x320>
 8006fb4:	4b16      	ldr	r3, [pc, #88]	; (8007010 <_dtoa_r+0x308>)
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	f240 11af 	movw	r1, #431	; 0x1af
 8006fbc:	e6bd      	b.n	8006d3a <_dtoa_r+0x32>
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	e7e1      	b.n	8006f86 <_dtoa_r+0x27e>
 8006fc2:	2501      	movs	r5, #1
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	9307      	str	r3, [sp, #28]
 8006fc8:	9509      	str	r5, [sp, #36]	; 0x24
 8006fca:	f04f 33ff 	mov.w	r3, #4294967295
 8006fce:	9301      	str	r3, [sp, #4]
 8006fd0:	9304      	str	r3, [sp, #16]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	2312      	movs	r3, #18
 8006fd6:	e7d1      	b.n	8006f7c <_dtoa_r+0x274>
 8006fd8:	636f4361 	.word	0x636f4361
 8006fdc:	3fd287a7 	.word	0x3fd287a7
 8006fe0:	8b60c8b3 	.word	0x8b60c8b3
 8006fe4:	3fc68a28 	.word	0x3fc68a28
 8006fe8:	509f79fb 	.word	0x509f79fb
 8006fec:	3fd34413 	.word	0x3fd34413
 8006ff0:	08008ec1 	.word	0x08008ec1
 8006ff4:	08008ed8 	.word	0x08008ed8
 8006ff8:	7ff00000 	.word	0x7ff00000
 8006ffc:	08008ebd 	.word	0x08008ebd
 8007000:	08008eb4 	.word	0x08008eb4
 8007004:	08008e91 	.word	0x08008e91
 8007008:	3ff80000 	.word	0x3ff80000
 800700c:	08008fc8 	.word	0x08008fc8
 8007010:	08008f30 	.word	0x08008f30
 8007014:	2301      	movs	r3, #1
 8007016:	9309      	str	r3, [sp, #36]	; 0x24
 8007018:	e7d7      	b.n	8006fca <_dtoa_r+0x2c2>
 800701a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800701c:	9301      	str	r3, [sp, #4]
 800701e:	9304      	str	r3, [sp, #16]
 8007020:	e7ba      	b.n	8006f98 <_dtoa_r+0x290>
 8007022:	3101      	adds	r1, #1
 8007024:	0052      	lsls	r2, r2, #1
 8007026:	e7ba      	b.n	8006f9e <_dtoa_r+0x296>
 8007028:	69e3      	ldr	r3, [r4, #28]
 800702a:	9a00      	ldr	r2, [sp, #0]
 800702c:	601a      	str	r2, [r3, #0]
 800702e:	9b04      	ldr	r3, [sp, #16]
 8007030:	2b0e      	cmp	r3, #14
 8007032:	f200 80a8 	bhi.w	8007186 <_dtoa_r+0x47e>
 8007036:	2d00      	cmp	r5, #0
 8007038:	f000 80a5 	beq.w	8007186 <_dtoa_r+0x47e>
 800703c:	f1bb 0f00 	cmp.w	fp, #0
 8007040:	dd38      	ble.n	80070b4 <_dtoa_r+0x3ac>
 8007042:	4bc0      	ldr	r3, [pc, #768]	; (8007344 <_dtoa_r+0x63c>)
 8007044:	f00b 020f 	and.w	r2, fp, #15
 8007048:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800704c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007050:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007054:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007058:	d019      	beq.n	800708e <_dtoa_r+0x386>
 800705a:	4bbb      	ldr	r3, [pc, #748]	; (8007348 <_dtoa_r+0x640>)
 800705c:	ec51 0b18 	vmov	r0, r1, d8
 8007060:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007064:	f7f9 fc12 	bl	800088c <__aeabi_ddiv>
 8007068:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800706c:	f008 080f 	and.w	r8, r8, #15
 8007070:	2503      	movs	r5, #3
 8007072:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007348 <_dtoa_r+0x640>
 8007076:	f1b8 0f00 	cmp.w	r8, #0
 800707a:	d10a      	bne.n	8007092 <_dtoa_r+0x38a>
 800707c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007080:	4632      	mov	r2, r6
 8007082:	463b      	mov	r3, r7
 8007084:	f7f9 fc02 	bl	800088c <__aeabi_ddiv>
 8007088:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800708c:	e02b      	b.n	80070e6 <_dtoa_r+0x3de>
 800708e:	2502      	movs	r5, #2
 8007090:	e7ef      	b.n	8007072 <_dtoa_r+0x36a>
 8007092:	f018 0f01 	tst.w	r8, #1
 8007096:	d008      	beq.n	80070aa <_dtoa_r+0x3a2>
 8007098:	4630      	mov	r0, r6
 800709a:	4639      	mov	r1, r7
 800709c:	e9d9 2300 	ldrd	r2, r3, [r9]
 80070a0:	f7f9 faca 	bl	8000638 <__aeabi_dmul>
 80070a4:	3501      	adds	r5, #1
 80070a6:	4606      	mov	r6, r0
 80070a8:	460f      	mov	r7, r1
 80070aa:	ea4f 0868 	mov.w	r8, r8, asr #1
 80070ae:	f109 0908 	add.w	r9, r9, #8
 80070b2:	e7e0      	b.n	8007076 <_dtoa_r+0x36e>
 80070b4:	f000 809f 	beq.w	80071f6 <_dtoa_r+0x4ee>
 80070b8:	f1cb 0600 	rsb	r6, fp, #0
 80070bc:	4ba1      	ldr	r3, [pc, #644]	; (8007344 <_dtoa_r+0x63c>)
 80070be:	4fa2      	ldr	r7, [pc, #648]	; (8007348 <_dtoa_r+0x640>)
 80070c0:	f006 020f 	and.w	r2, r6, #15
 80070c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80070c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070cc:	ec51 0b18 	vmov	r0, r1, d8
 80070d0:	f7f9 fab2 	bl	8000638 <__aeabi_dmul>
 80070d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070d8:	1136      	asrs	r6, r6, #4
 80070da:	2300      	movs	r3, #0
 80070dc:	2502      	movs	r5, #2
 80070de:	2e00      	cmp	r6, #0
 80070e0:	d17e      	bne.n	80071e0 <_dtoa_r+0x4d8>
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d1d0      	bne.n	8007088 <_dtoa_r+0x380>
 80070e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80070e8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	f000 8084 	beq.w	80071fa <_dtoa_r+0x4f2>
 80070f2:	4b96      	ldr	r3, [pc, #600]	; (800734c <_dtoa_r+0x644>)
 80070f4:	2200      	movs	r2, #0
 80070f6:	4640      	mov	r0, r8
 80070f8:	4649      	mov	r1, r9
 80070fa:	f7f9 fd0f 	bl	8000b1c <__aeabi_dcmplt>
 80070fe:	2800      	cmp	r0, #0
 8007100:	d07b      	beq.n	80071fa <_dtoa_r+0x4f2>
 8007102:	9b04      	ldr	r3, [sp, #16]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d078      	beq.n	80071fa <_dtoa_r+0x4f2>
 8007108:	9b01      	ldr	r3, [sp, #4]
 800710a:	2b00      	cmp	r3, #0
 800710c:	dd39      	ble.n	8007182 <_dtoa_r+0x47a>
 800710e:	4b90      	ldr	r3, [pc, #576]	; (8007350 <_dtoa_r+0x648>)
 8007110:	2200      	movs	r2, #0
 8007112:	4640      	mov	r0, r8
 8007114:	4649      	mov	r1, r9
 8007116:	f7f9 fa8f 	bl	8000638 <__aeabi_dmul>
 800711a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800711e:	9e01      	ldr	r6, [sp, #4]
 8007120:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007124:	3501      	adds	r5, #1
 8007126:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800712a:	4628      	mov	r0, r5
 800712c:	f7f9 fa1a 	bl	8000564 <__aeabi_i2d>
 8007130:	4642      	mov	r2, r8
 8007132:	464b      	mov	r3, r9
 8007134:	f7f9 fa80 	bl	8000638 <__aeabi_dmul>
 8007138:	4b86      	ldr	r3, [pc, #536]	; (8007354 <_dtoa_r+0x64c>)
 800713a:	2200      	movs	r2, #0
 800713c:	f7f9 f8c6 	bl	80002cc <__adddf3>
 8007140:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007144:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007148:	9303      	str	r3, [sp, #12]
 800714a:	2e00      	cmp	r6, #0
 800714c:	d158      	bne.n	8007200 <_dtoa_r+0x4f8>
 800714e:	4b82      	ldr	r3, [pc, #520]	; (8007358 <_dtoa_r+0x650>)
 8007150:	2200      	movs	r2, #0
 8007152:	4640      	mov	r0, r8
 8007154:	4649      	mov	r1, r9
 8007156:	f7f9 f8b7 	bl	80002c8 <__aeabi_dsub>
 800715a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800715e:	4680      	mov	r8, r0
 8007160:	4689      	mov	r9, r1
 8007162:	f7f9 fcf9 	bl	8000b58 <__aeabi_dcmpgt>
 8007166:	2800      	cmp	r0, #0
 8007168:	f040 8296 	bne.w	8007698 <_dtoa_r+0x990>
 800716c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007170:	4640      	mov	r0, r8
 8007172:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007176:	4649      	mov	r1, r9
 8007178:	f7f9 fcd0 	bl	8000b1c <__aeabi_dcmplt>
 800717c:	2800      	cmp	r0, #0
 800717e:	f040 8289 	bne.w	8007694 <_dtoa_r+0x98c>
 8007182:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007186:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007188:	2b00      	cmp	r3, #0
 800718a:	f2c0 814e 	blt.w	800742a <_dtoa_r+0x722>
 800718e:	f1bb 0f0e 	cmp.w	fp, #14
 8007192:	f300 814a 	bgt.w	800742a <_dtoa_r+0x722>
 8007196:	4b6b      	ldr	r3, [pc, #428]	; (8007344 <_dtoa_r+0x63c>)
 8007198:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800719c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80071a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	f280 80dc 	bge.w	8007360 <_dtoa_r+0x658>
 80071a8:	9b04      	ldr	r3, [sp, #16]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	f300 80d8 	bgt.w	8007360 <_dtoa_r+0x658>
 80071b0:	f040 826f 	bne.w	8007692 <_dtoa_r+0x98a>
 80071b4:	4b68      	ldr	r3, [pc, #416]	; (8007358 <_dtoa_r+0x650>)
 80071b6:	2200      	movs	r2, #0
 80071b8:	4640      	mov	r0, r8
 80071ba:	4649      	mov	r1, r9
 80071bc:	f7f9 fa3c 	bl	8000638 <__aeabi_dmul>
 80071c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80071c4:	f7f9 fcbe 	bl	8000b44 <__aeabi_dcmpge>
 80071c8:	9e04      	ldr	r6, [sp, #16]
 80071ca:	4637      	mov	r7, r6
 80071cc:	2800      	cmp	r0, #0
 80071ce:	f040 8245 	bne.w	800765c <_dtoa_r+0x954>
 80071d2:	9d00      	ldr	r5, [sp, #0]
 80071d4:	2331      	movs	r3, #49	; 0x31
 80071d6:	f805 3b01 	strb.w	r3, [r5], #1
 80071da:	f10b 0b01 	add.w	fp, fp, #1
 80071de:	e241      	b.n	8007664 <_dtoa_r+0x95c>
 80071e0:	07f2      	lsls	r2, r6, #31
 80071e2:	d505      	bpl.n	80071f0 <_dtoa_r+0x4e8>
 80071e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071e8:	f7f9 fa26 	bl	8000638 <__aeabi_dmul>
 80071ec:	3501      	adds	r5, #1
 80071ee:	2301      	movs	r3, #1
 80071f0:	1076      	asrs	r6, r6, #1
 80071f2:	3708      	adds	r7, #8
 80071f4:	e773      	b.n	80070de <_dtoa_r+0x3d6>
 80071f6:	2502      	movs	r5, #2
 80071f8:	e775      	b.n	80070e6 <_dtoa_r+0x3de>
 80071fa:	9e04      	ldr	r6, [sp, #16]
 80071fc:	465f      	mov	r7, fp
 80071fe:	e792      	b.n	8007126 <_dtoa_r+0x41e>
 8007200:	9900      	ldr	r1, [sp, #0]
 8007202:	4b50      	ldr	r3, [pc, #320]	; (8007344 <_dtoa_r+0x63c>)
 8007204:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007208:	4431      	add	r1, r6
 800720a:	9102      	str	r1, [sp, #8]
 800720c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800720e:	eeb0 9a47 	vmov.f32	s18, s14
 8007212:	eef0 9a67 	vmov.f32	s19, s15
 8007216:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800721a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800721e:	2900      	cmp	r1, #0
 8007220:	d044      	beq.n	80072ac <_dtoa_r+0x5a4>
 8007222:	494e      	ldr	r1, [pc, #312]	; (800735c <_dtoa_r+0x654>)
 8007224:	2000      	movs	r0, #0
 8007226:	f7f9 fb31 	bl	800088c <__aeabi_ddiv>
 800722a:	ec53 2b19 	vmov	r2, r3, d9
 800722e:	f7f9 f84b 	bl	80002c8 <__aeabi_dsub>
 8007232:	9d00      	ldr	r5, [sp, #0]
 8007234:	ec41 0b19 	vmov	d9, r0, r1
 8007238:	4649      	mov	r1, r9
 800723a:	4640      	mov	r0, r8
 800723c:	f7f9 fcac 	bl	8000b98 <__aeabi_d2iz>
 8007240:	4606      	mov	r6, r0
 8007242:	f7f9 f98f 	bl	8000564 <__aeabi_i2d>
 8007246:	4602      	mov	r2, r0
 8007248:	460b      	mov	r3, r1
 800724a:	4640      	mov	r0, r8
 800724c:	4649      	mov	r1, r9
 800724e:	f7f9 f83b 	bl	80002c8 <__aeabi_dsub>
 8007252:	3630      	adds	r6, #48	; 0x30
 8007254:	f805 6b01 	strb.w	r6, [r5], #1
 8007258:	ec53 2b19 	vmov	r2, r3, d9
 800725c:	4680      	mov	r8, r0
 800725e:	4689      	mov	r9, r1
 8007260:	f7f9 fc5c 	bl	8000b1c <__aeabi_dcmplt>
 8007264:	2800      	cmp	r0, #0
 8007266:	d164      	bne.n	8007332 <_dtoa_r+0x62a>
 8007268:	4642      	mov	r2, r8
 800726a:	464b      	mov	r3, r9
 800726c:	4937      	ldr	r1, [pc, #220]	; (800734c <_dtoa_r+0x644>)
 800726e:	2000      	movs	r0, #0
 8007270:	f7f9 f82a 	bl	80002c8 <__aeabi_dsub>
 8007274:	ec53 2b19 	vmov	r2, r3, d9
 8007278:	f7f9 fc50 	bl	8000b1c <__aeabi_dcmplt>
 800727c:	2800      	cmp	r0, #0
 800727e:	f040 80b6 	bne.w	80073ee <_dtoa_r+0x6e6>
 8007282:	9b02      	ldr	r3, [sp, #8]
 8007284:	429d      	cmp	r5, r3
 8007286:	f43f af7c 	beq.w	8007182 <_dtoa_r+0x47a>
 800728a:	4b31      	ldr	r3, [pc, #196]	; (8007350 <_dtoa_r+0x648>)
 800728c:	ec51 0b19 	vmov	r0, r1, d9
 8007290:	2200      	movs	r2, #0
 8007292:	f7f9 f9d1 	bl	8000638 <__aeabi_dmul>
 8007296:	4b2e      	ldr	r3, [pc, #184]	; (8007350 <_dtoa_r+0x648>)
 8007298:	ec41 0b19 	vmov	d9, r0, r1
 800729c:	2200      	movs	r2, #0
 800729e:	4640      	mov	r0, r8
 80072a0:	4649      	mov	r1, r9
 80072a2:	f7f9 f9c9 	bl	8000638 <__aeabi_dmul>
 80072a6:	4680      	mov	r8, r0
 80072a8:	4689      	mov	r9, r1
 80072aa:	e7c5      	b.n	8007238 <_dtoa_r+0x530>
 80072ac:	ec51 0b17 	vmov	r0, r1, d7
 80072b0:	f7f9 f9c2 	bl	8000638 <__aeabi_dmul>
 80072b4:	9b02      	ldr	r3, [sp, #8]
 80072b6:	9d00      	ldr	r5, [sp, #0]
 80072b8:	930f      	str	r3, [sp, #60]	; 0x3c
 80072ba:	ec41 0b19 	vmov	d9, r0, r1
 80072be:	4649      	mov	r1, r9
 80072c0:	4640      	mov	r0, r8
 80072c2:	f7f9 fc69 	bl	8000b98 <__aeabi_d2iz>
 80072c6:	4606      	mov	r6, r0
 80072c8:	f7f9 f94c 	bl	8000564 <__aeabi_i2d>
 80072cc:	3630      	adds	r6, #48	; 0x30
 80072ce:	4602      	mov	r2, r0
 80072d0:	460b      	mov	r3, r1
 80072d2:	4640      	mov	r0, r8
 80072d4:	4649      	mov	r1, r9
 80072d6:	f7f8 fff7 	bl	80002c8 <__aeabi_dsub>
 80072da:	f805 6b01 	strb.w	r6, [r5], #1
 80072de:	9b02      	ldr	r3, [sp, #8]
 80072e0:	429d      	cmp	r5, r3
 80072e2:	4680      	mov	r8, r0
 80072e4:	4689      	mov	r9, r1
 80072e6:	f04f 0200 	mov.w	r2, #0
 80072ea:	d124      	bne.n	8007336 <_dtoa_r+0x62e>
 80072ec:	4b1b      	ldr	r3, [pc, #108]	; (800735c <_dtoa_r+0x654>)
 80072ee:	ec51 0b19 	vmov	r0, r1, d9
 80072f2:	f7f8 ffeb 	bl	80002cc <__adddf3>
 80072f6:	4602      	mov	r2, r0
 80072f8:	460b      	mov	r3, r1
 80072fa:	4640      	mov	r0, r8
 80072fc:	4649      	mov	r1, r9
 80072fe:	f7f9 fc2b 	bl	8000b58 <__aeabi_dcmpgt>
 8007302:	2800      	cmp	r0, #0
 8007304:	d173      	bne.n	80073ee <_dtoa_r+0x6e6>
 8007306:	ec53 2b19 	vmov	r2, r3, d9
 800730a:	4914      	ldr	r1, [pc, #80]	; (800735c <_dtoa_r+0x654>)
 800730c:	2000      	movs	r0, #0
 800730e:	f7f8 ffdb 	bl	80002c8 <__aeabi_dsub>
 8007312:	4602      	mov	r2, r0
 8007314:	460b      	mov	r3, r1
 8007316:	4640      	mov	r0, r8
 8007318:	4649      	mov	r1, r9
 800731a:	f7f9 fbff 	bl	8000b1c <__aeabi_dcmplt>
 800731e:	2800      	cmp	r0, #0
 8007320:	f43f af2f 	beq.w	8007182 <_dtoa_r+0x47a>
 8007324:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007326:	1e6b      	subs	r3, r5, #1
 8007328:	930f      	str	r3, [sp, #60]	; 0x3c
 800732a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800732e:	2b30      	cmp	r3, #48	; 0x30
 8007330:	d0f8      	beq.n	8007324 <_dtoa_r+0x61c>
 8007332:	46bb      	mov	fp, r7
 8007334:	e04a      	b.n	80073cc <_dtoa_r+0x6c4>
 8007336:	4b06      	ldr	r3, [pc, #24]	; (8007350 <_dtoa_r+0x648>)
 8007338:	f7f9 f97e 	bl	8000638 <__aeabi_dmul>
 800733c:	4680      	mov	r8, r0
 800733e:	4689      	mov	r9, r1
 8007340:	e7bd      	b.n	80072be <_dtoa_r+0x5b6>
 8007342:	bf00      	nop
 8007344:	08008fc8 	.word	0x08008fc8
 8007348:	08008fa0 	.word	0x08008fa0
 800734c:	3ff00000 	.word	0x3ff00000
 8007350:	40240000 	.word	0x40240000
 8007354:	401c0000 	.word	0x401c0000
 8007358:	40140000 	.word	0x40140000
 800735c:	3fe00000 	.word	0x3fe00000
 8007360:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007364:	9d00      	ldr	r5, [sp, #0]
 8007366:	4642      	mov	r2, r8
 8007368:	464b      	mov	r3, r9
 800736a:	4630      	mov	r0, r6
 800736c:	4639      	mov	r1, r7
 800736e:	f7f9 fa8d 	bl	800088c <__aeabi_ddiv>
 8007372:	f7f9 fc11 	bl	8000b98 <__aeabi_d2iz>
 8007376:	9001      	str	r0, [sp, #4]
 8007378:	f7f9 f8f4 	bl	8000564 <__aeabi_i2d>
 800737c:	4642      	mov	r2, r8
 800737e:	464b      	mov	r3, r9
 8007380:	f7f9 f95a 	bl	8000638 <__aeabi_dmul>
 8007384:	4602      	mov	r2, r0
 8007386:	460b      	mov	r3, r1
 8007388:	4630      	mov	r0, r6
 800738a:	4639      	mov	r1, r7
 800738c:	f7f8 ff9c 	bl	80002c8 <__aeabi_dsub>
 8007390:	9e01      	ldr	r6, [sp, #4]
 8007392:	9f04      	ldr	r7, [sp, #16]
 8007394:	3630      	adds	r6, #48	; 0x30
 8007396:	f805 6b01 	strb.w	r6, [r5], #1
 800739a:	9e00      	ldr	r6, [sp, #0]
 800739c:	1bae      	subs	r6, r5, r6
 800739e:	42b7      	cmp	r7, r6
 80073a0:	4602      	mov	r2, r0
 80073a2:	460b      	mov	r3, r1
 80073a4:	d134      	bne.n	8007410 <_dtoa_r+0x708>
 80073a6:	f7f8 ff91 	bl	80002cc <__adddf3>
 80073aa:	4642      	mov	r2, r8
 80073ac:	464b      	mov	r3, r9
 80073ae:	4606      	mov	r6, r0
 80073b0:	460f      	mov	r7, r1
 80073b2:	f7f9 fbd1 	bl	8000b58 <__aeabi_dcmpgt>
 80073b6:	b9c8      	cbnz	r0, 80073ec <_dtoa_r+0x6e4>
 80073b8:	4642      	mov	r2, r8
 80073ba:	464b      	mov	r3, r9
 80073bc:	4630      	mov	r0, r6
 80073be:	4639      	mov	r1, r7
 80073c0:	f7f9 fba2 	bl	8000b08 <__aeabi_dcmpeq>
 80073c4:	b110      	cbz	r0, 80073cc <_dtoa_r+0x6c4>
 80073c6:	9b01      	ldr	r3, [sp, #4]
 80073c8:	07db      	lsls	r3, r3, #31
 80073ca:	d40f      	bmi.n	80073ec <_dtoa_r+0x6e4>
 80073cc:	4651      	mov	r1, sl
 80073ce:	4620      	mov	r0, r4
 80073d0:	f000 fbcc 	bl	8007b6c <_Bfree>
 80073d4:	2300      	movs	r3, #0
 80073d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80073d8:	702b      	strb	r3, [r5, #0]
 80073da:	f10b 0301 	add.w	r3, fp, #1
 80073de:	6013      	str	r3, [r2, #0]
 80073e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	f43f ace2 	beq.w	8006dac <_dtoa_r+0xa4>
 80073e8:	601d      	str	r5, [r3, #0]
 80073ea:	e4df      	b.n	8006dac <_dtoa_r+0xa4>
 80073ec:	465f      	mov	r7, fp
 80073ee:	462b      	mov	r3, r5
 80073f0:	461d      	mov	r5, r3
 80073f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80073f6:	2a39      	cmp	r2, #57	; 0x39
 80073f8:	d106      	bne.n	8007408 <_dtoa_r+0x700>
 80073fa:	9a00      	ldr	r2, [sp, #0]
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d1f7      	bne.n	80073f0 <_dtoa_r+0x6e8>
 8007400:	9900      	ldr	r1, [sp, #0]
 8007402:	2230      	movs	r2, #48	; 0x30
 8007404:	3701      	adds	r7, #1
 8007406:	700a      	strb	r2, [r1, #0]
 8007408:	781a      	ldrb	r2, [r3, #0]
 800740a:	3201      	adds	r2, #1
 800740c:	701a      	strb	r2, [r3, #0]
 800740e:	e790      	b.n	8007332 <_dtoa_r+0x62a>
 8007410:	4ba3      	ldr	r3, [pc, #652]	; (80076a0 <_dtoa_r+0x998>)
 8007412:	2200      	movs	r2, #0
 8007414:	f7f9 f910 	bl	8000638 <__aeabi_dmul>
 8007418:	2200      	movs	r2, #0
 800741a:	2300      	movs	r3, #0
 800741c:	4606      	mov	r6, r0
 800741e:	460f      	mov	r7, r1
 8007420:	f7f9 fb72 	bl	8000b08 <__aeabi_dcmpeq>
 8007424:	2800      	cmp	r0, #0
 8007426:	d09e      	beq.n	8007366 <_dtoa_r+0x65e>
 8007428:	e7d0      	b.n	80073cc <_dtoa_r+0x6c4>
 800742a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800742c:	2a00      	cmp	r2, #0
 800742e:	f000 80ca 	beq.w	80075c6 <_dtoa_r+0x8be>
 8007432:	9a07      	ldr	r2, [sp, #28]
 8007434:	2a01      	cmp	r2, #1
 8007436:	f300 80ad 	bgt.w	8007594 <_dtoa_r+0x88c>
 800743a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800743c:	2a00      	cmp	r2, #0
 800743e:	f000 80a5 	beq.w	800758c <_dtoa_r+0x884>
 8007442:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007446:	9e08      	ldr	r6, [sp, #32]
 8007448:	9d05      	ldr	r5, [sp, #20]
 800744a:	9a05      	ldr	r2, [sp, #20]
 800744c:	441a      	add	r2, r3
 800744e:	9205      	str	r2, [sp, #20]
 8007450:	9a06      	ldr	r2, [sp, #24]
 8007452:	2101      	movs	r1, #1
 8007454:	441a      	add	r2, r3
 8007456:	4620      	mov	r0, r4
 8007458:	9206      	str	r2, [sp, #24]
 800745a:	f000 fc3d 	bl	8007cd8 <__i2b>
 800745e:	4607      	mov	r7, r0
 8007460:	b165      	cbz	r5, 800747c <_dtoa_r+0x774>
 8007462:	9b06      	ldr	r3, [sp, #24]
 8007464:	2b00      	cmp	r3, #0
 8007466:	dd09      	ble.n	800747c <_dtoa_r+0x774>
 8007468:	42ab      	cmp	r3, r5
 800746a:	9a05      	ldr	r2, [sp, #20]
 800746c:	bfa8      	it	ge
 800746e:	462b      	movge	r3, r5
 8007470:	1ad2      	subs	r2, r2, r3
 8007472:	9205      	str	r2, [sp, #20]
 8007474:	9a06      	ldr	r2, [sp, #24]
 8007476:	1aed      	subs	r5, r5, r3
 8007478:	1ad3      	subs	r3, r2, r3
 800747a:	9306      	str	r3, [sp, #24]
 800747c:	9b08      	ldr	r3, [sp, #32]
 800747e:	b1f3      	cbz	r3, 80074be <_dtoa_r+0x7b6>
 8007480:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007482:	2b00      	cmp	r3, #0
 8007484:	f000 80a3 	beq.w	80075ce <_dtoa_r+0x8c6>
 8007488:	2e00      	cmp	r6, #0
 800748a:	dd10      	ble.n	80074ae <_dtoa_r+0x7a6>
 800748c:	4639      	mov	r1, r7
 800748e:	4632      	mov	r2, r6
 8007490:	4620      	mov	r0, r4
 8007492:	f000 fce1 	bl	8007e58 <__pow5mult>
 8007496:	4652      	mov	r2, sl
 8007498:	4601      	mov	r1, r0
 800749a:	4607      	mov	r7, r0
 800749c:	4620      	mov	r0, r4
 800749e:	f000 fc31 	bl	8007d04 <__multiply>
 80074a2:	4651      	mov	r1, sl
 80074a4:	4680      	mov	r8, r0
 80074a6:	4620      	mov	r0, r4
 80074a8:	f000 fb60 	bl	8007b6c <_Bfree>
 80074ac:	46c2      	mov	sl, r8
 80074ae:	9b08      	ldr	r3, [sp, #32]
 80074b0:	1b9a      	subs	r2, r3, r6
 80074b2:	d004      	beq.n	80074be <_dtoa_r+0x7b6>
 80074b4:	4651      	mov	r1, sl
 80074b6:	4620      	mov	r0, r4
 80074b8:	f000 fcce 	bl	8007e58 <__pow5mult>
 80074bc:	4682      	mov	sl, r0
 80074be:	2101      	movs	r1, #1
 80074c0:	4620      	mov	r0, r4
 80074c2:	f000 fc09 	bl	8007cd8 <__i2b>
 80074c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	4606      	mov	r6, r0
 80074cc:	f340 8081 	ble.w	80075d2 <_dtoa_r+0x8ca>
 80074d0:	461a      	mov	r2, r3
 80074d2:	4601      	mov	r1, r0
 80074d4:	4620      	mov	r0, r4
 80074d6:	f000 fcbf 	bl	8007e58 <__pow5mult>
 80074da:	9b07      	ldr	r3, [sp, #28]
 80074dc:	2b01      	cmp	r3, #1
 80074de:	4606      	mov	r6, r0
 80074e0:	dd7a      	ble.n	80075d8 <_dtoa_r+0x8d0>
 80074e2:	f04f 0800 	mov.w	r8, #0
 80074e6:	6933      	ldr	r3, [r6, #16]
 80074e8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80074ec:	6918      	ldr	r0, [r3, #16]
 80074ee:	f000 fba5 	bl	8007c3c <__hi0bits>
 80074f2:	f1c0 0020 	rsb	r0, r0, #32
 80074f6:	9b06      	ldr	r3, [sp, #24]
 80074f8:	4418      	add	r0, r3
 80074fa:	f010 001f 	ands.w	r0, r0, #31
 80074fe:	f000 8094 	beq.w	800762a <_dtoa_r+0x922>
 8007502:	f1c0 0320 	rsb	r3, r0, #32
 8007506:	2b04      	cmp	r3, #4
 8007508:	f340 8085 	ble.w	8007616 <_dtoa_r+0x90e>
 800750c:	9b05      	ldr	r3, [sp, #20]
 800750e:	f1c0 001c 	rsb	r0, r0, #28
 8007512:	4403      	add	r3, r0
 8007514:	9305      	str	r3, [sp, #20]
 8007516:	9b06      	ldr	r3, [sp, #24]
 8007518:	4403      	add	r3, r0
 800751a:	4405      	add	r5, r0
 800751c:	9306      	str	r3, [sp, #24]
 800751e:	9b05      	ldr	r3, [sp, #20]
 8007520:	2b00      	cmp	r3, #0
 8007522:	dd05      	ble.n	8007530 <_dtoa_r+0x828>
 8007524:	4651      	mov	r1, sl
 8007526:	461a      	mov	r2, r3
 8007528:	4620      	mov	r0, r4
 800752a:	f000 fcef 	bl	8007f0c <__lshift>
 800752e:	4682      	mov	sl, r0
 8007530:	9b06      	ldr	r3, [sp, #24]
 8007532:	2b00      	cmp	r3, #0
 8007534:	dd05      	ble.n	8007542 <_dtoa_r+0x83a>
 8007536:	4631      	mov	r1, r6
 8007538:	461a      	mov	r2, r3
 800753a:	4620      	mov	r0, r4
 800753c:	f000 fce6 	bl	8007f0c <__lshift>
 8007540:	4606      	mov	r6, r0
 8007542:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007544:	2b00      	cmp	r3, #0
 8007546:	d072      	beq.n	800762e <_dtoa_r+0x926>
 8007548:	4631      	mov	r1, r6
 800754a:	4650      	mov	r0, sl
 800754c:	f000 fd4a 	bl	8007fe4 <__mcmp>
 8007550:	2800      	cmp	r0, #0
 8007552:	da6c      	bge.n	800762e <_dtoa_r+0x926>
 8007554:	2300      	movs	r3, #0
 8007556:	4651      	mov	r1, sl
 8007558:	220a      	movs	r2, #10
 800755a:	4620      	mov	r0, r4
 800755c:	f000 fb28 	bl	8007bb0 <__multadd>
 8007560:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007562:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007566:	4682      	mov	sl, r0
 8007568:	2b00      	cmp	r3, #0
 800756a:	f000 81b0 	beq.w	80078ce <_dtoa_r+0xbc6>
 800756e:	2300      	movs	r3, #0
 8007570:	4639      	mov	r1, r7
 8007572:	220a      	movs	r2, #10
 8007574:	4620      	mov	r0, r4
 8007576:	f000 fb1b 	bl	8007bb0 <__multadd>
 800757a:	9b01      	ldr	r3, [sp, #4]
 800757c:	2b00      	cmp	r3, #0
 800757e:	4607      	mov	r7, r0
 8007580:	f300 8096 	bgt.w	80076b0 <_dtoa_r+0x9a8>
 8007584:	9b07      	ldr	r3, [sp, #28]
 8007586:	2b02      	cmp	r3, #2
 8007588:	dc59      	bgt.n	800763e <_dtoa_r+0x936>
 800758a:	e091      	b.n	80076b0 <_dtoa_r+0x9a8>
 800758c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800758e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007592:	e758      	b.n	8007446 <_dtoa_r+0x73e>
 8007594:	9b04      	ldr	r3, [sp, #16]
 8007596:	1e5e      	subs	r6, r3, #1
 8007598:	9b08      	ldr	r3, [sp, #32]
 800759a:	42b3      	cmp	r3, r6
 800759c:	bfbf      	itttt	lt
 800759e:	9b08      	ldrlt	r3, [sp, #32]
 80075a0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80075a2:	9608      	strlt	r6, [sp, #32]
 80075a4:	1af3      	sublt	r3, r6, r3
 80075a6:	bfb4      	ite	lt
 80075a8:	18d2      	addlt	r2, r2, r3
 80075aa:	1b9e      	subge	r6, r3, r6
 80075ac:	9b04      	ldr	r3, [sp, #16]
 80075ae:	bfbc      	itt	lt
 80075b0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80075b2:	2600      	movlt	r6, #0
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	bfb7      	itett	lt
 80075b8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80075bc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80075c0:	1a9d      	sublt	r5, r3, r2
 80075c2:	2300      	movlt	r3, #0
 80075c4:	e741      	b.n	800744a <_dtoa_r+0x742>
 80075c6:	9e08      	ldr	r6, [sp, #32]
 80075c8:	9d05      	ldr	r5, [sp, #20]
 80075ca:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80075cc:	e748      	b.n	8007460 <_dtoa_r+0x758>
 80075ce:	9a08      	ldr	r2, [sp, #32]
 80075d0:	e770      	b.n	80074b4 <_dtoa_r+0x7ac>
 80075d2:	9b07      	ldr	r3, [sp, #28]
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	dc19      	bgt.n	800760c <_dtoa_r+0x904>
 80075d8:	9b02      	ldr	r3, [sp, #8]
 80075da:	b9bb      	cbnz	r3, 800760c <_dtoa_r+0x904>
 80075dc:	9b03      	ldr	r3, [sp, #12]
 80075de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075e2:	b99b      	cbnz	r3, 800760c <_dtoa_r+0x904>
 80075e4:	9b03      	ldr	r3, [sp, #12]
 80075e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80075ea:	0d1b      	lsrs	r3, r3, #20
 80075ec:	051b      	lsls	r3, r3, #20
 80075ee:	b183      	cbz	r3, 8007612 <_dtoa_r+0x90a>
 80075f0:	9b05      	ldr	r3, [sp, #20]
 80075f2:	3301      	adds	r3, #1
 80075f4:	9305      	str	r3, [sp, #20]
 80075f6:	9b06      	ldr	r3, [sp, #24]
 80075f8:	3301      	adds	r3, #1
 80075fa:	9306      	str	r3, [sp, #24]
 80075fc:	f04f 0801 	mov.w	r8, #1
 8007600:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007602:	2b00      	cmp	r3, #0
 8007604:	f47f af6f 	bne.w	80074e6 <_dtoa_r+0x7de>
 8007608:	2001      	movs	r0, #1
 800760a:	e774      	b.n	80074f6 <_dtoa_r+0x7ee>
 800760c:	f04f 0800 	mov.w	r8, #0
 8007610:	e7f6      	b.n	8007600 <_dtoa_r+0x8f8>
 8007612:	4698      	mov	r8, r3
 8007614:	e7f4      	b.n	8007600 <_dtoa_r+0x8f8>
 8007616:	d082      	beq.n	800751e <_dtoa_r+0x816>
 8007618:	9a05      	ldr	r2, [sp, #20]
 800761a:	331c      	adds	r3, #28
 800761c:	441a      	add	r2, r3
 800761e:	9205      	str	r2, [sp, #20]
 8007620:	9a06      	ldr	r2, [sp, #24]
 8007622:	441a      	add	r2, r3
 8007624:	441d      	add	r5, r3
 8007626:	9206      	str	r2, [sp, #24]
 8007628:	e779      	b.n	800751e <_dtoa_r+0x816>
 800762a:	4603      	mov	r3, r0
 800762c:	e7f4      	b.n	8007618 <_dtoa_r+0x910>
 800762e:	9b04      	ldr	r3, [sp, #16]
 8007630:	2b00      	cmp	r3, #0
 8007632:	dc37      	bgt.n	80076a4 <_dtoa_r+0x99c>
 8007634:	9b07      	ldr	r3, [sp, #28]
 8007636:	2b02      	cmp	r3, #2
 8007638:	dd34      	ble.n	80076a4 <_dtoa_r+0x99c>
 800763a:	9b04      	ldr	r3, [sp, #16]
 800763c:	9301      	str	r3, [sp, #4]
 800763e:	9b01      	ldr	r3, [sp, #4]
 8007640:	b963      	cbnz	r3, 800765c <_dtoa_r+0x954>
 8007642:	4631      	mov	r1, r6
 8007644:	2205      	movs	r2, #5
 8007646:	4620      	mov	r0, r4
 8007648:	f000 fab2 	bl	8007bb0 <__multadd>
 800764c:	4601      	mov	r1, r0
 800764e:	4606      	mov	r6, r0
 8007650:	4650      	mov	r0, sl
 8007652:	f000 fcc7 	bl	8007fe4 <__mcmp>
 8007656:	2800      	cmp	r0, #0
 8007658:	f73f adbb 	bgt.w	80071d2 <_dtoa_r+0x4ca>
 800765c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800765e:	9d00      	ldr	r5, [sp, #0]
 8007660:	ea6f 0b03 	mvn.w	fp, r3
 8007664:	f04f 0800 	mov.w	r8, #0
 8007668:	4631      	mov	r1, r6
 800766a:	4620      	mov	r0, r4
 800766c:	f000 fa7e 	bl	8007b6c <_Bfree>
 8007670:	2f00      	cmp	r7, #0
 8007672:	f43f aeab 	beq.w	80073cc <_dtoa_r+0x6c4>
 8007676:	f1b8 0f00 	cmp.w	r8, #0
 800767a:	d005      	beq.n	8007688 <_dtoa_r+0x980>
 800767c:	45b8      	cmp	r8, r7
 800767e:	d003      	beq.n	8007688 <_dtoa_r+0x980>
 8007680:	4641      	mov	r1, r8
 8007682:	4620      	mov	r0, r4
 8007684:	f000 fa72 	bl	8007b6c <_Bfree>
 8007688:	4639      	mov	r1, r7
 800768a:	4620      	mov	r0, r4
 800768c:	f000 fa6e 	bl	8007b6c <_Bfree>
 8007690:	e69c      	b.n	80073cc <_dtoa_r+0x6c4>
 8007692:	2600      	movs	r6, #0
 8007694:	4637      	mov	r7, r6
 8007696:	e7e1      	b.n	800765c <_dtoa_r+0x954>
 8007698:	46bb      	mov	fp, r7
 800769a:	4637      	mov	r7, r6
 800769c:	e599      	b.n	80071d2 <_dtoa_r+0x4ca>
 800769e:	bf00      	nop
 80076a0:	40240000 	.word	0x40240000
 80076a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	f000 80c8 	beq.w	800783c <_dtoa_r+0xb34>
 80076ac:	9b04      	ldr	r3, [sp, #16]
 80076ae:	9301      	str	r3, [sp, #4]
 80076b0:	2d00      	cmp	r5, #0
 80076b2:	dd05      	ble.n	80076c0 <_dtoa_r+0x9b8>
 80076b4:	4639      	mov	r1, r7
 80076b6:	462a      	mov	r2, r5
 80076b8:	4620      	mov	r0, r4
 80076ba:	f000 fc27 	bl	8007f0c <__lshift>
 80076be:	4607      	mov	r7, r0
 80076c0:	f1b8 0f00 	cmp.w	r8, #0
 80076c4:	d05b      	beq.n	800777e <_dtoa_r+0xa76>
 80076c6:	6879      	ldr	r1, [r7, #4]
 80076c8:	4620      	mov	r0, r4
 80076ca:	f000 fa0f 	bl	8007aec <_Balloc>
 80076ce:	4605      	mov	r5, r0
 80076d0:	b928      	cbnz	r0, 80076de <_dtoa_r+0x9d6>
 80076d2:	4b83      	ldr	r3, [pc, #524]	; (80078e0 <_dtoa_r+0xbd8>)
 80076d4:	4602      	mov	r2, r0
 80076d6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80076da:	f7ff bb2e 	b.w	8006d3a <_dtoa_r+0x32>
 80076de:	693a      	ldr	r2, [r7, #16]
 80076e0:	3202      	adds	r2, #2
 80076e2:	0092      	lsls	r2, r2, #2
 80076e4:	f107 010c 	add.w	r1, r7, #12
 80076e8:	300c      	adds	r0, #12
 80076ea:	f001 f813 	bl	8008714 <memcpy>
 80076ee:	2201      	movs	r2, #1
 80076f0:	4629      	mov	r1, r5
 80076f2:	4620      	mov	r0, r4
 80076f4:	f000 fc0a 	bl	8007f0c <__lshift>
 80076f8:	9b00      	ldr	r3, [sp, #0]
 80076fa:	3301      	adds	r3, #1
 80076fc:	9304      	str	r3, [sp, #16]
 80076fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007702:	4413      	add	r3, r2
 8007704:	9308      	str	r3, [sp, #32]
 8007706:	9b02      	ldr	r3, [sp, #8]
 8007708:	f003 0301 	and.w	r3, r3, #1
 800770c:	46b8      	mov	r8, r7
 800770e:	9306      	str	r3, [sp, #24]
 8007710:	4607      	mov	r7, r0
 8007712:	9b04      	ldr	r3, [sp, #16]
 8007714:	4631      	mov	r1, r6
 8007716:	3b01      	subs	r3, #1
 8007718:	4650      	mov	r0, sl
 800771a:	9301      	str	r3, [sp, #4]
 800771c:	f7ff fa69 	bl	8006bf2 <quorem>
 8007720:	4641      	mov	r1, r8
 8007722:	9002      	str	r0, [sp, #8]
 8007724:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007728:	4650      	mov	r0, sl
 800772a:	f000 fc5b 	bl	8007fe4 <__mcmp>
 800772e:	463a      	mov	r2, r7
 8007730:	9005      	str	r0, [sp, #20]
 8007732:	4631      	mov	r1, r6
 8007734:	4620      	mov	r0, r4
 8007736:	f000 fc71 	bl	800801c <__mdiff>
 800773a:	68c2      	ldr	r2, [r0, #12]
 800773c:	4605      	mov	r5, r0
 800773e:	bb02      	cbnz	r2, 8007782 <_dtoa_r+0xa7a>
 8007740:	4601      	mov	r1, r0
 8007742:	4650      	mov	r0, sl
 8007744:	f000 fc4e 	bl	8007fe4 <__mcmp>
 8007748:	4602      	mov	r2, r0
 800774a:	4629      	mov	r1, r5
 800774c:	4620      	mov	r0, r4
 800774e:	9209      	str	r2, [sp, #36]	; 0x24
 8007750:	f000 fa0c 	bl	8007b6c <_Bfree>
 8007754:	9b07      	ldr	r3, [sp, #28]
 8007756:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007758:	9d04      	ldr	r5, [sp, #16]
 800775a:	ea43 0102 	orr.w	r1, r3, r2
 800775e:	9b06      	ldr	r3, [sp, #24]
 8007760:	4319      	orrs	r1, r3
 8007762:	d110      	bne.n	8007786 <_dtoa_r+0xa7e>
 8007764:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007768:	d029      	beq.n	80077be <_dtoa_r+0xab6>
 800776a:	9b05      	ldr	r3, [sp, #20]
 800776c:	2b00      	cmp	r3, #0
 800776e:	dd02      	ble.n	8007776 <_dtoa_r+0xa6e>
 8007770:	9b02      	ldr	r3, [sp, #8]
 8007772:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007776:	9b01      	ldr	r3, [sp, #4]
 8007778:	f883 9000 	strb.w	r9, [r3]
 800777c:	e774      	b.n	8007668 <_dtoa_r+0x960>
 800777e:	4638      	mov	r0, r7
 8007780:	e7ba      	b.n	80076f8 <_dtoa_r+0x9f0>
 8007782:	2201      	movs	r2, #1
 8007784:	e7e1      	b.n	800774a <_dtoa_r+0xa42>
 8007786:	9b05      	ldr	r3, [sp, #20]
 8007788:	2b00      	cmp	r3, #0
 800778a:	db04      	blt.n	8007796 <_dtoa_r+0xa8e>
 800778c:	9907      	ldr	r1, [sp, #28]
 800778e:	430b      	orrs	r3, r1
 8007790:	9906      	ldr	r1, [sp, #24]
 8007792:	430b      	orrs	r3, r1
 8007794:	d120      	bne.n	80077d8 <_dtoa_r+0xad0>
 8007796:	2a00      	cmp	r2, #0
 8007798:	dded      	ble.n	8007776 <_dtoa_r+0xa6e>
 800779a:	4651      	mov	r1, sl
 800779c:	2201      	movs	r2, #1
 800779e:	4620      	mov	r0, r4
 80077a0:	f000 fbb4 	bl	8007f0c <__lshift>
 80077a4:	4631      	mov	r1, r6
 80077a6:	4682      	mov	sl, r0
 80077a8:	f000 fc1c 	bl	8007fe4 <__mcmp>
 80077ac:	2800      	cmp	r0, #0
 80077ae:	dc03      	bgt.n	80077b8 <_dtoa_r+0xab0>
 80077b0:	d1e1      	bne.n	8007776 <_dtoa_r+0xa6e>
 80077b2:	f019 0f01 	tst.w	r9, #1
 80077b6:	d0de      	beq.n	8007776 <_dtoa_r+0xa6e>
 80077b8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80077bc:	d1d8      	bne.n	8007770 <_dtoa_r+0xa68>
 80077be:	9a01      	ldr	r2, [sp, #4]
 80077c0:	2339      	movs	r3, #57	; 0x39
 80077c2:	7013      	strb	r3, [r2, #0]
 80077c4:	462b      	mov	r3, r5
 80077c6:	461d      	mov	r5, r3
 80077c8:	3b01      	subs	r3, #1
 80077ca:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80077ce:	2a39      	cmp	r2, #57	; 0x39
 80077d0:	d06c      	beq.n	80078ac <_dtoa_r+0xba4>
 80077d2:	3201      	adds	r2, #1
 80077d4:	701a      	strb	r2, [r3, #0]
 80077d6:	e747      	b.n	8007668 <_dtoa_r+0x960>
 80077d8:	2a00      	cmp	r2, #0
 80077da:	dd07      	ble.n	80077ec <_dtoa_r+0xae4>
 80077dc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80077e0:	d0ed      	beq.n	80077be <_dtoa_r+0xab6>
 80077e2:	9a01      	ldr	r2, [sp, #4]
 80077e4:	f109 0301 	add.w	r3, r9, #1
 80077e8:	7013      	strb	r3, [r2, #0]
 80077ea:	e73d      	b.n	8007668 <_dtoa_r+0x960>
 80077ec:	9b04      	ldr	r3, [sp, #16]
 80077ee:	9a08      	ldr	r2, [sp, #32]
 80077f0:	f803 9c01 	strb.w	r9, [r3, #-1]
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d043      	beq.n	8007880 <_dtoa_r+0xb78>
 80077f8:	4651      	mov	r1, sl
 80077fa:	2300      	movs	r3, #0
 80077fc:	220a      	movs	r2, #10
 80077fe:	4620      	mov	r0, r4
 8007800:	f000 f9d6 	bl	8007bb0 <__multadd>
 8007804:	45b8      	cmp	r8, r7
 8007806:	4682      	mov	sl, r0
 8007808:	f04f 0300 	mov.w	r3, #0
 800780c:	f04f 020a 	mov.w	r2, #10
 8007810:	4641      	mov	r1, r8
 8007812:	4620      	mov	r0, r4
 8007814:	d107      	bne.n	8007826 <_dtoa_r+0xb1e>
 8007816:	f000 f9cb 	bl	8007bb0 <__multadd>
 800781a:	4680      	mov	r8, r0
 800781c:	4607      	mov	r7, r0
 800781e:	9b04      	ldr	r3, [sp, #16]
 8007820:	3301      	adds	r3, #1
 8007822:	9304      	str	r3, [sp, #16]
 8007824:	e775      	b.n	8007712 <_dtoa_r+0xa0a>
 8007826:	f000 f9c3 	bl	8007bb0 <__multadd>
 800782a:	4639      	mov	r1, r7
 800782c:	4680      	mov	r8, r0
 800782e:	2300      	movs	r3, #0
 8007830:	220a      	movs	r2, #10
 8007832:	4620      	mov	r0, r4
 8007834:	f000 f9bc 	bl	8007bb0 <__multadd>
 8007838:	4607      	mov	r7, r0
 800783a:	e7f0      	b.n	800781e <_dtoa_r+0xb16>
 800783c:	9b04      	ldr	r3, [sp, #16]
 800783e:	9301      	str	r3, [sp, #4]
 8007840:	9d00      	ldr	r5, [sp, #0]
 8007842:	4631      	mov	r1, r6
 8007844:	4650      	mov	r0, sl
 8007846:	f7ff f9d4 	bl	8006bf2 <quorem>
 800784a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800784e:	9b00      	ldr	r3, [sp, #0]
 8007850:	f805 9b01 	strb.w	r9, [r5], #1
 8007854:	1aea      	subs	r2, r5, r3
 8007856:	9b01      	ldr	r3, [sp, #4]
 8007858:	4293      	cmp	r3, r2
 800785a:	dd07      	ble.n	800786c <_dtoa_r+0xb64>
 800785c:	4651      	mov	r1, sl
 800785e:	2300      	movs	r3, #0
 8007860:	220a      	movs	r2, #10
 8007862:	4620      	mov	r0, r4
 8007864:	f000 f9a4 	bl	8007bb0 <__multadd>
 8007868:	4682      	mov	sl, r0
 800786a:	e7ea      	b.n	8007842 <_dtoa_r+0xb3a>
 800786c:	9b01      	ldr	r3, [sp, #4]
 800786e:	2b00      	cmp	r3, #0
 8007870:	bfc8      	it	gt
 8007872:	461d      	movgt	r5, r3
 8007874:	9b00      	ldr	r3, [sp, #0]
 8007876:	bfd8      	it	le
 8007878:	2501      	movle	r5, #1
 800787a:	441d      	add	r5, r3
 800787c:	f04f 0800 	mov.w	r8, #0
 8007880:	4651      	mov	r1, sl
 8007882:	2201      	movs	r2, #1
 8007884:	4620      	mov	r0, r4
 8007886:	f000 fb41 	bl	8007f0c <__lshift>
 800788a:	4631      	mov	r1, r6
 800788c:	4682      	mov	sl, r0
 800788e:	f000 fba9 	bl	8007fe4 <__mcmp>
 8007892:	2800      	cmp	r0, #0
 8007894:	dc96      	bgt.n	80077c4 <_dtoa_r+0xabc>
 8007896:	d102      	bne.n	800789e <_dtoa_r+0xb96>
 8007898:	f019 0f01 	tst.w	r9, #1
 800789c:	d192      	bne.n	80077c4 <_dtoa_r+0xabc>
 800789e:	462b      	mov	r3, r5
 80078a0:	461d      	mov	r5, r3
 80078a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80078a6:	2a30      	cmp	r2, #48	; 0x30
 80078a8:	d0fa      	beq.n	80078a0 <_dtoa_r+0xb98>
 80078aa:	e6dd      	b.n	8007668 <_dtoa_r+0x960>
 80078ac:	9a00      	ldr	r2, [sp, #0]
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d189      	bne.n	80077c6 <_dtoa_r+0xabe>
 80078b2:	f10b 0b01 	add.w	fp, fp, #1
 80078b6:	2331      	movs	r3, #49	; 0x31
 80078b8:	e796      	b.n	80077e8 <_dtoa_r+0xae0>
 80078ba:	4b0a      	ldr	r3, [pc, #40]	; (80078e4 <_dtoa_r+0xbdc>)
 80078bc:	f7ff ba99 	b.w	8006df2 <_dtoa_r+0xea>
 80078c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	f47f aa6d 	bne.w	8006da2 <_dtoa_r+0x9a>
 80078c8:	4b07      	ldr	r3, [pc, #28]	; (80078e8 <_dtoa_r+0xbe0>)
 80078ca:	f7ff ba92 	b.w	8006df2 <_dtoa_r+0xea>
 80078ce:	9b01      	ldr	r3, [sp, #4]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	dcb5      	bgt.n	8007840 <_dtoa_r+0xb38>
 80078d4:	9b07      	ldr	r3, [sp, #28]
 80078d6:	2b02      	cmp	r3, #2
 80078d8:	f73f aeb1 	bgt.w	800763e <_dtoa_r+0x936>
 80078dc:	e7b0      	b.n	8007840 <_dtoa_r+0xb38>
 80078de:	bf00      	nop
 80078e0:	08008f30 	.word	0x08008f30
 80078e4:	08008e90 	.word	0x08008e90
 80078e8:	08008eb4 	.word	0x08008eb4

080078ec <_free_r>:
 80078ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80078ee:	2900      	cmp	r1, #0
 80078f0:	d044      	beq.n	800797c <_free_r+0x90>
 80078f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80078f6:	9001      	str	r0, [sp, #4]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	f1a1 0404 	sub.w	r4, r1, #4
 80078fe:	bfb8      	it	lt
 8007900:	18e4      	addlt	r4, r4, r3
 8007902:	f000 f8e7 	bl	8007ad4 <__malloc_lock>
 8007906:	4a1e      	ldr	r2, [pc, #120]	; (8007980 <_free_r+0x94>)
 8007908:	9801      	ldr	r0, [sp, #4]
 800790a:	6813      	ldr	r3, [r2, #0]
 800790c:	b933      	cbnz	r3, 800791c <_free_r+0x30>
 800790e:	6063      	str	r3, [r4, #4]
 8007910:	6014      	str	r4, [r2, #0]
 8007912:	b003      	add	sp, #12
 8007914:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007918:	f000 b8e2 	b.w	8007ae0 <__malloc_unlock>
 800791c:	42a3      	cmp	r3, r4
 800791e:	d908      	bls.n	8007932 <_free_r+0x46>
 8007920:	6825      	ldr	r5, [r4, #0]
 8007922:	1961      	adds	r1, r4, r5
 8007924:	428b      	cmp	r3, r1
 8007926:	bf01      	itttt	eq
 8007928:	6819      	ldreq	r1, [r3, #0]
 800792a:	685b      	ldreq	r3, [r3, #4]
 800792c:	1949      	addeq	r1, r1, r5
 800792e:	6021      	streq	r1, [r4, #0]
 8007930:	e7ed      	b.n	800790e <_free_r+0x22>
 8007932:	461a      	mov	r2, r3
 8007934:	685b      	ldr	r3, [r3, #4]
 8007936:	b10b      	cbz	r3, 800793c <_free_r+0x50>
 8007938:	42a3      	cmp	r3, r4
 800793a:	d9fa      	bls.n	8007932 <_free_r+0x46>
 800793c:	6811      	ldr	r1, [r2, #0]
 800793e:	1855      	adds	r5, r2, r1
 8007940:	42a5      	cmp	r5, r4
 8007942:	d10b      	bne.n	800795c <_free_r+0x70>
 8007944:	6824      	ldr	r4, [r4, #0]
 8007946:	4421      	add	r1, r4
 8007948:	1854      	adds	r4, r2, r1
 800794a:	42a3      	cmp	r3, r4
 800794c:	6011      	str	r1, [r2, #0]
 800794e:	d1e0      	bne.n	8007912 <_free_r+0x26>
 8007950:	681c      	ldr	r4, [r3, #0]
 8007952:	685b      	ldr	r3, [r3, #4]
 8007954:	6053      	str	r3, [r2, #4]
 8007956:	440c      	add	r4, r1
 8007958:	6014      	str	r4, [r2, #0]
 800795a:	e7da      	b.n	8007912 <_free_r+0x26>
 800795c:	d902      	bls.n	8007964 <_free_r+0x78>
 800795e:	230c      	movs	r3, #12
 8007960:	6003      	str	r3, [r0, #0]
 8007962:	e7d6      	b.n	8007912 <_free_r+0x26>
 8007964:	6825      	ldr	r5, [r4, #0]
 8007966:	1961      	adds	r1, r4, r5
 8007968:	428b      	cmp	r3, r1
 800796a:	bf04      	itt	eq
 800796c:	6819      	ldreq	r1, [r3, #0]
 800796e:	685b      	ldreq	r3, [r3, #4]
 8007970:	6063      	str	r3, [r4, #4]
 8007972:	bf04      	itt	eq
 8007974:	1949      	addeq	r1, r1, r5
 8007976:	6021      	streq	r1, [r4, #0]
 8007978:	6054      	str	r4, [r2, #4]
 800797a:	e7ca      	b.n	8007912 <_free_r+0x26>
 800797c:	b003      	add	sp, #12
 800797e:	bd30      	pop	{r4, r5, pc}
 8007980:	2000067c 	.word	0x2000067c

08007984 <malloc>:
 8007984:	4b02      	ldr	r3, [pc, #8]	; (8007990 <malloc+0xc>)
 8007986:	4601      	mov	r1, r0
 8007988:	6818      	ldr	r0, [r3, #0]
 800798a:	f000 b823 	b.w	80079d4 <_malloc_r>
 800798e:	bf00      	nop
 8007990:	20000124 	.word	0x20000124

08007994 <sbrk_aligned>:
 8007994:	b570      	push	{r4, r5, r6, lr}
 8007996:	4e0e      	ldr	r6, [pc, #56]	; (80079d0 <sbrk_aligned+0x3c>)
 8007998:	460c      	mov	r4, r1
 800799a:	6831      	ldr	r1, [r6, #0]
 800799c:	4605      	mov	r5, r0
 800799e:	b911      	cbnz	r1, 80079a6 <sbrk_aligned+0x12>
 80079a0:	f000 fea8 	bl	80086f4 <_sbrk_r>
 80079a4:	6030      	str	r0, [r6, #0]
 80079a6:	4621      	mov	r1, r4
 80079a8:	4628      	mov	r0, r5
 80079aa:	f000 fea3 	bl	80086f4 <_sbrk_r>
 80079ae:	1c43      	adds	r3, r0, #1
 80079b0:	d00a      	beq.n	80079c8 <sbrk_aligned+0x34>
 80079b2:	1cc4      	adds	r4, r0, #3
 80079b4:	f024 0403 	bic.w	r4, r4, #3
 80079b8:	42a0      	cmp	r0, r4
 80079ba:	d007      	beq.n	80079cc <sbrk_aligned+0x38>
 80079bc:	1a21      	subs	r1, r4, r0
 80079be:	4628      	mov	r0, r5
 80079c0:	f000 fe98 	bl	80086f4 <_sbrk_r>
 80079c4:	3001      	adds	r0, #1
 80079c6:	d101      	bne.n	80079cc <sbrk_aligned+0x38>
 80079c8:	f04f 34ff 	mov.w	r4, #4294967295
 80079cc:	4620      	mov	r0, r4
 80079ce:	bd70      	pop	{r4, r5, r6, pc}
 80079d0:	20000680 	.word	0x20000680

080079d4 <_malloc_r>:
 80079d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079d8:	1ccd      	adds	r5, r1, #3
 80079da:	f025 0503 	bic.w	r5, r5, #3
 80079de:	3508      	adds	r5, #8
 80079e0:	2d0c      	cmp	r5, #12
 80079e2:	bf38      	it	cc
 80079e4:	250c      	movcc	r5, #12
 80079e6:	2d00      	cmp	r5, #0
 80079e8:	4607      	mov	r7, r0
 80079ea:	db01      	blt.n	80079f0 <_malloc_r+0x1c>
 80079ec:	42a9      	cmp	r1, r5
 80079ee:	d905      	bls.n	80079fc <_malloc_r+0x28>
 80079f0:	230c      	movs	r3, #12
 80079f2:	603b      	str	r3, [r7, #0]
 80079f4:	2600      	movs	r6, #0
 80079f6:	4630      	mov	r0, r6
 80079f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079fc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007ad0 <_malloc_r+0xfc>
 8007a00:	f000 f868 	bl	8007ad4 <__malloc_lock>
 8007a04:	f8d8 3000 	ldr.w	r3, [r8]
 8007a08:	461c      	mov	r4, r3
 8007a0a:	bb5c      	cbnz	r4, 8007a64 <_malloc_r+0x90>
 8007a0c:	4629      	mov	r1, r5
 8007a0e:	4638      	mov	r0, r7
 8007a10:	f7ff ffc0 	bl	8007994 <sbrk_aligned>
 8007a14:	1c43      	adds	r3, r0, #1
 8007a16:	4604      	mov	r4, r0
 8007a18:	d155      	bne.n	8007ac6 <_malloc_r+0xf2>
 8007a1a:	f8d8 4000 	ldr.w	r4, [r8]
 8007a1e:	4626      	mov	r6, r4
 8007a20:	2e00      	cmp	r6, #0
 8007a22:	d145      	bne.n	8007ab0 <_malloc_r+0xdc>
 8007a24:	2c00      	cmp	r4, #0
 8007a26:	d048      	beq.n	8007aba <_malloc_r+0xe6>
 8007a28:	6823      	ldr	r3, [r4, #0]
 8007a2a:	4631      	mov	r1, r6
 8007a2c:	4638      	mov	r0, r7
 8007a2e:	eb04 0903 	add.w	r9, r4, r3
 8007a32:	f000 fe5f 	bl	80086f4 <_sbrk_r>
 8007a36:	4581      	cmp	r9, r0
 8007a38:	d13f      	bne.n	8007aba <_malloc_r+0xe6>
 8007a3a:	6821      	ldr	r1, [r4, #0]
 8007a3c:	1a6d      	subs	r5, r5, r1
 8007a3e:	4629      	mov	r1, r5
 8007a40:	4638      	mov	r0, r7
 8007a42:	f7ff ffa7 	bl	8007994 <sbrk_aligned>
 8007a46:	3001      	adds	r0, #1
 8007a48:	d037      	beq.n	8007aba <_malloc_r+0xe6>
 8007a4a:	6823      	ldr	r3, [r4, #0]
 8007a4c:	442b      	add	r3, r5
 8007a4e:	6023      	str	r3, [r4, #0]
 8007a50:	f8d8 3000 	ldr.w	r3, [r8]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d038      	beq.n	8007aca <_malloc_r+0xf6>
 8007a58:	685a      	ldr	r2, [r3, #4]
 8007a5a:	42a2      	cmp	r2, r4
 8007a5c:	d12b      	bne.n	8007ab6 <_malloc_r+0xe2>
 8007a5e:	2200      	movs	r2, #0
 8007a60:	605a      	str	r2, [r3, #4]
 8007a62:	e00f      	b.n	8007a84 <_malloc_r+0xb0>
 8007a64:	6822      	ldr	r2, [r4, #0]
 8007a66:	1b52      	subs	r2, r2, r5
 8007a68:	d41f      	bmi.n	8007aaa <_malloc_r+0xd6>
 8007a6a:	2a0b      	cmp	r2, #11
 8007a6c:	d917      	bls.n	8007a9e <_malloc_r+0xca>
 8007a6e:	1961      	adds	r1, r4, r5
 8007a70:	42a3      	cmp	r3, r4
 8007a72:	6025      	str	r5, [r4, #0]
 8007a74:	bf18      	it	ne
 8007a76:	6059      	strne	r1, [r3, #4]
 8007a78:	6863      	ldr	r3, [r4, #4]
 8007a7a:	bf08      	it	eq
 8007a7c:	f8c8 1000 	streq.w	r1, [r8]
 8007a80:	5162      	str	r2, [r4, r5]
 8007a82:	604b      	str	r3, [r1, #4]
 8007a84:	4638      	mov	r0, r7
 8007a86:	f104 060b 	add.w	r6, r4, #11
 8007a8a:	f000 f829 	bl	8007ae0 <__malloc_unlock>
 8007a8e:	f026 0607 	bic.w	r6, r6, #7
 8007a92:	1d23      	adds	r3, r4, #4
 8007a94:	1af2      	subs	r2, r6, r3
 8007a96:	d0ae      	beq.n	80079f6 <_malloc_r+0x22>
 8007a98:	1b9b      	subs	r3, r3, r6
 8007a9a:	50a3      	str	r3, [r4, r2]
 8007a9c:	e7ab      	b.n	80079f6 <_malloc_r+0x22>
 8007a9e:	42a3      	cmp	r3, r4
 8007aa0:	6862      	ldr	r2, [r4, #4]
 8007aa2:	d1dd      	bne.n	8007a60 <_malloc_r+0x8c>
 8007aa4:	f8c8 2000 	str.w	r2, [r8]
 8007aa8:	e7ec      	b.n	8007a84 <_malloc_r+0xb0>
 8007aaa:	4623      	mov	r3, r4
 8007aac:	6864      	ldr	r4, [r4, #4]
 8007aae:	e7ac      	b.n	8007a0a <_malloc_r+0x36>
 8007ab0:	4634      	mov	r4, r6
 8007ab2:	6876      	ldr	r6, [r6, #4]
 8007ab4:	e7b4      	b.n	8007a20 <_malloc_r+0x4c>
 8007ab6:	4613      	mov	r3, r2
 8007ab8:	e7cc      	b.n	8007a54 <_malloc_r+0x80>
 8007aba:	230c      	movs	r3, #12
 8007abc:	603b      	str	r3, [r7, #0]
 8007abe:	4638      	mov	r0, r7
 8007ac0:	f000 f80e 	bl	8007ae0 <__malloc_unlock>
 8007ac4:	e797      	b.n	80079f6 <_malloc_r+0x22>
 8007ac6:	6025      	str	r5, [r4, #0]
 8007ac8:	e7dc      	b.n	8007a84 <_malloc_r+0xb0>
 8007aca:	605b      	str	r3, [r3, #4]
 8007acc:	deff      	udf	#255	; 0xff
 8007ace:	bf00      	nop
 8007ad0:	2000067c 	.word	0x2000067c

08007ad4 <__malloc_lock>:
 8007ad4:	4801      	ldr	r0, [pc, #4]	; (8007adc <__malloc_lock+0x8>)
 8007ad6:	f7ff b88a 	b.w	8006bee <__retarget_lock_acquire_recursive>
 8007ada:	bf00      	nop
 8007adc:	20000678 	.word	0x20000678

08007ae0 <__malloc_unlock>:
 8007ae0:	4801      	ldr	r0, [pc, #4]	; (8007ae8 <__malloc_unlock+0x8>)
 8007ae2:	f7ff b885 	b.w	8006bf0 <__retarget_lock_release_recursive>
 8007ae6:	bf00      	nop
 8007ae8:	20000678 	.word	0x20000678

08007aec <_Balloc>:
 8007aec:	b570      	push	{r4, r5, r6, lr}
 8007aee:	69c6      	ldr	r6, [r0, #28]
 8007af0:	4604      	mov	r4, r0
 8007af2:	460d      	mov	r5, r1
 8007af4:	b976      	cbnz	r6, 8007b14 <_Balloc+0x28>
 8007af6:	2010      	movs	r0, #16
 8007af8:	f7ff ff44 	bl	8007984 <malloc>
 8007afc:	4602      	mov	r2, r0
 8007afe:	61e0      	str	r0, [r4, #28]
 8007b00:	b920      	cbnz	r0, 8007b0c <_Balloc+0x20>
 8007b02:	4b18      	ldr	r3, [pc, #96]	; (8007b64 <_Balloc+0x78>)
 8007b04:	4818      	ldr	r0, [pc, #96]	; (8007b68 <_Balloc+0x7c>)
 8007b06:	216b      	movs	r1, #107	; 0x6b
 8007b08:	f000 fe12 	bl	8008730 <__assert_func>
 8007b0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b10:	6006      	str	r6, [r0, #0]
 8007b12:	60c6      	str	r6, [r0, #12]
 8007b14:	69e6      	ldr	r6, [r4, #28]
 8007b16:	68f3      	ldr	r3, [r6, #12]
 8007b18:	b183      	cbz	r3, 8007b3c <_Balloc+0x50>
 8007b1a:	69e3      	ldr	r3, [r4, #28]
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007b22:	b9b8      	cbnz	r0, 8007b54 <_Balloc+0x68>
 8007b24:	2101      	movs	r1, #1
 8007b26:	fa01 f605 	lsl.w	r6, r1, r5
 8007b2a:	1d72      	adds	r2, r6, #5
 8007b2c:	0092      	lsls	r2, r2, #2
 8007b2e:	4620      	mov	r0, r4
 8007b30:	f000 fe1c 	bl	800876c <_calloc_r>
 8007b34:	b160      	cbz	r0, 8007b50 <_Balloc+0x64>
 8007b36:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007b3a:	e00e      	b.n	8007b5a <_Balloc+0x6e>
 8007b3c:	2221      	movs	r2, #33	; 0x21
 8007b3e:	2104      	movs	r1, #4
 8007b40:	4620      	mov	r0, r4
 8007b42:	f000 fe13 	bl	800876c <_calloc_r>
 8007b46:	69e3      	ldr	r3, [r4, #28]
 8007b48:	60f0      	str	r0, [r6, #12]
 8007b4a:	68db      	ldr	r3, [r3, #12]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d1e4      	bne.n	8007b1a <_Balloc+0x2e>
 8007b50:	2000      	movs	r0, #0
 8007b52:	bd70      	pop	{r4, r5, r6, pc}
 8007b54:	6802      	ldr	r2, [r0, #0]
 8007b56:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007b60:	e7f7      	b.n	8007b52 <_Balloc+0x66>
 8007b62:	bf00      	nop
 8007b64:	08008ec1 	.word	0x08008ec1
 8007b68:	08008f41 	.word	0x08008f41

08007b6c <_Bfree>:
 8007b6c:	b570      	push	{r4, r5, r6, lr}
 8007b6e:	69c6      	ldr	r6, [r0, #28]
 8007b70:	4605      	mov	r5, r0
 8007b72:	460c      	mov	r4, r1
 8007b74:	b976      	cbnz	r6, 8007b94 <_Bfree+0x28>
 8007b76:	2010      	movs	r0, #16
 8007b78:	f7ff ff04 	bl	8007984 <malloc>
 8007b7c:	4602      	mov	r2, r0
 8007b7e:	61e8      	str	r0, [r5, #28]
 8007b80:	b920      	cbnz	r0, 8007b8c <_Bfree+0x20>
 8007b82:	4b09      	ldr	r3, [pc, #36]	; (8007ba8 <_Bfree+0x3c>)
 8007b84:	4809      	ldr	r0, [pc, #36]	; (8007bac <_Bfree+0x40>)
 8007b86:	218f      	movs	r1, #143	; 0x8f
 8007b88:	f000 fdd2 	bl	8008730 <__assert_func>
 8007b8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b90:	6006      	str	r6, [r0, #0]
 8007b92:	60c6      	str	r6, [r0, #12]
 8007b94:	b13c      	cbz	r4, 8007ba6 <_Bfree+0x3a>
 8007b96:	69eb      	ldr	r3, [r5, #28]
 8007b98:	6862      	ldr	r2, [r4, #4]
 8007b9a:	68db      	ldr	r3, [r3, #12]
 8007b9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ba0:	6021      	str	r1, [r4, #0]
 8007ba2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007ba6:	bd70      	pop	{r4, r5, r6, pc}
 8007ba8:	08008ec1 	.word	0x08008ec1
 8007bac:	08008f41 	.word	0x08008f41

08007bb0 <__multadd>:
 8007bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bb4:	690d      	ldr	r5, [r1, #16]
 8007bb6:	4607      	mov	r7, r0
 8007bb8:	460c      	mov	r4, r1
 8007bba:	461e      	mov	r6, r3
 8007bbc:	f101 0c14 	add.w	ip, r1, #20
 8007bc0:	2000      	movs	r0, #0
 8007bc2:	f8dc 3000 	ldr.w	r3, [ip]
 8007bc6:	b299      	uxth	r1, r3
 8007bc8:	fb02 6101 	mla	r1, r2, r1, r6
 8007bcc:	0c1e      	lsrs	r6, r3, #16
 8007bce:	0c0b      	lsrs	r3, r1, #16
 8007bd0:	fb02 3306 	mla	r3, r2, r6, r3
 8007bd4:	b289      	uxth	r1, r1
 8007bd6:	3001      	adds	r0, #1
 8007bd8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007bdc:	4285      	cmp	r5, r0
 8007bde:	f84c 1b04 	str.w	r1, [ip], #4
 8007be2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007be6:	dcec      	bgt.n	8007bc2 <__multadd+0x12>
 8007be8:	b30e      	cbz	r6, 8007c2e <__multadd+0x7e>
 8007bea:	68a3      	ldr	r3, [r4, #8]
 8007bec:	42ab      	cmp	r3, r5
 8007bee:	dc19      	bgt.n	8007c24 <__multadd+0x74>
 8007bf0:	6861      	ldr	r1, [r4, #4]
 8007bf2:	4638      	mov	r0, r7
 8007bf4:	3101      	adds	r1, #1
 8007bf6:	f7ff ff79 	bl	8007aec <_Balloc>
 8007bfa:	4680      	mov	r8, r0
 8007bfc:	b928      	cbnz	r0, 8007c0a <__multadd+0x5a>
 8007bfe:	4602      	mov	r2, r0
 8007c00:	4b0c      	ldr	r3, [pc, #48]	; (8007c34 <__multadd+0x84>)
 8007c02:	480d      	ldr	r0, [pc, #52]	; (8007c38 <__multadd+0x88>)
 8007c04:	21ba      	movs	r1, #186	; 0xba
 8007c06:	f000 fd93 	bl	8008730 <__assert_func>
 8007c0a:	6922      	ldr	r2, [r4, #16]
 8007c0c:	3202      	adds	r2, #2
 8007c0e:	f104 010c 	add.w	r1, r4, #12
 8007c12:	0092      	lsls	r2, r2, #2
 8007c14:	300c      	adds	r0, #12
 8007c16:	f000 fd7d 	bl	8008714 <memcpy>
 8007c1a:	4621      	mov	r1, r4
 8007c1c:	4638      	mov	r0, r7
 8007c1e:	f7ff ffa5 	bl	8007b6c <_Bfree>
 8007c22:	4644      	mov	r4, r8
 8007c24:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007c28:	3501      	adds	r5, #1
 8007c2a:	615e      	str	r6, [r3, #20]
 8007c2c:	6125      	str	r5, [r4, #16]
 8007c2e:	4620      	mov	r0, r4
 8007c30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c34:	08008f30 	.word	0x08008f30
 8007c38:	08008f41 	.word	0x08008f41

08007c3c <__hi0bits>:
 8007c3c:	0c03      	lsrs	r3, r0, #16
 8007c3e:	041b      	lsls	r3, r3, #16
 8007c40:	b9d3      	cbnz	r3, 8007c78 <__hi0bits+0x3c>
 8007c42:	0400      	lsls	r0, r0, #16
 8007c44:	2310      	movs	r3, #16
 8007c46:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007c4a:	bf04      	itt	eq
 8007c4c:	0200      	lsleq	r0, r0, #8
 8007c4e:	3308      	addeq	r3, #8
 8007c50:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007c54:	bf04      	itt	eq
 8007c56:	0100      	lsleq	r0, r0, #4
 8007c58:	3304      	addeq	r3, #4
 8007c5a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007c5e:	bf04      	itt	eq
 8007c60:	0080      	lsleq	r0, r0, #2
 8007c62:	3302      	addeq	r3, #2
 8007c64:	2800      	cmp	r0, #0
 8007c66:	db05      	blt.n	8007c74 <__hi0bits+0x38>
 8007c68:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007c6c:	f103 0301 	add.w	r3, r3, #1
 8007c70:	bf08      	it	eq
 8007c72:	2320      	moveq	r3, #32
 8007c74:	4618      	mov	r0, r3
 8007c76:	4770      	bx	lr
 8007c78:	2300      	movs	r3, #0
 8007c7a:	e7e4      	b.n	8007c46 <__hi0bits+0xa>

08007c7c <__lo0bits>:
 8007c7c:	6803      	ldr	r3, [r0, #0]
 8007c7e:	f013 0207 	ands.w	r2, r3, #7
 8007c82:	d00c      	beq.n	8007c9e <__lo0bits+0x22>
 8007c84:	07d9      	lsls	r1, r3, #31
 8007c86:	d422      	bmi.n	8007cce <__lo0bits+0x52>
 8007c88:	079a      	lsls	r2, r3, #30
 8007c8a:	bf49      	itett	mi
 8007c8c:	085b      	lsrmi	r3, r3, #1
 8007c8e:	089b      	lsrpl	r3, r3, #2
 8007c90:	6003      	strmi	r3, [r0, #0]
 8007c92:	2201      	movmi	r2, #1
 8007c94:	bf5c      	itt	pl
 8007c96:	6003      	strpl	r3, [r0, #0]
 8007c98:	2202      	movpl	r2, #2
 8007c9a:	4610      	mov	r0, r2
 8007c9c:	4770      	bx	lr
 8007c9e:	b299      	uxth	r1, r3
 8007ca0:	b909      	cbnz	r1, 8007ca6 <__lo0bits+0x2a>
 8007ca2:	0c1b      	lsrs	r3, r3, #16
 8007ca4:	2210      	movs	r2, #16
 8007ca6:	b2d9      	uxtb	r1, r3
 8007ca8:	b909      	cbnz	r1, 8007cae <__lo0bits+0x32>
 8007caa:	3208      	adds	r2, #8
 8007cac:	0a1b      	lsrs	r3, r3, #8
 8007cae:	0719      	lsls	r1, r3, #28
 8007cb0:	bf04      	itt	eq
 8007cb2:	091b      	lsreq	r3, r3, #4
 8007cb4:	3204      	addeq	r2, #4
 8007cb6:	0799      	lsls	r1, r3, #30
 8007cb8:	bf04      	itt	eq
 8007cba:	089b      	lsreq	r3, r3, #2
 8007cbc:	3202      	addeq	r2, #2
 8007cbe:	07d9      	lsls	r1, r3, #31
 8007cc0:	d403      	bmi.n	8007cca <__lo0bits+0x4e>
 8007cc2:	085b      	lsrs	r3, r3, #1
 8007cc4:	f102 0201 	add.w	r2, r2, #1
 8007cc8:	d003      	beq.n	8007cd2 <__lo0bits+0x56>
 8007cca:	6003      	str	r3, [r0, #0]
 8007ccc:	e7e5      	b.n	8007c9a <__lo0bits+0x1e>
 8007cce:	2200      	movs	r2, #0
 8007cd0:	e7e3      	b.n	8007c9a <__lo0bits+0x1e>
 8007cd2:	2220      	movs	r2, #32
 8007cd4:	e7e1      	b.n	8007c9a <__lo0bits+0x1e>
	...

08007cd8 <__i2b>:
 8007cd8:	b510      	push	{r4, lr}
 8007cda:	460c      	mov	r4, r1
 8007cdc:	2101      	movs	r1, #1
 8007cde:	f7ff ff05 	bl	8007aec <_Balloc>
 8007ce2:	4602      	mov	r2, r0
 8007ce4:	b928      	cbnz	r0, 8007cf2 <__i2b+0x1a>
 8007ce6:	4b05      	ldr	r3, [pc, #20]	; (8007cfc <__i2b+0x24>)
 8007ce8:	4805      	ldr	r0, [pc, #20]	; (8007d00 <__i2b+0x28>)
 8007cea:	f240 1145 	movw	r1, #325	; 0x145
 8007cee:	f000 fd1f 	bl	8008730 <__assert_func>
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	6144      	str	r4, [r0, #20]
 8007cf6:	6103      	str	r3, [r0, #16]
 8007cf8:	bd10      	pop	{r4, pc}
 8007cfa:	bf00      	nop
 8007cfc:	08008f30 	.word	0x08008f30
 8007d00:	08008f41 	.word	0x08008f41

08007d04 <__multiply>:
 8007d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d08:	4691      	mov	r9, r2
 8007d0a:	690a      	ldr	r2, [r1, #16]
 8007d0c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007d10:	429a      	cmp	r2, r3
 8007d12:	bfb8      	it	lt
 8007d14:	460b      	movlt	r3, r1
 8007d16:	460c      	mov	r4, r1
 8007d18:	bfbc      	itt	lt
 8007d1a:	464c      	movlt	r4, r9
 8007d1c:	4699      	movlt	r9, r3
 8007d1e:	6927      	ldr	r7, [r4, #16]
 8007d20:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007d24:	68a3      	ldr	r3, [r4, #8]
 8007d26:	6861      	ldr	r1, [r4, #4]
 8007d28:	eb07 060a 	add.w	r6, r7, sl
 8007d2c:	42b3      	cmp	r3, r6
 8007d2e:	b085      	sub	sp, #20
 8007d30:	bfb8      	it	lt
 8007d32:	3101      	addlt	r1, #1
 8007d34:	f7ff feda 	bl	8007aec <_Balloc>
 8007d38:	b930      	cbnz	r0, 8007d48 <__multiply+0x44>
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	4b44      	ldr	r3, [pc, #272]	; (8007e50 <__multiply+0x14c>)
 8007d3e:	4845      	ldr	r0, [pc, #276]	; (8007e54 <__multiply+0x150>)
 8007d40:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007d44:	f000 fcf4 	bl	8008730 <__assert_func>
 8007d48:	f100 0514 	add.w	r5, r0, #20
 8007d4c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007d50:	462b      	mov	r3, r5
 8007d52:	2200      	movs	r2, #0
 8007d54:	4543      	cmp	r3, r8
 8007d56:	d321      	bcc.n	8007d9c <__multiply+0x98>
 8007d58:	f104 0314 	add.w	r3, r4, #20
 8007d5c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007d60:	f109 0314 	add.w	r3, r9, #20
 8007d64:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007d68:	9202      	str	r2, [sp, #8]
 8007d6a:	1b3a      	subs	r2, r7, r4
 8007d6c:	3a15      	subs	r2, #21
 8007d6e:	f022 0203 	bic.w	r2, r2, #3
 8007d72:	3204      	adds	r2, #4
 8007d74:	f104 0115 	add.w	r1, r4, #21
 8007d78:	428f      	cmp	r7, r1
 8007d7a:	bf38      	it	cc
 8007d7c:	2204      	movcc	r2, #4
 8007d7e:	9201      	str	r2, [sp, #4]
 8007d80:	9a02      	ldr	r2, [sp, #8]
 8007d82:	9303      	str	r3, [sp, #12]
 8007d84:	429a      	cmp	r2, r3
 8007d86:	d80c      	bhi.n	8007da2 <__multiply+0x9e>
 8007d88:	2e00      	cmp	r6, #0
 8007d8a:	dd03      	ble.n	8007d94 <__multiply+0x90>
 8007d8c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d05b      	beq.n	8007e4c <__multiply+0x148>
 8007d94:	6106      	str	r6, [r0, #16]
 8007d96:	b005      	add	sp, #20
 8007d98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d9c:	f843 2b04 	str.w	r2, [r3], #4
 8007da0:	e7d8      	b.n	8007d54 <__multiply+0x50>
 8007da2:	f8b3 a000 	ldrh.w	sl, [r3]
 8007da6:	f1ba 0f00 	cmp.w	sl, #0
 8007daa:	d024      	beq.n	8007df6 <__multiply+0xf2>
 8007dac:	f104 0e14 	add.w	lr, r4, #20
 8007db0:	46a9      	mov	r9, r5
 8007db2:	f04f 0c00 	mov.w	ip, #0
 8007db6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007dba:	f8d9 1000 	ldr.w	r1, [r9]
 8007dbe:	fa1f fb82 	uxth.w	fp, r2
 8007dc2:	b289      	uxth	r1, r1
 8007dc4:	fb0a 110b 	mla	r1, sl, fp, r1
 8007dc8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007dcc:	f8d9 2000 	ldr.w	r2, [r9]
 8007dd0:	4461      	add	r1, ip
 8007dd2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007dd6:	fb0a c20b 	mla	r2, sl, fp, ip
 8007dda:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007dde:	b289      	uxth	r1, r1
 8007de0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007de4:	4577      	cmp	r7, lr
 8007de6:	f849 1b04 	str.w	r1, [r9], #4
 8007dea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007dee:	d8e2      	bhi.n	8007db6 <__multiply+0xb2>
 8007df0:	9a01      	ldr	r2, [sp, #4]
 8007df2:	f845 c002 	str.w	ip, [r5, r2]
 8007df6:	9a03      	ldr	r2, [sp, #12]
 8007df8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007dfc:	3304      	adds	r3, #4
 8007dfe:	f1b9 0f00 	cmp.w	r9, #0
 8007e02:	d021      	beq.n	8007e48 <__multiply+0x144>
 8007e04:	6829      	ldr	r1, [r5, #0]
 8007e06:	f104 0c14 	add.w	ip, r4, #20
 8007e0a:	46ae      	mov	lr, r5
 8007e0c:	f04f 0a00 	mov.w	sl, #0
 8007e10:	f8bc b000 	ldrh.w	fp, [ip]
 8007e14:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007e18:	fb09 220b 	mla	r2, r9, fp, r2
 8007e1c:	4452      	add	r2, sl
 8007e1e:	b289      	uxth	r1, r1
 8007e20:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007e24:	f84e 1b04 	str.w	r1, [lr], #4
 8007e28:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007e2c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007e30:	f8be 1000 	ldrh.w	r1, [lr]
 8007e34:	fb09 110a 	mla	r1, r9, sl, r1
 8007e38:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007e3c:	4567      	cmp	r7, ip
 8007e3e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007e42:	d8e5      	bhi.n	8007e10 <__multiply+0x10c>
 8007e44:	9a01      	ldr	r2, [sp, #4]
 8007e46:	50a9      	str	r1, [r5, r2]
 8007e48:	3504      	adds	r5, #4
 8007e4a:	e799      	b.n	8007d80 <__multiply+0x7c>
 8007e4c:	3e01      	subs	r6, #1
 8007e4e:	e79b      	b.n	8007d88 <__multiply+0x84>
 8007e50:	08008f30 	.word	0x08008f30
 8007e54:	08008f41 	.word	0x08008f41

08007e58 <__pow5mult>:
 8007e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e5c:	4615      	mov	r5, r2
 8007e5e:	f012 0203 	ands.w	r2, r2, #3
 8007e62:	4606      	mov	r6, r0
 8007e64:	460f      	mov	r7, r1
 8007e66:	d007      	beq.n	8007e78 <__pow5mult+0x20>
 8007e68:	4c25      	ldr	r4, [pc, #148]	; (8007f00 <__pow5mult+0xa8>)
 8007e6a:	3a01      	subs	r2, #1
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007e72:	f7ff fe9d 	bl	8007bb0 <__multadd>
 8007e76:	4607      	mov	r7, r0
 8007e78:	10ad      	asrs	r5, r5, #2
 8007e7a:	d03d      	beq.n	8007ef8 <__pow5mult+0xa0>
 8007e7c:	69f4      	ldr	r4, [r6, #28]
 8007e7e:	b97c      	cbnz	r4, 8007ea0 <__pow5mult+0x48>
 8007e80:	2010      	movs	r0, #16
 8007e82:	f7ff fd7f 	bl	8007984 <malloc>
 8007e86:	4602      	mov	r2, r0
 8007e88:	61f0      	str	r0, [r6, #28]
 8007e8a:	b928      	cbnz	r0, 8007e98 <__pow5mult+0x40>
 8007e8c:	4b1d      	ldr	r3, [pc, #116]	; (8007f04 <__pow5mult+0xac>)
 8007e8e:	481e      	ldr	r0, [pc, #120]	; (8007f08 <__pow5mult+0xb0>)
 8007e90:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007e94:	f000 fc4c 	bl	8008730 <__assert_func>
 8007e98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007e9c:	6004      	str	r4, [r0, #0]
 8007e9e:	60c4      	str	r4, [r0, #12]
 8007ea0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007ea4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007ea8:	b94c      	cbnz	r4, 8007ebe <__pow5mult+0x66>
 8007eaa:	f240 2171 	movw	r1, #625	; 0x271
 8007eae:	4630      	mov	r0, r6
 8007eb0:	f7ff ff12 	bl	8007cd8 <__i2b>
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	f8c8 0008 	str.w	r0, [r8, #8]
 8007eba:	4604      	mov	r4, r0
 8007ebc:	6003      	str	r3, [r0, #0]
 8007ebe:	f04f 0900 	mov.w	r9, #0
 8007ec2:	07eb      	lsls	r3, r5, #31
 8007ec4:	d50a      	bpl.n	8007edc <__pow5mult+0x84>
 8007ec6:	4639      	mov	r1, r7
 8007ec8:	4622      	mov	r2, r4
 8007eca:	4630      	mov	r0, r6
 8007ecc:	f7ff ff1a 	bl	8007d04 <__multiply>
 8007ed0:	4639      	mov	r1, r7
 8007ed2:	4680      	mov	r8, r0
 8007ed4:	4630      	mov	r0, r6
 8007ed6:	f7ff fe49 	bl	8007b6c <_Bfree>
 8007eda:	4647      	mov	r7, r8
 8007edc:	106d      	asrs	r5, r5, #1
 8007ede:	d00b      	beq.n	8007ef8 <__pow5mult+0xa0>
 8007ee0:	6820      	ldr	r0, [r4, #0]
 8007ee2:	b938      	cbnz	r0, 8007ef4 <__pow5mult+0x9c>
 8007ee4:	4622      	mov	r2, r4
 8007ee6:	4621      	mov	r1, r4
 8007ee8:	4630      	mov	r0, r6
 8007eea:	f7ff ff0b 	bl	8007d04 <__multiply>
 8007eee:	6020      	str	r0, [r4, #0]
 8007ef0:	f8c0 9000 	str.w	r9, [r0]
 8007ef4:	4604      	mov	r4, r0
 8007ef6:	e7e4      	b.n	8007ec2 <__pow5mult+0x6a>
 8007ef8:	4638      	mov	r0, r7
 8007efa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007efe:	bf00      	nop
 8007f00:	08009090 	.word	0x08009090
 8007f04:	08008ec1 	.word	0x08008ec1
 8007f08:	08008f41 	.word	0x08008f41

08007f0c <__lshift>:
 8007f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f10:	460c      	mov	r4, r1
 8007f12:	6849      	ldr	r1, [r1, #4]
 8007f14:	6923      	ldr	r3, [r4, #16]
 8007f16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007f1a:	68a3      	ldr	r3, [r4, #8]
 8007f1c:	4607      	mov	r7, r0
 8007f1e:	4691      	mov	r9, r2
 8007f20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007f24:	f108 0601 	add.w	r6, r8, #1
 8007f28:	42b3      	cmp	r3, r6
 8007f2a:	db0b      	blt.n	8007f44 <__lshift+0x38>
 8007f2c:	4638      	mov	r0, r7
 8007f2e:	f7ff fddd 	bl	8007aec <_Balloc>
 8007f32:	4605      	mov	r5, r0
 8007f34:	b948      	cbnz	r0, 8007f4a <__lshift+0x3e>
 8007f36:	4602      	mov	r2, r0
 8007f38:	4b28      	ldr	r3, [pc, #160]	; (8007fdc <__lshift+0xd0>)
 8007f3a:	4829      	ldr	r0, [pc, #164]	; (8007fe0 <__lshift+0xd4>)
 8007f3c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007f40:	f000 fbf6 	bl	8008730 <__assert_func>
 8007f44:	3101      	adds	r1, #1
 8007f46:	005b      	lsls	r3, r3, #1
 8007f48:	e7ee      	b.n	8007f28 <__lshift+0x1c>
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	f100 0114 	add.w	r1, r0, #20
 8007f50:	f100 0210 	add.w	r2, r0, #16
 8007f54:	4618      	mov	r0, r3
 8007f56:	4553      	cmp	r3, sl
 8007f58:	db33      	blt.n	8007fc2 <__lshift+0xb6>
 8007f5a:	6920      	ldr	r0, [r4, #16]
 8007f5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007f60:	f104 0314 	add.w	r3, r4, #20
 8007f64:	f019 091f 	ands.w	r9, r9, #31
 8007f68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007f6c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007f70:	d02b      	beq.n	8007fca <__lshift+0xbe>
 8007f72:	f1c9 0e20 	rsb	lr, r9, #32
 8007f76:	468a      	mov	sl, r1
 8007f78:	2200      	movs	r2, #0
 8007f7a:	6818      	ldr	r0, [r3, #0]
 8007f7c:	fa00 f009 	lsl.w	r0, r0, r9
 8007f80:	4310      	orrs	r0, r2
 8007f82:	f84a 0b04 	str.w	r0, [sl], #4
 8007f86:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f8a:	459c      	cmp	ip, r3
 8007f8c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007f90:	d8f3      	bhi.n	8007f7a <__lshift+0x6e>
 8007f92:	ebac 0304 	sub.w	r3, ip, r4
 8007f96:	3b15      	subs	r3, #21
 8007f98:	f023 0303 	bic.w	r3, r3, #3
 8007f9c:	3304      	adds	r3, #4
 8007f9e:	f104 0015 	add.w	r0, r4, #21
 8007fa2:	4584      	cmp	ip, r0
 8007fa4:	bf38      	it	cc
 8007fa6:	2304      	movcc	r3, #4
 8007fa8:	50ca      	str	r2, [r1, r3]
 8007faa:	b10a      	cbz	r2, 8007fb0 <__lshift+0xa4>
 8007fac:	f108 0602 	add.w	r6, r8, #2
 8007fb0:	3e01      	subs	r6, #1
 8007fb2:	4638      	mov	r0, r7
 8007fb4:	612e      	str	r6, [r5, #16]
 8007fb6:	4621      	mov	r1, r4
 8007fb8:	f7ff fdd8 	bl	8007b6c <_Bfree>
 8007fbc:	4628      	mov	r0, r5
 8007fbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fc2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007fc6:	3301      	adds	r3, #1
 8007fc8:	e7c5      	b.n	8007f56 <__lshift+0x4a>
 8007fca:	3904      	subs	r1, #4
 8007fcc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fd0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007fd4:	459c      	cmp	ip, r3
 8007fd6:	d8f9      	bhi.n	8007fcc <__lshift+0xc0>
 8007fd8:	e7ea      	b.n	8007fb0 <__lshift+0xa4>
 8007fda:	bf00      	nop
 8007fdc:	08008f30 	.word	0x08008f30
 8007fe0:	08008f41 	.word	0x08008f41

08007fe4 <__mcmp>:
 8007fe4:	b530      	push	{r4, r5, lr}
 8007fe6:	6902      	ldr	r2, [r0, #16]
 8007fe8:	690c      	ldr	r4, [r1, #16]
 8007fea:	1b12      	subs	r2, r2, r4
 8007fec:	d10e      	bne.n	800800c <__mcmp+0x28>
 8007fee:	f100 0314 	add.w	r3, r0, #20
 8007ff2:	3114      	adds	r1, #20
 8007ff4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007ff8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007ffc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008000:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008004:	42a5      	cmp	r5, r4
 8008006:	d003      	beq.n	8008010 <__mcmp+0x2c>
 8008008:	d305      	bcc.n	8008016 <__mcmp+0x32>
 800800a:	2201      	movs	r2, #1
 800800c:	4610      	mov	r0, r2
 800800e:	bd30      	pop	{r4, r5, pc}
 8008010:	4283      	cmp	r3, r0
 8008012:	d3f3      	bcc.n	8007ffc <__mcmp+0x18>
 8008014:	e7fa      	b.n	800800c <__mcmp+0x28>
 8008016:	f04f 32ff 	mov.w	r2, #4294967295
 800801a:	e7f7      	b.n	800800c <__mcmp+0x28>

0800801c <__mdiff>:
 800801c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008020:	460c      	mov	r4, r1
 8008022:	4606      	mov	r6, r0
 8008024:	4611      	mov	r1, r2
 8008026:	4620      	mov	r0, r4
 8008028:	4690      	mov	r8, r2
 800802a:	f7ff ffdb 	bl	8007fe4 <__mcmp>
 800802e:	1e05      	subs	r5, r0, #0
 8008030:	d110      	bne.n	8008054 <__mdiff+0x38>
 8008032:	4629      	mov	r1, r5
 8008034:	4630      	mov	r0, r6
 8008036:	f7ff fd59 	bl	8007aec <_Balloc>
 800803a:	b930      	cbnz	r0, 800804a <__mdiff+0x2e>
 800803c:	4b3a      	ldr	r3, [pc, #232]	; (8008128 <__mdiff+0x10c>)
 800803e:	4602      	mov	r2, r0
 8008040:	f240 2137 	movw	r1, #567	; 0x237
 8008044:	4839      	ldr	r0, [pc, #228]	; (800812c <__mdiff+0x110>)
 8008046:	f000 fb73 	bl	8008730 <__assert_func>
 800804a:	2301      	movs	r3, #1
 800804c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008050:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008054:	bfa4      	itt	ge
 8008056:	4643      	movge	r3, r8
 8008058:	46a0      	movge	r8, r4
 800805a:	4630      	mov	r0, r6
 800805c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008060:	bfa6      	itte	ge
 8008062:	461c      	movge	r4, r3
 8008064:	2500      	movge	r5, #0
 8008066:	2501      	movlt	r5, #1
 8008068:	f7ff fd40 	bl	8007aec <_Balloc>
 800806c:	b920      	cbnz	r0, 8008078 <__mdiff+0x5c>
 800806e:	4b2e      	ldr	r3, [pc, #184]	; (8008128 <__mdiff+0x10c>)
 8008070:	4602      	mov	r2, r0
 8008072:	f240 2145 	movw	r1, #581	; 0x245
 8008076:	e7e5      	b.n	8008044 <__mdiff+0x28>
 8008078:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800807c:	6926      	ldr	r6, [r4, #16]
 800807e:	60c5      	str	r5, [r0, #12]
 8008080:	f104 0914 	add.w	r9, r4, #20
 8008084:	f108 0514 	add.w	r5, r8, #20
 8008088:	f100 0e14 	add.w	lr, r0, #20
 800808c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008090:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008094:	f108 0210 	add.w	r2, r8, #16
 8008098:	46f2      	mov	sl, lr
 800809a:	2100      	movs	r1, #0
 800809c:	f859 3b04 	ldr.w	r3, [r9], #4
 80080a0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80080a4:	fa11 f88b 	uxtah	r8, r1, fp
 80080a8:	b299      	uxth	r1, r3
 80080aa:	0c1b      	lsrs	r3, r3, #16
 80080ac:	eba8 0801 	sub.w	r8, r8, r1
 80080b0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80080b4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80080b8:	fa1f f888 	uxth.w	r8, r8
 80080bc:	1419      	asrs	r1, r3, #16
 80080be:	454e      	cmp	r6, r9
 80080c0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80080c4:	f84a 3b04 	str.w	r3, [sl], #4
 80080c8:	d8e8      	bhi.n	800809c <__mdiff+0x80>
 80080ca:	1b33      	subs	r3, r6, r4
 80080cc:	3b15      	subs	r3, #21
 80080ce:	f023 0303 	bic.w	r3, r3, #3
 80080d2:	3304      	adds	r3, #4
 80080d4:	3415      	adds	r4, #21
 80080d6:	42a6      	cmp	r6, r4
 80080d8:	bf38      	it	cc
 80080da:	2304      	movcc	r3, #4
 80080dc:	441d      	add	r5, r3
 80080de:	4473      	add	r3, lr
 80080e0:	469e      	mov	lr, r3
 80080e2:	462e      	mov	r6, r5
 80080e4:	4566      	cmp	r6, ip
 80080e6:	d30e      	bcc.n	8008106 <__mdiff+0xea>
 80080e8:	f10c 0203 	add.w	r2, ip, #3
 80080ec:	1b52      	subs	r2, r2, r5
 80080ee:	f022 0203 	bic.w	r2, r2, #3
 80080f2:	3d03      	subs	r5, #3
 80080f4:	45ac      	cmp	ip, r5
 80080f6:	bf38      	it	cc
 80080f8:	2200      	movcc	r2, #0
 80080fa:	4413      	add	r3, r2
 80080fc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008100:	b17a      	cbz	r2, 8008122 <__mdiff+0x106>
 8008102:	6107      	str	r7, [r0, #16]
 8008104:	e7a4      	b.n	8008050 <__mdiff+0x34>
 8008106:	f856 8b04 	ldr.w	r8, [r6], #4
 800810a:	fa11 f288 	uxtah	r2, r1, r8
 800810e:	1414      	asrs	r4, r2, #16
 8008110:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008114:	b292      	uxth	r2, r2
 8008116:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800811a:	f84e 2b04 	str.w	r2, [lr], #4
 800811e:	1421      	asrs	r1, r4, #16
 8008120:	e7e0      	b.n	80080e4 <__mdiff+0xc8>
 8008122:	3f01      	subs	r7, #1
 8008124:	e7ea      	b.n	80080fc <__mdiff+0xe0>
 8008126:	bf00      	nop
 8008128:	08008f30 	.word	0x08008f30
 800812c:	08008f41 	.word	0x08008f41

08008130 <__d2b>:
 8008130:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008134:	460f      	mov	r7, r1
 8008136:	2101      	movs	r1, #1
 8008138:	ec59 8b10 	vmov	r8, r9, d0
 800813c:	4616      	mov	r6, r2
 800813e:	f7ff fcd5 	bl	8007aec <_Balloc>
 8008142:	4604      	mov	r4, r0
 8008144:	b930      	cbnz	r0, 8008154 <__d2b+0x24>
 8008146:	4602      	mov	r2, r0
 8008148:	4b24      	ldr	r3, [pc, #144]	; (80081dc <__d2b+0xac>)
 800814a:	4825      	ldr	r0, [pc, #148]	; (80081e0 <__d2b+0xb0>)
 800814c:	f240 310f 	movw	r1, #783	; 0x30f
 8008150:	f000 faee 	bl	8008730 <__assert_func>
 8008154:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008158:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800815c:	bb2d      	cbnz	r5, 80081aa <__d2b+0x7a>
 800815e:	9301      	str	r3, [sp, #4]
 8008160:	f1b8 0300 	subs.w	r3, r8, #0
 8008164:	d026      	beq.n	80081b4 <__d2b+0x84>
 8008166:	4668      	mov	r0, sp
 8008168:	9300      	str	r3, [sp, #0]
 800816a:	f7ff fd87 	bl	8007c7c <__lo0bits>
 800816e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008172:	b1e8      	cbz	r0, 80081b0 <__d2b+0x80>
 8008174:	f1c0 0320 	rsb	r3, r0, #32
 8008178:	fa02 f303 	lsl.w	r3, r2, r3
 800817c:	430b      	orrs	r3, r1
 800817e:	40c2      	lsrs	r2, r0
 8008180:	6163      	str	r3, [r4, #20]
 8008182:	9201      	str	r2, [sp, #4]
 8008184:	9b01      	ldr	r3, [sp, #4]
 8008186:	61a3      	str	r3, [r4, #24]
 8008188:	2b00      	cmp	r3, #0
 800818a:	bf14      	ite	ne
 800818c:	2202      	movne	r2, #2
 800818e:	2201      	moveq	r2, #1
 8008190:	6122      	str	r2, [r4, #16]
 8008192:	b1bd      	cbz	r5, 80081c4 <__d2b+0x94>
 8008194:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008198:	4405      	add	r5, r0
 800819a:	603d      	str	r5, [r7, #0]
 800819c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80081a0:	6030      	str	r0, [r6, #0]
 80081a2:	4620      	mov	r0, r4
 80081a4:	b003      	add	sp, #12
 80081a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80081aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80081ae:	e7d6      	b.n	800815e <__d2b+0x2e>
 80081b0:	6161      	str	r1, [r4, #20]
 80081b2:	e7e7      	b.n	8008184 <__d2b+0x54>
 80081b4:	a801      	add	r0, sp, #4
 80081b6:	f7ff fd61 	bl	8007c7c <__lo0bits>
 80081ba:	9b01      	ldr	r3, [sp, #4]
 80081bc:	6163      	str	r3, [r4, #20]
 80081be:	3020      	adds	r0, #32
 80081c0:	2201      	movs	r2, #1
 80081c2:	e7e5      	b.n	8008190 <__d2b+0x60>
 80081c4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80081c8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80081cc:	6038      	str	r0, [r7, #0]
 80081ce:	6918      	ldr	r0, [r3, #16]
 80081d0:	f7ff fd34 	bl	8007c3c <__hi0bits>
 80081d4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80081d8:	e7e2      	b.n	80081a0 <__d2b+0x70>
 80081da:	bf00      	nop
 80081dc:	08008f30 	.word	0x08008f30
 80081e0:	08008f41 	.word	0x08008f41

080081e4 <__sfputc_r>:
 80081e4:	6893      	ldr	r3, [r2, #8]
 80081e6:	3b01      	subs	r3, #1
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	b410      	push	{r4}
 80081ec:	6093      	str	r3, [r2, #8]
 80081ee:	da08      	bge.n	8008202 <__sfputc_r+0x1e>
 80081f0:	6994      	ldr	r4, [r2, #24]
 80081f2:	42a3      	cmp	r3, r4
 80081f4:	db01      	blt.n	80081fa <__sfputc_r+0x16>
 80081f6:	290a      	cmp	r1, #10
 80081f8:	d103      	bne.n	8008202 <__sfputc_r+0x1e>
 80081fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80081fe:	f000 b9e3 	b.w	80085c8 <__swbuf_r>
 8008202:	6813      	ldr	r3, [r2, #0]
 8008204:	1c58      	adds	r0, r3, #1
 8008206:	6010      	str	r0, [r2, #0]
 8008208:	7019      	strb	r1, [r3, #0]
 800820a:	4608      	mov	r0, r1
 800820c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008210:	4770      	bx	lr

08008212 <__sfputs_r>:
 8008212:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008214:	4606      	mov	r6, r0
 8008216:	460f      	mov	r7, r1
 8008218:	4614      	mov	r4, r2
 800821a:	18d5      	adds	r5, r2, r3
 800821c:	42ac      	cmp	r4, r5
 800821e:	d101      	bne.n	8008224 <__sfputs_r+0x12>
 8008220:	2000      	movs	r0, #0
 8008222:	e007      	b.n	8008234 <__sfputs_r+0x22>
 8008224:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008228:	463a      	mov	r2, r7
 800822a:	4630      	mov	r0, r6
 800822c:	f7ff ffda 	bl	80081e4 <__sfputc_r>
 8008230:	1c43      	adds	r3, r0, #1
 8008232:	d1f3      	bne.n	800821c <__sfputs_r+0xa>
 8008234:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008238 <_vfiprintf_r>:
 8008238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800823c:	460d      	mov	r5, r1
 800823e:	b09d      	sub	sp, #116	; 0x74
 8008240:	4614      	mov	r4, r2
 8008242:	4698      	mov	r8, r3
 8008244:	4606      	mov	r6, r0
 8008246:	b118      	cbz	r0, 8008250 <_vfiprintf_r+0x18>
 8008248:	6a03      	ldr	r3, [r0, #32]
 800824a:	b90b      	cbnz	r3, 8008250 <_vfiprintf_r+0x18>
 800824c:	f7fe fbc6 	bl	80069dc <__sinit>
 8008250:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008252:	07d9      	lsls	r1, r3, #31
 8008254:	d405      	bmi.n	8008262 <_vfiprintf_r+0x2a>
 8008256:	89ab      	ldrh	r3, [r5, #12]
 8008258:	059a      	lsls	r2, r3, #22
 800825a:	d402      	bmi.n	8008262 <_vfiprintf_r+0x2a>
 800825c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800825e:	f7fe fcc6 	bl	8006bee <__retarget_lock_acquire_recursive>
 8008262:	89ab      	ldrh	r3, [r5, #12]
 8008264:	071b      	lsls	r3, r3, #28
 8008266:	d501      	bpl.n	800826c <_vfiprintf_r+0x34>
 8008268:	692b      	ldr	r3, [r5, #16]
 800826a:	b99b      	cbnz	r3, 8008294 <_vfiprintf_r+0x5c>
 800826c:	4629      	mov	r1, r5
 800826e:	4630      	mov	r0, r6
 8008270:	f000 f9e8 	bl	8008644 <__swsetup_r>
 8008274:	b170      	cbz	r0, 8008294 <_vfiprintf_r+0x5c>
 8008276:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008278:	07dc      	lsls	r4, r3, #31
 800827a:	d504      	bpl.n	8008286 <_vfiprintf_r+0x4e>
 800827c:	f04f 30ff 	mov.w	r0, #4294967295
 8008280:	b01d      	add	sp, #116	; 0x74
 8008282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008286:	89ab      	ldrh	r3, [r5, #12]
 8008288:	0598      	lsls	r0, r3, #22
 800828a:	d4f7      	bmi.n	800827c <_vfiprintf_r+0x44>
 800828c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800828e:	f7fe fcaf 	bl	8006bf0 <__retarget_lock_release_recursive>
 8008292:	e7f3      	b.n	800827c <_vfiprintf_r+0x44>
 8008294:	2300      	movs	r3, #0
 8008296:	9309      	str	r3, [sp, #36]	; 0x24
 8008298:	2320      	movs	r3, #32
 800829a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800829e:	f8cd 800c 	str.w	r8, [sp, #12]
 80082a2:	2330      	movs	r3, #48	; 0x30
 80082a4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008458 <_vfiprintf_r+0x220>
 80082a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80082ac:	f04f 0901 	mov.w	r9, #1
 80082b0:	4623      	mov	r3, r4
 80082b2:	469a      	mov	sl, r3
 80082b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082b8:	b10a      	cbz	r2, 80082be <_vfiprintf_r+0x86>
 80082ba:	2a25      	cmp	r2, #37	; 0x25
 80082bc:	d1f9      	bne.n	80082b2 <_vfiprintf_r+0x7a>
 80082be:	ebba 0b04 	subs.w	fp, sl, r4
 80082c2:	d00b      	beq.n	80082dc <_vfiprintf_r+0xa4>
 80082c4:	465b      	mov	r3, fp
 80082c6:	4622      	mov	r2, r4
 80082c8:	4629      	mov	r1, r5
 80082ca:	4630      	mov	r0, r6
 80082cc:	f7ff ffa1 	bl	8008212 <__sfputs_r>
 80082d0:	3001      	adds	r0, #1
 80082d2:	f000 80a9 	beq.w	8008428 <_vfiprintf_r+0x1f0>
 80082d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082d8:	445a      	add	r2, fp
 80082da:	9209      	str	r2, [sp, #36]	; 0x24
 80082dc:	f89a 3000 	ldrb.w	r3, [sl]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	f000 80a1 	beq.w	8008428 <_vfiprintf_r+0x1f0>
 80082e6:	2300      	movs	r3, #0
 80082e8:	f04f 32ff 	mov.w	r2, #4294967295
 80082ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082f0:	f10a 0a01 	add.w	sl, sl, #1
 80082f4:	9304      	str	r3, [sp, #16]
 80082f6:	9307      	str	r3, [sp, #28]
 80082f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80082fc:	931a      	str	r3, [sp, #104]	; 0x68
 80082fe:	4654      	mov	r4, sl
 8008300:	2205      	movs	r2, #5
 8008302:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008306:	4854      	ldr	r0, [pc, #336]	; (8008458 <_vfiprintf_r+0x220>)
 8008308:	f7f7 ff82 	bl	8000210 <memchr>
 800830c:	9a04      	ldr	r2, [sp, #16]
 800830e:	b9d8      	cbnz	r0, 8008348 <_vfiprintf_r+0x110>
 8008310:	06d1      	lsls	r1, r2, #27
 8008312:	bf44      	itt	mi
 8008314:	2320      	movmi	r3, #32
 8008316:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800831a:	0713      	lsls	r3, r2, #28
 800831c:	bf44      	itt	mi
 800831e:	232b      	movmi	r3, #43	; 0x2b
 8008320:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008324:	f89a 3000 	ldrb.w	r3, [sl]
 8008328:	2b2a      	cmp	r3, #42	; 0x2a
 800832a:	d015      	beq.n	8008358 <_vfiprintf_r+0x120>
 800832c:	9a07      	ldr	r2, [sp, #28]
 800832e:	4654      	mov	r4, sl
 8008330:	2000      	movs	r0, #0
 8008332:	f04f 0c0a 	mov.w	ip, #10
 8008336:	4621      	mov	r1, r4
 8008338:	f811 3b01 	ldrb.w	r3, [r1], #1
 800833c:	3b30      	subs	r3, #48	; 0x30
 800833e:	2b09      	cmp	r3, #9
 8008340:	d94d      	bls.n	80083de <_vfiprintf_r+0x1a6>
 8008342:	b1b0      	cbz	r0, 8008372 <_vfiprintf_r+0x13a>
 8008344:	9207      	str	r2, [sp, #28]
 8008346:	e014      	b.n	8008372 <_vfiprintf_r+0x13a>
 8008348:	eba0 0308 	sub.w	r3, r0, r8
 800834c:	fa09 f303 	lsl.w	r3, r9, r3
 8008350:	4313      	orrs	r3, r2
 8008352:	9304      	str	r3, [sp, #16]
 8008354:	46a2      	mov	sl, r4
 8008356:	e7d2      	b.n	80082fe <_vfiprintf_r+0xc6>
 8008358:	9b03      	ldr	r3, [sp, #12]
 800835a:	1d19      	adds	r1, r3, #4
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	9103      	str	r1, [sp, #12]
 8008360:	2b00      	cmp	r3, #0
 8008362:	bfbb      	ittet	lt
 8008364:	425b      	neglt	r3, r3
 8008366:	f042 0202 	orrlt.w	r2, r2, #2
 800836a:	9307      	strge	r3, [sp, #28]
 800836c:	9307      	strlt	r3, [sp, #28]
 800836e:	bfb8      	it	lt
 8008370:	9204      	strlt	r2, [sp, #16]
 8008372:	7823      	ldrb	r3, [r4, #0]
 8008374:	2b2e      	cmp	r3, #46	; 0x2e
 8008376:	d10c      	bne.n	8008392 <_vfiprintf_r+0x15a>
 8008378:	7863      	ldrb	r3, [r4, #1]
 800837a:	2b2a      	cmp	r3, #42	; 0x2a
 800837c:	d134      	bne.n	80083e8 <_vfiprintf_r+0x1b0>
 800837e:	9b03      	ldr	r3, [sp, #12]
 8008380:	1d1a      	adds	r2, r3, #4
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	9203      	str	r2, [sp, #12]
 8008386:	2b00      	cmp	r3, #0
 8008388:	bfb8      	it	lt
 800838a:	f04f 33ff 	movlt.w	r3, #4294967295
 800838e:	3402      	adds	r4, #2
 8008390:	9305      	str	r3, [sp, #20]
 8008392:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008468 <_vfiprintf_r+0x230>
 8008396:	7821      	ldrb	r1, [r4, #0]
 8008398:	2203      	movs	r2, #3
 800839a:	4650      	mov	r0, sl
 800839c:	f7f7 ff38 	bl	8000210 <memchr>
 80083a0:	b138      	cbz	r0, 80083b2 <_vfiprintf_r+0x17a>
 80083a2:	9b04      	ldr	r3, [sp, #16]
 80083a4:	eba0 000a 	sub.w	r0, r0, sl
 80083a8:	2240      	movs	r2, #64	; 0x40
 80083aa:	4082      	lsls	r2, r0
 80083ac:	4313      	orrs	r3, r2
 80083ae:	3401      	adds	r4, #1
 80083b0:	9304      	str	r3, [sp, #16]
 80083b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083b6:	4829      	ldr	r0, [pc, #164]	; (800845c <_vfiprintf_r+0x224>)
 80083b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80083bc:	2206      	movs	r2, #6
 80083be:	f7f7 ff27 	bl	8000210 <memchr>
 80083c2:	2800      	cmp	r0, #0
 80083c4:	d03f      	beq.n	8008446 <_vfiprintf_r+0x20e>
 80083c6:	4b26      	ldr	r3, [pc, #152]	; (8008460 <_vfiprintf_r+0x228>)
 80083c8:	bb1b      	cbnz	r3, 8008412 <_vfiprintf_r+0x1da>
 80083ca:	9b03      	ldr	r3, [sp, #12]
 80083cc:	3307      	adds	r3, #7
 80083ce:	f023 0307 	bic.w	r3, r3, #7
 80083d2:	3308      	adds	r3, #8
 80083d4:	9303      	str	r3, [sp, #12]
 80083d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083d8:	443b      	add	r3, r7
 80083da:	9309      	str	r3, [sp, #36]	; 0x24
 80083dc:	e768      	b.n	80082b0 <_vfiprintf_r+0x78>
 80083de:	fb0c 3202 	mla	r2, ip, r2, r3
 80083e2:	460c      	mov	r4, r1
 80083e4:	2001      	movs	r0, #1
 80083e6:	e7a6      	b.n	8008336 <_vfiprintf_r+0xfe>
 80083e8:	2300      	movs	r3, #0
 80083ea:	3401      	adds	r4, #1
 80083ec:	9305      	str	r3, [sp, #20]
 80083ee:	4619      	mov	r1, r3
 80083f0:	f04f 0c0a 	mov.w	ip, #10
 80083f4:	4620      	mov	r0, r4
 80083f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083fa:	3a30      	subs	r2, #48	; 0x30
 80083fc:	2a09      	cmp	r2, #9
 80083fe:	d903      	bls.n	8008408 <_vfiprintf_r+0x1d0>
 8008400:	2b00      	cmp	r3, #0
 8008402:	d0c6      	beq.n	8008392 <_vfiprintf_r+0x15a>
 8008404:	9105      	str	r1, [sp, #20]
 8008406:	e7c4      	b.n	8008392 <_vfiprintf_r+0x15a>
 8008408:	fb0c 2101 	mla	r1, ip, r1, r2
 800840c:	4604      	mov	r4, r0
 800840e:	2301      	movs	r3, #1
 8008410:	e7f0      	b.n	80083f4 <_vfiprintf_r+0x1bc>
 8008412:	ab03      	add	r3, sp, #12
 8008414:	9300      	str	r3, [sp, #0]
 8008416:	462a      	mov	r2, r5
 8008418:	4b12      	ldr	r3, [pc, #72]	; (8008464 <_vfiprintf_r+0x22c>)
 800841a:	a904      	add	r1, sp, #16
 800841c:	4630      	mov	r0, r6
 800841e:	f7fd fe8b 	bl	8006138 <_printf_float>
 8008422:	4607      	mov	r7, r0
 8008424:	1c78      	adds	r0, r7, #1
 8008426:	d1d6      	bne.n	80083d6 <_vfiprintf_r+0x19e>
 8008428:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800842a:	07d9      	lsls	r1, r3, #31
 800842c:	d405      	bmi.n	800843a <_vfiprintf_r+0x202>
 800842e:	89ab      	ldrh	r3, [r5, #12]
 8008430:	059a      	lsls	r2, r3, #22
 8008432:	d402      	bmi.n	800843a <_vfiprintf_r+0x202>
 8008434:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008436:	f7fe fbdb 	bl	8006bf0 <__retarget_lock_release_recursive>
 800843a:	89ab      	ldrh	r3, [r5, #12]
 800843c:	065b      	lsls	r3, r3, #25
 800843e:	f53f af1d 	bmi.w	800827c <_vfiprintf_r+0x44>
 8008442:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008444:	e71c      	b.n	8008280 <_vfiprintf_r+0x48>
 8008446:	ab03      	add	r3, sp, #12
 8008448:	9300      	str	r3, [sp, #0]
 800844a:	462a      	mov	r2, r5
 800844c:	4b05      	ldr	r3, [pc, #20]	; (8008464 <_vfiprintf_r+0x22c>)
 800844e:	a904      	add	r1, sp, #16
 8008450:	4630      	mov	r0, r6
 8008452:	f7fe f915 	bl	8006680 <_printf_i>
 8008456:	e7e4      	b.n	8008422 <_vfiprintf_r+0x1ea>
 8008458:	0800909c 	.word	0x0800909c
 800845c:	080090a6 	.word	0x080090a6
 8008460:	08006139 	.word	0x08006139
 8008464:	08008213 	.word	0x08008213
 8008468:	080090a2 	.word	0x080090a2

0800846c <__sflush_r>:
 800846c:	898a      	ldrh	r2, [r1, #12]
 800846e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008472:	4605      	mov	r5, r0
 8008474:	0710      	lsls	r0, r2, #28
 8008476:	460c      	mov	r4, r1
 8008478:	d458      	bmi.n	800852c <__sflush_r+0xc0>
 800847a:	684b      	ldr	r3, [r1, #4]
 800847c:	2b00      	cmp	r3, #0
 800847e:	dc05      	bgt.n	800848c <__sflush_r+0x20>
 8008480:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008482:	2b00      	cmp	r3, #0
 8008484:	dc02      	bgt.n	800848c <__sflush_r+0x20>
 8008486:	2000      	movs	r0, #0
 8008488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800848c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800848e:	2e00      	cmp	r6, #0
 8008490:	d0f9      	beq.n	8008486 <__sflush_r+0x1a>
 8008492:	2300      	movs	r3, #0
 8008494:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008498:	682f      	ldr	r7, [r5, #0]
 800849a:	6a21      	ldr	r1, [r4, #32]
 800849c:	602b      	str	r3, [r5, #0]
 800849e:	d032      	beq.n	8008506 <__sflush_r+0x9a>
 80084a0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80084a2:	89a3      	ldrh	r3, [r4, #12]
 80084a4:	075a      	lsls	r2, r3, #29
 80084a6:	d505      	bpl.n	80084b4 <__sflush_r+0x48>
 80084a8:	6863      	ldr	r3, [r4, #4]
 80084aa:	1ac0      	subs	r0, r0, r3
 80084ac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80084ae:	b10b      	cbz	r3, 80084b4 <__sflush_r+0x48>
 80084b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80084b2:	1ac0      	subs	r0, r0, r3
 80084b4:	2300      	movs	r3, #0
 80084b6:	4602      	mov	r2, r0
 80084b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80084ba:	6a21      	ldr	r1, [r4, #32]
 80084bc:	4628      	mov	r0, r5
 80084be:	47b0      	blx	r6
 80084c0:	1c43      	adds	r3, r0, #1
 80084c2:	89a3      	ldrh	r3, [r4, #12]
 80084c4:	d106      	bne.n	80084d4 <__sflush_r+0x68>
 80084c6:	6829      	ldr	r1, [r5, #0]
 80084c8:	291d      	cmp	r1, #29
 80084ca:	d82b      	bhi.n	8008524 <__sflush_r+0xb8>
 80084cc:	4a29      	ldr	r2, [pc, #164]	; (8008574 <__sflush_r+0x108>)
 80084ce:	410a      	asrs	r2, r1
 80084d0:	07d6      	lsls	r6, r2, #31
 80084d2:	d427      	bmi.n	8008524 <__sflush_r+0xb8>
 80084d4:	2200      	movs	r2, #0
 80084d6:	6062      	str	r2, [r4, #4]
 80084d8:	04d9      	lsls	r1, r3, #19
 80084da:	6922      	ldr	r2, [r4, #16]
 80084dc:	6022      	str	r2, [r4, #0]
 80084de:	d504      	bpl.n	80084ea <__sflush_r+0x7e>
 80084e0:	1c42      	adds	r2, r0, #1
 80084e2:	d101      	bne.n	80084e8 <__sflush_r+0x7c>
 80084e4:	682b      	ldr	r3, [r5, #0]
 80084e6:	b903      	cbnz	r3, 80084ea <__sflush_r+0x7e>
 80084e8:	6560      	str	r0, [r4, #84]	; 0x54
 80084ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80084ec:	602f      	str	r7, [r5, #0]
 80084ee:	2900      	cmp	r1, #0
 80084f0:	d0c9      	beq.n	8008486 <__sflush_r+0x1a>
 80084f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80084f6:	4299      	cmp	r1, r3
 80084f8:	d002      	beq.n	8008500 <__sflush_r+0x94>
 80084fa:	4628      	mov	r0, r5
 80084fc:	f7ff f9f6 	bl	80078ec <_free_r>
 8008500:	2000      	movs	r0, #0
 8008502:	6360      	str	r0, [r4, #52]	; 0x34
 8008504:	e7c0      	b.n	8008488 <__sflush_r+0x1c>
 8008506:	2301      	movs	r3, #1
 8008508:	4628      	mov	r0, r5
 800850a:	47b0      	blx	r6
 800850c:	1c41      	adds	r1, r0, #1
 800850e:	d1c8      	bne.n	80084a2 <__sflush_r+0x36>
 8008510:	682b      	ldr	r3, [r5, #0]
 8008512:	2b00      	cmp	r3, #0
 8008514:	d0c5      	beq.n	80084a2 <__sflush_r+0x36>
 8008516:	2b1d      	cmp	r3, #29
 8008518:	d001      	beq.n	800851e <__sflush_r+0xb2>
 800851a:	2b16      	cmp	r3, #22
 800851c:	d101      	bne.n	8008522 <__sflush_r+0xb6>
 800851e:	602f      	str	r7, [r5, #0]
 8008520:	e7b1      	b.n	8008486 <__sflush_r+0x1a>
 8008522:	89a3      	ldrh	r3, [r4, #12]
 8008524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008528:	81a3      	strh	r3, [r4, #12]
 800852a:	e7ad      	b.n	8008488 <__sflush_r+0x1c>
 800852c:	690f      	ldr	r7, [r1, #16]
 800852e:	2f00      	cmp	r7, #0
 8008530:	d0a9      	beq.n	8008486 <__sflush_r+0x1a>
 8008532:	0793      	lsls	r3, r2, #30
 8008534:	680e      	ldr	r6, [r1, #0]
 8008536:	bf08      	it	eq
 8008538:	694b      	ldreq	r3, [r1, #20]
 800853a:	600f      	str	r7, [r1, #0]
 800853c:	bf18      	it	ne
 800853e:	2300      	movne	r3, #0
 8008540:	eba6 0807 	sub.w	r8, r6, r7
 8008544:	608b      	str	r3, [r1, #8]
 8008546:	f1b8 0f00 	cmp.w	r8, #0
 800854a:	dd9c      	ble.n	8008486 <__sflush_r+0x1a>
 800854c:	6a21      	ldr	r1, [r4, #32]
 800854e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008550:	4643      	mov	r3, r8
 8008552:	463a      	mov	r2, r7
 8008554:	4628      	mov	r0, r5
 8008556:	47b0      	blx	r6
 8008558:	2800      	cmp	r0, #0
 800855a:	dc06      	bgt.n	800856a <__sflush_r+0xfe>
 800855c:	89a3      	ldrh	r3, [r4, #12]
 800855e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008562:	81a3      	strh	r3, [r4, #12]
 8008564:	f04f 30ff 	mov.w	r0, #4294967295
 8008568:	e78e      	b.n	8008488 <__sflush_r+0x1c>
 800856a:	4407      	add	r7, r0
 800856c:	eba8 0800 	sub.w	r8, r8, r0
 8008570:	e7e9      	b.n	8008546 <__sflush_r+0xda>
 8008572:	bf00      	nop
 8008574:	dfbffffe 	.word	0xdfbffffe

08008578 <_fflush_r>:
 8008578:	b538      	push	{r3, r4, r5, lr}
 800857a:	690b      	ldr	r3, [r1, #16]
 800857c:	4605      	mov	r5, r0
 800857e:	460c      	mov	r4, r1
 8008580:	b913      	cbnz	r3, 8008588 <_fflush_r+0x10>
 8008582:	2500      	movs	r5, #0
 8008584:	4628      	mov	r0, r5
 8008586:	bd38      	pop	{r3, r4, r5, pc}
 8008588:	b118      	cbz	r0, 8008592 <_fflush_r+0x1a>
 800858a:	6a03      	ldr	r3, [r0, #32]
 800858c:	b90b      	cbnz	r3, 8008592 <_fflush_r+0x1a>
 800858e:	f7fe fa25 	bl	80069dc <__sinit>
 8008592:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d0f3      	beq.n	8008582 <_fflush_r+0xa>
 800859a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800859c:	07d0      	lsls	r0, r2, #31
 800859e:	d404      	bmi.n	80085aa <_fflush_r+0x32>
 80085a0:	0599      	lsls	r1, r3, #22
 80085a2:	d402      	bmi.n	80085aa <_fflush_r+0x32>
 80085a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80085a6:	f7fe fb22 	bl	8006bee <__retarget_lock_acquire_recursive>
 80085aa:	4628      	mov	r0, r5
 80085ac:	4621      	mov	r1, r4
 80085ae:	f7ff ff5d 	bl	800846c <__sflush_r>
 80085b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80085b4:	07da      	lsls	r2, r3, #31
 80085b6:	4605      	mov	r5, r0
 80085b8:	d4e4      	bmi.n	8008584 <_fflush_r+0xc>
 80085ba:	89a3      	ldrh	r3, [r4, #12]
 80085bc:	059b      	lsls	r3, r3, #22
 80085be:	d4e1      	bmi.n	8008584 <_fflush_r+0xc>
 80085c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80085c2:	f7fe fb15 	bl	8006bf0 <__retarget_lock_release_recursive>
 80085c6:	e7dd      	b.n	8008584 <_fflush_r+0xc>

080085c8 <__swbuf_r>:
 80085c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085ca:	460e      	mov	r6, r1
 80085cc:	4614      	mov	r4, r2
 80085ce:	4605      	mov	r5, r0
 80085d0:	b118      	cbz	r0, 80085da <__swbuf_r+0x12>
 80085d2:	6a03      	ldr	r3, [r0, #32]
 80085d4:	b90b      	cbnz	r3, 80085da <__swbuf_r+0x12>
 80085d6:	f7fe fa01 	bl	80069dc <__sinit>
 80085da:	69a3      	ldr	r3, [r4, #24]
 80085dc:	60a3      	str	r3, [r4, #8]
 80085de:	89a3      	ldrh	r3, [r4, #12]
 80085e0:	071a      	lsls	r2, r3, #28
 80085e2:	d525      	bpl.n	8008630 <__swbuf_r+0x68>
 80085e4:	6923      	ldr	r3, [r4, #16]
 80085e6:	b31b      	cbz	r3, 8008630 <__swbuf_r+0x68>
 80085e8:	6823      	ldr	r3, [r4, #0]
 80085ea:	6922      	ldr	r2, [r4, #16]
 80085ec:	1a98      	subs	r0, r3, r2
 80085ee:	6963      	ldr	r3, [r4, #20]
 80085f0:	b2f6      	uxtb	r6, r6
 80085f2:	4283      	cmp	r3, r0
 80085f4:	4637      	mov	r7, r6
 80085f6:	dc04      	bgt.n	8008602 <__swbuf_r+0x3a>
 80085f8:	4621      	mov	r1, r4
 80085fa:	4628      	mov	r0, r5
 80085fc:	f7ff ffbc 	bl	8008578 <_fflush_r>
 8008600:	b9e0      	cbnz	r0, 800863c <__swbuf_r+0x74>
 8008602:	68a3      	ldr	r3, [r4, #8]
 8008604:	3b01      	subs	r3, #1
 8008606:	60a3      	str	r3, [r4, #8]
 8008608:	6823      	ldr	r3, [r4, #0]
 800860a:	1c5a      	adds	r2, r3, #1
 800860c:	6022      	str	r2, [r4, #0]
 800860e:	701e      	strb	r6, [r3, #0]
 8008610:	6962      	ldr	r2, [r4, #20]
 8008612:	1c43      	adds	r3, r0, #1
 8008614:	429a      	cmp	r2, r3
 8008616:	d004      	beq.n	8008622 <__swbuf_r+0x5a>
 8008618:	89a3      	ldrh	r3, [r4, #12]
 800861a:	07db      	lsls	r3, r3, #31
 800861c:	d506      	bpl.n	800862c <__swbuf_r+0x64>
 800861e:	2e0a      	cmp	r6, #10
 8008620:	d104      	bne.n	800862c <__swbuf_r+0x64>
 8008622:	4621      	mov	r1, r4
 8008624:	4628      	mov	r0, r5
 8008626:	f7ff ffa7 	bl	8008578 <_fflush_r>
 800862a:	b938      	cbnz	r0, 800863c <__swbuf_r+0x74>
 800862c:	4638      	mov	r0, r7
 800862e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008630:	4621      	mov	r1, r4
 8008632:	4628      	mov	r0, r5
 8008634:	f000 f806 	bl	8008644 <__swsetup_r>
 8008638:	2800      	cmp	r0, #0
 800863a:	d0d5      	beq.n	80085e8 <__swbuf_r+0x20>
 800863c:	f04f 37ff 	mov.w	r7, #4294967295
 8008640:	e7f4      	b.n	800862c <__swbuf_r+0x64>
	...

08008644 <__swsetup_r>:
 8008644:	b538      	push	{r3, r4, r5, lr}
 8008646:	4b2a      	ldr	r3, [pc, #168]	; (80086f0 <__swsetup_r+0xac>)
 8008648:	4605      	mov	r5, r0
 800864a:	6818      	ldr	r0, [r3, #0]
 800864c:	460c      	mov	r4, r1
 800864e:	b118      	cbz	r0, 8008658 <__swsetup_r+0x14>
 8008650:	6a03      	ldr	r3, [r0, #32]
 8008652:	b90b      	cbnz	r3, 8008658 <__swsetup_r+0x14>
 8008654:	f7fe f9c2 	bl	80069dc <__sinit>
 8008658:	89a3      	ldrh	r3, [r4, #12]
 800865a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800865e:	0718      	lsls	r0, r3, #28
 8008660:	d422      	bmi.n	80086a8 <__swsetup_r+0x64>
 8008662:	06d9      	lsls	r1, r3, #27
 8008664:	d407      	bmi.n	8008676 <__swsetup_r+0x32>
 8008666:	2309      	movs	r3, #9
 8008668:	602b      	str	r3, [r5, #0]
 800866a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800866e:	81a3      	strh	r3, [r4, #12]
 8008670:	f04f 30ff 	mov.w	r0, #4294967295
 8008674:	e034      	b.n	80086e0 <__swsetup_r+0x9c>
 8008676:	0758      	lsls	r0, r3, #29
 8008678:	d512      	bpl.n	80086a0 <__swsetup_r+0x5c>
 800867a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800867c:	b141      	cbz	r1, 8008690 <__swsetup_r+0x4c>
 800867e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008682:	4299      	cmp	r1, r3
 8008684:	d002      	beq.n	800868c <__swsetup_r+0x48>
 8008686:	4628      	mov	r0, r5
 8008688:	f7ff f930 	bl	80078ec <_free_r>
 800868c:	2300      	movs	r3, #0
 800868e:	6363      	str	r3, [r4, #52]	; 0x34
 8008690:	89a3      	ldrh	r3, [r4, #12]
 8008692:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008696:	81a3      	strh	r3, [r4, #12]
 8008698:	2300      	movs	r3, #0
 800869a:	6063      	str	r3, [r4, #4]
 800869c:	6923      	ldr	r3, [r4, #16]
 800869e:	6023      	str	r3, [r4, #0]
 80086a0:	89a3      	ldrh	r3, [r4, #12]
 80086a2:	f043 0308 	orr.w	r3, r3, #8
 80086a6:	81a3      	strh	r3, [r4, #12]
 80086a8:	6923      	ldr	r3, [r4, #16]
 80086aa:	b94b      	cbnz	r3, 80086c0 <__swsetup_r+0x7c>
 80086ac:	89a3      	ldrh	r3, [r4, #12]
 80086ae:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80086b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80086b6:	d003      	beq.n	80086c0 <__swsetup_r+0x7c>
 80086b8:	4621      	mov	r1, r4
 80086ba:	4628      	mov	r0, r5
 80086bc:	f000 f8c4 	bl	8008848 <__smakebuf_r>
 80086c0:	89a0      	ldrh	r0, [r4, #12]
 80086c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80086c6:	f010 0301 	ands.w	r3, r0, #1
 80086ca:	d00a      	beq.n	80086e2 <__swsetup_r+0x9e>
 80086cc:	2300      	movs	r3, #0
 80086ce:	60a3      	str	r3, [r4, #8]
 80086d0:	6963      	ldr	r3, [r4, #20]
 80086d2:	425b      	negs	r3, r3
 80086d4:	61a3      	str	r3, [r4, #24]
 80086d6:	6923      	ldr	r3, [r4, #16]
 80086d8:	b943      	cbnz	r3, 80086ec <__swsetup_r+0xa8>
 80086da:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80086de:	d1c4      	bne.n	800866a <__swsetup_r+0x26>
 80086e0:	bd38      	pop	{r3, r4, r5, pc}
 80086e2:	0781      	lsls	r1, r0, #30
 80086e4:	bf58      	it	pl
 80086e6:	6963      	ldrpl	r3, [r4, #20]
 80086e8:	60a3      	str	r3, [r4, #8]
 80086ea:	e7f4      	b.n	80086d6 <__swsetup_r+0x92>
 80086ec:	2000      	movs	r0, #0
 80086ee:	e7f7      	b.n	80086e0 <__swsetup_r+0x9c>
 80086f0:	20000124 	.word	0x20000124

080086f4 <_sbrk_r>:
 80086f4:	b538      	push	{r3, r4, r5, lr}
 80086f6:	4d06      	ldr	r5, [pc, #24]	; (8008710 <_sbrk_r+0x1c>)
 80086f8:	2300      	movs	r3, #0
 80086fa:	4604      	mov	r4, r0
 80086fc:	4608      	mov	r0, r1
 80086fe:	602b      	str	r3, [r5, #0]
 8008700:	f7f9 fa26 	bl	8001b50 <_sbrk>
 8008704:	1c43      	adds	r3, r0, #1
 8008706:	d102      	bne.n	800870e <_sbrk_r+0x1a>
 8008708:	682b      	ldr	r3, [r5, #0]
 800870a:	b103      	cbz	r3, 800870e <_sbrk_r+0x1a>
 800870c:	6023      	str	r3, [r4, #0]
 800870e:	bd38      	pop	{r3, r4, r5, pc}
 8008710:	20000674 	.word	0x20000674

08008714 <memcpy>:
 8008714:	440a      	add	r2, r1
 8008716:	4291      	cmp	r1, r2
 8008718:	f100 33ff 	add.w	r3, r0, #4294967295
 800871c:	d100      	bne.n	8008720 <memcpy+0xc>
 800871e:	4770      	bx	lr
 8008720:	b510      	push	{r4, lr}
 8008722:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008726:	f803 4f01 	strb.w	r4, [r3, #1]!
 800872a:	4291      	cmp	r1, r2
 800872c:	d1f9      	bne.n	8008722 <memcpy+0xe>
 800872e:	bd10      	pop	{r4, pc}

08008730 <__assert_func>:
 8008730:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008732:	4614      	mov	r4, r2
 8008734:	461a      	mov	r2, r3
 8008736:	4b09      	ldr	r3, [pc, #36]	; (800875c <__assert_func+0x2c>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4605      	mov	r5, r0
 800873c:	68d8      	ldr	r0, [r3, #12]
 800873e:	b14c      	cbz	r4, 8008754 <__assert_func+0x24>
 8008740:	4b07      	ldr	r3, [pc, #28]	; (8008760 <__assert_func+0x30>)
 8008742:	9100      	str	r1, [sp, #0]
 8008744:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008748:	4906      	ldr	r1, [pc, #24]	; (8008764 <__assert_func+0x34>)
 800874a:	462b      	mov	r3, r5
 800874c:	f000 f844 	bl	80087d8 <fiprintf>
 8008750:	f000 f8d8 	bl	8008904 <abort>
 8008754:	4b04      	ldr	r3, [pc, #16]	; (8008768 <__assert_func+0x38>)
 8008756:	461c      	mov	r4, r3
 8008758:	e7f3      	b.n	8008742 <__assert_func+0x12>
 800875a:	bf00      	nop
 800875c:	20000124 	.word	0x20000124
 8008760:	080090b7 	.word	0x080090b7
 8008764:	080090c4 	.word	0x080090c4
 8008768:	080090f2 	.word	0x080090f2

0800876c <_calloc_r>:
 800876c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800876e:	fba1 2402 	umull	r2, r4, r1, r2
 8008772:	b94c      	cbnz	r4, 8008788 <_calloc_r+0x1c>
 8008774:	4611      	mov	r1, r2
 8008776:	9201      	str	r2, [sp, #4]
 8008778:	f7ff f92c 	bl	80079d4 <_malloc_r>
 800877c:	9a01      	ldr	r2, [sp, #4]
 800877e:	4605      	mov	r5, r0
 8008780:	b930      	cbnz	r0, 8008790 <_calloc_r+0x24>
 8008782:	4628      	mov	r0, r5
 8008784:	b003      	add	sp, #12
 8008786:	bd30      	pop	{r4, r5, pc}
 8008788:	220c      	movs	r2, #12
 800878a:	6002      	str	r2, [r0, #0]
 800878c:	2500      	movs	r5, #0
 800878e:	e7f8      	b.n	8008782 <_calloc_r+0x16>
 8008790:	4621      	mov	r1, r4
 8008792:	f7fe f9ae 	bl	8006af2 <memset>
 8008796:	e7f4      	b.n	8008782 <_calloc_r+0x16>

08008798 <__ascii_mbtowc>:
 8008798:	b082      	sub	sp, #8
 800879a:	b901      	cbnz	r1, 800879e <__ascii_mbtowc+0x6>
 800879c:	a901      	add	r1, sp, #4
 800879e:	b142      	cbz	r2, 80087b2 <__ascii_mbtowc+0x1a>
 80087a0:	b14b      	cbz	r3, 80087b6 <__ascii_mbtowc+0x1e>
 80087a2:	7813      	ldrb	r3, [r2, #0]
 80087a4:	600b      	str	r3, [r1, #0]
 80087a6:	7812      	ldrb	r2, [r2, #0]
 80087a8:	1e10      	subs	r0, r2, #0
 80087aa:	bf18      	it	ne
 80087ac:	2001      	movne	r0, #1
 80087ae:	b002      	add	sp, #8
 80087b0:	4770      	bx	lr
 80087b2:	4610      	mov	r0, r2
 80087b4:	e7fb      	b.n	80087ae <__ascii_mbtowc+0x16>
 80087b6:	f06f 0001 	mvn.w	r0, #1
 80087ba:	e7f8      	b.n	80087ae <__ascii_mbtowc+0x16>

080087bc <__ascii_wctomb>:
 80087bc:	b149      	cbz	r1, 80087d2 <__ascii_wctomb+0x16>
 80087be:	2aff      	cmp	r2, #255	; 0xff
 80087c0:	bf85      	ittet	hi
 80087c2:	238a      	movhi	r3, #138	; 0x8a
 80087c4:	6003      	strhi	r3, [r0, #0]
 80087c6:	700a      	strbls	r2, [r1, #0]
 80087c8:	f04f 30ff 	movhi.w	r0, #4294967295
 80087cc:	bf98      	it	ls
 80087ce:	2001      	movls	r0, #1
 80087d0:	4770      	bx	lr
 80087d2:	4608      	mov	r0, r1
 80087d4:	4770      	bx	lr
	...

080087d8 <fiprintf>:
 80087d8:	b40e      	push	{r1, r2, r3}
 80087da:	b503      	push	{r0, r1, lr}
 80087dc:	4601      	mov	r1, r0
 80087de:	ab03      	add	r3, sp, #12
 80087e0:	4805      	ldr	r0, [pc, #20]	; (80087f8 <fiprintf+0x20>)
 80087e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80087e6:	6800      	ldr	r0, [r0, #0]
 80087e8:	9301      	str	r3, [sp, #4]
 80087ea:	f7ff fd25 	bl	8008238 <_vfiprintf_r>
 80087ee:	b002      	add	sp, #8
 80087f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80087f4:	b003      	add	sp, #12
 80087f6:	4770      	bx	lr
 80087f8:	20000124 	.word	0x20000124

080087fc <__swhatbuf_r>:
 80087fc:	b570      	push	{r4, r5, r6, lr}
 80087fe:	460c      	mov	r4, r1
 8008800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008804:	2900      	cmp	r1, #0
 8008806:	b096      	sub	sp, #88	; 0x58
 8008808:	4615      	mov	r5, r2
 800880a:	461e      	mov	r6, r3
 800880c:	da0d      	bge.n	800882a <__swhatbuf_r+0x2e>
 800880e:	89a3      	ldrh	r3, [r4, #12]
 8008810:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008814:	f04f 0100 	mov.w	r1, #0
 8008818:	bf0c      	ite	eq
 800881a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800881e:	2340      	movne	r3, #64	; 0x40
 8008820:	2000      	movs	r0, #0
 8008822:	6031      	str	r1, [r6, #0]
 8008824:	602b      	str	r3, [r5, #0]
 8008826:	b016      	add	sp, #88	; 0x58
 8008828:	bd70      	pop	{r4, r5, r6, pc}
 800882a:	466a      	mov	r2, sp
 800882c:	f000 f848 	bl	80088c0 <_fstat_r>
 8008830:	2800      	cmp	r0, #0
 8008832:	dbec      	blt.n	800880e <__swhatbuf_r+0x12>
 8008834:	9901      	ldr	r1, [sp, #4]
 8008836:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800883a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800883e:	4259      	negs	r1, r3
 8008840:	4159      	adcs	r1, r3
 8008842:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008846:	e7eb      	b.n	8008820 <__swhatbuf_r+0x24>

08008848 <__smakebuf_r>:
 8008848:	898b      	ldrh	r3, [r1, #12]
 800884a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800884c:	079d      	lsls	r5, r3, #30
 800884e:	4606      	mov	r6, r0
 8008850:	460c      	mov	r4, r1
 8008852:	d507      	bpl.n	8008864 <__smakebuf_r+0x1c>
 8008854:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008858:	6023      	str	r3, [r4, #0]
 800885a:	6123      	str	r3, [r4, #16]
 800885c:	2301      	movs	r3, #1
 800885e:	6163      	str	r3, [r4, #20]
 8008860:	b002      	add	sp, #8
 8008862:	bd70      	pop	{r4, r5, r6, pc}
 8008864:	ab01      	add	r3, sp, #4
 8008866:	466a      	mov	r2, sp
 8008868:	f7ff ffc8 	bl	80087fc <__swhatbuf_r>
 800886c:	9900      	ldr	r1, [sp, #0]
 800886e:	4605      	mov	r5, r0
 8008870:	4630      	mov	r0, r6
 8008872:	f7ff f8af 	bl	80079d4 <_malloc_r>
 8008876:	b948      	cbnz	r0, 800888c <__smakebuf_r+0x44>
 8008878:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800887c:	059a      	lsls	r2, r3, #22
 800887e:	d4ef      	bmi.n	8008860 <__smakebuf_r+0x18>
 8008880:	f023 0303 	bic.w	r3, r3, #3
 8008884:	f043 0302 	orr.w	r3, r3, #2
 8008888:	81a3      	strh	r3, [r4, #12]
 800888a:	e7e3      	b.n	8008854 <__smakebuf_r+0xc>
 800888c:	89a3      	ldrh	r3, [r4, #12]
 800888e:	6020      	str	r0, [r4, #0]
 8008890:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008894:	81a3      	strh	r3, [r4, #12]
 8008896:	9b00      	ldr	r3, [sp, #0]
 8008898:	6163      	str	r3, [r4, #20]
 800889a:	9b01      	ldr	r3, [sp, #4]
 800889c:	6120      	str	r0, [r4, #16]
 800889e:	b15b      	cbz	r3, 80088b8 <__smakebuf_r+0x70>
 80088a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80088a4:	4630      	mov	r0, r6
 80088a6:	f000 f81d 	bl	80088e4 <_isatty_r>
 80088aa:	b128      	cbz	r0, 80088b8 <__smakebuf_r+0x70>
 80088ac:	89a3      	ldrh	r3, [r4, #12]
 80088ae:	f023 0303 	bic.w	r3, r3, #3
 80088b2:	f043 0301 	orr.w	r3, r3, #1
 80088b6:	81a3      	strh	r3, [r4, #12]
 80088b8:	89a3      	ldrh	r3, [r4, #12]
 80088ba:	431d      	orrs	r5, r3
 80088bc:	81a5      	strh	r5, [r4, #12]
 80088be:	e7cf      	b.n	8008860 <__smakebuf_r+0x18>

080088c0 <_fstat_r>:
 80088c0:	b538      	push	{r3, r4, r5, lr}
 80088c2:	4d07      	ldr	r5, [pc, #28]	; (80088e0 <_fstat_r+0x20>)
 80088c4:	2300      	movs	r3, #0
 80088c6:	4604      	mov	r4, r0
 80088c8:	4608      	mov	r0, r1
 80088ca:	4611      	mov	r1, r2
 80088cc:	602b      	str	r3, [r5, #0]
 80088ce:	f7f9 f916 	bl	8001afe <_fstat>
 80088d2:	1c43      	adds	r3, r0, #1
 80088d4:	d102      	bne.n	80088dc <_fstat_r+0x1c>
 80088d6:	682b      	ldr	r3, [r5, #0]
 80088d8:	b103      	cbz	r3, 80088dc <_fstat_r+0x1c>
 80088da:	6023      	str	r3, [r4, #0]
 80088dc:	bd38      	pop	{r3, r4, r5, pc}
 80088de:	bf00      	nop
 80088e0:	20000674 	.word	0x20000674

080088e4 <_isatty_r>:
 80088e4:	b538      	push	{r3, r4, r5, lr}
 80088e6:	4d06      	ldr	r5, [pc, #24]	; (8008900 <_isatty_r+0x1c>)
 80088e8:	2300      	movs	r3, #0
 80088ea:	4604      	mov	r4, r0
 80088ec:	4608      	mov	r0, r1
 80088ee:	602b      	str	r3, [r5, #0]
 80088f0:	f7f9 f915 	bl	8001b1e <_isatty>
 80088f4:	1c43      	adds	r3, r0, #1
 80088f6:	d102      	bne.n	80088fe <_isatty_r+0x1a>
 80088f8:	682b      	ldr	r3, [r5, #0]
 80088fa:	b103      	cbz	r3, 80088fe <_isatty_r+0x1a>
 80088fc:	6023      	str	r3, [r4, #0]
 80088fe:	bd38      	pop	{r3, r4, r5, pc}
 8008900:	20000674 	.word	0x20000674

08008904 <abort>:
 8008904:	b508      	push	{r3, lr}
 8008906:	2006      	movs	r0, #6
 8008908:	f000 f82c 	bl	8008964 <raise>
 800890c:	2001      	movs	r0, #1
 800890e:	f7f9 f8c3 	bl	8001a98 <_exit>

08008912 <_raise_r>:
 8008912:	291f      	cmp	r1, #31
 8008914:	b538      	push	{r3, r4, r5, lr}
 8008916:	4604      	mov	r4, r0
 8008918:	460d      	mov	r5, r1
 800891a:	d904      	bls.n	8008926 <_raise_r+0x14>
 800891c:	2316      	movs	r3, #22
 800891e:	6003      	str	r3, [r0, #0]
 8008920:	f04f 30ff 	mov.w	r0, #4294967295
 8008924:	bd38      	pop	{r3, r4, r5, pc}
 8008926:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008928:	b112      	cbz	r2, 8008930 <_raise_r+0x1e>
 800892a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800892e:	b94b      	cbnz	r3, 8008944 <_raise_r+0x32>
 8008930:	4620      	mov	r0, r4
 8008932:	f000 f831 	bl	8008998 <_getpid_r>
 8008936:	462a      	mov	r2, r5
 8008938:	4601      	mov	r1, r0
 800893a:	4620      	mov	r0, r4
 800893c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008940:	f000 b818 	b.w	8008974 <_kill_r>
 8008944:	2b01      	cmp	r3, #1
 8008946:	d00a      	beq.n	800895e <_raise_r+0x4c>
 8008948:	1c59      	adds	r1, r3, #1
 800894a:	d103      	bne.n	8008954 <_raise_r+0x42>
 800894c:	2316      	movs	r3, #22
 800894e:	6003      	str	r3, [r0, #0]
 8008950:	2001      	movs	r0, #1
 8008952:	e7e7      	b.n	8008924 <_raise_r+0x12>
 8008954:	2400      	movs	r4, #0
 8008956:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800895a:	4628      	mov	r0, r5
 800895c:	4798      	blx	r3
 800895e:	2000      	movs	r0, #0
 8008960:	e7e0      	b.n	8008924 <_raise_r+0x12>
	...

08008964 <raise>:
 8008964:	4b02      	ldr	r3, [pc, #8]	; (8008970 <raise+0xc>)
 8008966:	4601      	mov	r1, r0
 8008968:	6818      	ldr	r0, [r3, #0]
 800896a:	f7ff bfd2 	b.w	8008912 <_raise_r>
 800896e:	bf00      	nop
 8008970:	20000124 	.word	0x20000124

08008974 <_kill_r>:
 8008974:	b538      	push	{r3, r4, r5, lr}
 8008976:	4d07      	ldr	r5, [pc, #28]	; (8008994 <_kill_r+0x20>)
 8008978:	2300      	movs	r3, #0
 800897a:	4604      	mov	r4, r0
 800897c:	4608      	mov	r0, r1
 800897e:	4611      	mov	r1, r2
 8008980:	602b      	str	r3, [r5, #0]
 8008982:	f7f9 f879 	bl	8001a78 <_kill>
 8008986:	1c43      	adds	r3, r0, #1
 8008988:	d102      	bne.n	8008990 <_kill_r+0x1c>
 800898a:	682b      	ldr	r3, [r5, #0]
 800898c:	b103      	cbz	r3, 8008990 <_kill_r+0x1c>
 800898e:	6023      	str	r3, [r4, #0]
 8008990:	bd38      	pop	{r3, r4, r5, pc}
 8008992:	bf00      	nop
 8008994:	20000674 	.word	0x20000674

08008998 <_getpid_r>:
 8008998:	f7f9 b866 	b.w	8001a68 <_getpid>
 800899c:	0000      	movs	r0, r0
	...

080089a0 <exp>:
 80089a0:	b538      	push	{r3, r4, r5, lr}
 80089a2:	ed2d 8b02 	vpush	{d8}
 80089a6:	ec55 4b10 	vmov	r4, r5, d0
 80089aa:	f000 f895 	bl	8008ad8 <__ieee754_exp>
 80089ae:	eeb0 8a40 	vmov.f32	s16, s0
 80089b2:	eef0 8a60 	vmov.f32	s17, s1
 80089b6:	ec45 4b10 	vmov	d0, r4, r5
 80089ba:	f000 f839 	bl	8008a30 <finite>
 80089be:	b168      	cbz	r0, 80089dc <exp+0x3c>
 80089c0:	a317      	add	r3, pc, #92	; (adr r3, 8008a20 <exp+0x80>)
 80089c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089c6:	4620      	mov	r0, r4
 80089c8:	4629      	mov	r1, r5
 80089ca:	f7f8 f8c5 	bl	8000b58 <__aeabi_dcmpgt>
 80089ce:	b160      	cbz	r0, 80089ea <exp+0x4a>
 80089d0:	f7fe f8e2 	bl	8006b98 <__errno>
 80089d4:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 8008a10 <exp+0x70>
 80089d8:	2322      	movs	r3, #34	; 0x22
 80089da:	6003      	str	r3, [r0, #0]
 80089dc:	eeb0 0a48 	vmov.f32	s0, s16
 80089e0:	eef0 0a68 	vmov.f32	s1, s17
 80089e4:	ecbd 8b02 	vpop	{d8}
 80089e8:	bd38      	pop	{r3, r4, r5, pc}
 80089ea:	a30f      	add	r3, pc, #60	; (adr r3, 8008a28 <exp+0x88>)
 80089ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089f0:	4620      	mov	r0, r4
 80089f2:	4629      	mov	r1, r5
 80089f4:	f7f8 f892 	bl	8000b1c <__aeabi_dcmplt>
 80089f8:	2800      	cmp	r0, #0
 80089fa:	d0ef      	beq.n	80089dc <exp+0x3c>
 80089fc:	f7fe f8cc 	bl	8006b98 <__errno>
 8008a00:	2322      	movs	r3, #34	; 0x22
 8008a02:	ed9f 8b05 	vldr	d8, [pc, #20]	; 8008a18 <exp+0x78>
 8008a06:	6003      	str	r3, [r0, #0]
 8008a08:	e7e8      	b.n	80089dc <exp+0x3c>
 8008a0a:	bf00      	nop
 8008a0c:	f3af 8000 	nop.w
 8008a10:	00000000 	.word	0x00000000
 8008a14:	7ff00000 	.word	0x7ff00000
	...
 8008a20:	fefa39ef 	.word	0xfefa39ef
 8008a24:	40862e42 	.word	0x40862e42
 8008a28:	d52d3051 	.word	0xd52d3051
 8008a2c:	c0874910 	.word	0xc0874910

08008a30 <finite>:
 8008a30:	b082      	sub	sp, #8
 8008a32:	ed8d 0b00 	vstr	d0, [sp]
 8008a36:	9801      	ldr	r0, [sp, #4]
 8008a38:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8008a3c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8008a40:	0fc0      	lsrs	r0, r0, #31
 8008a42:	b002      	add	sp, #8
 8008a44:	4770      	bx	lr
	...

08008a48 <round>:
 8008a48:	ec53 2b10 	vmov	r2, r3, d0
 8008a4c:	b570      	push	{r4, r5, r6, lr}
 8008a4e:	f3c3 540a 	ubfx	r4, r3, #20, #11
 8008a52:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 8008a56:	2813      	cmp	r0, #19
 8008a58:	ee10 5a10 	vmov	r5, s0
 8008a5c:	4619      	mov	r1, r3
 8008a5e:	dc18      	bgt.n	8008a92 <round+0x4a>
 8008a60:	2800      	cmp	r0, #0
 8008a62:	da09      	bge.n	8008a78 <round+0x30>
 8008a64:	3001      	adds	r0, #1
 8008a66:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 8008a6a:	d103      	bne.n	8008a74 <round+0x2c>
 8008a6c:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8008a70:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008a74:	2300      	movs	r3, #0
 8008a76:	e02a      	b.n	8008ace <round+0x86>
 8008a78:	4c16      	ldr	r4, [pc, #88]	; (8008ad4 <round+0x8c>)
 8008a7a:	4104      	asrs	r4, r0
 8008a7c:	ea03 0604 	and.w	r6, r3, r4
 8008a80:	4316      	orrs	r6, r2
 8008a82:	d011      	beq.n	8008aa8 <round+0x60>
 8008a84:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008a88:	4103      	asrs	r3, r0
 8008a8a:	440b      	add	r3, r1
 8008a8c:	ea23 0104 	bic.w	r1, r3, r4
 8008a90:	e7f0      	b.n	8008a74 <round+0x2c>
 8008a92:	2833      	cmp	r0, #51	; 0x33
 8008a94:	dd0b      	ble.n	8008aae <round+0x66>
 8008a96:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8008a9a:	d105      	bne.n	8008aa8 <round+0x60>
 8008a9c:	ee10 0a10 	vmov	r0, s0
 8008aa0:	f7f7 fc14 	bl	80002cc <__adddf3>
 8008aa4:	4602      	mov	r2, r0
 8008aa6:	460b      	mov	r3, r1
 8008aa8:	ec43 2b10 	vmov	d0, r2, r3
 8008aac:	bd70      	pop	{r4, r5, r6, pc}
 8008aae:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8008ab2:	f04f 34ff 	mov.w	r4, #4294967295
 8008ab6:	40f4      	lsrs	r4, r6
 8008ab8:	4214      	tst	r4, r2
 8008aba:	d0f5      	beq.n	8008aa8 <round+0x60>
 8008abc:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	4083      	lsls	r3, r0
 8008ac4:	195b      	adds	r3, r3, r5
 8008ac6:	bf28      	it	cs
 8008ac8:	3101      	addcs	r1, #1
 8008aca:	ea23 0304 	bic.w	r3, r3, r4
 8008ace:	461a      	mov	r2, r3
 8008ad0:	460b      	mov	r3, r1
 8008ad2:	e7e9      	b.n	8008aa8 <round+0x60>
 8008ad4:	000fffff 	.word	0x000fffff

08008ad8 <__ieee754_exp>:
 8008ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008adc:	ec55 4b10 	vmov	r4, r5, d0
 8008ae0:	49b5      	ldr	r1, [pc, #724]	; (8008db8 <__ieee754_exp+0x2e0>)
 8008ae2:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 8008ae6:	428a      	cmp	r2, r1
 8008ae8:	ed2d 8b04 	vpush	{d8-d9}
 8008aec:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 8008af0:	d93b      	bls.n	8008b6a <__ieee754_exp+0x92>
 8008af2:	49b2      	ldr	r1, [pc, #712]	; (8008dbc <__ieee754_exp+0x2e4>)
 8008af4:	428a      	cmp	r2, r1
 8008af6:	d916      	bls.n	8008b26 <__ieee754_exp+0x4e>
 8008af8:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008afc:	4323      	orrs	r3, r4
 8008afe:	ee10 2a10 	vmov	r2, s0
 8008b02:	d007      	beq.n	8008b14 <__ieee754_exp+0x3c>
 8008b04:	462b      	mov	r3, r5
 8008b06:	4620      	mov	r0, r4
 8008b08:	4629      	mov	r1, r5
 8008b0a:	f7f7 fbdf 	bl	80002cc <__adddf3>
 8008b0e:	4604      	mov	r4, r0
 8008b10:	460d      	mov	r5, r1
 8008b12:	e002      	b.n	8008b1a <__ieee754_exp+0x42>
 8008b14:	b10e      	cbz	r6, 8008b1a <__ieee754_exp+0x42>
 8008b16:	2400      	movs	r4, #0
 8008b18:	2500      	movs	r5, #0
 8008b1a:	ecbd 8b04 	vpop	{d8-d9}
 8008b1e:	ec45 4b10 	vmov	d0, r4, r5
 8008b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b26:	a38e      	add	r3, pc, #568	; (adr r3, 8008d60 <__ieee754_exp+0x288>)
 8008b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b2c:	ee10 0a10 	vmov	r0, s0
 8008b30:	4629      	mov	r1, r5
 8008b32:	f7f8 f811 	bl	8000b58 <__aeabi_dcmpgt>
 8008b36:	4607      	mov	r7, r0
 8008b38:	b130      	cbz	r0, 8008b48 <__ieee754_exp+0x70>
 8008b3a:	ecbd 8b04 	vpop	{d8-d9}
 8008b3e:	2000      	movs	r0, #0
 8008b40:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b44:	f000 b971 	b.w	8008e2a <__math_oflow>
 8008b48:	a387      	add	r3, pc, #540	; (adr r3, 8008d68 <__ieee754_exp+0x290>)
 8008b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b4e:	4620      	mov	r0, r4
 8008b50:	4629      	mov	r1, r5
 8008b52:	f7f7 ffe3 	bl	8000b1c <__aeabi_dcmplt>
 8008b56:	2800      	cmp	r0, #0
 8008b58:	f000 808b 	beq.w	8008c72 <__ieee754_exp+0x19a>
 8008b5c:	ecbd 8b04 	vpop	{d8-d9}
 8008b60:	4638      	mov	r0, r7
 8008b62:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b66:	f000 b957 	b.w	8008e18 <__math_uflow>
 8008b6a:	4b95      	ldr	r3, [pc, #596]	; (8008dc0 <__ieee754_exp+0x2e8>)
 8008b6c:	429a      	cmp	r2, r3
 8008b6e:	f240 80ac 	bls.w	8008cca <__ieee754_exp+0x1f2>
 8008b72:	4b94      	ldr	r3, [pc, #592]	; (8008dc4 <__ieee754_exp+0x2ec>)
 8008b74:	429a      	cmp	r2, r3
 8008b76:	d87c      	bhi.n	8008c72 <__ieee754_exp+0x19a>
 8008b78:	4b93      	ldr	r3, [pc, #588]	; (8008dc8 <__ieee754_exp+0x2f0>)
 8008b7a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b82:	ee10 0a10 	vmov	r0, s0
 8008b86:	4629      	mov	r1, r5
 8008b88:	f7f7 fb9e 	bl	80002c8 <__aeabi_dsub>
 8008b8c:	4b8f      	ldr	r3, [pc, #572]	; (8008dcc <__ieee754_exp+0x2f4>)
 8008b8e:	00f7      	lsls	r7, r6, #3
 8008b90:	443b      	add	r3, r7
 8008b92:	ed93 7b00 	vldr	d7, [r3]
 8008b96:	f1c6 0a01 	rsb	sl, r6, #1
 8008b9a:	4680      	mov	r8, r0
 8008b9c:	4689      	mov	r9, r1
 8008b9e:	ebaa 0a06 	sub.w	sl, sl, r6
 8008ba2:	eeb0 8a47 	vmov.f32	s16, s14
 8008ba6:	eef0 8a67 	vmov.f32	s17, s15
 8008baa:	ec53 2b18 	vmov	r2, r3, d8
 8008bae:	4640      	mov	r0, r8
 8008bb0:	4649      	mov	r1, r9
 8008bb2:	f7f7 fb89 	bl	80002c8 <__aeabi_dsub>
 8008bb6:	4604      	mov	r4, r0
 8008bb8:	460d      	mov	r5, r1
 8008bba:	4622      	mov	r2, r4
 8008bbc:	462b      	mov	r3, r5
 8008bbe:	4620      	mov	r0, r4
 8008bc0:	4629      	mov	r1, r5
 8008bc2:	f7f7 fd39 	bl	8000638 <__aeabi_dmul>
 8008bc6:	a36a      	add	r3, pc, #424	; (adr r3, 8008d70 <__ieee754_exp+0x298>)
 8008bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bcc:	4606      	mov	r6, r0
 8008bce:	460f      	mov	r7, r1
 8008bd0:	f7f7 fd32 	bl	8000638 <__aeabi_dmul>
 8008bd4:	a368      	add	r3, pc, #416	; (adr r3, 8008d78 <__ieee754_exp+0x2a0>)
 8008bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bda:	f7f7 fb75 	bl	80002c8 <__aeabi_dsub>
 8008bde:	4632      	mov	r2, r6
 8008be0:	463b      	mov	r3, r7
 8008be2:	f7f7 fd29 	bl	8000638 <__aeabi_dmul>
 8008be6:	a366      	add	r3, pc, #408	; (adr r3, 8008d80 <__ieee754_exp+0x2a8>)
 8008be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bec:	f7f7 fb6e 	bl	80002cc <__adddf3>
 8008bf0:	4632      	mov	r2, r6
 8008bf2:	463b      	mov	r3, r7
 8008bf4:	f7f7 fd20 	bl	8000638 <__aeabi_dmul>
 8008bf8:	a363      	add	r3, pc, #396	; (adr r3, 8008d88 <__ieee754_exp+0x2b0>)
 8008bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bfe:	f7f7 fb63 	bl	80002c8 <__aeabi_dsub>
 8008c02:	4632      	mov	r2, r6
 8008c04:	463b      	mov	r3, r7
 8008c06:	f7f7 fd17 	bl	8000638 <__aeabi_dmul>
 8008c0a:	a361      	add	r3, pc, #388	; (adr r3, 8008d90 <__ieee754_exp+0x2b8>)
 8008c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c10:	f7f7 fb5c 	bl	80002cc <__adddf3>
 8008c14:	4632      	mov	r2, r6
 8008c16:	463b      	mov	r3, r7
 8008c18:	f7f7 fd0e 	bl	8000638 <__aeabi_dmul>
 8008c1c:	4602      	mov	r2, r0
 8008c1e:	460b      	mov	r3, r1
 8008c20:	4620      	mov	r0, r4
 8008c22:	4629      	mov	r1, r5
 8008c24:	f7f7 fb50 	bl	80002c8 <__aeabi_dsub>
 8008c28:	4602      	mov	r2, r0
 8008c2a:	460b      	mov	r3, r1
 8008c2c:	4606      	mov	r6, r0
 8008c2e:	460f      	mov	r7, r1
 8008c30:	4620      	mov	r0, r4
 8008c32:	4629      	mov	r1, r5
 8008c34:	f7f7 fd00 	bl	8000638 <__aeabi_dmul>
 8008c38:	ec41 0b19 	vmov	d9, r0, r1
 8008c3c:	f1ba 0f00 	cmp.w	sl, #0
 8008c40:	d15d      	bne.n	8008cfe <__ieee754_exp+0x226>
 8008c42:	2200      	movs	r2, #0
 8008c44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008c48:	4630      	mov	r0, r6
 8008c4a:	4639      	mov	r1, r7
 8008c4c:	f7f7 fb3c 	bl	80002c8 <__aeabi_dsub>
 8008c50:	4602      	mov	r2, r0
 8008c52:	460b      	mov	r3, r1
 8008c54:	ec51 0b19 	vmov	r0, r1, d9
 8008c58:	f7f7 fe18 	bl	800088c <__aeabi_ddiv>
 8008c5c:	4622      	mov	r2, r4
 8008c5e:	462b      	mov	r3, r5
 8008c60:	f7f7 fb32 	bl	80002c8 <__aeabi_dsub>
 8008c64:	4602      	mov	r2, r0
 8008c66:	460b      	mov	r3, r1
 8008c68:	2000      	movs	r0, #0
 8008c6a:	4959      	ldr	r1, [pc, #356]	; (8008dd0 <__ieee754_exp+0x2f8>)
 8008c6c:	f7f7 fb2c 	bl	80002c8 <__aeabi_dsub>
 8008c70:	e74d      	b.n	8008b0e <__ieee754_exp+0x36>
 8008c72:	4b58      	ldr	r3, [pc, #352]	; (8008dd4 <__ieee754_exp+0x2fc>)
 8008c74:	4620      	mov	r0, r4
 8008c76:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8008c7a:	4629      	mov	r1, r5
 8008c7c:	a346      	add	r3, pc, #280	; (adr r3, 8008d98 <__ieee754_exp+0x2c0>)
 8008c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c82:	f7f7 fcd9 	bl	8000638 <__aeabi_dmul>
 8008c86:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008c8a:	f7f7 fb1f 	bl	80002cc <__adddf3>
 8008c8e:	f7f7 ff83 	bl	8000b98 <__aeabi_d2iz>
 8008c92:	4682      	mov	sl, r0
 8008c94:	f7f7 fc66 	bl	8000564 <__aeabi_i2d>
 8008c98:	a341      	add	r3, pc, #260	; (adr r3, 8008da0 <__ieee754_exp+0x2c8>)
 8008c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c9e:	4606      	mov	r6, r0
 8008ca0:	460f      	mov	r7, r1
 8008ca2:	f7f7 fcc9 	bl	8000638 <__aeabi_dmul>
 8008ca6:	4602      	mov	r2, r0
 8008ca8:	460b      	mov	r3, r1
 8008caa:	4620      	mov	r0, r4
 8008cac:	4629      	mov	r1, r5
 8008cae:	f7f7 fb0b 	bl	80002c8 <__aeabi_dsub>
 8008cb2:	a33d      	add	r3, pc, #244	; (adr r3, 8008da8 <__ieee754_exp+0x2d0>)
 8008cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cb8:	4680      	mov	r8, r0
 8008cba:	4689      	mov	r9, r1
 8008cbc:	4630      	mov	r0, r6
 8008cbe:	4639      	mov	r1, r7
 8008cc0:	f7f7 fcba 	bl	8000638 <__aeabi_dmul>
 8008cc4:	ec41 0b18 	vmov	d8, r0, r1
 8008cc8:	e76f      	b.n	8008baa <__ieee754_exp+0xd2>
 8008cca:	4b43      	ldr	r3, [pc, #268]	; (8008dd8 <__ieee754_exp+0x300>)
 8008ccc:	429a      	cmp	r2, r3
 8008cce:	d811      	bhi.n	8008cf4 <__ieee754_exp+0x21c>
 8008cd0:	a337      	add	r3, pc, #220	; (adr r3, 8008db0 <__ieee754_exp+0x2d8>)
 8008cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd6:	ee10 0a10 	vmov	r0, s0
 8008cda:	4629      	mov	r1, r5
 8008cdc:	f7f7 faf6 	bl	80002cc <__adddf3>
 8008ce0:	4b3b      	ldr	r3, [pc, #236]	; (8008dd0 <__ieee754_exp+0x2f8>)
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	f7f7 ff38 	bl	8000b58 <__aeabi_dcmpgt>
 8008ce8:	b138      	cbz	r0, 8008cfa <__ieee754_exp+0x222>
 8008cea:	4b39      	ldr	r3, [pc, #228]	; (8008dd0 <__ieee754_exp+0x2f8>)
 8008cec:	2200      	movs	r2, #0
 8008cee:	4620      	mov	r0, r4
 8008cf0:	4629      	mov	r1, r5
 8008cf2:	e70a      	b.n	8008b0a <__ieee754_exp+0x32>
 8008cf4:	f04f 0a00 	mov.w	sl, #0
 8008cf8:	e75f      	b.n	8008bba <__ieee754_exp+0xe2>
 8008cfa:	4682      	mov	sl, r0
 8008cfc:	e75d      	b.n	8008bba <__ieee754_exp+0xe2>
 8008cfe:	4632      	mov	r2, r6
 8008d00:	463b      	mov	r3, r7
 8008d02:	2000      	movs	r0, #0
 8008d04:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8008d08:	f7f7 fade 	bl	80002c8 <__aeabi_dsub>
 8008d0c:	4602      	mov	r2, r0
 8008d0e:	460b      	mov	r3, r1
 8008d10:	ec51 0b19 	vmov	r0, r1, d9
 8008d14:	f7f7 fdba 	bl	800088c <__aeabi_ddiv>
 8008d18:	4602      	mov	r2, r0
 8008d1a:	460b      	mov	r3, r1
 8008d1c:	ec51 0b18 	vmov	r0, r1, d8
 8008d20:	f7f7 fad2 	bl	80002c8 <__aeabi_dsub>
 8008d24:	4642      	mov	r2, r8
 8008d26:	464b      	mov	r3, r9
 8008d28:	f7f7 face 	bl	80002c8 <__aeabi_dsub>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	460b      	mov	r3, r1
 8008d30:	2000      	movs	r0, #0
 8008d32:	4927      	ldr	r1, [pc, #156]	; (8008dd0 <__ieee754_exp+0x2f8>)
 8008d34:	f7f7 fac8 	bl	80002c8 <__aeabi_dsub>
 8008d38:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8008d3c:	4592      	cmp	sl, r2
 8008d3e:	db02      	blt.n	8008d46 <__ieee754_exp+0x26e>
 8008d40:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8008d44:	e6e3      	b.n	8008b0e <__ieee754_exp+0x36>
 8008d46:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 8008d4a:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8008d4e:	2200      	movs	r2, #0
 8008d50:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8008d54:	f7f7 fc70 	bl	8000638 <__aeabi_dmul>
 8008d58:	e6d9      	b.n	8008b0e <__ieee754_exp+0x36>
 8008d5a:	bf00      	nop
 8008d5c:	f3af 8000 	nop.w
 8008d60:	fefa39ef 	.word	0xfefa39ef
 8008d64:	40862e42 	.word	0x40862e42
 8008d68:	d52d3051 	.word	0xd52d3051
 8008d6c:	c0874910 	.word	0xc0874910
 8008d70:	72bea4d0 	.word	0x72bea4d0
 8008d74:	3e663769 	.word	0x3e663769
 8008d78:	c5d26bf1 	.word	0xc5d26bf1
 8008d7c:	3ebbbd41 	.word	0x3ebbbd41
 8008d80:	af25de2c 	.word	0xaf25de2c
 8008d84:	3f11566a 	.word	0x3f11566a
 8008d88:	16bebd93 	.word	0x16bebd93
 8008d8c:	3f66c16c 	.word	0x3f66c16c
 8008d90:	5555553e 	.word	0x5555553e
 8008d94:	3fc55555 	.word	0x3fc55555
 8008d98:	652b82fe 	.word	0x652b82fe
 8008d9c:	3ff71547 	.word	0x3ff71547
 8008da0:	fee00000 	.word	0xfee00000
 8008da4:	3fe62e42 	.word	0x3fe62e42
 8008da8:	35793c76 	.word	0x35793c76
 8008dac:	3dea39ef 	.word	0x3dea39ef
 8008db0:	8800759c 	.word	0x8800759c
 8008db4:	7e37e43c 	.word	0x7e37e43c
 8008db8:	40862e41 	.word	0x40862e41
 8008dbc:	7fefffff 	.word	0x7fefffff
 8008dc0:	3fd62e42 	.word	0x3fd62e42
 8008dc4:	3ff0a2b1 	.word	0x3ff0a2b1
 8008dc8:	08009208 	.word	0x08009208
 8008dcc:	08009218 	.word	0x08009218
 8008dd0:	3ff00000 	.word	0x3ff00000
 8008dd4:	080091f8 	.word	0x080091f8
 8008dd8:	3defffff 	.word	0x3defffff

08008ddc <with_errno>:
 8008ddc:	b570      	push	{r4, r5, r6, lr}
 8008dde:	4604      	mov	r4, r0
 8008de0:	460d      	mov	r5, r1
 8008de2:	4616      	mov	r6, r2
 8008de4:	f7fd fed8 	bl	8006b98 <__errno>
 8008de8:	4629      	mov	r1, r5
 8008dea:	6006      	str	r6, [r0, #0]
 8008dec:	4620      	mov	r0, r4
 8008dee:	bd70      	pop	{r4, r5, r6, pc}

08008df0 <xflow>:
 8008df0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008df2:	4614      	mov	r4, r2
 8008df4:	461d      	mov	r5, r3
 8008df6:	b108      	cbz	r0, 8008dfc <xflow+0xc>
 8008df8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008dfc:	e9cd 2300 	strd	r2, r3, [sp]
 8008e00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e04:	4620      	mov	r0, r4
 8008e06:	4629      	mov	r1, r5
 8008e08:	f7f7 fc16 	bl	8000638 <__aeabi_dmul>
 8008e0c:	2222      	movs	r2, #34	; 0x22
 8008e0e:	b003      	add	sp, #12
 8008e10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e14:	f7ff bfe2 	b.w	8008ddc <with_errno>

08008e18 <__math_uflow>:
 8008e18:	b508      	push	{r3, lr}
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008e20:	f7ff ffe6 	bl	8008df0 <xflow>
 8008e24:	ec41 0b10 	vmov	d0, r0, r1
 8008e28:	bd08      	pop	{r3, pc}

08008e2a <__math_oflow>:
 8008e2a:	b508      	push	{r3, lr}
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8008e32:	f7ff ffdd 	bl	8008df0 <xflow>
 8008e36:	ec41 0b10 	vmov	d0, r0, r1
 8008e3a:	bd08      	pop	{r3, pc}

08008e3c <_init>:
 8008e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e3e:	bf00      	nop
 8008e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e42:	bc08      	pop	{r3}
 8008e44:	469e      	mov	lr, r3
 8008e46:	4770      	bx	lr

08008e48 <_fini>:
 8008e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e4a:	bf00      	nop
 8008e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e4e:	bc08      	pop	{r3}
 8008e50:	469e      	mov	lr, r3
 8008e52:	4770      	bx	lr
