{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669183567735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669183567735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 01:06:07 2022 " "Processing started: Wed Nov 23 01:06:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669183567735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183567735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_SoC -c Lab3_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_SoC -c Lab3_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183567735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669183568015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669183568015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/div_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_sys/synthesis/div_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_sys-rtl " "Found design unit 1: div_sys-rtl" {  } { { "div_sys/synthesis/div_sys.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572470 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_sys " "Found entity 1: div_sys" {  } { { "div_sys/synthesis/div_sys.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/div_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_sys/synthesis/div_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_sys-rtl " "Found design unit 1: div_sys-rtl" {  } { { "div_sys/synthesis/div_sys.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572471 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_sys " "Found entity 1: div_sys" {  } { { "div_sys/synthesis/div_sys.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "div_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "div_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_irq_mapper " "Found entity 1: div_sys_irq_mapper" {  } { { "div_sys/synthesis/submodules/div_sys_irq_mapper.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_mm_interconnect_0 " "Found entity 1: div_sys_mm_interconnect_0" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: div_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_mm_interconnect_0_rsp_mux " "Found entity 1: div_sys_mm_interconnect_0_rsp_mux" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file div_sys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "div_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572478 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "div_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_mm_interconnect_0_rsp_demux " "Found entity 1: div_sys_mm_interconnect_0_rsp_demux" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_mm_interconnect_0_cmd_mux " "Found entity 1: div_sys_mm_interconnect_0_cmd_mux" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_mm_interconnect_0_cmd_demux " "Found entity 1: div_sys_mm_interconnect_0_cmd_demux" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "div_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file div_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "div_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572481 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "div_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "div_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "div_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel div_sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at div_sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669183572483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel div_sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at div_sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669183572483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: div_sys_mm_interconnect_0_router_002_default_decode" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572483 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_sys_mm_interconnect_0_router_002 " "Found entity 2: div_sys_mm_interconnect_0_router_002" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel div_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at div_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669183572484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel div_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at div_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669183572484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_mm_interconnect_0_router_default_decode " "Found entity 1: div_sys_mm_interconnect_0_router_default_decode" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572484 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_sys_mm_interconnect_0_router " "Found entity 2: div_sys_mm_interconnect_0_router" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "div_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "div_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "div_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "div_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "div_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_sysid " "Found entity 1: div_sys_sysid" {  } { { "div_sys/synthesis/submodules/div_sys_sysid.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_sseg.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_sseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_sseg " "Found entity 1: div_sys_sseg" {  } { { "div_sys/synthesis/submodules/div_sys_sseg.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_sseg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_onchip_mem " "Found entity 1: div_sys_onchip_mem" {  } { { "div_sys/synthesis/submodules/div_sys_onchip_mem.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file div_sys/synthesis/submodules/div_sys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_jtag_uart_sim_scfifo_w " "Found entity 1: div_sys_jtag_uart_sim_scfifo_w" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572490 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_sys_jtag_uart_scfifo_w " "Found entity 2: div_sys_jtag_uart_scfifo_w" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572490 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_sys_jtag_uart_sim_scfifo_r " "Found entity 3: div_sys_jtag_uart_sim_scfifo_r" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572490 ""} { "Info" "ISGN_ENTITY_NAME" "4 div_sys_jtag_uart_scfifo_r " "Found entity 4: div_sys_jtag_uart_scfifo_r" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572490 ""} { "Info" "ISGN_ENTITY_NAME" "5 div_sys_jtag_uart " "Found entity 5: div_sys_jtag_uart" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_sys/synthesis/submodules/divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-rtl " "Found design unit 1: divisor-rtl" {  } { { "div_sys/synthesis/submodules/divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/divisor.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572491 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "div_sys/synthesis/submodules/divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/divisor_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_sys/synthesis/submodules/divisor_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_avalon-avalonMMslave " "Found design unit 1: divisor_avalon-avalonMMslave" {  } { { "div_sys/synthesis/submodules/divisor_avalon.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/divisor_avalon.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572491 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_avalon " "Found entity 1: divisor_avalon" {  } { { "div_sys/synthesis/submodules/divisor_avalon.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/divisor_avalon.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_cpu " "Found entity 1: div_sys_cpu" {  } { { "div_sys/synthesis/submodules/div_sys_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file div_sys/synthesis/submodules/div_sys_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_cpu_cpu_ic_data_module " "Found entity 1: div_sys_cpu_cpu_ic_data_module" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_sys_cpu_cpu_ic_tag_module " "Found entity 2: div_sys_cpu_cpu_ic_tag_module" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_sys_cpu_cpu_bht_module " "Found entity 3: div_sys_cpu_cpu_bht_module" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "4 div_sys_cpu_cpu_register_bank_a_module " "Found entity 4: div_sys_cpu_cpu_register_bank_a_module" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "5 div_sys_cpu_cpu_register_bank_b_module " "Found entity 5: div_sys_cpu_cpu_register_bank_b_module" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "6 div_sys_cpu_cpu_dc_tag_module " "Found entity 6: div_sys_cpu_cpu_dc_tag_module" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "7 div_sys_cpu_cpu_dc_data_module " "Found entity 7: div_sys_cpu_cpu_dc_data_module" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "8 div_sys_cpu_cpu_dc_victim_module " "Found entity 8: div_sys_cpu_cpu_dc_victim_module" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "9 div_sys_cpu_cpu_nios2_oci_debug " "Found entity 9: div_sys_cpu_cpu_nios2_oci_debug" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "10 div_sys_cpu_cpu_nios2_oci_break " "Found entity 10: div_sys_cpu_cpu_nios2_oci_break" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "11 div_sys_cpu_cpu_nios2_oci_xbrk " "Found entity 11: div_sys_cpu_cpu_nios2_oci_xbrk" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1014 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "12 div_sys_cpu_cpu_nios2_oci_dbrk " "Found entity 12: div_sys_cpu_cpu_nios2_oci_dbrk" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "13 div_sys_cpu_cpu_nios2_oci_itrace " "Found entity 13: div_sys_cpu_cpu_nios2_oci_itrace" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "14 div_sys_cpu_cpu_nios2_oci_td_mode " "Found entity 14: div_sys_cpu_cpu_nios2_oci_td_mode" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1647 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "15 div_sys_cpu_cpu_nios2_oci_dtrace " "Found entity 15: div_sys_cpu_cpu_nios2_oci_dtrace" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "16 div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "17 div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "18 div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "19 div_sys_cpu_cpu_nios2_oci_fifo " "Found entity 19: div_sys_cpu_cpu_nios2_oci_fifo" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1959 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "20 div_sys_cpu_cpu_nios2_oci_pib " "Found entity 20: div_sys_cpu_cpu_nios2_oci_pib" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "21 div_sys_cpu_cpu_nios2_oci_im " "Found entity 21: div_sys_cpu_cpu_nios2_oci_im" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "22 div_sys_cpu_cpu_nios2_performance_monitors " "Found entity 22: div_sys_cpu_cpu_nios2_performance_monitors" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "23 div_sys_cpu_cpu_nios2_avalon_reg " "Found entity 23: div_sys_cpu_cpu_nios2_avalon_reg" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "24 div_sys_cpu_cpu_ociram_sp_ram_module " "Found entity 24: div_sys_cpu_cpu_ociram_sp_ram_module" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2648 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "25 div_sys_cpu_cpu_nios2_ocimem " "Found entity 25: div_sys_cpu_cpu_nios2_ocimem" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "26 div_sys_cpu_cpu_nios2_oci " "Found entity 26: div_sys_cpu_cpu_nios2_oci" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2894 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""} { "Info" "ISGN_ENTITY_NAME" "27 div_sys_cpu_cpu " "Found entity 27: div_sys_cpu_cpu" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 3439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_cpu_cpu_debug_slave_wrapper " "Found entity 1: div_sys_cpu_cpu_debug_slave_wrapper" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_cpu_cpu_debug_slave_sysclk " "Found entity 1: div_sys_cpu_cpu_debug_slave_sysclk" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_cpu_cpu_debug_slave_tck " "Found entity 1: div_sys_cpu_cpu_debug_slave_tck" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_tck.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_cpu_cpu_mult_cell " "Found entity 1: div_sys_cpu_cpu_mult_cell" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_mult_cell.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_cpu_cpu_test_bench " "Found entity 1: div_sys_cpu_cpu_test_bench" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_test_bench.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "div_sys/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_avalon-avalonMMslave " "Found design unit 1: divisor_avalon-avalonMMslave" {  } { { "divisor_avalon.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor_avalon.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572586 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_avalon " "Found entity 1: divisor_avalon" {  } { { "divisor_avalon.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor_avalon.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_divisor_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_divisor_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_divisor_top-top " "Found design unit 1: nios_divisor_top-top" {  } { { "nios_divisor_top.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/nios_divisor_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572586 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_divisor_top " "Found entity 1: nios_divisor_top" {  } { { "nios_divisor_top.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/nios_divisor_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-rtl " "Found design unit 1: divisor-rtl" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572586 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_divisor_top " "Elaborating entity \"nios_divisor_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669183572640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys div_sys:nios_unit " "Elaborating entity \"div_sys\" for hierarchy \"div_sys:nios_unit\"" {  } { { "nios_divisor_top.vhd" "nios_unit" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/nios_divisor_top.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu div_sys:nios_unit\|div_sys_cpu:cpu " "Elaborating entity \"div_sys_cpu\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\"" {  } { { "div_sys/synthesis/div_sys.vhd" "cpu" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu " "Elaborating entity \"div_sys_cpu_cpu\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu.v" "cpu" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_test_bench div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_test_bench:the_div_sys_cpu_cpu_test_bench " "Elaborating entity \"div_sys_cpu_cpu_test_bench\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_test_bench:the_div_sys_cpu_cpu_test_bench\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_test_bench" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 5956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_ic_data_module div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data " "Elaborating entity \"div_sys_cpu_cpu_ic_data_module\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "div_sys_cpu_cpu_ic_data" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 6958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_altsyncram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572880 ""}  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669183572880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_ic_tag_module div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag " "Elaborating entity \"div_sys_cpu_cpu_ic_tag_module\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "div_sys_cpu_cpu_ic_tag" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 7024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_altsyncram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572925 ""}  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669183572925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_rgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_bht_module div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht " "Elaborating entity \"div_sys_cpu_cpu_bht_module\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "div_sys_cpu_cpu_bht" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 7222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_altsyncram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572962 ""}  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669183572962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183572982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183572982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_register_bank_a_module div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a " "Elaborating entity \"div_sys_cpu_cpu_register_bank_a_module\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "div_sys_cpu_cpu_register_bank_a" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 8163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_altsyncram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183572994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183572994 ""}  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669183572994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183573017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183573017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_register_bank_b_module div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_b_module:div_sys_cpu_cpu_register_bank_b " "Elaborating entity \"div_sys_cpu_cpu_register_bank_b_module\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_b_module:div_sys_cpu_cpu_register_bank_b\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "div_sys_cpu_cpu_register_bank_b" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 8181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_mult_cell div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell " "Elaborating entity \"div_sys_cpu_cpu_mult_cell\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_mult_cell" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 8638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_mult_cell.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573042 ""}  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_mult_cell.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669183573042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183573063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183573063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573109 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669183573109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573112 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573116 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573121 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573127 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573140 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573147 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573152 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573158 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573165 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573170 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573175 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573208 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573223 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573227 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573233 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573240 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573245 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573250 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_dc_tag_module div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag " "Elaborating entity \"div_sys_cpu_cpu_dc_tag_module\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "div_sys_cpu_cpu_dc_tag" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 9060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_altsyncram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573444 ""}  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669183573444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3pi1 " "Found entity 1: altsyncram_3pi1" {  } { { "db/altsyncram_3pi1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_3pi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183573465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183573465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3pi1 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated " "Elaborating entity \"altsyncram_3pi1\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_dc_data_module div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data " "Elaborating entity \"div_sys_cpu_cpu_dc_data_module\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "div_sys_cpu_cpu_dc_data" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 9126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_altsyncram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573480 ""}  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669183573480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_4kl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183573503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183573503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_dc_victim_module div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim " "Elaborating entity \"div_sys_cpu_cpu_dc_victim_module\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "div_sys_cpu_cpu_dc_victim" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 9238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_altsyncram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573523 ""}  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669183573523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183573545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183573545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_nios2_rtl" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 9817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 10074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_debug div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_debug\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_debug" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 3111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 634 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573720 ""}  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 634 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669183573720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_break div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_break:the_div_sys_cpu_cpu_nios2_oci_break " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_break\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_break:the_div_sys_cpu_cpu_nios2_oci_break\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_break" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 3141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_xbrk div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_xbrk:the_div_sys_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_xbrk:the_div_sys_cpu_cpu_nios2_oci_xbrk\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_xbrk" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_dbrk div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_dbrk:the_div_sys_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_dbrk:the_div_sys_cpu_cpu_nios2_oci_dbrk\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_dbrk" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 3191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_itrace div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_itrace:the_div_sys_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_itrace\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_itrace:the_div_sys_cpu_cpu_nios2_oci_itrace\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_itrace" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 3229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_dtrace div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_dtrace:the_div_sys_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_dtrace:the_div_sys_cpu_cpu_nios2_oci_dtrace\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_dtrace" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_td_mode div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_dtrace:the_div_sys_cpu_cpu_nios2_oci_dtrace\|div_sys_cpu_cpu_nios2_oci_td_mode:div_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_dtrace:the_div_sys_cpu_cpu_nios2_oci_dtrace\|div_sys_cpu_cpu_nios2_oci_td_mode:div_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "div_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_fifo div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_fifo\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_fifo" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 3259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo\|div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo\|div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo\|div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo\|div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo\|div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo\|div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_pib div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_pib:the_div_sys_cpu_cpu_nios2_oci_pib " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_pib\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_pib:the_div_sys_cpu_cpu_nios2_oci_pib\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_pib" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_im div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_im:the_div_sys_cpu_cpu_nios2_oci_im " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_im\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_im:the_div_sys_cpu_cpu_nios2_oci_im\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_im" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 3278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_avalon_reg div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"div_sys_cpu_cpu_nios2_avalon_reg\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_avalon_reg" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 3297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_ocimem div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem " "Elaborating entity \"div_sys_cpu_cpu_nios2_ocimem\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_ocimem" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_ociram_sp_ram_module div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram " "Elaborating entity \"div_sys_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "div_sys_cpu_cpu_ociram_sp_ram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_altsyncram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2688 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573873 ""}  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2688 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669183573873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183573895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183573895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_debug_slave_wrapper div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"div_sys_cpu_cpu_debug_slave_wrapper\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_debug_slave_wrapper" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_debug_slave_tck div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck " "Elaborating entity \"div_sys_cpu_cpu_debug_slave_tck\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" "the_div_sys_cpu_cpu_debug_slave_tck" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_debug_slave_sysclk div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"div_sys_cpu_cpu_debug_slave_sysclk\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" "the_div_sys_cpu_cpu_debug_slave_sysclk" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" "div_sys_cpu_cpu_debug_slave_phy" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183573968 ""}  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669183573968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573969 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183573971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_avalon div_sys:nios_unit\|divisor_avalon:div32 " "Elaborating entity \"divisor_avalon\" for hierarchy \"div_sys:nios_unit\|divisor_avalon:div32\"" {  } { { "div_sys/synthesis/div_sys.vhd" "div32" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor div_sys:nios_unit\|divisor_avalon:div32\|divisor:div_unit " "Elaborating entity \"divisor\" for hierarchy \"div_sys:nios_unit\|divisor_avalon:div32\|divisor:div_unit\"" {  } { { "divisor_avalon.vhd" "div_unit" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor_avalon.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574214 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rl_next divisor.vhd(72) " "VHDL Process Statement warning at divisor.vhd(72): signal \"rl_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669183574215 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rl_next divisor.vhd(55) " "VHDL Process Statement warning at divisor.vhd(55): inferring latch(es) for signal or variable \"rl_next\", which holds its previous value in one or more paths through the process" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669183574215 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n_next divisor.vhd(55) " "VHDL Process Statement warning at divisor.vhd(55): inferring latch(es) for signal or variable \"n_next\", which holds its previous value in one or more paths through the process" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669183574215 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_next\[0\] divisor.vhd(55) " "Inferred latch for \"n_next\[0\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574216 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_next\[1\] divisor.vhd(55) " "Inferred latch for \"n_next\[1\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574216 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_next\[2\] divisor.vhd(55) " "Inferred latch for \"n_next\[2\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574216 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_next\[3\] divisor.vhd(55) " "Inferred latch for \"n_next\[3\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_next\[4\] divisor.vhd(55) " "Inferred latch for \"n_next\[4\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_next\[5\] divisor.vhd(55) " "Inferred latch for \"n_next\[5\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[0\] divisor.vhd(55) " "Inferred latch for \"rl_next\[0\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[1\] divisor.vhd(55) " "Inferred latch for \"rl_next\[1\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[2\] divisor.vhd(55) " "Inferred latch for \"rl_next\[2\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[3\] divisor.vhd(55) " "Inferred latch for \"rl_next\[3\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[4\] divisor.vhd(55) " "Inferred latch for \"rl_next\[4\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[5\] divisor.vhd(55) " "Inferred latch for \"rl_next\[5\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[6\] divisor.vhd(55) " "Inferred latch for \"rl_next\[6\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[7\] divisor.vhd(55) " "Inferred latch for \"rl_next\[7\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[8\] divisor.vhd(55) " "Inferred latch for \"rl_next\[8\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[9\] divisor.vhd(55) " "Inferred latch for \"rl_next\[9\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[10\] divisor.vhd(55) " "Inferred latch for \"rl_next\[10\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[11\] divisor.vhd(55) " "Inferred latch for \"rl_next\[11\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[12\] divisor.vhd(55) " "Inferred latch for \"rl_next\[12\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[13\] divisor.vhd(55) " "Inferred latch for \"rl_next\[13\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[14\] divisor.vhd(55) " "Inferred latch for \"rl_next\[14\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[15\] divisor.vhd(55) " "Inferred latch for \"rl_next\[15\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[16\] divisor.vhd(55) " "Inferred latch for \"rl_next\[16\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[17\] divisor.vhd(55) " "Inferred latch for \"rl_next\[17\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[18\] divisor.vhd(55) " "Inferred latch for \"rl_next\[18\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[19\] divisor.vhd(55) " "Inferred latch for \"rl_next\[19\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[20\] divisor.vhd(55) " "Inferred latch for \"rl_next\[20\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[21\] divisor.vhd(55) " "Inferred latch for \"rl_next\[21\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[22\] divisor.vhd(55) " "Inferred latch for \"rl_next\[22\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[23\] divisor.vhd(55) " "Inferred latch for \"rl_next\[23\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[24\] divisor.vhd(55) " "Inferred latch for \"rl_next\[24\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[25\] divisor.vhd(55) " "Inferred latch for \"rl_next\[25\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[26\] divisor.vhd(55) " "Inferred latch for \"rl_next\[26\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[27\] divisor.vhd(55) " "Inferred latch for \"rl_next\[27\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[28\] divisor.vhd(55) " "Inferred latch for \"rl_next\[28\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[29\] divisor.vhd(55) " "Inferred latch for \"rl_next\[29\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[30\] divisor.vhd(55) " "Inferred latch for \"rl_next\[30\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[31\] divisor.vhd(55) " "Inferred latch for \"rl_next\[31\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574217 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_jtag_uart div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart " "Elaborating entity \"div_sys_jtag_uart\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\"" {  } { { "div_sys/synthesis/div_sys.vhd" "jtag_uart" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_jtag_uart_scfifo_w div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w " "Elaborating entity \"div_sys_jtag_uart_scfifo_w\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\"" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "the_div_sys_jtag_uart_scfifo_w" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "wfifo" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574312 ""}  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669183574312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183574330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183574332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183574335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183574354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183574375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183574396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_jtag_uart_scfifo_r div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r " "Elaborating entity \"div_sys_jtag_uart_scfifo_r\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r\"" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "the_div_sys_jtag_uart_scfifo_r" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "div_sys_jtag_uart_alt_jtag_atlantic" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574583 ""}  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669183574583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_onchip_mem div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem " "Elaborating entity \"div_sys_onchip_mem\" for hierarchy \"div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\"" {  } { { "div_sys/synthesis/div_sys.vhd" "onchip_mem" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_onchip_mem.v" "the_altsyncram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_onchip_mem.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file div_sys_onchip_mem.hex " "Parameter \"init_file\" = \"div_sys_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 30000 " "Parameter \"maximum_depth\" = \"30000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 30000 " "Parameter \"numwords_a\" = \"30000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669183574633 ""}  } { { "div_sys/synthesis/submodules/div_sys_onchip_mem.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669183574633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ptm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ptm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ptm1 " "Found entity 1: altsyncram_ptm1" {  } { { "db/altsyncram_ptm1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_ptm1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183574663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183574663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ptm1 div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ptm1:auto_generated " "Elaborating entity \"altsyncram_ptm1\" for hierarchy \"div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ptm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183574663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183575092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183575092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ptm1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ptm1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_ptm1.tdf" "decode3" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_ptm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183575113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183575113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ptm1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ptm1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_ptm1.tdf" "mux2" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_ptm1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_sseg div_sys:nios_unit\|div_sys_sseg:sseg " "Elaborating entity \"div_sys_sseg\" for hierarchy \"div_sys:nios_unit\|div_sys_sseg:sseg\"" {  } { { "div_sys/synthesis/div_sys.vhd" "sseg" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_sysid div_sys:nios_unit\|div_sys_sysid:sysid " "Elaborating entity \"div_sys_sysid\" for hierarchy \"div_sys:nios_unit\|div_sys_sysid:sysid\"" {  } { { "div_sys/synthesis/div_sys.vhd" "sysid" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0 div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"div_sys_mm_interconnect_0\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "div_sys/synthesis/div_sys.vhd" "mm_interconnect_0" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:div32_div_cpu_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:div32_div_cpu_translator\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "div32_div_cpu_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sseg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sseg_s1_translator\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "sseg_s1_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 1305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "div_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 1346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_router div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_router:router " "Elaborating entity \"div_sys_mm_interconnect_0_router\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_router:router\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "router" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 1987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_router_default_decode div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_router:router\|div_sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"div_sys_mm_interconnect_0_router_default_decode\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_router:router\|div_sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_router_002 div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"div_sys_mm_interconnect_0_router_002\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_router_002:router_002\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "router_002" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 2019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_router_002_default_decode div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_router_002:router_002\|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"div_sys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_router_002:router_002\|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 2149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_cmd_demux div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"div_sys_mm_interconnect_0_cmd_demux\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "cmd_demux" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_cmd_mux div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"div_sys_mm_interconnect_0_cmd_mux\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "cmd_mux" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 2316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "div_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_rsp_demux div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"div_sys_mm_interconnect_0_rsp_demux\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "rsp_demux" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 2454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_rsp_mux div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"div_sys_mm_interconnect_0_rsp_mux\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "rsp_mux" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "div_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_avalon_st_adapter div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"div_sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_irq_mapper div_sys:nios_unit\|div_sys_irq_mapper:irq_mapper " "Elaborating entity \"div_sys_irq_mapper\" for hierarchy \"div_sys:nios_unit\|div_sys_irq_mapper:irq_mapper\"" {  } { { "div_sys/synthesis/div_sys.vhd" "irq_mapper" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller div_sys:nios_unit\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"div_sys:nios_unit\|altera_reset_controller:rst_controller\"" {  } { { "div_sys/synthesis/div_sys.vhd" "rst_controller" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer div_sys:nios_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"div_sys:nios_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "div_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer div_sys:nios_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"div_sys:nios_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "div_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183575436 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669183576768 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.23.01:06:18 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl " "2022.11.23.01:06:18 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183578224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183579056 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183579110 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183579772 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183579882 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183579992 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183580114 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183580116 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183580116 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669183580758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/alt_sld_fab.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183580944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183580944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183581031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183581031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183581032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183581032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183581097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183581097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183581179 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183581179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183581179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669183581249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183581249 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Embedded Processor Encrypted output " "\"Nios II Embedded Processor Encrypted output\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1669183583994 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1669183583994 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Nios II Processor will be deactivated when the evaluation time expires. " "Nios II Processor will be deactivated when the evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1669183584029 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1669183584029 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1669183584029 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1669183584029 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669183584040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183585513 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "47 " "47 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669183586855 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183587019 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/output_files/Lab3_SoC.map.smsg " "Generated suppressed messages file /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/output_files/Lab3_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183587409 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669183589459 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669183589459 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4307 " "Implemented 4307 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669183589728 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669183589728 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3899 " "Implemented 3899 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669183589728 ""} { "Info" "ICUT_CUT_TM_RAMS" "363 " "Implemented 363 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669183589728 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1669183589728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669183589728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "899 " "Peak virtual memory: 899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669183589763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 01:06:29 2022 " "Processing ended: Wed Nov 23 01:06:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669183589763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669183589763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669183589763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669183589763 ""}
