

================================================================
== Vivado HLS Report for 'compute_ipv4_checksu'
================================================================
* Date:           Mon Mar  1 13:03:26 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.507|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @ip2checksum_V_data_V, i64* @ip2checksum_V_keep_V, i1* @ip2checksum_V_last_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:67]   --->   Operation 3 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %compute_ipv4_checksum_xk.exit" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:67]   --->   Operation 4 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%empty = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @ip2checksum_V_data_V, i64* @ip2checksum_V_keep_V, i1* @ip2checksum_V_last_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:70]   --->   Operation 5 'read' 'empty' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_data_V_66 = extractvalue { i512, i64, i1 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:70]   --->   Operation 6 'extractvalue' 'tmp_data_V_66' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i512, i64, i1 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:70]   --->   Operation 7 'extractvalue' 'tmp_keep_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:70]   --->   Operation 8 'extractvalue' 'tmp_last_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_128_i_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 8, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 9 'partselect' 'p_Result_128_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %tmp_data_V_66 to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 10 'trunc' 'trunc_ln647' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %trunc_ln647, i8 %p_Result_128_i_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 11 'bitconcatenate' 'agg_result_V_0_1_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln647 = zext i16 %agg_result_V_0_1_i_i to i17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 12 'zext' 'zext_ln647' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_128_i43_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 24, i32 31) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 13 'partselect' 'p_Result_128_i43_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_128_1_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 16, i32 23) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 14 'partselect' 'p_Result_128_1_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i, i8 %p_Result_128_i43_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 15 'bitconcatenate' 'agg_result_V_0_1_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i16 %agg_result_V_0_1_i to i17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 16 'zext' 'zext_ln700' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%add_ln700 = add i17 %zext_ln700, %zext_ln647" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 17 'add' 'add_ln700' <Predicate = (tmp)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln700_1 = zext i17 %add_ln700 to i18" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 18 'zext' 'zext_ln700_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_128_i46_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 40, i32 47) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 19 'partselect' 'p_Result_128_i46_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_128_1_i1 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 32, i32 39) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 20 'partselect' 'p_Result_128_1_i1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i1, i8 %p_Result_128_i46_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 21 'bitconcatenate' 'agg_result_V_0_1_i1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln647_1 = zext i16 %agg_result_V_0_1_i1 to i17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 22 'zext' 'zext_ln647_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_128_i49_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 56, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 23 'partselect' 'p_Result_128_i49_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_128_1_i2 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 48, i32 55) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 24 'partselect' 'p_Result_128_1_i2' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i2 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i2, i8 %p_Result_128_i49_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 25 'bitconcatenate' 'agg_result_V_0_1_i2' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln700_2 = zext i16 %agg_result_V_0_1_i2 to i17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 26 'zext' 'zext_ln700_2' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.85ns)   --->   "%add_ln700_12 = add i17 %zext_ln700_2, %zext_ln647_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 27 'add' 'add_ln700_12' <Predicate = (tmp)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln700_3 = zext i17 %add_ln700_12 to i18" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 28 'zext' 'zext_ln700_3' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.86ns)   --->   "%add_ln700_13 = add i18 %zext_ln700_1, %zext_ln700_3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 29 'add' 'add_ln700_13' <Predicate = (tmp)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln700_4 = zext i18 %add_ln700_13 to i19" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 30 'zext' 'zext_ln700_4' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_128_i52_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 72, i32 79) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 31 'partselect' 'p_Result_128_i52_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_128_1_i3 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 64, i32 71) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 32 'partselect' 'p_Result_128_1_i3' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i3 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i3, i8 %p_Result_128_i52_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 33 'bitconcatenate' 'agg_result_V_0_1_i3' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln700_5 = zext i16 %agg_result_V_0_1_i3 to i19" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 34 'zext' 'zext_ln700_5' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_128_i55_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 88, i32 95) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 35 'partselect' 'p_Result_128_i55_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_128_1_i4 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 80, i32 87) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 36 'partselect' 'p_Result_128_1_i4' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i4 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i4, i8 %p_Result_128_i55_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 37 'bitconcatenate' 'agg_result_V_0_1_i4' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln647_2 = zext i16 %agg_result_V_0_1_i4 to i18" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 38 'zext' 'zext_ln647_2' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_128_i58_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 104, i32 111) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 39 'partselect' 'p_Result_128_i58_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_128_1_i5 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 96, i32 103) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 40 'partselect' 'p_Result_128_1_i5' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i5 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i5, i8 %p_Result_128_i58_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 41 'bitconcatenate' 'agg_result_V_0_1_i5' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln647_3 = zext i16 %agg_result_V_0_1_i5 to i17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 42 'zext' 'zext_ln647_3' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_128_i61_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 120, i32 127) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 43 'partselect' 'p_Result_128_i61_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_128_1_i6 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 112, i32 119) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 44 'partselect' 'p_Result_128_1_i6' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i6 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i6, i8 %p_Result_128_i61_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 45 'bitconcatenate' 'agg_result_V_0_1_i6' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln700_6 = zext i16 %agg_result_V_0_1_i6 to i17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 46 'zext' 'zext_ln700_6' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_14 = add i19 %zext_ln700_5, %zext_ln700_4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 47 'add' 'add_ln700_14' <Predicate = (tmp)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (0.85ns)   --->   "%add_ln700_15 = add i17 %zext_ln700_6, %zext_ln647_3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 48 'add' 'add_ln700_15' <Predicate = (tmp)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln700_7 = zext i17 %add_ln700_15 to i18" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 49 'zext' 'zext_ln700_7' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.86ns)   --->   "%add_ln700_16 = add i18 %zext_ln647_2, %zext_ln700_7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 50 'add' 'add_ln700_16' <Predicate = (tmp)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln700_8 = zext i18 %add_ln700_16 to i19" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 51 'zext' 'zext_ln700_8' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln700_17 = add i19 %add_ln700_14, %zext_ln700_8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 52 'add' 'add_ln700_17' <Predicate = (tmp)> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln700_9 = zext i19 %add_ln700_17 to i20" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 53 'zext' 'zext_ln700_9' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_128_i64_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 136, i32 143) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 54 'partselect' 'p_Result_128_i64_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_128_1_i7 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 128, i32 135) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 55 'partselect' 'p_Result_128_1_i7' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i7 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i7, i8 %p_Result_128_i64_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 56 'bitconcatenate' 'agg_result_V_0_1_i7' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln647_4 = zext i16 %agg_result_V_0_1_i7 to i17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 57 'zext' 'zext_ln647_4' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_128_i67_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 152, i32 159) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 58 'partselect' 'p_Result_128_i67_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_128_1_i8 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 144, i32 151) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 59 'partselect' 'p_Result_128_1_i8' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i8 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i8, i8 %p_Result_128_i67_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 60 'bitconcatenate' 'agg_result_V_0_1_i8' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln700_10 = zext i16 %agg_result_V_0_1_i8 to i17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 61 'zext' 'zext_ln700_10' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.85ns)   --->   "%add_ln700_18 = add i17 %zext_ln700_10, %zext_ln647_4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 62 'add' 'add_ln700_18' <Predicate = (tmp)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln700_11 = zext i17 %add_ln700_18 to i20" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 63 'zext' 'zext_ln700_11' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.88ns)   --->   "%add_ln700_19 = add i20 %zext_ln700_9, %zext_ln700_11" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 64 'add' 'add_ln700_19' <Predicate = (tmp)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_PartSelect.i4.i20.i32.i32(i20 %add_ln700_19, i32 16, i32 19)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 65 'partselect' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1503 = zext i4 %tmp_s to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 66 'zext' 'zext_ln1503' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.85ns)   --->   "%add_ln214 = add i16 %agg_result_V_0_1_i_i, %agg_result_V_0_1_i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 67 'add' 'add_ln214' <Predicate = (tmp)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.85ns)   --->   "%add_ln214_4 = add i16 %agg_result_V_0_1_i3, %agg_result_V_0_1_i2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 68 'add' 'add_ln214_4' <Predicate = (tmp)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln214_5 = add i16 %agg_result_V_0_1_i1, %add_ln214_4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 69 'add' 'add_ln214_5' <Predicate = (tmp)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln214_6 = add i16 %add_ln214, %add_ln214_5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 70 'add' 'add_ln214_6' <Predicate = (tmp)> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln214_7 = add i16 %agg_result_V_0_1_i6, %agg_result_V_0_1_i5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 71 'add' 'add_ln214_7' <Predicate = (tmp)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 72 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln214_8 = add i16 %agg_result_V_0_1_i4, %add_ln214_7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 72 'add' 'add_ln214_8' <Predicate = (tmp)> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln214_9 = add i16 %zext_ln1503, %agg_result_V_0_1_i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 73 'add' 'add_ln214_9' <Predicate = (tmp)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 74 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln214_10 = add i16 %agg_result_V_0_1_i7, %add_ln214_9" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 74 'add' 'add_ln214_10' <Predicate = (tmp)> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln214_11 = add i16 %add_ln214_8, %add_ln214_10" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 75 'add' 'add_ln214_11' <Predicate = (tmp)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 76 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln214_1 = add i16 %add_ln214_6, %add_ln214_11" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 76 'add' 'add_ln214_1' <Predicate = (tmp)> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @ip2checksum_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @ip2checksum_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @ip2checksum_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_ip2crcFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_ip2crcFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_ip2crcFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str213) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:57]   --->   Operation 83 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%cics_firstWord_load = load i1* @cics_firstWord, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:72]   --->   Operation 84 'load' 'cics_firstWord_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.18ns)   --->   "%r_V = xor i16 %add_ln214_1, -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:86]   --->   Operation 85 'xor' 'r_V' <Predicate = (tmp)> <Delay = 0.18> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_128_i70_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V, i32 8, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:88]   --->   Operation 86 'partselect' 'p_Result_128_i70_i' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln647_29 = trunc i16 %r_V to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:88]   --->   Operation 87 'trunc' 'trunc_ln647_29' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%checksum_V = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %trunc_ln647_29, i8 %p_Result_128_i70_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:88]   --->   Operation 88 'bitconcatenate' 'checksum_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @llvm.part.set.i512.i16(i512 %tmp_data_V_66, i16 %checksum_V, i32 80, i32 95) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:90]   --->   Operation 89 'partset' 'p_Result_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.61ns)   --->   "%currWord_data_V_1 = select i1 %cics_firstWord_load, i512 %p_Result_s, i512 %tmp_data_V_66" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:72]   --->   Operation 90 'select' 'currWord_data_V_1' <Predicate = (tmp)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_ip2crcFifo_V_data, i64* @tx_ip2crcFifo_V_keep, i1* @tx_ip2crcFifo_V_last, i512 %currWord_data_V_1, i64 %tmp_keep_V, i1 %tmp_last_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:94]   --->   Operation 91 'write' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 92 [1/1] (0.28ns)   --->   "%or_ln99 = or i1 %tmp_last_V, %cics_firstWord_load" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:99]   --->   Operation 92 'or' 'or_ln99' <Predicate = (tmp)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %or_ln99, label %mergeST.i, label %._crit_edge3.new.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:99]   --->   Operation 93 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "store i1 %tmp_last_V, i1* @cics_firstWord, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:91]   --->   Operation 94 'store' <Predicate = (tmp & or_ln99)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "br label %._crit_edge3.new.i"   --->   Operation 95 'br' <Predicate = (tmp & or_ln99)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "br label %compute_ipv4_checksum_xk.exit" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:104]   --->   Operation 96 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 97 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 6.51ns
The critical path consists of the following:
	fifo read on port 'ip2checksum_V_data_V' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:70) [18]  (1.84 ns)
	'add' operation ('add_ln700_12', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81) [41]  (0.853 ns)
	'add' operation ('add_ln700_13', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81) [43]  (0.863 ns)
	'add' operation ('add_ln700_14', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81) [61]  (0 ns)
	'add' operation ('add_ln700_17', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81) [66]  (0.695 ns)
	'add' operation ('add_ln700_19', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81) [78]  (0.884 ns)
	'add' operation ('add_ln214_9', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84) [87]  (0 ns)
	'add' operation ('add_ln214_10', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84) [88]  (0.687 ns)
	'add' operation ('add_ln214_11', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84) [89]  (0 ns)
	'add' operation ('add_ln214_1', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84) [90]  (0.687 ns)

 <State 2>: 2.64ns
The critical path consists of the following:
	'xor' operation ('r.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:86) [91]  (0.187 ns)
	'select' operation ('currWord.data.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:72) [96]  (0.614 ns)
	fifo write on port 'tx_ip2crcFifo_V_data' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:94) [97]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
