   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32l4xx_hal_cryp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.CRYP_SetKey,"ax",%progbits
  16              		.align	1
  17              		.arch armv7e-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	CRYP_SetKey:
  24              	.LVL0:
  25              	.LFB337:
  26              		.file 1 ".././hal/stm32l4/Src/stm32l4xx_hal_cryp.c"
   1:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
   2:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   ******************************************************************************
   3:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @file    stm32l4xx_hal_cryp.c
   4:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @author  MCD Application Team
   5:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief   CRYP HAL module driver.
   6:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *          This file provides firmware functions to manage the following
   7:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *          functionalities of the Cryptography (CRYP) peripheral:
   8:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *           + Initialization and de-initialization functions
   9:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *           + Processing functions using polling mode
  10:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *           + Processing functions using interrupt mode
  11:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *           + Processing functions using DMA mode
  12:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *           + Peripheral State functions
  13:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *
  14:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   @verbatim
  15:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   ==============================================================================
  16:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****                      ##### How to use this driver #####
  17:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   ==============================================================================
  18:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     [..]
  19:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       The CRYP HAL driver can be used as follows:
  20:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
  21:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (#)Initialize the CRYP low level resources by implementing the HAL_CRYP_MspInit():
  22:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (++) Enable the CRYP interface clock using __HAL_RCC_AES_CLK_ENABLE()
  23:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (++) In case of using interrupts (e.g. HAL_CRYP_AES_IT())
  24:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****              (+++) Configure the CRYP interrupt priority using HAL_NVIC_SetPriority()
  25:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****              (+++) Enable the AES IRQ handler using HAL_NVIC_EnableIRQ()
  26:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****              (+++) In AES IRQ handler, call HAL_CRYP_IRQHandler()
  27:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (++) In case of using DMA to control data transfer (e.g. HAL_CRYPEx_AES_DMA())
  28:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****              (+++) Enable the DMA2 interface clock using
  29:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****                  __HAL_RCC_DMA2_CLK_ENABLE()
  30:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****              (+++) Configure and enable two DMA channels one for managing data transfer from
  31:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****                  memory to peripheral (input channel) and another channel for managing data
  32:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****                  transfer from peripheral to memory (output channel)
  33:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****              (+++) Associate the initialized DMA handle to the CRYP DMA handle
  34:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****                  using __HAL_LINKDMA()
  35:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****              (+++) Configure the priority and enable the NVIC for the transfer complete
  36:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****                  interrupt on the two DMA channels. The output channel should have higher
  37:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****                  priority than the input channel.
  38:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****                  Resort to HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ()
  39:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
  40:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (#)Initialize the CRYP HAL using HAL_CRYP_Init(). This function configures:
  41:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (++) The data type: 1-bit, 8-bit, 16-bit and 32-bit
  42:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (++) The AES operating mode (encryption, key derivation and/or decryption)
  43:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (++) The AES chaining mode (ECB, CBC, CTR, GCM, GMAC, CMAC when applicable, CCM when appli
  44:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (++) The encryption/decryption key if so required
  45:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (++) The initialization vector or nonce if applicable (not used in ECB mode).
  46:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
  47:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (#)Three processing (encryption/decryption) functions are available:
  48:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (++) Polling mode: encryption and decryption APIs are blocking functions
  49:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****               i.e. they process the data and wait till the processing is finished
  50:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (++) Interrupt mode: encryption and decryption APIs are not blocking functions
  51:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****               i.e. they process the data under interrupt
  52:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (++) DMA mode: encryption and decryption APIs are not blocking functions
  53:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****               i.e. the data transfer is ensured by DMA
  54:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
  55:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****        (#)Call HAL_CRYP_DeInit() to deinitialize the CRYP peripheral.
  56:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
  57:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      *** Callback registration ***
  58:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      ===================================
  59:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      [..]
  60:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (#) The compilation define  USE_HAL_CRYP_REGISTER_CALLBACKS when set to 1
  61:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           allows the user to configure dynamically the driver callbacks.
  62:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           Use function @ref HAL_CRYP_RegisterCallback() to register a user callback.
  63:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
  64:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (#) Function @ref HAL_CRYP_RegisterCallback() allows to register following callbacks:
  65:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****             (+) InCpltCallback : callback for input DMA transfer completion.
  66:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****             (+) OutCpltCallback : callback for output DMA transfer completion.
  67:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****             (+) CompCpltCallback : callback for computation completion.
  68:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****             (+) ErrorCallback : callback for error.
  69:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****             (+) MspInitCallback    : CRYP MspInit.
  70:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****             (+) MspDeInitCallback  : CRYP MspDeInit.
  71:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           This function takes as parameters the HAL peripheral handle, the Callback ID
  72:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           and a pointer to the user callback function.
  73:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
  74:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (#) Use function @ref HAL_CRYP_UnRegisterCallback() to reset a callback to the default
  75:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           weak (surcharged) function.
  76:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           @ref HAL_CRYP_UnRegisterCallback() takes as parameters the HAL peripheral handle,
  77:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           and the Callback ID.
  78:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           This function allows to reset following callbacks:
  79:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****             (+) InCpltCallback : callback for input DMA transfer completion.
  80:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****             (+) OutCpltCallback : callback for output DMA transfer completion.
  81:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****             (+) CompCpltCallback : callback for computation completion.
  82:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****             (+) ErrorCallback : callback for error.
  83:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****             (+) MspInitCallback    : CRYP MspInit.
  84:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****             (+) MspDeInitCallback  : CRYP MspDeInit.
  85:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
  86:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (#) By default, after the @ref HAL_CRYP_Init and if the state is HAL_CRYP_STATE_RESET
  87:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           all callbacks are reset to the corresponding legacy weak (surcharged) functions:
  88:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           examples @ref HAL_CRYP_InCpltCallback(), @ref HAL_CRYP_ErrorCallback()
  89:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           Exception done for MspInit and MspDeInit callbacks that are respectively
  90:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           reset to the legacy weak (surcharged) functions in the @ref HAL_CRYP_Init
  91:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           and @ref HAL_CRYP_DeInit only when these callbacks are null (not registered beforehand)
  92:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           If not, MspInit or MspDeInit are not null, the @ref HAL_CRYP_Init and @ref HAL_CRYP_DeIni
  93:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           keep and use the user MspInit/MspDeInit callbacks (registered beforehand).
  94:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
  95:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           Callbacks can be registered/unregistered in READY state only.
  96:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           Exception done for MspInit/MspDeInit callbacks that can be registered/unregistered
  97:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           in READY or RESET state, thus registered (user) MspInit/DeInit callbacks can be used
  98:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           during the Init/DeInit.
  99:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           In that case first register the MspInit/MspDeInit user callbacks
 100:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           using @ref HAL_CRYP_RegisterCallback before calling @ref HAL_CRYP_DeInit
 101:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           or @ref HAL_¨CRYP_Init function.
 102:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 103:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           When The compilation define USE_HAL_CRYP_REGISTER_CALLBACKS is set to 0 or
 104:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           not defined, the callback registering feature is not available
 105:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           and weak (surcharged) callbacks are used.
 106:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 107:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 108:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   @endverbatim
 109:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   ******************************************************************************
 110:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @attention
 111:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *
 112:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
 113:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *
 114:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * Redistribution and use in source and binary forms, with or without modification,
 115:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * are permitted provided that the following conditions are met:
 116:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
 117:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *      this list of conditions and the following disclaimer.
 118:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
 119:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *      this list of conditions and the following disclaimer in the documentation
 120:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *      and/or other materials provided with the distribution.
 121:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
 122:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *      may be used to endorse or promote products derived from this software
 123:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *      without specific prior written permission.
 124:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *
 125:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 126:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 127:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 128:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
 129:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 130:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 131:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 132:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 133:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 134:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 135:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *
 136:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   ******************************************************************************
 137:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 138:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 139:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /* Includes ------------------------------------------------------------------*/
 140:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #include "stm32l4xx_hal.h"
 141:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 142:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #ifdef HAL_CRYP_MODULE_ENABLED
 143:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 144:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #if defined(AES)
 145:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 146:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /** @addtogroup STM32L4xx_HAL_Driver
 147:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @{
 148:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 149:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 150:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /** @defgroup CRYP CRYP
 151:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief CRYP HAL module driver.
 152:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @{
 153:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 154:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 155:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 156:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 157:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /* Private typedef -----------------------------------------------------------*/
 158:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /* Private define ------------------------------------------------------------*/
 159:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /* Private macro -------------------------------------------------------------*/
 160:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /* Private variables ---------------------------------------------------------*/
 161:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /* Private functions --------------------------------------------------------*/
 162:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 163:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /** @defgroup CRYP_Private_Functions CRYP Private Functions
 164:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @{
 165:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 166:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 167:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** static HAL_StatusTypeDef CRYP_SetInitVector(CRYP_HandleTypeDef *hcryp);
 168:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** static HAL_StatusTypeDef CRYP_SetKey(CRYP_HandleTypeDef *hcryp);
 169:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** static HAL_StatusTypeDef CRYP_AES_IT(CRYP_HandleTypeDef *hcryp);
 170:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 171:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 172:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @}
 173:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 174:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 175:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /* Exported functions ---------------------------------------------------------*/
 176:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 177:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /** @defgroup CRYP_Exported_Functions CRYP Exported Functions
 178:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @{
 179:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 180:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 181:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /** @defgroup CRYP_Exported_Functions_Group1 Initialization and deinitialization functions
 182:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****  *  @brief    Initialization and Configuration functions.
 183:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****  *
 184:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** @verbatim
 185:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   ==============================================================================
 186:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****               ##### Initialization and deinitialization functions #####
 187:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   ==============================================================================
 188:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     [..]  This section provides functions allowing to:
 189:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+) Initialize the CRYP according to the specified parameters
 190:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           in the CRYP_InitTypeDef and creates the associated handle
 191:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+) DeInitialize the CRYP peripheral
 192:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+) Initialize the CRYP MSP (MCU Specific Package)
 193:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+) De-Initialize the CRYP MSP
 194:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 195:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     [..]
 196:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     (@) Specific care must be taken to format the key and the Initialization Vector IV!
 197:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 198:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****    [..] If the key is defined as a 128-bit long array key[127..0] = {b127 ... b0} where
 199:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         b127 is the MSB and b0 the LSB, the key must be stored in MCU memory
 200:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         (+) as a sequence of words where the MSB word comes first (occupies the
 201:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           lowest memory address)
 202:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         (+) where each word is byte-swapped:
 203:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (++)   address n+0 : 0b b103 .. b96 b111 .. b104 b119 .. b112 b127 .. b120
 204:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (++)   address n+4 : 0b b71 .. b64 b79 .. b72 b87 .. b80 b95 .. b88
 205:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (++)   address n+8 : 0b b39 .. b32 b47 .. b40 b55 .. b48 b63 .. b56
 206:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (++)   address n+C : 0b b7 .. b0 b15 .. b8 b23 .. b16 b31 .. b24
 207:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     [..] Hereafter, another illustration when considering a 128-bit long key made of 16 bytes {B15.
 208:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         The 4 32-bit words that make the key must be stored as follows in MCU memory:
 209:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (+)    address n+0 : 0x B12 B13 B14 B15
 210:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (+)    address n+4 : 0x B8 B9 B10 B11
 211:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (+)    address n+8 : 0x B4 B5 B6 B7
 212:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (+)    address n+C : 0x B0 B1 B2 B3
 213:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     [..]  which leads to the expected setting
 214:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+)       AES_KEYR3 = 0x B15 B14 B13 B12
 215:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+)       AES_KEYR2 = 0x B11 B10 B9 B8
 216:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+)       AES_KEYR1 = 0x B7 B6 B5 B4
 217:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+)       AES_KEYR0 = 0x B3 B2 B1 B0
 218:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 219:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****    [..]  Same format must be applied for a 256-bit long key made of 32 bytes {B31..B0}.
 220:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          The 8 32-bit words that make the key must be stored as follows in MCU memory:
 221:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (+)    address n+00 : 0x B28 B29 B30 B31
 222:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (+)    address n+04 : 0x B24 B25 B26 B27
 223:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (+)    address n+08 : 0x B20 B21 B22 B23
 224:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (+)    address n+0C : 0x B16 B17 B18 B19
 225:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (+)    address n+10 : 0x B12 B13 B14 B15
 226:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (+)    address n+14 : 0x B8 B9 B10 B11
 227:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (+)    address n+18 : 0x B4 B5 B6 B7
 228:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          (+)    address n+1C : 0x B0 B1 B2 B3
 229:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     [..]  which leads to the expected setting
 230:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+)       AES_KEYR7 = 0x B31 B30 B29 B28
 231:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+)       AES_KEYR6 = 0x B27 B26 B25 B24
 232:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+)       AES_KEYR5 = 0x B23 B22 B21 B20
 233:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+)       AES_KEYR4 = 0x B19 B18 B17 B16
 234:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+)       AES_KEYR3 = 0x B15 B14 B13 B12
 235:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+)       AES_KEYR2 = 0x B11 B10 B9 B8
 236:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+)       AES_KEYR1 = 0x B7 B6 B5 B4
 237:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+)       AES_KEYR0 = 0x B3 B2 B1 B0
 238:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 239:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****    [..] Initialization Vector IV (4 32-bit words) format must follow the same as
 240:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         that of a 128-bit long key.
 241:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 242:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   [..]
 243:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 244:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** @endverbatim
 245:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @{
 246:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 247:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 248:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 249:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Initialize the CRYP according to the specified
 250:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         parameters in the CRYP_InitTypeDef and initialize the associated handle.
 251:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note Specific care must be taken to format the key and the Initialization Vector IV
 252:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *       stored in the MCU memory before calling HAL_CRYP_Init(). Refer to explanations
 253:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *       hereabove.
 254:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
 255:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 256:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
 257:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 258:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Check the CRYP handle allocation */
 259:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if(hcryp == NULL)
 260:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 261:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 262:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 263:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 264:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Check the instance */
 265:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   assert_param(IS_AES_ALL_INSTANCE(hcryp->Instance));
 266:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 267:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Check the parameters */
 268:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   assert_param(IS_CRYP_KEYSIZE(hcryp->Init.KeySize));
 269:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   assert_param(IS_CRYP_DATATYPE(hcryp->Init.DataType));
 270:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   assert_param(IS_CRYP_ALGOMODE(hcryp->Init.OperatingMode));
 271:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* ChainingMode parameter is irrelevant when mode is set to Key derivation */
 272:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (hcryp->Init.OperatingMode != CRYP_ALGOMODE_KEYDERIVATION)
 273:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 274:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     assert_param(IS_CRYP_CHAINMODE(hcryp->Init.ChainingMode));
 275:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 276:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   assert_param(IS_CRYP_WRITE(hcryp->Init.KeyWriteFlag));
 277:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 278:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /*========================================================*/
 279:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Check the proper operating/chaining modes combinations */
 280:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /*========================================================*/
 281:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Check the proper chaining when the operating mode is key derivation and decryption */
 282:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #if defined(AES_CR_NPBLB)
 283:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION_DECRYPT) &&\
 284:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          ((hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CTR)           \
 285:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****        || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_GCM_GMAC)      \
 286:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****        || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CCM)))
 287:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #else
 288:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION_DECRYPT) &&\
 289:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          ((hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CTR)           \
 290:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****        || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_GCM_GMAC)      \
 291:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****        || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC)))
 292:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif
 293:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 294:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 295:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 296:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Check that key derivation is not set in CMAC mode or CCM mode when applicable */
 297:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #if defined(AES_CR_NPBLB)
 298:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 299:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****    && (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CCM))
 300:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #else
 301:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 302:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****    && (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 303:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif
 304:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 305:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 306:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 307:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 308:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 309:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /*================*/
 310:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Initialization */
 311:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /*================*/
 312:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Initialization start */
 313:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
 314:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (hcryp->State == HAL_CRYP_STATE_RESET)
 315:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 316:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     /* Allocate lock resource and initialize it */
 317:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->Lock = HAL_UNLOCKED;
 318:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 319:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     /* Reset Callback pointers in HAL_CRYP_STATE_RESET only */
 320:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->InCpltCallback   =  HAL_CRYP_InCpltCallback;            /* Legacy weak (surcharged) inpu
 321:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->OutCpltCallback   =  HAL_CRYP_OutCpltCallback;           /* Legacy weak (surcharged) out
 322:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->CompCpltCallback =  HAL_CRYPEx_ComputationCpltCallback; /* Legacy weak (surcharged) comp
 323:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->ErrorCallback    =  HAL_CRYP_ErrorCallback;             /* Legacy weak (surcharged) erro
 324:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     if(hcryp->MspInitCallback == NULL)
 325:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 326:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->MspInitCallback = HAL_CRYP_MspInit;
 327:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 328:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 329:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     /* Init the low level hardware */
 330:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->MspInitCallback(hcryp);
 331:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 332:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #else
 333:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if(hcryp->State == HAL_CRYP_STATE_RESET)
 334:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 335:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     /* Allocate lock resource and initialize it */
 336:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->Lock = HAL_UNLOCKED;
 337:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 338:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     /* Init the low level hardware */
 339:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     HAL_CRYP_MspInit(hcryp);
 340:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 341:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */
 342:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 343:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Change the CRYP state */
 344:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->State = HAL_CRYP_STATE_BUSY;
 345:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 346:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Disable the Peripheral */
 347:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   __HAL_CRYP_DISABLE(hcryp);
 348:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 349:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /*=============================================================*/
 350:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* AES initialization common to all operating modes            */
 351:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /*=============================================================*/
 352:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Set the Key size selection */
 353:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 354:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 355:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Set the default CRYP phase when this parameter is not used.
 356:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      Phase is updated below in case of GCM/GMAC(/CMAC)(/CCM) setting. */
 357:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Phase = HAL_CRYP_PHASE_NOT_USED;
 358:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 359:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 360:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 361:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /*=============================================================*/
 362:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Carry on the initialization based on the AES operating mode */
 363:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /*=============================================================*/
 364:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Key derivation */
 365:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 366:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 367:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_ALGOMODE_KEYDERIVATION);
 368:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 369:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     /* Configure the Key registers */
 370:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     if (CRYP_SetKey(hcryp) != HAL_OK)
 371:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 372:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       return HAL_ERROR;
 373:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 374:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 375:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   else
 376:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Encryption / Decryption (with or without key derivation) / authentication */
 377:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 378:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #if !defined(AES_CR_NPBLB)
 379:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     /* Set data type, operating and chaining modes.
 380:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****        In case of GCM or GMAC, data type is forced to 0b00 */
 381:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     if (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_GCM_GMAC)
 382:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 383:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.Operati
 384:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 385:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     else
 386:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif
 387:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 388:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.DataTyp
 389:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 390:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 391:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 392:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****    /* Specify the encryption/decryption phase in case of Galois counter mode (GCM),
 393:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       Galois message authentication code (GMAC), cipher message authentication code (CMAC) when app
 394:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       or Counter with Cipher Mode (CCM) when applicable */
 395:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #if defined(AES_CR_NPBLB)
 396:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****    if ((hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_GCM_GMAC)
 397:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CCM))
 398:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #else
 399:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****    if ((hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_GCM_GMAC)
 400:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 401:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif
 402:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 403:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 404:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->Phase = HAL_CRYP_PHASE_START;
 405:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 406:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 407:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 408:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     /* Configure the Key registers if no need to bypass this step */
 409:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 410:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 411:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       if (CRYP_SetKey(hcryp) != HAL_OK)
 412:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       {
 413:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         return HAL_ERROR;
 414:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       }
 415:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 416:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 417:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     /* If applicable, configure the Initialization Vector */
 418:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     if (hcryp->Init.ChainingMode != CRYP_CHAINMODE_AES_ECB)
 419:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 420:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       if (CRYP_SetInitVector(hcryp) != HAL_OK)
 421:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       {
 422:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         return HAL_ERROR;
 423:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       }
 424:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 425:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 426:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 427:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #if defined(AES_CR_NPBLB)
 428:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Clear NPBLB field */
 429:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   CLEAR_BIT(hcryp->Instance->CR, AES_CR_NPBLB);
 430:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif
 431:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 432:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Reset CrypInCount and CrypOutCount */
 433:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->CrypInCount = 0;
 434:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->CrypOutCount = 0;
 435:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 436:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Reset ErrorCode field */
 437:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 438:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 439:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Reset Mode suspension request */
 440:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 441:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 442:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Change the CRYP state */
 443:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->State = HAL_CRYP_STATE_READY;
 444:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 445:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Enable the Peripheral */
 446:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   __HAL_CRYP_ENABLE(hcryp);
 447:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 448:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Return function status */
 449:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_OK;
 450:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 451:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 452:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 453:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  DeInitialize the CRYP peripheral.
 454:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
 455:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
 456:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
 457:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 458:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_DeInit(CRYP_HandleTypeDef *hcryp)
 459:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 460:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Check the CRYP handle allocation */
 461:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if(hcryp == NULL)
 462:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 463:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 464:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 465:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 466:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Change the CRYP state */
 467:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->State = HAL_CRYP_STATE_BUSY;
 468:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 469:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Set the default CRYP phase */
 470:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Phase = HAL_CRYP_PHASE_READY;
 471:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 472:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Reset CrypInCount and CrypOutCount */
 473:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->CrypInCount = 0;
 474:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->CrypOutCount = 0;
 475:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 476:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Disable the CRYP Peripheral Clock */
 477:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   __HAL_CRYP_DISABLE(hcryp);
 478:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 479:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
 480:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     if(hcryp->MspDeInitCallback == NULL)
 481:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 482:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->MspDeInitCallback = HAL_CRYP_MspDeInit;
 483:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 484:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 485:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     /* DeInit the low level hardware */
 486:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->MspDeInitCallback(hcryp);
 487:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #else
 488:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* DeInit the low level hardware: CLOCK, NVIC.*/
 489:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   HAL_CRYP_MspDeInit(hcryp);
 490:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */
 491:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 492:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Change the CRYP state */
 493:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->State = HAL_CRYP_STATE_RESET;
 494:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 495:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Release Lock */
 496:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   __HAL_UNLOCK(hcryp);
 497:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 498:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Return function status */
 499:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_OK;
 500:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 501:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 502:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 503:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Initialize the CRYP MSP.
 504:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
 505:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
 506:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval None
 507:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 508:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** __weak void HAL_CRYP_MspInit(CRYP_HandleTypeDef *hcryp)
 509:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 510:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Prevent unused argument(s) compilation warning */
 511:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   UNUSED(hcryp);
 512:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 513:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* NOTE : This function should not be modified; when the callback is needed,
 514:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****             the HAL_CRYP_MspInit can be implemented in the user file
 515:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****    */
 516:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 517:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 518:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 519:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  DeInitialize CRYP MSP.
 520:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
 521:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
 522:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval None
 523:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 524:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** __weak void HAL_CRYP_MspDeInit(CRYP_HandleTypeDef *hcryp)
 525:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 526:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Prevent unused argument(s) compilation warning */
 527:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   UNUSED(hcryp);
 528:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 529:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* NOTE : This function should not be modified; when the callback is needed,
 530:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****             the HAL_CRYP_MspDeInit can be implemented in the user file
 531:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****    */
 532:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 533:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 534:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 535:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @}
 536:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 537:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 538:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /** @defgroup CRYP_Exported_Functions_Group2 AES processing functions
 539:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****  *  @brief   Processing functions.
 540:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****  *
 541:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** @verbatim
 542:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   ==============================================================================
 543:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****                       ##### AES processing functions #####
 544:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   ==============================================================================
 545:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     [..]  This section provides functions allowing to:
 546:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+) Encrypt plaintext using AES algorithm in different chaining modes
 547:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+) Decrypt cyphertext using AES algorithm in different chaining modes
 548:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     [..]  Three processing functions are available:
 549:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+) Polling mode
 550:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+) Interrupt mode
 551:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+) DMA mode
 552:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 553:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** @endverbatim
 554:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @{
 555:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 556:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 557:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 558:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 559:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Encrypt pPlainData in AES ECB encryption mode. The cypher data are available in pCypher
 560:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
 561:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
 562:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pPlainData: Pointer to the plaintext buffer
 563:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Size: Length of the plaintext buffer in bytes, must be a multiple of 16.
 564:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pCypherData: Pointer to the cyphertext buffer
 565:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Timeout: Specify Timeout value
 566:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   This API is provided only to maintain compatibility with legacy software. Users should 
 567:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         resort to generic HAL_CRYPEx_AES() API instead (usage recommended).
 568:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
 569:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 570:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_AESECB_Encrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t 
 571:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 572:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 573:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_DeInit(hcryp) != HAL_OK)
 574:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 575:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 576:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 577:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
 578:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_ECB;
 579:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 580:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 581:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 582:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 583:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 584:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 585:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_CRYPEx_AES(hcryp, pPlainData, Size, pCypherData, Timeout);
 586:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 587:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 588:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 589:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 590:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Encrypt pPlainData in AES CBC encryption mode with key derivation. The cypher data are 
 591:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
 592:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
 593:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pPlainData: Pointer to the plaintext buffer
 594:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Size: Length of the plaintext buffer in bytes, must be a multiple of 16.
 595:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pCypherData: Pointer to the cyphertext buffer
 596:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Timeout: Specify Timeout value
 597:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   This API is provided only to maintain compatibility with legacy software. Users should 
 598:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         resort to generic HAL_CRYPEx_AES() API instead (usage recommended).
 599:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
 600:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 601:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_AESCBC_Encrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t 
 602:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 603:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 604:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_DeInit(hcryp) != HAL_OK)
 605:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 606:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 607:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 608:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
 609:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
 610:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 611:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 612:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 613:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 614:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 615:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 616:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_CRYPEx_AES(hcryp, pPlainData, Size, pCypherData, Timeout);
 617:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 618:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 619:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 620:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 621:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Encrypt pPlainData in AES CTR encryption mode. The cypher data are available in pCypher
 622:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
 623:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
 624:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pPlainData: Pointer to the plaintext buffer
 625:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Size: Length of the plaintext buffer in bytes, must be a multiple of 16.
 626:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pCypherData: Pointer to the cyphertext buffer
 627:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Timeout: Specify Timeout value
 628:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   This API is provided only to maintain compatibility with legacy software. Users should 
 629:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         resort to generic HAL_CRYPEx_AES() API instead (usage recommended).
 630:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
 631:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 632:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_AESCTR_Encrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t 
 633:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 634:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 635:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_DeInit(hcryp) != HAL_OK)
 636:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 637:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 638:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 639:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
 640:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CTR;
 641:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 642:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 643:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 644:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 645:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 646:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 647:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_CRYPEx_AES(hcryp, pPlainData, Size, pCypherData, Timeout);
 648:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 649:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 650:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 651:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Decrypt pCypherData in AES ECB decryption mode with key derivation,
 652:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the decyphered data are available in pPlainData.
 653:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
 654:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
 655:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pCypherData: Pointer to the cyphertext buffer
 656:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Size: Length of the plaintext buffer in bytes, must be a multiple of 16.
 657:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pPlainData: Pointer to the plaintext buffer
 658:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Timeout: Specify Timeout value
 659:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   This API is provided only to maintain compatibility with legacy software. Users should 
 660:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         resort to generic HAL_CRYPEx_AES() API instead (usage recommended).
 661:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
 662:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 663:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_AESECB_Decrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t
 664:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 665:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 666:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_DeInit(hcryp) != HAL_OK)
 667:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 668:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 669:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 670:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.OperatingMode = CRYP_ALGOMODE_KEYDERIVATION_DECRYPT;
 671:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_ECB;
 672:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 673:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 674:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 675:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 676:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 677:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 678:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_CRYPEx_AES(hcryp, pCypherData, Size, pPlainData, Timeout);
 679:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 680:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 681:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 682:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Decrypt pCypherData in AES ECB decryption mode with key derivation,
 683:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the decyphered data are available in pPlainData.
 684:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
 685:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
 686:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pCypherData: Pointer to the cyphertext buffer
 687:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Size: Length of the plaintext buffer in bytes, must be a multiple of 16.
 688:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pPlainData: Pointer to the plaintext buffer
 689:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Timeout: Specify Timeout value
 690:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   This API is provided only to maintain compatibility with legacy software. Users should 
 691:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         resort to generic HAL_CRYPEx_AES() API instead (usage recommended).
 692:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
 693:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 694:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_AESCBC_Decrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t
 695:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 696:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 697:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_DeInit(hcryp) != HAL_OK)
 698:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 699:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 700:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 701:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.OperatingMode = CRYP_ALGOMODE_KEYDERIVATION_DECRYPT;
 702:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
 703:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 704:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 705:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 706:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 707:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 708:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 709:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_CRYPEx_AES(hcryp, pCypherData, Size, pPlainData, Timeout);
 710:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 711:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 712:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 713:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Decrypt pCypherData in AES CTR decryption mode,
 714:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the decyphered data are available in pPlainData.
 715:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
 716:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
 717:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pCypherData: Pointer to the cyphertext buffer
 718:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Size: Length of the plaintext buffer in bytes, must be a multiple of 16.
 719:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pPlainData: Pointer to the plaintext buffer
 720:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Timeout: Specify Timeout value
 721:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   This API is provided only to maintain compatibility with legacy software. Users should 
 722:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         resort to generic HAL_CRYPEx_AES() API instead (usage recommended).
 723:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
 724:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 725:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_AESCTR_Decrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t
 726:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 727:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 728:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_DeInit(hcryp) != HAL_OK)
 729:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 730:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 731:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 732:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.OperatingMode = CRYP_ALGOMODE_DECRYPT;
 733:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CTR;
 734:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 735:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 736:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 737:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 738:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 739:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 740:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_CRYPEx_AES(hcryp, pCypherData, Size, pPlainData, Timeout);
 741:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 742:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 743:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 744:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Encrypt pPlainData in AES ECB encryption mode using Interrupt,
 745:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the cypher data are available in pCypherData.
 746:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
 747:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
 748:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pPlainData: Pointer to the plaintext buffer
 749:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Size: Length of the plaintext buffer in bytes, must be a multiple of 16.
 750:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pCypherData: Pointer to the cyphertext buffer
 751:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   This API is provided only to maintain compatibility with legacy software. Users should 
 752:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         resort to generic HAL_CRYPEx_AES_IT() API instead (usage recommended).
 753:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
 754:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 755:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_AESECB_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16
 756:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 757:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 758:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_DeInit(hcryp) != HAL_OK)
 759:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 760:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 761:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 762:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
 763:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_ECB;
 764:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 765:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 766:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 767:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 768:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 769:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 770:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_CRYPEx_AES_IT(hcryp, pPlainData, Size, pCypherData);
 771:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 772:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 773:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 774:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Encrypt pPlainData in AES CBC encryption mode using Interrupt,
 775:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the cypher data are available in pCypherData.
 776:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
 777:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
 778:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pPlainData: Pointer to the plaintext buffer
 779:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Size: Length of the plaintext buffer in bytes, must be a multiple of 16.
 780:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pCypherData: Pointer to the cyphertext buffer
 781:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   This API is provided only to maintain compatibility with legacy software. Users should 
 782:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         resort to generic HAL_CRYPEx_AES_IT() API instead (usage recommended).
 783:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
 784:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 785:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_AESCBC_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16
 786:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 787:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 788:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_DeInit(hcryp) != HAL_OK)
 789:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 790:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 791:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 792:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
 793:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
 794:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 795:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 796:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 797:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 798:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 799:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 800:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_CRYPEx_AES_IT(hcryp, pPlainData, Size, pCypherData);
 801:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 802:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 803:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 804:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 805:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Encrypt pPlainData in AES CTR encryption mode using Interrupt,
 806:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the cypher data are available in pCypherData.
 807:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
 808:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
 809:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pPlainData: Pointer to the plaintext buffer
 810:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Size: Length of the plaintext buffer in bytes, must be a multiple of 16.
 811:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pCypherData: Pointer to the cyphertext buffer
 812:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   This API is provided only to maintain compatibility with legacy software. Users should 
 813:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         resort to generic HAL_CRYPEx_AES_IT() API instead (usage recommended).
 814:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
 815:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 816:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_AESCTR_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16
 817:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 818:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 819:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_DeInit(hcryp) != HAL_OK)
 820:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 821:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 822:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 823:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
 824:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CTR;
 825:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 826:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 827:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 828:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 829:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 830:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 831:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_CRYPEx_AES_IT(hcryp, pPlainData, Size, pCypherData);
 832:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 833:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 834:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 835:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Decrypt pCypherData in AES ECB decryption mode using Interrupt,
 836:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the decyphered data are available in pPlainData.
 837:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
 838:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
 839:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pCypherData: Pointer to the cyphertext buffer
 840:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Size: Length of the plaintext buffer in bytes, must be a multiple of 16.
 841:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pPlainData: Pointer to the plaintext buffer.
 842:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   This API is provided only to maintain compatibility with legacy software. Users should 
 843:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         resort to generic HAL_CRYPEx_AES_IT() API instead (usage recommended).
 844:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
 845:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 846:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_AESECB_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint1
 847:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 848:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 849:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_DeInit(hcryp) != HAL_OK)
 850:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 851:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 852:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 853:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.OperatingMode = CRYP_ALGOMODE_KEYDERIVATION_DECRYPT;
 854:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_ECB;
 855:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 856:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 857:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 858:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 859:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 860:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 861:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_CRYPEx_AES_IT(hcryp, pCypherData, Size, pPlainData);
 862:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 863:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 864:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 865:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Decrypt pCypherData in AES CBC decryption mode using Interrupt,
 866:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the decyphered data are available in pPlainData.
 867:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
 868:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
 869:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pCypherData: Pointer to the cyphertext buffer
 870:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Size: Length of the plaintext buffer in bytes, must be a multiple of 16.
 871:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pPlainData: Pointer to the plaintext buffer
 872:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   This API is provided only to maintain compatibility with legacy software. Users should 
 873:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         resort to generic HAL_CRYPEx_AES_IT() API instead (usage recommended).
 874:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
 875:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 876:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_AESCBC_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint1
 877:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 878:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 879:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_DeInit(hcryp) != HAL_OK)
 880:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 881:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 882:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 883:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.OperatingMode = CRYP_ALGOMODE_KEYDERIVATION_DECRYPT;
 884:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
 885:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 886:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 887:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 888:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 889:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 890:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 891:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_CRYPEx_AES_IT(hcryp, pCypherData, Size, pPlainData);
 892:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 893:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 894:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 895:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Decrypt pCypherData in AES CTR decryption mode using Interrupt,
 896:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the decyphered data are available in pPlainData.
 897:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
 898:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
 899:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pCypherData: Pointer to the cyphertext buffer
 900:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Size: Length of the plaintext buffer in bytes, must be a multiple of 16.
 901:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pPlainData: Pointer to the plaintext buffer
 902:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   This API is provided only to maintain compatibility with legacy software. Users should 
 903:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         resort to generic HAL_CRYPEx_AES_IT() API instead (usage recommended).
 904:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
 905:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 906:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_AESCTR_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint1
 907:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 908:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 909:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_DeInit(hcryp) != HAL_OK)
 910:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 911:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 912:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 913:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.OperatingMode = CRYP_ALGOMODE_DECRYPT;
 914:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CTR;
 915:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 916:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 917:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 918:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 919:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 920:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 921:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_CRYPEx_AES_IT(hcryp, pCypherData, Size, pPlainData);
 922:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 923:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 924:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 925:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Encrypt pPlainData in AES ECB encryption mode using DMA,
 926:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the cypher data are available in pCypherData.
 927:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
 928:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
 929:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pPlainData: Pointer to the plaintext buffer
 930:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Size: Length of the plaintext buffer in bytes, must be a multiple of 16.
 931:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pCypherData: Pointer to the cyphertext buffer
 932:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   This API is provided only to maintain compatibility with legacy software. Users should 
 933:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         resort to generic HAL_CRYPEx_AES_DMA() API instead (usage recommended).
 934:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   pPlainData and pCypherData buffers must be 32-bit aligned to ensure a correct DMA trans
 935:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
 936:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 937:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_AESECB_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint1
 938:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 939:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 940:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_DeInit(hcryp) != HAL_OK)
 941:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 942:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 943:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 944:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
 945:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_ECB;
 946:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 947:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 948:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 949:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 950:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 951:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 952:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_CRYPEx_AES_DMA(hcryp, pPlainData, Size, pCypherData);
 953:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 954:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 955:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 956:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 957:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 958:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Encrypt pPlainData in AES CBC encryption mode using DMA,
 959:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the cypher data are available in pCypherData.
 960:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
 961:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
 962:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pPlainData: Pointer to the plaintext buffer
 963:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Size: Length of the plaintext buffer, must be a multiple of 16.
 964:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pCypherData: Pointer to the cyphertext buffer
 965:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   This API is provided only to maintain compatibility with legacy software. Users should 
 966:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         resort to generic HAL_CRYPEx_AES_DMA() API instead (usage recommended).
 967:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   pPlainData and pCypherData buffers must be 32-bit aligned to ensure a correct DMA trans
 968:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
 969:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
 970:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_AESCBC_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint1
 971:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 972:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 973:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_DeInit(hcryp) != HAL_OK)
 974:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 975:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 976:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 977:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
 978:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
 979:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 980:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 981:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 982:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
 983:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 984:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 985:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_CRYPEx_AES_DMA(hcryp, pPlainData, Size, pCypherData);
 986:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 987:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 988:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
 989:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Encrypt pPlainData in AES CTR encryption mode using DMA,
 990:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the cypher data are available in pCypherData.
 991:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
 992:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
 993:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pPlainData: Pointer to the plaintext buffer
 994:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Size: Length of the plaintext buffer in bytes, must be a multiple of 16.
 995:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pCypherData: Pointer to the cyphertext buffer.
 996:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   This API is provided only to maintain compatibility with legacy software. Users should 
 997:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         resort to generic HAL_CRYPEx_AES_DMA() API instead (usage recommended).
 998:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   pPlainData and pCypherData buffers must be 32-bit aligned to ensure a correct DMA trans
 999:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
1000:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1001:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_AESCTR_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint1
1002:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
1003:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
1004:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_DeInit(hcryp) != HAL_OK)
1005:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1006:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
1007:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1008:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
1009:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CTR;
1010:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
1011:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
1012:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1013:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
1014:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1015:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1016:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_CRYPEx_AES_DMA(hcryp, pPlainData, Size, pCypherData);
1017:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
1018:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1019:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1020:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Decrypt pCypherData in AES ECB decryption mode using DMA,
1021:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the decyphered data are available in pPlainData.
1022:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
1023:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
1024:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pCypherData: Pointer to the cyphertext buffer
1025:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Size: Length of the plaintext buffer in bytes, must be a multiple of 16.
1026:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pPlainData: Pointer to the plaintext buffer
1027:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   This API is provided only to maintain compatibility with legacy software. Users should 
1028:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         resort to generic HAL_CRYPEx_AES_DMA() API instead (usage recommended).
1029:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   pPlainData and pCypherData buffers must be 32-bit aligned to ensure a correct DMA trans
1030:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
1031:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1032:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_AESECB_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint
1033:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
1034:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
1035:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_DeInit(hcryp) != HAL_OK)
1036:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1037:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
1038:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1039:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.OperatingMode = CRYP_ALGOMODE_KEYDERIVATION_DECRYPT;
1040:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_ECB;
1041:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
1042:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
1043:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1044:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
1045:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1046:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1047:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_CRYPEx_AES_DMA(hcryp, pCypherData, Size, pPlainData);
1048:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
1049:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1050:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1051:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Decrypt pCypherData in AES CBC decryption mode using DMA,
1052:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the decyphered data are available in pPlainData.
1053:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
1054:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
1055:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pCypherData: Pointer to the cyphertext buffer
1056:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Size: Length of the plaintext buffer in bytes, must be a multiple of 16.
1057:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pPlainData: Pointer to the plaintext buffer
1058:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   This API is provided only to maintain compatibility with legacy software. Users should 
1059:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         resort to generic HAL_CRYPEx_AES_DMA() API instead (usage recommended).
1060:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   pPlainData and pCypherData buffers must be 32-bit aligned to ensure a correct DMA trans
1061:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
1062:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1063:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_AESCBC_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint
1064:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
1065:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
1066:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_DeInit(hcryp) != HAL_OK)
1067:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1068:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
1069:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1070:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.OperatingMode = CRYP_ALGOMODE_KEYDERIVATION_DECRYPT;
1071:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
1072:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
1073:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
1074:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1075:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
1076:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1077:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1078:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_CRYPEx_AES_DMA(hcryp, pCypherData, Size, pPlainData);
1079:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
1080:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1081:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1082:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Decrypt pCypherData in AES CTR decryption mode using DMA,
1083:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the decyphered data are available in pPlainData.
1084:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
1085:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
1086:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pCypherData: Pointer to the cyphertext buffer
1087:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  Size: Length of the plaintext buffer in bytes, must be a multiple of 16.
1088:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  pPlainData: Pointer to the plaintext buffer
1089:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   This API is provided only to maintain compatibility with legacy software. Users should 
1090:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         resort to generic HAL_CRYPEx_AES_DMA() API instead (usage recommended).
1091:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   pPlainData and pCypherData buffers must be 32-bit aligned to ensure a correct DMA trans
1092:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
1093:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1094:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_AESCTR_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint
1095:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
1096:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
1097:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_DeInit(hcryp) != HAL_OK)
1098:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1099:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
1100:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1101:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.OperatingMode = CRYP_ALGOMODE_DECRYPT;
1102:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CTR;
1103:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
1104:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
1105:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1106:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
1107:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1108:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1109:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_CRYPEx_AES_DMA(hcryp, pCypherData, Size, pPlainData);
1110:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
1111:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1112:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1113:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1114:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @}
1115:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1116:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1117:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /** @defgroup CRYP_Exported_Functions_Group3 Callback functions
1118:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****  *  @brief   Callback functions.
1119:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****  *
1120:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** @verbatim
1121:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   ==============================================================================
1122:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****                       ##### Callback functions  #####
1123:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   ==============================================================================
1124:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     [..]  This section provides Interruption and DMA callback functions:
1125:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+) DMA Input data transfer complete
1126:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+) DMA Output data transfer complete
1127:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       (+) DMA or Interrupt error
1128:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1129:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** @endverbatim
1130:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @{
1131:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1132:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1133:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1134:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  CRYP error callback.
1135:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
1136:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
1137:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval None
1138:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1139:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** __weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp)
1140:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
1141:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Prevent unused argument(s) compilation warning */
1142:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   UNUSED(hcryp);
1143:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1144:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1145:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****             the HAL_CRYP_ErrorCallback can be implemented in the user file
1146:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****    */
1147:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
1148:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1149:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1150:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Input DMA transfer complete callback.
1151:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
1152:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
1153:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval None
1154:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1155:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** __weak void HAL_CRYP_InCpltCallback(CRYP_HandleTypeDef *hcryp)
1156:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
1157:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Prevent unused argument(s) compilation warning */
1158:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   UNUSED(hcryp);
1159:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1160:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1161:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****             the HAL_CRYP_InCpltCallback can be implemented in the user file
1162:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****    */
1163:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
1164:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1165:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1166:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Output DMA transfer complete callback.
1167:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
1168:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
1169:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval None
1170:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1171:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** __weak void HAL_CRYP_OutCpltCallback(CRYP_HandleTypeDef *hcryp)
1172:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
1173:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Prevent unused argument(s) compilation warning */
1174:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   UNUSED(hcryp);
1175:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1176:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1177:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****             the HAL_CRYP_OutCpltCallback can be implemented in the user file
1178:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****    */
1179:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
1180:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1181:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
1182:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1183:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Register a User CRYP Callback
1184:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         To be used instead of the weak (surcharged) predefined callback
1185:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param hcryp CRYP handle
1186:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param CallbackID ID of the callback to be registered
1187:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *        This parameter can be one of the following values:
1188:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *          @arg @ref HAL_CRYP_INPUTCPLT_CB_ID CRYP input DMA transfer completion Callback ID
1189:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *          @arg @ref HAL_CRYP_OUTPUTCPLT_CB_ID CRYP output DMA transfer completion Callback ID
1190:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *          @arg @ref HAL_CRYP_COMPCPLT_CB_ID CRYP computation completion Callback ID
1191:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *          @arg @ref HAL_CRYP_ERROR_CB_ID CRYP error callback ID
1192:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *          @arg @ref HAL_CRYP_MSPINIT_CB_ID CRYP MspDeInit callback ID
1193:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *          @arg @ref HAL_CRYP_MSPDEINIT_CB_ID CRYP MspDeInit callback ID
1194:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param pCallback pointer to the Callback function
1195:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval status
1196:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1197:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_RegisterCallback(CRYP_HandleTypeDef *hcryp, HAL_CRYP_CallbackIDTypeDef C
1198:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
1199:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   HAL_StatusTypeDef status = HAL_OK;
1200:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1201:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if(pCallback == NULL)
1202:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1203:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     /* Update the error code */
1204:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK;
1205:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
1206:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1207:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Process locked */
1208:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   __HAL_LOCK(hcryp);
1209:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1210:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if(HAL_CRYP_STATE_READY == hcryp->State)
1211:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1212:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     switch (CallbackID)
1213:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
1214:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     case HAL_CRYP_INPUTCPLT_CB_ID :
1215:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->InCpltCallback = pCallback;
1216:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1217:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1218:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     case HAL_CRYP_OUTPUTCPLT_CB_ID :
1219:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->OutCpltCallback = pCallback;
1220:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1221:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1222:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     case HAL_CRYP_COMPCPLT_CB_ID :
1223:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->CompCpltCallback = pCallback;
1224:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1225:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1226:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     case HAL_CRYP_ERROR_CB_ID :
1227:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->ErrorCallback = pCallback;
1228:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1229:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1230:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     case HAL_CRYP_MSPINIT_CB_ID :
1231:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->MspInitCallback = pCallback;
1232:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1233:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1234:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     case HAL_CRYP_MSPDEINIT_CB_ID :
1235:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->MspDeInitCallback = pCallback;
1236:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1237:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1238:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     default :
1239:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      /* Update the error code */
1240:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK;
1241:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      /* update return status */
1242:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       status =  HAL_ERROR;
1243:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1244:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
1245:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1246:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   else if(HAL_CRYP_STATE_RESET == hcryp->State)
1247:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1248:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     switch (CallbackID)
1249:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
1250:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     case HAL_CRYP_MSPINIT_CB_ID :
1251:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->MspInitCallback = pCallback;
1252:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1253:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1254:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     case HAL_CRYP_MSPDEINIT_CB_ID :
1255:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->MspDeInitCallback = pCallback;
1256:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1257:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1258:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     default :
1259:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      /* Update the error code */
1260:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK;
1261:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      /* update return status */
1262:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       status =  HAL_ERROR;
1263:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1264:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
1265:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1266:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   else
1267:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1268:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     /* Update the error code */
1269:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK;
1270:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      /* update return status */
1271:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       status =  HAL_ERROR;
1272:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1273:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1274:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Release Lock */
1275:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   __HAL_UNLOCK(hcryp);
1276:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return status;
1277:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
1278:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1279:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1280:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Unregister a CRYP Callback
1281:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         CRYP Callback is redirected to the weak (surcharged) predefined callback
1282:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param hcryp CRYP handle
1283:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param CallbackID ID of the callback to be unregistered
1284:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *        This parameter can be one of the following values:
1285:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *          @arg @ref HAL_CRYP_INPUTCPLT_CB_ID CRYP input DMA transfer completion Callback ID
1286:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *          @arg @ref HAL_CRYP_OUTPUTCPLT_CB_ID CRYP output DMA transfer completion Callback ID
1287:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *          @arg @ref HAL_CRYP_COMPCPLT_CB_ID CRYP computation completion Callback ID
1288:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *          @arg @ref HAL_CRYP_ERROR_CB_ID CRYP error callback ID
1289:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *          @arg @ref HAL_CRYP_MSPINIT_CB_ID CRYP MspDeInit callback ID
1290:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *          @arg @ref HAL_CRYP_MSPDEINIT_CB_ID CRYP MspDeInit callback ID
1291:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval status
1292:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1293:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef HAL_CRYP_UnRegisterCallback(CRYP_HandleTypeDef *hcryp, HAL_CRYP_CallbackIDTypeDef
1294:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
1295:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_StatusTypeDef status = HAL_OK;
1296:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1297:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Process locked */
1298:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   __HAL_LOCK(hcryp);
1299:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1300:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if(HAL_CRYP_STATE_READY == hcryp->State)
1301:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1302:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     switch (CallbackID)
1303:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
1304:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     case HAL_CRYP_INPUTCPLT_CB_ID :
1305:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->InCpltCallback = HAL_CRYP_InCpltCallback;              /* Legacy weak (surcharged) inp
1306:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1307:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1308:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     case HAL_CRYP_OUTPUTCPLT_CB_ID :
1309:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->OutCpltCallback = HAL_CRYP_OutCpltCallback;            /* Legacy weak (surcharged) out
1310:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1311:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1312:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     case HAL_CRYP_COMPCPLT_CB_ID :
1313:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->CompCpltCallback = HAL_CRYPEx_ComputationCpltCallback; /* Legacy weak (surcharged) com
1314:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1315:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1316:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     case HAL_CRYP_ERROR_CB_ID :
1317:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->ErrorCallback = HAL_CRYP_ErrorCallback;                /* Legacy weak (surcharged) err
1318:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1319:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1320:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     case HAL_CRYP_MSPINIT_CB_ID :
1321:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->MspInitCallback = HAL_CRYP_MspInit;                    /* Legacy weak (surcharged) Msp
1322:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1323:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1324:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     case HAL_CRYP_MSPDEINIT_CB_ID :
1325:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->MspDeInitCallback = HAL_CRYP_MspDeInit;                /* Legacy weak (surcharged) Msp
1326:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1327:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1328:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     default :
1329:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      /* Update the error code */
1330:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK;
1331:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      /* update return status */
1332:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       status =  HAL_ERROR;
1333:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1334:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
1335:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1336:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   else if(HAL_CRYP_STATE_RESET == hcryp->State)
1337:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1338:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     switch (CallbackID)
1339:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
1340:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     case HAL_CRYP_MSPINIT_CB_ID :
1341:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->MspInitCallback = HAL_CRYP_MspInit;           /* Legacy weak (surcharged) Msp Init */
1342:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1343:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1344:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     case HAL_CRYP_MSPDEINIT_CB_ID :
1345:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->MspDeInitCallback = HAL_CRYP_MspDeInit;       /* Legacy weak (surcharged) Msp DeInit *
1346:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1347:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1348:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     default :
1349:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      /* Update the error code */
1350:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK;
1351:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      /* update return status */
1352:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       status =  HAL_ERROR;
1353:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       break;
1354:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
1355:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1356:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   else
1357:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1358:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      /* Update the error code */
1359:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK;
1360:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      /* update return status */
1361:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       status =  HAL_ERROR;
1362:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1363:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1364:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Release Lock */
1365:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   __HAL_UNLOCK(hcryp);
1366:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return status;
1367:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
1368:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
1369:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1370:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1371:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @}
1372:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1373:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1374:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /** @defgroup CRYP_Exported_Functions_Group4 CRYP IRQ handler
1375:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****  *  @brief   AES IRQ handler.
1376:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****  *
1377:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** @verbatim
1378:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   ==============================================================================
1379:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****                 ##### AES IRQ handler management #####
1380:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   ==============================================================================
1381:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** [..]  This section provides AES IRQ handler function.
1382:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1383:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** @endverbatim
1384:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @{
1385:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1386:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1387:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1388:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Handle AES interrupt request.
1389:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
1390:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
1391:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval None
1392:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1393:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** void HAL_CRYP_IRQHandler(CRYP_HandleTypeDef *hcryp)
1394:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
1395:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Check if error occurred */
1396:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (__HAL_CRYP_GET_IT_SOURCE(hcryp, CRYP_IT_ERRIE) != RESET)
1397:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1398:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     /* If Write Error occurred */
1399:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     if (__HAL_CRYP_GET_FLAG(hcryp, CRYP_IT_WRERR) != RESET)
1400:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
1401:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->ErrorCode |= HAL_CRYP_WRITE_ERROR;
1402:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->State = HAL_CRYP_STATE_ERROR;
1403:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
1404:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     /* If Read Error occurred */
1405:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     if (__HAL_CRYP_GET_FLAG(hcryp, CRYP_IT_RDERR) != RESET)
1406:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
1407:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->ErrorCode |= HAL_CRYP_READ_ERROR;
1408:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->State = HAL_CRYP_STATE_ERROR;
1409:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
1410:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1411:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     /* If an error has been reported */
1412:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     if (hcryp->State == HAL_CRYP_STATE_ERROR)
1413:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
1414:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       /* Disable Error and Computation Complete Interrupts */
1415:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE|CRYP_IT_ERRIE);
1416:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       /* Clear all Interrupt flags */
1417:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_ERR_CLEAR|CRYP_CCF_CLEAR);
1418:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1419:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       /* Process Unlocked */
1420:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       __HAL_UNLOCK(hcryp);
1421:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1422:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
1423:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->ErrorCallback(hcryp);
1424:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #else
1425:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       HAL_CRYP_ErrorCallback(hcryp);
1426:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
1427:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1428:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       return;
1429:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
1430:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1431:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1432:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1433:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Check if computation complete interrupt is enabled
1434:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      and if the computation complete flag is raised */
1435:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (__HAL_CRYP_GET_FLAG(hcryp, CRYP_IT_CCF) != RESET)
1436:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1437:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     if (__HAL_CRYP_GET_IT_SOURCE(hcryp, CRYP_IT_CCFIE) != RESET)
1438:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
1439:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #if defined(AES_CR_NPBLB)
1440:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       if ((hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_GCM_GMAC)
1441:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****        || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CCM))
1442:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #else
1443:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       if ((hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_GCM_GMAC)
1444:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****        || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
1445:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif
1446:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       {
1447:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****        /* To ensure proper suspension requests management, CCF flag
1448:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           is reset in CRYP_AES_Auth_IT() according to the current
1449:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           phase under handling */
1450:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         if (CRYP_AES_Auth_IT(hcryp) !=  HAL_OK)
1451:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         {
1452:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
1453:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           hcryp->ErrorCallback(hcryp);
1454:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #else
1455:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           HAL_CRYP_ErrorCallback(hcryp);
1456:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
1457:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         }
1458:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       }
1459:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       else
1460:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       {
1461:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         /* Clear Computation Complete Flag */
1462:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
1463:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         if (CRYP_AES_IT(hcryp) !=  HAL_OK)
1464:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         {
1465:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
1466:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           hcryp->ErrorCallback(hcryp);
1467:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #else
1468:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****           HAL_CRYP_ErrorCallback(hcryp);
1469:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
1470:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         }
1471:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       }
1472:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
1473:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1474:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
1475:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1476:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1477:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @}
1478:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1479:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1480:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /** @defgroup CRYP_Exported_Functions_Group5 Peripheral State functions
1481:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****  *  @brief   Peripheral State functions.
1482:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****  *
1483:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** @verbatim
1484:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   ==============================================================================
1485:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****                       ##### Peripheral State functions #####
1486:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   ==============================================================================
1487:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     [..]
1488:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     This subsection permits to get in run-time the status of the peripheral.
1489:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1490:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** @endverbatim
1491:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @{
1492:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1493:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1494:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1495:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Return the CRYP handle state.
1496:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
1497:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
1498:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL state
1499:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1500:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** HAL_CRYP_STATETypeDef HAL_CRYP_GetState(CRYP_HandleTypeDef *hcryp)
1501:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
1502:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Return CRYP handle state */
1503:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return hcryp->State;
1504:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
1505:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1506:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1507:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Return the CRYP peripheral error.
1508:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
1509:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
1510:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   The returned error is a bit-map combination of possible errors
1511:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval Error bit-map
1512:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1513:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** uint32_t HAL_CRYP_GetError(CRYP_HandleTypeDef *hcryp)
1514:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
1515:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return hcryp->ErrorCode;
1516:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
1517:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1518:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1519:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @}
1520:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1521:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1522:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1523:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @}
1524:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1525:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1526:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /** @addtogroup CRYP_Private_Functions
1527:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @{
1528:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1529:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1530:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1531:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1532:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Write the Key in KeyRx registers.
1533:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
1534:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
1535:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval None
1536:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1537:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** static HAL_StatusTypeDef  CRYP_SetKey(CRYP_HandleTypeDef *hcryp)
1538:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
  27              		.loc 1 1538 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
1539:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   uint32_t keyaddr;
  32              		.loc 1 1539 3 view .LVU1
1540:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1541:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (hcryp->Init.pKey == NULL)
  33              		.loc 1 1541 3 view .LVU2
  34              		.loc 1 1541 18 is_stmt 0 view .LVU3
  35 0000 036A     		ldr	r3, [r0, #32]
  36              		.loc 1 1541 6 view .LVU4
  37 0002 FBB1     		cbz	r3, .L4
1542:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1543:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     return HAL_ERROR;
1544:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1545:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1546:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1547:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   keyaddr = (uint32_t)(hcryp->Init.pKey);
  38              		.loc 1 1547 3 is_stmt 1 view .LVU5
  39              	.LVL1:
1548:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1549:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
  40              		.loc 1 1549 3 view .LVU6
  41              		.loc 1 1549 6 is_stmt 0 view .LVU7
  42 0004 C168     		ldr	r1, [r0, #12]
  43 0006 0268     		ldr	r2, [r0]
  44 0008 B1F5802F 		cmp	r1, #262144
  45 000c 0CD1     		bne	.L3
1550:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1551:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->Instance->KEYR7 = __REV(*(uint32_t*)(keyaddr));
  46              		.loc 1 1551 5 is_stmt 1 view .LVU8
  47              	.LVL2:
  48              	.LBB42:
  49              	.LBI42:
  50              		.file 2 ".././hal/stm32l4/CMSIS/Include/cmsis_gcc.h"
   1:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
   9:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    *
  21:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
  34:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
  35:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
  38:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #endif
  45:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
  46:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
  47:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   @{
  51:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
  52:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
  53:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
  54:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
  58:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
  60:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
  62:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
  63:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
  64:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
  65:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
  69:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
  71:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
  73:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
  74:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
  75:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
  76:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
  80:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
  82:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
  84:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
  87:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
  88:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
  89:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
  90:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
  94:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
  96:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
  98:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
  99:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 100:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 101:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 105:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 107:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 109:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 112:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 113:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 114:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 115:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 119:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 121:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 123:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 126:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 127:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 128:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 129:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 132:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 134:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 136:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 138:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 141:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 142:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 143:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 144:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 148:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 150:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 152:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 155:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 156:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 157:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 158:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 162:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 164:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 166:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 167:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 168:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 169:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 173:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 175:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 177:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 180:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 181:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 182:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 183:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 186:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 188:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 190:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 192:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 193:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 194:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 195:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 199:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 201:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 203:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 206:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 207:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 208:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 209:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 213:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 215:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 217:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 218:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 219:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 221:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 222:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 226:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 228:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 230:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 231:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 232:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 233:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 237:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 239:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 241:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 242:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 243:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 244:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 248:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 250:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 252:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 255:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 256:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 257:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 258:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 262:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 264:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 266:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 267:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 268:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 269:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 274:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 276:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 278:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 279:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 280:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 281:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 285:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 287:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 289:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 292:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 293:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 294:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 295:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 299:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 301:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 303:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 304:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 306:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 307:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 309:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 310:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 314:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 316:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 319:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #else
 325:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #endif
 327:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 328:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 329:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 330:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 331:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 335:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 337:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #endif
 343:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 344:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 345:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 347:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 348:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 349:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 351:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 352:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   @{
 356:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** */
 357:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 358:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #else
 365:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #endif
 368:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 369:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 370:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 373:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 375:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 377:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 378:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 379:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 380:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 383:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 385:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 387:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 388:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 389:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 390:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 394:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 396:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 398:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 399:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 400:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 401:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 404:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 406:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 408:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 409:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 410:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 411:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 416:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 418:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 420:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 421:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 422:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 423:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 427:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 429:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 430:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 431:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 432:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 433:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 434:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 438:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 440:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 441:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** }
 442:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 443:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** 
 444:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** /**
 445:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 446:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 447:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 448:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 449:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****  */
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
  51              		.loc 2 450 57 view .LVU9
  52              	.LBE42:
 451:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 452:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 453:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
  53              		.loc 2 453 3 view .LVU10
  54              		.loc 2 453 3 is_stmt 0 view .LVU11
  55 000e 1968     		ldr	r1, [r3]
  56 0010 09BA     		rev	r1, r1
  57              		.loc 1 1551 28 view .LVU12
  58 0012 D163     		str	r1, [r2, #60]
1552:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     keyaddr+=4U;
  59              		.loc 1 1552 5 is_stmt 1 view .LVU13
  60              	.LVL3:
1553:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->Instance->KEYR6 = __REV(*(uint32_t*)(keyaddr));
  61              		.loc 1 1553 5 view .LVU14
  62              	.LBB43:
  63              	.LBI43:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
  64              		.loc 2 450 57 view .LVU15
  65              	.LBB44:
  66              		.loc 2 453 3 view .LVU16
  67              		.loc 2 453 10 is_stmt 0 view .LVU17
  68 0014 5968     		ldr	r1, [r3, #4]
  69 0016 09BA     		rev	r1, r1
  70              	.LVL4:
  71              		.loc 2 453 10 view .LVU18
  72              	.LBE44:
  73              	.LBE43:
  74              		.loc 1 1553 28 view .LVU19
  75 0018 9163     		str	r1, [r2, #56]
1554:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     keyaddr+=4U;
  76              		.loc 1 1554 5 is_stmt 1 view .LVU20
  77              	.LVL5:
1555:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->Instance->KEYR5 = __REV(*(uint32_t*)(keyaddr));
  78              		.loc 1 1555 5 view .LVU21
  79              	.LBB45:
  80              	.LBI45:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
  81              		.loc 2 450 57 view .LVU22
  82              	.LBB46:
  83              		.loc 2 453 3 view .LVU23
  84              		.loc 2 453 10 is_stmt 0 view .LVU24
  85 001a 9968     		ldr	r1, [r3, #8]
  86 001c 09BA     		rev	r1, r1
  87              	.LVL6:
  88              		.loc 2 453 10 view .LVU25
  89              	.LBE46:
  90              	.LBE45:
  91              		.loc 1 1555 28 view .LVU26
  92 001e 5163     		str	r1, [r2, #52]
1556:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     keyaddr+=4U;
  93              		.loc 1 1556 5 is_stmt 1 view .LVU27
  94              	.LVL7:
1557:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->Instance->KEYR4 = __REV(*(uint32_t*)(keyaddr));
  95              		.loc 1 1557 5 view .LVU28
  96              	.LBB47:
  97              	.LBI47:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
  98              		.loc 2 450 57 view .LVU29
  99              	.LBB48:
 100              		.loc 2 453 3 view .LVU30
 101              		.loc 2 453 10 is_stmt 0 view .LVU31
 102 0020 D968     		ldr	r1, [r3, #12]
 103 0022 09BA     		rev	r1, r1
 104              	.LVL8:
 105              		.loc 2 453 10 view .LVU32
 106              	.LBE48:
 107              	.LBE47:
 108              		.loc 1 1557 28 view .LVU33
 109 0024 1163     		str	r1, [r2, #48]
1558:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     keyaddr+=4U;
 110              		.loc 1 1558 5 is_stmt 1 view .LVU34
 111              		.loc 1 1558 12 is_stmt 0 view .LVU35
 112 0026 1033     		adds	r3, r3, #16
 113              	.LVL9:
 114              	.L3:
1559:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1560:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1561:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Instance->KEYR3 = __REV(*(uint32_t*)(keyaddr));
 115              		.loc 1 1561 3 is_stmt 1 view .LVU36
 116              	.LBB49:
 117              	.LBI49:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 118              		.loc 2 450 57 view .LVU37
 119              	.LBB50:
 120              		.loc 2 453 3 view .LVU38
 121              		.loc 2 453 10 is_stmt 0 view .LVU39
 122 0028 1968     		ldr	r1, [r3]
 123 002a 09BA     		rev	r1, r1
 124              	.LVL10:
 125              		.loc 2 453 10 view .LVU40
 126              	.LBE50:
 127              	.LBE49:
 128              		.loc 1 1561 26 view .LVU41
 129 002c D161     		str	r1, [r2, #28]
1562:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   keyaddr+=4U;
 130              		.loc 1 1562 3 is_stmt 1 view .LVU42
 131              	.LVL11:
1563:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Instance->KEYR2 = __REV(*(uint32_t*)(keyaddr));
 132              		.loc 1 1563 3 view .LVU43
 133              	.LBB51:
 134              	.LBI51:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 135              		.loc 2 450 57 view .LVU44
 136              	.LBB52:
 137              		.loc 2 453 3 view .LVU45
 138              		.loc 2 453 10 is_stmt 0 view .LVU46
 139 002e 5968     		ldr	r1, [r3, #4]
 140 0030 09BA     		rev	r1, r1
 141              	.LVL12:
 142              		.loc 2 453 10 view .LVU47
 143              	.LBE52:
 144              	.LBE51:
 145              		.loc 1 1563 26 view .LVU48
 146 0032 9161     		str	r1, [r2, #24]
1564:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   keyaddr+=4U;
 147              		.loc 1 1564 3 is_stmt 1 view .LVU49
 148              	.LVL13:
1565:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Instance->KEYR1 = __REV(*(uint32_t*)(keyaddr));
 149              		.loc 1 1565 3 view .LVU50
 150              	.LBB53:
 151              	.LBI53:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 152              		.loc 2 450 57 view .LVU51
 153              	.LBB54:
 154              		.loc 2 453 3 view .LVU52
 155              		.loc 2 453 10 is_stmt 0 view .LVU53
 156 0034 9968     		ldr	r1, [r3, #8]
 157 0036 09BA     		rev	r1, r1
 158              	.LVL14:
 159              		.loc 2 453 10 view .LVU54
 160              	.LBE54:
 161              	.LBE53:
 162              		.loc 1 1565 26 view .LVU55
 163 0038 5161     		str	r1, [r2, #20]
1566:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   keyaddr+=4U;
 164              		.loc 1 1566 3 is_stmt 1 view .LVU56
 165              	.LVL15:
1567:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Instance->KEYR0 = __REV(*(uint32_t*)(keyaddr));
 166              		.loc 1 1567 3 view .LVU57
 167              	.LBB55:
 168              	.LBI55:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 169              		.loc 2 450 57 view .LVU58
 170              	.LBB56:
 171              		.loc 2 453 3 view .LVU59
 172              		.loc 2 453 10 is_stmt 0 view .LVU60
 173 003a DB68     		ldr	r3, [r3, #12]
 174              	.LVL16:
 175              		.loc 2 453 10 view .LVU61
 176 003c 1BBA     		rev	r3, r3
 177              	.LVL17:
 178              		.loc 2 453 10 view .LVU62
 179              	.LBE56:
 180              	.LBE55:
 181              		.loc 1 1567 26 view .LVU63
 182 003e 1361     		str	r3, [r2, #16]
1568:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1569:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_OK;
 183              		.loc 1 1569 3 is_stmt 1 view .LVU64
 184              		.loc 1 1569 10 is_stmt 0 view .LVU65
 185 0040 0020     		movs	r0, #0
 186              	.LVL18:
 187              		.loc 1 1569 10 view .LVU66
 188 0042 7047     		bx	lr
 189              	.LVL19:
 190              	.L4:
1543:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 191              		.loc 1 1543 12 view .LVU67
 192 0044 0120     		movs	r0, #1
 193              	.LVL20:
1570:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 194              		.loc 1 1570 1 view .LVU68
 195 0046 7047     		bx	lr
 196              		.cfi_endproc
 197              	.LFE337:
 199              		.section	.text.HAL_CRYP_MspInit,"ax",%progbits
 200              		.align	1
 201              		.weak	HAL_CRYP_MspInit
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 205              		.fpu softvfp
 207              	HAL_CRYP_MspInit:
 208              	.LVL21:
 209              	.LFB311:
 509:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Prevent unused argument(s) compilation warning */
 210              		.loc 1 509 1 is_stmt 1 view -0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 0, uses_anonymous_args = 0
 214              		@ link register save eliminated.
 511:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 215              		.loc 1 511 3 view .LVU70
 516:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 216              		.loc 1 516 1 is_stmt 0 view .LVU71
 217 0000 7047     		bx	lr
 218              		.cfi_endproc
 219              	.LFE311:
 221              		.section	.text.HAL_CRYP_Init,"ax",%progbits
 222              		.align	1
 223              		.global	HAL_CRYP_Init
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
 227              		.fpu softvfp
 229              	HAL_CRYP_Init:
 230              	.LVL22:
 231              	.LFB309:
 257:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Check the CRYP handle allocation */
 232              		.loc 1 257 1 is_stmt 1 view -0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 259:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 236              		.loc 1 259 3 view .LVU73
 257:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Check the CRYP handle allocation */
 237              		.loc 1 257 1 is_stmt 0 view .LVU74
 238 0000 70B5     		push	{r4, r5, r6, lr}
 239              	.LCFI0:
 240              		.cfi_def_cfa_offset 16
 241              		.cfi_offset 4, -16
 242              		.cfi_offset 5, -12
 243              		.cfi_offset 6, -8
 244              		.cfi_offset 14, -4
 259:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 245              		.loc 1 259 5 view .LVU75
 246 0002 0446     		mov	r4, r0
 247 0004 08B9     		cbnz	r0, .L7
 248              	.LVL23:
 249              	.L10:
 261:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 250              		.loc 1 261 12 view .LVU76
 251 0006 0120     		movs	r0, #1
 252              	.L8:
 450:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 253              		.loc 1 450 1 view .LVU77
 254 0008 70BD     		pop	{r4, r5, r6, pc}
 255              	.LVL24:
 256              	.L7:
 265:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 257              		.loc 1 265 3 is_stmt 1 view .LVU78
 268:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   assert_param(IS_CRYP_DATATYPE(hcryp->Init.DataType));
 258              		.loc 1 268 3 view .LVU79
 269:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   assert_param(IS_CRYP_ALGOMODE(hcryp->Init.OperatingMode));
 259              		.loc 1 269 3 view .LVU80
 270:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* ChainingMode parameter is irrelevant when mode is set to Key derivation */
 260              		.loc 1 270 3 view .LVU81
 272:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 261              		.loc 1 272 3 view .LVU82
 272:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 262              		.loc 1 272 18 is_stmt 0 view .LVU83
 263 000a 0369     		ldr	r3, [r0, #16]
 274:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 264              		.loc 1 274 5 is_stmt 1 view .LVU84
 276:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 265              		.loc 1 276 3 view .LVU85
 288:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          ((hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CTR)           \
 266              		.loc 1 288 3 view .LVU86
 288:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          ((hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CTR)           \
 267              		.loc 1 288 6 is_stmt 0 view .LVU87
 268 000c 182B     		cmp	r3, #24
 269 000e 3FD1     		bne	.L9
 289:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****        || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_GCM_GMAC)      \
 270              		.loc 1 289 23 discriminator 1 view .LVU88
 271 0010 4369     		ldr	r3, [r0, #20]
 288:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****          ((hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CTR)           \
 272              		.loc 1 288 74 discriminator 1 view .LVU89
 273 0012 23F02002 		bic	r2, r3, #32
 274 0016 402A     		cmp	r2, #64
 275 0018 F5D0     		beq	.L10
 276              	.L36:
 302:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif
 277              		.loc 1 302 4 view .LVU90
 278 001a B3F5803F 		cmp	r3, #65536
 279 001e F2D0     		beq	.L10
 280              	.L11:
 281              	.LVL25:
 282              	.LBB69:
 283              	.LBI69:
 256:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 284              		.loc 1 256 19 is_stmt 1 view .LVU91
 285              	.LBB70:
 333:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 286              		.loc 1 333 3 view .LVU92
 333:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 287              		.loc 1 333 11 is_stmt 0 view .LVU93
 288 0020 94F85530 		ldrb	r3, [r4, #85]	@ zero_extendqisi2
 333:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 289              		.loc 1 333 5 view .LVU94
 290 0024 03F0FF02 		and	r2, r3, #255
 291 0028 23B9     		cbnz	r3, .L12
 336:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 292              		.loc 1 336 5 is_stmt 1 view .LVU95
 336:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 293              		.loc 1 336 17 is_stmt 0 view .LVU96
 294 002a 84F85420 		strb	r2, [r4, #84]
 339:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 295              		.loc 1 339 5 is_stmt 1 view .LVU97
 296 002e 2046     		mov	r0, r4
 297              	.LVL26:
 339:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 298              		.loc 1 339 5 is_stmt 0 view .LVU98
 299 0030 FFF7FEFF 		bl	HAL_CRYP_MspInit
 300              	.LVL27:
 301              	.L12:
 344:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 302              		.loc 1 344 3 is_stmt 1 view .LVU99
 344:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 303              		.loc 1 344 16 is_stmt 0 view .LVU100
 304 0034 0223     		movs	r3, #2
 305 0036 84F85530 		strb	r3, [r4, #85]
 347:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 306              		.loc 1 347 3 is_stmt 1 view .LVU101
 307 003a 2368     		ldr	r3, [r4]
 353:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 308              		.loc 1 353 3 is_stmt 0 view .LVU102
 309 003c E168     		ldr	r1, [r4, #12]
 347:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 310              		.loc 1 347 3 view .LVU103
 311 003e 1A68     		ldr	r2, [r3]
 312 0040 22F00102 		bic	r2, r2, #1
 313 0044 1A60     		str	r2, [r3]
 353:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 314              		.loc 1 353 3 is_stmt 1 view .LVU104
 315 0046 1A68     		ldr	r2, [r3]
 316 0048 22F48022 		bic	r2, r2, #262144
 317 004c 0A43     		orrs	r2, r2, r1
 318 004e 1A60     		str	r2, [r3]
 357:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 319              		.loc 1 357 3 view .LVU105
 357:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 320              		.loc 1 357 16 is_stmt 0 view .LVU106
 321 0050 0A22     		movs	r2, #10
 322 0052 84F84820 		strb	r2, [r4, #72]
 365:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 323              		.loc 1 365 3 is_stmt 1 view .LVU107
 365:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 324              		.loc 1 365 18 is_stmt 0 view .LVU108
 325 0056 2269     		ldr	r2, [r4, #16]
 365:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 326              		.loc 1 365 6 view .LVU109
 327 0058 082A     		cmp	r2, #8
 328 005a 1DD1     		bne	.L13
 367:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 329              		.loc 1 367 5 is_stmt 1 view .LVU110
 330 005c 1A68     		ldr	r2, [r3]
 331 005e 22F01802 		bic	r2, r2, #24
 332 0062 42F00802 		orr	r2, r2, #8
 333 0066 1A60     		str	r2, [r3]
 370:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 334              		.loc 1 370 5 view .LVU111
 370:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 335              		.loc 1 370 9 is_stmt 0 view .LVU112
 336 0068 2046     		mov	r0, r4
 337 006a FFF7FEFF 		bl	CRYP_SetKey
 338              	.LVL28:
 370:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 339              		.loc 1 370 8 view .LVU113
 340 006e 0028     		cmp	r0, #0
 341 0070 C9D1     		bne	.L10
 342              	.L14:
 433:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->CrypOutCount = 0;
 343              		.loc 1 433 3 is_stmt 1 view .LVU114
 433:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->CrypOutCount = 0;
 344              		.loc 1 433 22 is_stmt 0 view .LVU115
 345 0072 0020     		movs	r0, #0
 446:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 346              		.loc 1 446 3 view .LVU116
 347 0074 2268     		ldr	r2, [r4]
 437:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 348              		.loc 1 437 20 view .LVU117
 349 0076 A065     		str	r0, [r4, #88]
 443:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 350              		.loc 1 443 16 view .LVU118
 351 0078 0123     		movs	r3, #1
 440:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 352              		.loc 1 440 25 view .LVU119
 353 007a 84F85C00 		strb	r0, [r4, #92]
 443:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 354              		.loc 1 443 16 view .LVU120
 355 007e 84F85530 		strb	r3, [r4, #85]
 446:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 356              		.loc 1 446 3 view .LVU121
 357 0082 1368     		ldr	r3, [r2]
 358 0084 43F00103 		orr	r3, r3, #1
 434:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 359              		.loc 1 434 23 view .LVU122
 360 0088 C4E91000 		strd	r0, r0, [r4, #64]
 437:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 361              		.loc 1 437 3 is_stmt 1 view .LVU123
 440:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 362              		.loc 1 440 3 view .LVU124
 443:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 363              		.loc 1 443 3 view .LVU125
 446:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 364              		.loc 1 446 3 view .LVU126
 365 008c 1360     		str	r3, [r2]
 449:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 366              		.loc 1 449 3 view .LVU127
 449:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 367              		.loc 1 449 10 is_stmt 0 view .LVU128
 368 008e BBE7     		b	.L8
 369              	.LVL29:
 370              	.L9:
 449:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 371              		.loc 1 449 10 view .LVU129
 372              	.LBE70:
 373              	.LBE69:
 301:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****    && (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 374              		.loc 1 301 3 is_stmt 1 view .LVU130
 301:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****    && (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 375              		.loc 1 301 6 is_stmt 0 view .LVU131
 376 0090 082B     		cmp	r3, #8
 377 0092 C5D1     		bne	.L11
 302:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif
 378              		.loc 1 302 4 view .LVU132
 379 0094 4369     		ldr	r3, [r0, #20]
 380 0096 C0E7     		b	.L36
 381              	.LVL30:
 382              	.L13:
 383              	.LBB86:
 384              	.LBB85:
 381:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 385              		.loc 1 381 5 is_stmt 1 view .LVU133
 381:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 386              		.loc 1 381 20 is_stmt 0 view .LVU134
 387 0098 6069     		ldr	r0, [r4, #20]
 383:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 388              		.loc 1 383 7 view .LVU135
 389 009a 1968     		ldr	r1, [r3]
 390 009c 204D     		ldr	r5, .L37
 381:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 391              		.loc 1 381 8 view .LVU136
 392 009e 6028     		cmp	r0, #96
 393 00a0 0ED1     		bne	.L15
 383:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 394              		.loc 1 383 7 is_stmt 1 view .LVU137
 395 00a2 2940     		ands	r1, r1, r5
 396 00a4 0A43     		orrs	r2, r2, r1
 397 00a6 42F06002 		orr	r2, r2, #96
 398 00aa 1A60     		str	r2, [r3]
 399:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 399              		.loc 1 399 4 view .LVU138
 400              	.L16:
 403:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->Phase = HAL_CRYP_PHASE_START;
 401              		.loc 1 403 7 view .LVU139
 402 00ac 1A68     		ldr	r2, [r3]
 403 00ae E169     		ldr	r1, [r4, #28]
 404 00b0 22F4C042 		bic	r2, r2, #24576
 405 00b4 0A43     		orrs	r2, r2, r1
 406 00b6 1A60     		str	r2, [r3]
 404:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 407              		.loc 1 404 7 view .LVU140
 404:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 408              		.loc 1 404 20 is_stmt 0 view .LVU141
 409 00b8 0323     		movs	r3, #3
 410 00ba 84F84830 		strb	r3, [r4, #72]
 411 00be 08E0     		b	.L17
 412              	.L15:
 388:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 413              		.loc 1 388 7 is_stmt 1 view .LVU142
 414 00c0 A668     		ldr	r6, [r4, #8]
 415 00c2 0243     		orrs	r2, r2, r0
 416 00c4 3243     		orrs	r2, r2, r6
 417 00c6 2940     		ands	r1, r1, r5
 418 00c8 0A43     		orrs	r2, r2, r1
 400:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif
 419              		.loc 1 400 5 is_stmt 0 view .LVU143
 420 00ca B0F5803F 		cmp	r0, #65536
 388:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 421              		.loc 1 388 7 view .LVU144
 422 00ce 1A60     		str	r2, [r3]
 399:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 423              		.loc 1 399 4 is_stmt 1 view .LVU145
 400:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif
 424              		.loc 1 400 5 is_stmt 0 view .LVU146
 425 00d0 ECD0     		beq	.L16
 426              	.L17:
 409:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 427              		.loc 1 409 5 is_stmt 1 view .LVU147
 409:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 428              		.loc 1 409 8 is_stmt 0 view .LVU148
 429 00d2 A369     		ldr	r3, [r4, #24]
 430 00d4 63B1     		cbz	r3, .L18
 431              	.L21:
 418:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 432              		.loc 1 418 5 is_stmt 1 view .LVU149
 418:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 433              		.loc 1 418 20 is_stmt 0 view .LVU150
 434 00d6 6369     		ldr	r3, [r4, #20]
 418:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 435              		.loc 1 418 8 view .LVU151
 436 00d8 002B     		cmp	r3, #0
 437 00da CAD0     		beq	.L14
 420:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       {
 438              		.loc 1 420 7 is_stmt 1 view .LVU152
 439              	.LVL31:
 440              	.LBB71:
 441              	.LBI71:
1571:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1572:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1573:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Write the InitVector/InitCounter in IVRx registers.
1574:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
1575:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module
1576:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval None
1577:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1578:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** static HAL_StatusTypeDef CRYP_SetInitVector(CRYP_HandleTypeDef *hcryp)
 442              		.loc 1 1578 26 view .LVU153
 443              	.LBB72:
1579:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
1580:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   uint32_t ivaddr;
 444              		.loc 1 1580 3 view .LVU154
1581:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1582:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #if !defined(AES_CR_NPBLB)
1583:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC)
 445              		.loc 1 1583 3 view .LVU155
 446              		.loc 1 1583 6 is_stmt 0 view .LVU156
 447 00dc B3F5803F 		cmp	r3, #65536
 448 00e0 0CD1     		bne	.L22
1584:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1585:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->Instance->IVR3 = 0;
 449              		.loc 1 1585 5 is_stmt 1 view .LVU157
 450              		.loc 1 1585 10 is_stmt 0 view .LVU158
 451 00e2 2368     		ldr	r3, [r4]
 452              		.loc 1 1585 27 view .LVU159
 453 00e4 0022     		movs	r2, #0
 454 00e6 DA62     		str	r2, [r3, #44]
1586:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->Instance->IVR2 = 0;
 455              		.loc 1 1586 5 is_stmt 1 view .LVU160
 456              		.loc 1 1586 27 is_stmt 0 view .LVU161
 457 00e8 9A62     		str	r2, [r3, #40]
1587:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->Instance->IVR1 = 0;
 458              		.loc 1 1587 5 is_stmt 1 view .LVU162
 459              		.loc 1 1587 27 is_stmt 0 view .LVU163
 460 00ea 5A62     		str	r2, [r3, #36]
1588:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->Instance->IVR0 = 0;
 461              		.loc 1 1588 5 is_stmt 1 view .LVU164
 462              		.loc 1 1588 27 is_stmt 0 view .LVU165
 463 00ec 1A62     		str	r2, [r3, #32]
 464              	.LVL32:
 465              		.loc 1 1588 27 view .LVU166
 466 00ee C0E7     		b	.L14
 467              	.L18:
 468              		.loc 1 1588 27 view .LVU167
 469              	.LBE72:
 470              	.LBE71:
 411:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       {
 471              		.loc 1 411 7 is_stmt 1 view .LVU168
 411:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       {
 472              		.loc 1 411 11 is_stmt 0 view .LVU169
 473 00f0 2046     		mov	r0, r4
 474 00f2 FFF7FEFF 		bl	CRYP_SetKey
 475              	.LVL33:
 411:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       {
 476              		.loc 1 411 10 view .LVU170
 477 00f6 0028     		cmp	r0, #0
 478 00f8 EDD0     		beq	.L21
 479 00fa 84E7     		b	.L10
 480              	.LVL34:
 481              	.L22:
 482              	.LBB84:
 483              	.LBB83:
1589:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1590:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   else
1591:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif
1592:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1593:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     if (hcryp->Init.pInitVect == NULL)
 484              		.loc 1 1593 5 is_stmt 1 view .LVU171
 485              		.loc 1 1593 20 is_stmt 0 view .LVU172
 486 00fc 636A     		ldr	r3, [r4, #36]
 487              		.loc 1 1593 8 view .LVU173
 488 00fe 002B     		cmp	r3, #0
 489 0100 81D0     		beq	.L10
1594:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
1595:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       return HAL_ERROR;
1596:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
1597:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1598:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     ivaddr = (uint32_t)(hcryp->Init.pInitVect);
 490              		.loc 1 1598 5 is_stmt 1 view .LVU174
 491              	.LVL35:
1599:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1600:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->Instance->IVR3 = __REV(*(uint32_t*)(ivaddr));
 492              		.loc 1 1600 5 view .LVU175
 493              	.LBB73:
 494              	.LBB74:
 495              		.loc 2 453 10 is_stmt 0 view .LVU176
 496 0102 1968     		ldr	r1, [r3]
 497              	.LBE74:
 498              	.LBE73:
 499              		.loc 1 1600 10 view .LVU177
 500 0104 2268     		ldr	r2, [r4]
 501              	.LVL36:
 502              	.LBB76:
 503              	.LBI73:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 504              		.loc 2 450 57 is_stmt 1 view .LVU178
 505              	.LBB75:
 506              		.loc 2 453 3 view .LVU179
 507              		.loc 2 453 10 is_stmt 0 view .LVU180
 508 0106 09BA     		rev	r1, r1
 509              	.LVL37:
 510              		.loc 2 453 10 view .LVU181
 511              	.LBE75:
 512              	.LBE76:
 513              		.loc 1 1600 27 view .LVU182
 514 0108 D162     		str	r1, [r2, #44]
1601:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     ivaddr+=4U;
 515              		.loc 1 1601 5 is_stmt 1 view .LVU183
 516              	.LVL38:
1602:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->Instance->IVR2 = __REV(*(uint32_t*)(ivaddr));
 517              		.loc 1 1602 5 view .LVU184
 518              	.LBB77:
 519              	.LBI77:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 520              		.loc 2 450 57 view .LVU185
 521              	.LBB78:
 522              		.loc 2 453 3 view .LVU186
 523              		.loc 2 453 10 is_stmt 0 view .LVU187
 524 010a 5968     		ldr	r1, [r3, #4]
 525 010c 09BA     		rev	r1, r1
 526              	.LVL39:
 527              		.loc 2 453 10 view .LVU188
 528              	.LBE78:
 529              	.LBE77:
 530              		.loc 1 1602 27 view .LVU189
 531 010e 9162     		str	r1, [r2, #40]
1603:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     ivaddr+=4U;
 532              		.loc 1 1603 5 is_stmt 1 view .LVU190
 533              	.LVL40:
1604:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->Instance->IVR1 = __REV(*(uint32_t*)(ivaddr));
 534              		.loc 1 1604 5 view .LVU191
 535              	.LBB79:
 536              	.LBI79:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 537              		.loc 2 450 57 view .LVU192
 538              	.LBB80:
 539              		.loc 2 453 3 view .LVU193
 540              		.loc 2 453 10 is_stmt 0 view .LVU194
 541 0110 9968     		ldr	r1, [r3, #8]
 542 0112 09BA     		rev	r1, r1
 543              	.LVL41:
 544              		.loc 2 453 10 view .LVU195
 545              	.LBE80:
 546              	.LBE79:
 547              		.loc 1 1604 27 view .LVU196
 548 0114 5162     		str	r1, [r2, #36]
1605:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     ivaddr+=4U;
 549              		.loc 1 1605 5 is_stmt 1 view .LVU197
 550              	.LVL42:
1606:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     hcryp->Instance->IVR0 = __REV(*(uint32_t*)(ivaddr));
 551              		.loc 1 1606 5 view .LVU198
 552              	.LBB81:
 553              	.LBI81:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 554              		.loc 2 450 57 view .LVU199
 555              	.LBB82:
 556              		.loc 2 453 3 view .LVU200
 557              		.loc 2 453 10 is_stmt 0 view .LVU201
 558 0116 DB68     		ldr	r3, [r3, #12]
 559              	.LVL43:
 560              		.loc 2 453 10 view .LVU202
 561 0118 1BBA     		rev	r3, r3
 562              	.LVL44:
 563              		.loc 2 453 10 view .LVU203
 564              	.LBE82:
 565              	.LBE81:
 566              		.loc 1 1606 27 view .LVU204
 567 011a 1362     		str	r3, [r2, #32]
 568              	.LVL45:
 569              		.loc 1 1606 27 view .LVU205
 570 011c A9E7     		b	.L14
 571              	.L38:
 572 011e 00BF     		.align	2
 573              	.L37:
 574 0120 81FFFEFF 		.word	-65663
 575              	.LBE83:
 576              	.LBE84:
 577              	.LBE85:
 578              	.LBE86:
 579              		.cfi_endproc
 580              	.LFE309:
 582              		.section	.text.HAL_CRYP_MspDeInit,"ax",%progbits
 583              		.align	1
 584              		.weak	HAL_CRYP_MspDeInit
 585              		.syntax unified
 586              		.thumb
 587              		.thumb_func
 588              		.fpu softvfp
 590              	HAL_CRYP_MspDeInit:
 591              	.LFB343:
 592              		.cfi_startproc
 593              		@ args = 0, pretend = 0, frame = 0
 594              		@ frame_needed = 0, uses_anonymous_args = 0
 595              		@ link register save eliminated.
 596 0000 7047     		bx	lr
 597              		.cfi_endproc
 598              	.LFE343:
 600              		.section	.text.HAL_CRYP_DeInit,"ax",%progbits
 601              		.align	1
 602              		.global	HAL_CRYP_DeInit
 603              		.syntax unified
 604              		.thumb
 605              		.thumb_func
 606              		.fpu softvfp
 608              	HAL_CRYP_DeInit:
 609              	.LVL46:
 610              	.LFB310:
 459:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Check the CRYP handle allocation */
 611              		.loc 1 459 1 is_stmt 1 view -0
 612              		.cfi_startproc
 613              		@ args = 0, pretend = 0, frame = 0
 614              		@ frame_needed = 0, uses_anonymous_args = 0
 461:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 615              		.loc 1 461 3 view .LVU207
 459:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Check the CRYP handle allocation */
 616              		.loc 1 459 1 is_stmt 0 view .LVU208
 617 0000 38B5     		push	{r3, r4, r5, lr}
 618              	.LCFI1:
 619              		.cfi_def_cfa_offset 16
 620              		.cfi_offset 3, -16
 621              		.cfi_offset 4, -12
 622              		.cfi_offset 5, -8
 623              		.cfi_offset 14, -4
 461:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 624              		.loc 1 461 5 view .LVU209
 625 0002 0546     		mov	r5, r0
 626 0004 0124     		movs	r4, #1
 627 0006 90B1     		cbz	r0, .L42
 628              	.LVL47:
 629              	.LBB89:
 630              	.LBI89:
 458:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
 631              		.loc 1 458 19 is_stmt 1 view .LVU210
 632              	.LBB90:
 467:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 633              		.loc 1 467 3 view .LVU211
 477:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 634              		.loc 1 477 3 is_stmt 0 view .LVU212
 635 0008 0268     		ldr	r2, [r0]
 470:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 636              		.loc 1 470 16 view .LVU213
 637 000a 80F84840 		strb	r4, [r0, #72]
 467:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 638              		.loc 1 467 16 view .LVU214
 639 000e 0223     		movs	r3, #2
 640 0010 80F85530 		strb	r3, [r0, #85]
 470:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 641              		.loc 1 470 3 is_stmt 1 view .LVU215
 473:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->CrypOutCount = 0;
 642              		.loc 1 473 3 view .LVU216
 477:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 643              		.loc 1 477 3 is_stmt 0 view .LVU217
 644 0014 1368     		ldr	r3, [r2]
 473:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->CrypOutCount = 0;
 645              		.loc 1 473 22 view .LVU218
 646 0016 0024     		movs	r4, #0
 477:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 647              		.loc 1 477 3 view .LVU219
 648 0018 23F00103 		bic	r3, r3, #1
 474:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 649              		.loc 1 474 23 view .LVU220
 650 001c C0E91044 		strd	r4, r4, [r0, #64]
 477:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 651              		.loc 1 477 3 is_stmt 1 view .LVU221
 652 0020 1360     		str	r3, [r2]
 489:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */
 653              		.loc 1 489 3 view .LVU222
 654 0022 FFF7FEFF 		bl	HAL_CRYP_MspDeInit
 655              	.LVL48:
 493:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 656              		.loc 1 493 3 view .LVU223
 493:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 657              		.loc 1 493 16 is_stmt 0 view .LVU224
 658 0026 85F85540 		strb	r4, [r5, #85]
 496:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 659              		.loc 1 496 3 is_stmt 1 view .LVU225
 496:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 660              		.loc 1 496 3 view .LVU226
 661 002a 85F85440 		strb	r4, [r5, #84]
 496:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 662              		.loc 1 496 3 view .LVU227
 499:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 663              		.loc 1 499 3 view .LVU228
 664              	.LVL49:
 665              	.L42:
 499:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 666              		.loc 1 499 3 is_stmt 0 view .LVU229
 667              	.LBE90:
 668              	.LBE89:
 463:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
 669              		.loc 1 463 12 view .LVU230
 670 002e 2046     		mov	r0, r4
 500:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 671              		.loc 1 500 1 view .LVU231
 672 0030 38BD     		pop	{r3, r4, r5, pc}
 500:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 673              		.loc 1 500 1 view .LVU232
 674              		.cfi_endproc
 675              	.LFE310:
 677              		.section	.text.HAL_CRYP_AESECB_Encrypt,"ax",%progbits
 678              		.align	1
 679              		.global	HAL_CRYP_AESECB_Encrypt
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 683              		.fpu softvfp
 685              	HAL_CRYP_AESECB_Encrypt:
 686              	.LVL50:
 687              	.LFB313:
 571:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 688              		.loc 1 571 1 is_stmt 1 view -0
 689              		.cfi_startproc
 690              		@ args = 4, pretend = 0, frame = 0
 691              		@ frame_needed = 0, uses_anonymous_args = 0
 573:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 692              		.loc 1 573 3 view .LVU234
 571:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 693              		.loc 1 571 1 is_stmt 0 view .LVU235
 694 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 695              	.LCFI2:
 696              		.cfi_def_cfa_offset 24
 697              		.cfi_offset 4, -24
 698              		.cfi_offset 5, -20
 699              		.cfi_offset 6, -16
 700              		.cfi_offset 7, -12
 701              		.cfi_offset 8, -8
 702              		.cfi_offset 14, -4
 571:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 703              		.loc 1 571 1 view .LVU236
 704 0004 DDF81880 		ldr	r8, [sp, #24]
 705 0008 0446     		mov	r4, r0
 706 000a 0D46     		mov	r5, r1
 707 000c 1646     		mov	r6, r2
 708 000e 1F46     		mov	r7, r3
 573:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 709              		.loc 1 573 7 view .LVU237
 710 0010 FFF7FEFF 		bl	HAL_CRYP_DeInit
 711              	.LVL51:
 573:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 712              		.loc 1 573 6 view .LVU238
 713 0014 80B9     		cbnz	r0, .L45
 577:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_ECB;
 714              		.loc 1 577 3 is_stmt 1 view .LVU239
 578:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 715              		.loc 1 578 28 is_stmt 0 view .LVU240
 716 0016 C4E90400 		strd	r0, r0, [r4, #16]
 579:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 717              		.loc 1 579 3 is_stmt 1 view .LVU241
 579:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 718              		.loc 1 579 28 is_stmt 0 view .LVU242
 719 001a A061     		str	r0, [r4, #24]
 580:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 720              		.loc 1 580 3 is_stmt 1 view .LVU243
 580:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 721              		.loc 1 580 7 is_stmt 0 view .LVU244
 722 001c 2046     		mov	r0, r4
 723 001e FFF7FEFF 		bl	HAL_CRYP_Init
 724              	.LVL52:
 580:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 725              		.loc 1 580 6 view .LVU245
 726 0022 48B9     		cbnz	r0, .L45
 585:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 727              		.loc 1 585 3 is_stmt 1 view .LVU246
 585:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 728              		.loc 1 585 10 is_stmt 0 view .LVU247
 729 0024 CDF81880 		str	r8, [sp, #24]
 730              	.LVL53:
 585:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 731              		.loc 1 585 10 view .LVU248
 732 0028 3B46     		mov	r3, r7
 733 002a 3246     		mov	r2, r6
 734 002c 2946     		mov	r1, r5
 735 002e 2046     		mov	r0, r4
 586:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 736              		.loc 1 586 1 view .LVU249
 737 0030 BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 738              	.LCFI3:
 739              		.cfi_remember_state
 740              		.cfi_restore 14
 741              		.cfi_restore 8
 742              		.cfi_restore 7
 743              		.cfi_restore 6
 744              		.cfi_restore 5
 745              		.cfi_restore 4
 746              		.cfi_def_cfa_offset 0
 747              	.LVL54:
 585:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 748              		.loc 1 585 10 view .LVU250
 749 0034 FFF7FEBF 		b	HAL_CRYPEx_AES
 750              	.LVL55:
 751              	.L45:
 752              	.LCFI4:
 753              		.cfi_restore_state
 586:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 754              		.loc 1 586 1 view .LVU251
 755 0038 0120     		movs	r0, #1
 756 003a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 586:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 757              		.loc 1 586 1 view .LVU252
 758              		.cfi_endproc
 759              	.LFE313:
 761              		.section	.text.HAL_CRYP_AESCBC_Encrypt,"ax",%progbits
 762              		.align	1
 763              		.global	HAL_CRYP_AESCBC_Encrypt
 764              		.syntax unified
 765              		.thumb
 766              		.thumb_func
 767              		.fpu softvfp
 769              	HAL_CRYP_AESCBC_Encrypt:
 770              	.LVL56:
 771              	.LFB314:
 602:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 772              		.loc 1 602 1 is_stmt 1 view -0
 773              		.cfi_startproc
 774              		@ args = 4, pretend = 0, frame = 0
 775              		@ frame_needed = 0, uses_anonymous_args = 0
 604:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 776              		.loc 1 604 3 view .LVU254
 602:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 777              		.loc 1 602 1 is_stmt 0 view .LVU255
 778 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 779              	.LCFI5:
 780              		.cfi_def_cfa_offset 24
 781              		.cfi_offset 4, -24
 782              		.cfi_offset 5, -20
 783              		.cfi_offset 6, -16
 784              		.cfi_offset 7, -12
 785              		.cfi_offset 8, -8
 786              		.cfi_offset 14, -4
 602:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 787              		.loc 1 602 1 view .LVU256
 788 0004 DDF81880 		ldr	r8, [sp, #24]
 789 0008 0446     		mov	r4, r0
 790 000a 0D46     		mov	r5, r1
 791 000c 1646     		mov	r6, r2
 792 000e 1F46     		mov	r7, r3
 604:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 793              		.loc 1 604 7 view .LVU257
 794 0010 FFF7FEFF 		bl	HAL_CRYP_DeInit
 795              	.LVL57:
 604:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 796              		.loc 1 604 6 view .LVU258
 797 0014 88B9     		cbnz	r0, .L49
 608:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
 798              		.loc 1 608 3 is_stmt 1 view .LVU259
 609:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 799              		.loc 1 609 28 is_stmt 0 view .LVU260
 800 0016 2023     		movs	r3, #32
 610:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 801              		.loc 1 610 28 view .LVU261
 802 0018 C4E90530 		strd	r3, r0, [r4, #20]
 608:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
 803              		.loc 1 608 29 view .LVU262
 804 001c 2061     		str	r0, [r4, #16]
 609:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 805              		.loc 1 609 3 is_stmt 1 view .LVU263
 611:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 806              		.loc 1 611 3 view .LVU264
 611:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 807              		.loc 1 611 7 is_stmt 0 view .LVU265
 808 001e 2046     		mov	r0, r4
 809 0020 FFF7FEFF 		bl	HAL_CRYP_Init
 810              	.LVL58:
 611:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 811              		.loc 1 611 6 view .LVU266
 812 0024 48B9     		cbnz	r0, .L49
 616:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 813              		.loc 1 616 3 is_stmt 1 view .LVU267
 616:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 814              		.loc 1 616 10 is_stmt 0 view .LVU268
 815 0026 CDF81880 		str	r8, [sp, #24]
 816              	.LVL59:
 616:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 817              		.loc 1 616 10 view .LVU269
 818 002a 3B46     		mov	r3, r7
 819 002c 3246     		mov	r2, r6
 820 002e 2946     		mov	r1, r5
 821 0030 2046     		mov	r0, r4
 617:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 822              		.loc 1 617 1 view .LVU270
 823 0032 BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 824              	.LCFI6:
 825              		.cfi_remember_state
 826              		.cfi_restore 14
 827              		.cfi_restore 8
 828              		.cfi_restore 7
 829              		.cfi_restore 6
 830              		.cfi_restore 5
 831              		.cfi_restore 4
 832              		.cfi_def_cfa_offset 0
 833              	.LVL60:
 616:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 834              		.loc 1 616 10 view .LVU271
 835 0036 FFF7FEBF 		b	HAL_CRYPEx_AES
 836              	.LVL61:
 837              	.L49:
 838              	.LCFI7:
 839              		.cfi_restore_state
 617:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 840              		.loc 1 617 1 view .LVU272
 841 003a 0120     		movs	r0, #1
 842 003c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 617:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 843              		.loc 1 617 1 view .LVU273
 844              		.cfi_endproc
 845              	.LFE314:
 847              		.section	.text.HAL_CRYP_AESCTR_Encrypt,"ax",%progbits
 848              		.align	1
 849              		.global	HAL_CRYP_AESCTR_Encrypt
 850              		.syntax unified
 851              		.thumb
 852              		.thumb_func
 853              		.fpu softvfp
 855              	HAL_CRYP_AESCTR_Encrypt:
 856              	.LVL62:
 857              	.LFB315:
 633:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 858              		.loc 1 633 1 is_stmt 1 view -0
 859              		.cfi_startproc
 860              		@ args = 4, pretend = 0, frame = 0
 861              		@ frame_needed = 0, uses_anonymous_args = 0
 635:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 862              		.loc 1 635 3 view .LVU275
 633:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 863              		.loc 1 633 1 is_stmt 0 view .LVU276
 864 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 865              	.LCFI8:
 866              		.cfi_def_cfa_offset 24
 867              		.cfi_offset 4, -24
 868              		.cfi_offset 5, -20
 869              		.cfi_offset 6, -16
 870              		.cfi_offset 7, -12
 871              		.cfi_offset 8, -8
 872              		.cfi_offset 14, -4
 633:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 873              		.loc 1 633 1 view .LVU277
 874 0004 DDF81880 		ldr	r8, [sp, #24]
 875 0008 0446     		mov	r4, r0
 876 000a 0D46     		mov	r5, r1
 877 000c 1646     		mov	r6, r2
 878 000e 1F46     		mov	r7, r3
 635:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 879              		.loc 1 635 7 view .LVU278
 880 0010 FFF7FEFF 		bl	HAL_CRYP_DeInit
 881              	.LVL63:
 635:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 882              		.loc 1 635 6 view .LVU279
 883 0014 88B9     		cbnz	r0, .L53
 639:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CTR;
 884              		.loc 1 639 3 is_stmt 1 view .LVU280
 640:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 885              		.loc 1 640 28 is_stmt 0 view .LVU281
 886 0016 4023     		movs	r3, #64
 641:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 887              		.loc 1 641 28 view .LVU282
 888 0018 C4E90530 		strd	r3, r0, [r4, #20]
 639:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CTR;
 889              		.loc 1 639 29 view .LVU283
 890 001c 2061     		str	r0, [r4, #16]
 640:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 891              		.loc 1 640 3 is_stmt 1 view .LVU284
 642:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 892              		.loc 1 642 3 view .LVU285
 642:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 893              		.loc 1 642 7 is_stmt 0 view .LVU286
 894 001e 2046     		mov	r0, r4
 895 0020 FFF7FEFF 		bl	HAL_CRYP_Init
 896              	.LVL64:
 642:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 897              		.loc 1 642 6 view .LVU287
 898 0024 48B9     		cbnz	r0, .L53
 647:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 899              		.loc 1 647 3 is_stmt 1 view .LVU288
 647:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 900              		.loc 1 647 10 is_stmt 0 view .LVU289
 901 0026 CDF81880 		str	r8, [sp, #24]
 902              	.LVL65:
 647:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 903              		.loc 1 647 10 view .LVU290
 904 002a 3B46     		mov	r3, r7
 905 002c 3246     		mov	r2, r6
 906 002e 2946     		mov	r1, r5
 907 0030 2046     		mov	r0, r4
 648:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 908              		.loc 1 648 1 view .LVU291
 909 0032 BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 910              	.LCFI9:
 911              		.cfi_remember_state
 912              		.cfi_restore 14
 913              		.cfi_restore 8
 914              		.cfi_restore 7
 915              		.cfi_restore 6
 916              		.cfi_restore 5
 917              		.cfi_restore 4
 918              		.cfi_def_cfa_offset 0
 919              	.LVL66:
 647:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 920              		.loc 1 647 10 view .LVU292
 921 0036 FFF7FEBF 		b	HAL_CRYPEx_AES
 922              	.LVL67:
 923              	.L53:
 924              	.LCFI10:
 925              		.cfi_restore_state
 648:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 926              		.loc 1 648 1 view .LVU293
 927 003a 0120     		movs	r0, #1
 928 003c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 648:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 929              		.loc 1 648 1 view .LVU294
 930              		.cfi_endproc
 931              	.LFE315:
 933              		.section	.text.HAL_CRYP_AESECB_Decrypt,"ax",%progbits
 934              		.align	1
 935              		.global	HAL_CRYP_AESECB_Decrypt
 936              		.syntax unified
 937              		.thumb
 938              		.thumb_func
 939              		.fpu softvfp
 941              	HAL_CRYP_AESECB_Decrypt:
 942              	.LVL68:
 943              	.LFB316:
 664:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 944              		.loc 1 664 1 is_stmt 1 view -0
 945              		.cfi_startproc
 946              		@ args = 4, pretend = 0, frame = 0
 947              		@ frame_needed = 0, uses_anonymous_args = 0
 666:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 948              		.loc 1 666 3 view .LVU296
 664:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 949              		.loc 1 664 1 is_stmt 0 view .LVU297
 950 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 951              	.LCFI11:
 952              		.cfi_def_cfa_offset 24
 953              		.cfi_offset 4, -24
 954              		.cfi_offset 5, -20
 955              		.cfi_offset 6, -16
 956              		.cfi_offset 7, -12
 957              		.cfi_offset 8, -8
 958              		.cfi_offset 14, -4
 664:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 959              		.loc 1 664 1 view .LVU298
 960 0004 DDF81880 		ldr	r8, [sp, #24]
 961 0008 0446     		mov	r4, r0
 962 000a 0D46     		mov	r5, r1
 963 000c 1646     		mov	r6, r2
 964 000e 1F46     		mov	r7, r3
 666:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 965              		.loc 1 666 7 view .LVU299
 966 0010 FFF7FEFF 		bl	HAL_CRYP_DeInit
 967              	.LVL69:
 666:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 968              		.loc 1 666 6 view .LVU300
 969 0014 88B9     		cbnz	r0, .L57
 670:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_ECB;
 970              		.loc 1 670 3 is_stmt 1 view .LVU301
 670:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_ECB;
 971              		.loc 1 670 29 is_stmt 0 view .LVU302
 972 0016 1823     		movs	r3, #24
 671:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 973              		.loc 1 671 28 view .LVU303
 974 0018 C4E90430 		strd	r3, r0, [r4, #16]
 672:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 975              		.loc 1 672 3 is_stmt 1 view .LVU304
 672:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 976              		.loc 1 672 28 is_stmt 0 view .LVU305
 977 001c A061     		str	r0, [r4, #24]
 673:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 978              		.loc 1 673 3 is_stmt 1 view .LVU306
 673:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 979              		.loc 1 673 7 is_stmt 0 view .LVU307
 980 001e 2046     		mov	r0, r4
 981 0020 FFF7FEFF 		bl	HAL_CRYP_Init
 982              	.LVL70:
 673:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 983              		.loc 1 673 6 view .LVU308
 984 0024 48B9     		cbnz	r0, .L57
 678:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 985              		.loc 1 678 3 is_stmt 1 view .LVU309
 678:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 986              		.loc 1 678 10 is_stmt 0 view .LVU310
 987 0026 CDF81880 		str	r8, [sp, #24]
 988              	.LVL71:
 678:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 989              		.loc 1 678 10 view .LVU311
 990 002a 3B46     		mov	r3, r7
 991 002c 3246     		mov	r2, r6
 992 002e 2946     		mov	r1, r5
 993 0030 2046     		mov	r0, r4
 679:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 994              		.loc 1 679 1 view .LVU312
 995 0032 BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 996              	.LCFI12:
 997              		.cfi_remember_state
 998              		.cfi_restore 14
 999              		.cfi_restore 8
 1000              		.cfi_restore 7
 1001              		.cfi_restore 6
 1002              		.cfi_restore 5
 1003              		.cfi_restore 4
 1004              		.cfi_def_cfa_offset 0
 1005              	.LVL72:
 678:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1006              		.loc 1 678 10 view .LVU313
 1007 0036 FFF7FEBF 		b	HAL_CRYPEx_AES
 1008              	.LVL73:
 1009              	.L57:
 1010              	.LCFI13:
 1011              		.cfi_restore_state
 679:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1012              		.loc 1 679 1 view .LVU314
 1013 003a 0120     		movs	r0, #1
 1014 003c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 679:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1015              		.loc 1 679 1 view .LVU315
 1016              		.cfi_endproc
 1017              	.LFE316:
 1019              		.section	.text.HAL_CRYP_AESCBC_Decrypt,"ax",%progbits
 1020              		.align	1
 1021              		.global	HAL_CRYP_AESCBC_Decrypt
 1022              		.syntax unified
 1023              		.thumb
 1024              		.thumb_func
 1025              		.fpu softvfp
 1027              	HAL_CRYP_AESCBC_Decrypt:
 1028              	.LVL74:
 1029              	.LFB317:
 695:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1030              		.loc 1 695 1 is_stmt 1 view -0
 1031              		.cfi_startproc
 1032              		@ args = 4, pretend = 0, frame = 0
 1033              		@ frame_needed = 0, uses_anonymous_args = 0
 697:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1034              		.loc 1 697 3 view .LVU317
 695:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1035              		.loc 1 695 1 is_stmt 0 view .LVU318
 1036 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1037              	.LCFI14:
 1038              		.cfi_def_cfa_offset 24
 1039              		.cfi_offset 4, -24
 1040              		.cfi_offset 5, -20
 1041              		.cfi_offset 6, -16
 1042              		.cfi_offset 7, -12
 1043              		.cfi_offset 8, -8
 1044              		.cfi_offset 14, -4
 695:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1045              		.loc 1 695 1 view .LVU319
 1046 0004 DDF81880 		ldr	r8, [sp, #24]
 1047 0008 0446     		mov	r4, r0
 1048 000a 0D46     		mov	r5, r1
 1049 000c 1646     		mov	r6, r2
 1050 000e 1F46     		mov	r7, r3
 697:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1051              		.loc 1 697 7 view .LVU320
 1052 0010 FFF7FEFF 		bl	HAL_CRYP_DeInit
 1053              	.LVL75:
 697:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1054              		.loc 1 697 6 view .LVU321
 1055 0014 90B9     		cbnz	r0, .L61
 701:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
 1056              		.loc 1 701 3 is_stmt 1 view .LVU322
 702:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1057              		.loc 1 702 28 is_stmt 0 view .LVU323
 1058 0016 1822     		movs	r2, #24
 1059 0018 2023     		movs	r3, #32
 703:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1060              		.loc 1 703 28 view .LVU324
 1061 001a A061     		str	r0, [r4, #24]
 702:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1062              		.loc 1 702 28 view .LVU325
 1063 001c C4E90423 		strd	r2, r3, [r4, #16]
 703:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1064              		.loc 1 703 3 is_stmt 1 view .LVU326
 704:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1065              		.loc 1 704 3 view .LVU327
 704:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1066              		.loc 1 704 7 is_stmt 0 view .LVU328
 1067 0020 2046     		mov	r0, r4
 1068 0022 FFF7FEFF 		bl	HAL_CRYP_Init
 1069              	.LVL76:
 704:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1070              		.loc 1 704 6 view .LVU329
 1071 0026 48B9     		cbnz	r0, .L61
 709:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1072              		.loc 1 709 3 is_stmt 1 view .LVU330
 709:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1073              		.loc 1 709 10 is_stmt 0 view .LVU331
 1074 0028 CDF81880 		str	r8, [sp, #24]
 1075              	.LVL77:
 709:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1076              		.loc 1 709 10 view .LVU332
 1077 002c 3B46     		mov	r3, r7
 1078 002e 3246     		mov	r2, r6
 1079 0030 2946     		mov	r1, r5
 1080 0032 2046     		mov	r0, r4
 710:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1081              		.loc 1 710 1 view .LVU333
 1082 0034 BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 1083              	.LCFI15:
 1084              		.cfi_remember_state
 1085              		.cfi_restore 14
 1086              		.cfi_restore 8
 1087              		.cfi_restore 7
 1088              		.cfi_restore 6
 1089              		.cfi_restore 5
 1090              		.cfi_restore 4
 1091              		.cfi_def_cfa_offset 0
 1092              	.LVL78:
 709:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1093              		.loc 1 709 10 view .LVU334
 1094 0038 FFF7FEBF 		b	HAL_CRYPEx_AES
 1095              	.LVL79:
 1096              	.L61:
 1097              	.LCFI16:
 1098              		.cfi_restore_state
 710:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1099              		.loc 1 710 1 view .LVU335
 1100 003c 0120     		movs	r0, #1
 1101 003e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 710:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1102              		.loc 1 710 1 view .LVU336
 1103              		.cfi_endproc
 1104              	.LFE317:
 1106              		.section	.text.HAL_CRYP_AESCTR_Decrypt,"ax",%progbits
 1107              		.align	1
 1108              		.global	HAL_CRYP_AESCTR_Decrypt
 1109              		.syntax unified
 1110              		.thumb
 1111              		.thumb_func
 1112              		.fpu softvfp
 1114              	HAL_CRYP_AESCTR_Decrypt:
 1115              	.LVL80:
 1116              	.LFB318:
 726:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1117              		.loc 1 726 1 is_stmt 1 view -0
 1118              		.cfi_startproc
 1119              		@ args = 4, pretend = 0, frame = 0
 1120              		@ frame_needed = 0, uses_anonymous_args = 0
 728:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1121              		.loc 1 728 3 view .LVU338
 726:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1122              		.loc 1 726 1 is_stmt 0 view .LVU339
 1123 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1124              	.LCFI17:
 1125              		.cfi_def_cfa_offset 24
 1126              		.cfi_offset 4, -24
 1127              		.cfi_offset 5, -20
 1128              		.cfi_offset 6, -16
 1129              		.cfi_offset 7, -12
 1130              		.cfi_offset 8, -8
 1131              		.cfi_offset 14, -4
 726:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1132              		.loc 1 726 1 view .LVU340
 1133 0004 DDF81880 		ldr	r8, [sp, #24]
 1134 0008 0446     		mov	r4, r0
 1135 000a 0D46     		mov	r5, r1
 1136 000c 1646     		mov	r6, r2
 1137 000e 1F46     		mov	r7, r3
 728:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1138              		.loc 1 728 7 view .LVU341
 1139 0010 FFF7FEFF 		bl	HAL_CRYP_DeInit
 1140              	.LVL81:
 728:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1141              		.loc 1 728 6 view .LVU342
 1142 0014 90B9     		cbnz	r0, .L65
 732:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CTR;
 1143              		.loc 1 732 3 is_stmt 1 view .LVU343
 733:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1144              		.loc 1 733 28 is_stmt 0 view .LVU344
 1145 0016 1022     		movs	r2, #16
 1146 0018 4023     		movs	r3, #64
 734:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1147              		.loc 1 734 28 view .LVU345
 1148 001a A061     		str	r0, [r4, #24]
 733:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1149              		.loc 1 733 28 view .LVU346
 1150 001c C4E90423 		strd	r2, r3, [r4, #16]
 734:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1151              		.loc 1 734 3 is_stmt 1 view .LVU347
 735:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1152              		.loc 1 735 3 view .LVU348
 735:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1153              		.loc 1 735 7 is_stmt 0 view .LVU349
 1154 0020 2046     		mov	r0, r4
 1155 0022 FFF7FEFF 		bl	HAL_CRYP_Init
 1156              	.LVL82:
 735:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1157              		.loc 1 735 6 view .LVU350
 1158 0026 48B9     		cbnz	r0, .L65
 740:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1159              		.loc 1 740 3 is_stmt 1 view .LVU351
 740:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1160              		.loc 1 740 10 is_stmt 0 view .LVU352
 1161 0028 CDF81880 		str	r8, [sp, #24]
 1162              	.LVL83:
 740:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1163              		.loc 1 740 10 view .LVU353
 1164 002c 3B46     		mov	r3, r7
 1165 002e 3246     		mov	r2, r6
 1166 0030 2946     		mov	r1, r5
 1167 0032 2046     		mov	r0, r4
 741:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1168              		.loc 1 741 1 view .LVU354
 1169 0034 BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 1170              	.LCFI18:
 1171              		.cfi_remember_state
 1172              		.cfi_restore 14
 1173              		.cfi_restore 8
 1174              		.cfi_restore 7
 1175              		.cfi_restore 6
 1176              		.cfi_restore 5
 1177              		.cfi_restore 4
 1178              		.cfi_def_cfa_offset 0
 1179              	.LVL84:
 740:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1180              		.loc 1 740 10 view .LVU355
 1181 0038 FFF7FEBF 		b	HAL_CRYPEx_AES
 1182              	.LVL85:
 1183              	.L65:
 1184              	.LCFI19:
 1185              		.cfi_restore_state
 741:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1186              		.loc 1 741 1 view .LVU356
 1187 003c 0120     		movs	r0, #1
 1188 003e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 741:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1189              		.loc 1 741 1 view .LVU357
 1190              		.cfi_endproc
 1191              	.LFE318:
 1193              		.section	.text.HAL_CRYP_AESECB_Encrypt_IT,"ax",%progbits
 1194              		.align	1
 1195              		.global	HAL_CRYP_AESECB_Encrypt_IT
 1196              		.syntax unified
 1197              		.thumb
 1198              		.thumb_func
 1199              		.fpu softvfp
 1201              	HAL_CRYP_AESECB_Encrypt_IT:
 1202              	.LVL86:
 1203              	.LFB319:
 756:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1204              		.loc 1 756 1 is_stmt 1 view -0
 1205              		.cfi_startproc
 1206              		@ args = 0, pretend = 0, frame = 0
 1207              		@ frame_needed = 0, uses_anonymous_args = 0
 758:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1208              		.loc 1 758 3 view .LVU359
 756:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1209              		.loc 1 756 1 is_stmt 0 view .LVU360
 1210 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1211              	.LCFI20:
 1212              		.cfi_def_cfa_offset 24
 1213              		.cfi_offset 4, -24
 1214              		.cfi_offset 5, -20
 1215              		.cfi_offset 6, -16
 1216              		.cfi_offset 7, -12
 1217              		.cfi_offset 8, -8
 1218              		.cfi_offset 14, -4
 756:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1219              		.loc 1 756 1 view .LVU361
 1220 0004 0446     		mov	r4, r0
 1221 0006 0D46     		mov	r5, r1
 1222 0008 1646     		mov	r6, r2
 1223 000a 1F46     		mov	r7, r3
 758:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1224              		.loc 1 758 7 view .LVU362
 1225 000c FFF7FEFF 		bl	HAL_CRYP_DeInit
 1226              	.LVL87:
 758:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1227              		.loc 1 758 6 view .LVU363
 1228 0010 70B9     		cbnz	r0, .L69
 762:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_ECB;
 1229              		.loc 1 762 3 is_stmt 1 view .LVU364
 763:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1230              		.loc 1 763 28 is_stmt 0 view .LVU365
 1231 0012 C4E90400 		strd	r0, r0, [r4, #16]
 764:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1232              		.loc 1 764 3 is_stmt 1 view .LVU366
 764:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1233              		.loc 1 764 28 is_stmt 0 view .LVU367
 1234 0016 A061     		str	r0, [r4, #24]
 765:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1235              		.loc 1 765 3 is_stmt 1 view .LVU368
 765:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1236              		.loc 1 765 7 is_stmt 0 view .LVU369
 1237 0018 2046     		mov	r0, r4
 1238 001a FFF7FEFF 		bl	HAL_CRYP_Init
 1239              	.LVL88:
 765:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1240              		.loc 1 765 6 view .LVU370
 1241 001e 38B9     		cbnz	r0, .L69
 770:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1242              		.loc 1 770 3 is_stmt 1 view .LVU371
 770:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1243              		.loc 1 770 10 is_stmt 0 view .LVU372
 1244 0020 3B46     		mov	r3, r7
 1245 0022 3246     		mov	r2, r6
 1246 0024 2946     		mov	r1, r5
 1247 0026 2046     		mov	r0, r4
 771:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1248              		.loc 1 771 1 view .LVU373
 1249 0028 BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 1250              	.LCFI21:
 1251              		.cfi_remember_state
 1252              		.cfi_restore 14
 1253              		.cfi_restore 8
 1254              		.cfi_restore 7
 1255              		.cfi_restore 6
 1256              		.cfi_restore 5
 1257              		.cfi_restore 4
 1258              		.cfi_def_cfa_offset 0
 1259              	.LVL89:
 770:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1260              		.loc 1 770 10 view .LVU374
 1261 002c FFF7FEBF 		b	HAL_CRYPEx_AES_IT
 1262              	.LVL90:
 1263              	.L69:
 1264              	.LCFI22:
 1265              		.cfi_restore_state
 771:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1266              		.loc 1 771 1 view .LVU375
 1267 0030 0120     		movs	r0, #1
 1268 0032 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 771:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1269              		.loc 1 771 1 view .LVU376
 1270              		.cfi_endproc
 1271              	.LFE319:
 1273              		.section	.text.HAL_CRYP_AESCBC_Encrypt_IT,"ax",%progbits
 1274              		.align	1
 1275              		.global	HAL_CRYP_AESCBC_Encrypt_IT
 1276              		.syntax unified
 1277              		.thumb
 1278              		.thumb_func
 1279              		.fpu softvfp
 1281              	HAL_CRYP_AESCBC_Encrypt_IT:
 1282              	.LVL91:
 1283              	.LFB320:
 786:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1284              		.loc 1 786 1 is_stmt 1 view -0
 1285              		.cfi_startproc
 1286              		@ args = 0, pretend = 0, frame = 0
 1287              		@ frame_needed = 0, uses_anonymous_args = 0
 788:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1288              		.loc 1 788 3 view .LVU378
 786:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1289              		.loc 1 786 1 is_stmt 0 view .LVU379
 1290 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1291              	.LCFI23:
 1292              		.cfi_def_cfa_offset 24
 1293              		.cfi_offset 4, -24
 1294              		.cfi_offset 5, -20
 1295              		.cfi_offset 6, -16
 1296              		.cfi_offset 7, -12
 1297              		.cfi_offset 8, -8
 1298              		.cfi_offset 14, -4
 786:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1299              		.loc 1 786 1 view .LVU380
 1300 0004 0446     		mov	r4, r0
 1301 0006 0D46     		mov	r5, r1
 1302 0008 1646     		mov	r6, r2
 1303 000a 1F46     		mov	r7, r3
 788:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1304              		.loc 1 788 7 view .LVU381
 1305 000c FFF7FEFF 		bl	HAL_CRYP_DeInit
 1306              	.LVL92:
 788:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1307              		.loc 1 788 6 view .LVU382
 1308 0010 78B9     		cbnz	r0, .L73
 792:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
 1309              		.loc 1 792 3 is_stmt 1 view .LVU383
 793:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1310              		.loc 1 793 28 is_stmt 0 view .LVU384
 1311 0012 2023     		movs	r3, #32
 794:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1312              		.loc 1 794 28 view .LVU385
 1313 0014 C4E90530 		strd	r3, r0, [r4, #20]
 792:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
 1314              		.loc 1 792 29 view .LVU386
 1315 0018 2061     		str	r0, [r4, #16]
 793:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1316              		.loc 1 793 3 is_stmt 1 view .LVU387
 795:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1317              		.loc 1 795 3 view .LVU388
 795:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1318              		.loc 1 795 7 is_stmt 0 view .LVU389
 1319 001a 2046     		mov	r0, r4
 1320 001c FFF7FEFF 		bl	HAL_CRYP_Init
 1321              	.LVL93:
 795:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1322              		.loc 1 795 6 view .LVU390
 1323 0020 38B9     		cbnz	r0, .L73
 800:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1324              		.loc 1 800 3 is_stmt 1 view .LVU391
 800:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1325              		.loc 1 800 10 is_stmt 0 view .LVU392
 1326 0022 3B46     		mov	r3, r7
 1327 0024 3246     		mov	r2, r6
 1328 0026 2946     		mov	r1, r5
 1329 0028 2046     		mov	r0, r4
 801:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1330              		.loc 1 801 1 view .LVU393
 1331 002a BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 1332              	.LCFI24:
 1333              		.cfi_remember_state
 1334              		.cfi_restore 14
 1335              		.cfi_restore 8
 1336              		.cfi_restore 7
 1337              		.cfi_restore 6
 1338              		.cfi_restore 5
 1339              		.cfi_restore 4
 1340              		.cfi_def_cfa_offset 0
 1341              	.LVL94:
 800:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1342              		.loc 1 800 10 view .LVU394
 1343 002e FFF7FEBF 		b	HAL_CRYPEx_AES_IT
 1344              	.LVL95:
 1345              	.L73:
 1346              	.LCFI25:
 1347              		.cfi_restore_state
 801:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1348              		.loc 1 801 1 view .LVU395
 1349 0032 0120     		movs	r0, #1
 1350 0034 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 801:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1351              		.loc 1 801 1 view .LVU396
 1352              		.cfi_endproc
 1353              	.LFE320:
 1355              		.section	.text.HAL_CRYP_AESCTR_Encrypt_IT,"ax",%progbits
 1356              		.align	1
 1357              		.global	HAL_CRYP_AESCTR_Encrypt_IT
 1358              		.syntax unified
 1359              		.thumb
 1360              		.thumb_func
 1361              		.fpu softvfp
 1363              	HAL_CRYP_AESCTR_Encrypt_IT:
 1364              	.LVL96:
 1365              	.LFB321:
 817:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1366              		.loc 1 817 1 is_stmt 1 view -0
 1367              		.cfi_startproc
 1368              		@ args = 0, pretend = 0, frame = 0
 1369              		@ frame_needed = 0, uses_anonymous_args = 0
 819:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1370              		.loc 1 819 3 view .LVU398
 817:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1371              		.loc 1 817 1 is_stmt 0 view .LVU399
 1372 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1373              	.LCFI26:
 1374              		.cfi_def_cfa_offset 24
 1375              		.cfi_offset 4, -24
 1376              		.cfi_offset 5, -20
 1377              		.cfi_offset 6, -16
 1378              		.cfi_offset 7, -12
 1379              		.cfi_offset 8, -8
 1380              		.cfi_offset 14, -4
 817:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1381              		.loc 1 817 1 view .LVU400
 1382 0004 0446     		mov	r4, r0
 1383 0006 0D46     		mov	r5, r1
 1384 0008 1646     		mov	r6, r2
 1385 000a 1F46     		mov	r7, r3
 819:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1386              		.loc 1 819 7 view .LVU401
 1387 000c FFF7FEFF 		bl	HAL_CRYP_DeInit
 1388              	.LVL97:
 819:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1389              		.loc 1 819 6 view .LVU402
 1390 0010 78B9     		cbnz	r0, .L77
 823:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CTR;
 1391              		.loc 1 823 3 is_stmt 1 view .LVU403
 824:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1392              		.loc 1 824 28 is_stmt 0 view .LVU404
 1393 0012 4023     		movs	r3, #64
 825:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1394              		.loc 1 825 28 view .LVU405
 1395 0014 C4E90530 		strd	r3, r0, [r4, #20]
 823:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CTR;
 1396              		.loc 1 823 29 view .LVU406
 1397 0018 2061     		str	r0, [r4, #16]
 824:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1398              		.loc 1 824 3 is_stmt 1 view .LVU407
 826:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1399              		.loc 1 826 3 view .LVU408
 826:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1400              		.loc 1 826 7 is_stmt 0 view .LVU409
 1401 001a 2046     		mov	r0, r4
 1402 001c FFF7FEFF 		bl	HAL_CRYP_Init
 1403              	.LVL98:
 826:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1404              		.loc 1 826 6 view .LVU410
 1405 0020 38B9     		cbnz	r0, .L77
 831:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1406              		.loc 1 831 3 is_stmt 1 view .LVU411
 831:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1407              		.loc 1 831 10 is_stmt 0 view .LVU412
 1408 0022 3B46     		mov	r3, r7
 1409 0024 3246     		mov	r2, r6
 1410 0026 2946     		mov	r1, r5
 1411 0028 2046     		mov	r0, r4
 832:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1412              		.loc 1 832 1 view .LVU413
 1413 002a BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 1414              	.LCFI27:
 1415              		.cfi_remember_state
 1416              		.cfi_restore 14
 1417              		.cfi_restore 8
 1418              		.cfi_restore 7
 1419              		.cfi_restore 6
 1420              		.cfi_restore 5
 1421              		.cfi_restore 4
 1422              		.cfi_def_cfa_offset 0
 1423              	.LVL99:
 831:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1424              		.loc 1 831 10 view .LVU414
 1425 002e FFF7FEBF 		b	HAL_CRYPEx_AES_IT
 1426              	.LVL100:
 1427              	.L77:
 1428              	.LCFI28:
 1429              		.cfi_restore_state
 832:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1430              		.loc 1 832 1 view .LVU415
 1431 0032 0120     		movs	r0, #1
 1432 0034 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 832:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1433              		.loc 1 832 1 view .LVU416
 1434              		.cfi_endproc
 1435              	.LFE321:
 1437              		.section	.text.HAL_CRYP_AESECB_Decrypt_IT,"ax",%progbits
 1438              		.align	1
 1439              		.global	HAL_CRYP_AESECB_Decrypt_IT
 1440              		.syntax unified
 1441              		.thumb
 1442              		.thumb_func
 1443              		.fpu softvfp
 1445              	HAL_CRYP_AESECB_Decrypt_IT:
 1446              	.LVL101:
 1447              	.LFB322:
 847:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1448              		.loc 1 847 1 is_stmt 1 view -0
 1449              		.cfi_startproc
 1450              		@ args = 0, pretend = 0, frame = 0
 1451              		@ frame_needed = 0, uses_anonymous_args = 0
 849:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1452              		.loc 1 849 3 view .LVU418
 847:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1453              		.loc 1 847 1 is_stmt 0 view .LVU419
 1454 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1455              	.LCFI29:
 1456              		.cfi_def_cfa_offset 24
 1457              		.cfi_offset 4, -24
 1458              		.cfi_offset 5, -20
 1459              		.cfi_offset 6, -16
 1460              		.cfi_offset 7, -12
 1461              		.cfi_offset 8, -8
 1462              		.cfi_offset 14, -4
 847:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1463              		.loc 1 847 1 view .LVU420
 1464 0004 0446     		mov	r4, r0
 1465 0006 0D46     		mov	r5, r1
 1466 0008 1646     		mov	r6, r2
 1467 000a 1F46     		mov	r7, r3
 849:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1468              		.loc 1 849 7 view .LVU421
 1469 000c FFF7FEFF 		bl	HAL_CRYP_DeInit
 1470              	.LVL102:
 849:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1471              		.loc 1 849 6 view .LVU422
 1472 0010 78B9     		cbnz	r0, .L81
 853:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_ECB;
 1473              		.loc 1 853 3 is_stmt 1 view .LVU423
 853:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_ECB;
 1474              		.loc 1 853 29 is_stmt 0 view .LVU424
 1475 0012 1823     		movs	r3, #24
 854:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1476              		.loc 1 854 28 view .LVU425
 1477 0014 C4E90430 		strd	r3, r0, [r4, #16]
 855:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1478              		.loc 1 855 3 is_stmt 1 view .LVU426
 855:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1479              		.loc 1 855 28 is_stmt 0 view .LVU427
 1480 0018 A061     		str	r0, [r4, #24]
 856:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1481              		.loc 1 856 3 is_stmt 1 view .LVU428
 856:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1482              		.loc 1 856 7 is_stmt 0 view .LVU429
 1483 001a 2046     		mov	r0, r4
 1484 001c FFF7FEFF 		bl	HAL_CRYP_Init
 1485              	.LVL103:
 856:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1486              		.loc 1 856 6 view .LVU430
 1487 0020 38B9     		cbnz	r0, .L81
 861:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1488              		.loc 1 861 3 is_stmt 1 view .LVU431
 861:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1489              		.loc 1 861 10 is_stmt 0 view .LVU432
 1490 0022 3B46     		mov	r3, r7
 1491 0024 3246     		mov	r2, r6
 1492 0026 2946     		mov	r1, r5
 1493 0028 2046     		mov	r0, r4
 862:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1494              		.loc 1 862 1 view .LVU433
 1495 002a BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 1496              	.LCFI30:
 1497              		.cfi_remember_state
 1498              		.cfi_restore 14
 1499              		.cfi_restore 8
 1500              		.cfi_restore 7
 1501              		.cfi_restore 6
 1502              		.cfi_restore 5
 1503              		.cfi_restore 4
 1504              		.cfi_def_cfa_offset 0
 1505              	.LVL104:
 861:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1506              		.loc 1 861 10 view .LVU434
 1507 002e FFF7FEBF 		b	HAL_CRYPEx_AES_IT
 1508              	.LVL105:
 1509              	.L81:
 1510              	.LCFI31:
 1511              		.cfi_restore_state
 862:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1512              		.loc 1 862 1 view .LVU435
 1513 0032 0120     		movs	r0, #1
 1514 0034 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 862:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1515              		.loc 1 862 1 view .LVU436
 1516              		.cfi_endproc
 1517              	.LFE322:
 1519              		.section	.text.HAL_CRYP_AESCBC_Decrypt_IT,"ax",%progbits
 1520              		.align	1
 1521              		.global	HAL_CRYP_AESCBC_Decrypt_IT
 1522              		.syntax unified
 1523              		.thumb
 1524              		.thumb_func
 1525              		.fpu softvfp
 1527              	HAL_CRYP_AESCBC_Decrypt_IT:
 1528              	.LVL106:
 1529              	.LFB323:
 877:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1530              		.loc 1 877 1 is_stmt 1 view -0
 1531              		.cfi_startproc
 1532              		@ args = 0, pretend = 0, frame = 0
 1533              		@ frame_needed = 0, uses_anonymous_args = 0
 879:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1534              		.loc 1 879 3 view .LVU438
 877:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1535              		.loc 1 877 1 is_stmt 0 view .LVU439
 1536 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1537              	.LCFI32:
 1538              		.cfi_def_cfa_offset 24
 1539              		.cfi_offset 4, -24
 1540              		.cfi_offset 5, -20
 1541              		.cfi_offset 6, -16
 1542              		.cfi_offset 7, -12
 1543              		.cfi_offset 8, -8
 1544              		.cfi_offset 14, -4
 877:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1545              		.loc 1 877 1 view .LVU440
 1546 0004 0446     		mov	r4, r0
 1547 0006 0D46     		mov	r5, r1
 1548 0008 1646     		mov	r6, r2
 1549 000a 1F46     		mov	r7, r3
 879:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1550              		.loc 1 879 7 view .LVU441
 1551 000c FFF7FEFF 		bl	HAL_CRYP_DeInit
 1552              	.LVL107:
 879:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1553              		.loc 1 879 6 view .LVU442
 1554 0010 80B9     		cbnz	r0, .L85
 883:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
 1555              		.loc 1 883 3 is_stmt 1 view .LVU443
 884:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1556              		.loc 1 884 28 is_stmt 0 view .LVU444
 1557 0012 1822     		movs	r2, #24
 1558 0014 2023     		movs	r3, #32
 885:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1559              		.loc 1 885 28 view .LVU445
 1560 0016 A061     		str	r0, [r4, #24]
 884:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1561              		.loc 1 884 28 view .LVU446
 1562 0018 C4E90423 		strd	r2, r3, [r4, #16]
 885:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1563              		.loc 1 885 3 is_stmt 1 view .LVU447
 886:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1564              		.loc 1 886 3 view .LVU448
 886:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1565              		.loc 1 886 7 is_stmt 0 view .LVU449
 1566 001c 2046     		mov	r0, r4
 1567 001e FFF7FEFF 		bl	HAL_CRYP_Init
 1568              	.LVL108:
 886:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1569              		.loc 1 886 6 view .LVU450
 1570 0022 38B9     		cbnz	r0, .L85
 891:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1571              		.loc 1 891 3 is_stmt 1 view .LVU451
 891:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1572              		.loc 1 891 10 is_stmt 0 view .LVU452
 1573 0024 3B46     		mov	r3, r7
 1574 0026 3246     		mov	r2, r6
 1575 0028 2946     		mov	r1, r5
 1576 002a 2046     		mov	r0, r4
 892:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1577              		.loc 1 892 1 view .LVU453
 1578 002c BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 1579              	.LCFI33:
 1580              		.cfi_remember_state
 1581              		.cfi_restore 14
 1582              		.cfi_restore 8
 1583              		.cfi_restore 7
 1584              		.cfi_restore 6
 1585              		.cfi_restore 5
 1586              		.cfi_restore 4
 1587              		.cfi_def_cfa_offset 0
 1588              	.LVL109:
 891:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1589              		.loc 1 891 10 view .LVU454
 1590 0030 FFF7FEBF 		b	HAL_CRYPEx_AES_IT
 1591              	.LVL110:
 1592              	.L85:
 1593              	.LCFI34:
 1594              		.cfi_restore_state
 892:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1595              		.loc 1 892 1 view .LVU455
 1596 0034 0120     		movs	r0, #1
 1597 0036 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 892:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1598              		.loc 1 892 1 view .LVU456
 1599              		.cfi_endproc
 1600              	.LFE323:
 1602              		.section	.text.HAL_CRYP_AESCTR_Decrypt_IT,"ax",%progbits
 1603              		.align	1
 1604              		.global	HAL_CRYP_AESCTR_Decrypt_IT
 1605              		.syntax unified
 1606              		.thumb
 1607              		.thumb_func
 1608              		.fpu softvfp
 1610              	HAL_CRYP_AESCTR_Decrypt_IT:
 1611              	.LVL111:
 1612              	.LFB324:
 907:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1613              		.loc 1 907 1 is_stmt 1 view -0
 1614              		.cfi_startproc
 1615              		@ args = 0, pretend = 0, frame = 0
 1616              		@ frame_needed = 0, uses_anonymous_args = 0
 909:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1617              		.loc 1 909 3 view .LVU458
 907:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1618              		.loc 1 907 1 is_stmt 0 view .LVU459
 1619 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1620              	.LCFI35:
 1621              		.cfi_def_cfa_offset 24
 1622              		.cfi_offset 4, -24
 1623              		.cfi_offset 5, -20
 1624              		.cfi_offset 6, -16
 1625              		.cfi_offset 7, -12
 1626              		.cfi_offset 8, -8
 1627              		.cfi_offset 14, -4
 907:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1628              		.loc 1 907 1 view .LVU460
 1629 0004 0446     		mov	r4, r0
 1630 0006 0D46     		mov	r5, r1
 1631 0008 1646     		mov	r6, r2
 1632 000a 1F46     		mov	r7, r3
 909:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1633              		.loc 1 909 7 view .LVU461
 1634 000c FFF7FEFF 		bl	HAL_CRYP_DeInit
 1635              	.LVL112:
 909:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1636              		.loc 1 909 6 view .LVU462
 1637 0010 80B9     		cbnz	r0, .L89
 913:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CTR;
 1638              		.loc 1 913 3 is_stmt 1 view .LVU463
 914:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1639              		.loc 1 914 28 is_stmt 0 view .LVU464
 1640 0012 1022     		movs	r2, #16
 1641 0014 4023     		movs	r3, #64
 915:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1642              		.loc 1 915 28 view .LVU465
 1643 0016 A061     		str	r0, [r4, #24]
 914:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1644              		.loc 1 914 28 view .LVU466
 1645 0018 C4E90423 		strd	r2, r3, [r4, #16]
 915:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1646              		.loc 1 915 3 is_stmt 1 view .LVU467
 916:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1647              		.loc 1 916 3 view .LVU468
 916:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1648              		.loc 1 916 7 is_stmt 0 view .LVU469
 1649 001c 2046     		mov	r0, r4
 1650 001e FFF7FEFF 		bl	HAL_CRYP_Init
 1651              	.LVL113:
 916:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1652              		.loc 1 916 6 view .LVU470
 1653 0022 38B9     		cbnz	r0, .L89
 921:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1654              		.loc 1 921 3 is_stmt 1 view .LVU471
 921:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1655              		.loc 1 921 10 is_stmt 0 view .LVU472
 1656 0024 3B46     		mov	r3, r7
 1657 0026 3246     		mov	r2, r6
 1658 0028 2946     		mov	r1, r5
 1659 002a 2046     		mov	r0, r4
 922:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1660              		.loc 1 922 1 view .LVU473
 1661 002c BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 1662              	.LCFI36:
 1663              		.cfi_remember_state
 1664              		.cfi_restore 14
 1665              		.cfi_restore 8
 1666              		.cfi_restore 7
 1667              		.cfi_restore 6
 1668              		.cfi_restore 5
 1669              		.cfi_restore 4
 1670              		.cfi_def_cfa_offset 0
 1671              	.LVL114:
 921:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1672              		.loc 1 921 10 view .LVU474
 1673 0030 FFF7FEBF 		b	HAL_CRYPEx_AES_IT
 1674              	.LVL115:
 1675              	.L89:
 1676              	.LCFI37:
 1677              		.cfi_restore_state
 922:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1678              		.loc 1 922 1 view .LVU475
 1679 0034 0120     		movs	r0, #1
 1680 0036 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 922:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1681              		.loc 1 922 1 view .LVU476
 1682              		.cfi_endproc
 1683              	.LFE324:
 1685              		.section	.text.HAL_CRYP_AESECB_Encrypt_DMA,"ax",%progbits
 1686              		.align	1
 1687              		.global	HAL_CRYP_AESECB_Encrypt_DMA
 1688              		.syntax unified
 1689              		.thumb
 1690              		.thumb_func
 1691              		.fpu softvfp
 1693              	HAL_CRYP_AESECB_Encrypt_DMA:
 1694              	.LVL116:
 1695              	.LFB325:
 938:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1696              		.loc 1 938 1 is_stmt 1 view -0
 1697              		.cfi_startproc
 1698              		@ args = 0, pretend = 0, frame = 0
 1699              		@ frame_needed = 0, uses_anonymous_args = 0
 940:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1700              		.loc 1 940 3 view .LVU478
 938:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1701              		.loc 1 938 1 is_stmt 0 view .LVU479
 1702 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1703              	.LCFI38:
 1704              		.cfi_def_cfa_offset 24
 1705              		.cfi_offset 4, -24
 1706              		.cfi_offset 5, -20
 1707              		.cfi_offset 6, -16
 1708              		.cfi_offset 7, -12
 1709              		.cfi_offset 8, -8
 1710              		.cfi_offset 14, -4
 938:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1711              		.loc 1 938 1 view .LVU480
 1712 0004 0446     		mov	r4, r0
 1713 0006 0D46     		mov	r5, r1
 1714 0008 1646     		mov	r6, r2
 1715 000a 1F46     		mov	r7, r3
 940:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1716              		.loc 1 940 7 view .LVU481
 1717 000c FFF7FEFF 		bl	HAL_CRYP_DeInit
 1718              	.LVL117:
 940:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1719              		.loc 1 940 6 view .LVU482
 1720 0010 70B9     		cbnz	r0, .L93
 944:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_ECB;
 1721              		.loc 1 944 3 is_stmt 1 view .LVU483
 945:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1722              		.loc 1 945 28 is_stmt 0 view .LVU484
 1723 0012 C4E90400 		strd	r0, r0, [r4, #16]
 946:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1724              		.loc 1 946 3 is_stmt 1 view .LVU485
 946:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1725              		.loc 1 946 28 is_stmt 0 view .LVU486
 1726 0016 A061     		str	r0, [r4, #24]
 947:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1727              		.loc 1 947 3 is_stmt 1 view .LVU487
 947:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1728              		.loc 1 947 7 is_stmt 0 view .LVU488
 1729 0018 2046     		mov	r0, r4
 1730 001a FFF7FEFF 		bl	HAL_CRYP_Init
 1731              	.LVL118:
 947:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1732              		.loc 1 947 6 view .LVU489
 1733 001e 38B9     		cbnz	r0, .L93
 952:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1734              		.loc 1 952 3 is_stmt 1 view .LVU490
 952:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1735              		.loc 1 952 10 is_stmt 0 view .LVU491
 1736 0020 3B46     		mov	r3, r7
 1737 0022 3246     		mov	r2, r6
 1738 0024 2946     		mov	r1, r5
 1739 0026 2046     		mov	r0, r4
 953:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1740              		.loc 1 953 1 view .LVU492
 1741 0028 BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 1742              	.LCFI39:
 1743              		.cfi_remember_state
 1744              		.cfi_restore 14
 1745              		.cfi_restore 8
 1746              		.cfi_restore 7
 1747              		.cfi_restore 6
 1748              		.cfi_restore 5
 1749              		.cfi_restore 4
 1750              		.cfi_def_cfa_offset 0
 1751              	.LVL119:
 952:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1752              		.loc 1 952 10 view .LVU493
 1753 002c FFF7FEBF 		b	HAL_CRYPEx_AES_DMA
 1754              	.LVL120:
 1755              	.L93:
 1756              	.LCFI40:
 1757              		.cfi_restore_state
 953:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1758              		.loc 1 953 1 view .LVU494
 1759 0030 0120     		movs	r0, #1
 1760 0032 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 953:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1761              		.loc 1 953 1 view .LVU495
 1762              		.cfi_endproc
 1763              	.LFE325:
 1765              		.section	.text.HAL_CRYP_AESCBC_Encrypt_DMA,"ax",%progbits
 1766              		.align	1
 1767              		.global	HAL_CRYP_AESCBC_Encrypt_DMA
 1768              		.syntax unified
 1769              		.thumb
 1770              		.thumb_func
 1771              		.fpu softvfp
 1773              	HAL_CRYP_AESCBC_Encrypt_DMA:
 1774              	.LVL121:
 1775              	.LFB326:
 971:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1776              		.loc 1 971 1 is_stmt 1 view -0
 1777              		.cfi_startproc
 1778              		@ args = 0, pretend = 0, frame = 0
 1779              		@ frame_needed = 0, uses_anonymous_args = 0
 973:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1780              		.loc 1 973 3 view .LVU497
 971:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1781              		.loc 1 971 1 is_stmt 0 view .LVU498
 1782 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1783              	.LCFI41:
 1784              		.cfi_def_cfa_offset 24
 1785              		.cfi_offset 4, -24
 1786              		.cfi_offset 5, -20
 1787              		.cfi_offset 6, -16
 1788              		.cfi_offset 7, -12
 1789              		.cfi_offset 8, -8
 1790              		.cfi_offset 14, -4
 971:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1791              		.loc 1 971 1 view .LVU499
 1792 0004 0446     		mov	r4, r0
 1793 0006 0D46     		mov	r5, r1
 1794 0008 1646     		mov	r6, r2
 1795 000a 1F46     		mov	r7, r3
 973:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1796              		.loc 1 973 7 view .LVU500
 1797 000c FFF7FEFF 		bl	HAL_CRYP_DeInit
 1798              	.LVL122:
 973:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1799              		.loc 1 973 6 view .LVU501
 1800 0010 78B9     		cbnz	r0, .L97
 977:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
 1801              		.loc 1 977 3 is_stmt 1 view .LVU502
 978:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1802              		.loc 1 978 28 is_stmt 0 view .LVU503
 1803 0012 2023     		movs	r3, #32
 979:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1804              		.loc 1 979 28 view .LVU504
 1805 0014 C4E90530 		strd	r3, r0, [r4, #20]
 977:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
 1806              		.loc 1 977 29 view .LVU505
 1807 0018 2061     		str	r0, [r4, #16]
 978:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1808              		.loc 1 978 3 is_stmt 1 view .LVU506
 980:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1809              		.loc 1 980 3 view .LVU507
 980:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1810              		.loc 1 980 7 is_stmt 0 view .LVU508
 1811 001a 2046     		mov	r0, r4
 1812 001c FFF7FEFF 		bl	HAL_CRYP_Init
 1813              	.LVL123:
 980:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1814              		.loc 1 980 6 view .LVU509
 1815 0020 38B9     		cbnz	r0, .L97
 985:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1816              		.loc 1 985 3 is_stmt 1 view .LVU510
 985:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1817              		.loc 1 985 10 is_stmt 0 view .LVU511
 1818 0022 3B46     		mov	r3, r7
 1819 0024 3246     		mov	r2, r6
 1820 0026 2946     		mov	r1, r5
 1821 0028 2046     		mov	r0, r4
 986:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1822              		.loc 1 986 1 view .LVU512
 1823 002a BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 1824              	.LCFI42:
 1825              		.cfi_remember_state
 1826              		.cfi_restore 14
 1827              		.cfi_restore 8
 1828              		.cfi_restore 7
 1829              		.cfi_restore 6
 1830              		.cfi_restore 5
 1831              		.cfi_restore 4
 1832              		.cfi_def_cfa_offset 0
 1833              	.LVL124:
 985:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1834              		.loc 1 985 10 view .LVU513
 1835 002e FFF7FEBF 		b	HAL_CRYPEx_AES_DMA
 1836              	.LVL125:
 1837              	.L97:
 1838              	.LCFI43:
 1839              		.cfi_restore_state
 986:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1840              		.loc 1 986 1 view .LVU514
 1841 0032 0120     		movs	r0, #1
 1842 0034 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 986:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1843              		.loc 1 986 1 view .LVU515
 1844              		.cfi_endproc
 1845              	.LFE326:
 1847              		.section	.text.HAL_CRYP_AESCTR_Encrypt_DMA,"ax",%progbits
 1848              		.align	1
 1849              		.global	HAL_CRYP_AESCTR_Encrypt_DMA
 1850              		.syntax unified
 1851              		.thumb
 1852              		.thumb_func
 1853              		.fpu softvfp
 1855              	HAL_CRYP_AESCTR_Encrypt_DMA:
 1856              	.LVL126:
 1857              	.LFB327:
1002:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1858              		.loc 1 1002 1 is_stmt 1 view -0
 1859              		.cfi_startproc
 1860              		@ args = 0, pretend = 0, frame = 0
 1861              		@ frame_needed = 0, uses_anonymous_args = 0
1004:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1862              		.loc 1 1004 3 view .LVU517
1002:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1863              		.loc 1 1002 1 is_stmt 0 view .LVU518
 1864 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1865              	.LCFI44:
 1866              		.cfi_def_cfa_offset 24
 1867              		.cfi_offset 4, -24
 1868              		.cfi_offset 5, -20
 1869              		.cfi_offset 6, -16
 1870              		.cfi_offset 7, -12
 1871              		.cfi_offset 8, -8
 1872              		.cfi_offset 14, -4
1002:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1873              		.loc 1 1002 1 view .LVU519
 1874 0004 0446     		mov	r4, r0
 1875 0006 0D46     		mov	r5, r1
 1876 0008 1646     		mov	r6, r2
 1877 000a 1F46     		mov	r7, r3
1004:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1878              		.loc 1 1004 7 view .LVU520
 1879 000c FFF7FEFF 		bl	HAL_CRYP_DeInit
 1880              	.LVL127:
1004:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1881              		.loc 1 1004 6 view .LVU521
 1882 0010 78B9     		cbnz	r0, .L101
1008:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CTR;
 1883              		.loc 1 1008 3 is_stmt 1 view .LVU522
1009:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1884              		.loc 1 1009 28 is_stmt 0 view .LVU523
 1885 0012 4023     		movs	r3, #64
1010:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1886              		.loc 1 1010 28 view .LVU524
 1887 0014 C4E90530 		strd	r3, r0, [r4, #20]
1008:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CTR;
 1888              		.loc 1 1008 29 view .LVU525
 1889 0018 2061     		str	r0, [r4, #16]
1009:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1890              		.loc 1 1009 3 is_stmt 1 view .LVU526
1011:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1891              		.loc 1 1011 3 view .LVU527
1011:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1892              		.loc 1 1011 7 is_stmt 0 view .LVU528
 1893 001a 2046     		mov	r0, r4
 1894 001c FFF7FEFF 		bl	HAL_CRYP_Init
 1895              	.LVL128:
1011:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1896              		.loc 1 1011 6 view .LVU529
 1897 0020 38B9     		cbnz	r0, .L101
1016:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1898              		.loc 1 1016 3 is_stmt 1 view .LVU530
1016:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1899              		.loc 1 1016 10 is_stmt 0 view .LVU531
 1900 0022 3B46     		mov	r3, r7
 1901 0024 3246     		mov	r2, r6
 1902 0026 2946     		mov	r1, r5
 1903 0028 2046     		mov	r0, r4
1017:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1904              		.loc 1 1017 1 view .LVU532
 1905 002a BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 1906              	.LCFI45:
 1907              		.cfi_remember_state
 1908              		.cfi_restore 14
 1909              		.cfi_restore 8
 1910              		.cfi_restore 7
 1911              		.cfi_restore 6
 1912              		.cfi_restore 5
 1913              		.cfi_restore 4
 1914              		.cfi_def_cfa_offset 0
 1915              	.LVL129:
1016:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1916              		.loc 1 1016 10 view .LVU533
 1917 002e FFF7FEBF 		b	HAL_CRYPEx_AES_DMA
 1918              	.LVL130:
 1919              	.L101:
 1920              	.LCFI46:
 1921              		.cfi_restore_state
1017:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1922              		.loc 1 1017 1 view .LVU534
 1923 0032 0120     		movs	r0, #1
 1924 0034 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
1017:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1925              		.loc 1 1017 1 view .LVU535
 1926              		.cfi_endproc
 1927              	.LFE327:
 1929              		.section	.text.HAL_CRYP_AESECB_Decrypt_DMA,"ax",%progbits
 1930              		.align	1
 1931              		.global	HAL_CRYP_AESECB_Decrypt_DMA
 1932              		.syntax unified
 1933              		.thumb
 1934              		.thumb_func
 1935              		.fpu softvfp
 1937              	HAL_CRYP_AESECB_Decrypt_DMA:
 1938              	.LVL131:
 1939              	.LFB328:
1033:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1940              		.loc 1 1033 1 is_stmt 1 view -0
 1941              		.cfi_startproc
 1942              		@ args = 0, pretend = 0, frame = 0
 1943              		@ frame_needed = 0, uses_anonymous_args = 0
1035:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1944              		.loc 1 1035 3 view .LVU537
1033:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1945              		.loc 1 1033 1 is_stmt 0 view .LVU538
 1946 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1947              	.LCFI47:
 1948              		.cfi_def_cfa_offset 24
 1949              		.cfi_offset 4, -24
 1950              		.cfi_offset 5, -20
 1951              		.cfi_offset 6, -16
 1952              		.cfi_offset 7, -12
 1953              		.cfi_offset 8, -8
 1954              		.cfi_offset 14, -4
1033:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 1955              		.loc 1 1033 1 view .LVU539
 1956 0004 0446     		mov	r4, r0
 1957 0006 0D46     		mov	r5, r1
 1958 0008 1646     		mov	r6, r2
 1959 000a 1F46     		mov	r7, r3
1035:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1960              		.loc 1 1035 7 view .LVU540
 1961 000c FFF7FEFF 		bl	HAL_CRYP_DeInit
 1962              	.LVL132:
1035:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1963              		.loc 1 1035 6 view .LVU541
 1964 0010 78B9     		cbnz	r0, .L105
1039:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_ECB;
 1965              		.loc 1 1039 3 is_stmt 1 view .LVU542
1039:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_ECB;
 1966              		.loc 1 1039 29 is_stmt 0 view .LVU543
 1967 0012 1823     		movs	r3, #24
1040:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 1968              		.loc 1 1040 28 view .LVU544
 1969 0014 C4E90430 		strd	r3, r0, [r4, #16]
1041:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1970              		.loc 1 1041 3 is_stmt 1 view .LVU545
1041:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 1971              		.loc 1 1041 28 is_stmt 0 view .LVU546
 1972 0018 A061     		str	r0, [r4, #24]
1042:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1973              		.loc 1 1042 3 is_stmt 1 view .LVU547
1042:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1974              		.loc 1 1042 7 is_stmt 0 view .LVU548
 1975 001a 2046     		mov	r0, r4
 1976 001c FFF7FEFF 		bl	HAL_CRYP_Init
 1977              	.LVL133:
1042:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 1978              		.loc 1 1042 6 view .LVU549
 1979 0020 38B9     		cbnz	r0, .L105
1047:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1980              		.loc 1 1047 3 is_stmt 1 view .LVU550
1047:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1981              		.loc 1 1047 10 is_stmt 0 view .LVU551
 1982 0022 3B46     		mov	r3, r7
 1983 0024 3246     		mov	r2, r6
 1984 0026 2946     		mov	r1, r5
 1985 0028 2046     		mov	r0, r4
1048:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 1986              		.loc 1 1048 1 view .LVU552
 1987 002a BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 1988              	.LCFI48:
 1989              		.cfi_remember_state
 1990              		.cfi_restore 14
 1991              		.cfi_restore 8
 1992              		.cfi_restore 7
 1993              		.cfi_restore 6
 1994              		.cfi_restore 5
 1995              		.cfi_restore 4
 1996              		.cfi_def_cfa_offset 0
 1997              	.LVL134:
1047:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 1998              		.loc 1 1047 10 view .LVU553
 1999 002e FFF7FEBF 		b	HAL_CRYPEx_AES_DMA
 2000              	.LVL135:
 2001              	.L105:
 2002              	.LCFI49:
 2003              		.cfi_restore_state
1048:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 2004              		.loc 1 1048 1 view .LVU554
 2005 0032 0120     		movs	r0, #1
 2006 0034 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
1048:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 2007              		.loc 1 1048 1 view .LVU555
 2008              		.cfi_endproc
 2009              	.LFE328:
 2011              		.section	.text.HAL_CRYP_AESCBC_Decrypt_DMA,"ax",%progbits
 2012              		.align	1
 2013              		.global	HAL_CRYP_AESCBC_Decrypt_DMA
 2014              		.syntax unified
 2015              		.thumb
 2016              		.thumb_func
 2017              		.fpu softvfp
 2019              	HAL_CRYP_AESCBC_Decrypt_DMA:
 2020              	.LVL136:
 2021              	.LFB329:
1064:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 2022              		.loc 1 1064 1 is_stmt 1 view -0
 2023              		.cfi_startproc
 2024              		@ args = 0, pretend = 0, frame = 0
 2025              		@ frame_needed = 0, uses_anonymous_args = 0
1066:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2026              		.loc 1 1066 3 view .LVU557
1064:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 2027              		.loc 1 1064 1 is_stmt 0 view .LVU558
 2028 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2029              	.LCFI50:
 2030              		.cfi_def_cfa_offset 24
 2031              		.cfi_offset 4, -24
 2032              		.cfi_offset 5, -20
 2033              		.cfi_offset 6, -16
 2034              		.cfi_offset 7, -12
 2035              		.cfi_offset 8, -8
 2036              		.cfi_offset 14, -4
1064:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 2037              		.loc 1 1064 1 view .LVU559
 2038 0004 0446     		mov	r4, r0
 2039 0006 0D46     		mov	r5, r1
 2040 0008 1646     		mov	r6, r2
 2041 000a 1F46     		mov	r7, r3
1066:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2042              		.loc 1 1066 7 view .LVU560
 2043 000c FFF7FEFF 		bl	HAL_CRYP_DeInit
 2044              	.LVL137:
1066:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2045              		.loc 1 1066 6 view .LVU561
 2046 0010 80B9     		cbnz	r0, .L109
1070:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
 2047              		.loc 1 1070 3 is_stmt 1 view .LVU562
1071:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 2048              		.loc 1 1071 28 is_stmt 0 view .LVU563
 2049 0012 1822     		movs	r2, #24
 2050 0014 2023     		movs	r3, #32
1072:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 2051              		.loc 1 1072 28 view .LVU564
 2052 0016 A061     		str	r0, [r4, #24]
1071:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 2053              		.loc 1 1071 28 view .LVU565
 2054 0018 C4E90423 		strd	r2, r3, [r4, #16]
1072:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 2055              		.loc 1 1072 3 is_stmt 1 view .LVU566
1073:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2056              		.loc 1 1073 3 view .LVU567
1073:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2057              		.loc 1 1073 7 is_stmt 0 view .LVU568
 2058 001c 2046     		mov	r0, r4
 2059 001e FFF7FEFF 		bl	HAL_CRYP_Init
 2060              	.LVL138:
1073:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2061              		.loc 1 1073 6 view .LVU569
 2062 0022 38B9     		cbnz	r0, .L109
1078:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 2063              		.loc 1 1078 3 is_stmt 1 view .LVU570
1078:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 2064              		.loc 1 1078 10 is_stmt 0 view .LVU571
 2065 0024 3B46     		mov	r3, r7
 2066 0026 3246     		mov	r2, r6
 2067 0028 2946     		mov	r1, r5
 2068 002a 2046     		mov	r0, r4
1079:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 2069              		.loc 1 1079 1 view .LVU572
 2070 002c BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 2071              	.LCFI51:
 2072              		.cfi_remember_state
 2073              		.cfi_restore 14
 2074              		.cfi_restore 8
 2075              		.cfi_restore 7
 2076              		.cfi_restore 6
 2077              		.cfi_restore 5
 2078              		.cfi_restore 4
 2079              		.cfi_def_cfa_offset 0
 2080              	.LVL139:
1078:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 2081              		.loc 1 1078 10 view .LVU573
 2082 0030 FFF7FEBF 		b	HAL_CRYPEx_AES_DMA
 2083              	.LVL140:
 2084              	.L109:
 2085              	.LCFI52:
 2086              		.cfi_restore_state
1079:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 2087              		.loc 1 1079 1 view .LVU574
 2088 0034 0120     		movs	r0, #1
 2089 0036 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
1079:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 2090              		.loc 1 1079 1 view .LVU575
 2091              		.cfi_endproc
 2092              	.LFE329:
 2094              		.section	.text.HAL_CRYP_AESCTR_Decrypt_DMA,"ax",%progbits
 2095              		.align	1
 2096              		.global	HAL_CRYP_AESCTR_Decrypt_DMA
 2097              		.syntax unified
 2098              		.thumb
 2099              		.thumb_func
 2100              		.fpu softvfp
 2102              	HAL_CRYP_AESCTR_Decrypt_DMA:
 2103              	.LVL141:
 2104              	.LFB330:
1095:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 2105              		.loc 1 1095 1 is_stmt 1 view -0
 2106              		.cfi_startproc
 2107              		@ args = 0, pretend = 0, frame = 0
 2108              		@ frame_needed = 0, uses_anonymous_args = 0
1097:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2109              		.loc 1 1097 3 view .LVU577
1095:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 2110              		.loc 1 1095 1 is_stmt 0 view .LVU578
 2111 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2112              	.LCFI53:
 2113              		.cfi_def_cfa_offset 24
 2114              		.cfi_offset 4, -24
 2115              		.cfi_offset 5, -20
 2116              		.cfi_offset 6, -16
 2117              		.cfi_offset 7, -12
 2118              		.cfi_offset 8, -8
 2119              		.cfi_offset 14, -4
1095:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Re-initialize AES IP with proper parameters */
 2120              		.loc 1 1095 1 view .LVU579
 2121 0004 0446     		mov	r4, r0
 2122 0006 0D46     		mov	r5, r1
 2123 0008 1646     		mov	r6, r2
 2124 000a 1F46     		mov	r7, r3
1097:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2125              		.loc 1 1097 7 view .LVU580
 2126 000c FFF7FEFF 		bl	HAL_CRYP_DeInit
 2127              	.LVL142:
1097:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2128              		.loc 1 1097 6 view .LVU581
 2129 0010 80B9     		cbnz	r0, .L113
1101:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.ChainingMode = CRYP_CHAINMODE_AES_CTR;
 2130              		.loc 1 1101 3 is_stmt 1 view .LVU582
1102:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 2131              		.loc 1 1102 28 is_stmt 0 view .LVU583
 2132 0012 1022     		movs	r2, #16
 2133 0014 4023     		movs	r3, #64
1103:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 2134              		.loc 1 1103 28 view .LVU584
 2135 0016 A061     		str	r0, [r4, #24]
1102:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 2136              		.loc 1 1102 28 view .LVU585
 2137 0018 C4E90423 		strd	r2, r3, [r4, #16]
1103:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if (HAL_CRYP_Init(hcryp) != HAL_OK)
 2138              		.loc 1 1103 3 is_stmt 1 view .LVU586
1104:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2139              		.loc 1 1104 3 view .LVU587
1104:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2140              		.loc 1 1104 7 is_stmt 0 view .LVU588
 2141 001c 2046     		mov	r0, r4
 2142 001e FFF7FEFF 		bl	HAL_CRYP_Init
 2143              	.LVL143:
1104:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2144              		.loc 1 1104 6 view .LVU589
 2145 0022 38B9     		cbnz	r0, .L113
1109:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 2146              		.loc 1 1109 3 is_stmt 1 view .LVU590
1109:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 2147              		.loc 1 1109 10 is_stmt 0 view .LVU591
 2148 0024 3B46     		mov	r3, r7
 2149 0026 3246     		mov	r2, r6
 2150 0028 2946     		mov	r1, r5
 2151 002a 2046     		mov	r0, r4
1110:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 2152              		.loc 1 1110 1 view .LVU592
 2153 002c BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 2154              	.LCFI54:
 2155              		.cfi_remember_state
 2156              		.cfi_restore 14
 2157              		.cfi_restore 8
 2158              		.cfi_restore 7
 2159              		.cfi_restore 6
 2160              		.cfi_restore 5
 2161              		.cfi_restore 4
 2162              		.cfi_def_cfa_offset 0
 2163              	.LVL144:
1109:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 2164              		.loc 1 1109 10 view .LVU593
 2165 0030 FFF7FEBF 		b	HAL_CRYPEx_AES_DMA
 2166              	.LVL145:
 2167              	.L113:
 2168              	.LCFI55:
 2169              		.cfi_restore_state
1110:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 2170              		.loc 1 1110 1 view .LVU594
 2171 0034 0120     		movs	r0, #1
 2172 0036 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
1110:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 2173              		.loc 1 1110 1 view .LVU595
 2174              		.cfi_endproc
 2175              	.LFE330:
 2177              		.section	.text.HAL_CRYP_ErrorCallback,"ax",%progbits
 2178              		.align	1
 2179              		.weak	HAL_CRYP_ErrorCallback
 2180              		.syntax unified
 2181              		.thumb
 2182              		.thumb_func
 2183              		.fpu softvfp
 2185              	HAL_CRYP_ErrorCallback:
 2186              	.LFB349:
 2187              		.cfi_startproc
 2188              		@ args = 0, pretend = 0, frame = 0
 2189              		@ frame_needed = 0, uses_anonymous_args = 0
 2190              		@ link register save eliminated.
 2191 0000 7047     		bx	lr
 2192              		.cfi_endproc
 2193              	.LFE349:
 2195              		.section	.text.HAL_CRYP_InCpltCallback,"ax",%progbits
 2196              		.align	1
 2197              		.weak	HAL_CRYP_InCpltCallback
 2198              		.syntax unified
 2199              		.thumb
 2200              		.thumb_func
 2201              		.fpu softvfp
 2203              	HAL_CRYP_InCpltCallback:
 2204              	.LFB345:
 2205              		.cfi_startproc
 2206              		@ args = 0, pretend = 0, frame = 0
 2207              		@ frame_needed = 0, uses_anonymous_args = 0
 2208              		@ link register save eliminated.
 2209 0000 7047     		bx	lr
 2210              		.cfi_endproc
 2211              	.LFE345:
 2213              		.section	.text.HAL_CRYP_OutCpltCallback,"ax",%progbits
 2214              		.align	1
 2215              		.weak	HAL_CRYP_OutCpltCallback
 2216              		.syntax unified
 2217              		.thumb
 2218              		.thumb_func
 2219              		.fpu softvfp
 2221              	HAL_CRYP_OutCpltCallback:
 2222              	.LFB347:
 2223              		.cfi_startproc
 2224              		@ args = 0, pretend = 0, frame = 0
 2225              		@ frame_needed = 0, uses_anonymous_args = 0
 2226              		@ link register save eliminated.
 2227 0000 7047     		bx	lr
 2228              		.cfi_endproc
 2229              	.LFE347:
 2231              		.section	.text.HAL_CRYP_IRQHandler,"ax",%progbits
 2232              		.align	1
 2233              		.global	HAL_CRYP_IRQHandler
 2234              		.syntax unified
 2235              		.thumb
 2236              		.thumb_func
 2237              		.fpu softvfp
 2239              	HAL_CRYP_IRQHandler:
 2240              	.LVL146:
 2241              	.LFB334:
1394:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Check if error occurred */
 2242              		.loc 1 1394 1 is_stmt 1 view -0
 2243              		.cfi_startproc
 2244              		@ args = 0, pretend = 0, frame = 0
 2245              		@ frame_needed = 0, uses_anonymous_args = 0
1396:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2246              		.loc 1 1396 3 view .LVU597
1396:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2247              		.loc 1 1396 7 is_stmt 0 view .LVU598
 2248 0000 0368     		ldr	r3, [r0]
 2249 0002 1A68     		ldr	r2, [r3]
1394:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Check if error occurred */
 2250              		.loc 1 1394 1 view .LVU599
 2251 0004 70B5     		push	{r4, r5, r6, lr}
 2252              	.LCFI56:
 2253              		.cfi_def_cfa_offset 16
 2254              		.cfi_offset 4, -16
 2255              		.cfi_offset 5, -12
 2256              		.cfi_offset 6, -8
 2257              		.cfi_offset 14, -4
1396:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2258              		.loc 1 1396 6 view .LVU600
 2259 0006 5605     		lsls	r6, r2, #21
1394:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Check if error occurred */
 2260              		.loc 1 1394 1 view .LVU601
 2261 0008 0446     		mov	r4, r0
1396:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2262              		.loc 1 1396 6 view .LVU602
 2263 000a 26D5     		bpl	.L119
1399:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 2264              		.loc 1 1399 5 is_stmt 1 view .LVU603
1399:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 2265              		.loc 1 1399 9 is_stmt 0 view .LVU604
 2266 000c 5A68     		ldr	r2, [r3, #4]
1399:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 2267              		.loc 1 1399 8 view .LVU605
 2268 000e 5507     		lsls	r5, r2, #29
 2269 0010 06D5     		bpl	.L120
1401:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->State = HAL_CRYP_STATE_ERROR;
 2270              		.loc 1 1401 7 is_stmt 1 view .LVU606
1401:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->State = HAL_CRYP_STATE_ERROR;
 2271              		.loc 1 1401 24 is_stmt 0 view .LVU607
 2272 0012 826D     		ldr	r2, [r0, #88]
 2273 0014 42F00102 		orr	r2, r2, #1
 2274 0018 8265     		str	r2, [r0, #88]
1402:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 2275              		.loc 1 1402 7 is_stmt 1 view .LVU608
1402:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 2276              		.loc 1 1402 20 is_stmt 0 view .LVU609
 2277 001a 0422     		movs	r2, #4
 2278 001c 80F85520 		strb	r2, [r0, #85]
 2279              	.L120:
1405:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 2280              		.loc 1 1405 5 is_stmt 1 view .LVU610
1405:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 2281              		.loc 1 1405 9 is_stmt 0 view .LVU611
 2282 0020 5A68     		ldr	r2, [r3, #4]
1405:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 2283              		.loc 1 1405 8 view .LVU612
 2284 0022 9007     		lsls	r0, r2, #30
 2285              	.LVL147:
1405:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 2286              		.loc 1 1405 8 view .LVU613
 2287 0024 06D5     		bpl	.L121
1407:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->State = HAL_CRYP_STATE_ERROR;
 2288              		.loc 1 1407 7 is_stmt 1 view .LVU614
1407:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->State = HAL_CRYP_STATE_ERROR;
 2289              		.loc 1 1407 24 is_stmt 0 view .LVU615
 2290 0026 A26D     		ldr	r2, [r4, #88]
 2291 0028 42F00202 		orr	r2, r2, #2
 2292 002c A265     		str	r2, [r4, #88]
1408:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 2293              		.loc 1 1408 7 is_stmt 1 view .LVU616
1408:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 2294              		.loc 1 1408 20 is_stmt 0 view .LVU617
 2295 002e 0422     		movs	r2, #4
 2296 0030 84F85520 		strb	r2, [r4, #85]
 2297              	.L121:
1412:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 2298              		.loc 1 1412 5 is_stmt 1 view .LVU618
1412:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 2299              		.loc 1 1412 14 is_stmt 0 view .LVU619
 2300 0034 94F85520 		ldrb	r2, [r4, #85]	@ zero_extendqisi2
1412:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 2301              		.loc 1 1412 8 view .LVU620
 2302 0038 042A     		cmp	r2, #4
 2303 003a 0ED1     		bne	.L119
1415:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       /* Clear all Interrupt flags */
 2304              		.loc 1 1415 7 is_stmt 1 view .LVU621
 2305 003c 1A68     		ldr	r2, [r3]
 2306 003e 22F4C062 		bic	r2, r2, #1536
 2307 0042 1A60     		str	r2, [r3]
1417:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 2308              		.loc 1 1417 7 view .LVU622
 2309 0044 1A68     		ldr	r2, [r3]
 2310 0046 42F4C072 		orr	r2, r2, #384
 2311 004a 1A60     		str	r2, [r3]
1420:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 2312              		.loc 1 1420 7 view .LVU623
1420:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 2313              		.loc 1 1420 7 view .LVU624
 2314 004c 0023     		movs	r3, #0
 2315 004e 84F85430 		strb	r3, [r4, #84]
1420:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 2316              		.loc 1 1420 7 view .LVU625
1425:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
 2317              		.loc 1 1425 7 view .LVU626
 2318              	.L127:
1455:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
 2319              		.loc 1 1455 11 view .LVU627
 2320 0052 2046     		mov	r0, r4
 2321 0054 FFF7FEFF 		bl	HAL_CRYP_ErrorCallback
 2322              	.LVL148:
 2323 0058 10E0     		b	.L118
 2324              	.L119:
1435:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2325              		.loc 1 1435 3 view .LVU628
1435:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2326              		.loc 1 1435 7 is_stmt 0 view .LVU629
 2327 005a 5A68     		ldr	r2, [r3, #4]
1435:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
 2328              		.loc 1 1435 6 view .LVU630
 2329 005c D107     		lsls	r1, r2, #31
 2330 005e 0DD5     		bpl	.L118
1437:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 2331              		.loc 1 1437 5 is_stmt 1 view .LVU631
1437:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 2332              		.loc 1 1437 9 is_stmt 0 view .LVU632
 2333 0060 1A68     		ldr	r2, [r3]
1437:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
 2334              		.loc 1 1437 8 view .LVU633
 2335 0062 9205     		lsls	r2, r2, #22
 2336 0064 0AD5     		bpl	.L118
1443:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****        || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 2337              		.loc 1 1443 7 is_stmt 1 view .LVU634
1443:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****        || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 2338              		.loc 1 1443 23 is_stmt 0 view .LVU635
 2339 0066 6269     		ldr	r2, [r4, #20]
1443:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****        || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 2340              		.loc 1 1443 10 view .LVU636
 2341 0068 602A     		cmp	r2, #96
 2342 006a 02D0     		beq	.L125
1444:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif
 2343              		.loc 1 1444 8 view .LVU637
 2344 006c B2F5803F 		cmp	r2, #65536
 2345 0070 05D1     		bne	.L126
 2346              	.L125:
1450:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         {
 2347              		.loc 1 1450 9 is_stmt 1 view .LVU638
1450:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         {
 2348              		.loc 1 1450 13 is_stmt 0 view .LVU639
 2349 0072 2046     		mov	r0, r4
 2350 0074 FFF7FEFF 		bl	CRYP_AES_Auth_IT
 2351              	.LVL149:
1450:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         {
 2352              		.loc 1 1450 12 view .LVU640
 2353 0078 0028     		cmp	r0, #0
 2354 007a EAD1     		bne	.L127
 2355              	.L118:
1474:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 2356              		.loc 1 1474 1 view .LVU641
 2357 007c 70BD     		pop	{r4, r5, r6, pc}
 2358              	.LVL150:
 2359              	.L126:
1462:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         if (CRYP_AES_IT(hcryp) !=  HAL_OK)
 2360              		.loc 1 1462 9 is_stmt 1 view .LVU642
 2361 007e 1A68     		ldr	r2, [r3]
 2362 0080 42F08002 		orr	r2, r2, #128
 2363 0084 1A60     		str	r2, [r3]
1463:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         {
 2364              		.loc 1 1463 9 view .LVU643
 2365              	.LVL151:
 2366              	.LBB109:
 2367              	.LBI109:
1607:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   }
1608:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return HAL_OK;
1609:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
1610:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1611:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1612:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1613:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** /**
1614:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @brief  Handle CRYP block input/output data handling under interruption.
1615:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @note   The function is called under interruption only, once
1616:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         interruptions have been enabled by HAL_CRYPEx_AES_IT().
1617:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
1618:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   *         the configuration information for CRYP module.
1619:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   * @retval HAL status
1620:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   */
1621:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** static HAL_StatusTypeDef CRYP_AES_IT(CRYP_HandleTypeDef *hcryp)
 2368              		.loc 1 1621 26 view .LVU644
 2369              	.LBB110:
1622:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** {
1623:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   uint32_t inputaddr;
 2370              		.loc 1 1623 3 view .LVU645
1624:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   uint32_t outputaddr = (uint32_t)hcryp->pCrypOutBuffPtr;
 2371              		.loc 1 1624 3 view .LVU646
1625:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1626:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   if(hcryp->State == HAL_CRYP_STATE_BUSY)
 2372              		.loc 1 1626 3 view .LVU647
 2373              		.loc 1 1626 11 is_stmt 0 view .LVU648
 2374 0086 94F85520 		ldrb	r2, [r4, #85]	@ zero_extendqisi2
 2375              		.loc 1 1626 5 view .LVU649
 2376 008a 022A     		cmp	r2, #2
 2377 008c E1D1     		bne	.L127
1627:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   {
1628:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     if (hcryp->Init.OperatingMode != CRYP_ALGOMODE_KEYDERIVATION)
 2378              		.loc 1 1628 8 view .LVU650
 2379 008e 2169     		ldr	r1, [r4, #16]
1624:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 2380              		.loc 1 1624 40 view .LVU651
 2381 0090 E26B     		ldr	r2, [r4, #60]
 2382              		.loc 1 1628 5 is_stmt 1 view .LVU652
 2383              		.loc 1 1628 8 is_stmt 0 view .LVU653
 2384 0092 0829     		cmp	r1, #8
 2385 0094 02F10406 		add	r6, r2, #4
 2386 0098 02F10805 		add	r5, r2, #8
 2387 009c 02F10C00 		add	r0, r2, #12
 2388 00a0 20D0     		beq	.L128
1629:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
1630:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       /* Read the last available output block from the Data Output Register */
1631:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 2389              		.loc 1 1631 7 is_stmt 1 view .LVU654
 2390              		.loc 1 1631 49 is_stmt 0 view .LVU655
 2391 00a2 D968     		ldr	r1, [r3, #12]
 2392              		.loc 1 1631 32 view .LVU656
 2393 00a4 1160     		str	r1, [r2]
1632:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       outputaddr+=4U;
 2394              		.loc 1 1632 7 is_stmt 1 view .LVU657
 2395              	.LVL152:
1633:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 2396              		.loc 1 1633 7 view .LVU658
 2397              		.loc 1 1633 49 is_stmt 0 view .LVU659
 2398 00a6 D968     		ldr	r1, [r3, #12]
 2399              		.loc 1 1633 32 view .LVU660
 2400 00a8 5160     		str	r1, [r2, #4]
1634:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       outputaddr+=4U;
 2401              		.loc 1 1634 7 is_stmt 1 view .LVU661
 2402              	.LVL153:
1635:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 2403              		.loc 1 1635 7 view .LVU662
 2404              		.loc 1 1635 49 is_stmt 0 view .LVU663
 2405 00aa D968     		ldr	r1, [r3, #12]
 2406              		.loc 1 1635 32 view .LVU664
 2407 00ac 9160     		str	r1, [r2, #8]
1636:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       outputaddr+=4U;
 2408              		.loc 1 1636 7 is_stmt 1 view .LVU665
 2409              	.LVL154:
1637:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 2410              		.loc 1 1637 7 view .LVU666
 2411              		.loc 1 1637 49 is_stmt 0 view .LVU667
 2412 00ae D968     		ldr	r1, [r3, #12]
 2413              		.loc 1 1637 32 view .LVU668
 2414 00b0 D160     		str	r1, [r2, #12]
1638:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->pCrypOutBuffPtr += 16;
 2415              		.loc 1 1638 7 is_stmt 1 view .LVU669
 2416              		.loc 1 1638 30 is_stmt 0 view .LVU670
 2417 00b2 1032     		adds	r2, r2, #16
 2418 00b4 E263     		str	r2, [r4, #60]
 2419              	.LVL155:
1639:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->CrypOutCount -= 16U;
 2420              		.loc 1 1639 7 is_stmt 1 view .LVU671
 2421              		.loc 1 1639 27 is_stmt 0 view .LVU672
 2422 00b6 626C     		ldr	r2, [r4, #68]
 2423              	.LVL156:
 2424              		.loc 1 1639 27 view .LVU673
 2425 00b8 103A     		subs	r2, r2, #16
 2426 00ba 6264     		str	r2, [r4, #68]
 2427              	.LVL157:
 2428              	.L129:
1640:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1641:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
1642:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     else
1643:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
1644:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       /* Read the derived key from the Key registers */
1645:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
1646:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       {
1647:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR7);
1648:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
1649:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR6);
1650:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
1651:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR5);
1652:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
1653:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR4);
1654:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
1655:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       }
1656:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1657:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR3);
1658:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
1659:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR2);
1660:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
1661:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR1);
1662:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
1663:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR0);
1664:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
1665:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1666:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     /* In case of ciphering or deciphering, check if all output text has been retrieved;
1667:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****        In case of key derivation, stop right there */
1668:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     if ((hcryp->CrypOutCount == 0U) || (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION))
 2429              		.loc 1 1668 5 is_stmt 1 view .LVU674
 2430              		.loc 1 1668 8 is_stmt 0 view .LVU675
 2431 00bc 626C     		ldr	r2, [r4, #68]
 2432 00be 12B1     		cbz	r2, .L131
 2433              		.loc 1 1668 37 view .LVU676
 2434 00c0 2269     		ldr	r2, [r4, #16]
 2435 00c2 082A     		cmp	r2, #8
 2436 00c4 2CD1     		bne	.L132
 2437              	.L131:
1669:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
1670:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       /* Disable Computation Complete Flag and Errors Interrupts */
1671:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE|CRYP_IT_ERRIE);
 2438              		.loc 1 1671 7 is_stmt 1 view .LVU677
 2439 00c6 1A68     		ldr	r2, [r3]
 2440 00c8 22F4C062 		bic	r2, r2, #1536
 2441 00cc 1A60     		str	r2, [r3]
1672:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       /* Change the CRYP state */
1673:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->State = HAL_CRYP_STATE_READY;
 2442              		.loc 1 1673 7 view .LVU678
 2443              		.loc 1 1673 20 is_stmt 0 view .LVU679
 2444 00ce 0123     		movs	r3, #1
 2445 00d0 84F85530 		strb	r3, [r4, #85]
1674:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1675:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      /* Process Unlocked */
1676:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       __HAL_UNLOCK(hcryp);
 2446              		.loc 1 1676 7 is_stmt 1 view .LVU680
 2447              		.loc 1 1676 7 view .LVU681
 2448 00d4 0023     		movs	r3, #0
 2449 00d6 84F85430 		strb	r3, [r4, #84]
 2450              		.loc 1 1676 7 view .LVU682
1677:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1678:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       /* Call computation complete callback */
1679:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
1680:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->CompCpltCallback(hcryp);
1681:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #else
1682:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       HAL_CRYPEx_ComputationCpltCallback(hcryp);
 2451              		.loc 1 1682 7 view .LVU683
 2452 00da 2046     		mov	r0, r4
 2453              	.LBE110:
 2454              	.LBE109:
1474:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 2455              		.loc 1 1474 1 is_stmt 0 view .LVU684
 2456 00dc BDE87040 		pop	{r4, r5, r6, lr}
 2457              	.LCFI57:
 2458              		.cfi_remember_state
 2459              		.cfi_restore 14
 2460              		.cfi_restore 6
 2461              		.cfi_restore 5
 2462              		.cfi_restore 4
 2463              		.cfi_def_cfa_offset 0
 2464              	.LVL158:
 2465              	.LBB128:
 2466              	.LBB127:
 2467              		.loc 1 1682 7 view .LVU685
 2468 00e0 FFF7FEBF 		b	HAL_CRYPEx_ComputationCpltCallback
 2469              	.LVL159:
 2470              	.L128:
 2471              	.LCFI58:
 2472              		.cfi_restore_state
1645:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       {
 2473              		.loc 1 1645 7 is_stmt 1 view .LVU686
1645:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       {
 2474              		.loc 1 1645 10 is_stmt 0 view .LVU687
 2475 00e4 E168     		ldr	r1, [r4, #12]
 2476 00e6 B1F5802F 		cmp	r1, #262144
 2477 00ea 0CD1     		bne	.L130
1647:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2478              		.loc 1 1647 9 is_stmt 1 view .LVU688
1647:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2479              		.loc 1 1647 36 is_stmt 0 view .LVU689
 2480 00ec D96B     		ldr	r1, [r3, #60]
 2481              	.LVL160:
 2482              	.LBB111:
 2483              	.LBI111:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 2484              		.loc 2 450 57 is_stmt 1 view .LVU690
 2485              	.LBB112:
 2486              		.loc 2 453 3 view .LVU691
 2487              		.loc 2 453 10 is_stmt 0 view .LVU692
 2488 00ee 09BA     		rev	r1, r1
 2489              	.LVL161:
 2490              		.loc 2 453 10 view .LVU693
 2491              	.LBE112:
 2492              	.LBE111:
1647:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2493              		.loc 1 1647 34 view .LVU694
 2494 00f0 42F8101B 		str	r1, [r2], #16
 2495              	.LVL162:
1648:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR6);
 2496              		.loc 1 1648 9 is_stmt 1 view .LVU695
1649:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2497              		.loc 1 1649 9 view .LVU696
1649:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2498              		.loc 1 1649 36 is_stmt 0 view .LVU697
 2499 00f4 996B     		ldr	r1, [r3, #56]
 2500              	.LVL163:
 2501              	.LBB113:
 2502              	.LBI113:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 2503              		.loc 2 450 57 is_stmt 1 view .LVU698
 2504              	.LBB114:
 2505              		.loc 2 453 3 view .LVU699
 2506              		.loc 2 453 10 is_stmt 0 view .LVU700
 2507 00f6 09BA     		rev	r1, r1
 2508              	.LVL164:
 2509              		.loc 2 453 10 view .LVU701
 2510              	.LBE114:
 2511              	.LBE113:
1649:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2512              		.loc 1 1649 34 view .LVU702
 2513 00f8 3160     		str	r1, [r6]
1650:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR5);
 2514              		.loc 1 1650 9 is_stmt 1 view .LVU703
 2515              	.LVL165:
1651:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2516              		.loc 1 1651 9 view .LVU704
1651:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2517              		.loc 1 1651 36 is_stmt 0 view .LVU705
 2518 00fa 596B     		ldr	r1, [r3, #52]
 2519              	.LVL166:
 2520              	.LBB115:
 2521              	.LBI115:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 2522              		.loc 2 450 57 is_stmt 1 view .LVU706
 2523              	.LBB116:
 2524              		.loc 2 453 3 view .LVU707
 2525              		.loc 2 453 10 is_stmt 0 view .LVU708
 2526 00fc 09BA     		rev	r1, r1
 2527              	.LVL167:
 2528              		.loc 2 453 10 view .LVU709
 2529              	.LBE116:
 2530              	.LBE115:
1651:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2531              		.loc 1 1651 34 view .LVU710
 2532 00fe 2960     		str	r1, [r5]
1652:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR4);
 2533              		.loc 1 1652 9 is_stmt 1 view .LVU711
 2534              	.LVL168:
1653:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2535              		.loc 1 1653 9 view .LVU712
1653:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2536              		.loc 1 1653 36 is_stmt 0 view .LVU713
 2537 0100 196B     		ldr	r1, [r3, #48]
 2538              	.LVL169:
 2539              	.LBB117:
 2540              	.LBI117:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 2541              		.loc 2 450 57 is_stmt 1 view .LVU714
 2542              	.LBB118:
 2543              		.loc 2 453 3 view .LVU715
 2544              		.loc 2 453 10 is_stmt 0 view .LVU716
 2545 0102 09BA     		rev	r1, r1
 2546              	.LVL170:
 2547              		.loc 2 453 10 view .LVU717
 2548              	.LBE118:
 2549              	.LBE117:
1653:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2550              		.loc 1 1653 34 view .LVU718
 2551 0104 0160     		str	r1, [r0]
1654:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       }
 2552              		.loc 1 1654 9 is_stmt 1 view .LVU719
 2553              	.LVL171:
 2554              	.L130:
1657:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2555              		.loc 1 1657 9 view .LVU720
1657:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2556              		.loc 1 1657 36 is_stmt 0 view .LVU721
 2557 0106 D969     		ldr	r1, [r3, #28]
 2558              	.LVL172:
 2559              	.LBB119:
 2560              	.LBI119:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 2561              		.loc 2 450 57 is_stmt 1 view .LVU722
 2562              	.LBB120:
 2563              		.loc 2 453 3 view .LVU723
 2564              		.loc 2 453 10 is_stmt 0 view .LVU724
 2565 0108 09BA     		rev	r1, r1
 2566              	.LVL173:
 2567              		.loc 2 453 10 view .LVU725
 2568              	.LBE120:
 2569              	.LBE119:
1657:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2570              		.loc 1 1657 34 view .LVU726
 2571 010a 1160     		str	r1, [r2]
1658:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR2);
 2572              		.loc 1 1658 9 is_stmt 1 view .LVU727
 2573              	.LVL174:
1659:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2574              		.loc 1 1659 9 view .LVU728
1659:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2575              		.loc 1 1659 36 is_stmt 0 view .LVU729
 2576 010c 9969     		ldr	r1, [r3, #24]
 2577              	.LVL175:
 2578              	.LBB121:
 2579              	.LBI121:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 2580              		.loc 2 450 57 is_stmt 1 view .LVU730
 2581              	.LBB122:
 2582              		.loc 2 453 3 view .LVU731
 2583              		.loc 2 453 10 is_stmt 0 view .LVU732
 2584 010e 09BA     		rev	r1, r1
 2585              	.LVL176:
 2586              		.loc 2 453 10 view .LVU733
 2587              	.LBE122:
 2588              	.LBE121:
1659:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2589              		.loc 1 1659 34 view .LVU734
 2590 0110 5160     		str	r1, [r2, #4]
1660:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR1);
 2591              		.loc 1 1660 9 is_stmt 1 view .LVU735
 2592              	.LVL177:
1661:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2593              		.loc 1 1661 9 view .LVU736
1661:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2594              		.loc 1 1661 36 is_stmt 0 view .LVU737
 2595 0112 5969     		ldr	r1, [r3, #20]
 2596              	.LVL178:
 2597              	.LBB123:
 2598              	.LBI123:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 2599              		.loc 2 450 57 is_stmt 1 view .LVU738
 2600              	.LBB124:
 2601              		.loc 2 453 3 view .LVU739
 2602              		.loc 2 453 10 is_stmt 0 view .LVU740
 2603 0114 09BA     		rev	r1, r1
 2604              	.LVL179:
 2605              		.loc 2 453 10 view .LVU741
 2606              	.LBE124:
 2607              	.LBE123:
1661:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         outputaddr+=4U;
 2608              		.loc 1 1661 34 view .LVU742
 2609 0116 9160     		str	r1, [r2, #8]
1662:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****         *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR0);
 2610              		.loc 1 1662 9 is_stmt 1 view .LVU743
 2611              	.LVL180:
1663:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 2612              		.loc 1 1663 9 view .LVU744
1663:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 2613              		.loc 1 1663 36 is_stmt 0 view .LVU745
 2614 0118 1969     		ldr	r1, [r3, #16]
 2615              	.LVL181:
 2616              	.LBB125:
 2617              	.LBI125:
 450:.././hal/stm32l4/CMSIS/Include/cmsis_gcc.h **** {
 2618              		.loc 2 450 57 is_stmt 1 view .LVU746
 2619              	.LBB126:
 2620              		.loc 2 453 3 view .LVU747
 2621              		.loc 2 453 10 is_stmt 0 view .LVU748
 2622 011a 09BA     		rev	r1, r1
 2623              	.LVL182:
 2624              		.loc 2 453 10 view .LVU749
 2625              	.LBE126:
 2626              	.LBE125:
1663:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
 2627              		.loc 1 1663 34 view .LVU750
 2628 011c D160     		str	r1, [r2, #12]
 2629 011e CDE7     		b	.L129
 2630              	.LVL183:
 2631              	.L132:
1683:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** #endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
1684:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1685:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       return HAL_OK;
1686:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
1687:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     /* If suspension flag has been raised, suspend processing */
1688:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     else if (hcryp->SuspendRequest == HAL_CRYP_SUSPEND)
 2632              		.loc 1 1688 10 is_stmt 1 view .LVU751
 2633              		.loc 1 1688 13 is_stmt 0 view .LVU752
 2634 0120 94F85C20 		ldrb	r2, [r4, #92]	@ zero_extendqisi2
 2635 0124 012A     		cmp	r2, #1
 2636 0126 0CD1     		bne	.L133
1689:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
1690:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       /* reset ModeSuspend */
1691:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 2637              		.loc 1 1691 7 is_stmt 1 view .LVU753
 2638              		.loc 1 1691 29 is_stmt 0 view .LVU754
 2639 0128 0021     		movs	r1, #0
 2640 012a 84F85C10 		strb	r1, [r4, #92]
1692:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1693:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       /* Disable Computation Complete Flag and Errors Interrupts */
1694:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE|CRYP_IT_ERRIE);
 2641              		.loc 1 1694 7 is_stmt 1 view .LVU755
 2642 012e 1A68     		ldr	r2, [r3]
 2643 0130 22F4C062 		bic	r2, r2, #1536
 2644 0134 1A60     		str	r2, [r3]
1695:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       /* Change the CRYP state */
1696:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->State = HAL_CRYP_STATE_SUSPENDED;
 2645              		.loc 1 1696 7 view .LVU756
 2646              		.loc 1 1696 20 is_stmt 0 view .LVU757
 2647 0136 0523     		movs	r3, #5
 2648 0138 84F85530 		strb	r3, [r4, #85]
1697:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1698:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****      /* Process Unlocked */
1699:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       __HAL_UNLOCK(hcryp);
 2649              		.loc 1 1699 7 is_stmt 1 view .LVU758
 2650              		.loc 1 1699 7 view .LVU759
 2651 013c 84F85410 		strb	r1, [r4, #84]
 2652              		.loc 1 1699 7 view .LVU760
1700:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1701:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       return HAL_OK;
 2653              		.loc 1 1701 7 view .LVU761
 2654              	.LVL184:
 2655              		.loc 1 1701 7 is_stmt 0 view .LVU762
 2656 0140 9CE7     		b	.L118
 2657              	.LVL185:
 2658              	.L133:
1702:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     }
1703:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     else /* Process the rest of input data */
1704:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****     {
1705:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       /* Get the Intput data address */
1706:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       inputaddr = (uint32_t)hcryp->pCrypInBuffPtr;
 2659              		.loc 1 1706 7 is_stmt 1 view .LVU763
 2660              		.loc 1 1706 34 is_stmt 0 view .LVU764
 2661 0142 A26B     		ldr	r2, [r4, #56]
 2662              	.LVL186:
1707:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1708:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       /* Increment/decrement instance pointer/counter */
1709:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->pCrypInBuffPtr += 16;
 2663              		.loc 1 1709 7 is_stmt 1 view .LVU765
 2664              		.loc 1 1709 29 is_stmt 0 view .LVU766
 2665 0144 02F11001 		add	r1, r2, #16
 2666 0148 A163     		str	r1, [r4, #56]
1710:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->CrypInCount -= 16U;
 2667              		.loc 1 1710 7 is_stmt 1 view .LVU767
 2668              		.loc 1 1710 26 is_stmt 0 view .LVU768
 2669 014a 216C     		ldr	r1, [r4, #64]
 2670 014c 1039     		subs	r1, r1, #16
 2671 014e 2164     		str	r1, [r4, #64]
1711:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1712:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       /* Write the next input block in the Data Input register */
1713:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 2672              		.loc 1 1713 7 is_stmt 1 view .LVU769
 2673              		.loc 1 1713 31 is_stmt 0 view .LVU770
 2674 0150 1168     		ldr	r1, [r2]
 2675              		.loc 1 1713 29 view .LVU771
 2676 0152 9960     		str	r1, [r3, #8]
1714:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       inputaddr+=4U;
 2677              		.loc 1 1714 7 is_stmt 1 view .LVU772
 2678              	.LVL187:
1715:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 2679              		.loc 1 1715 7 view .LVU773
 2680              		.loc 1 1715 31 is_stmt 0 view .LVU774
 2681 0154 5168     		ldr	r1, [r2, #4]
 2682              		.loc 1 1715 29 view .LVU775
 2683 0156 9960     		str	r1, [r3, #8]
1716:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       inputaddr+=4U;
 2684              		.loc 1 1716 7 is_stmt 1 view .LVU776
 2685              	.LVL188:
1717:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->Instance->DINR  = *(uint32_t*)(inputaddr);
 2686              		.loc 1 1717 7 view .LVU777
 2687              		.loc 1 1717 32 is_stmt 0 view .LVU778
 2688 0158 9168     		ldr	r1, [r2, #8]
 2689              		.loc 1 1717 30 view .LVU779
 2690 015a 9960     		str	r1, [r3, #8]
1718:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       inputaddr+=4U;
 2691              		.loc 1 1718 7 is_stmt 1 view .LVU780
 2692              	.LVL189:
1719:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 2693              		.loc 1 1719 7 view .LVU781
 2694              		.loc 1 1719 31 is_stmt 0 view .LVU782
 2695 015c D268     		ldr	r2, [r2, #12]
 2696              	.LVL190:
 2697              		.loc 1 1719 29 view .LVU783
 2698 015e 9A60     		str	r2, [r3, #8]
1720:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
1721:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****       return HAL_OK;
 2699              		.loc 1 1721 7 is_stmt 1 view .LVU784
 2700              	.LVL191:
 2701              		.loc 1 1721 7 is_stmt 0 view .LVU785
 2702 0160 8CE7     		b	.L118
 2703              	.LBE127:
 2704              	.LBE128:
 2705              		.cfi_endproc
 2706              	.LFE334:
 2708              		.section	.text.HAL_CRYP_GetState,"ax",%progbits
 2709              		.align	1
 2710              		.global	HAL_CRYP_GetState
 2711              		.syntax unified
 2712              		.thumb
 2713              		.thumb_func
 2714              		.fpu softvfp
 2716              	HAL_CRYP_GetState:
 2717              	.LVL192:
 2718              	.LFB335:
1501:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   /* Return CRYP handle state */
 2719              		.loc 1 1501 1 is_stmt 1 view -0
 2720              		.cfi_startproc
 2721              		@ args = 0, pretend = 0, frame = 0
 2722              		@ frame_needed = 0, uses_anonymous_args = 0
 2723              		@ link register save eliminated.
1503:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 2724              		.loc 1 1503 3 view .LVU787
1503:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 2725              		.loc 1 1503 15 is_stmt 0 view .LVU788
 2726 0000 90F85500 		ldrb	r0, [r0, #85]	@ zero_extendqisi2
 2727              	.LVL193:
1504:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 2728              		.loc 1 1504 1 view .LVU789
 2729 0004 7047     		bx	lr
 2730              		.cfi_endproc
 2731              	.LFE335:
 2733              		.section	.text.HAL_CRYP_GetError,"ax",%progbits
 2734              		.align	1
 2735              		.global	HAL_CRYP_GetError
 2736              		.syntax unified
 2737              		.thumb
 2738              		.thumb_func
 2739              		.fpu softvfp
 2741              	HAL_CRYP_GetError:
 2742              	.LVL194:
 2743              	.LFB336:
1514:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c ****   return hcryp->ErrorCode;
 2744              		.loc 1 1514 1 is_stmt 1 view -0
 2745              		.cfi_startproc
 2746              		@ args = 0, pretend = 0, frame = 0
 2747              		@ frame_needed = 0, uses_anonymous_args = 0
 2748              		@ link register save eliminated.
1515:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 2749              		.loc 1 1515 3 view .LVU791
1515:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** }
 2750              		.loc 1 1515 15 is_stmt 0 view .LVU792
 2751 0000 806D     		ldr	r0, [r0, #88]
 2752              	.LVL195:
1516:.././hal/stm32l4/Src/stm32l4xx_hal_cryp.c **** 
 2753              		.loc 1 1516 1 view .LVU793
 2754 0002 7047     		bx	lr
 2755              		.cfi_endproc
 2756              	.LFE336:
 2758              		.text
 2759              	.Letext0:
 2760              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2761              		.file 4 ".././hal/stm32l4/CMSIS/Include/core_cm4.h"
 2762              		.file 5 ".././hal/stm32l4/system_stm32l4xx.h"
 2763              		.file 6 ".././hal/stm32l4/stm32l443xx.h"
 2764              		.file 7 ".././hal/stm32l4/stm32l4xx.h"
 2765              		.file 8 ".././hal/stm32l4/Inc/stm32l4xx_hal_def.h"
 2766              		.file 9 ".././hal/stm32l4/Inc/stm32l4xx_hal_dma.h"
 2767              		.file 10 ".././hal/stm32l4/Inc/stm32l4xx_hal_cryp.h"
 2768              		.file 11 ".././hal/stm32l4/Inc/stm32l4xx_hal.h"
 2769              		.file 12 ".././hal/stm32l4/Inc/stm32l4xx_hal_cryp_ex.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_cryp.c
     /tmp/cccwootI.s:16     .text.CRYP_SetKey:0000000000000000 $t
     /tmp/cccwootI.s:23     .text.CRYP_SetKey:0000000000000000 CRYP_SetKey
     /tmp/cccwootI.s:200    .text.HAL_CRYP_MspInit:0000000000000000 $t
     /tmp/cccwootI.s:207    .text.HAL_CRYP_MspInit:0000000000000000 HAL_CRYP_MspInit
     /tmp/cccwootI.s:222    .text.HAL_CRYP_Init:0000000000000000 $t
     /tmp/cccwootI.s:229    .text.HAL_CRYP_Init:0000000000000000 HAL_CRYP_Init
     /tmp/cccwootI.s:574    .text.HAL_CRYP_Init:0000000000000120 $d
     /tmp/cccwootI.s:583    .text.HAL_CRYP_MspDeInit:0000000000000000 $t
     /tmp/cccwootI.s:590    .text.HAL_CRYP_MspDeInit:0000000000000000 HAL_CRYP_MspDeInit
     /tmp/cccwootI.s:601    .text.HAL_CRYP_DeInit:0000000000000000 $t
     /tmp/cccwootI.s:608    .text.HAL_CRYP_DeInit:0000000000000000 HAL_CRYP_DeInit
     /tmp/cccwootI.s:678    .text.HAL_CRYP_AESECB_Encrypt:0000000000000000 $t
     /tmp/cccwootI.s:685    .text.HAL_CRYP_AESECB_Encrypt:0000000000000000 HAL_CRYP_AESECB_Encrypt
     /tmp/cccwootI.s:762    .text.HAL_CRYP_AESCBC_Encrypt:0000000000000000 $t
     /tmp/cccwootI.s:769    .text.HAL_CRYP_AESCBC_Encrypt:0000000000000000 HAL_CRYP_AESCBC_Encrypt
     /tmp/cccwootI.s:848    .text.HAL_CRYP_AESCTR_Encrypt:0000000000000000 $t
     /tmp/cccwootI.s:855    .text.HAL_CRYP_AESCTR_Encrypt:0000000000000000 HAL_CRYP_AESCTR_Encrypt
     /tmp/cccwootI.s:934    .text.HAL_CRYP_AESECB_Decrypt:0000000000000000 $t
     /tmp/cccwootI.s:941    .text.HAL_CRYP_AESECB_Decrypt:0000000000000000 HAL_CRYP_AESECB_Decrypt
     /tmp/cccwootI.s:1020   .text.HAL_CRYP_AESCBC_Decrypt:0000000000000000 $t
     /tmp/cccwootI.s:1027   .text.HAL_CRYP_AESCBC_Decrypt:0000000000000000 HAL_CRYP_AESCBC_Decrypt
     /tmp/cccwootI.s:1107   .text.HAL_CRYP_AESCTR_Decrypt:0000000000000000 $t
     /tmp/cccwootI.s:1114   .text.HAL_CRYP_AESCTR_Decrypt:0000000000000000 HAL_CRYP_AESCTR_Decrypt
     /tmp/cccwootI.s:1194   .text.HAL_CRYP_AESECB_Encrypt_IT:0000000000000000 $t
     /tmp/cccwootI.s:1201   .text.HAL_CRYP_AESECB_Encrypt_IT:0000000000000000 HAL_CRYP_AESECB_Encrypt_IT
     /tmp/cccwootI.s:1274   .text.HAL_CRYP_AESCBC_Encrypt_IT:0000000000000000 $t
     /tmp/cccwootI.s:1281   .text.HAL_CRYP_AESCBC_Encrypt_IT:0000000000000000 HAL_CRYP_AESCBC_Encrypt_IT
     /tmp/cccwootI.s:1356   .text.HAL_CRYP_AESCTR_Encrypt_IT:0000000000000000 $t
     /tmp/cccwootI.s:1363   .text.HAL_CRYP_AESCTR_Encrypt_IT:0000000000000000 HAL_CRYP_AESCTR_Encrypt_IT
     /tmp/cccwootI.s:1438   .text.HAL_CRYP_AESECB_Decrypt_IT:0000000000000000 $t
     /tmp/cccwootI.s:1445   .text.HAL_CRYP_AESECB_Decrypt_IT:0000000000000000 HAL_CRYP_AESECB_Decrypt_IT
     /tmp/cccwootI.s:1520   .text.HAL_CRYP_AESCBC_Decrypt_IT:0000000000000000 $t
     /tmp/cccwootI.s:1527   .text.HAL_CRYP_AESCBC_Decrypt_IT:0000000000000000 HAL_CRYP_AESCBC_Decrypt_IT
     /tmp/cccwootI.s:1603   .text.HAL_CRYP_AESCTR_Decrypt_IT:0000000000000000 $t
     /tmp/cccwootI.s:1610   .text.HAL_CRYP_AESCTR_Decrypt_IT:0000000000000000 HAL_CRYP_AESCTR_Decrypt_IT
     /tmp/cccwootI.s:1686   .text.HAL_CRYP_AESECB_Encrypt_DMA:0000000000000000 $t
     /tmp/cccwootI.s:1693   .text.HAL_CRYP_AESECB_Encrypt_DMA:0000000000000000 HAL_CRYP_AESECB_Encrypt_DMA
     /tmp/cccwootI.s:1766   .text.HAL_CRYP_AESCBC_Encrypt_DMA:0000000000000000 $t
     /tmp/cccwootI.s:1773   .text.HAL_CRYP_AESCBC_Encrypt_DMA:0000000000000000 HAL_CRYP_AESCBC_Encrypt_DMA
     /tmp/cccwootI.s:1848   .text.HAL_CRYP_AESCTR_Encrypt_DMA:0000000000000000 $t
     /tmp/cccwootI.s:1855   .text.HAL_CRYP_AESCTR_Encrypt_DMA:0000000000000000 HAL_CRYP_AESCTR_Encrypt_DMA
     /tmp/cccwootI.s:1930   .text.HAL_CRYP_AESECB_Decrypt_DMA:0000000000000000 $t
     /tmp/cccwootI.s:1937   .text.HAL_CRYP_AESECB_Decrypt_DMA:0000000000000000 HAL_CRYP_AESECB_Decrypt_DMA
     /tmp/cccwootI.s:2012   .text.HAL_CRYP_AESCBC_Decrypt_DMA:0000000000000000 $t
     /tmp/cccwootI.s:2019   .text.HAL_CRYP_AESCBC_Decrypt_DMA:0000000000000000 HAL_CRYP_AESCBC_Decrypt_DMA
     /tmp/cccwootI.s:2095   .text.HAL_CRYP_AESCTR_Decrypt_DMA:0000000000000000 $t
     /tmp/cccwootI.s:2102   .text.HAL_CRYP_AESCTR_Decrypt_DMA:0000000000000000 HAL_CRYP_AESCTR_Decrypt_DMA
     /tmp/cccwootI.s:2178   .text.HAL_CRYP_ErrorCallback:0000000000000000 $t
     /tmp/cccwootI.s:2185   .text.HAL_CRYP_ErrorCallback:0000000000000000 HAL_CRYP_ErrorCallback
     /tmp/cccwootI.s:2196   .text.HAL_CRYP_InCpltCallback:0000000000000000 $t
     /tmp/cccwootI.s:2203   .text.HAL_CRYP_InCpltCallback:0000000000000000 HAL_CRYP_InCpltCallback
     /tmp/cccwootI.s:2214   .text.HAL_CRYP_OutCpltCallback:0000000000000000 $t
     /tmp/cccwootI.s:2221   .text.HAL_CRYP_OutCpltCallback:0000000000000000 HAL_CRYP_OutCpltCallback
     /tmp/cccwootI.s:2232   .text.HAL_CRYP_IRQHandler:0000000000000000 $t
     /tmp/cccwootI.s:2239   .text.HAL_CRYP_IRQHandler:0000000000000000 HAL_CRYP_IRQHandler
     /tmp/cccwootI.s:2709   .text.HAL_CRYP_GetState:0000000000000000 $t
     /tmp/cccwootI.s:2716   .text.HAL_CRYP_GetState:0000000000000000 HAL_CRYP_GetState
     /tmp/cccwootI.s:2734   .text.HAL_CRYP_GetError:0000000000000000 $t
     /tmp/cccwootI.s:2741   .text.HAL_CRYP_GetError:0000000000000000 HAL_CRYP_GetError

UNDEFINED SYMBOLS
HAL_CRYPEx_AES
HAL_CRYPEx_AES_IT
HAL_CRYPEx_AES_DMA
CRYP_AES_Auth_IT
HAL_CRYPEx_ComputationCpltCallback
