$comment
	File created using the following command:
		vcd file Contador.msim.vcd -direction
$end
$date
	Wed Mar 20 22:27:39 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module contador_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 MEM [7] $end
$var wire 1 1 MEM [6] $end
$var wire 1 2 MEM [5] $end
$var wire 1 3 MEM [4] $end
$var wire 1 4 MEM [3] $end
$var wire 1 5 MEM [2] $end
$var wire 1 6 MEM [1] $end
$var wire 1 7 MEM [0] $end
$var wire 1 8 PC_OUT [8] $end
$var wire 1 9 PC_OUT [7] $end
$var wire 1 : PC_OUT [6] $end
$var wire 1 ; PC_OUT [5] $end
$var wire 1 < PC_OUT [4] $end
$var wire 1 = PC_OUT [3] $end
$var wire 1 > PC_OUT [2] $end
$var wire 1 ? PC_OUT [1] $end
$var wire 1 @ PC_OUT [0] $end

$scope module i1 $end
$var wire 1 A gnd $end
$var wire 1 B vcc $end
$var wire 1 C unknown $end
$var wire 1 D devoe $end
$var wire 1 E devclrn $end
$var wire 1 F devpor $end
$var wire 1 G ww_devoe $end
$var wire 1 H ww_devclrn $end
$var wire 1 I ww_devpor $end
$var wire 1 J ww_CLOCK_50 $end
$var wire 1 K ww_LEDR [9] $end
$var wire 1 L ww_LEDR [8] $end
$var wire 1 M ww_LEDR [7] $end
$var wire 1 N ww_LEDR [6] $end
$var wire 1 O ww_LEDR [5] $end
$var wire 1 P ww_LEDR [4] $end
$var wire 1 Q ww_LEDR [3] $end
$var wire 1 R ww_LEDR [2] $end
$var wire 1 S ww_LEDR [1] $end
$var wire 1 T ww_LEDR [0] $end
$var wire 1 U ww_PC_OUT [8] $end
$var wire 1 V ww_PC_OUT [7] $end
$var wire 1 W ww_PC_OUT [6] $end
$var wire 1 X ww_PC_OUT [5] $end
$var wire 1 Y ww_PC_OUT [4] $end
$var wire 1 Z ww_PC_OUT [3] $end
$var wire 1 [ ww_PC_OUT [2] $end
$var wire 1 \ ww_PC_OUT [1] $end
$var wire 1 ] ww_PC_OUT [0] $end
$var wire 1 ^ ww_MEM [7] $end
$var wire 1 _ ww_MEM [6] $end
$var wire 1 ` ww_MEM [5] $end
$var wire 1 a ww_MEM [4] $end
$var wire 1 b ww_MEM [3] $end
$var wire 1 c ww_MEM [2] $end
$var wire 1 d ww_MEM [1] $end
$var wire 1 e ww_MEM [0] $end
$var wire 1 f ww_KEY [3] $end
$var wire 1 g ww_KEY [2] $end
$var wire 1 h ww_KEY [1] $end
$var wire 1 i ww_KEY [0] $end
$var wire 1 j \CLOCK_50~input_o\ $end
$var wire 1 k \KEY[1]~input_o\ $end
$var wire 1 l \KEY[2]~input_o\ $end
$var wire 1 m \KEY[3]~input_o\ $end
$var wire 1 n \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 o \KEY[0]~input_o\ $end
$var wire 1 p \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 q \Processador1|incrementaPC|Add0~1_sumout\ $end
$var wire 1 r \ROM1|memROM~5_combout\ $end
$var wire 1 s \Processador1|PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 t \ROM1|memROM~1_combout\ $end
$var wire 1 u \ROM1|memROM~9_combout\ $end
$var wire 1 v \Processador1|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 w \ROM1|memROM~8_combout\ $end
$var wire 1 x \ROM1|memROM~10_combout\ $end
$var wire 1 y \Processador1|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 z \ROM1|memROM~6_combout\ $end
$var wire 1 { \ROM1|memROM~7_combout\ $end
$var wire 1 | \Processador1|decoderInstru1|Equal10~0_combout\ $end
$var wire 1 } \Processador1|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 ~ \ROM1|memROM~3_combout\ $end
$var wire 1 !! \ROM1|memROM~4_combout\ $end
$var wire 1 "! \ROM1|memROM~4_wirecell_combout\ $end
$var wire 1 #! \Processador1|incrementaPC|Add0~2\ $end
$var wire 1 $! \Processador1|incrementaPC|Add0~5_sumout\ $end
$var wire 1 %! \ROM1|memROM~0_combout\ $end
$var wire 1 &! \ROM1|memROM~2_combout\ $end
$var wire 1 '! \Processador1|incrementaPC|Add0~6\ $end
$var wire 1 (! \Processador1|incrementaPC|Add0~9_sumout\ $end
$var wire 1 )! \Processador1|incrementaPC|Add0~10\ $end
$var wire 1 *! \Processador1|incrementaPC|Add0~13_sumout\ $end
$var wire 1 +! \Processador1|incrementaPC|Add0~14\ $end
$var wire 1 ,! \Processador1|incrementaPC|Add0~17_sumout\ $end
$var wire 1 -! \Processador1|incrementaPC|Add0~18\ $end
$var wire 1 .! \Processador1|incrementaPC|Add0~21_sumout\ $end
$var wire 1 /! \ROM1|memROM~11_combout\ $end
$var wire 1 0! \Processador1|incrementaPC|Add0~22\ $end
$var wire 1 1! \Processador1|incrementaPC|Add0~25_sumout\ $end
$var wire 1 2! \Processador1|incrementaPC|Add0~26\ $end
$var wire 1 3! \Processador1|incrementaPC|Add0~29_sumout\ $end
$var wire 1 4! \Processador1|incrementaPC|Add0~30\ $end
$var wire 1 5! \Processador1|incrementaPC|Add0~33_sumout\ $end
$var wire 1 6! \Processador1|decoderInstru1|Equal10~1_combout\ $end
$var wire 1 7! \RAM1|ram~542_combout\ $end
$var wire 1 8! \RAM1|ram~15_q\ $end
$var wire 1 9! \Processador1|MUX1|saida_MUX[0]~9_combout\ $end
$var wire 1 :! \Processador1|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 ;! \Processador1|decoderInstru1|saida[4]~0_combout\ $end
$var wire 1 <! \Processador1|decoderInstru1|saida[6]~1_combout\ $end
$var wire 1 =! \RAM1|ram~543_combout\ $end
$var wire 1 >! \RAM1|ram~23_q\ $end
$var wire 1 ?! \Processador1|MUX1|saida_MUX[0]~8_combout\ $end
$var wire 1 @! \Processador1|MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 A! \Processador1|decoderInstru1|saida[4]~3_combout\ $end
$var wire 1 B! \Processador1|ULA1|Add0~34_cout\ $end
$var wire 1 C! \Processador1|ULA1|Add0~1_sumout\ $end
$var wire 1 D! \Processador1|ULA1|saida[0]~0_combout\ $end
$var wire 1 E! \Processador1|decoderInstru1|saida~2_combout\ $end
$var wire 1 F! \REG_LEDs_7_to_0|DOUT[0]~feeder_combout\ $end
$var wire 1 G! \opAndLEDs_7_to_0|saida~1_combout\ $end
$var wire 1 H! \RAM1|ram~24_q\ $end
$var wire 1 I! \RAM1|ram~568_combout\ $end
$var wire 1 J! \RAM1|ram~16_q\ $end
$var wire 1 K! \RAM1|ram~541_combout\ $end
$var wire 1 L! \RAM1|ram~527_combout\ $end
$var wire 1 M! \RAM1|ram~528_combout\ $end
$var wire 1 N! \Processador1|MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 O! \Processador1|ULA1|Add0~2\ $end
$var wire 1 P! \Processador1|ULA1|Add0~5_sumout\ $end
$var wire 1 Q! \RAM1|ram~17_q\ $end
$var wire 1 R! \RAM1|ram~529_combout\ $end
$var wire 1 S! \RAM1|ram~25_q\ $end
$var wire 1 T! \RAM1|ram~564_combout\ $end
$var wire 1 U! \RAM1|ram~530_combout\ $end
$var wire 1 V! \Processador1|MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 W! \Processador1|ULA1|Add0~6\ $end
$var wire 1 X! \Processador1|ULA1|Add0~9_sumout\ $end
$var wire 1 Y! \RAM1|ram~26_q\ $end
$var wire 1 Z! \RAM1|ram~531_combout\ $end
$var wire 1 [! \RAM1|ram~18_q\ $end
$var wire 1 \! \RAM1|ram~532_combout\ $end
$var wire 1 ]! \RAM1|ram~560_combout\ $end
$var wire 1 ^! \Processador1|MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 _! \Processador1|ULA1|Add0~10\ $end
$var wire 1 `! \Processador1|ULA1|Add0~13_sumout\ $end
$var wire 1 a! \Processador1|REGA|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 b! \REG_LEDs_7_to_0|DOUT[3]~feeder_combout\ $end
$var wire 1 c! \RAM1|ram~27_q\ $end
$var wire 1 d! \RAM1|ram~533_combout\ $end
$var wire 1 e! \RAM1|ram~19_q\ $end
$var wire 1 f! \RAM1|ram~534_combout\ $end
$var wire 1 g! \RAM1|ram~556_combout\ $end
$var wire 1 h! \Processador1|MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 i! \Processador1|ULA1|Add0~14\ $end
$var wire 1 j! \Processador1|ULA1|Add0~17_sumout\ $end
$var wire 1 k! \RAM1|ram~28_q\ $end
$var wire 1 l! \RAM1|ram~535_combout\ $end
$var wire 1 m! \RAM1|ram~20_q\ $end
$var wire 1 n! \RAM1|ram~536_combout\ $end
$var wire 1 o! \RAM1|ram~552_combout\ $end
$var wire 1 p! \Processador1|MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 q! \Processador1|ULA1|Add0~18\ $end
$var wire 1 r! \Processador1|ULA1|Add0~21_sumout\ $end
$var wire 1 s! \RAM1|ram~21_q\ $end
$var wire 1 t! \RAM1|ram~538_combout\ $end
$var wire 1 u! \RAM1|ram~29_q\ $end
$var wire 1 v! \RAM1|ram~537_combout\ $end
$var wire 1 w! \RAM1|ram~548_combout\ $end
$var wire 1 x! \Processador1|MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 y! \Processador1|REGA|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 z! \Processador1|ULA1|Add0~22\ $end
$var wire 1 {! \Processador1|ULA1|Add0~25_sumout\ $end
$var wire 1 |! \RAM1|ram~30_q\ $end
$var wire 1 }! \RAM1|ram~539_combout\ $end
$var wire 1 ~! \RAM1|ram~22_q\ $end
$var wire 1 !" \RAM1|ram~540_combout\ $end
$var wire 1 "" \RAM1|ram~544_combout\ $end
$var wire 1 #" \Processador1|MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 $" \Processador1|ULA1|Add0~26\ $end
$var wire 1 %" \Processador1|ULA1|Add0~29_sumout\ $end
$var wire 1 &" \RAM1|process_0~1_combout\ $end
$var wire 1 '" \opAndLED8|saida~0_combout\ $end
$var wire 1 (" \RAM1|process_0~0_combout\ $end
$var wire 1 )" \FF_LED8|DOUT~0_combout\ $end
$var wire 1 *" \FF_LED8|DOUT~q\ $end
$var wire 1 +" \opAndLEDs_7_to_0|saida~0_combout\ $end
$var wire 1 ," \FF_LED9|DOUT~0_combout\ $end
$var wire 1 -" \FF_LED9|DOUT~q\ $end
$var wire 1 ." \Processador1|PC|DOUT\ [8] $end
$var wire 1 /" \Processador1|PC|DOUT\ [7] $end
$var wire 1 0" \Processador1|PC|DOUT\ [6] $end
$var wire 1 1" \Processador1|PC|DOUT\ [5] $end
$var wire 1 2" \Processador1|PC|DOUT\ [4] $end
$var wire 1 3" \Processador1|PC|DOUT\ [3] $end
$var wire 1 4" \Processador1|PC|DOUT\ [2] $end
$var wire 1 5" \Processador1|PC|DOUT\ [1] $end
$var wire 1 6" \Processador1|PC|DOUT\ [0] $end
$var wire 1 7" \Processador1|REGA|DOUT\ [7] $end
$var wire 1 8" \Processador1|REGA|DOUT\ [6] $end
$var wire 1 9" \Processador1|REGA|DOUT\ [5] $end
$var wire 1 :" \Processador1|REGA|DOUT\ [4] $end
$var wire 1 ;" \Processador1|REGA|DOUT\ [3] $end
$var wire 1 <" \Processador1|REGA|DOUT\ [2] $end
$var wire 1 =" \Processador1|REGA|DOUT\ [1] $end
$var wire 1 >" \Processador1|REGA|DOUT\ [0] $end
$var wire 1 ?" \REG_LEDs_7_to_0|DOUT\ [7] $end
$var wire 1 @" \REG_LEDs_7_to_0|DOUT\ [6] $end
$var wire 1 A" \REG_LEDs_7_to_0|DOUT\ [5] $end
$var wire 1 B" \REG_LEDs_7_to_0|DOUT\ [4] $end
$var wire 1 C" \REG_LEDs_7_to_0|DOUT\ [3] $end
$var wire 1 D" \REG_LEDs_7_to_0|DOUT\ [2] $end
$var wire 1 E" \REG_LEDs_7_to_0|DOUT\ [1] $end
$var wire 1 F" \REG_LEDs_7_to_0|DOUT\ [0] $end
$var wire 1 G" \Processador1|REGA|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 H" \Processador1|REGA|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 I" \Processador1|PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 J" \Processador1|PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 K" \Processador1|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 L" \Processador1|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 M" \Processador1|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 N" \RAM1|ALT_INV_process_0~1_combout\ $end
$var wire 1 O" \RAM1|ALT_INV_ram~541_combout\ $end
$var wire 1 P" \Processador1|MUX1|ALT_INV_saida_MUX[0]~9_combout\ $end
$var wire 1 Q" \Processador1|MUX1|ALT_INV_saida_MUX[0]~8_combout\ $end
$var wire 1 R" \Processador1|decoderInstru1|ALT_INV_saida[4]~3_combout\ $end
$var wire 1 S" \Processador1|decoderInstru1|ALT_INV_Equal10~1_combout\ $end
$var wire 1 T" \Processador1|MUX1|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 U" \RAM1|ALT_INV_ram~540_combout\ $end
$var wire 1 V" \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 W" \RAM1|ALT_INV_ram~539_combout\ $end
$var wire 1 X" \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 Y" \Processador1|MUX1|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 Z" \RAM1|ALT_INV_ram~538_combout\ $end
$var wire 1 [" \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 \" \RAM1|ALT_INV_ram~537_combout\ $end
$var wire 1 ]" \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 ^" \Processador1|MUX1|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 _" \RAM1|ALT_INV_ram~536_combout\ $end
$var wire 1 `" \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 a" \RAM1|ALT_INV_ram~535_combout\ $end
$var wire 1 b" \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 c" \Processador1|MUX1|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 d" \RAM1|ALT_INV_ram~534_combout\ $end
$var wire 1 e" \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 f" \RAM1|ALT_INV_ram~533_combout\ $end
$var wire 1 g" \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 h" \Processador1|MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 i" \RAM1|ALT_INV_ram~532_combout\ $end
$var wire 1 j" \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 k" \RAM1|ALT_INV_ram~531_combout\ $end
$var wire 1 l" \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 m" \Processador1|MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 n" \RAM1|ALT_INV_ram~530_combout\ $end
$var wire 1 o" \RAM1|ALT_INV_ram~529_combout\ $end
$var wire 1 p" \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 q" \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 r" \Processador1|MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 s" \RAM1|ALT_INV_ram~528_combout\ $end
$var wire 1 t" \RAM1|ALT_INV_ram~527_combout\ $end
$var wire 1 u" \RAM1|ALT_INV_ram~16_q\ $end
$var wire 1 v" \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 w" \Processador1|MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 x" \Processador1|decoderInstru1|ALT_INV_saida[6]~1_combout\ $end
$var wire 1 y" \Processador1|decoderInstru1|ALT_INV_saida[4]~0_combout\ $end
$var wire 1 z" \RAM1|ALT_INV_ram~15_q\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 |" \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 }" \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 ~" \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 !# \opAndLEDs_7_to_0|ALT_INV_saida~0_combout\ $end
$var wire 1 "# \opAndLED8|ALT_INV_saida~0_combout\ $end
$var wire 1 ## \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 $# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 %# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 &# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 '# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 (# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 )# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 *# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 +# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 ,# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 -# \FF_LED9|ALT_INV_DOUT~q\ $end
$var wire 1 .# \FF_LED8|ALT_INV_DOUT~q\ $end
$var wire 1 /# \RAM1|ALT_INV_ram~568_combout\ $end
$var wire 1 0# \RAM1|ALT_INV_ram~564_combout\ $end
$var wire 1 1# \RAM1|ALT_INV_ram~560_combout\ $end
$var wire 1 2# \RAM1|ALT_INV_ram~556_combout\ $end
$var wire 1 3# \RAM1|ALT_INV_ram~552_combout\ $end
$var wire 1 4# \RAM1|ALT_INV_ram~548_combout\ $end
$var wire 1 5# \RAM1|ALT_INV_ram~544_combout\ $end
$var wire 1 6# \Processador1|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 7# \Processador1|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 8# \Processador1|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 9# \Processador1|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 :# \Processador1|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 ;# \Processador1|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 <# \Processador1|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 =# \Processador1|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 ># \Processador1|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 ?# \Processador1|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 @# \Processador1|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 A# \Processador1|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 B# \Processador1|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 C# \Processador1|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 D# \Processador1|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 E# \Processador1|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 F# \Processador1|PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0A
1B
xC
1D
1E
1F
1G
1H
1I
xJ
xj
xk
xl
xm
xn
1o
1p
1q
0r
0s
1t
0u
0v
0w
0x
0y
0z
0{
0|
0}
1~
0!!
1"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
1;!
1<!
0=!
0>!
0?!
1@!
1A!
1B!
1C!
1D!
1E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
1`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
1j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
1r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
1{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
1%"
0&"
1'"
1("
0)"
0*"
0+"
0,"
0-"
1G"
1H"
1I"
1J"
1K"
1L"
1M"
1N"
1O"
1P"
1Q"
0R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
1["
1\"
1]"
1^"
1_"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
0w"
0x"
0y"
1z"
1{"
1|"
1}"
1~"
1!#
0"#
0##
1$#
1%#
1&#
1'#
1(#
0)#
1*#
0+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
x"
x#
x$
1%
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
xf
xg
xh
1i
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
16#
x7#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
$end
#10000
0%
0i
0o
0p
#20000
1%
1i
1o
1p
1}
16"
1>"
0=#
0F#
0M"
1z
0~
1&"
0q
1#!
17!
0C!
1O!
1F!
0N"
1)#
0&#
1e
1]
0P!
1W!
1$!
0<!
0D!
0E!
1!!
0'"
17
1@
0X!
1_!
1"#
0(#
1x"
0"!
0@!
0`!
1i!
1w"
0j!
1q!
1C!
0r!
1z!
0{!
1$"
0%"
#30000
0%
0i
0o
0p
#40000
1%
1i
1o
1p
0}
06"
15"
18!
0z"
0E#
1F#
1M"
1q
0#!
1w
0z
1{
0$!
1'!
07!
0&"
19!
0P"
1N"
0%#
1&#
0$#
1\
0]
1(!
1$!
0'!
16!
1E!
0("
1@!
0@
1?
0(!
0w"
1##
0S"
0B!
1P!
0W!
1X!
0_!
1`!
0i!
1j!
0q!
1r!
0z!
1{!
0$"
1%"
0%"
0{!
0r!
0j!
0`!
0X!
0C!
#50000
0%
0i
0o
0p
#60000
1%
1i
1o
1p
1}
16"
0>"
1="
0<#
1=#
0F#
0M"
0w
1z
0{
1~
1=!
1&"
0q
1#!
1C!
0O!
0F!
0P!
1W!
0N"
0)#
1%#
0&#
1$#
1d
0e
1]
1X!
1P!
0W!
0$!
1'!
06!
0E!
1("
0!!
1'"
07
16
1@
1(!
0X!
0"#
1(#
0##
1S"
1B!
0C!
0P!
1W!
1X!
1`!
1j!
1r!
1{!
1%"
1"!
0@!
1w"
0X!
1_!
1C!
0C!
1O!
0`!
1i!
1P!
0j!
1q!
0r!
1z!
0{!
1$"
0%"
#70000
0%
0i
0o
0p
#80000
1%
1i
1o
1p
1v
0}
06"
05"
14"
1H!
0v"
0D#
1E#
1F#
1M"
0L"
1q
0#!
1w
0~
1$!
0'!
0(!
1)!
0=!
1I!
0/#
1)#
0$#
1[
0\
0]
1*!
1(!
0)!
0$!
0A!
1D!
1E!
0("
1!!
0'"
1M!
0@
0?
1>
0*!
0s"
1"#
0(#
1##
1R"
0"!
1@!
0M!
1N!
0r"
1s"
0w"
1C!
0O!
0N!
0P!
1r"
1P!
0W!
0P!
1W!
1X!
0_!
0X!
1_!
1`!
0i!
0`!
1i!
1j!
0q!
0j!
1q!
1r!
0z!
0r!
1z!
1{!
0$"
0{!
1$"
1%"
0%"
#90000
0%
0i
0o
0p
#100000
1%
1i
1o
1p
1}
16"
1>"
0="
1<#
0=#
0F#
0M"
1r
0w
1~
0q
1#!
0C!
1O!
1F!
1P!
0W!
0)#
1$#
0'#
0d
1e
1]
1X!
0_!
0P!
1W!
1$!
1A!
0D!
0E!
1("
0!!
1'"
17
06
1@
0X!
1_!
1`!
0i!
0"#
1(#
0##
0R"
1"!
0@!
1M!
1)"
1j!
0q!
0`!
1i!
0s"
1w"
0j!
1q!
1r!
0z!
1C!
1N!
1{!
0$"
0r!
1z!
0r"
1P!
0W!
0{!
1$"
1%"
0%"
1X!
0_!
1`!
0i!
1j!
0q!
1r!
0z!
1{!
0$"
1%"
#110000
0%
0i
0o
0p
#120000
1%
1i
1o
1p
0}
06"
15"
1*"
0.#
0E#
1F#
1M"
1q
0#!
0~
0$!
1'!
1%!
0I!
1/#
0,#
1)#
1L
1\
0]
0(!
1)!
1$!
0'!
1!!
1&!
0'"
0M!
1'
0@
1?
1(!
0)!
1*!
1s"
1"#
0*#
0(#
0"!
1@!
1+"
09!
0N!
0*!
1r"
1P"
0!#
0w"
0C!
1,"
0@!
0P!
1W!
1w"
0X!
1_!
1C!
0`!
1i!
0j!
1q!
0r!
1z!
0{!
1$"
0%"
#130000
0%
0i
0o
0p
#140000
1%
1i
1o
1p
1}
16"
1-"
0-#
0F#
0M"
0r
1u
0z
1~
0%!
1I!
0&"
0q
1#!
1N"
0/#
1,#
0)#
1&#
0~"
1'#
1K
1]
0$!
1'!
1<!
1D!
1E!
0!!
0&!
1'"
0+"
1&
1@
0(!
1)!
1!#
0"#
1*#
1(#
0x"
1V!
1h!
1x!
1"!
1@!
1M!
19!
1*!
0P"
0s"
0w"
0Y"
0c"
0m"
1X!
0_!
1j!
0q!
1{!
0$"
0C!
1%"
1r!
0z!
1`!
0i!
0j!
0{!
#150000
0%
0i
0o
0p
#160000
1%
1i
1o
1p
0v
1y
0}
06"
05"
04"
13"
1<"
1:"
1y!
18"
0G"
09#
0;#
0C#
1D#
1E#
1F#
1M"
0K"
1L"
1K!
1q
0#!
1z
0~
1$!
0'!
1(!
0)!
1r
0u
0*!
1+!
1G!
1&"
0X!
1_!
1j!
1{!
0N"
1~"
0'#
1)#
0&#
0O"
1_
1a
1c
1Z
0[
0\
0]
0`!
1i!
1,!
1*!
0+!
0(!
0$!
0<!
0D!
0E!
1!!
0'"
0V!
0h!
0x!
15
13
11
0@
0?
0>
1=
0,!
0j!
1q!
1Y"
1c"
1m"
1"#
0(#
1x"
1N!
0"!
0M!
1+"
1X!
1j!
0{!
1$"
0r!
1z!
0!#
1s"
0r"
1{!
0%"
1P!
0W!
0N!
1r"
0X!
0P!
1W!
1X!
#170000
0%
0i
0o
0p
#180000
1%
1i
1o
1p
1}
16"
1F"
1D"
1B"
1@"
0F#
0M"
0r
0z
1%!
0I!
0&"
0q
1#!
1x
1/!
0G!
0|"
0}"
1N"
1/#
0,#
1&#
1'#
1N
1P
1R
1T
1]
1$!
1<!
1D!
1E!
1&!
0+"
09!
1/
1-
1+
1)
1@
1P"
1!#
0*#
0x"
1^!
1p!
1#"
1N!
0@!
1w"
0r"
0T"
0^"
0h"
1`!
0i!
1r!
0z!
1%"
1P!
0W!
1C!
0X!
0{!
0j!
#190000
0%
0i
0o
0p
#200000
1%
1i
1o
1p
0}
06"
15"
0>"
1="
0<"
1;"
1a!
0:"
19"
0y!
08"
17"
06#
1G"
08#
19#
0H"
0:#
1;#
0<#
1=#
0E#
1F#
1M"
1q
0#!
0x
1G!
1r
1z
0$!
1'!
0%!
0/!
1I!
1&"
0C!
0F!
0P!
1W!
1X!
0_!
0`!
1i!
1b!
1j!
0q!
0r!
1z!
1{!
0$"
0%"
0N"
0/#
1|"
1,#
0&#
0'#
1}"
1^
0_
1`
0a
1b
0c
1d
0e
1\
0]
1%"
0{!
1$"
1r!
0z!
0j!
1q!
1`!
0i!
0X!
1_!
1(!
1$!
0'!
0^!
0<!
0D!
0E!
0&!
0p!
0#"
1+"
07
16
05
14
03
12
01
10
0@
1?
0(!
0`!
1i!
1j!
0q!
0r!
1z!
1{!
0$"
0%"
0!#
1T"
1^"
1*#
1x"
1h"
1`!
19!
0N!
0{!
1$"
0j!
1q!
1r"
0P"
1r!
1%"
1@!
1P!
0w"
1C!
0O!
0P!
#210000
0%
0i
0o
0p
#220000
1%
1i
1o
1p
1}
16"
0F"
1E"
0D"
1C"
0B"
1A"
0@"
1?"
0F#
0M"
0r
0z
1{
1~
1%!
0I!
0&"
0q
1#!
1x
0G!
0}"
1N"
1/#
0,#
0)#
0%#
1&#
1'#
1M
0N
1O
0P
1Q
0R
1S
0T
1]
0$!
1'!
1|
0("
0!!
1&!
0+"
09!
0/
1.
0-
1,
0+
1*
0)
1(
1@
1(!
1P"
1!#
0*#
1(#
1##
1"!
0@!
1w"
0C!
1O!
1P!
#230000
0%
0i
0o
0p
#240000
1%
1i
1o
1p
#250000
0%
0i
0o
0p
#260000
1%
1i
1o
1p
#270000
0%
0i
0o
0p
#280000
1%
1i
1o
1p
#290000
0%
0i
0o
0p
#300000
1%
1i
1o
1p
#310000
0%
0i
0o
0p
#320000
1%
1i
1o
1p
#330000
0%
0i
0o
0p
#340000
1%
1i
1o
1p
#350000
0%
0i
0o
0p
#360000
1%
1i
1o
1p
#370000
0%
0i
0o
0p
#380000
1%
1i
1o
1p
#390000
0%
0i
0o
0p
#400000
1%
1i
1o
1p
#410000
0%
0i
0o
0p
#420000
1%
1i
1o
1p
#430000
0%
0i
0o
0p
#440000
1%
1i
1o
1p
#450000
0%
0i
0o
0p
#460000
1%
1i
1o
1p
#470000
0%
0i
0o
0p
#480000
1%
1i
1o
1p
#490000
0%
0i
0o
0p
#500000
1%
1i
1o
1p
#510000
0%
0i
0o
0p
#520000
1%
1i
1o
1p
#530000
0%
0i
0o
0p
#540000
1%
1i
1o
1p
#550000
0%
0i
0o
0p
#560000
1%
1i
1o
1p
#570000
0%
0i
0o
0p
#580000
1%
1i
1o
1p
#590000
0%
0i
0o
0p
#600000
1%
1i
1o
1p
#610000
0%
0i
0o
0p
#620000
1%
1i
1o
1p
#630000
0%
0i
0o
0p
#640000
1%
1i
1o
1p
#650000
0%
0i
0o
0p
#660000
1%
1i
1o
1p
#670000
0%
0i
0o
0p
#680000
1%
1i
1o
1p
#690000
0%
0i
0o
0p
#700000
1%
1i
1o
1p
#710000
0%
0i
0o
0p
#720000
1%
1i
1o
1p
#730000
0%
0i
0o
0p
#740000
1%
1i
1o
1p
#750000
0%
0i
0o
0p
#760000
1%
1i
1o
1p
#770000
0%
0i
0o
0p
#780000
1%
1i
1o
1p
#790000
0%
0i
0o
0p
#800000
1%
1i
1o
1p
#810000
0%
0i
0o
0p
#820000
1%
1i
1o
1p
#830000
0%
0i
0o
0p
#840000
1%
1i
1o
1p
#850000
0%
0i
0o
0p
#860000
1%
1i
1o
1p
#870000
0%
0i
0o
0p
#880000
1%
1i
1o
1p
#890000
0%
0i
0o
0p
#900000
1%
1i
1o
1p
#910000
0%
0i
0o
0p
#920000
1%
1i
1o
1p
#930000
0%
0i
0o
0p
#940000
1%
1i
1o
1p
#950000
0%
0i
0o
0p
#960000
1%
1i
1o
1p
#970000
0%
0i
0o
0p
#980000
1%
1i
1o
1p
#990000
0%
0i
0o
0p
#1000000
