
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08008000  08008000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001940  080081c4  080081c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08009b04  08009b04  00002b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b14  08009b14  00003010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009b14  08009b14  00002b14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b1c  08009b1c  00003010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b1c  08009b1c  00002b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009b20  08009b20  00002b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08009b24  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000010  08009b34  00003010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  08009b34  00003030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004112  00000000  00000000  00003040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001098  00000000  00000000  00007152  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000480  00000000  00000000  000081f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000342  00000000  00000000  00008670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fd19  00000000  00000000  000089b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006303  00000000  00000000  000286cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c20d9  00000000  00000000  0002e9ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f0aa7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000106c  00000000  00000000  000f0aec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  000f1b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080081c4 <__do_global_dtors_aux>:
 80081c4:	b510      	push	{r4, lr}
 80081c6:	4c05      	ldr	r4, [pc, #20]	@ (80081dc <__do_global_dtors_aux+0x18>)
 80081c8:	7823      	ldrb	r3, [r4, #0]
 80081ca:	b933      	cbnz	r3, 80081da <__do_global_dtors_aux+0x16>
 80081cc:	4b04      	ldr	r3, [pc, #16]	@ (80081e0 <__do_global_dtors_aux+0x1c>)
 80081ce:	b113      	cbz	r3, 80081d6 <__do_global_dtors_aux+0x12>
 80081d0:	4804      	ldr	r0, [pc, #16]	@ (80081e4 <__do_global_dtors_aux+0x20>)
 80081d2:	f3af 8000 	nop.w
 80081d6:	2301      	movs	r3, #1
 80081d8:	7023      	strb	r3, [r4, #0]
 80081da:	bd10      	pop	{r4, pc}
 80081dc:	20000010 	.word	0x20000010
 80081e0:	00000000 	.word	0x00000000
 80081e4:	08009aec 	.word	0x08009aec

080081e8 <frame_dummy>:
 80081e8:	b508      	push	{r3, lr}
 80081ea:	4b03      	ldr	r3, [pc, #12]	@ (80081f8 <frame_dummy+0x10>)
 80081ec:	b11b      	cbz	r3, 80081f6 <frame_dummy+0xe>
 80081ee:	4903      	ldr	r1, [pc, #12]	@ (80081fc <frame_dummy+0x14>)
 80081f0:	4803      	ldr	r0, [pc, #12]	@ (8008200 <frame_dummy+0x18>)
 80081f2:	f3af 8000 	nop.w
 80081f6:	bd08      	pop	{r3, pc}
 80081f8:	00000000 	.word	0x00000000
 80081fc:	20000014 	.word	0x20000014
 8008200:	08009aec 	.word	0x08009aec

08008204 <__aeabi_uldivmod>:
 8008204:	b953      	cbnz	r3, 800821c <__aeabi_uldivmod+0x18>
 8008206:	b94a      	cbnz	r2, 800821c <__aeabi_uldivmod+0x18>
 8008208:	2900      	cmp	r1, #0
 800820a:	bf08      	it	eq
 800820c:	2800      	cmpeq	r0, #0
 800820e:	bf1c      	itt	ne
 8008210:	f04f 31ff 	movne.w	r1, #4294967295
 8008214:	f04f 30ff 	movne.w	r0, #4294967295
 8008218:	f000 b988 	b.w	800852c <__aeabi_idiv0>
 800821c:	f1ad 0c08 	sub.w	ip, sp, #8
 8008220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008224:	f000 f806 	bl	8008234 <__udivmoddi4>
 8008228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800822c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008230:	b004      	add	sp, #16
 8008232:	4770      	bx	lr

08008234 <__udivmoddi4>:
 8008234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008238:	9d08      	ldr	r5, [sp, #32]
 800823a:	468e      	mov	lr, r1
 800823c:	4604      	mov	r4, r0
 800823e:	4688      	mov	r8, r1
 8008240:	2b00      	cmp	r3, #0
 8008242:	d14a      	bne.n	80082da <__udivmoddi4+0xa6>
 8008244:	428a      	cmp	r2, r1
 8008246:	4617      	mov	r7, r2
 8008248:	d962      	bls.n	8008310 <__udivmoddi4+0xdc>
 800824a:	fab2 f682 	clz	r6, r2
 800824e:	b14e      	cbz	r6, 8008264 <__udivmoddi4+0x30>
 8008250:	f1c6 0320 	rsb	r3, r6, #32
 8008254:	fa01 f806 	lsl.w	r8, r1, r6
 8008258:	fa20 f303 	lsr.w	r3, r0, r3
 800825c:	40b7      	lsls	r7, r6
 800825e:	ea43 0808 	orr.w	r8, r3, r8
 8008262:	40b4      	lsls	r4, r6
 8008264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8008268:	fa1f fc87 	uxth.w	ip, r7
 800826c:	fbb8 f1fe 	udiv	r1, r8, lr
 8008270:	0c23      	lsrs	r3, r4, #16
 8008272:	fb0e 8811 	mls	r8, lr, r1, r8
 8008276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800827a:	fb01 f20c 	mul.w	r2, r1, ip
 800827e:	429a      	cmp	r2, r3
 8008280:	d909      	bls.n	8008296 <__udivmoddi4+0x62>
 8008282:	18fb      	adds	r3, r7, r3
 8008284:	f101 30ff 	add.w	r0, r1, #4294967295
 8008288:	f080 80ea 	bcs.w	8008460 <__udivmoddi4+0x22c>
 800828c:	429a      	cmp	r2, r3
 800828e:	f240 80e7 	bls.w	8008460 <__udivmoddi4+0x22c>
 8008292:	3902      	subs	r1, #2
 8008294:	443b      	add	r3, r7
 8008296:	1a9a      	subs	r2, r3, r2
 8008298:	b2a3      	uxth	r3, r4
 800829a:	fbb2 f0fe 	udiv	r0, r2, lr
 800829e:	fb0e 2210 	mls	r2, lr, r0, r2
 80082a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80082aa:	459c      	cmp	ip, r3
 80082ac:	d909      	bls.n	80082c2 <__udivmoddi4+0x8e>
 80082ae:	18fb      	adds	r3, r7, r3
 80082b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80082b4:	f080 80d6 	bcs.w	8008464 <__udivmoddi4+0x230>
 80082b8:	459c      	cmp	ip, r3
 80082ba:	f240 80d3 	bls.w	8008464 <__udivmoddi4+0x230>
 80082be:	443b      	add	r3, r7
 80082c0:	3802      	subs	r0, #2
 80082c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80082c6:	eba3 030c 	sub.w	r3, r3, ip
 80082ca:	2100      	movs	r1, #0
 80082cc:	b11d      	cbz	r5, 80082d6 <__udivmoddi4+0xa2>
 80082ce:	40f3      	lsrs	r3, r6
 80082d0:	2200      	movs	r2, #0
 80082d2:	e9c5 3200 	strd	r3, r2, [r5]
 80082d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082da:	428b      	cmp	r3, r1
 80082dc:	d905      	bls.n	80082ea <__udivmoddi4+0xb6>
 80082de:	b10d      	cbz	r5, 80082e4 <__udivmoddi4+0xb0>
 80082e0:	e9c5 0100 	strd	r0, r1, [r5]
 80082e4:	2100      	movs	r1, #0
 80082e6:	4608      	mov	r0, r1
 80082e8:	e7f5      	b.n	80082d6 <__udivmoddi4+0xa2>
 80082ea:	fab3 f183 	clz	r1, r3
 80082ee:	2900      	cmp	r1, #0
 80082f0:	d146      	bne.n	8008380 <__udivmoddi4+0x14c>
 80082f2:	4573      	cmp	r3, lr
 80082f4:	d302      	bcc.n	80082fc <__udivmoddi4+0xc8>
 80082f6:	4282      	cmp	r2, r0
 80082f8:	f200 8105 	bhi.w	8008506 <__udivmoddi4+0x2d2>
 80082fc:	1a84      	subs	r4, r0, r2
 80082fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8008302:	2001      	movs	r0, #1
 8008304:	4690      	mov	r8, r2
 8008306:	2d00      	cmp	r5, #0
 8008308:	d0e5      	beq.n	80082d6 <__udivmoddi4+0xa2>
 800830a:	e9c5 4800 	strd	r4, r8, [r5]
 800830e:	e7e2      	b.n	80082d6 <__udivmoddi4+0xa2>
 8008310:	2a00      	cmp	r2, #0
 8008312:	f000 8090 	beq.w	8008436 <__udivmoddi4+0x202>
 8008316:	fab2 f682 	clz	r6, r2
 800831a:	2e00      	cmp	r6, #0
 800831c:	f040 80a4 	bne.w	8008468 <__udivmoddi4+0x234>
 8008320:	1a8a      	subs	r2, r1, r2
 8008322:	0c03      	lsrs	r3, r0, #16
 8008324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8008328:	b280      	uxth	r0, r0
 800832a:	b2bc      	uxth	r4, r7
 800832c:	2101      	movs	r1, #1
 800832e:	fbb2 fcfe 	udiv	ip, r2, lr
 8008332:	fb0e 221c 	mls	r2, lr, ip, r2
 8008336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800833a:	fb04 f20c 	mul.w	r2, r4, ip
 800833e:	429a      	cmp	r2, r3
 8008340:	d907      	bls.n	8008352 <__udivmoddi4+0x11e>
 8008342:	18fb      	adds	r3, r7, r3
 8008344:	f10c 38ff 	add.w	r8, ip, #4294967295
 8008348:	d202      	bcs.n	8008350 <__udivmoddi4+0x11c>
 800834a:	429a      	cmp	r2, r3
 800834c:	f200 80e0 	bhi.w	8008510 <__udivmoddi4+0x2dc>
 8008350:	46c4      	mov	ip, r8
 8008352:	1a9b      	subs	r3, r3, r2
 8008354:	fbb3 f2fe 	udiv	r2, r3, lr
 8008358:	fb0e 3312 	mls	r3, lr, r2, r3
 800835c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8008360:	fb02 f404 	mul.w	r4, r2, r4
 8008364:	429c      	cmp	r4, r3
 8008366:	d907      	bls.n	8008378 <__udivmoddi4+0x144>
 8008368:	18fb      	adds	r3, r7, r3
 800836a:	f102 30ff 	add.w	r0, r2, #4294967295
 800836e:	d202      	bcs.n	8008376 <__udivmoddi4+0x142>
 8008370:	429c      	cmp	r4, r3
 8008372:	f200 80ca 	bhi.w	800850a <__udivmoddi4+0x2d6>
 8008376:	4602      	mov	r2, r0
 8008378:	1b1b      	subs	r3, r3, r4
 800837a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800837e:	e7a5      	b.n	80082cc <__udivmoddi4+0x98>
 8008380:	f1c1 0620 	rsb	r6, r1, #32
 8008384:	408b      	lsls	r3, r1
 8008386:	fa22 f706 	lsr.w	r7, r2, r6
 800838a:	431f      	orrs	r7, r3
 800838c:	fa0e f401 	lsl.w	r4, lr, r1
 8008390:	fa20 f306 	lsr.w	r3, r0, r6
 8008394:	fa2e fe06 	lsr.w	lr, lr, r6
 8008398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800839c:	4323      	orrs	r3, r4
 800839e:	fa00 f801 	lsl.w	r8, r0, r1
 80083a2:	fa1f fc87 	uxth.w	ip, r7
 80083a6:	fbbe f0f9 	udiv	r0, lr, r9
 80083aa:	0c1c      	lsrs	r4, r3, #16
 80083ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80083b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80083b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80083b8:	45a6      	cmp	lr, r4
 80083ba:	fa02 f201 	lsl.w	r2, r2, r1
 80083be:	d909      	bls.n	80083d4 <__udivmoddi4+0x1a0>
 80083c0:	193c      	adds	r4, r7, r4
 80083c2:	f100 3aff 	add.w	sl, r0, #4294967295
 80083c6:	f080 809c 	bcs.w	8008502 <__udivmoddi4+0x2ce>
 80083ca:	45a6      	cmp	lr, r4
 80083cc:	f240 8099 	bls.w	8008502 <__udivmoddi4+0x2ce>
 80083d0:	3802      	subs	r0, #2
 80083d2:	443c      	add	r4, r7
 80083d4:	eba4 040e 	sub.w	r4, r4, lr
 80083d8:	fa1f fe83 	uxth.w	lr, r3
 80083dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80083e0:	fb09 4413 	mls	r4, r9, r3, r4
 80083e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80083e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80083ec:	45a4      	cmp	ip, r4
 80083ee:	d908      	bls.n	8008402 <__udivmoddi4+0x1ce>
 80083f0:	193c      	adds	r4, r7, r4
 80083f2:	f103 3eff 	add.w	lr, r3, #4294967295
 80083f6:	f080 8082 	bcs.w	80084fe <__udivmoddi4+0x2ca>
 80083fa:	45a4      	cmp	ip, r4
 80083fc:	d97f      	bls.n	80084fe <__udivmoddi4+0x2ca>
 80083fe:	3b02      	subs	r3, #2
 8008400:	443c      	add	r4, r7
 8008402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8008406:	eba4 040c 	sub.w	r4, r4, ip
 800840a:	fba0 ec02 	umull	lr, ip, r0, r2
 800840e:	4564      	cmp	r4, ip
 8008410:	4673      	mov	r3, lr
 8008412:	46e1      	mov	r9, ip
 8008414:	d362      	bcc.n	80084dc <__udivmoddi4+0x2a8>
 8008416:	d05f      	beq.n	80084d8 <__udivmoddi4+0x2a4>
 8008418:	b15d      	cbz	r5, 8008432 <__udivmoddi4+0x1fe>
 800841a:	ebb8 0203 	subs.w	r2, r8, r3
 800841e:	eb64 0409 	sbc.w	r4, r4, r9
 8008422:	fa04 f606 	lsl.w	r6, r4, r6
 8008426:	fa22 f301 	lsr.w	r3, r2, r1
 800842a:	431e      	orrs	r6, r3
 800842c:	40cc      	lsrs	r4, r1
 800842e:	e9c5 6400 	strd	r6, r4, [r5]
 8008432:	2100      	movs	r1, #0
 8008434:	e74f      	b.n	80082d6 <__udivmoddi4+0xa2>
 8008436:	fbb1 fcf2 	udiv	ip, r1, r2
 800843a:	0c01      	lsrs	r1, r0, #16
 800843c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8008440:	b280      	uxth	r0, r0
 8008442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8008446:	463b      	mov	r3, r7
 8008448:	4638      	mov	r0, r7
 800844a:	463c      	mov	r4, r7
 800844c:	46b8      	mov	r8, r7
 800844e:	46be      	mov	lr, r7
 8008450:	2620      	movs	r6, #32
 8008452:	fbb1 f1f7 	udiv	r1, r1, r7
 8008456:	eba2 0208 	sub.w	r2, r2, r8
 800845a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800845e:	e766      	b.n	800832e <__udivmoddi4+0xfa>
 8008460:	4601      	mov	r1, r0
 8008462:	e718      	b.n	8008296 <__udivmoddi4+0x62>
 8008464:	4610      	mov	r0, r2
 8008466:	e72c      	b.n	80082c2 <__udivmoddi4+0x8e>
 8008468:	f1c6 0220 	rsb	r2, r6, #32
 800846c:	fa2e f302 	lsr.w	r3, lr, r2
 8008470:	40b7      	lsls	r7, r6
 8008472:	40b1      	lsls	r1, r6
 8008474:	fa20 f202 	lsr.w	r2, r0, r2
 8008478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800847c:	430a      	orrs	r2, r1
 800847e:	fbb3 f8fe 	udiv	r8, r3, lr
 8008482:	b2bc      	uxth	r4, r7
 8008484:	fb0e 3318 	mls	r3, lr, r8, r3
 8008488:	0c11      	lsrs	r1, r2, #16
 800848a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800848e:	fb08 f904 	mul.w	r9, r8, r4
 8008492:	40b0      	lsls	r0, r6
 8008494:	4589      	cmp	r9, r1
 8008496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800849a:	b280      	uxth	r0, r0
 800849c:	d93e      	bls.n	800851c <__udivmoddi4+0x2e8>
 800849e:	1879      	adds	r1, r7, r1
 80084a0:	f108 3cff 	add.w	ip, r8, #4294967295
 80084a4:	d201      	bcs.n	80084aa <__udivmoddi4+0x276>
 80084a6:	4589      	cmp	r9, r1
 80084a8:	d81f      	bhi.n	80084ea <__udivmoddi4+0x2b6>
 80084aa:	eba1 0109 	sub.w	r1, r1, r9
 80084ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80084b2:	fb09 f804 	mul.w	r8, r9, r4
 80084b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80084ba:	b292      	uxth	r2, r2
 80084bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80084c0:	4542      	cmp	r2, r8
 80084c2:	d229      	bcs.n	8008518 <__udivmoddi4+0x2e4>
 80084c4:	18ba      	adds	r2, r7, r2
 80084c6:	f109 31ff 	add.w	r1, r9, #4294967295
 80084ca:	d2c4      	bcs.n	8008456 <__udivmoddi4+0x222>
 80084cc:	4542      	cmp	r2, r8
 80084ce:	d2c2      	bcs.n	8008456 <__udivmoddi4+0x222>
 80084d0:	f1a9 0102 	sub.w	r1, r9, #2
 80084d4:	443a      	add	r2, r7
 80084d6:	e7be      	b.n	8008456 <__udivmoddi4+0x222>
 80084d8:	45f0      	cmp	r8, lr
 80084da:	d29d      	bcs.n	8008418 <__udivmoddi4+0x1e4>
 80084dc:	ebbe 0302 	subs.w	r3, lr, r2
 80084e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80084e4:	3801      	subs	r0, #1
 80084e6:	46e1      	mov	r9, ip
 80084e8:	e796      	b.n	8008418 <__udivmoddi4+0x1e4>
 80084ea:	eba7 0909 	sub.w	r9, r7, r9
 80084ee:	4449      	add	r1, r9
 80084f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80084f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80084f8:	fb09 f804 	mul.w	r8, r9, r4
 80084fc:	e7db      	b.n	80084b6 <__udivmoddi4+0x282>
 80084fe:	4673      	mov	r3, lr
 8008500:	e77f      	b.n	8008402 <__udivmoddi4+0x1ce>
 8008502:	4650      	mov	r0, sl
 8008504:	e766      	b.n	80083d4 <__udivmoddi4+0x1a0>
 8008506:	4608      	mov	r0, r1
 8008508:	e6fd      	b.n	8008306 <__udivmoddi4+0xd2>
 800850a:	443b      	add	r3, r7
 800850c:	3a02      	subs	r2, #2
 800850e:	e733      	b.n	8008378 <__udivmoddi4+0x144>
 8008510:	f1ac 0c02 	sub.w	ip, ip, #2
 8008514:	443b      	add	r3, r7
 8008516:	e71c      	b.n	8008352 <__udivmoddi4+0x11e>
 8008518:	4649      	mov	r1, r9
 800851a:	e79c      	b.n	8008456 <__udivmoddi4+0x222>
 800851c:	eba1 0109 	sub.w	r1, r1, r9
 8008520:	46c4      	mov	ip, r8
 8008522:	fbb1 f9fe 	udiv	r9, r1, lr
 8008526:	fb09 f804 	mul.w	r8, r9, r4
 800852a:	e7c4      	b.n	80084b6 <__udivmoddi4+0x282>

0800852c <__aeabi_idiv0>:
 800852c:	4770      	bx	lr
 800852e:	bf00      	nop

08008530 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008534:	f000 f99e 	bl	8008874 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008538:	f000 f828 	bl	800858c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800853c:	f000 f892 	bl	8008664 <MX_GPIO_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET){
 8008540:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8008544:	480e      	ldr	r0, [pc, #56]	@ (8008580 <main+0x50>)
 8008546:	f000 fca5 	bl	8008e94 <HAL_GPIO_ReadPin>
 800854a:	4603      	mov	r3, r0
 800854c:	2b00      	cmp	r3, #0
 800854e:	d10c      	bne.n	800856a <main+0x3a>
		  counter -=100;
 8008550:	4b0c      	ldr	r3, [pc, #48]	@ (8008584 <main+0x54>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	3b64      	subs	r3, #100	@ 0x64
 8008556:	4a0b      	ldr	r2, [pc, #44]	@ (8008584 <main+0x54>)
 8008558:	6013      	str	r3, [r2, #0]
		  if (counter <= 0) counter = 500;
 800855a:	4b0a      	ldr	r3, [pc, #40]	@ (8008584 <main+0x54>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d103      	bne.n	800856a <main+0x3a>
 8008562:	4b08      	ldr	r3, [pc, #32]	@ (8008584 <main+0x54>)
 8008564:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8008568:	601a      	str	r2, [r3, #0]
	  }
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800856a:	2120      	movs	r1, #32
 800856c:	4806      	ldr	r0, [pc, #24]	@ (8008588 <main+0x58>)
 800856e:	f000 fcc2 	bl	8008ef6 <HAL_GPIO_TogglePin>
	  HAL_Delay(counter);
 8008572:	4b04      	ldr	r3, [pc, #16]	@ (8008584 <main+0x54>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4618      	mov	r0, r3
 8008578:	f000 f9ee 	bl	8008958 <HAL_Delay>
	  if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET){
 800857c:	e7e0      	b.n	8008540 <main+0x10>
 800857e:	bf00      	nop
 8008580:	40020800 	.word	0x40020800
 8008584:	20000000 	.word	0x20000000
 8008588:	40020000 	.word	0x40020000

0800858c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b094      	sub	sp, #80	@ 0x50
 8008590:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008592:	f107 031c 	add.w	r3, r7, #28
 8008596:	2234      	movs	r2, #52	@ 0x34
 8008598:	2100      	movs	r1, #0
 800859a:	4618      	mov	r0, r3
 800859c:	f001 fa7a 	bl	8009a94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80085a0:	f107 0308 	add.w	r3, r7, #8
 80085a4:	2200      	movs	r2, #0
 80085a6:	601a      	str	r2, [r3, #0]
 80085a8:	605a      	str	r2, [r3, #4]
 80085aa:	609a      	str	r2, [r3, #8]
 80085ac:	60da      	str	r2, [r3, #12]
 80085ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80085b0:	2300      	movs	r3, #0
 80085b2:	607b      	str	r3, [r7, #4]
 80085b4:	4b29      	ldr	r3, [pc, #164]	@ (800865c <SystemClock_Config+0xd0>)
 80085b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085b8:	4a28      	ldr	r2, [pc, #160]	@ (800865c <SystemClock_Config+0xd0>)
 80085ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80085be:	6413      	str	r3, [r2, #64]	@ 0x40
 80085c0:	4b26      	ldr	r3, [pc, #152]	@ (800865c <SystemClock_Config+0xd0>)
 80085c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80085c8:	607b      	str	r3, [r7, #4]
 80085ca:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80085cc:	2300      	movs	r3, #0
 80085ce:	603b      	str	r3, [r7, #0]
 80085d0:	4b23      	ldr	r3, [pc, #140]	@ (8008660 <SystemClock_Config+0xd4>)
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80085d8:	4a21      	ldr	r2, [pc, #132]	@ (8008660 <SystemClock_Config+0xd4>)
 80085da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80085de:	6013      	str	r3, [r2, #0]
 80085e0:	4b1f      	ldr	r3, [pc, #124]	@ (8008660 <SystemClock_Config+0xd4>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80085e8:	603b      	str	r3, [r7, #0]
 80085ea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80085ec:	2301      	movs	r3, #1
 80085ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80085f0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80085f4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80085f6:	2302      	movs	r3, #2
 80085f8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80085fa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80085fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8008600:	2304      	movs	r3, #4
 8008602:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 84;
 8008604:	2354      	movs	r3, #84	@ 0x54
 8008606:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8008608:	2302      	movs	r3, #2
 800860a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800860c:	2302      	movs	r3, #2
 800860e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8008610:	2302      	movs	r3, #2
 8008612:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008614:	f107 031c 	add.w	r3, r7, #28
 8008618:	4618      	mov	r0, r3
 800861a:	f000 ff9d 	bl	8009558 <HAL_RCC_OscConfig>
 800861e:	4603      	mov	r3, r0
 8008620:	2b00      	cmp	r3, #0
 8008622:	d001      	beq.n	8008628 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8008624:	f000 f88c 	bl	8008740 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008628:	230f      	movs	r3, #15
 800862a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800862c:	2302      	movs	r3, #2
 800862e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008630:	2300      	movs	r3, #0
 8008632:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8008634:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008638:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800863a:	2300      	movs	r3, #0
 800863c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800863e:	f107 0308 	add.w	r3, r7, #8
 8008642:	2102      	movs	r1, #2
 8008644:	4618      	mov	r0, r3
 8008646:	f000 fc71 	bl	8008f2c <HAL_RCC_ClockConfig>
 800864a:	4603      	mov	r3, r0
 800864c:	2b00      	cmp	r3, #0
 800864e:	d001      	beq.n	8008654 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8008650:	f000 f876 	bl	8008740 <Error_Handler>
  }
}
 8008654:	bf00      	nop
 8008656:	3750      	adds	r7, #80	@ 0x50
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}
 800865c:	40023800 	.word	0x40023800
 8008660:	40007000 	.word	0x40007000

08008664 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b08a      	sub	sp, #40	@ 0x28
 8008668:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800866a:	f107 0314 	add.w	r3, r7, #20
 800866e:	2200      	movs	r2, #0
 8008670:	601a      	str	r2, [r3, #0]
 8008672:	605a      	str	r2, [r3, #4]
 8008674:	609a      	str	r2, [r3, #8]
 8008676:	60da      	str	r2, [r3, #12]
 8008678:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800867a:	2300      	movs	r3, #0
 800867c:	613b      	str	r3, [r7, #16]
 800867e:	4b2d      	ldr	r3, [pc, #180]	@ (8008734 <MX_GPIO_Init+0xd0>)
 8008680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008682:	4a2c      	ldr	r2, [pc, #176]	@ (8008734 <MX_GPIO_Init+0xd0>)
 8008684:	f043 0304 	orr.w	r3, r3, #4
 8008688:	6313      	str	r3, [r2, #48]	@ 0x30
 800868a:	4b2a      	ldr	r3, [pc, #168]	@ (8008734 <MX_GPIO_Init+0xd0>)
 800868c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800868e:	f003 0304 	and.w	r3, r3, #4
 8008692:	613b      	str	r3, [r7, #16]
 8008694:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8008696:	2300      	movs	r3, #0
 8008698:	60fb      	str	r3, [r7, #12]
 800869a:	4b26      	ldr	r3, [pc, #152]	@ (8008734 <MX_GPIO_Init+0xd0>)
 800869c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800869e:	4a25      	ldr	r2, [pc, #148]	@ (8008734 <MX_GPIO_Init+0xd0>)
 80086a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80086a6:	4b23      	ldr	r3, [pc, #140]	@ (8008734 <MX_GPIO_Init+0xd0>)
 80086a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086ae:	60fb      	str	r3, [r7, #12]
 80086b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80086b2:	2300      	movs	r3, #0
 80086b4:	60bb      	str	r3, [r7, #8]
 80086b6:	4b1f      	ldr	r3, [pc, #124]	@ (8008734 <MX_GPIO_Init+0xd0>)
 80086b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086ba:	4a1e      	ldr	r2, [pc, #120]	@ (8008734 <MX_GPIO_Init+0xd0>)
 80086bc:	f043 0301 	orr.w	r3, r3, #1
 80086c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80086c2:	4b1c      	ldr	r3, [pc, #112]	@ (8008734 <MX_GPIO_Init+0xd0>)
 80086c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086c6:	f003 0301 	and.w	r3, r3, #1
 80086ca:	60bb      	str	r3, [r7, #8]
 80086cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80086ce:	2300      	movs	r3, #0
 80086d0:	607b      	str	r3, [r7, #4]
 80086d2:	4b18      	ldr	r3, [pc, #96]	@ (8008734 <MX_GPIO_Init+0xd0>)
 80086d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086d6:	4a17      	ldr	r2, [pc, #92]	@ (8008734 <MX_GPIO_Init+0xd0>)
 80086d8:	f043 0302 	orr.w	r3, r3, #2
 80086dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80086de:	4b15      	ldr	r3, [pc, #84]	@ (8008734 <MX_GPIO_Init+0xd0>)
 80086e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086e2:	f003 0302 	and.w	r3, r3, #2
 80086e6:	607b      	str	r3, [r7, #4]
 80086e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80086ea:	2200      	movs	r2, #0
 80086ec:	2120      	movs	r1, #32
 80086ee:	4812      	ldr	r0, [pc, #72]	@ (8008738 <MX_GPIO_Init+0xd4>)
 80086f0:	f000 fbe8 	bl	8008ec4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80086f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80086f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80086fa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80086fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008700:	2300      	movs	r3, #0
 8008702:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8008704:	f107 0314 	add.w	r3, r7, #20
 8008708:	4619      	mov	r1, r3
 800870a:	480c      	ldr	r0, [pc, #48]	@ (800873c <MX_GPIO_Init+0xd8>)
 800870c:	f000 fa2e 	bl	8008b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8008710:	2320      	movs	r3, #32
 8008712:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008714:	2301      	movs	r3, #1
 8008716:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008718:	2300      	movs	r3, #0
 800871a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800871c:	2300      	movs	r3, #0
 800871e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8008720:	f107 0314 	add.w	r3, r7, #20
 8008724:	4619      	mov	r1, r3
 8008726:	4804      	ldr	r0, [pc, #16]	@ (8008738 <MX_GPIO_Init+0xd4>)
 8008728:	f000 fa20 	bl	8008b6c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800872c:	bf00      	nop
 800872e:	3728      	adds	r7, #40	@ 0x28
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}
 8008734:	40023800 	.word	0x40023800
 8008738:	40020000 	.word	0x40020000
 800873c:	40020800 	.word	0x40020800

08008740 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008740:	b480      	push	{r7}
 8008742:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8008744:	b672      	cpsid	i
}
 8008746:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008748:	bf00      	nop
 800874a:	e7fd      	b.n	8008748 <Error_Handler+0x8>

0800874c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b082      	sub	sp, #8
 8008750:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008752:	2300      	movs	r3, #0
 8008754:	607b      	str	r3, [r7, #4]
 8008756:	4b10      	ldr	r3, [pc, #64]	@ (8008798 <HAL_MspInit+0x4c>)
 8008758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800875a:	4a0f      	ldr	r2, [pc, #60]	@ (8008798 <HAL_MspInit+0x4c>)
 800875c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008760:	6453      	str	r3, [r2, #68]	@ 0x44
 8008762:	4b0d      	ldr	r3, [pc, #52]	@ (8008798 <HAL_MspInit+0x4c>)
 8008764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008766:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800876a:	607b      	str	r3, [r7, #4]
 800876c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800876e:	2300      	movs	r3, #0
 8008770:	603b      	str	r3, [r7, #0]
 8008772:	4b09      	ldr	r3, [pc, #36]	@ (8008798 <HAL_MspInit+0x4c>)
 8008774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008776:	4a08      	ldr	r2, [pc, #32]	@ (8008798 <HAL_MspInit+0x4c>)
 8008778:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800877c:	6413      	str	r3, [r2, #64]	@ 0x40
 800877e:	4b06      	ldr	r3, [pc, #24]	@ (8008798 <HAL_MspInit+0x4c>)
 8008780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008782:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008786:	603b      	str	r3, [r7, #0]
 8008788:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800878a:	2007      	movs	r0, #7
 800878c:	f000 f9ba 	bl	8008b04 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008790:	bf00      	nop
 8008792:	3708      	adds	r7, #8
 8008794:	46bd      	mov	sp, r7
 8008796:	bd80      	pop	{r7, pc}
 8008798:	40023800 	.word	0x40023800

0800879c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800879c:	b480      	push	{r7}
 800879e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80087a0:	bf00      	nop
 80087a2:	e7fd      	b.n	80087a0 <NMI_Handler+0x4>

080087a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80087a4:	b480      	push	{r7}
 80087a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80087a8:	bf00      	nop
 80087aa:	e7fd      	b.n	80087a8 <HardFault_Handler+0x4>

080087ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80087ac:	b480      	push	{r7}
 80087ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80087b0:	bf00      	nop
 80087b2:	e7fd      	b.n	80087b0 <MemManage_Handler+0x4>

080087b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80087b4:	b480      	push	{r7}
 80087b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80087b8:	bf00      	nop
 80087ba:	e7fd      	b.n	80087b8 <BusFault_Handler+0x4>

080087bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80087bc:	b480      	push	{r7}
 80087be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80087c0:	bf00      	nop
 80087c2:	e7fd      	b.n	80087c0 <UsageFault_Handler+0x4>

080087c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80087c4:	b480      	push	{r7}
 80087c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80087c8:	bf00      	nop
 80087ca:	46bd      	mov	sp, r7
 80087cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d0:	4770      	bx	lr

080087d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80087d2:	b480      	push	{r7}
 80087d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80087d6:	bf00      	nop
 80087d8:	46bd      	mov	sp, r7
 80087da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087de:	4770      	bx	lr

080087e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80087e0:	b480      	push	{r7}
 80087e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80087e4:	bf00      	nop
 80087e6:	46bd      	mov	sp, r7
 80087e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ec:	4770      	bx	lr

080087ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80087ee:	b580      	push	{r7, lr}
 80087f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80087f2:	f000 f891 	bl	8008918 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80087f6:	bf00      	nop
 80087f8:	bd80      	pop	{r7, pc}
	...

080087fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80087fc:	b480      	push	{r7}
 80087fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008800:	4b06      	ldr	r3, [pc, #24]	@ (800881c <SystemInit+0x20>)
 8008802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008806:	4a05      	ldr	r2, [pc, #20]	@ (800881c <SystemInit+0x20>)
 8008808:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800880c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008810:	bf00      	nop
 8008812:	46bd      	mov	sp, r7
 8008814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008818:	4770      	bx	lr
 800881a:	bf00      	nop
 800881c:	e000ed00 	.word	0xe000ed00

08008820 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8008820:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8008858 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8008824:	f7ff ffea 	bl	80087fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8008828:	480c      	ldr	r0, [pc, #48]	@ (800885c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800882a:	490d      	ldr	r1, [pc, #52]	@ (8008860 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800882c:	4a0d      	ldr	r2, [pc, #52]	@ (8008864 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800882e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008830:	e002      	b.n	8008838 <LoopCopyDataInit>

08008832 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008832:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008834:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008836:	3304      	adds	r3, #4

08008838 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008838:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800883a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800883c:	d3f9      	bcc.n	8008832 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800883e:	4a0a      	ldr	r2, [pc, #40]	@ (8008868 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8008840:	4c0a      	ldr	r4, [pc, #40]	@ (800886c <LoopFillZerobss+0x22>)
  movs r3, #0
 8008842:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008844:	e001      	b.n	800884a <LoopFillZerobss>

08008846 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008846:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008848:	3204      	adds	r2, #4

0800884a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800884a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800884c:	d3fb      	bcc.n	8008846 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800884e:	f001 f929 	bl	8009aa4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008852:	f7ff fe6d 	bl	8008530 <main>
  bx  lr    
 8008856:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8008858:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800885c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008860:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8008864:	08009b24 	.word	0x08009b24
  ldr r2, =_sbss
 8008868:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800886c:	20000030 	.word	0x20000030

08008870 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008870:	e7fe      	b.n	8008870 <ADC_IRQHandler>
	...

08008874 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008878:	4b0e      	ldr	r3, [pc, #56]	@ (80088b4 <HAL_Init+0x40>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4a0d      	ldr	r2, [pc, #52]	@ (80088b4 <HAL_Init+0x40>)
 800887e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008882:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8008884:	4b0b      	ldr	r3, [pc, #44]	@ (80088b4 <HAL_Init+0x40>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4a0a      	ldr	r2, [pc, #40]	@ (80088b4 <HAL_Init+0x40>)
 800888a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800888e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008890:	4b08      	ldr	r3, [pc, #32]	@ (80088b4 <HAL_Init+0x40>)
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	4a07      	ldr	r2, [pc, #28]	@ (80088b4 <HAL_Init+0x40>)
 8008896:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800889a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800889c:	2003      	movs	r0, #3
 800889e:	f000 f931 	bl	8008b04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80088a2:	2000      	movs	r0, #0
 80088a4:	f000 f808 	bl	80088b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80088a8:	f7ff ff50 	bl	800874c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80088ac:	2300      	movs	r3, #0
}
 80088ae:	4618      	mov	r0, r3
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	40023c00 	.word	0x40023c00

080088b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b082      	sub	sp, #8
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80088c0:	4b12      	ldr	r3, [pc, #72]	@ (800890c <HAL_InitTick+0x54>)
 80088c2:	681a      	ldr	r2, [r3, #0]
 80088c4:	4b12      	ldr	r3, [pc, #72]	@ (8008910 <HAL_InitTick+0x58>)
 80088c6:	781b      	ldrb	r3, [r3, #0]
 80088c8:	4619      	mov	r1, r3
 80088ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80088ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80088d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80088d6:	4618      	mov	r0, r3
 80088d8:	f000 f93b 	bl	8008b52 <HAL_SYSTICK_Config>
 80088dc:	4603      	mov	r3, r0
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d001      	beq.n	80088e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80088e2:	2301      	movs	r3, #1
 80088e4:	e00e      	b.n	8008904 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2b0f      	cmp	r3, #15
 80088ea:	d80a      	bhi.n	8008902 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80088ec:	2200      	movs	r2, #0
 80088ee:	6879      	ldr	r1, [r7, #4]
 80088f0:	f04f 30ff 	mov.w	r0, #4294967295
 80088f4:	f000 f911 	bl	8008b1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80088f8:	4a06      	ldr	r2, [pc, #24]	@ (8008914 <HAL_InitTick+0x5c>)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80088fe:	2300      	movs	r3, #0
 8008900:	e000      	b.n	8008904 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8008902:	2301      	movs	r3, #1
}
 8008904:	4618      	mov	r0, r3
 8008906:	3708      	adds	r7, #8
 8008908:	46bd      	mov	sp, r7
 800890a:	bd80      	pop	{r7, pc}
 800890c:	20000004 	.word	0x20000004
 8008910:	2000000c 	.word	0x2000000c
 8008914:	20000008 	.word	0x20000008

08008918 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008918:	b480      	push	{r7}
 800891a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800891c:	4b06      	ldr	r3, [pc, #24]	@ (8008938 <HAL_IncTick+0x20>)
 800891e:	781b      	ldrb	r3, [r3, #0]
 8008920:	461a      	mov	r2, r3
 8008922:	4b06      	ldr	r3, [pc, #24]	@ (800893c <HAL_IncTick+0x24>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4413      	add	r3, r2
 8008928:	4a04      	ldr	r2, [pc, #16]	@ (800893c <HAL_IncTick+0x24>)
 800892a:	6013      	str	r3, [r2, #0]
}
 800892c:	bf00      	nop
 800892e:	46bd      	mov	sp, r7
 8008930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008934:	4770      	bx	lr
 8008936:	bf00      	nop
 8008938:	2000000c 	.word	0x2000000c
 800893c:	2000002c 	.word	0x2000002c

08008940 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008940:	b480      	push	{r7}
 8008942:	af00      	add	r7, sp, #0
  return uwTick;
 8008944:	4b03      	ldr	r3, [pc, #12]	@ (8008954 <HAL_GetTick+0x14>)
 8008946:	681b      	ldr	r3, [r3, #0]
}
 8008948:	4618      	mov	r0, r3
 800894a:	46bd      	mov	sp, r7
 800894c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008950:	4770      	bx	lr
 8008952:	bf00      	nop
 8008954:	2000002c 	.word	0x2000002c

08008958 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b084      	sub	sp, #16
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008960:	f7ff ffee 	bl	8008940 <HAL_GetTick>
 8008964:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008970:	d005      	beq.n	800897e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008972:	4b0a      	ldr	r3, [pc, #40]	@ (800899c <HAL_Delay+0x44>)
 8008974:	781b      	ldrb	r3, [r3, #0]
 8008976:	461a      	mov	r2, r3
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	4413      	add	r3, r2
 800897c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800897e:	bf00      	nop
 8008980:	f7ff ffde 	bl	8008940 <HAL_GetTick>
 8008984:	4602      	mov	r2, r0
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	1ad3      	subs	r3, r2, r3
 800898a:	68fa      	ldr	r2, [r7, #12]
 800898c:	429a      	cmp	r2, r3
 800898e:	d8f7      	bhi.n	8008980 <HAL_Delay+0x28>
  {
  }
}
 8008990:	bf00      	nop
 8008992:	bf00      	nop
 8008994:	3710      	adds	r7, #16
 8008996:	46bd      	mov	sp, r7
 8008998:	bd80      	pop	{r7, pc}
 800899a:	bf00      	nop
 800899c:	2000000c 	.word	0x2000000c

080089a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b085      	sub	sp, #20
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f003 0307 	and.w	r3, r3, #7
 80089ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80089b0:	4b0c      	ldr	r3, [pc, #48]	@ (80089e4 <__NVIC_SetPriorityGrouping+0x44>)
 80089b2:	68db      	ldr	r3, [r3, #12]
 80089b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80089b6:	68ba      	ldr	r2, [r7, #8]
 80089b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80089bc:	4013      	ands	r3, r2
 80089be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80089c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80089cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80089d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80089d2:	4a04      	ldr	r2, [pc, #16]	@ (80089e4 <__NVIC_SetPriorityGrouping+0x44>)
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	60d3      	str	r3, [r2, #12]
}
 80089d8:	bf00      	nop
 80089da:	3714      	adds	r7, #20
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr
 80089e4:	e000ed00 	.word	0xe000ed00

080089e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80089e8:	b480      	push	{r7}
 80089ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80089ec:	4b04      	ldr	r3, [pc, #16]	@ (8008a00 <__NVIC_GetPriorityGrouping+0x18>)
 80089ee:	68db      	ldr	r3, [r3, #12]
 80089f0:	0a1b      	lsrs	r3, r3, #8
 80089f2:	f003 0307 	and.w	r3, r3, #7
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	46bd      	mov	sp, r7
 80089fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fe:	4770      	bx	lr
 8008a00:	e000ed00 	.word	0xe000ed00

08008a04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b083      	sub	sp, #12
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	6039      	str	r1, [r7, #0]
 8008a0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008a10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	db0a      	blt.n	8008a2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	b2da      	uxtb	r2, r3
 8008a1c:	490c      	ldr	r1, [pc, #48]	@ (8008a50 <__NVIC_SetPriority+0x4c>)
 8008a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a22:	0112      	lsls	r2, r2, #4
 8008a24:	b2d2      	uxtb	r2, r2
 8008a26:	440b      	add	r3, r1
 8008a28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008a2c:	e00a      	b.n	8008a44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	b2da      	uxtb	r2, r3
 8008a32:	4908      	ldr	r1, [pc, #32]	@ (8008a54 <__NVIC_SetPriority+0x50>)
 8008a34:	79fb      	ldrb	r3, [r7, #7]
 8008a36:	f003 030f 	and.w	r3, r3, #15
 8008a3a:	3b04      	subs	r3, #4
 8008a3c:	0112      	lsls	r2, r2, #4
 8008a3e:	b2d2      	uxtb	r2, r2
 8008a40:	440b      	add	r3, r1
 8008a42:	761a      	strb	r2, [r3, #24]
}
 8008a44:	bf00      	nop
 8008a46:	370c      	adds	r7, #12
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4e:	4770      	bx	lr
 8008a50:	e000e100 	.word	0xe000e100
 8008a54:	e000ed00 	.word	0xe000ed00

08008a58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b089      	sub	sp, #36	@ 0x24
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	60f8      	str	r0, [r7, #12]
 8008a60:	60b9      	str	r1, [r7, #8]
 8008a62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	f003 0307 	and.w	r3, r3, #7
 8008a6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008a6c:	69fb      	ldr	r3, [r7, #28]
 8008a6e:	f1c3 0307 	rsb	r3, r3, #7
 8008a72:	2b04      	cmp	r3, #4
 8008a74:	bf28      	it	cs
 8008a76:	2304      	movcs	r3, #4
 8008a78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008a7a:	69fb      	ldr	r3, [r7, #28]
 8008a7c:	3304      	adds	r3, #4
 8008a7e:	2b06      	cmp	r3, #6
 8008a80:	d902      	bls.n	8008a88 <NVIC_EncodePriority+0x30>
 8008a82:	69fb      	ldr	r3, [r7, #28]
 8008a84:	3b03      	subs	r3, #3
 8008a86:	e000      	b.n	8008a8a <NVIC_EncodePriority+0x32>
 8008a88:	2300      	movs	r3, #0
 8008a8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008a8c:	f04f 32ff 	mov.w	r2, #4294967295
 8008a90:	69bb      	ldr	r3, [r7, #24]
 8008a92:	fa02 f303 	lsl.w	r3, r2, r3
 8008a96:	43da      	mvns	r2, r3
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	401a      	ands	r2, r3
 8008a9c:	697b      	ldr	r3, [r7, #20]
 8008a9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008aa0:	f04f 31ff 	mov.w	r1, #4294967295
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8008aaa:	43d9      	mvns	r1, r3
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008ab0:	4313      	orrs	r3, r2
         );
}
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	3724      	adds	r7, #36	@ 0x24
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abc:	4770      	bx	lr
	...

08008ac0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b082      	sub	sp, #8
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	3b01      	subs	r3, #1
 8008acc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008ad0:	d301      	bcc.n	8008ad6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	e00f      	b.n	8008af6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008ad6:	4a0a      	ldr	r2, [pc, #40]	@ (8008b00 <SysTick_Config+0x40>)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	3b01      	subs	r3, #1
 8008adc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008ade:	210f      	movs	r1, #15
 8008ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ae4:	f7ff ff8e 	bl	8008a04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008ae8:	4b05      	ldr	r3, [pc, #20]	@ (8008b00 <SysTick_Config+0x40>)
 8008aea:	2200      	movs	r2, #0
 8008aec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008aee:	4b04      	ldr	r3, [pc, #16]	@ (8008b00 <SysTick_Config+0x40>)
 8008af0:	2207      	movs	r2, #7
 8008af2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008af4:	2300      	movs	r3, #0
}
 8008af6:	4618      	mov	r0, r3
 8008af8:	3708      	adds	r7, #8
 8008afa:	46bd      	mov	sp, r7
 8008afc:	bd80      	pop	{r7, pc}
 8008afe:	bf00      	nop
 8008b00:	e000e010 	.word	0xe000e010

08008b04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b082      	sub	sp, #8
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	f7ff ff47 	bl	80089a0 <__NVIC_SetPriorityGrouping>
}
 8008b12:	bf00      	nop
 8008b14:	3708      	adds	r7, #8
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd80      	pop	{r7, pc}

08008b1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008b1a:	b580      	push	{r7, lr}
 8008b1c:	b086      	sub	sp, #24
 8008b1e:	af00      	add	r7, sp, #0
 8008b20:	4603      	mov	r3, r0
 8008b22:	60b9      	str	r1, [r7, #8]
 8008b24:	607a      	str	r2, [r7, #4]
 8008b26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008b2c:	f7ff ff5c 	bl	80089e8 <__NVIC_GetPriorityGrouping>
 8008b30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008b32:	687a      	ldr	r2, [r7, #4]
 8008b34:	68b9      	ldr	r1, [r7, #8]
 8008b36:	6978      	ldr	r0, [r7, #20]
 8008b38:	f7ff ff8e 	bl	8008a58 <NVIC_EncodePriority>
 8008b3c:	4602      	mov	r2, r0
 8008b3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008b42:	4611      	mov	r1, r2
 8008b44:	4618      	mov	r0, r3
 8008b46:	f7ff ff5d 	bl	8008a04 <__NVIC_SetPriority>
}
 8008b4a:	bf00      	nop
 8008b4c:	3718      	adds	r7, #24
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bd80      	pop	{r7, pc}

08008b52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008b52:	b580      	push	{r7, lr}
 8008b54:	b082      	sub	sp, #8
 8008b56:	af00      	add	r7, sp, #0
 8008b58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	f7ff ffb0 	bl	8008ac0 <SysTick_Config>
 8008b60:	4603      	mov	r3, r0
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3708      	adds	r7, #8
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}
	...

08008b6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b089      	sub	sp, #36	@ 0x24
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
 8008b74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008b76:	2300      	movs	r3, #0
 8008b78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008b7e:	2300      	movs	r3, #0
 8008b80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008b82:	2300      	movs	r3, #0
 8008b84:	61fb      	str	r3, [r7, #28]
 8008b86:	e165      	b.n	8008e54 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008b88:	2201      	movs	r2, #1
 8008b8a:	69fb      	ldr	r3, [r7, #28]
 8008b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8008b90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	697a      	ldr	r2, [r7, #20]
 8008b98:	4013      	ands	r3, r2
 8008b9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008b9c:	693a      	ldr	r2, [r7, #16]
 8008b9e:	697b      	ldr	r3, [r7, #20]
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	f040 8154 	bne.w	8008e4e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	f003 0303 	and.w	r3, r3, #3
 8008bae:	2b01      	cmp	r3, #1
 8008bb0:	d005      	beq.n	8008bbe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	685b      	ldr	r3, [r3, #4]
 8008bb6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008bba:	2b02      	cmp	r3, #2
 8008bbc:	d130      	bne.n	8008c20 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	689b      	ldr	r3, [r3, #8]
 8008bc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008bc4:	69fb      	ldr	r3, [r7, #28]
 8008bc6:	005b      	lsls	r3, r3, #1
 8008bc8:	2203      	movs	r2, #3
 8008bca:	fa02 f303 	lsl.w	r3, r2, r3
 8008bce:	43db      	mvns	r3, r3
 8008bd0:	69ba      	ldr	r2, [r7, #24]
 8008bd2:	4013      	ands	r3, r2
 8008bd4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	68da      	ldr	r2, [r3, #12]
 8008bda:	69fb      	ldr	r3, [r7, #28]
 8008bdc:	005b      	lsls	r3, r3, #1
 8008bde:	fa02 f303 	lsl.w	r3, r2, r3
 8008be2:	69ba      	ldr	r2, [r7, #24]
 8008be4:	4313      	orrs	r3, r2
 8008be6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	69ba      	ldr	r2, [r7, #24]
 8008bec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	685b      	ldr	r3, [r3, #4]
 8008bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008bf4:	2201      	movs	r2, #1
 8008bf6:	69fb      	ldr	r3, [r7, #28]
 8008bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8008bfc:	43db      	mvns	r3, r3
 8008bfe:	69ba      	ldr	r2, [r7, #24]
 8008c00:	4013      	ands	r3, r2
 8008c02:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	685b      	ldr	r3, [r3, #4]
 8008c08:	091b      	lsrs	r3, r3, #4
 8008c0a:	f003 0201 	and.w	r2, r3, #1
 8008c0e:	69fb      	ldr	r3, [r7, #28]
 8008c10:	fa02 f303 	lsl.w	r3, r2, r3
 8008c14:	69ba      	ldr	r2, [r7, #24]
 8008c16:	4313      	orrs	r3, r2
 8008c18:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	69ba      	ldr	r2, [r7, #24]
 8008c1e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	685b      	ldr	r3, [r3, #4]
 8008c24:	f003 0303 	and.w	r3, r3, #3
 8008c28:	2b03      	cmp	r3, #3
 8008c2a:	d017      	beq.n	8008c5c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	68db      	ldr	r3, [r3, #12]
 8008c30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008c32:	69fb      	ldr	r3, [r7, #28]
 8008c34:	005b      	lsls	r3, r3, #1
 8008c36:	2203      	movs	r2, #3
 8008c38:	fa02 f303 	lsl.w	r3, r2, r3
 8008c3c:	43db      	mvns	r3, r3
 8008c3e:	69ba      	ldr	r2, [r7, #24]
 8008c40:	4013      	ands	r3, r2
 8008c42:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	689a      	ldr	r2, [r3, #8]
 8008c48:	69fb      	ldr	r3, [r7, #28]
 8008c4a:	005b      	lsls	r3, r3, #1
 8008c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8008c50:	69ba      	ldr	r2, [r7, #24]
 8008c52:	4313      	orrs	r3, r2
 8008c54:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	69ba      	ldr	r2, [r7, #24]
 8008c5a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	685b      	ldr	r3, [r3, #4]
 8008c60:	f003 0303 	and.w	r3, r3, #3
 8008c64:	2b02      	cmp	r3, #2
 8008c66:	d123      	bne.n	8008cb0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008c68:	69fb      	ldr	r3, [r7, #28]
 8008c6a:	08da      	lsrs	r2, r3, #3
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	3208      	adds	r2, #8
 8008c70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c74:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008c76:	69fb      	ldr	r3, [r7, #28]
 8008c78:	f003 0307 	and.w	r3, r3, #7
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	220f      	movs	r2, #15
 8008c80:	fa02 f303 	lsl.w	r3, r2, r3
 8008c84:	43db      	mvns	r3, r3
 8008c86:	69ba      	ldr	r2, [r7, #24]
 8008c88:	4013      	ands	r3, r2
 8008c8a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	691a      	ldr	r2, [r3, #16]
 8008c90:	69fb      	ldr	r3, [r7, #28]
 8008c92:	f003 0307 	and.w	r3, r3, #7
 8008c96:	009b      	lsls	r3, r3, #2
 8008c98:	fa02 f303 	lsl.w	r3, r2, r3
 8008c9c:	69ba      	ldr	r2, [r7, #24]
 8008c9e:	4313      	orrs	r3, r2
 8008ca0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008ca2:	69fb      	ldr	r3, [r7, #28]
 8008ca4:	08da      	lsrs	r2, r3, #3
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	3208      	adds	r2, #8
 8008caa:	69b9      	ldr	r1, [r7, #24]
 8008cac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008cb6:	69fb      	ldr	r3, [r7, #28]
 8008cb8:	005b      	lsls	r3, r3, #1
 8008cba:	2203      	movs	r2, #3
 8008cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8008cc0:	43db      	mvns	r3, r3
 8008cc2:	69ba      	ldr	r2, [r7, #24]
 8008cc4:	4013      	ands	r3, r2
 8008cc6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	f003 0203 	and.w	r2, r3, #3
 8008cd0:	69fb      	ldr	r3, [r7, #28]
 8008cd2:	005b      	lsls	r3, r3, #1
 8008cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8008cd8:	69ba      	ldr	r2, [r7, #24]
 8008cda:	4313      	orrs	r3, r2
 8008cdc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	69ba      	ldr	r2, [r7, #24]
 8008ce2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	685b      	ldr	r3, [r3, #4]
 8008ce8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	f000 80ae 	beq.w	8008e4e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	60fb      	str	r3, [r7, #12]
 8008cf6:	4b5d      	ldr	r3, [pc, #372]	@ (8008e6c <HAL_GPIO_Init+0x300>)
 8008cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cfa:	4a5c      	ldr	r2, [pc, #368]	@ (8008e6c <HAL_GPIO_Init+0x300>)
 8008cfc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008d00:	6453      	str	r3, [r2, #68]	@ 0x44
 8008d02:	4b5a      	ldr	r3, [pc, #360]	@ (8008e6c <HAL_GPIO_Init+0x300>)
 8008d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008d0a:	60fb      	str	r3, [r7, #12]
 8008d0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008d0e:	4a58      	ldr	r2, [pc, #352]	@ (8008e70 <HAL_GPIO_Init+0x304>)
 8008d10:	69fb      	ldr	r3, [r7, #28]
 8008d12:	089b      	lsrs	r3, r3, #2
 8008d14:	3302      	adds	r3, #2
 8008d16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008d1c:	69fb      	ldr	r3, [r7, #28]
 8008d1e:	f003 0303 	and.w	r3, r3, #3
 8008d22:	009b      	lsls	r3, r3, #2
 8008d24:	220f      	movs	r2, #15
 8008d26:	fa02 f303 	lsl.w	r3, r2, r3
 8008d2a:	43db      	mvns	r3, r3
 8008d2c:	69ba      	ldr	r2, [r7, #24]
 8008d2e:	4013      	ands	r3, r2
 8008d30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	4a4f      	ldr	r2, [pc, #316]	@ (8008e74 <HAL_GPIO_Init+0x308>)
 8008d36:	4293      	cmp	r3, r2
 8008d38:	d025      	beq.n	8008d86 <HAL_GPIO_Init+0x21a>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	4a4e      	ldr	r2, [pc, #312]	@ (8008e78 <HAL_GPIO_Init+0x30c>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d01f      	beq.n	8008d82 <HAL_GPIO_Init+0x216>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	4a4d      	ldr	r2, [pc, #308]	@ (8008e7c <HAL_GPIO_Init+0x310>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d019      	beq.n	8008d7e <HAL_GPIO_Init+0x212>
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	4a4c      	ldr	r2, [pc, #304]	@ (8008e80 <HAL_GPIO_Init+0x314>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d013      	beq.n	8008d7a <HAL_GPIO_Init+0x20e>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	4a4b      	ldr	r2, [pc, #300]	@ (8008e84 <HAL_GPIO_Init+0x318>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d00d      	beq.n	8008d76 <HAL_GPIO_Init+0x20a>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	4a4a      	ldr	r2, [pc, #296]	@ (8008e88 <HAL_GPIO_Init+0x31c>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d007      	beq.n	8008d72 <HAL_GPIO_Init+0x206>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	4a49      	ldr	r2, [pc, #292]	@ (8008e8c <HAL_GPIO_Init+0x320>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d101      	bne.n	8008d6e <HAL_GPIO_Init+0x202>
 8008d6a:	2306      	movs	r3, #6
 8008d6c:	e00c      	b.n	8008d88 <HAL_GPIO_Init+0x21c>
 8008d6e:	2307      	movs	r3, #7
 8008d70:	e00a      	b.n	8008d88 <HAL_GPIO_Init+0x21c>
 8008d72:	2305      	movs	r3, #5
 8008d74:	e008      	b.n	8008d88 <HAL_GPIO_Init+0x21c>
 8008d76:	2304      	movs	r3, #4
 8008d78:	e006      	b.n	8008d88 <HAL_GPIO_Init+0x21c>
 8008d7a:	2303      	movs	r3, #3
 8008d7c:	e004      	b.n	8008d88 <HAL_GPIO_Init+0x21c>
 8008d7e:	2302      	movs	r3, #2
 8008d80:	e002      	b.n	8008d88 <HAL_GPIO_Init+0x21c>
 8008d82:	2301      	movs	r3, #1
 8008d84:	e000      	b.n	8008d88 <HAL_GPIO_Init+0x21c>
 8008d86:	2300      	movs	r3, #0
 8008d88:	69fa      	ldr	r2, [r7, #28]
 8008d8a:	f002 0203 	and.w	r2, r2, #3
 8008d8e:	0092      	lsls	r2, r2, #2
 8008d90:	4093      	lsls	r3, r2
 8008d92:	69ba      	ldr	r2, [r7, #24]
 8008d94:	4313      	orrs	r3, r2
 8008d96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008d98:	4935      	ldr	r1, [pc, #212]	@ (8008e70 <HAL_GPIO_Init+0x304>)
 8008d9a:	69fb      	ldr	r3, [r7, #28]
 8008d9c:	089b      	lsrs	r3, r3, #2
 8008d9e:	3302      	adds	r3, #2
 8008da0:	69ba      	ldr	r2, [r7, #24]
 8008da2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008da6:	4b3a      	ldr	r3, [pc, #232]	@ (8008e90 <HAL_GPIO_Init+0x324>)
 8008da8:	689b      	ldr	r3, [r3, #8]
 8008daa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008dac:	693b      	ldr	r3, [r7, #16]
 8008dae:	43db      	mvns	r3, r3
 8008db0:	69ba      	ldr	r2, [r7, #24]
 8008db2:	4013      	ands	r3, r2
 8008db4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	685b      	ldr	r3, [r3, #4]
 8008dba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d003      	beq.n	8008dca <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8008dc2:	69ba      	ldr	r2, [r7, #24]
 8008dc4:	693b      	ldr	r3, [r7, #16]
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008dca:	4a31      	ldr	r2, [pc, #196]	@ (8008e90 <HAL_GPIO_Init+0x324>)
 8008dcc:	69bb      	ldr	r3, [r7, #24]
 8008dce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008dd0:	4b2f      	ldr	r3, [pc, #188]	@ (8008e90 <HAL_GPIO_Init+0x324>)
 8008dd2:	68db      	ldr	r3, [r3, #12]
 8008dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008dd6:	693b      	ldr	r3, [r7, #16]
 8008dd8:	43db      	mvns	r3, r3
 8008dda:	69ba      	ldr	r2, [r7, #24]
 8008ddc:	4013      	ands	r3, r2
 8008dde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	685b      	ldr	r3, [r3, #4]
 8008de4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d003      	beq.n	8008df4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8008dec:	69ba      	ldr	r2, [r7, #24]
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	4313      	orrs	r3, r2
 8008df2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008df4:	4a26      	ldr	r2, [pc, #152]	@ (8008e90 <HAL_GPIO_Init+0x324>)
 8008df6:	69bb      	ldr	r3, [r7, #24]
 8008df8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008dfa:	4b25      	ldr	r3, [pc, #148]	@ (8008e90 <HAL_GPIO_Init+0x324>)
 8008dfc:	685b      	ldr	r3, [r3, #4]
 8008dfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e00:	693b      	ldr	r3, [r7, #16]
 8008e02:	43db      	mvns	r3, r3
 8008e04:	69ba      	ldr	r2, [r7, #24]
 8008e06:	4013      	ands	r3, r2
 8008e08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	685b      	ldr	r3, [r3, #4]
 8008e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d003      	beq.n	8008e1e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8008e16:	69ba      	ldr	r2, [r7, #24]
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008e1e:	4a1c      	ldr	r2, [pc, #112]	@ (8008e90 <HAL_GPIO_Init+0x324>)
 8008e20:	69bb      	ldr	r3, [r7, #24]
 8008e22:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008e24:	4b1a      	ldr	r3, [pc, #104]	@ (8008e90 <HAL_GPIO_Init+0x324>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	43db      	mvns	r3, r3
 8008e2e:	69ba      	ldr	r2, [r7, #24]
 8008e30:	4013      	ands	r3, r2
 8008e32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d003      	beq.n	8008e48 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008e40:	69ba      	ldr	r2, [r7, #24]
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	4313      	orrs	r3, r2
 8008e46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008e48:	4a11      	ldr	r2, [pc, #68]	@ (8008e90 <HAL_GPIO_Init+0x324>)
 8008e4a:	69bb      	ldr	r3, [r7, #24]
 8008e4c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008e4e:	69fb      	ldr	r3, [r7, #28]
 8008e50:	3301      	adds	r3, #1
 8008e52:	61fb      	str	r3, [r7, #28]
 8008e54:	69fb      	ldr	r3, [r7, #28]
 8008e56:	2b0f      	cmp	r3, #15
 8008e58:	f67f ae96 	bls.w	8008b88 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008e5c:	bf00      	nop
 8008e5e:	bf00      	nop
 8008e60:	3724      	adds	r7, #36	@ 0x24
 8008e62:	46bd      	mov	sp, r7
 8008e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e68:	4770      	bx	lr
 8008e6a:	bf00      	nop
 8008e6c:	40023800 	.word	0x40023800
 8008e70:	40013800 	.word	0x40013800
 8008e74:	40020000 	.word	0x40020000
 8008e78:	40020400 	.word	0x40020400
 8008e7c:	40020800 	.word	0x40020800
 8008e80:	40020c00 	.word	0x40020c00
 8008e84:	40021000 	.word	0x40021000
 8008e88:	40021400 	.word	0x40021400
 8008e8c:	40021800 	.word	0x40021800
 8008e90:	40013c00 	.word	0x40013c00

08008e94 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b085      	sub	sp, #20
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
 8008e9c:	460b      	mov	r3, r1
 8008e9e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	691a      	ldr	r2, [r3, #16]
 8008ea4:	887b      	ldrh	r3, [r7, #2]
 8008ea6:	4013      	ands	r3, r2
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d002      	beq.n	8008eb2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008eac:	2301      	movs	r3, #1
 8008eae:	73fb      	strb	r3, [r7, #15]
 8008eb0:	e001      	b.n	8008eb6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008eb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eb8:	4618      	mov	r0, r3
 8008eba:	3714      	adds	r7, #20
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec2:	4770      	bx	lr

08008ec4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b083      	sub	sp, #12
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
 8008ecc:	460b      	mov	r3, r1
 8008ece:	807b      	strh	r3, [r7, #2]
 8008ed0:	4613      	mov	r3, r2
 8008ed2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008ed4:	787b      	ldrb	r3, [r7, #1]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d003      	beq.n	8008ee2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008eda:	887a      	ldrh	r2, [r7, #2]
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008ee0:	e003      	b.n	8008eea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008ee2:	887b      	ldrh	r3, [r7, #2]
 8008ee4:	041a      	lsls	r2, r3, #16
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	619a      	str	r2, [r3, #24]
}
 8008eea:	bf00      	nop
 8008eec:	370c      	adds	r7, #12
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef4:	4770      	bx	lr

08008ef6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008ef6:	b480      	push	{r7}
 8008ef8:	b085      	sub	sp, #20
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	6078      	str	r0, [r7, #4]
 8008efe:	460b      	mov	r3, r1
 8008f00:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	695b      	ldr	r3, [r3, #20]
 8008f06:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008f08:	887a      	ldrh	r2, [r7, #2]
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	4013      	ands	r3, r2
 8008f0e:	041a      	lsls	r2, r3, #16
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	43d9      	mvns	r1, r3
 8008f14:	887b      	ldrh	r3, [r7, #2]
 8008f16:	400b      	ands	r3, r1
 8008f18:	431a      	orrs	r2, r3
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	619a      	str	r2, [r3, #24]
}
 8008f1e:	bf00      	nop
 8008f20:	3714      	adds	r7, #20
 8008f22:	46bd      	mov	sp, r7
 8008f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f28:	4770      	bx	lr
	...

08008f2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b084      	sub	sp, #16
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
 8008f34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d101      	bne.n	8008f40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	e0cc      	b.n	80090da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008f40:	4b68      	ldr	r3, [pc, #416]	@ (80090e4 <HAL_RCC_ClockConfig+0x1b8>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f003 030f 	and.w	r3, r3, #15
 8008f48:	683a      	ldr	r2, [r7, #0]
 8008f4a:	429a      	cmp	r2, r3
 8008f4c:	d90c      	bls.n	8008f68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f4e:	4b65      	ldr	r3, [pc, #404]	@ (80090e4 <HAL_RCC_ClockConfig+0x1b8>)
 8008f50:	683a      	ldr	r2, [r7, #0]
 8008f52:	b2d2      	uxtb	r2, r2
 8008f54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f56:	4b63      	ldr	r3, [pc, #396]	@ (80090e4 <HAL_RCC_ClockConfig+0x1b8>)
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f003 030f 	and.w	r3, r3, #15
 8008f5e:	683a      	ldr	r2, [r7, #0]
 8008f60:	429a      	cmp	r2, r3
 8008f62:	d001      	beq.n	8008f68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008f64:	2301      	movs	r3, #1
 8008f66:	e0b8      	b.n	80090da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f003 0302 	and.w	r3, r3, #2
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d020      	beq.n	8008fb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f003 0304 	and.w	r3, r3, #4
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d005      	beq.n	8008f8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008f80:	4b59      	ldr	r3, [pc, #356]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f82:	689b      	ldr	r3, [r3, #8]
 8008f84:	4a58      	ldr	r2, [pc, #352]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f86:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008f8a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f003 0308 	and.w	r3, r3, #8
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d005      	beq.n	8008fa4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008f98:	4b53      	ldr	r3, [pc, #332]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f9a:	689b      	ldr	r3, [r3, #8]
 8008f9c:	4a52      	ldr	r2, [pc, #328]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f9e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008fa2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008fa4:	4b50      	ldr	r3, [pc, #320]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008fa6:	689b      	ldr	r3, [r3, #8]
 8008fa8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	689b      	ldr	r3, [r3, #8]
 8008fb0:	494d      	ldr	r1, [pc, #308]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008fb2:	4313      	orrs	r3, r2
 8008fb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f003 0301 	and.w	r3, r3, #1
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d044      	beq.n	800904c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	685b      	ldr	r3, [r3, #4]
 8008fc6:	2b01      	cmp	r3, #1
 8008fc8:	d107      	bne.n	8008fda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008fca:	4b47      	ldr	r3, [pc, #284]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d119      	bne.n	800900a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	e07f      	b.n	80090da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	685b      	ldr	r3, [r3, #4]
 8008fde:	2b02      	cmp	r3, #2
 8008fe0:	d003      	beq.n	8008fea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008fe6:	2b03      	cmp	r3, #3
 8008fe8:	d107      	bne.n	8008ffa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008fea:	4b3f      	ldr	r3, [pc, #252]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d109      	bne.n	800900a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	e06f      	b.n	80090da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ffa:	4b3b      	ldr	r3, [pc, #236]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f003 0302 	and.w	r3, r3, #2
 8009002:	2b00      	cmp	r3, #0
 8009004:	d101      	bne.n	800900a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	e067      	b.n	80090da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800900a:	4b37      	ldr	r3, [pc, #220]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	f023 0203 	bic.w	r2, r3, #3
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	4934      	ldr	r1, [pc, #208]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8009018:	4313      	orrs	r3, r2
 800901a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800901c:	f7ff fc90 	bl	8008940 <HAL_GetTick>
 8009020:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009022:	e00a      	b.n	800903a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009024:	f7ff fc8c 	bl	8008940 <HAL_GetTick>
 8009028:	4602      	mov	r2, r0
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	1ad3      	subs	r3, r2, r3
 800902e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009032:	4293      	cmp	r3, r2
 8009034:	d901      	bls.n	800903a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009036:	2303      	movs	r3, #3
 8009038:	e04f      	b.n	80090da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800903a:	4b2b      	ldr	r3, [pc, #172]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 800903c:	689b      	ldr	r3, [r3, #8]
 800903e:	f003 020c 	and.w	r2, r3, #12
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	685b      	ldr	r3, [r3, #4]
 8009046:	009b      	lsls	r3, r3, #2
 8009048:	429a      	cmp	r2, r3
 800904a:	d1eb      	bne.n	8009024 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800904c:	4b25      	ldr	r3, [pc, #148]	@ (80090e4 <HAL_RCC_ClockConfig+0x1b8>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	f003 030f 	and.w	r3, r3, #15
 8009054:	683a      	ldr	r2, [r7, #0]
 8009056:	429a      	cmp	r2, r3
 8009058:	d20c      	bcs.n	8009074 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800905a:	4b22      	ldr	r3, [pc, #136]	@ (80090e4 <HAL_RCC_ClockConfig+0x1b8>)
 800905c:	683a      	ldr	r2, [r7, #0]
 800905e:	b2d2      	uxtb	r2, r2
 8009060:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009062:	4b20      	ldr	r3, [pc, #128]	@ (80090e4 <HAL_RCC_ClockConfig+0x1b8>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f003 030f 	and.w	r3, r3, #15
 800906a:	683a      	ldr	r2, [r7, #0]
 800906c:	429a      	cmp	r2, r3
 800906e:	d001      	beq.n	8009074 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009070:	2301      	movs	r3, #1
 8009072:	e032      	b.n	80090da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f003 0304 	and.w	r3, r3, #4
 800907c:	2b00      	cmp	r3, #0
 800907e:	d008      	beq.n	8009092 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009080:	4b19      	ldr	r3, [pc, #100]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 8009082:	689b      	ldr	r3, [r3, #8]
 8009084:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	68db      	ldr	r3, [r3, #12]
 800908c:	4916      	ldr	r1, [pc, #88]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 800908e:	4313      	orrs	r3, r2
 8009090:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f003 0308 	and.w	r3, r3, #8
 800909a:	2b00      	cmp	r3, #0
 800909c:	d009      	beq.n	80090b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800909e:	4b12      	ldr	r3, [pc, #72]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 80090a0:	689b      	ldr	r3, [r3, #8]
 80090a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	691b      	ldr	r3, [r3, #16]
 80090aa:	00db      	lsls	r3, r3, #3
 80090ac:	490e      	ldr	r1, [pc, #56]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 80090ae:	4313      	orrs	r3, r2
 80090b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80090b2:	f000 f821 	bl	80090f8 <HAL_RCC_GetSysClockFreq>
 80090b6:	4602      	mov	r2, r0
 80090b8:	4b0b      	ldr	r3, [pc, #44]	@ (80090e8 <HAL_RCC_ClockConfig+0x1bc>)
 80090ba:	689b      	ldr	r3, [r3, #8]
 80090bc:	091b      	lsrs	r3, r3, #4
 80090be:	f003 030f 	and.w	r3, r3, #15
 80090c2:	490a      	ldr	r1, [pc, #40]	@ (80090ec <HAL_RCC_ClockConfig+0x1c0>)
 80090c4:	5ccb      	ldrb	r3, [r1, r3]
 80090c6:	fa22 f303 	lsr.w	r3, r2, r3
 80090ca:	4a09      	ldr	r2, [pc, #36]	@ (80090f0 <HAL_RCC_ClockConfig+0x1c4>)
 80090cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80090ce:	4b09      	ldr	r3, [pc, #36]	@ (80090f4 <HAL_RCC_ClockConfig+0x1c8>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	4618      	mov	r0, r3
 80090d4:	f7ff fbf0 	bl	80088b8 <HAL_InitTick>

  return HAL_OK;
 80090d8:	2300      	movs	r3, #0
}
 80090da:	4618      	mov	r0, r3
 80090dc:	3710      	adds	r7, #16
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}
 80090e2:	bf00      	nop
 80090e4:	40023c00 	.word	0x40023c00
 80090e8:	40023800 	.word	0x40023800
 80090ec:	08009b04 	.word	0x08009b04
 80090f0:	20000004 	.word	0x20000004
 80090f4:	20000008 	.word	0x20000008

080090f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80090f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80090fc:	b0ae      	sub	sp, #184	@ 0xb8
 80090fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009100:	2300      	movs	r3, #0
 8009102:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8009106:	2300      	movs	r3, #0
 8009108:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800910c:	2300      	movs	r3, #0
 800910e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8009112:	2300      	movs	r3, #0
 8009114:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8009118:	2300      	movs	r3, #0
 800911a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800911e:	4bcb      	ldr	r3, [pc, #812]	@ (800944c <HAL_RCC_GetSysClockFreq+0x354>)
 8009120:	689b      	ldr	r3, [r3, #8]
 8009122:	f003 030c 	and.w	r3, r3, #12
 8009126:	2b0c      	cmp	r3, #12
 8009128:	f200 8206 	bhi.w	8009538 <HAL_RCC_GetSysClockFreq+0x440>
 800912c:	a201      	add	r2, pc, #4	@ (adr r2, 8009134 <HAL_RCC_GetSysClockFreq+0x3c>)
 800912e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009132:	bf00      	nop
 8009134:	08009169 	.word	0x08009169
 8009138:	08009539 	.word	0x08009539
 800913c:	08009539 	.word	0x08009539
 8009140:	08009539 	.word	0x08009539
 8009144:	08009171 	.word	0x08009171
 8009148:	08009539 	.word	0x08009539
 800914c:	08009539 	.word	0x08009539
 8009150:	08009539 	.word	0x08009539
 8009154:	08009179 	.word	0x08009179
 8009158:	08009539 	.word	0x08009539
 800915c:	08009539 	.word	0x08009539
 8009160:	08009539 	.word	0x08009539
 8009164:	08009369 	.word	0x08009369
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009168:	4bb9      	ldr	r3, [pc, #740]	@ (8009450 <HAL_RCC_GetSysClockFreq+0x358>)
 800916a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800916e:	e1e7      	b.n	8009540 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009170:	4bb8      	ldr	r3, [pc, #736]	@ (8009454 <HAL_RCC_GetSysClockFreq+0x35c>)
 8009172:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8009176:	e1e3      	b.n	8009540 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009178:	4bb4      	ldr	r3, [pc, #720]	@ (800944c <HAL_RCC_GetSysClockFreq+0x354>)
 800917a:	685b      	ldr	r3, [r3, #4]
 800917c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009180:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009184:	4bb1      	ldr	r3, [pc, #708]	@ (800944c <HAL_RCC_GetSysClockFreq+0x354>)
 8009186:	685b      	ldr	r3, [r3, #4]
 8009188:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800918c:	2b00      	cmp	r3, #0
 800918e:	d071      	beq.n	8009274 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009190:	4bae      	ldr	r3, [pc, #696]	@ (800944c <HAL_RCC_GetSysClockFreq+0x354>)
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	099b      	lsrs	r3, r3, #6
 8009196:	2200      	movs	r2, #0
 8009198:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800919c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80091a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80091a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80091ac:	2300      	movs	r3, #0
 80091ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80091b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80091b6:	4622      	mov	r2, r4
 80091b8:	462b      	mov	r3, r5
 80091ba:	f04f 0000 	mov.w	r0, #0
 80091be:	f04f 0100 	mov.w	r1, #0
 80091c2:	0159      	lsls	r1, r3, #5
 80091c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80091c8:	0150      	lsls	r0, r2, #5
 80091ca:	4602      	mov	r2, r0
 80091cc:	460b      	mov	r3, r1
 80091ce:	4621      	mov	r1, r4
 80091d0:	1a51      	subs	r1, r2, r1
 80091d2:	6439      	str	r1, [r7, #64]	@ 0x40
 80091d4:	4629      	mov	r1, r5
 80091d6:	eb63 0301 	sbc.w	r3, r3, r1
 80091da:	647b      	str	r3, [r7, #68]	@ 0x44
 80091dc:	f04f 0200 	mov.w	r2, #0
 80091e0:	f04f 0300 	mov.w	r3, #0
 80091e4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80091e8:	4649      	mov	r1, r9
 80091ea:	018b      	lsls	r3, r1, #6
 80091ec:	4641      	mov	r1, r8
 80091ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80091f2:	4641      	mov	r1, r8
 80091f4:	018a      	lsls	r2, r1, #6
 80091f6:	4641      	mov	r1, r8
 80091f8:	1a51      	subs	r1, r2, r1
 80091fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80091fc:	4649      	mov	r1, r9
 80091fe:	eb63 0301 	sbc.w	r3, r3, r1
 8009202:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009204:	f04f 0200 	mov.w	r2, #0
 8009208:	f04f 0300 	mov.w	r3, #0
 800920c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8009210:	4649      	mov	r1, r9
 8009212:	00cb      	lsls	r3, r1, #3
 8009214:	4641      	mov	r1, r8
 8009216:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800921a:	4641      	mov	r1, r8
 800921c:	00ca      	lsls	r2, r1, #3
 800921e:	4610      	mov	r0, r2
 8009220:	4619      	mov	r1, r3
 8009222:	4603      	mov	r3, r0
 8009224:	4622      	mov	r2, r4
 8009226:	189b      	adds	r3, r3, r2
 8009228:	633b      	str	r3, [r7, #48]	@ 0x30
 800922a:	462b      	mov	r3, r5
 800922c:	460a      	mov	r2, r1
 800922e:	eb42 0303 	adc.w	r3, r2, r3
 8009232:	637b      	str	r3, [r7, #52]	@ 0x34
 8009234:	f04f 0200 	mov.w	r2, #0
 8009238:	f04f 0300 	mov.w	r3, #0
 800923c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8009240:	4629      	mov	r1, r5
 8009242:	024b      	lsls	r3, r1, #9
 8009244:	4621      	mov	r1, r4
 8009246:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800924a:	4621      	mov	r1, r4
 800924c:	024a      	lsls	r2, r1, #9
 800924e:	4610      	mov	r0, r2
 8009250:	4619      	mov	r1, r3
 8009252:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009256:	2200      	movs	r2, #0
 8009258:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800925c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009260:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8009264:	f7fe ffce 	bl	8008204 <__aeabi_uldivmod>
 8009268:	4602      	mov	r2, r0
 800926a:	460b      	mov	r3, r1
 800926c:	4613      	mov	r3, r2
 800926e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009272:	e067      	b.n	8009344 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009274:	4b75      	ldr	r3, [pc, #468]	@ (800944c <HAL_RCC_GetSysClockFreq+0x354>)
 8009276:	685b      	ldr	r3, [r3, #4]
 8009278:	099b      	lsrs	r3, r3, #6
 800927a:	2200      	movs	r2, #0
 800927c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009280:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8009284:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009288:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800928c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800928e:	2300      	movs	r3, #0
 8009290:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009292:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8009296:	4622      	mov	r2, r4
 8009298:	462b      	mov	r3, r5
 800929a:	f04f 0000 	mov.w	r0, #0
 800929e:	f04f 0100 	mov.w	r1, #0
 80092a2:	0159      	lsls	r1, r3, #5
 80092a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80092a8:	0150      	lsls	r0, r2, #5
 80092aa:	4602      	mov	r2, r0
 80092ac:	460b      	mov	r3, r1
 80092ae:	4621      	mov	r1, r4
 80092b0:	1a51      	subs	r1, r2, r1
 80092b2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80092b4:	4629      	mov	r1, r5
 80092b6:	eb63 0301 	sbc.w	r3, r3, r1
 80092ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80092bc:	f04f 0200 	mov.w	r2, #0
 80092c0:	f04f 0300 	mov.w	r3, #0
 80092c4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80092c8:	4649      	mov	r1, r9
 80092ca:	018b      	lsls	r3, r1, #6
 80092cc:	4641      	mov	r1, r8
 80092ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80092d2:	4641      	mov	r1, r8
 80092d4:	018a      	lsls	r2, r1, #6
 80092d6:	4641      	mov	r1, r8
 80092d8:	ebb2 0a01 	subs.w	sl, r2, r1
 80092dc:	4649      	mov	r1, r9
 80092de:	eb63 0b01 	sbc.w	fp, r3, r1
 80092e2:	f04f 0200 	mov.w	r2, #0
 80092e6:	f04f 0300 	mov.w	r3, #0
 80092ea:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80092ee:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80092f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80092f6:	4692      	mov	sl, r2
 80092f8:	469b      	mov	fp, r3
 80092fa:	4623      	mov	r3, r4
 80092fc:	eb1a 0303 	adds.w	r3, sl, r3
 8009300:	623b      	str	r3, [r7, #32]
 8009302:	462b      	mov	r3, r5
 8009304:	eb4b 0303 	adc.w	r3, fp, r3
 8009308:	627b      	str	r3, [r7, #36]	@ 0x24
 800930a:	f04f 0200 	mov.w	r2, #0
 800930e:	f04f 0300 	mov.w	r3, #0
 8009312:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8009316:	4629      	mov	r1, r5
 8009318:	028b      	lsls	r3, r1, #10
 800931a:	4621      	mov	r1, r4
 800931c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009320:	4621      	mov	r1, r4
 8009322:	028a      	lsls	r2, r1, #10
 8009324:	4610      	mov	r0, r2
 8009326:	4619      	mov	r1, r3
 8009328:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800932c:	2200      	movs	r2, #0
 800932e:	673b      	str	r3, [r7, #112]	@ 0x70
 8009330:	677a      	str	r2, [r7, #116]	@ 0x74
 8009332:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8009336:	f7fe ff65 	bl	8008204 <__aeabi_uldivmod>
 800933a:	4602      	mov	r2, r0
 800933c:	460b      	mov	r3, r1
 800933e:	4613      	mov	r3, r2
 8009340:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8009344:	4b41      	ldr	r3, [pc, #260]	@ (800944c <HAL_RCC_GetSysClockFreq+0x354>)
 8009346:	685b      	ldr	r3, [r3, #4]
 8009348:	0c1b      	lsrs	r3, r3, #16
 800934a:	f003 0303 	and.w	r3, r3, #3
 800934e:	3301      	adds	r3, #1
 8009350:	005b      	lsls	r3, r3, #1
 8009352:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8009356:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800935a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800935e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009362:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8009366:	e0eb      	b.n	8009540 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009368:	4b38      	ldr	r3, [pc, #224]	@ (800944c <HAL_RCC_GetSysClockFreq+0x354>)
 800936a:	685b      	ldr	r3, [r3, #4]
 800936c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009370:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009374:	4b35      	ldr	r3, [pc, #212]	@ (800944c <HAL_RCC_GetSysClockFreq+0x354>)
 8009376:	685b      	ldr	r3, [r3, #4]
 8009378:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800937c:	2b00      	cmp	r3, #0
 800937e:	d06b      	beq.n	8009458 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009380:	4b32      	ldr	r3, [pc, #200]	@ (800944c <HAL_RCC_GetSysClockFreq+0x354>)
 8009382:	685b      	ldr	r3, [r3, #4]
 8009384:	099b      	lsrs	r3, r3, #6
 8009386:	2200      	movs	r2, #0
 8009388:	66bb      	str	r3, [r7, #104]	@ 0x68
 800938a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800938c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800938e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009392:	663b      	str	r3, [r7, #96]	@ 0x60
 8009394:	2300      	movs	r3, #0
 8009396:	667b      	str	r3, [r7, #100]	@ 0x64
 8009398:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800939c:	4622      	mov	r2, r4
 800939e:	462b      	mov	r3, r5
 80093a0:	f04f 0000 	mov.w	r0, #0
 80093a4:	f04f 0100 	mov.w	r1, #0
 80093a8:	0159      	lsls	r1, r3, #5
 80093aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80093ae:	0150      	lsls	r0, r2, #5
 80093b0:	4602      	mov	r2, r0
 80093b2:	460b      	mov	r3, r1
 80093b4:	4621      	mov	r1, r4
 80093b6:	1a51      	subs	r1, r2, r1
 80093b8:	61b9      	str	r1, [r7, #24]
 80093ba:	4629      	mov	r1, r5
 80093bc:	eb63 0301 	sbc.w	r3, r3, r1
 80093c0:	61fb      	str	r3, [r7, #28]
 80093c2:	f04f 0200 	mov.w	r2, #0
 80093c6:	f04f 0300 	mov.w	r3, #0
 80093ca:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80093ce:	4659      	mov	r1, fp
 80093d0:	018b      	lsls	r3, r1, #6
 80093d2:	4651      	mov	r1, sl
 80093d4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80093d8:	4651      	mov	r1, sl
 80093da:	018a      	lsls	r2, r1, #6
 80093dc:	4651      	mov	r1, sl
 80093de:	ebb2 0801 	subs.w	r8, r2, r1
 80093e2:	4659      	mov	r1, fp
 80093e4:	eb63 0901 	sbc.w	r9, r3, r1
 80093e8:	f04f 0200 	mov.w	r2, #0
 80093ec:	f04f 0300 	mov.w	r3, #0
 80093f0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80093f4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80093f8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80093fc:	4690      	mov	r8, r2
 80093fe:	4699      	mov	r9, r3
 8009400:	4623      	mov	r3, r4
 8009402:	eb18 0303 	adds.w	r3, r8, r3
 8009406:	613b      	str	r3, [r7, #16]
 8009408:	462b      	mov	r3, r5
 800940a:	eb49 0303 	adc.w	r3, r9, r3
 800940e:	617b      	str	r3, [r7, #20]
 8009410:	f04f 0200 	mov.w	r2, #0
 8009414:	f04f 0300 	mov.w	r3, #0
 8009418:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800941c:	4629      	mov	r1, r5
 800941e:	024b      	lsls	r3, r1, #9
 8009420:	4621      	mov	r1, r4
 8009422:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009426:	4621      	mov	r1, r4
 8009428:	024a      	lsls	r2, r1, #9
 800942a:	4610      	mov	r0, r2
 800942c:	4619      	mov	r1, r3
 800942e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009432:	2200      	movs	r2, #0
 8009434:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009436:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8009438:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800943c:	f7fe fee2 	bl	8008204 <__aeabi_uldivmod>
 8009440:	4602      	mov	r2, r0
 8009442:	460b      	mov	r3, r1
 8009444:	4613      	mov	r3, r2
 8009446:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800944a:	e065      	b.n	8009518 <HAL_RCC_GetSysClockFreq+0x420>
 800944c:	40023800 	.word	0x40023800
 8009450:	00f42400 	.word	0x00f42400
 8009454:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009458:	4b3d      	ldr	r3, [pc, #244]	@ (8009550 <HAL_RCC_GetSysClockFreq+0x458>)
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	099b      	lsrs	r3, r3, #6
 800945e:	2200      	movs	r2, #0
 8009460:	4618      	mov	r0, r3
 8009462:	4611      	mov	r1, r2
 8009464:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8009468:	653b      	str	r3, [r7, #80]	@ 0x50
 800946a:	2300      	movs	r3, #0
 800946c:	657b      	str	r3, [r7, #84]	@ 0x54
 800946e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8009472:	4642      	mov	r2, r8
 8009474:	464b      	mov	r3, r9
 8009476:	f04f 0000 	mov.w	r0, #0
 800947a:	f04f 0100 	mov.w	r1, #0
 800947e:	0159      	lsls	r1, r3, #5
 8009480:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009484:	0150      	lsls	r0, r2, #5
 8009486:	4602      	mov	r2, r0
 8009488:	460b      	mov	r3, r1
 800948a:	4641      	mov	r1, r8
 800948c:	1a51      	subs	r1, r2, r1
 800948e:	60b9      	str	r1, [r7, #8]
 8009490:	4649      	mov	r1, r9
 8009492:	eb63 0301 	sbc.w	r3, r3, r1
 8009496:	60fb      	str	r3, [r7, #12]
 8009498:	f04f 0200 	mov.w	r2, #0
 800949c:	f04f 0300 	mov.w	r3, #0
 80094a0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80094a4:	4659      	mov	r1, fp
 80094a6:	018b      	lsls	r3, r1, #6
 80094a8:	4651      	mov	r1, sl
 80094aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80094ae:	4651      	mov	r1, sl
 80094b0:	018a      	lsls	r2, r1, #6
 80094b2:	4651      	mov	r1, sl
 80094b4:	1a54      	subs	r4, r2, r1
 80094b6:	4659      	mov	r1, fp
 80094b8:	eb63 0501 	sbc.w	r5, r3, r1
 80094bc:	f04f 0200 	mov.w	r2, #0
 80094c0:	f04f 0300 	mov.w	r3, #0
 80094c4:	00eb      	lsls	r3, r5, #3
 80094c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80094ca:	00e2      	lsls	r2, r4, #3
 80094cc:	4614      	mov	r4, r2
 80094ce:	461d      	mov	r5, r3
 80094d0:	4643      	mov	r3, r8
 80094d2:	18e3      	adds	r3, r4, r3
 80094d4:	603b      	str	r3, [r7, #0]
 80094d6:	464b      	mov	r3, r9
 80094d8:	eb45 0303 	adc.w	r3, r5, r3
 80094dc:	607b      	str	r3, [r7, #4]
 80094de:	f04f 0200 	mov.w	r2, #0
 80094e2:	f04f 0300 	mov.w	r3, #0
 80094e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80094ea:	4629      	mov	r1, r5
 80094ec:	028b      	lsls	r3, r1, #10
 80094ee:	4621      	mov	r1, r4
 80094f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80094f4:	4621      	mov	r1, r4
 80094f6:	028a      	lsls	r2, r1, #10
 80094f8:	4610      	mov	r0, r2
 80094fa:	4619      	mov	r1, r3
 80094fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009500:	2200      	movs	r2, #0
 8009502:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009504:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8009506:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800950a:	f7fe fe7b 	bl	8008204 <__aeabi_uldivmod>
 800950e:	4602      	mov	r2, r0
 8009510:	460b      	mov	r3, r1
 8009512:	4613      	mov	r3, r2
 8009514:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8009518:	4b0d      	ldr	r3, [pc, #52]	@ (8009550 <HAL_RCC_GetSysClockFreq+0x458>)
 800951a:	685b      	ldr	r3, [r3, #4]
 800951c:	0f1b      	lsrs	r3, r3, #28
 800951e:	f003 0307 	and.w	r3, r3, #7
 8009522:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8009526:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800952a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800952e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009532:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8009536:	e003      	b.n	8009540 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009538:	4b06      	ldr	r3, [pc, #24]	@ (8009554 <HAL_RCC_GetSysClockFreq+0x45c>)
 800953a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800953e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009540:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8009544:	4618      	mov	r0, r3
 8009546:	37b8      	adds	r7, #184	@ 0xb8
 8009548:	46bd      	mov	sp, r7
 800954a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800954e:	bf00      	nop
 8009550:	40023800 	.word	0x40023800
 8009554:	00f42400 	.word	0x00f42400

08009558 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b086      	sub	sp, #24
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d101      	bne.n	800956a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009566:	2301      	movs	r3, #1
 8009568:	e28d      	b.n	8009a86 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	f003 0301 	and.w	r3, r3, #1
 8009572:	2b00      	cmp	r3, #0
 8009574:	f000 8083 	beq.w	800967e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009578:	4b94      	ldr	r3, [pc, #592]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 800957a:	689b      	ldr	r3, [r3, #8]
 800957c:	f003 030c 	and.w	r3, r3, #12
 8009580:	2b04      	cmp	r3, #4
 8009582:	d019      	beq.n	80095b8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8009584:	4b91      	ldr	r3, [pc, #580]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 8009586:	689b      	ldr	r3, [r3, #8]
 8009588:	f003 030c 	and.w	r3, r3, #12
        || \
 800958c:	2b08      	cmp	r3, #8
 800958e:	d106      	bne.n	800959e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8009590:	4b8e      	ldr	r3, [pc, #568]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 8009592:	685b      	ldr	r3, [r3, #4]
 8009594:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009598:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800959c:	d00c      	beq.n	80095b8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800959e:	4b8b      	ldr	r3, [pc, #556]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 80095a0:	689b      	ldr	r3, [r3, #8]
 80095a2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80095a6:	2b0c      	cmp	r3, #12
 80095a8:	d112      	bne.n	80095d0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80095aa:	4b88      	ldr	r3, [pc, #544]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 80095ac:	685b      	ldr	r3, [r3, #4]
 80095ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80095b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80095b6:	d10b      	bne.n	80095d0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80095b8:	4b84      	ldr	r3, [pc, #528]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d05b      	beq.n	800967c <HAL_RCC_OscConfig+0x124>
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	685b      	ldr	r3, [r3, #4]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d157      	bne.n	800967c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80095cc:	2301      	movs	r3, #1
 80095ce:	e25a      	b.n	8009a86 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	685b      	ldr	r3, [r3, #4]
 80095d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80095d8:	d106      	bne.n	80095e8 <HAL_RCC_OscConfig+0x90>
 80095da:	4b7c      	ldr	r3, [pc, #496]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	4a7b      	ldr	r2, [pc, #492]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 80095e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80095e4:	6013      	str	r3, [r2, #0]
 80095e6:	e01d      	b.n	8009624 <HAL_RCC_OscConfig+0xcc>
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	685b      	ldr	r3, [r3, #4]
 80095ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80095f0:	d10c      	bne.n	800960c <HAL_RCC_OscConfig+0xb4>
 80095f2:	4b76      	ldr	r3, [pc, #472]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	4a75      	ldr	r2, [pc, #468]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 80095f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80095fc:	6013      	str	r3, [r2, #0]
 80095fe:	4b73      	ldr	r3, [pc, #460]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	4a72      	ldr	r2, [pc, #456]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 8009604:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009608:	6013      	str	r3, [r2, #0]
 800960a:	e00b      	b.n	8009624 <HAL_RCC_OscConfig+0xcc>
 800960c:	4b6f      	ldr	r3, [pc, #444]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	4a6e      	ldr	r2, [pc, #440]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 8009612:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009616:	6013      	str	r3, [r2, #0]
 8009618:	4b6c      	ldr	r3, [pc, #432]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	4a6b      	ldr	r2, [pc, #428]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 800961e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009622:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d013      	beq.n	8009654 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800962c:	f7ff f988 	bl	8008940 <HAL_GetTick>
 8009630:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009632:	e008      	b.n	8009646 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009634:	f7ff f984 	bl	8008940 <HAL_GetTick>
 8009638:	4602      	mov	r2, r0
 800963a:	693b      	ldr	r3, [r7, #16]
 800963c:	1ad3      	subs	r3, r2, r3
 800963e:	2b64      	cmp	r3, #100	@ 0x64
 8009640:	d901      	bls.n	8009646 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8009642:	2303      	movs	r3, #3
 8009644:	e21f      	b.n	8009a86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009646:	4b61      	ldr	r3, [pc, #388]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800964e:	2b00      	cmp	r3, #0
 8009650:	d0f0      	beq.n	8009634 <HAL_RCC_OscConfig+0xdc>
 8009652:	e014      	b.n	800967e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009654:	f7ff f974 	bl	8008940 <HAL_GetTick>
 8009658:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800965a:	e008      	b.n	800966e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800965c:	f7ff f970 	bl	8008940 <HAL_GetTick>
 8009660:	4602      	mov	r2, r0
 8009662:	693b      	ldr	r3, [r7, #16]
 8009664:	1ad3      	subs	r3, r2, r3
 8009666:	2b64      	cmp	r3, #100	@ 0x64
 8009668:	d901      	bls.n	800966e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800966a:	2303      	movs	r3, #3
 800966c:	e20b      	b.n	8009a86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800966e:	4b57      	ldr	r3, [pc, #348]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009676:	2b00      	cmp	r3, #0
 8009678:	d1f0      	bne.n	800965c <HAL_RCC_OscConfig+0x104>
 800967a:	e000      	b.n	800967e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800967c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f003 0302 	and.w	r3, r3, #2
 8009686:	2b00      	cmp	r3, #0
 8009688:	d06f      	beq.n	800976a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800968a:	4b50      	ldr	r3, [pc, #320]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 800968c:	689b      	ldr	r3, [r3, #8]
 800968e:	f003 030c 	and.w	r3, r3, #12
 8009692:	2b00      	cmp	r3, #0
 8009694:	d017      	beq.n	80096c6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8009696:	4b4d      	ldr	r3, [pc, #308]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 8009698:	689b      	ldr	r3, [r3, #8]
 800969a:	f003 030c 	and.w	r3, r3, #12
        || \
 800969e:	2b08      	cmp	r3, #8
 80096a0:	d105      	bne.n	80096ae <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80096a2:	4b4a      	ldr	r3, [pc, #296]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 80096a4:	685b      	ldr	r3, [r3, #4]
 80096a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d00b      	beq.n	80096c6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80096ae:	4b47      	ldr	r3, [pc, #284]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 80096b0:	689b      	ldr	r3, [r3, #8]
 80096b2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80096b6:	2b0c      	cmp	r3, #12
 80096b8:	d11c      	bne.n	80096f4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80096ba:	4b44      	ldr	r3, [pc, #272]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 80096bc:	685b      	ldr	r3, [r3, #4]
 80096be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d116      	bne.n	80096f4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80096c6:	4b41      	ldr	r3, [pc, #260]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f003 0302 	and.w	r3, r3, #2
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d005      	beq.n	80096de <HAL_RCC_OscConfig+0x186>
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	68db      	ldr	r3, [r3, #12]
 80096d6:	2b01      	cmp	r3, #1
 80096d8:	d001      	beq.n	80096de <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80096da:	2301      	movs	r3, #1
 80096dc:	e1d3      	b.n	8009a86 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80096de:	4b3b      	ldr	r3, [pc, #236]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	691b      	ldr	r3, [r3, #16]
 80096ea:	00db      	lsls	r3, r3, #3
 80096ec:	4937      	ldr	r1, [pc, #220]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 80096ee:	4313      	orrs	r3, r2
 80096f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80096f2:	e03a      	b.n	800976a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	68db      	ldr	r3, [r3, #12]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d020      	beq.n	800973e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80096fc:	4b34      	ldr	r3, [pc, #208]	@ (80097d0 <HAL_RCC_OscConfig+0x278>)
 80096fe:	2201      	movs	r2, #1
 8009700:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009702:	f7ff f91d 	bl	8008940 <HAL_GetTick>
 8009706:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009708:	e008      	b.n	800971c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800970a:	f7ff f919 	bl	8008940 <HAL_GetTick>
 800970e:	4602      	mov	r2, r0
 8009710:	693b      	ldr	r3, [r7, #16]
 8009712:	1ad3      	subs	r3, r2, r3
 8009714:	2b02      	cmp	r3, #2
 8009716:	d901      	bls.n	800971c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8009718:	2303      	movs	r3, #3
 800971a:	e1b4      	b.n	8009a86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800971c:	4b2b      	ldr	r3, [pc, #172]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f003 0302 	and.w	r3, r3, #2
 8009724:	2b00      	cmp	r3, #0
 8009726:	d0f0      	beq.n	800970a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009728:	4b28      	ldr	r3, [pc, #160]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	691b      	ldr	r3, [r3, #16]
 8009734:	00db      	lsls	r3, r3, #3
 8009736:	4925      	ldr	r1, [pc, #148]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 8009738:	4313      	orrs	r3, r2
 800973a:	600b      	str	r3, [r1, #0]
 800973c:	e015      	b.n	800976a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800973e:	4b24      	ldr	r3, [pc, #144]	@ (80097d0 <HAL_RCC_OscConfig+0x278>)
 8009740:	2200      	movs	r2, #0
 8009742:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009744:	f7ff f8fc 	bl	8008940 <HAL_GetTick>
 8009748:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800974a:	e008      	b.n	800975e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800974c:	f7ff f8f8 	bl	8008940 <HAL_GetTick>
 8009750:	4602      	mov	r2, r0
 8009752:	693b      	ldr	r3, [r7, #16]
 8009754:	1ad3      	subs	r3, r2, r3
 8009756:	2b02      	cmp	r3, #2
 8009758:	d901      	bls.n	800975e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800975a:	2303      	movs	r3, #3
 800975c:	e193      	b.n	8009a86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800975e:	4b1b      	ldr	r3, [pc, #108]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f003 0302 	and.w	r3, r3, #2
 8009766:	2b00      	cmp	r3, #0
 8009768:	d1f0      	bne.n	800974c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	f003 0308 	and.w	r3, r3, #8
 8009772:	2b00      	cmp	r3, #0
 8009774:	d036      	beq.n	80097e4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	695b      	ldr	r3, [r3, #20]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d016      	beq.n	80097ac <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800977e:	4b15      	ldr	r3, [pc, #84]	@ (80097d4 <HAL_RCC_OscConfig+0x27c>)
 8009780:	2201      	movs	r2, #1
 8009782:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009784:	f7ff f8dc 	bl	8008940 <HAL_GetTick>
 8009788:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800978a:	e008      	b.n	800979e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800978c:	f7ff f8d8 	bl	8008940 <HAL_GetTick>
 8009790:	4602      	mov	r2, r0
 8009792:	693b      	ldr	r3, [r7, #16]
 8009794:	1ad3      	subs	r3, r2, r3
 8009796:	2b02      	cmp	r3, #2
 8009798:	d901      	bls.n	800979e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800979a:	2303      	movs	r3, #3
 800979c:	e173      	b.n	8009a86 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800979e:	4b0b      	ldr	r3, [pc, #44]	@ (80097cc <HAL_RCC_OscConfig+0x274>)
 80097a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80097a2:	f003 0302 	and.w	r3, r3, #2
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d0f0      	beq.n	800978c <HAL_RCC_OscConfig+0x234>
 80097aa:	e01b      	b.n	80097e4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80097ac:	4b09      	ldr	r3, [pc, #36]	@ (80097d4 <HAL_RCC_OscConfig+0x27c>)
 80097ae:	2200      	movs	r2, #0
 80097b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80097b2:	f7ff f8c5 	bl	8008940 <HAL_GetTick>
 80097b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80097b8:	e00e      	b.n	80097d8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80097ba:	f7ff f8c1 	bl	8008940 <HAL_GetTick>
 80097be:	4602      	mov	r2, r0
 80097c0:	693b      	ldr	r3, [r7, #16]
 80097c2:	1ad3      	subs	r3, r2, r3
 80097c4:	2b02      	cmp	r3, #2
 80097c6:	d907      	bls.n	80097d8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80097c8:	2303      	movs	r3, #3
 80097ca:	e15c      	b.n	8009a86 <HAL_RCC_OscConfig+0x52e>
 80097cc:	40023800 	.word	0x40023800
 80097d0:	42470000 	.word	0x42470000
 80097d4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80097d8:	4b8a      	ldr	r3, [pc, #552]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 80097da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80097dc:	f003 0302 	and.w	r3, r3, #2
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d1ea      	bne.n	80097ba <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	f003 0304 	and.w	r3, r3, #4
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	f000 8097 	beq.w	8009920 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80097f2:	2300      	movs	r3, #0
 80097f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80097f6:	4b83      	ldr	r3, [pc, #524]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 80097f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d10f      	bne.n	8009822 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009802:	2300      	movs	r3, #0
 8009804:	60bb      	str	r3, [r7, #8]
 8009806:	4b7f      	ldr	r3, [pc, #508]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 8009808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800980a:	4a7e      	ldr	r2, [pc, #504]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 800980c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009810:	6413      	str	r3, [r2, #64]	@ 0x40
 8009812:	4b7c      	ldr	r3, [pc, #496]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 8009814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009816:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800981a:	60bb      	str	r3, [r7, #8]
 800981c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800981e:	2301      	movs	r3, #1
 8009820:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009822:	4b79      	ldr	r3, [pc, #484]	@ (8009a08 <HAL_RCC_OscConfig+0x4b0>)
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800982a:	2b00      	cmp	r3, #0
 800982c:	d118      	bne.n	8009860 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800982e:	4b76      	ldr	r3, [pc, #472]	@ (8009a08 <HAL_RCC_OscConfig+0x4b0>)
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	4a75      	ldr	r2, [pc, #468]	@ (8009a08 <HAL_RCC_OscConfig+0x4b0>)
 8009834:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009838:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800983a:	f7ff f881 	bl	8008940 <HAL_GetTick>
 800983e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009840:	e008      	b.n	8009854 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009842:	f7ff f87d 	bl	8008940 <HAL_GetTick>
 8009846:	4602      	mov	r2, r0
 8009848:	693b      	ldr	r3, [r7, #16]
 800984a:	1ad3      	subs	r3, r2, r3
 800984c:	2b02      	cmp	r3, #2
 800984e:	d901      	bls.n	8009854 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8009850:	2303      	movs	r3, #3
 8009852:	e118      	b.n	8009a86 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009854:	4b6c      	ldr	r3, [pc, #432]	@ (8009a08 <HAL_RCC_OscConfig+0x4b0>)
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800985c:	2b00      	cmp	r3, #0
 800985e:	d0f0      	beq.n	8009842 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	689b      	ldr	r3, [r3, #8]
 8009864:	2b01      	cmp	r3, #1
 8009866:	d106      	bne.n	8009876 <HAL_RCC_OscConfig+0x31e>
 8009868:	4b66      	ldr	r3, [pc, #408]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 800986a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800986c:	4a65      	ldr	r2, [pc, #404]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 800986e:	f043 0301 	orr.w	r3, r3, #1
 8009872:	6713      	str	r3, [r2, #112]	@ 0x70
 8009874:	e01c      	b.n	80098b0 <HAL_RCC_OscConfig+0x358>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	689b      	ldr	r3, [r3, #8]
 800987a:	2b05      	cmp	r3, #5
 800987c:	d10c      	bne.n	8009898 <HAL_RCC_OscConfig+0x340>
 800987e:	4b61      	ldr	r3, [pc, #388]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 8009880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009882:	4a60      	ldr	r2, [pc, #384]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 8009884:	f043 0304 	orr.w	r3, r3, #4
 8009888:	6713      	str	r3, [r2, #112]	@ 0x70
 800988a:	4b5e      	ldr	r3, [pc, #376]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 800988c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800988e:	4a5d      	ldr	r2, [pc, #372]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 8009890:	f043 0301 	orr.w	r3, r3, #1
 8009894:	6713      	str	r3, [r2, #112]	@ 0x70
 8009896:	e00b      	b.n	80098b0 <HAL_RCC_OscConfig+0x358>
 8009898:	4b5a      	ldr	r3, [pc, #360]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 800989a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800989c:	4a59      	ldr	r2, [pc, #356]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 800989e:	f023 0301 	bic.w	r3, r3, #1
 80098a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80098a4:	4b57      	ldr	r3, [pc, #348]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 80098a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098a8:	4a56      	ldr	r2, [pc, #344]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 80098aa:	f023 0304 	bic.w	r3, r3, #4
 80098ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	689b      	ldr	r3, [r3, #8]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d015      	beq.n	80098e4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098b8:	f7ff f842 	bl	8008940 <HAL_GetTick>
 80098bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80098be:	e00a      	b.n	80098d6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80098c0:	f7ff f83e 	bl	8008940 <HAL_GetTick>
 80098c4:	4602      	mov	r2, r0
 80098c6:	693b      	ldr	r3, [r7, #16]
 80098c8:	1ad3      	subs	r3, r2, r3
 80098ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80098ce:	4293      	cmp	r3, r2
 80098d0:	d901      	bls.n	80098d6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80098d2:	2303      	movs	r3, #3
 80098d4:	e0d7      	b.n	8009a86 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80098d6:	4b4b      	ldr	r3, [pc, #300]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 80098d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098da:	f003 0302 	and.w	r3, r3, #2
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d0ee      	beq.n	80098c0 <HAL_RCC_OscConfig+0x368>
 80098e2:	e014      	b.n	800990e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098e4:	f7ff f82c 	bl	8008940 <HAL_GetTick>
 80098e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80098ea:	e00a      	b.n	8009902 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80098ec:	f7ff f828 	bl	8008940 <HAL_GetTick>
 80098f0:	4602      	mov	r2, r0
 80098f2:	693b      	ldr	r3, [r7, #16]
 80098f4:	1ad3      	subs	r3, r2, r3
 80098f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80098fa:	4293      	cmp	r3, r2
 80098fc:	d901      	bls.n	8009902 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80098fe:	2303      	movs	r3, #3
 8009900:	e0c1      	b.n	8009a86 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009902:	4b40      	ldr	r3, [pc, #256]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 8009904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009906:	f003 0302 	and.w	r3, r3, #2
 800990a:	2b00      	cmp	r3, #0
 800990c:	d1ee      	bne.n	80098ec <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800990e:	7dfb      	ldrb	r3, [r7, #23]
 8009910:	2b01      	cmp	r3, #1
 8009912:	d105      	bne.n	8009920 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009914:	4b3b      	ldr	r3, [pc, #236]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 8009916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009918:	4a3a      	ldr	r2, [pc, #232]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 800991a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800991e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	699b      	ldr	r3, [r3, #24]
 8009924:	2b00      	cmp	r3, #0
 8009926:	f000 80ad 	beq.w	8009a84 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800992a:	4b36      	ldr	r3, [pc, #216]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 800992c:	689b      	ldr	r3, [r3, #8]
 800992e:	f003 030c 	and.w	r3, r3, #12
 8009932:	2b08      	cmp	r3, #8
 8009934:	d060      	beq.n	80099f8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	699b      	ldr	r3, [r3, #24]
 800993a:	2b02      	cmp	r3, #2
 800993c:	d145      	bne.n	80099ca <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800993e:	4b33      	ldr	r3, [pc, #204]	@ (8009a0c <HAL_RCC_OscConfig+0x4b4>)
 8009940:	2200      	movs	r2, #0
 8009942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009944:	f7fe fffc 	bl	8008940 <HAL_GetTick>
 8009948:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800994a:	e008      	b.n	800995e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800994c:	f7fe fff8 	bl	8008940 <HAL_GetTick>
 8009950:	4602      	mov	r2, r0
 8009952:	693b      	ldr	r3, [r7, #16]
 8009954:	1ad3      	subs	r3, r2, r3
 8009956:	2b02      	cmp	r3, #2
 8009958:	d901      	bls.n	800995e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800995a:	2303      	movs	r3, #3
 800995c:	e093      	b.n	8009a86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800995e:	4b29      	ldr	r3, [pc, #164]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009966:	2b00      	cmp	r3, #0
 8009968:	d1f0      	bne.n	800994c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	69da      	ldr	r2, [r3, #28]
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6a1b      	ldr	r3, [r3, #32]
 8009972:	431a      	orrs	r2, r3
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009978:	019b      	lsls	r3, r3, #6
 800997a:	431a      	orrs	r2, r3
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009980:	085b      	lsrs	r3, r3, #1
 8009982:	3b01      	subs	r3, #1
 8009984:	041b      	lsls	r3, r3, #16
 8009986:	431a      	orrs	r2, r3
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800998c:	061b      	lsls	r3, r3, #24
 800998e:	431a      	orrs	r2, r3
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009994:	071b      	lsls	r3, r3, #28
 8009996:	491b      	ldr	r1, [pc, #108]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 8009998:	4313      	orrs	r3, r2
 800999a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800999c:	4b1b      	ldr	r3, [pc, #108]	@ (8009a0c <HAL_RCC_OscConfig+0x4b4>)
 800999e:	2201      	movs	r2, #1
 80099a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099a2:	f7fe ffcd 	bl	8008940 <HAL_GetTick>
 80099a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80099a8:	e008      	b.n	80099bc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80099aa:	f7fe ffc9 	bl	8008940 <HAL_GetTick>
 80099ae:	4602      	mov	r2, r0
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	1ad3      	subs	r3, r2, r3
 80099b4:	2b02      	cmp	r3, #2
 80099b6:	d901      	bls.n	80099bc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80099b8:	2303      	movs	r3, #3
 80099ba:	e064      	b.n	8009a86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80099bc:	4b11      	ldr	r3, [pc, #68]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d0f0      	beq.n	80099aa <HAL_RCC_OscConfig+0x452>
 80099c8:	e05c      	b.n	8009a84 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80099ca:	4b10      	ldr	r3, [pc, #64]	@ (8009a0c <HAL_RCC_OscConfig+0x4b4>)
 80099cc:	2200      	movs	r2, #0
 80099ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099d0:	f7fe ffb6 	bl	8008940 <HAL_GetTick>
 80099d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80099d6:	e008      	b.n	80099ea <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80099d8:	f7fe ffb2 	bl	8008940 <HAL_GetTick>
 80099dc:	4602      	mov	r2, r0
 80099de:	693b      	ldr	r3, [r7, #16]
 80099e0:	1ad3      	subs	r3, r2, r3
 80099e2:	2b02      	cmp	r3, #2
 80099e4:	d901      	bls.n	80099ea <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80099e6:	2303      	movs	r3, #3
 80099e8:	e04d      	b.n	8009a86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80099ea:	4b06      	ldr	r3, [pc, #24]	@ (8009a04 <HAL_RCC_OscConfig+0x4ac>)
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d1f0      	bne.n	80099d8 <HAL_RCC_OscConfig+0x480>
 80099f6:	e045      	b.n	8009a84 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	699b      	ldr	r3, [r3, #24]
 80099fc:	2b01      	cmp	r3, #1
 80099fe:	d107      	bne.n	8009a10 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8009a00:	2301      	movs	r3, #1
 8009a02:	e040      	b.n	8009a86 <HAL_RCC_OscConfig+0x52e>
 8009a04:	40023800 	.word	0x40023800
 8009a08:	40007000 	.word	0x40007000
 8009a0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009a10:	4b1f      	ldr	r3, [pc, #124]	@ (8009a90 <HAL_RCC_OscConfig+0x538>)
 8009a12:	685b      	ldr	r3, [r3, #4]
 8009a14:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	699b      	ldr	r3, [r3, #24]
 8009a1a:	2b01      	cmp	r3, #1
 8009a1c:	d030      	beq.n	8009a80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009a28:	429a      	cmp	r2, r3
 8009a2a:	d129      	bne.n	8009a80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a36:	429a      	cmp	r2, r3
 8009a38:	d122      	bne.n	8009a80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009a3a:	68fa      	ldr	r2, [r7, #12]
 8009a3c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8009a40:	4013      	ands	r3, r2
 8009a42:	687a      	ldr	r2, [r7, #4]
 8009a44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009a46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009a48:	4293      	cmp	r3, r2
 8009a4a:	d119      	bne.n	8009a80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a56:	085b      	lsrs	r3, r3, #1
 8009a58:	3b01      	subs	r3, #1
 8009a5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009a5c:	429a      	cmp	r2, r3
 8009a5e:	d10f      	bne.n	8009a80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009a6c:	429a      	cmp	r2, r3
 8009a6e:	d107      	bne.n	8009a80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a7a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009a7c:	429a      	cmp	r2, r3
 8009a7e:	d001      	beq.n	8009a84 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8009a80:	2301      	movs	r3, #1
 8009a82:	e000      	b.n	8009a86 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8009a84:	2300      	movs	r3, #0
}
 8009a86:	4618      	mov	r0, r3
 8009a88:	3718      	adds	r7, #24
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	bd80      	pop	{r7, pc}
 8009a8e:	bf00      	nop
 8009a90:	40023800 	.word	0x40023800

08009a94 <memset>:
 8009a94:	4402      	add	r2, r0
 8009a96:	4603      	mov	r3, r0
 8009a98:	4293      	cmp	r3, r2
 8009a9a:	d100      	bne.n	8009a9e <memset+0xa>
 8009a9c:	4770      	bx	lr
 8009a9e:	f803 1b01 	strb.w	r1, [r3], #1
 8009aa2:	e7f9      	b.n	8009a98 <memset+0x4>

08009aa4 <__libc_init_array>:
 8009aa4:	b570      	push	{r4, r5, r6, lr}
 8009aa6:	4d0d      	ldr	r5, [pc, #52]	@ (8009adc <__libc_init_array+0x38>)
 8009aa8:	4c0d      	ldr	r4, [pc, #52]	@ (8009ae0 <__libc_init_array+0x3c>)
 8009aaa:	1b64      	subs	r4, r4, r5
 8009aac:	10a4      	asrs	r4, r4, #2
 8009aae:	2600      	movs	r6, #0
 8009ab0:	42a6      	cmp	r6, r4
 8009ab2:	d109      	bne.n	8009ac8 <__libc_init_array+0x24>
 8009ab4:	4d0b      	ldr	r5, [pc, #44]	@ (8009ae4 <__libc_init_array+0x40>)
 8009ab6:	4c0c      	ldr	r4, [pc, #48]	@ (8009ae8 <__libc_init_array+0x44>)
 8009ab8:	f000 f818 	bl	8009aec <_init>
 8009abc:	1b64      	subs	r4, r4, r5
 8009abe:	10a4      	asrs	r4, r4, #2
 8009ac0:	2600      	movs	r6, #0
 8009ac2:	42a6      	cmp	r6, r4
 8009ac4:	d105      	bne.n	8009ad2 <__libc_init_array+0x2e>
 8009ac6:	bd70      	pop	{r4, r5, r6, pc}
 8009ac8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009acc:	4798      	blx	r3
 8009ace:	3601      	adds	r6, #1
 8009ad0:	e7ee      	b.n	8009ab0 <__libc_init_array+0xc>
 8009ad2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ad6:	4798      	blx	r3
 8009ad8:	3601      	adds	r6, #1
 8009ada:	e7f2      	b.n	8009ac2 <__libc_init_array+0x1e>
 8009adc:	08009b1c 	.word	0x08009b1c
 8009ae0:	08009b1c 	.word	0x08009b1c
 8009ae4:	08009b1c 	.word	0x08009b1c
 8009ae8:	08009b20 	.word	0x08009b20

08009aec <_init>:
 8009aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aee:	bf00      	nop
 8009af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009af2:	bc08      	pop	{r3}
 8009af4:	469e      	mov	lr, r3
 8009af6:	4770      	bx	lr

08009af8 <_fini>:
 8009af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009afa:	bf00      	nop
 8009afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009afe:	bc08      	pop	{r3}
 8009b00:	469e      	mov	lr, r3
 8009b02:	4770      	bx	lr
