Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 
Reading design: sc_uart_interface.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sc_uart_interface.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sc_uart_interface"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : sc_uart_interface
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_tx.vhd" into library work
Parsing entity <UART_TX_CTRL>.
Parsing architecture <Behavioral> of entity <uart_tx_ctrl>.
Parsing VHDL file "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_rx.vhd" into library work
Parsing entity <UART_RX_CTRL>.
Parsing architecture <Behavioral> of entity <uart_rx_ctrl>.
Parsing VHDL file "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/Control.vhd" into library work
Parsing entity <Control>.
Parsing architecture <Behavioral> of entity <control>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_top.vhd" into library work
Parsing entity <uart_top>.
Parsing architecture <Behavioral> of entity <uart_top>.
Parsing VHDL file "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/tx_cdc.vhd" into library work
Parsing entity <tx_cdc>.
Parsing architecture <Behavioral> of entity <tx_cdc>.
Parsing VHDL file "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/rx_cdc.vhd" into library work
Parsing entity <rx_cdc>.
Parsing architecture <Behavioral> of entity <rx_cdc>.
Parsing VHDL file "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/reset_cdc.vhd" into library work
Parsing entity <reset_cdc>.
Parsing architecture <Behavioral> of entity <reset_cdc>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <slave_attachment>.
Parsing architecture <imp> of entity <slave_attachment>.
Parsing VHDL file "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_ip.vhd" into library work
Parsing entity <uart_ip>.
Parsing architecture <Behavioral> of entity <uart_ip>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <axi_lite_ipif>.
Parsing architecture <imp> of entity <axi_lite_ipif>.
Parsing VHDL file "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/hdl/vhdl/user_logic.vhd" into library sc_uart_interface_v3_00_a
Parsing entity <user_logic>.
Parsing architecture <IMP> of entity <user_logic>.
Parsing VHDL file "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/hdl/vhdl/sc_uart_interface.vhd" into library sc_uart_interface_v3_00_a
Parsing entity <sc_uart_interface>.
Parsing architecture <IMP> of entity <sc_uart_interface>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <sc_uart_interface> (architecture <IMP>) with generics from library <sc_uart_interface_v3_00_a>.

Elaborating entity <axi_lite_ipif> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <slave_attachment> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <address_decoder> (architecture <IMP>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 417. Case statement is complete. others clause is never selected

Elaborating entity <user_logic> (architecture <IMP>) with generics from library <sc_uart_interface_v3_00_a>.

Elaborating entity <uart_ip> (architecture <Behavioral>) from library <work>.

Elaborating entity <reset_cdc> (architecture <Behavioral>) from library <work>.

Elaborating entity <rx_cdc> (architecture <Behavioral>) from library <work>.

Elaborating entity <tx_cdc> (architecture <Behavioral>) from library <work>.

Elaborating entity <uart_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <UART_TX_CTRL> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_tx.vhd" Line 20: Using initial value "101110011" for bit_tmr_max_tx since it is never assigned
WARNING:HDLCompiler:92 - "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_tx.vhd" Line 63: sig_tx should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_tx.vhd" Line 83. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_tx.vhd" Line 91: sig_tx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_tx.vhd" Line 109: sig_tx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_tx.vhd" Line 120: sig_tx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_tx.vhd" Line 130: sig_tx should be on the sensitivity list of the process

Elaborating entity <UART_RX_CTRL> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_rx.vhd" Line 48: sig_rx should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_rx.vhd" Line 67. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_rx.vhd" Line 75: sig_rx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_rx.vhd" Line 93: sig_rx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_rx.vhd" Line 104: sig_rx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_rx.vhd" Line 112: sig_rx should be on the sensitivity list of the process

Elaborating entity <Control> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/hdl/vhdl/user_logic.vhd" Line 160: Net <slv_reg1[28]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sc_uart_interface>.
    Related source file is "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/hdl/vhdl/sc_uart_interface.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_BASEADDR = "11111111111111111111111111111111"
        C_HIGHADDR = "00000000000000000000000000000000"
        C_FAMILY = "virtex6"
        C_NUM_REG = 1
        C_NUM_MEM = 1
        C_SLV_AWIDTH = 32
        C_SLV_DWIDTH = 32
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ACLK>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ARESETN>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/hdl/vhdl/sc_uart_interface.vhd" line 242: Output port <Bus2IP_Addr> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/hdl/vhdl/sc_uart_interface.vhd" line 242: Output port <Bus2IP_CS> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/hdl/vhdl/sc_uart_interface.vhd" line 242: Output port <Bus2IP_RNW> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sc_uart_interface> synthesized.

Synthesizing Unit <axi_lite_ipif>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000000000")
        C_ARD_NUM_CE_ARRAY = (2)
        C_FAMILY = "virtex6"
    Summary:
	no macro.
Unit <axi_lite_ipif> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000000000")
        C_ARD_NUM_CE_ARRAY = (2)
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <S_AXI_AWADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" line 341: Output port <CS_for_gaps> of the instance <I_DECODER> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <s_axi_rresp_i>.
    Found 32-bit register for signal <s_axi_rdata_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 2-bit register for signal <s_axi_bresp_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 4-bit register for signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
    Found 1-bit register for signal <rst>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | sm_idle                                        |
    | Power Up State     | sm_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <INCLUDE_DPHASE_TIMER.dpto_cnt[3]_GND_12_o_add_31_OUT> created at line 507.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <address_decoder>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd".
        C_BUS_AWIDTH = 9
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000000000")
        C_ARD_NUM_CE_ARRAY = (2)
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Address_In_Erly<0:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Bus_RNW_reg>.
    Found 1-bit register for signal <ce_out_i<0>>.
    Found 1-bit register for signal <ce_out_i<1>>.
    Found 1-bit register for signal <cs_out_i>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 1
        C_AW = 1
        C_BAR = "0"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 1
        C_AW = 1
        C_BAR = "1"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <user_logic>.
    Related source file is "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_NUM_REG = 2
        C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:653 - Signal <slv_reg1<28:8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <slv_reg0>.
    Found 32-bit 4-to-1 multiplexer for signal <slv_ip2bus_data> created at line 248.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <user_logic> synthesized.

Synthesizing Unit <uart_ip>.
    Related source file is "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_ip.vhd".
    Summary:
	no macro.
Unit <uart_ip> synthesized.

Synthesizing Unit <reset_cdc>.
    Related source file is "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/reset_cdc.vhd".
    Found 1-bit register for signal <pre_synched_reset>.
    Found 1-bit register for signal <synched_reset>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <reset_cdc> synthesized.

Synthesizing Unit <rx_cdc>.
    Related source file is "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/rx_cdc.vhd".
    Found 1-bit register for signal <data_erasable>.
    Found 1-bit register for signal <ack_received>.
    Found 1-bit register for signal <ack_coming>.
    Found 1-bit register for signal <synched_axi_rx_received>.
    Found 1-bit register for signal <pre_synched_axi_rx_received>.
    Found 1-bit register for signal <axi_rx_valid>.
    Found 1-bit register for signal <pre_synched_axi_rx_valid>.
    Found 8-bit register for signal <data>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <rx_cdc> synthesized.

Synthesizing Unit <tx_cdc>.
    Related source file is "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/tx_cdc.vhd".
    Found 1-bit register for signal <data_erasable>.
    Found 1-bit register for signal <data_received>.
    Found 1-bit register for signal <synched_axi_tx_valid>.
    Found 1-bit register for signal <pre_synched_axi_tx_valid>.
    Found 1-bit register for signal <axi_tx_received>.
    Found 1-bit register for signal <pre_synched_axi_tx_received>.
    Found 8-bit register for signal <data>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <tx_cdc> synthesized.

Synthesizing Unit <uart_top>.
    Related source file is "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_top.vhd".
    Summary:
	no macro.
Unit <uart_top> synthesized.

Synthesizing Unit <UART_TX_CTRL>.
    Related source file is "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_tx.vhd".
    Found 2-bit register for signal <txState>.
    Found 31-bit register for signal <bitTmr_tx>.
    Found 31-bit register for signal <bitIndex>.
    Found 11-bit register for signal <Packed_Data>.
    Found 1-bit register for signal <txBit>.
    Found 1-bit register for signal <tx_sent>.
    Found 31-bit register for signal <delay>.
    Found finite state machine <FSM_1> for signal <txState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | rdy                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 31-bit adder for signal <delay[30]_GND_22_o_add_1_OUT> created at line 70.
    Found 31-bit adder for signal <bitTmr_tx[30]_GND_22_o_add_14_OUT> created at line 98.
    Found 31-bit adder for signal <bitIndex[30]_GND_22_o_add_22_OUT> created at line 113.
    Found 1-bit 11-to-1 multiplexer for signal <bitIndex[3]_X_22_o_Mux_31_o> created at line 134.
    Found 1-bit tristate buffer for signal <UART> created at line 155
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 106 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <UART_TX_CTRL> synthesized.

Synthesizing Unit <UART_RX_CTRL>.
    Related source file is "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/uart_rx.vhd".
    Found 2-bit register for signal <rxState>.
    Found 8-bit register for signal <RX_data>.
    Found 9-bit register for signal <bitTmr_rx>.
    Found 31-bit register for signal <bitIndex>.
    Found 11-bit register for signal <packed_data>.
    Found 1-bit register for signal <RX_valid>.
    Found finite state machine <FSM_2> for signal <rxState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | rdy                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <bitTmr_rx[8]_GND_24_o_add_14_OUT> created at line 82.
    Found 31-bit adder for signal <bitIndex[30]_GND_24_o_add_22_OUT> created at line 97.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_RX_CTRL> synthesized.

Synthesizing Unit <Control>.
    Related source file is "/home/ga38kud/vivin_gsm/gsm_sim/gsm_integration_v_1_0/pcores/sc_uart_interface_v3_00_a/devl/projnav/Control.vhd".
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <sig_valid_reset>.
    Found 1-bit register for signal <sig_tx>.
    Found 1-bit register for signal <sig_rx>.
    Found 31-bit register for signal <tb>.
    Found 1-bit register for signal <valid_reset>.
    Found 31-bit register for signal <tc>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 31-bit adder for signal <tc[30]_GND_25_o_add_0_OUT> created at line 65.
    Found 31-bit adder for signal <tb[30]_GND_25_o_add_18_OUT> created at line 147.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <Control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 31-bit adder                                          : 6
 4-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 46
 1-bit register                                        : 29
 11-bit register                                       : 2
 2-bit register                                        : 2
 31-bit register                                       : 6
 32-bit register                                       : 2
 4-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 1
# Multiplexers                                         : 53
 1-bit 11-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 46
 31-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 1
 9-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 4
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_axi_bresp_i_1> has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_axi_rresp_i_1> has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_sent> (without init value) has a constant value of 0 in block <TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Packed_Data_0> (without init value) has a constant value of 0 in block <TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Packed_Data_10> (without init value) has a constant value of 1 in block <TX>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Control>.
The following registers are absorbed into counter <tb>: 1 register on signal <tb>.
The following registers are absorbed into counter <tc>: 1 register on signal <tc>.
Unit <Control> synthesized (advanced).

Synthesizing (advanced) Unit <UART_RX_CTRL>.
The following registers are absorbed into counter <bitTmr_rx>: 1 register on signal <bitTmr_rx>.
The following registers are absorbed into counter <bitIndex>: 1 register on signal <bitIndex>.
Unit <UART_RX_CTRL> synthesized (advanced).

Synthesizing (advanced) Unit <UART_TX_CTRL>.
The following registers are absorbed into counter <delay>: 1 register on signal <delay>.
The following registers are absorbed into counter <bitTmr_tx>: 1 register on signal <bitTmr_tx>.
The following registers are absorbed into counter <bitIndex>: 1 register on signal <bitIndex>.
Unit <UART_TX_CTRL> synthesized (advanced).

Synthesizing (advanced) Unit <slave_attachment>.
The following registers are absorbed into counter <INCLUDE_DPHASE_TIMER.dpto_cnt>: 1 register on signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
Unit <slave_attachment> synthesized (advanced).
WARNING:Xst:2677 - Node <packed_data_0> of sequential type is unconnected in block <UART_RX_CTRL>.
WARNING:Xst:2677 - Node <packed_data_9> of sequential type is unconnected in block <UART_RX_CTRL>.
WARNING:Xst:2677 - Node <packed_data_10> of sequential type is unconnected in block <UART_RX_CTRL>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 8
 31-bit up counter                                     : 6
 4-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 140
 Flip-Flops                                            : 140
# Multiplexers                                         : 45
 1-bit 11-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 41
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 1
# FSMs                                                 : 4
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Packed_Data_0> (without init value) has a constant value of 0 in block <UART_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Packed_Data_10> (without init value) has a constant value of 1 in block <UART_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_0> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm_idle  | 00
 sm_read  | 01
 sm_write | 10
 sm_resp  | 11
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/FSM_1> on signal <txState[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 rdy      | 00
 load_bit | 01
 send_bit | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/FSM_2> on signal <rxState[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 rdy         | 00
 load_bit    | 01
 receive_bit | 10
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/FSM_3> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 rst   | 01
 tx    | 10
 rx    | 11
-------------------
WARNING:Xst:2677 - Node <bitTmr_tx_10> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_11> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_12> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_13> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_14> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_15> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_16> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_17> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_18> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_19> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_20> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_21> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_22> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_23> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_24> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_25> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_26> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_27> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_28> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_29> of sequential type is unconnected in block <UART_TX_CTRL>.
WARNING:Xst:2677 - Node <bitTmr_tx_30> of sequential type is unconnected in block <UART_TX_CTRL>.

Optimizing unit <sc_uart_interface> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <address_decoder> ...

Optimizing unit <tx_cdc> ...

Optimizing unit <rx_cdc> ...

Optimizing unit <UART_RX_CTRL> ...

Optimizing unit <Control> ...
WARNING:Xst:1710 - FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/tx_sent> (without init value) has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <sc_uart_interface>.
WARNING:Xst:1293 - FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_27> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_28> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_29> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_30> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_9> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_10> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_11> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_12> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_13> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_14> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_15> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_16> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_17> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_18> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_19> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_20> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_21> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_9> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_10> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_11> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_12> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_13> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_14> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_15> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_16> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_17> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_18> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_19> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_20> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_21> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_22> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_23> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_24> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_25> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_26> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_15> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_16> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_17> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_18> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_19> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_20> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_21> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_22> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_23> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_24> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_25> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_26> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_27> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_28> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_29> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_30> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/bitTmr_tx_9> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_22> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_23> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_24> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_25> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_26> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_27> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_28> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_29> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tb_30> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/bitTmr_rx_4> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/bitTmr_rx_5> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/bitTmr_rx_6> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/bitTmr_rx_7> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/bitTmr_rx_8> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_11> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_12> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_13> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/delay_14> has a constant value of 0 in block <sc_uart_interface>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sc_uart_interface, actual ratio is 4.
FlipFlop USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/sig_tx has been replicated 1 time(s)
FlipFlop USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/valid_reset has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <sc_uart_interface> :
	Found 2-bit shift register for signal <USER_LOGIC_I/uart_ip_inst/reset_cdc_inst/synched_reset>.
	Found 2-bit shift register for signal <USER_LOGIC_I/uart_ip_inst/tx_cdc_inst/axi_tx_received>.
	Found 2-bit shift register for signal <USER_LOGIC_I/uart_ip_inst/tx_cdc_inst/synched_axi_tx_valid>.
	Found 2-bit shift register for signal <USER_LOGIC_I/uart_ip_inst/rx_cdc_inst/axi_rx_valid>.
	Found 2-bit shift register for signal <USER_LOGIC_I/uart_ip_inst/rx_cdc_inst/synched_axi_rx_received>.
Unit <sc_uart_interface> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 241
 Flip-Flops                                            : 241
# Shift Registers                                      : 5
 2-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : sc_uart_interface.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 514
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 87
#      LUT2                        : 14
#      LUT3                        : 7
#      LUT4                        : 95
#      LUT5                        : 38
#      LUT6                        : 61
#      MUXCY                       : 97
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 104
# FlipFlops/Latches                : 246
#      FD                          : 35
#      FDE                         : 41
#      FDR                         : 11
#      FDRE                        : 157
#      FDS                         : 2
# Shift Registers                  : 5
#      SRLC16E                     : 5
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 83
#      IBUF                        : 41
#      IOBUF                       : 1
#      OBUF                        : 41

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             246  out of  18224     1%  
 Number of Slice LUTs:                  315  out of   9112     3%  
    Number used as Logic:               310  out of   9112     3%  
    Number used as Memory:                5  out of   2176     0%  
       Number used as SRL:                5

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    334
   Number with an unused Flip Flop:      88  out of    334    26%  
   Number with an unused LUT:            19  out of    334     5%  
   Number of fully used LUT-FF pairs:   227  out of    334    67%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                         151
 Number of bonded IOBs:                  85  out of    232    36%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
S_AXI_ACLK                         | BUFGP                  | 82    |
UART_CLK                           | BUFGP                  | 169   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.922ns (Maximum Frequency: 254.969MHz)
   Minimum input arrival time before clock: 4.830ns
   Maximum output required time after clock: 5.794ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
  Clock period: 3.531ns (frequency: 283.231MHz)
  Total number of paths / destination ports: 430 / 186
-------------------------------------------------------------------------
Delay:               3.531ns (Levels of Logic = 2)
  Source:            AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:       AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2 (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            67   0.447   1.888  AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1)
     LUT4:I1->O            4   0.205   0.684  AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1 (S_AXI_AWREADY_OBUF)
     LUT5:I4->O            1   0.205   0.000  AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2-In (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2-In)
     FDR:D                     0.102          AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
    ----------------------------------------
    Total                      3.531ns (0.959ns logic, 2.572ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UART_CLK'
  Clock period: 3.922ns (frequency: 254.969MHz)
  Total number of paths / destination ports: 3178 / 382
-------------------------------------------------------------------------
Delay:               3.922ns (Levels of Logic = 3)
  Source:            USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/bitIndex_25 (FF)
  Destination:       USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/rxState_FSM_FFd2 (FF)
  Source Clock:      UART_CLK rising
  Destination Clock: UART_CLK rising

  Data Path: USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/bitIndex_25 to USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/rxState_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.981  USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/bitIndex_25 (USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/bitIndex_25)
     LUT6:I0->O            1   0.203   0.924  USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/GND_24_o_bitIndex[30]_equal_2_o<30>5 (USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/GND_24_o_bitIndex[30]_equal_2_o<30>4)
     LUT6:I1->O           10   0.203   0.857  USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/GND_24_o_bitIndex[30]_equal_2_o<30>6 (USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/GND_24_o_bitIndex[30]_equal_2_o)
     LUT6:I5->O            1   0.205   0.000  USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/rxState_FSM_FFd2-In1 (USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/rxState_FSM_FFd2-In)
     FD:D                      0.102          USER_LOGIC_I/uart_ip_inst/uart_top_inst/RX/rxState_FSM_FFd2
    ----------------------------------------
    Total                      3.922ns (1.160ns logic, 2.762ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 98 / 76
-------------------------------------------------------------------------
Offset:              3.780ns (Levels of Logic = 2)
  Source:            S_AXI_ARESETN (PAD)
  Destination:       USER_LOGIC_I/slv_reg0_31 (FF)
  Destination Clock: S_AXI_ACLK rising

  Data Path: S_AXI_ARESETN to USER_LOGIC_I/slv_reg0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  S_AXI_ARESETN_IBUF (S_AXI_ARESETN_IBUF)
     INV:I->O             33   0.206   1.305  USER_LOGIC_I/Bus2IP_Resetn_inv1_INV_0 (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot)
     FDRE:R                    0.430          USER_LOGIC_I/slv_reg0_0
    ----------------------------------------
    Total                      3.780ns (1.858ns logic, 1.922ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_CLK'
  Total number of paths / destination ports: 53 / 32
-------------------------------------------------------------------------
Offset:              4.830ns (Levels of Logic = 4)
  Source:            UART_RST (PAD)
  Destination:       USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_8 (FF)
  Destination Clock: UART_CLK rising

  Data Path: UART_RST to USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.222   1.180  UART_RST_IBUF (UART_RST_IBUF)
     LUT4:I0->O           11   0.203   0.883  USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/state_FSM_FFd2-In11 (USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/state_FSM_FFd2-In1)
     LUT6:I5->O            9   0.205   0.830  USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/_n00821 (USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/_n0082)
     LUT4:I3->O            1   0.205   0.000  USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_8_rstpot (USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_8_rstpot)
     FD:D                      0.102          USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/tc_8
    ----------------------------------------
    Total                      4.830ns (1.937ns logic, 2.893ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 46 / 37
-------------------------------------------------------------------------
Offset:              5.794ns (Levels of Logic = 2)
  Source:            AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:       S_AXI_WREADY (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to S_AXI_WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            67   0.447   1.888  AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1)
     LUT4:I1->O            4   0.205   0.683  AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1 (S_AXI_AWREADY_OBUF)
     OBUF:I->O                 2.571          S_AXI_WREADY_OBUF (S_AXI_WREADY)
    ----------------------------------------
    Total                      5.794ns (3.223ns logic, 2.571ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'UART_CLK'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.094ns (Levels of Logic = 2)
  Source:            USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/sig_tx (FF)
  Destination:       UART_IO (PAD)
  Source Clock:      UART_CLK rising

  Data Path: USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/sig_tx to UART_IO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              32   0.447   1.291  USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/sig_tx (USER_LOGIC_I/uart_ip_inst/uart_top_inst/CTRL/sig_tx)
     INV:I->O              1   0.206   0.579  USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/sig_tx_inv1_INV_0 (USER_LOGIC_I/uart_ip_inst/uart_top_inst/TX/sig_tx_inv)
     IOBUF:T->IO               2.571          UART_IO_IOBUF (UART_IO)
    ----------------------------------------
    Total                      5.094ns (3.224ns logic, 1.870ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    3.531|         |         |         |
UART_CLK       |    1.823|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    1.199|         |         |         |
UART_CLK       |    3.922|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.02 secs
 
--> 


Total memory usage is 396488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  135 (   0 filtered)
Number of infos    :    4 (   0 filtered)

