[2025-09-16 20:09:36] START suite=cs trace=streaming_phase4_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2661459 heartbeat IPC: 3.757 cumulative IPC: 3.757 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5135258 heartbeat IPC: 4.042 cumulative IPC: 3.895 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5135258 cumulative IPC: 3.895 (Simulation time: 00 hr 00 min 35 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5135258 cumulative IPC: 3.895 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 17212788 heartbeat IPC: 0.828 cumulative IPC: 0.828 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 30075933 heartbeat IPC: 0.7774 cumulative IPC: 0.8019 (Simulation time: 00 hr 02 min 46 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 43103132 heartbeat IPC: 0.7676 cumulative IPC: 0.7901 (Simulation time: 00 hr 04 min 02 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 56184750 heartbeat IPC: 0.7644 cumulative IPC: 0.7836 (Simulation time: 00 hr 05 min 15 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 69635334 heartbeat IPC: 0.7435 cumulative IPC: 0.7752 (Simulation time: 00 hr 06 min 28 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 84226037 heartbeat IPC: 0.6854 cumulative IPC: 0.7586 (Simulation time: 00 hr 07 min 41 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 99012204 heartbeat IPC: 0.6763 cumulative IPC: 0.7457 (Simulation time: 00 hr 08 min 27 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 115367302 heartbeat IPC: 0.6114 cumulative IPC: 0.7257 (Simulation time: 00 hr 09 min 17 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 129299267 heartbeat IPC: 0.7178 cumulative IPC: 0.7248 (Simulation time: 00 hr 09 min 58 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 138279792 cumulative IPC: 0.7232 (Simulation time: 00 hr 10 min 41 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 138279792 cumulative IPC: 0.7232 (Simulation time: 00 hr 10 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7232 instructions: 100000003 cycles: 138279792
CPU 0 Branch Prediction Accuracy: 97.37% MPKI: 0.2182 Average ROB Occupancy at Mispredict: 1.597e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00994
BRANCH_INDIRECT: 0.1997
BRANCH_CONDITIONAL: 0.00854
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 911617
LQ_STALL: 188796
SQ_STALL: 154845


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 288.63025
REPLAY_LOAD: 155.18665
NON_REPLAY_LOAD: 37.043556

== Total ==
ADDR_TRANS: 227152
REPLAY_LOAD: 192897
NON_REPLAY_LOAD: 491568

== Counts ==
ADDR_TRANS: 787
REPLAY_LOAD: 1243
NON_REPLAY_LOAD: 13270

cpu0->cpu0_STLB TOTAL        ACCESS:     970356 HIT:     949249 MISS:      21107 MSHR_MERGE:          4
cpu0->cpu0_STLB LOAD         ACCESS:     970356 HIT:     949249 MISS:      21107 MSHR_MERGE:          4
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 408 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3291961 HIT:    2665443 MISS:     626518 MSHR_MERGE:          7
cpu0->cpu0_L2C LOAD         ACCESS:    2806926 HIT:    2286220 MISS:     520706 MSHR_MERGE:          4
cpu0->cpu0_L2C RFO          ACCESS:     146673 HIT:      81056 MISS:      65617 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     296627 HIT:     295555 MISS:       1072 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      41735 HIT:       2612 MISS:      39123 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 100.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8225184 HIT:    5690776 MISS:    2534408 MSHR_MERGE:     528805
cpu0->cpu0_L1I LOAD         ACCESS:    8225184 HIT:    5690776 MISS:    2534408 MSHR_MERGE:     528805
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.48 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   18906743 HIT:   13625275 MISS:    5281468 MSHR_MERGE:    4291722
cpu0->cpu0_L1D LOAD         ACCESS:   13770470 HIT:    9162894 MISS:    4607576 MSHR_MERGE:    3806252
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5087049 HIT:    4455220 MISS:     631829 MSHR_MERGE:     485142
cpu0->cpu0_L1D TRANSLATION  ACCESS:      49224 HIT:       7161 MISS:      42063 MSHR_MERGE:        328
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 73.04 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6559521 HIT:    6086696 MISS:     472825 MSHR_MERGE:     198385
cpu0->cpu0_ITLB LOAD         ACCESS:    6559521 HIT:    6086696 MISS:     472825 MSHR_MERGE:     198385
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.21 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18343740 HIT:   17384696 MISS:     959044 MSHR_MERGE:     263128
cpu0->cpu0_DTLB LOAD         ACCESS:   18343740 HIT:   17384696 MISS:     959044 MSHR_MERGE:     263128
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 16.83 cycles
cpu0->LLC TOTAL        ACCESS:     739657 HIT:     209155 MISS:     530502 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     520702 HIT:      70088 MISS:     450614 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      65614 HIT:      20718 MISS:      44896 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     114218 HIT:     113015 MISS:       1203 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      39123 HIT:       5334 MISS:      33789 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 85.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      79622
  ROW_BUFFER_MISS:     449675
  AVG DBUS CONGESTED CYCLE: 7.682
Channel 0 WQ ROW_BUFFER_HIT:       9993
  ROW_BUFFER_MISS:      53604
  FULL:          0
Channel 0 REFRESHES ISSUED:      11524

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       524001       158303        35650        18236
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           52          138          409        12688
  STLB miss resolved @ L2C                0           37          310          824         2977
  STLB miss resolved @ LLC                0           41          416         2044         4184
  STLB miss resolved @ MEM                0           48         1421         4293        26955

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             116134        16203       291428         3055         2154
---------------------------------------------------------------
  STLB miss resolved @ L1D                7            2           36           97          383
  STLB miss resolved @ L2C                2            5           54           86          143
  STLB miss resolved @ LLC                3            4           62          200          166
  STLB miss resolved @ MEM               31            8          177          404         1852
[2025-09-16 20:20:17] END   suite=cs trace=streaming_phase4_core2 (rc=0)
