

================================================================
== Vitis HLS Report for 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2'
================================================================
* Date:           Fri Sep 20 23:14:15 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        EdgedetectBaseline_cluster
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                     |
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |   921708|   921708|  6.145 ms|  6.145 ms|  921603|  921603|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_10_1_VITIS_LOOP_13_2  |   921706|   921706|       110|          3|          1|  307200|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 111


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 111
* Pipeline : 1
  Pipeline-0 : II = 3, D = 111, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:13->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 113 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%jj = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:12->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 114 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 115 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 116 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%image_rgb_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %image_rgb"   --->   Operation 118 'read' 'image_rgb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten"   --->   Operation 119 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln10 = store i9 0, i9 %i" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 120 'store' 'store_ln10' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln12 = store i11 0, i11 %jj" [../EdgedetectBaseline_host/src/edgedetect.cpp:12->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 121 'store' 'store_ln12' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln13 = store i10 0, i10 %j" [../EdgedetectBaseline_host/src/edgedetect.cpp:13->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 122 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 123 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 124 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.88ns)   --->   "%icmp_ln10 = icmp_eq  i19 %indvar_flatten_load, i19 307200" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 126 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.88ns)   --->   "%add_ln10 = add i19 %indvar_flatten_load, i19 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 127 'add' 'add_ln10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc36.i, void %for.inc.i6.preheader.exitStub" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 128 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [../EdgedetectBaseline_host/src/edgedetect.cpp:13->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 129 'load' 'j_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%jj_load = load i11 %jj" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 130 'load' 'jj_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 131 'load' 'i_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.78ns)   --->   "%icmp_ln13 = icmp_eq  i10 %j_load, i10 640" [../EdgedetectBaseline_host/src/edgedetect.cpp:13->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 132 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.38ns)   --->   "%select_ln10 = select i1 %icmp_ln13, i11 0, i11 %jj_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 133 'select' 'select_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.40ns)   --->   "%select_ln10_1 = select i1 %icmp_ln13, i10 0, i10 %j_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 134 'select' 'select_ln10_1' <Predicate = (!icmp_ln10)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.77ns)   --->   "%add_ln10_1 = add i9 %i_load, i9 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 135 'add' 'add_ln10_1' <Predicate = (!icmp_ln10)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.39ns)   --->   "%select_ln10_2 = select i1 %icmp_ln13, i9 %add_ln10_1, i9 %i_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 136 'select' 'select_ln10_2' <Predicate = (!icmp_ln10)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i9.i11, i9 %select_ln10_2, i11 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 137 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %select_ln10_2, i7 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 138 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%p_shl18 = zext i16 %tmp" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 139 'zext' 'p_shl18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.89ns)   --->   "%empty = sub i20 %p_shl1, i20 %p_shl18" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 140 'sub' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%p_cast39 = zext i20 %empty" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 141 'zext' 'p_cast39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_s = partselect i19 @_ssdm_op_PartSelect.i19.i20.i32.i32, i20 %empty, i32 1, i32 19" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 142 'partselect' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i18 @_ssdm_op_PartSelect.i18.i20.i32.i32, i20 %empty, i32 2, i32 19" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 143 'partselect' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %select_ln10_2, i9 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 144 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%p_shl = zext i18 %tmp_24" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 145 'zext' 'p_shl' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%p_shl16 = zext i16 %tmp" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 146 'zext' 'p_shl16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_35 = add i19 %p_shl, i19 %p_shl16" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 147 'add' 'empty_35' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i11 %select_ln10" [../EdgedetectBaseline_host/src/edgedetect.cpp:13->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 148 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i10 %select_ln10_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:13->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 149 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.08ns)   --->   "%add_ln15 = add i64 %zext_ln13, i64 %image_rgb_read" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 150 'add' 'add_ln15' <Predicate = (!icmp_ln10)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (1.08ns)   --->   "%add_ln15_1 = add i64 %add_ln15, i64 %p_cast39" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 151 'add' 'add_ln15_1' <Predicate = (!icmp_ln10)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln15_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln15_1, i32 6, i32 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 152 'partselect' 'trunc_ln15_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i64 %add_ln15_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 153 'trunc' 'trunc_ln15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.79ns)   --->   "%add_ln18 = add i11 %select_ln10, i11 3" [../EdgedetectBaseline_host/src/edgedetect.cpp:18->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 154 'add' 'add_ln18' <Predicate = (!icmp_ln10)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln21 = add i19 %zext_ln13_1, i19 %empty_35" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 155 'add' 'add_ln21' <Predicate = (!icmp_ln10)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 156 [23/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 156 'urem' 'urem_ln21' <Predicate = (!icmp_ln10)> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.78ns)   --->   "%add_ln13 = add i10 %select_ln10_1, i10 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:13->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 157 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.42ns)   --->   "%store_ln10 = store i19 %add_ln10, i19 %indvar_flatten" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 158 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.42>
ST_2 : Operation 159 [1/1] (0.42ns)   --->   "%store_ln10 = store i9 %select_ln10_2, i9 %i" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 159 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.42>
ST_2 : Operation 160 [1/1] (0.42ns)   --->   "%store_ln12 = store i11 %add_ln18, i11 %jj" [../EdgedetectBaseline_host/src/edgedetect.cpp:12->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 160 'store' 'store_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.42>
ST_2 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln13 = store i10 %add_ln13, i10 %j" [../EdgedetectBaseline_host/src/edgedetect.cpp:13->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 161 'store' 'store_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.42>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc.i" [../EdgedetectBaseline_host/src/edgedetect.cpp:13->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 162 'br' 'br_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.86>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i19.i1, i19 %tmp_s, i1 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 163 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%p_cast40 = zext i20 %tmp_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 164 'zext' 'p_cast40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %tmp_2, i2 2" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 165 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%p_cast41 = zext i20 %tmp_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 166 'zext' 'p_cast41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i58 %trunc_ln15_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 167 'sext' 'sext_ln15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln15" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 168 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 169 [71/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 169 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 170 [1/1] (1.08ns)   --->   "%add_ln15_2 = add i64 %add_ln15, i64 %p_cast40" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 170 'add' 'add_ln15_2' <Predicate = (!icmp_ln10)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln15_5 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln15_2, i32 6, i32 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 171 'partselect' 'trunc_ln15_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln15_3 = trunc i64 %add_ln15_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 172 'trunc' 'trunc_ln15_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (1.08ns)   --->   "%add_ln15_3 = add i64 %add_ln15, i64 %p_cast41" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 173 'add' 'add_ln15_3' <Predicate = (!icmp_ln10)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln15_7 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln15_3, i32 6, i32 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 174 'partselect' 'trunc_ln15_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln15_6 = trunc i64 %add_ln15_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 175 'trunc' 'trunc_ln15_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i19 %add_ln21" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 176 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (2.56ns)   --->   "%mul_ln21 = mul i39 %zext_ln21_1, i39 699051" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 177 'mul' 'mul_ln21' <Predicate = (!icmp_ln10)> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln21, i32 22, i32 38" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 178 'partselect' 'tmp_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 179 [22/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 179 'urem' 'urem_ln21' <Predicate = (!icmp_ln10)> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.86>
ST_4 : Operation 180 [70/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 180 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i58 %trunc_ln15_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 181 'sext' 'sext_ln15_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i512 %gmem, i64 %sext_ln15_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 182 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 183 [71/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 183 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 184 [21/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 184 'urem' 'urem_ln21' <Predicate = (!icmp_ln10)> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.86>
ST_5 : Operation 185 [69/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 185 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 186 [70/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 186 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln15_2 = sext i58 %trunc_ln15_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 187 'sext' 'sext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i512 %gmem, i64 %sext_ln15_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 188 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [71/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 189 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 190 [20/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 190 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.86>
ST_6 : Operation 191 [68/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 191 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 192 [69/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 192 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 193 [70/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 193 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 194 [19/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 194 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.86>
ST_7 : Operation 195 [67/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 195 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 196 [68/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 196 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 197 [69/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 197 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 198 [18/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 198 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.86>
ST_8 : Operation 199 [66/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 199 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 200 [67/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 200 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 201 [68/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 201 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 202 [17/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 202 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.86>
ST_9 : Operation 203 [65/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 203 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 204 [66/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 204 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 205 [67/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 205 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 206 [16/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 206 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.86>
ST_10 : Operation 207 [64/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 207 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 208 [65/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 208 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 209 [66/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 209 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 210 [15/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 210 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.86>
ST_11 : Operation 211 [63/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 211 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 212 [64/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 212 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 213 [65/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 213 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 214 [14/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 214 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.86>
ST_12 : Operation 215 [62/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 215 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 216 [63/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 216 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 217 [64/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 217 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 218 [13/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 218 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.86>
ST_13 : Operation 219 [61/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 219 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 220 [62/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 220 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 221 [63/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 221 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 222 [12/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 222 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.86>
ST_14 : Operation 223 [60/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 223 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 224 [61/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 224 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 225 [62/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 225 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 226 [11/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 226 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.86>
ST_15 : Operation 227 [59/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 227 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 228 [60/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 228 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 229 [61/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 229 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 230 [10/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 230 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.86>
ST_16 : Operation 231 [58/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 231 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 232 [59/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 232 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 233 [60/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 233 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 234 [9/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 234 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.86>
ST_17 : Operation 235 [57/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 235 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 236 [58/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 236 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 237 [59/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 237 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 238 [8/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 238 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.86>
ST_18 : Operation 239 [56/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 239 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 240 [57/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 240 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 241 [58/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 241 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 242 [7/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 242 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.86>
ST_19 : Operation 243 [55/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 243 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 244 [56/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 244 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 245 [57/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 245 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 246 [6/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 246 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.86>
ST_20 : Operation 247 [54/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 247 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 248 [55/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 248 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 249 [56/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 249 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 250 [5/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 250 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.86>
ST_21 : Operation 251 [53/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 251 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 252 [54/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 252 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 253 [55/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 253 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 254 [4/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 254 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.86>
ST_22 : Operation 255 [52/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 255 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 256 [53/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 256 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 257 [54/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 257 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 258 [3/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 258 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.86>
ST_23 : Operation 259 [51/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 259 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 260 [52/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 260 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 261 [53/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 261 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 262 [2/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 262 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.86>
ST_24 : Operation 263 [50/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 263 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 264 [51/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 264 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 265 [52/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 265 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 266 [1/23] (1.52ns)   --->   "%urem_ln21 = urem i19 %add_ln21, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 266 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i3 %urem_ln21" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 267 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 268 [1/1] (0.73ns)   --->   "%switch_ln21 = switch i3 %trunc_ln21, void %arrayidx35.i110.case.5, i3 0, void %arrayidx35.i110.case.0, i3 1, void %arrayidx35.i110.case.1, i3 2, void %arrayidx35.i110.case.2, i3 3, void %arrayidx35.i110.case.3, i3 4, void %arrayidx35.i110.case.4" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 268 'switch' 'switch_ln21' <Predicate = true> <Delay = 0.73>

State 25 <SV = 24> <Delay = 4.86>
ST_25 : Operation 269 [49/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 269 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 270 [50/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 270 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 271 [51/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 271 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 4.86>
ST_26 : Operation 272 [48/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 272 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 273 [49/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 273 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 274 [50/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 274 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 4.86>
ST_27 : Operation 275 [47/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 275 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 276 [48/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 276 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 277 [49/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 277 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 4.86>
ST_28 : Operation 278 [46/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 278 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 279 [47/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 279 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 280 [48/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 280 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 4.86>
ST_29 : Operation 281 [45/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 281 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 282 [46/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 282 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 283 [47/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 283 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 4.86>
ST_30 : Operation 284 [44/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 284 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 285 [45/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 285 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 286 [46/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 286 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 4.86>
ST_31 : Operation 287 [43/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 287 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 288 [44/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 288 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 289 [45/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 289 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 4.86>
ST_32 : Operation 290 [42/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 290 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 291 [43/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 291 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 292 [44/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 292 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 4.86>
ST_33 : Operation 293 [41/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 293 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 294 [42/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 294 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 295 [43/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 295 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 4.86>
ST_34 : Operation 296 [40/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 296 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 297 [41/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 297 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 298 [42/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 298 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 4.86>
ST_35 : Operation 299 [39/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 299 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 300 [40/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 300 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 301 [41/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 301 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 4.86>
ST_36 : Operation 302 [38/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 302 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 303 [39/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 303 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 304 [40/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 304 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 4.86>
ST_37 : Operation 305 [37/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 305 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 306 [38/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 306 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 307 [39/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 307 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 4.86>
ST_38 : Operation 308 [36/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 308 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 309 [37/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 309 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 310 [38/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 310 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 4.86>
ST_39 : Operation 311 [35/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 311 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 312 [36/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 312 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 313 [37/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 313 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 4.86>
ST_40 : Operation 314 [34/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 314 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 315 [35/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 315 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 316 [36/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 316 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 4.86>
ST_41 : Operation 317 [33/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 317 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 318 [34/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 318 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 319 [35/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 319 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 4.86>
ST_42 : Operation 320 [32/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 320 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 321 [33/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 321 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 322 [34/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 322 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 4.86>
ST_43 : Operation 323 [31/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 323 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 324 [32/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 324 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 325 [33/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 325 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 4.86>
ST_44 : Operation 326 [30/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 326 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 327 [31/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 327 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 328 [32/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 328 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 4.86>
ST_45 : Operation 329 [29/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 329 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 330 [30/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 330 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 331 [31/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 331 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 4.86>
ST_46 : Operation 332 [28/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 332 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 333 [29/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 333 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 334 [30/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 334 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 4.86>
ST_47 : Operation 335 [27/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 335 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 336 [28/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 336 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 337 [29/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 337 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 4.86>
ST_48 : Operation 338 [26/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 338 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 339 [27/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 339 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 340 [28/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 340 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 4.86>
ST_49 : Operation 341 [25/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 341 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 342 [26/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 342 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 343 [27/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 343 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 4.86>
ST_50 : Operation 344 [24/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 344 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 345 [25/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 345 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 346 [26/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 346 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 4.86>
ST_51 : Operation 347 [23/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 347 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 348 [24/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 348 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 349 [25/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 349 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 4.86>
ST_52 : Operation 350 [22/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 350 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 351 [23/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 351 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 352 [24/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 352 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 4.86>
ST_53 : Operation 353 [21/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 353 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 354 [22/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 354 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 355 [23/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 355 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 4.86>
ST_54 : Operation 356 [20/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 356 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 357 [21/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 357 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 358 [22/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 358 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 4.86>
ST_55 : Operation 359 [19/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 359 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 360 [20/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 360 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 361 [21/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 361 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 4.86>
ST_56 : Operation 362 [18/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 362 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 363 [19/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 363 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 364 [20/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 364 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 4.86>
ST_57 : Operation 365 [17/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 365 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 366 [18/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 366 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 367 [19/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 367 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 4.86>
ST_58 : Operation 368 [16/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 368 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 369 [17/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 369 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 370 [18/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 370 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 4.86>
ST_59 : Operation 371 [15/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 371 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 372 [16/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 372 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 373 [17/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 373 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 4.86>
ST_60 : Operation 374 [14/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 374 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 375 [15/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 375 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 376 [16/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 376 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 4.86>
ST_61 : Operation 377 [13/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 377 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 378 [14/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 378 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 379 [15/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 379 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 4.86>
ST_62 : Operation 380 [12/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 380 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 381 [13/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 381 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 382 [14/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 382 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 4.86>
ST_63 : Operation 383 [11/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 383 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 384 [12/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 384 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 385 [13/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 385 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 4.86>
ST_64 : Operation 386 [10/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 386 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 387 [11/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 387 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 388 [12/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 388 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 4.86>
ST_65 : Operation 389 [9/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 389 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 390 [10/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 390 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 391 [11/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 391 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 4.86>
ST_66 : Operation 392 [8/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 392 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 393 [9/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 393 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 394 [10/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 394 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 4.86>
ST_67 : Operation 395 [7/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 395 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 396 [8/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 396 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 397 [9/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 397 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 4.86>
ST_68 : Operation 398 [6/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 398 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 399 [7/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 399 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 400 [8/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 400 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 4.86>
ST_69 : Operation 401 [5/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 401 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 402 [6/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 402 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 403 [7/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 403 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 4.86>
ST_70 : Operation 404 [4/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 404 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 405 [5/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 405 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 406 [6/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 406 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 4.86>
ST_71 : Operation 407 [3/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 407 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 408 [4/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 408 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 409 [5/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 409 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 4.86>
ST_72 : Operation 410 [2/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 410 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 411 [3/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 411 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 412 [4/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 412 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 4.86>
ST_73 : Operation 413 [1/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 413 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 414 [2/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 414 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 415 [3/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 415 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 4.86>
ST_74 : Operation 416 [1/1] (4.86ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 416 'read' 'gmem_addr_read' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 417 [1/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 417 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 418 [2/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 418 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 4.86>
ST_75 : Operation 419 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln15, i3 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 419 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i9 %shl_ln" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 420 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 421 [1/1] (1.88ns)   --->   "%lshr_ln15 = lshr i512 %gmem_addr_read, i512 %zext_ln15" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 421 'lshr' 'lshr_ln15' <Predicate = true> <Delay = 1.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 422 [1/1] (0.00ns)   --->   "%r = trunc i512 %lshr_ln15" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 422 'trunc' 'r' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 423 [1/1] (4.86ns)   --->   "%gmem_addr_1_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 423 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 424 [1/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 424 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 4.86>
ST_76 : Operation 425 [1/1] (0.00ns)   --->   "%shl_ln15_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln15_3, i3 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 425 'bitconcatenate' 'shl_ln15_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i9 %shl_ln15_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 426 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 427 [1/1] (1.88ns)   --->   "%lshr_ln15_1 = lshr i512 %gmem_addr_1_read, i512 %zext_ln15_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 427 'lshr' 'lshr_ln15_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 428 [1/1] (0.00ns)   --->   "%g = trunc i512 %lshr_ln15_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 428 'trunc' 'g' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 429 [1/1] (4.86ns)   --->   "%gmem_addr_2_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 429 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i8 %r" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 430 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 431 [5/5] (4.47ns)   --->   "%conv19_i = sitodp i32 %zext_ln20" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 431 'sitodp' 'conv19_i' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 4.47>
ST_77 : Operation 432 [1/1] (0.00ns)   --->   "%shl_ln15_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln15_6, i3 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 432 'bitconcatenate' 'shl_ln15_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i9 %shl_ln15_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 433 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 434 [1/1] (1.88ns)   --->   "%lshr_ln15_2 = lshr i512 %gmem_addr_2_read, i512 %zext_ln15_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 434 'lshr' 'lshr_ln15_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 435 [1/1] (0.00ns)   --->   "%b = trunc i512 %lshr_ln15_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 435 'trunc' 'b' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 436 [4/5] (4.47ns)   --->   "%conv19_i = sitodp i32 %zext_ln20" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 436 'sitodp' 'conv19_i' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i8 %g" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 437 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 438 [5/5] (4.47ns)   --->   "%conv22_i = sitodp i32 %zext_ln20_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 438 'sitodp' 'conv22_i' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.47>
ST_78 : Operation 439 [3/5] (4.47ns)   --->   "%conv19_i = sitodp i32 %zext_ln20" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 439 'sitodp' 'conv19_i' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 440 [4/5] (4.47ns)   --->   "%conv22_i = sitodp i32 %zext_ln20_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 440 'sitodp' 'conv22_i' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i8 %b" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 441 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 442 [5/5] (4.47ns)   --->   "%conv26_i = sitodp i32 %zext_ln20_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 442 'sitodp' 'conv26_i' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 78> <Delay = 4.47>
ST_79 : Operation 443 [2/5] (4.47ns)   --->   "%conv19_i = sitodp i32 %zext_ln20" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 443 'sitodp' 'conv19_i' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 444 [3/5] (4.47ns)   --->   "%conv22_i = sitodp i32 %zext_ln20_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 444 'sitodp' 'conv22_i' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 445 [4/5] (4.47ns)   --->   "%conv26_i = sitodp i32 %zext_ln20_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 445 'sitodp' 'conv26_i' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 79> <Delay = 4.47>
ST_80 : Operation 446 [1/5] (4.47ns)   --->   "%conv19_i = sitodp i32 %zext_ln20" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 446 'sitodp' 'conv19_i' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 447 [2/5] (4.47ns)   --->   "%conv22_i = sitodp i32 %zext_ln20_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 447 'sitodp' 'conv22_i' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 448 [3/5] (4.47ns)   --->   "%conv26_i = sitodp i32 %zext_ln20_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 448 'sitodp' 'conv26_i' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 80> <Delay = 4.57>
ST_81 : Operation 449 [7/7] (4.57ns)   --->   "%mul20_i = dmul i64 %conv19_i, i64 0.299" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 449 'dmul' 'mul20_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 450 [1/5] (4.47ns)   --->   "%conv22_i = sitodp i32 %zext_ln20_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 450 'sitodp' 'conv22_i' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 451 [2/5] (4.47ns)   --->   "%conv26_i = sitodp i32 %zext_ln20_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 451 'sitodp' 'conv26_i' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 4.57>
ST_82 : Operation 452 [6/7] (4.57ns)   --->   "%mul20_i = dmul i64 %conv19_i, i64 0.299" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 452 'dmul' 'mul20_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 453 [7/7] (4.57ns)   --->   "%mul23_i = dmul i64 %conv22_i, i64 0.587" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 453 'dmul' 'mul23_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 454 [1/5] (4.47ns)   --->   "%conv26_i = sitodp i32 %zext_ln20_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 454 'sitodp' 'conv26_i' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 82> <Delay = 4.57>
ST_83 : Operation 455 [5/7] (4.57ns)   --->   "%mul20_i = dmul i64 %conv19_i, i64 0.299" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 455 'dmul' 'mul20_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 456 [6/7] (4.57ns)   --->   "%mul23_i = dmul i64 %conv22_i, i64 0.587" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 456 'dmul' 'mul23_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 457 [7/7] (4.57ns)   --->   "%mul27_i = dmul i64 %conv26_i, i64 0.114" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 457 'dmul' 'mul27_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 4.57>
ST_84 : Operation 458 [4/7] (4.57ns)   --->   "%mul20_i = dmul i64 %conv19_i, i64 0.299" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 458 'dmul' 'mul20_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 459 [5/7] (4.57ns)   --->   "%mul23_i = dmul i64 %conv22_i, i64 0.587" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 459 'dmul' 'mul23_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 460 [6/7] (4.57ns)   --->   "%mul27_i = dmul i64 %conv26_i, i64 0.114" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 460 'dmul' 'mul27_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 4.57>
ST_85 : Operation 461 [3/7] (4.57ns)   --->   "%mul20_i = dmul i64 %conv19_i, i64 0.299" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 461 'dmul' 'mul20_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 462 [4/7] (4.57ns)   --->   "%mul23_i = dmul i64 %conv22_i, i64 0.587" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 462 'dmul' 'mul23_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 463 [5/7] (4.57ns)   --->   "%mul27_i = dmul i64 %conv26_i, i64 0.114" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 463 'dmul' 'mul27_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 4.57>
ST_86 : Operation 464 [2/7] (4.57ns)   --->   "%mul20_i = dmul i64 %conv19_i, i64 0.299" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 464 'dmul' 'mul20_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 465 [3/7] (4.57ns)   --->   "%mul23_i = dmul i64 %conv22_i, i64 0.587" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 465 'dmul' 'mul23_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 466 [4/7] (4.57ns)   --->   "%mul27_i = dmul i64 %conv26_i, i64 0.114" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 466 'dmul' 'mul27_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 4.57>
ST_87 : Operation 467 [1/7] (4.57ns)   --->   "%mul20_i = dmul i64 %conv19_i, i64 0.299" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 467 'dmul' 'mul20_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 468 [2/7] (4.57ns)   --->   "%mul23_i = dmul i64 %conv22_i, i64 0.587" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 468 'dmul' 'mul23_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 469 [3/7] (4.57ns)   --->   "%mul27_i = dmul i64 %conv26_i, i64 0.114" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 469 'dmul' 'mul27_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 4.57>
ST_88 : Operation 470 [1/7] (4.57ns)   --->   "%mul23_i = dmul i64 %conv22_i, i64 0.587" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 470 'dmul' 'mul23_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 471 [2/7] (4.57ns)   --->   "%mul27_i = dmul i64 %conv26_i, i64 0.114" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 471 'dmul' 'mul27_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 4.57>
ST_89 : Operation 472 [8/8] (3.71ns)   --->   "%add24_i = dadd i64 %mul20_i, i64 %mul23_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 472 'dadd' 'add24_i' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 473 [1/7] (4.57ns)   --->   "%mul27_i = dmul i64 %conv26_i, i64 0.114" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 473 'dmul' 'mul27_i' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.71>
ST_90 : Operation 474 [7/8] (3.71ns)   --->   "%add24_i = dadd i64 %mul20_i, i64 %mul23_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 474 'dadd' 'add24_i' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.71>
ST_91 : Operation 475 [6/8] (3.71ns)   --->   "%add24_i = dadd i64 %mul20_i, i64 %mul23_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 475 'dadd' 'add24_i' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.71>
ST_92 : Operation 476 [5/8] (3.71ns)   --->   "%add24_i = dadd i64 %mul20_i, i64 %mul23_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 476 'dadd' 'add24_i' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 3.71>
ST_93 : Operation 477 [4/8] (3.71ns)   --->   "%add24_i = dadd i64 %mul20_i, i64 %mul23_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 477 'dadd' 'add24_i' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 3.71>
ST_94 : Operation 478 [3/8] (3.71ns)   --->   "%add24_i = dadd i64 %mul20_i, i64 %mul23_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 478 'dadd' 'add24_i' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 3.71>
ST_95 : Operation 479 [2/8] (3.71ns)   --->   "%add24_i = dadd i64 %mul20_i, i64 %mul23_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 479 'dadd' 'add24_i' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.71>
ST_96 : Operation 480 [1/8] (3.71ns)   --->   "%add24_i = dadd i64 %mul20_i, i64 %mul23_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 480 'dadd' 'add24_i' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 3.71>
ST_97 : Operation 481 [8/8] (3.71ns)   --->   "%add28_i = dadd i64 %add24_i, i64 %mul27_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 481 'dadd' 'add28_i' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 3.71>
ST_98 : Operation 482 [7/8] (3.71ns)   --->   "%add28_i = dadd i64 %add24_i, i64 %mul27_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 482 'dadd' 'add28_i' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 3.71>
ST_99 : Operation 483 [6/8] (3.71ns)   --->   "%add28_i = dadd i64 %add24_i, i64 %mul27_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 483 'dadd' 'add28_i' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 3.71>
ST_100 : Operation 484 [5/8] (3.71ns)   --->   "%add28_i = dadd i64 %add24_i, i64 %mul27_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 484 'dadd' 'add28_i' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 3.71>
ST_101 : Operation 485 [4/8] (3.71ns)   --->   "%add28_i = dadd i64 %add24_i, i64 %mul27_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 485 'dadd' 'add28_i' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 3.71>
ST_102 : Operation 486 [3/8] (3.71ns)   --->   "%add28_i = dadd i64 %add24_i, i64 %mul27_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 486 'dadd' 'add28_i' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 3.71>
ST_103 : Operation 487 [2/8] (3.71ns)   --->   "%add28_i = dadd i64 %add24_i, i64 %mul27_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 487 'dadd' 'add28_i' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 3.71>
ST_104 : Operation 488 [1/8] (3.71ns)   --->   "%add28_i = dadd i64 %add24_i, i64 %mul27_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 488 'dadd' 'add28_i' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.89>
ST_105 : Operation 489 [2/2] (2.89ns)   --->   "%gray = fptrunc i64 %add28_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 489 'fptrunc' 'gray' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.89>
ST_106 : Operation 490 [1/2] (2.89ns)   --->   "%gray = fptrunc i64 %add28_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 490 'fptrunc' 'gray' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 106> <Delay = 2.30>
ST_107 : Operation 491 [2/2] (2.30ns)   --->   "%dc = fpext i32 %gray" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 491 'fpext' 'dc' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 107> <Delay = 3.54>
ST_108 : Operation 492 [1/2] (2.30ns)   --->   "%dc = fpext i32 %gray" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 492 'fpext' 'dc' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 493 [1/1] (0.00ns)   --->   "%data_1 = bitcast i64 %dc" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:459->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 493 'bitcast' 'data_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 494 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 494 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 495 [1/1] (0.00ns)   --->   "%xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1, i32 52, i32 62" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:461->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 495 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 496 [1/1] (0.00ns)   --->   "%xs_sig = trunc i64 %data_1" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:462->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 496 'trunc' 'xs_sig' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 497 [1/1] (0.00ns)   --->   "%index = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_1, i32 52, i32 57" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:31->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 497 'partselect' 'index' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i6 %index" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:32->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 498 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 499 [1/1] (0.00ns)   --->   "%mask_table_addr = getelementptr i52 %mask_table, i64 0, i64 %zext_ln32" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:32->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 499 'getelementptr' 'mask_table_addr' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 500 [2/2] (1.23ns)   --->   "%mask = load i6 %mask_table_addr" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 500 'load' 'mask' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>
ST_108 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln479 = trunc i64 %data_1" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:36->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 501 'trunc' 'trunc_ln479' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 571 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 571 'ret' 'ret_ln0' <Predicate = (icmp_ln10)> <Delay = 0.42>

State 109 <SV = 108> <Delay = 3.24>
ST_109 : Operation 502 [1/1] (0.79ns)   --->   "%icmp_ln18 = icmp_ult  i11 %xs_exp, i11 1023" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:18->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 502 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 503 [1/1] (0.79ns)   --->   "%icmp_ln24 = icmp_ugt  i11 %xs_exp, i11 1075" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 503 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 504 [1/1] (0.00ns)   --->   "%t_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xs_sign, i63 0" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:22->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 504 'bitconcatenate' 't_3' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 505 [1/1] (0.00ns)   --->   "%bitcast_ln497 = bitcast i64 %t_3" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:497->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:22->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 505 'bitcast' 'bitcast_ln497' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 506 [1/2] (1.23ns)   --->   "%mask = load i6 %mask_table_addr" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 506 'load' 'mask' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>
ST_109 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i52 %mask" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:28->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 507 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 508 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 1, i63 %trunc_ln479" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:36->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 508 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 509 [1/1] (1.08ns)   --->   "%add_ln36 = add i64 %zext_ln28, i64 %t" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:36->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 509 'add' 'add_ln36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 510 [1/1] (0.00ns)   --->   "%xs_sign_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln36, i32 63" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:465->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:36->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 510 'bitselect' 'xs_sign_1' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 511 [1/1] (0.00ns)   --->   "%xs_exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %add_ln36, i32 52, i32 62" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:466->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:36->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 511 'partselect' 'xs_exp_1' <Predicate = (xs_sign)> <Delay = 0.00>
ST_109 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node xs_sig_3)   --->   "%xs_sig_1 = trunc i64 %add_ln36" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:467->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:36->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 512 'trunc' 'xs_sig_1' <Predicate = (xs_sign)> <Delay = 0.00>
ST_109 : Operation 513 [1/1] (0.28ns)   --->   "%xs_sign_2 = and i1 %xs_sign, i1 %xs_sign_1" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 513 'and' 'xs_sign_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 514 [1/1] (0.38ns)   --->   "%xs_exp_2 = select i1 %xs_sign, i11 %xs_exp_1, i11 %xs_exp" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 514 'select' 'xs_exp_2' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node xs_sig_3)   --->   "%xs_sig_2 = select i1 %xs_sign, i52 %xs_sig_1, i52 %xs_sig" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 515 'select' 'xs_sig_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node xs_sig_3)   --->   "%xor_ln39 = xor i52 %mask, i52 4503599627370495" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 516 'xor' 'xor_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 517 [1/1] (0.44ns) (out node of the LUT)   --->   "%xs_sig_3 = and i52 %xs_sig_2, i52 %xor_ln39" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 517 'and' 'xs_sig_3' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 518 [1/1] (0.00ns)   --->   "%t_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %xs_sign_2, i11 %xs_exp_2, i52 %xs_sig_3" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:40->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 518 'bitconcatenate' 't_4' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 519 [1/1] (0.00ns)   --->   "%bitcast_ln497_1 = bitcast i64 %t_4" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:497->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:40->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 519 'bitcast' 'bitcast_ln497_1' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%xor_ln18 = xor i1 %icmp_ln18, i1 1" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:18->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 520 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 521 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln24 = and i1 %icmp_ln24, i1 %xor_ln18" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 521 'and' 'and_ln24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24)   --->   "%or_ln24 = or i1 %icmp_ln18, i1 %icmp_ln24" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 522 'or' 'or_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 523 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln24 = xor i1 %or_ln24, i1 1" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 523 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 524 [1/1] (1.10ns)   --->   "%icmp_ln19 = icmp_ne  i52 %xs_sig, i52 0" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 524 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 525 [1/1] (0.79ns)   --->   "%icmp_ln19_1 = icmp_ne  i11 %xs_exp, i11 0" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 525 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln19_1)   --->   "%or_ln19 = or i1 %icmp_ln19_1, i1 %icmp_ln19" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 526 'or' 'or_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln19_1)   --->   "%and_ln19 = and i1 %xs_sign, i1 %or_ln19" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 527 'and' 'and_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 528 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln19_1 = and i1 %and_ln19, i1 %icmp_ln18" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 528 'and' 'and_ln19_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 529 [1/1] (0.00ns)   --->   "%sel_tmp8_i = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %and_ln24, i1 %xor_ln24, i1 %and_ln19_1" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 529 'bitconcatenate' 'sel_tmp8_i' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 530 [1/1] (0.47ns)   --->   "%dc_1 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.4double.double.i3, i3 4, i64 %dc, i3 2, i64 %bitcast_ln497_1, i3 1, i64 -1, i3 0, i64 %bitcast_ln497, i64 <undef>, i3 %sel_tmp8_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 530 'sparsemux' 'dc_1' <Predicate = true> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 531 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc_1" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:459->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:66->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 531 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 532 [1/1] (0.00ns)   --->   "%xs_exp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:461->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:66->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 532 'partselect' 'xs_exp_4' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln505 = trunc i64 %data" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:505->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 533 'trunc' 'trunc_ln505' <Predicate = true> <Delay = 0.00>

State 110 <SV = 109> <Delay = 2.67>
ST_110 : Operation 534 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln505, i1 0" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 534 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 535 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %xs_exp_4" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 536 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 537 [1/1] (0.79ns)   --->   "%add_ln486 = add i12 %zext_ln486, i12 3073" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 537 'add' 'add_ln486' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln486, i32 11" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 538 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 539 [1/1] (0.79ns)   --->   "%sub_ln71 = sub i11 1023, i11 %xs_exp_4" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 539 'sub' 'sub_ln71' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i11 %sub_ln71" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 540 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 541 [1/1] (0.37ns)   --->   "%select_ln71 = select i1 %tmp_27, i12 %sext_ln71, i12 %add_ln486" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 541 'select' 'select_ln71' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln71_1 = sext i12 %select_ln71" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 542 'sext' 'sext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i32 %sext_ln71_1" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 543 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 544 [1/1] (1.50ns)   --->   "%lshr_ln71 = lshr i113 %zext_ln68, i113 %zext_ln71" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 544 'lshr' 'lshr_ln71' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i113.i32.i32, i113 %lshr_ln71, i32 53, i32 60" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:74->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 545 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 111 <SV = 110> <Delay = 3.13>
ST_111 : Operation 546 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_1_VITIS_LOOP_13_2_str"   --->   Operation 546 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 547 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 307200, i64 307200, i64 307200"   --->   Operation 547 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 548 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:12->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 548 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 549 [1/1] (1.50ns)   --->   "%shl_ln71 = shl i113 %zext_ln68, i113 %zext_ln71" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 549 'shl' 'shl_ln71' <Predicate = (!tmp_27)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i113.i32.i32, i113 %shl_ln71, i32 53, i32 60" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:74->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 550 'partselect' 'tmp_5' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_111 : Operation 551 [1/1] (0.39ns)   --->   "%val = select i1 %tmp_27, i8 %tmp_4, i8 %tmp_5" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 551 'select' 'val' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i17 %tmp_28" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 552 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 553 [1/1] (0.00ns)   --->   "%image_gray_addr_1 = getelementptr i8 %image_gray, i64 0, i64 %zext_ln21" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 553 'getelementptr' 'image_gray_addr_1' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 554 [1/1] (0.00ns)   --->   "%image_gray_1_addr_1 = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln21" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 554 'getelementptr' 'image_gray_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 555 [1/1] (0.00ns)   --->   "%image_gray_2_addr_1 = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln21" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 555 'getelementptr' 'image_gray_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 556 [1/1] (0.00ns)   --->   "%image_gray_3_addr_1 = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln21" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 556 'getelementptr' 'image_gray_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 557 [1/1] (0.00ns)   --->   "%image_gray_4_addr_1 = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln21" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 557 'getelementptr' 'image_gray_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 558 [1/1] (0.00ns)   --->   "%image_gray_5_addr_1 = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln21" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 558 'getelementptr' 'image_gray_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 559 [1/1] (1.23ns)   --->   "%store_ln21 = store i8 %val, i16 %image_gray_4_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 559 'store' 'store_ln21' <Predicate = (trunc_ln21 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_111 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx35.i110.exit" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 560 'br' 'br_ln21' <Predicate = (trunc_ln21 == 4)> <Delay = 0.00>
ST_111 : Operation 561 [1/1] (1.23ns)   --->   "%store_ln21 = store i8 %val, i16 %image_gray_3_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 561 'store' 'store_ln21' <Predicate = (trunc_ln21 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_111 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx35.i110.exit" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 562 'br' 'br_ln21' <Predicate = (trunc_ln21 == 3)> <Delay = 0.00>
ST_111 : Operation 563 [1/1] (1.23ns)   --->   "%store_ln21 = store i8 %val, i16 %image_gray_2_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 563 'store' 'store_ln21' <Predicate = (trunc_ln21 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_111 : Operation 564 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx35.i110.exit" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 564 'br' 'br_ln21' <Predicate = (trunc_ln21 == 2)> <Delay = 0.00>
ST_111 : Operation 565 [1/1] (1.23ns)   --->   "%store_ln21 = store i8 %val, i16 %image_gray_1_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 565 'store' 'store_ln21' <Predicate = (trunc_ln21 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_111 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx35.i110.exit" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 566 'br' 'br_ln21' <Predicate = (trunc_ln21 == 1)> <Delay = 0.00>
ST_111 : Operation 567 [1/1] (1.23ns)   --->   "%store_ln21 = store i8 %val, i16 %image_gray_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 567 'store' 'store_ln21' <Predicate = (trunc_ln21 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_111 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx35.i110.exit" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 568 'br' 'br_ln21' <Predicate = (trunc_ln21 == 0)> <Delay = 0.00>
ST_111 : Operation 569 [1/1] (1.23ns)   --->   "%store_ln21 = store i8 %val, i16 %image_gray_5_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 569 'store' 'store_ln21' <Predicate = (trunc_ln21 != 0 & trunc_ln21 != 1 & trunc_ln21 != 2 & trunc_ln21 != 3 & trunc_ln21 != 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_111 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx35.i110.exit" [../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204]   --->   Operation 570 'br' 'br_ln21' <Predicate = (trunc_ln21 != 0 & trunc_ln21 != 1 & trunc_ln21 != 2 & trunc_ln21 != 3 & trunc_ln21 != 4)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.667ns, clock uncertainty: 1.800ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 19 bit ('indvar_flatten') [13]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [16]  (0.427 ns)

 <State 2>: 3.409ns
The critical path consists of the following:
	'load' operation 10 bit ('j_load', ../EdgedetectBaseline_host/src/edgedetect.cpp:13->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on local variable 'j', ../EdgedetectBaseline_host/src/edgedetect.cpp:13->../EdgedetectBaseline_host/src/edgedetect.cpp:204 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln13', ../EdgedetectBaseline_host/src/edgedetect.cpp:13->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [33]  (0.787 ns)
	'select' operation 10 bit ('select_ln10_1', ../EdgedetectBaseline_host/src/edgedetect.cpp:10->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [35]  (0.403 ns)
	'add' operation 19 bit ('add_ln21', ../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [159]  (0.695 ns)
	'urem' operation 3 bit ('urem_ln21', ../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [164]  (1.524 ns)

 <State 3>: 4.867ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem_addr', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [60]  (0.000 ns)
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 4>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 5>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 6>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 7>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 8>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 9>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 10>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 11>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 12>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 13>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 14>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 15>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 16>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 17>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 18>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 19>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 20>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 21>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 22>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 23>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 24>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 25>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 26>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 27>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 28>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 29>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 30>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 31>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 32>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 33>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 34>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 35>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 36>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 37>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 38>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 39>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 40>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 41>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 42>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 43>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 44>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 45>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 46>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 47>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 48>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 49>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 50>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 51>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 52>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 53>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 54>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 55>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 56>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 57>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 58>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 59>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 60>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 61>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 62>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 63>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 64>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 65>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 66>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 67>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 68>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 69>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 70>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 71>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 72>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 73>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [61]  (4.867 ns)

 <State 74>: 4.867ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [62]  (4.867 ns)

 <State 75>: 4.867ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [73]  (4.867 ns)

 <State 76>: 4.867ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', ../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [84]  (4.867 ns)

 <State 77>: 4.470ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv19_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [92]  (4.470 ns)

 <State 78>: 4.470ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv19_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [92]  (4.470 ns)

 <State 79>: 4.470ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv19_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [92]  (4.470 ns)

 <State 80>: 4.470ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv19_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [92]  (4.470 ns)

 <State 81>: 4.573ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [93]  (4.573 ns)

 <State 82>: 4.573ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [93]  (4.573 ns)

 <State 83>: 4.573ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [93]  (4.573 ns)

 <State 84>: 4.573ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [93]  (4.573 ns)

 <State 85>: 4.573ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [93]  (4.573 ns)

 <State 86>: 4.573ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [93]  (4.573 ns)

 <State 87>: 4.573ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [93]  (4.573 ns)

 <State 88>: 4.573ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul23_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [96]  (4.573 ns)

 <State 89>: 4.573ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul27_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [100]  (4.573 ns)

 <State 90>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add24_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [97]  (3.712 ns)

 <State 91>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add24_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [97]  (3.712 ns)

 <State 92>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add24_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [97]  (3.712 ns)

 <State 93>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add24_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [97]  (3.712 ns)

 <State 94>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add24_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [97]  (3.712 ns)

 <State 95>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add24_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [97]  (3.712 ns)

 <State 96>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add24_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [97]  (3.712 ns)

 <State 97>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [101]  (3.712 ns)

 <State 98>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [101]  (3.712 ns)

 <State 99>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [101]  (3.712 ns)

 <State 100>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [101]  (3.712 ns)

 <State 101>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [101]  (3.712 ns)

 <State 102>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [101]  (3.712 ns)

 <State 103>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [101]  (3.712 ns)

 <State 104>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [101]  (3.712 ns)

 <State 105>: 2.891ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('gray', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [102]  (2.891 ns)

 <State 106>: 2.891ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('gray', ../EdgedetectBaseline_host/src/edgedetect.cpp:20->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [102]  (2.891 ns)

 <State 107>: 2.306ns
The critical path consists of the following:
	'fpext' operation 64 bit ('x', ../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [103]  (2.306 ns)

 <State 108>: 3.543ns
The critical path consists of the following:
	'fpext' operation 64 bit ('x', ../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [103]  (2.306 ns)
	'getelementptr' operation 6 bit ('mask_table_addr', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:32->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [114]  (0.000 ns)
	'load' operation 52 bit ('mask', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on array 'mask_table' [115]  (1.237 ns)

 <State 109>: 3.245ns
The critical path consists of the following:
	'load' operation 52 bit ('mask', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204) on array 'mask_table' [115]  (1.237 ns)
	'add' operation 64 bit ('add_ln36', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:36->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [119]  (1.085 ns)
	'select' operation 52 bit ('xs.sig', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [125]  (0.000 ns)
	'and' operation 52 bit ('xs.sig', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [127]  (0.447 ns)
	'sparsemux' operation 64 bit ('x', ../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [140]  (0.476 ns)

 <State 110>: 2.679ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln486', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [147]  (0.798 ns)
	'select' operation 12 bit ('select_ln71', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [151]  (0.375 ns)
	'lshr' operation 113 bit ('lshr_ln71', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [154]  (1.506 ns)

 <State 111>: 3.136ns
The critical path consists of the following:
	'shl' operation 113 bit ('shl_ln71', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [155]  (1.506 ns)
	'select' operation 8 bit ('val', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204) [158]  (0.393 ns)
	'store' operation 0 bit ('store_ln21', ../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204) of variable 'val', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21->../EdgedetectBaseline_host/src/edgedetect.cpp:204 on array 'image_gray_4' [174]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
