// Seed: 1305460501
module module_0 (
    output wire id_0
);
  assign id_0 = 1'd0 == (id_2);
  assign module_1.id_8 = 0;
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output wand id_2,
    input tri id_3,
    input supply1 id_4
    , id_21,
    output supply1 id_5,
    input tri0 id_6,
    input wand id_7,
    input wire id_8,
    input supply1 id_9,
    input wand id_10,
    output uwire id_11,
    input tri1 id_12,
    input tri1 id_13,
    input tri0 id_14,
    output supply1 id_15,
    output wor id_16,
    output tri id_17,
    input tri1 id_18,
    input wor id_19
);
  assign id_21 = 1 == id_14;
  module_0 modCall_1 (id_17);
endmodule
