## Processer Design

This is the first term project developed for CSE3015 Digital Logic Design Course in Fall 2019.<br><br>

Members of project team are listed below:<br>

* **Havva KaraÃ§am** âœ¨
* **Ã–mer Faruk Ã‡akÄ±** :octocat:
* **Cem GÃ¼leÃ§** ğŸš€

##
First iteration: Assembler design
##
Second iteration: Logism design
##
Third iteration: Verilog design
