# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../07.ram_pp.srcs/sources_1/ip/ram_wr256x8_rd256x8/sim/ram_wr256x8_rd256x8.v" \
"../../../../07.ram_pp.srcs/sources_1/new/ram_pp.v" \
"../../../../07.ram_pp.srcs/sim_1/new/tb_rm_pp.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
