#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Apr 27 23:25:06 2023
# Process ID: 19904
# Current directory: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3328 G:\projects\lab6\radio_periph_lab\radio_periph_lab\vivado\radio_periph_lab.xpr
# Log file: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/vivado.log
# Journal file: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado\vivado.jou
# Running On: DESKTOP-1K6AF7C, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 34088 MB
#-----------------------------------------------------------
start_gui
open_project G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/program/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1665.762 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name full_radio_v1_0_project -directory G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/program/Vivado/2022.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes -copy_to g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src {G:/projects/lab6/vivado/project_6/project_6.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci G:/projects/lab6/vivado/project_6/project_6.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.xci G:/projects/lab6/vivado/project_6/project_6.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci}
ERROR: [Common 17-69] Command failed: '-scan_for_includes' and '-copy_to' are mutually exclusive and cannot be paired together.

add_files -norecurse -copy_to g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src {G:/projects/lab6/vivado/project_6/project_6.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.xci G:/projects/lab6/vivado/project_6/project_6.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci G:/projects/lab6/vivado/project_6/project_6.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci}
WARNING: [Vivado 12-13651] The IP file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/fir_compiler_1/fir_compiler_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/project_6.gen/sources_1/ip/fir_compiler_1'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13651] The IP file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/fir_compiler_0/fir_compiler_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/project_6.gen/sources_1/ip/fir_compiler_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13651] The IP file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/dds_compiler_1/dds_compiler_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/project_6.gen/sources_1/ip/dds_compiler_1'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coefficient_File {G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/filt1.coe} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {11} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Width {16} CONFIG.Output_Width {32}] [get_ips fir_compiler_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/filt1.coe' provided. It will be converted relative to IP Instance files '../../../../vivado/radio_periph_lab.ip_user_files/filt1.coe'
generate_target all [get_files  g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/fir_compiler_0/fir_compiler_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_compiler_0'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_compiler_0: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_compiler_0'...
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/fir_compiler_0/fir_compiler_0.xci]
launch_runs fir_compiler_0_synth_1 -jobs 6
[Thu Apr 27 23:58:19 2023] Launched fir_compiler_0_synth_1...
Run output will be captured here: g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.runs/fir_compiler_0_synth_1/runme.log
export_simulation -of_objects [get_files g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/fir_compiler_0/fir_compiler_0.xci] -directory g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.ip_user_files -ipstatic_source_dir g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.cache/compile_simlib/modelsim} {questa=g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.cache/compile_simlib/questa} {riviera=g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.cache/compile_simlib/riviera} {activehdl=g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coefficient_File {G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/filt2.coe} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Width {16} CONFIG.Output_Width {32}] [get_ips fir_compiler_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/filt2.coe' provided. It will be converted relative to IP Instance files '../../../../vivado/radio_periph_lab.ip_user_files/filt2.coe'
generate_target all [get_files  g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/fir_compiler_1/fir_compiler_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_compiler_1'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_compiler_1: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_compiler_1'...
catch { config_ip_cache -export [get_ips -all fir_compiler_1] }
export_ip_user_files -of_objects [get_files g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/fir_compiler_1/fir_compiler_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/fir_compiler_1/fir_compiler_1.xci]
launch_runs fir_compiler_1_synth_1 -jobs 6
[Thu Apr 27 23:59:01 2023] Launched fir_compiler_1_synth_1...
Run output will be captured here: g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.runs/fir_compiler_1_synth_1/runme.log
export_simulation -of_objects [get_files g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/fir_compiler_1/fir_compiler_1.xci] -directory g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.ip_user_files -ipstatic_source_dir g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.cache/compile_simlib/modelsim} {questa=g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.cache/compile_simlib/questa} {riviera=g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.cache/compile_simlib/riviera} {activehdl=g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse -copy_to g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src G:/projects/lab6/vivado/project_6/project_6.srcs/sources_1/ip/cmpy_0/cmpy_0.xci
WARNING: [Vivado 12-13651] The IP file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/cmpy_0/cmpy_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/project_6.gen/sources_1/ip/cmpy_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project radio_periph_lab
open_bd_design {G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_0
Adding component instance block -- jhu.edu:user:full_radio:1.0 - full_radio_0
Adding component instance block -- jhuapl.edu:user:lowlevel_dac_intfc:1.1 - lowlevel_dac_intfc_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:xpm_cdc_gen:1.0 - xpm_cdc_gen_0
Successfully read diagram <design_1> from block design file <G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
set_property -dict [list CONFIG.channels {2}] [get_bd_cells lowlevel_dac_intfc_0]
endgroup
current_project full_radio_v1_0_project
launch_runs impl_1 -jobs 6
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmpy_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds_compiler_1'...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/dds_compiler_0/dds_compiler_0.xci

[Fri Apr 28 14:56:03 2023] Launched cmpy_0_synth_1, dds_compiler_1_synth_1, synth_1...
Run output will be captured here:
cmpy_0_synth_1: g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.runs/cmpy_0_synth_1/runme.log
dds_compiler_1_synth_1: g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.runs/dds_compiler_1_synth_1/runme.log
synth_1: g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.runs/synth_1/runme.log
[Fri Apr 28 14:56:03 2023] Launched impl_1...
Run output will be captured here: g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/dds_compiler_0/dds_compiler_0.xci

[Fri Apr 28 14:57:50 2023] Launched synth_1...
Run output will be captured here: g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.runs/synth_1/runme.log
[Fri Apr 28 14:57:50 2023] Launched impl_1...
Run output will be captured here: g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/dds_compiler_0/dds_compiler_0.xci

[Fri Apr 28 14:58:43 2023] Launched synth_1...
Run output will be captured here: g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.runs/synth_1/runme.log
[Fri Apr 28 14:58:43 2023] Launched impl_1...
Run output will be captured here: g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.runs/impl_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] fir_compiler_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo-z7-20:part0:1.1'
WARNING: [IP_Flow 19-5226] Project source file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] fir_compiler_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo-z7-20:part0:1.1'
WARNING: [IP_Flow 19-5226] Project source file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::remove_file ../../../../../lab5/vivado/project_5/project_5.srcs/sources_1/filt2.coe [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../lab5/vivado/project_5/project_5.srcs/sources_1/filt1.coe [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../lab5/vivado/project_5/project_5.srcs/sources_1/filt2.coe [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../lab5/vivado/project_5/project_5.srcs/sources_1/filt1.coe [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
add_files -norecurse -copy_to g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src {G:/projects/lab6/vivado/project_6/project_6.srcs/sources_1/filt2.coe G:/projects/lab6/vivado/project_6/project_6.srcs/sources_1/filt1.coe}
export_ip_user_files -of_objects  [get_files g:/projects/lab5/vivado/project_5/project_5.srcs/sources_1/filt2.coe] -no_script -reset -force -quiet
remove_files  g:/projects/lab5/vivado/project_5/project_5.srcs/sources_1/filt2.coe
export_ip_user_files -of_objects  [get_files g:/projects/lab5/vivado/project_5/project_5.srcs/sources_1/filt1.coe] -no_script -reset -force -quiet
remove_files  g:/projects/lab5/vivado/project_5/project_5.srcs/sources_1/filt1.coe
export_ip_user_files -of_objects  [get_files g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/filt1.coe] -no_script -reset -force -quiet
remove_files  g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/filt1.coe
export_ip_user_files -of_objects  [get_files g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/filt2.coe] -no_script -reset -force -quiet
remove_files  g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/filt2.coe
set_property -dict [list CONFIG.Coefficient_File {G:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/filt1.coe} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {11} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Width {16} CONFIG.Output_Width {32}] [get_ips fir_compiler_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/filt1.coe' provided. It will be converted relative to IP Instance files '../filt1.coe'
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] fir_compiler_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo-z7-20:part0:1.1'
WARNING: [IP_Flow 19-5226] Project source file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/filt1.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/filt1.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::remove_file ../../vivado/radio_periph_lab.ip_user_files/filt2.coe [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../vivado/radio_periph_lab.ip_user_files/filt2.coe [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv jhu.edu:user:full_radio:1.0 [get_ips  design_1_full_radio_0_0] -log ip_upgrade.log
Upgrading 'G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_full_radio_0_0 (full_radio_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4706] Upgraded port 'm_axis_tdata' width 32 differs from original width 16
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_full_radio_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_full_radio_0_0' has identified issues that may require user intervention. Please review the upgrade log 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <G:\projects\lab6\radio_periph_lab\radio_periph_lab\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_full_radio_0_0] -no_script -sync -force -quiet
generate_target all [get_files  G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /lowlevel_dac_intfc_0/clk125 have been updated from connected ip, but BD cell '/lowlevel_dac_intfc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </lowlevel_dac_intfc_0> to completely resolve these warnings.
Wrote  : <G:\projects\lab6\radio_periph_lab\radio_periph_lab\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [IP_Flow 19-3422] Upgraded dds_compiler_0 (DDS Compiler 6.0) from revision 21 to revision 22
CRITICAL WARNING: [IP_Flow 19-4965] IP fir_compiler_0 was packaged with board value 'digilentinc.com:zybo-z7-20:part0:1.1'. Current project's board value is unset. Please update the project settings to match the packaged IP.
CRITICAL WARNING: [IP_Flow 19-4965] IP fir_compiler_1 was packaged with board value 'digilentinc.com:zybo-z7-20:part0:1.1'. Current project's board value is unset. Please update the project settings to match the packaged IP.
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Coefficient File    (Coefficient_File)' for Invalid COE File- Unable to open the file  
. IP 'design_1_full_radio_0_0/fir_compiler_1'
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Number of Coefficient Sets(Coefficient_Sets)' for The minimum number of coefficients per set is 2.
. IP 'design_1_full_radio_0_0/fir_compiler_1'
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to customize subcore IP 'fir_compiler_1'. Failed to apply user parameter values.
ERROR: [BD 41-1030] Generation failed for the IP Integrator block full_radio_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block lowlevel_dac_intfc_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_ooc.xdc'
Exporting to file g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_cc .
Exporting to file g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2013.184 ; gain = 318.148
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/vivado/radio_periph_lab.ip_user_files/filt2.coe] -no_script -reset -force -quiet
remove_files  g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/vivado/radio_periph_lab.ip_user_files/filt2.coe
import_files -norecurse {G:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/filt1.coe G:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/filt2.coe}
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /lowlevel_dac_intfc_0/clk125 have been updated from connected ip, but BD cell '/lowlevel_dac_intfc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </lowlevel_dac_intfc_0> to completely resolve these warnings.
save_bd_design
Wrote  : <G:\projects\lab6\radio_periph_lab\radio_periph_lab\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/synth_1/design_1_wrapper.dcp to G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/utils_1/imports/synth_1 and adding it to utils fileset
reset_run design_1_lowlevel_dac_intfc_0_0_synth_1
reset_run design_1_system_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
CRITICAL WARNING: [IP_Flow 19-4965] IP fir_compiler_0 was packaged with board value 'digilentinc.com:zybo-z7-20:part0:1.1'. Current project's board value is unset. Please update the project settings to match the packaged IP.
CRITICAL WARNING: [IP_Flow 19-4965] IP fir_compiler_1 was packaged with board value 'digilentinc.com:zybo-z7-20:part0:1.1'. Current project's board value is unset. Please update the project settings to match the packaged IP.
ERROR: [xilinx.com:ip:fir_compiler:7.2-0] fir_compiler_1: No mif file content generated
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'g:/program/Vivado/2022.1/data/ip/xilinx/fir_compiler_v7_2/ttcl/gen_mif_file.xit': 
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'design_1_full_radio_0_0/fir_compiler_1'. Failed to generate 'VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'design_1_full_radio_0_0/fir_compiler_1'. Failed to generate 'VHDL Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block full_radio_0 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_ooc.xdc'
Exporting to file g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_cc .
Exporting to file g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 6c81437af7dfecb6; cache size = 19.871 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_1, cache-ID = 63e2634af549c109; cache size = 19.871 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 2e391066b4f9282e; cache size = 19.871 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
update_files -from_files G:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/filt1.coe -to_files G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/imports/src/filt1.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/imports/src/filt1.coe' with file 'G:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/filt1.coe'.
INFO: [filemgmt 20-1080] Importing file from 'G:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/filt1.coe' to 'G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/imports/src/filt1.coe'.
export_ip_user_files -of_objects  [get_files G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/imports/src/filt1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/imports/src/filt2.coe] -no_script -reset -force -quiet
remove_files  {G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/imports/src/filt1.coe G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/imports/src/filt2.coe}
launch_runs synth_1 -jobs 6
[Fri Apr 28 15:34:06 2023] Launched design_1_lowlevel_dac_intfc_0_0_synth_1, design_1_system_ila_0_0_synth_1, design_1_full_radio_0_0_synth_1...
Run output will be captured here:
design_1_lowlevel_dac_intfc_0_0_synth_1: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_lowlevel_dac_intfc_0_0_synth_1/runme.log
design_1_system_ila_0_0_synth_1: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_system_ila_0_0_synth_1/runme.log
design_1_full_radio_0_0_synth_1: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_full_radio_0_0_synth_1/runme.log
[Fri Apr 28 15:34:06 2023] Launched synth_1...
Run output will be captured here: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_full_radio_0_0, cache-ID = 2edd2a182ef2a690; cache size = 37.544 MB.
[Fri Apr 28 15:39:26 2023] Launched design_1_full_radio_0_0_synth_1...
Run output will be captured here: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_full_radio_0_0_synth_1/runme.log
[Fri Apr 28 15:39:26 2023] Launched impl_1...
Run output will be captured here: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name full_radio_v1_0_project -directory G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/program/Vivado/2022.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
update_files -from_files G:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/filt2.coe -to_files g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/filt2.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/filt2.coe' with file 'G:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/filt2.coe'.
set_property -dict [list CONFIG.Coefficient_File {G:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/filt2.coe} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Width {16} CONFIG.Output_Width {32}] [get_ips fir_compiler_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/filt2.coe' provided. It will be converted relative to IP Instance files '../filt2.coe'
generate_target all [get_files  g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/fir_compiler_1/fir_compiler_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_compiler_1'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_compiler_1: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_compiler_1'...
export_ip_user_files -of_objects [get_files g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/fir_compiler_1/fir_compiler_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/fir_compiler_1/fir_compiler_1.xci] -directory g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.ip_user_files -ipstatic_source_dir g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.cache/compile_simlib/modelsim} {questa=g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.cache/compile_simlib/questa} {riviera=g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.cache/compile_simlib/riviera} {activehdl=g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] fir_compiler_1 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo-z7-20:part0:1.1'
WARNING: [IP_Flow 19-5226] Project source file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/component.xml' ignored by IP packager.
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo'
upgrade_ip -vlnv jhu.edu:user:full_radio:1.0 [get_ips  design_1_full_radio_0_0] -log ip_upgrade.log
Upgrading 'G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_full_radio_0_0 (full_radio_v1.0 1.0) from revision 4 to revision 5
Wrote  : <G:\projects\lab6\radio_periph_lab\radio_periph_lab\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_full_radio_0_0] -no_script -sync -force -quiet
generate_target all [get_files  G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /lowlevel_dac_intfc_0/clk125 have been updated from connected ip, but BD cell '/lowlevel_dac_intfc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </lowlevel_dac_intfc_0> to completely resolve these warnings.
Wrote  : <G:\projects\lab6\radio_periph_lab\radio_periph_lab\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [IP_Flow 19-3422] Upgraded dds_compiler_0 (DDS Compiler 6.0) from revision 21 to revision 22
CRITICAL WARNING: [IP_Flow 19-4965] IP fir_compiler_1 was packaged with board value 'digilentinc.com:zybo-z7-20:part0:1.1'. Current project's board value is unset. Please update the project settings to match the packaged IP.
CRITICAL WARNING: [IP_Flow 19-4965] IP fir_compiler_0 was packaged with board value 'digilentinc.com:zybo-z7-20:part0:1.1'. Current project's board value is unset. Please update the project settings to match the packaged IP.
INFO: [BD 41-1029] Generation completed for the IP Integrator block full_radio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_ooc.xdc'
Exporting to file g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_cc .
Exporting to file g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2129.918 ; gain = 7.254
catch { config_ip_cache -export [get_ips -all design_1_full_radio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_0, cache-ID = 2c72e35a86294a4a; cache size = 37.544 MB.
config_ip_cache: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2134.230 ; gain = 4.312
catch { [ delete_ip_run [get_ips -all design_1_system_ila_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 2e391066b4f9282e; cache size = 37.544 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 6c81437af7dfecb6; cache size = 37.544 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_1, cache-ID = 63e2634af549c109; cache size = 37.544 MB.
export_ip_user_files -of_objects [get_files G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_full_radio_0_0_synth_1 -jobs 6
[Fri Apr 28 15:44:11 2023] Launched design_1_full_radio_0_0_synth_1...
Run output will be captured here: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_full_radio_0_0_synth_1/runme.log
export_simulation -of_objects [get_files G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/synth_1

launch_runs impl_1 -jobs 6
[Fri Apr 28 15:45:13 2023] Launched design_1_full_radio_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_full_radio_0_0_synth_1: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_full_radio_0_0_synth_1/runme.log
synth_1: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/synth_1/runme.log
[Fri Apr 28 15:45:13 2023] Launched impl_1...
Run output will be captured here: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Apr 28 15:51:20 2023] Launched impl_1...
Run output will be captured here: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1/runme.log
open_hw_manager
open_bd_design {G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name full_radio_v1_0_project -directory G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/program/Vivado/2022.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at G:/program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2151.027 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'full_radio_v1_0_S00_AXI_inst/u6_fir1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'full_radio_v1_0_S00_AXI_inst/u5_fir0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'full_radio_v1_0_S00_AXI_inst/u8_cmpy'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'full_radio_v1_0_S00_AXI_inst/u7_dds1'...
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/src/dds_compiler_0/dds_compiler_0.xci

[Fri Apr 28 15:54:00 2023] Launched synth_1...
Run output will be captured here: g:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.runs/synth_1/runme.log
current_project radio_periph_lab
set_property coreContainer.enable 1 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo'.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Apr 28 15:56:54 2023] Launched impl_1...
Run output will be captured here: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/synth_1

launch_runs synth_1 -jobs 6
[Fri Apr 28 15:57:11 2023] Launched synth_1...
Run output will be captured here: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Fri Apr 28 15:58:39 2023] Launched impl_1...
Run output will be captured here: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Apr 28 16:03:11 2023] Launched impl_1...
Run output will be captured here: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1/runme.log
current_project full_radio_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/component.xml' ignored by IP packager.
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project radio_periph_lab
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 28 16:27:35 2023...
