Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Jan 11 14:57:00 2026
| Host         : szymon running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -file ./report/GaussianFilter_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  92          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.989        0.000                      0                 1383        0.130        0.000                      0                 1383        3.020        0.000                       0                   387  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.989        0.000                      0                 1383        0.130        0.000                      0                 1383        3.020        0.000                       0                   387  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 2.780ns (46.420%)  route 3.209ns (53.580%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X10Y35         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/Q
                         net (fo=5, routed)           1.743     3.234    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_14_0[5]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     3.387 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_16/O
                         net (fo=2, routed)           0.822     4.209    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_16_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     4.540 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_20/O
                         net (fo=1, routed)           0.000     4.540    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_20_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.916 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.916    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[11]_i_15_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.239 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_14/O[1]
                         net (fo=1, routed)           0.643     5.883    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_6_fu_728_p2[9]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.306     6.189 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[15]_i_5/O
                         net (fo=1, routed)           0.000     6.189    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[15]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.739 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.739    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.962 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.962    bd_0_i/hls_inst/U0/add_ln93_9_fu_746_p2[16]
    SLICE_X11Y39         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X11Y39         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[16]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)        0.062     8.951    bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[16]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  1.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_1_load_reg_942_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.083%)  route 0.194ns (57.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X19Y26         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_1_load_reg_942_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_1_load_reg_942_reg[7]/Q
                         net (fo=2, routed)           0.194     0.745    bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_1_load_reg_942[7]
    SLICE_X16Y24         SRL16E                                       r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X16Y24         SRL16E                                       r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[7]_srl2/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X16Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y12   bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[0]_srl2/CLK



