#-----------------------------------------------------------
# xsim v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Feb 23 18:31:56 2019
# Process ID: 26376
# Current directory: /tigress/gchirkov/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/verif/sim/vivado/test_uart
# Command line: xsim -log test_uart.log -source {xsim.dir/tb/xsim_script.tcl}
# Log file: /tigress/gchirkov/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/verif/sim/vivado/test_uart/test_uart.log
# Journal file: /tigress/gchirkov/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/verif/sim/vivado/test_uart/xsim.jou
#-----------------------------------------------------------
start_gui
source xsim.dir/tb/xsim_script.tcl
add_wave {{/tb/card/fpga/CL/NOC_REQ_GEN/clk}} {{/tb/card/fpga/CL/NOC_REQ_GEN/rst_n}} {{/tb/card/fpga/CL/NOC_REQ_GEN/noc_out_val}} {{/tb/card/fpga/CL/NOC_REQ_GEN/noc_out_data}} {{/tb/card/fpga/CL/NOC_REQ_GEN/noc_out_rdy}} {{/tb/card/fpga/CL/NOC_REQ_GEN/noc_in_val}} {{/tb/card/fpga/CL/NOC_REQ_GEN/noc_in_data}} {{/tb/card/fpga/CL/NOC_REQ_GEN/noc_in_rdy}} {{/tb/card/fpga/CL/NOC_REQ_GEN/flit_storage}} {{/tb/card/fpga/CL/NOC_REQ_GEN/flit_cnt}} {{/tb/card/fpga/CL/NOC_REQ_GEN/flit_is_sent}} {{/tb/card/fpga/CL/NOC_REQ_GEN/FLIT_NUM}} 
current_wave_config {Untitled 1}
add_wave {{/tb/card/fpga/CL/noc_axi4_bridge/clk}} {{/tb/card/fpga/CL/noc_axi4_bridge/rst_n}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_bridge_val}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_bridge_data}} {{/tb/card/fpga/CL/noc_axi4_bridge/bridge_splitter_rdy}} {{/tb/card/fpga/CL/noc_axi4_bridge/bridge_splitter_val}} {{/tb/card/fpga/CL/noc_axi4_bridge/bridge_splitter_data}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_bridge_rdy}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_awid}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_awaddr}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_awlen}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_awsize}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_awburst}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_awlock}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_awcache}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_awprot}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_awqos}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_awregion}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_awuser}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_awvalid}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_awready}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_wid}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_wdata}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_wstrb}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_wlast}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_wuser}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_wvalid}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_wready}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_arid}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_araddr}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_arlen}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_arsize}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_arburst}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_arlock}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_arcache}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_arprot}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_arqos}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_arregion}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_aruser}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_arvalid}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_arready}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_rid}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_rdata}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_rresp}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_rlast}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_ruser}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_rvalid}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_rready}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_bid}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_bresp}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_buser}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_bvalid}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_bready}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_msg_state_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_msg_type_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_msg_counter_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_msg_data_counter_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/r_req_buf_header0_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/r_req_buf_header1_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/r_req_buf_header2_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/r_req_buf_status_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/w_req_buf_header0_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/w_req_buf_header1_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/w_req_buf_header2_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/w_req_buf_data_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/w_req_buf_status}} {{/tb/card/fpga/CL/noc_axi4_bridge/w_addr_req_buf_status_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/w_data_req_buf_status_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/r_resp_buf_header0_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/r_resp_buf_data_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/r_resp_buf_rresp_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/r_resp_buf_status_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/w_resp_buf_header0_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/w_resp_buf_bresp_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/w_resp_buf_status}} {{/tb/card/fpga/CL/noc_axi4_bridge/w_addr_resp_buf_status_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/w_data_resp_buf_status_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_go}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_load_go}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_store_go}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_msg_is_load}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_msg_is_store}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_msg_is_load_next}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_msg_is_store_next}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_msg_state_next}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_msg_type_mux_out}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_msg_type_next}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_msg_counter_next}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_msg_data_counter_next}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_msg_is_data}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_ar_go}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_w_go}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_aw_go}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_b_go}} {{/tb/card/fpga/CL/noc_axi4_bridge/m_axi_r_go}} {{/tb/card/fpga/CL/noc_axi4_bridge/r_resp_buf_header0_next}} {{/tb/card/fpga/CL/noc_axi4_bridge/w_resp_buf_header0_next}} {{/tb/card/fpga/CL/noc_axi4_bridge/io_splitter_ack_load_counter_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/io_splitter_arb_f}} {{/tb/card/fpga/CL/noc_axi4_bridge/io_splitter_ack_mux_sel}} {{/tb/card/fpga/CL/noc_axi4_bridge/r_resp_buf_val}} {{/tb/card/fpga/CL/noc_axi4_bridge/w_resp_buf_val}} {{/tb/card/fpga/CL/noc_axi4_bridge/io_splitter_ack_store}} {{/tb/card/fpga/CL/noc_axi4_bridge/io_splitter_ack_load}} {{/tb/card/fpga/CL/noc_axi4_bridge/io_splitter_ack_load_go}} {{/tb/card/fpga/CL/noc_axi4_bridge/io_splitter_ack_store_go}} {{/tb/card/fpga/CL/noc_axi4_bridge/w_status_update}} {{/tb/card/fpga/CL/noc_axi4_bridge/paddings}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_msg_is_data_next}} {{/tb/card/fpga/CL/noc_axi4_bridge/splitter_io_msg_is_first_data_next}} {{/tb/card/fpga/CL/noc_axi4_bridge/MSG_STATE_INVAL}} {{/tb/card/fpga/CL/noc_axi4_bridge/MSG_STATE_HEADER_0}} {{/tb/card/fpga/CL/noc_axi4_bridge/MSG_STATE_HEADER_1}} {{/tb/card/fpga/CL/noc_axi4_bridge/MSG_STATE_HEADER_2}} {{/tb/card/fpga/CL/noc_axi4_bridge/MSG_STATE_DATA}} {{/tb/card/fpga/CL/noc_axi4_bridge/MSG_TYPE_INVAL}} {{/tb/card/fpga/CL/noc_axi4_bridge/MSG_TYPE_LOAD}} {{/tb/card/fpga/CL/noc_axi4_bridge/MSG_TYPE_STORE}} {{/tb/card/fpga/CL/noc_axi4_bridge/BUF_STATUS_INCOMP}} {{/tb/card/fpga/CL/noc_axi4_bridge/BUF_STATUS_COMP}} {{/tb/card/fpga/CL/noc_axi4_bridge/BUF_STATUS_WAITRESP}} {{/tb/card/fpga/CL/noc_axi4_bridge/BUF_STATUS_RESPSEND}} {{/tb/card/fpga/CL/noc_axi4_bridge/LOAD_ACK}} {{/tb/card/fpga/CL/noc_axi4_bridge/STORE_ACK}} 
run all
close_sim
