INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:14:57 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.820ns  (required time - arrival time)
  Source:                 buffer5/outs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Destination:            buffer4/dataReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.700ns  (clk rise@12.700ns - clk rise@0.000ns)
  Data Path Delay:        9.540ns  (logic 1.768ns (18.533%)  route 7.772ns (81.467%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.183 - 12.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1486, unset)         0.508     0.508    buffer5/clk
    SLICE_X15Y142        FDRE                                         r  buffer5/outs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y142        FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer5/outs_reg[16]/Q
                         net (fo=4, routed)           0.691     1.415    buffer6/control/Q[16]
    SLICE_X12Y138        LUT3 (Prop_lut3_I0_O)        0.043     1.458 f  buffer6/control/minusOp_carry_i_62/O
                         net (fo=2, routed)           0.509     1.967    cmpi1/buffer6_outs[16]
    SLICE_X13Y142        LUT6 (Prop_lut6_I3_O)        0.043     2.010 r  cmpi1/minusOp_carry_i_23/O
                         net (fo=1, routed)           0.173     2.182    cmpi1/minusOp_carry_i_23_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     2.458 r  cmpi1/minusOp_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.458    cmpi1/minusOp_carry_i_10_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.508 f  cmpi1/minusOp_carry_i_8/CO[3]
                         net (fo=46, routed)          0.596     3.104    buffer15/control/result[0]
    SLICE_X15Y138        LUT5 (Prop_lut5_I0_O)        0.049     3.153 r  buffer15/control/fullReg_i_4__5/O
                         net (fo=3, routed)           0.334     3.487    buffer1/fifo/Full_reg_1
    SLICE_X17Y141        LUT5 (Prop_lut5_I4_O)        0.129     3.616 r  buffer1/fifo/fullReg_i_2__1/O
                         net (fo=53, routed)          0.815     4.431    buffer10/control/p_2_in
    SLICE_X2Y134         LUT6 (Prop_lut6_I4_O)        0.043     4.474 r  buffer10/control/dataReg[11]_i_1__0/O
                         net (fo=2, routed)           0.359     4.833    buffer4/control/D[4]
    SLICE_X2Y135         LUT3 (Prop_lut3_I0_O)        0.049     4.882 r  buffer4/control/outs[11]_i_2/O
                         net (fo=5, routed)           0.500     5.382    cmpi0/buffer4_outs[11]
    SLICE_X1Y141         LUT6 (Prop_lut6_I5_O)        0.127     5.509 r  cmpi0/i__i_54/O
                         net (fo=1, routed)           0.253     5.762    cmpi0/i__i_54_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     6.007 r  cmpi0/i__i_33/CO[3]
                         net (fo=1, routed)           0.000     6.007    cmpi0/i__i_33_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.057 r  cmpi0/i__i_20/CO[3]
                         net (fo=1, routed)           0.000     6.057    cmpi0/i__i_20_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.107 f  cmpi0/i__i_10/CO[3]
                         net (fo=17, routed)          0.803     6.910    buffer8/fifo/result[0]
    SLICE_X20Y143        LUT3 (Prop_lut3_I0_O)        0.050     6.960 f  buffer8/fifo/transmitValue_i_2__37/O
                         net (fo=11, routed)          0.315     7.275    control_merge2/tehb/control/transmitValue_i_3__2_1
    SLICE_X20Y141        LUT6 (Prop_lut6_I2_O)        0.127     7.402 r  control_merge2/tehb/control/dataReg[6]_i_7/O
                         net (fo=15, routed)          0.430     7.832    control_merge2/fork_valid/generateBlocks[1].regblock/outs_reg[0]
    SLICE_X16Y144        LUT6 (Prop_lut6_I5_O)        0.043     7.875 f  control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_i_3__3/O
                         net (fo=38, routed)          0.287     8.162    fork5/control/generateBlocks[0].regblock/p_1_in
    SLICE_X16Y145        LUT5 (Prop_lut5_I2_O)        0.043     8.205 r  fork5/control/generateBlocks[0].regblock/i__i_8/O
                         net (fo=5, routed)           0.315     8.520    fork4/control/generateBlocks[2].regblock/join_inputs//i_
    SLICE_X18Y145        LUT6 (Prop_lut6_I3_O)        0.043     8.563 r  fork4/control/generateBlocks[2].regblock/i__i_3/O
                         net (fo=3, routed)           0.339     8.902    fork4/control/generateBlocks[0].regblock/dataReg_reg[0]_0
    SLICE_X19Y145        LUT6 (Prop_lut6_I2_O)        0.043     8.945 f  fork4/control/generateBlocks[0].regblock/fullReg_i_3__3/O
                         net (fo=2, routed)           0.289     9.234    fork4/control/generateBlocks[0].regblock/buffer4_outs_ready
    SLICE_X19Y144        LUT4 (Prop_lut4_I0_O)        0.049     9.283 r  fork4/control/generateBlocks[0].regblock/dataReg[31]_i_1__5/O
                         net (fo=32, routed)          0.765    10.048    buffer4/E[0]
    SLICE_X3Y133         FDRE                                         r  buffer4/dataReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.700    12.700 r  
                                                      0.000    12.700 r  clk (IN)
                         net (fo=1486, unset)         0.483    13.183    buffer4/clk
    SLICE_X3Y133         FDRE                                         r  buffer4/dataReg_reg[2]/C
                         clock pessimism              0.000    13.183    
                         clock uncertainty           -0.035    13.147    
    SLICE_X3Y133         FDRE (Setup_fdre_C_CE)      -0.280    12.867    buffer4/dataReg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.867    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  2.820    




