Determining the location of the ModelSim executable...

Using: c:/quartus/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off relay_feedback_osc -c relay_feedback_osc --vector_source="C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_0922/Waveform.vwf" --testbench_file="C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_0922/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Oct 01 17:40:44 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off relay_feedback_osc -c relay_feedback_osc --vector_source="C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_0922/Waveform.vwf" --testbench_file="C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_0922/simulation/qsim/Waveform.vwf.vt"

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_0922/simulation/qsim/" relay_feedback_osc -c relay_feedback_osc

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Oct 01 17:40:45 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_0922/simulation/qsim/" relay_feedback_osc -c relay_feedback_osc
Info (204019): Generated file relay_feedback_osc.vo in folder "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_0922/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4650 megabytes
    Info: Processing ended: Sat Oct 01 17:40:46 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_0922/simulation/qsim/relay_feedback_osc.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/quartus/modelsim_ase/win32aloem//vsim -c -do relay_feedback_osc.do

Reading pref.tcl

# 2020.1

# do relay_feedback_osc.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:47 on Oct 01,2022
# vlog -work work relay_feedback_osc.vo 

# -- Compiling module relay_feedback_osc

# 
# Top level modules:
# 	relay_feedback_osc
# End time: 17:40:48 on Oct 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:48 on Oct 01,2022
# vlog -work work Waveform.vwf.vt 

# -- Compiling module relay_feedback_osc_vlg_vec_tst
# 
# Top level modules:
# 	relay_feedback_osc_vlg_vec_tst
# End time: 17:40:48 on Oct 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.relay_feedback_osc_vlg_vec_tst 
# Start time: 17:40:48 on Oct 01,2022
# Loading work.relay_feedback_osc_vlg_vec_tst
# Loading work.relay_feedback_osc
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i1'.  Expected 34, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /relay_feedback_osc_vlg_vec_tst/i1 File: Waveform.vwf.vt Line: 66
# ** Warning: (vsim-3722) Waveform.vwf.vt(66): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(66): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(66): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(66): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 11090 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25

# Warning : Input clock freq. is under VCO range. Cycloneive PLL may lose lock
# Time: 15000  Instance: relay_feedback_osc_vlg_vec_tst.i1.\U1|U1|altpll_component|auto_generated|pll1 
# ** Note: $finish    : Waveform.vwf.vt(101)
#    Time: 1 us  Iteration: 0  Instance: /relay_feedback_osc_vlg_vec_tst
# End time: 17:40:50 on Oct 01,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 6

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_0922/Waveform.vwf...

Reading C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_0922/simulation/qsim/relay_feedback_osc.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_0922/simulation/qsim/relay_feedback_osc_20221001174050.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.