#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Dec  1 18:20:33 2017
# Process ID: 348
# Current directory: /home/yamaguchi/CPU-Adelie/loopback/loopback.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/yamaguchi/CPU-Adelie/loopback/loopback.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/yamaguchi/CPU-Adelie/loopback/loopback.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_loopback_top_0_0/design_1_loopback_top_0_0.dcp' for cell 'design_1_i/loopback_top_0'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/axi_uartlite_0/rx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/yamaguchi/CPU-Adelie/loopback/loopback.runs/impl_1/.Xil/Vivado-348-ispc2016/dcp_4/design_1_axi_uartlite_0_0.edf:7779]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/axi_uartlite_0/tx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/yamaguchi/CPU-Adelie/loopback/loopback.runs/impl_1/.Xil/Vivado-348-ispc2016/dcp_4/design_1_axi_uartlite_0_0.edf:7846]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/clk_wiz_0/reset' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/yamaguchi/CPU-Adelie/loopback/loopback.runs/impl_1/.Xil/Vivado-348-ispc2016/dcp_3/design_1_clk_wiz_0_0.edf:355]
Parsing XDC File [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1769.285 ; gain = 766.398 ; free physical = 6498 ; free virtual = 26471
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -245 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1809.305 ; gain = 32.020 ; free physical = 6502 ; free virtual = 26475
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 175b56732

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 40 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c02ce9d0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1835.301 ; gain = 0.000 ; free physical = 6476 ; free virtual = 26449

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 33 cells.
Phase 2 Constant propagation | Checksum: 2855ceaa3

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1835.301 ; gain = 0.000 ; free physical = 6476 ; free virtual = 26449

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 206 unconnected nets.
INFO: [Opt 31-11] Eliminated 127 unconnected cells.
Phase 3 Sweep | Checksum: 165b53fa8

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1835.301 ; gain = 0.000 ; free physical = 6476 ; free virtual = 26449

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 234649d06

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1835.301 ; gain = 0.000 ; free physical = 6476 ; free virtual = 26449

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1835.301 ; gain = 0.000 ; free physical = 6476 ; free virtual = 26449
Ending Logic Optimization Task | Checksum: 234649d06

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1835.301 ; gain = 0.000 ; free physical = 6476 ; free virtual = 26449

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 234649d06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1835.305 ; gain = 0.004 ; free physical = 6476 ; free virtual = 26449
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1835.305 ; gain = 0.000 ; free physical = 6473 ; free virtual = 26449
INFO: [Common 17-1381] The checkpoint '/home/yamaguchi/CPU-Adelie/loopback/loopback.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yamaguchi/CPU-Adelie/loopback/loopback.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -245 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1835.309 ; gain = 0.000 ; free physical = 6465 ; free virtual = 26436
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1835.309 ; gain = 0.000 ; free physical = 6465 ; free virtual = 26436

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11d66f391

Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2519.234 ; gain = 683.926 ; free physical = 5756 ; free virtual = 25727

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1f51bcc81

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2519.234 ; gain = 683.926 ; free physical = 5754 ; free virtual = 25724

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1f51bcc81

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2519.234 ; gain = 683.926 ; free physical = 5754 ; free virtual = 25724
Phase 1 Placer Initialization | Checksum: 1f51bcc81

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2519.234 ; gain = 683.926 ; free physical = 5754 ; free virtual = 25724

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 13d47b934

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2543.242 ; gain = 707.934 ; free physical = 5752 ; free virtual = 25723

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13d47b934

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2543.242 ; gain = 707.934 ; free physical = 5752 ; free virtual = 25723

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cf546f03

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2543.242 ; gain = 707.934 ; free physical = 5752 ; free virtual = 25723

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 133db2101

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2543.242 ; gain = 707.934 ; free physical = 5752 ; free virtual = 25723

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 133db2101

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2543.242 ; gain = 707.934 ; free physical = 5752 ; free virtual = 25723

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 130846d6a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2543.242 ; gain = 707.934 ; free physical = 5752 ; free virtual = 25723

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 130846d6a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2543.242 ; gain = 707.934 ; free physical = 5752 ; free virtual = 25723

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 17de6852e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2543.242 ; gain = 707.934 ; free physical = 5752 ; free virtual = 25723

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 17657ec39

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2543.242 ; gain = 707.934 ; free physical = 5752 ; free virtual = 25723

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 17657ec39

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2543.242 ; gain = 707.934 ; free physical = 5752 ; free virtual = 25723
Phase 3 Detail Placement | Checksum: 17657ec39

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2543.242 ; gain = 707.934 ; free physical = 5752 ; free virtual = 25723

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.523. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1498e91a6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2543.242 ; gain = 707.934 ; free physical = 5752 ; free virtual = 25723
Phase 4.1 Post Commit Optimization | Checksum: 1498e91a6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2543.242 ; gain = 707.934 ; free physical = 5752 ; free virtual = 25723

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1498e91a6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2543.242 ; gain = 707.934 ; free physical = 5752 ; free virtual = 25723

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a2592640

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2543.242 ; gain = 707.934 ; free physical = 5752 ; free virtual = 25723

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 118cd9cbc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2543.242 ; gain = 707.934 ; free physical = 5752 ; free virtual = 25723
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 118cd9cbc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2543.242 ; gain = 707.934 ; free physical = 5752 ; free virtual = 25723
Ending Placer Task | Checksum: e0cb4665

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2543.242 ; gain = 707.934 ; free physical = 5752 ; free virtual = 25723
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 2543.242 ; gain = 707.938 ; free physical = 5752 ; free virtual = 25723
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2543.242 ; gain = 0.000 ; free physical = 5750 ; free virtual = 25723
INFO: [Common 17-1381] The checkpoint '/home/yamaguchi/CPU-Adelie/loopback/loopback.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2543.242 ; gain = 0.000 ; free physical = 5752 ; free virtual = 25723
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2543.242 ; gain = 0.000 ; free physical = 5752 ; free virtual = 25723
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2543.242 ; gain = 0.000 ; free physical = 5751 ; free virtual = 25722
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -245 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 55819a0f ConstDB: 0 ShapeSum: 327f17bc RouteDB: 58ca949a

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a6647934

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2642.234 ; gain = 98.992 ; free physical = 5630 ; free virtual = 25601

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f42b4a60

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2642.238 ; gain = 98.996 ; free physical = 5630 ; free virtual = 25601

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f42b4a60

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2642.238 ; gain = 98.996 ; free physical = 5630 ; free virtual = 25601

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f42b4a60

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2642.238 ; gain = 98.996 ; free physical = 5630 ; free virtual = 25601

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 109a28b3e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2681.602 ; gain = 138.359 ; free physical = 5590 ; free virtual = 25563

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 18e85cb38

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 2681.605 ; gain = 138.363 ; free physical = 5590 ; free virtual = 25563
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.544  | TNS=0.000  | WHS=-0.007 | THS=-0.007 |

Phase 2 Router Initialization | Checksum: 14b7cb40b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 2681.605 ; gain = 138.363 ; free physical = 5590 ; free virtual = 25563

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12e1a51a2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 2681.605 ; gain = 138.363 ; free physical = 5590 ; free virtual = 25563

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 286c9c173

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2681.605 ; gain = 138.363 ; free physical = 5588 ; free virtual = 25560
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.398  | TNS=0.000  | WHS=0.055  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 286c9c173

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2681.605 ; gain = 138.363 ; free physical = 5588 ; free virtual = 25560
Phase 4 Rip-up And Reroute | Checksum: 286c9c173

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2681.605 ; gain = 138.363 ; free physical = 5588 ; free virtual = 25560

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 286c9c173

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2681.605 ; gain = 138.363 ; free physical = 5588 ; free virtual = 25560

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 286c9c173

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2681.605 ; gain = 138.363 ; free physical = 5588 ; free virtual = 25560
Phase 5 Delay and Skew Optimization | Checksum: 286c9c173

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2681.605 ; gain = 138.363 ; free physical = 5588 ; free virtual = 25560

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2ea807f18

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2681.605 ; gain = 138.363 ; free physical = 5587 ; free virtual = 25560
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.398  | TNS=0.000  | WHS=0.055  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2ea807f18

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2681.605 ; gain = 138.363 ; free physical = 5587 ; free virtual = 25560
Phase 6 Post Hold Fix | Checksum: 2ea807f18

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2681.605 ; gain = 138.363 ; free physical = 5587 ; free virtual = 25560

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00410923 %
  Global Horizontal Routing Utilization  = 0.0015894 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20baf9dc0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 2681.605 ; gain = 138.363 ; free physical = 5586 ; free virtual = 25559

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20baf9dc0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 2681.605 ; gain = 138.363 ; free physical = 5581 ; free virtual = 25554

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20baf9dc0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 2681.605 ; gain = 138.363 ; free physical = 5578 ; free virtual = 25551

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.398  | TNS=0.000  | WHS=0.055  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20baf9dc0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 2681.605 ; gain = 138.363 ; free physical = 5578 ; free virtual = 25551
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2681.605 ; gain = 138.363 ; free physical = 5575 ; free virtual = 25556

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 2681.605 ; gain = 138.363 ; free physical = 5575 ; free virtual = 25556
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2681.605 ; gain = 0.000 ; free physical = 5573 ; free virtual = 25557
INFO: [Common 17-1381] The checkpoint '/home/yamaguchi/CPU-Adelie/loopback/loopback.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yamaguchi/CPU-Adelie/loopback/loopback.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/yamaguchi/CPU-Adelie/loopback/loopback.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 18:22:03 2017...
