RISC-V 32-bit 5-Stage Pipelined Processor
==========================================

ğŸ“˜ Project Overview
-------------------
This project implements a 32-bit RISC-V (RV32I) pipelined processor using Verilog HDL. 
The design follows a classic 5-stage pipeline architecture:
1. Instruction Fetch (IF)
2. Instruction Decode (ID)
3. Execute (EX)
4. Memory Access (MEM)
5. Write Back (WB)

The processor supports basic RISC-V instructions (arithmetic, logic, load/store, and branch operations)
and demonstrates how instruction-level parallelism is achieved through pipelining.

---

ğŸ§© Modules Included
-------------------
â€¢ pc.v                 â€” Program Counter  
â€¢ instruction_memory.v â€” Instruction ROM  
â€¢ if_id.v              â€” IF/ID pipeline register  
â€¢ control_unit.v       â€” Main control signal generator  
â€¢ imm_gen.v            â€” Immediate generator  
â€¢ register_file.v      â€” 32Ã—32 register file  
â€¢ alu_control.v        â€” ALU control signal generator  
â€¢ alu.v                â€” Arithmetic & logic operations  
â€¢ id_ex.v              â€” ID/EX pipeline register  
â€¢ ex_mem.v             â€” EX/MEM pipeline register  
â€¢ data_memory.v        â€” Data memory (RAM)  
â€¢ mem_wb.v             â€” MEM/WB pipeline register  
â€¢ hazard_unit.v        â€” (Optional) hazard detection  
â€¢ forwarding_unit.v    â€” (Optional) forwarding logic  
â€¢ cpu_top.v            â€” Top-level CPU integration  
â€¢ cpu_tb.v             â€” Testbench for simulation  

---

âš™ Simulation
-------------
Tool: Xilinx Vivado Simulator

Steps:
1. Open Vivado â†’ Create Project â†’ Add all Verilog source files and testbench  
2. Set cpu_tb.v as the top module  
3. Run Behavioral Simulation  
4. Add the following key signals to waveform:
   - PC_in, PC_out
   - Instruction
   - Control signals (RegWrite, MemRead, MemWrite, ALUSrc, Branch)
   - Register file inputs/outputs
   - ALU inputs, operation, and result
   - Data memory read/write values
   - Pipeline registers (IF/ID, ID/EX, EX/MEM, MEM/WB)
5. Run simulation for 1000 ns (or until the test program finishes)
6. Capture waveform screenshots and save in /simulation_results/

Output Example:
Simulation waveform showing instruction flow through pipeline stages.

---

ğŸ— Synthesis
-------------
Tool: Xilinx Vivado 2020.2 or later  
Device: Generic FPGA (no physical board required)

To generate synthesis and reports :
# Run synthesis only
launch_runs synth_1
wait_on_run synth_1
open_run synth_1

# Generate reports (no implementation)
report_utilization -file C:/Users/Dell/RISC_V/reports/utilization_report.txt
report_timing_summary -file C:/Users/Dell/RISC_V/reports/timing_summary.txt
report_power -file C:/Users/Dell/RISC_V/reports/power_report.txt

Post-synthesis schematic:  
Generated via *Open Synthesized Design â†’ Schematic â†’ Export as PDF*.

---

ğŸ“Š Project Folder Structure
---------------------------
RISC_V_CPU/
â”‚
â”œâ”€â”€ src/                     â† All Verilog module files (.v)
â”‚   â”œâ”€â”€ cpu_top.v
â”‚   â”œâ”€â”€ alu.v
â”‚   â”œâ”€â”€ control_unit.v
â”‚   â”œâ”€â”€ register_file.v
â”‚   â”œâ”€â”€ instruction_memory.v
â”‚   â”œâ”€â”€ data_memory.v
â”‚   â”œâ”€â”€ imm_gen.v
â”‚   â”œâ”€â”€ hazard_unit.v
â”‚   â”œâ”€â”€ forwarding_unit.v
â”‚   â”œâ”€â”€ if_id.v
â”‚   â”œâ”€â”€ id_ex.v
â”‚   â”œâ”€â”€ ex_mem.v
â”‚   â”œâ”€â”€ mem_wb.v
â”‚   â””â”€â”€ clock_gate.v
â”‚
â”œâ”€â”€ testbench/
â”‚   â””â”€â”€ cpu_tb.v
â”‚
â”œâ”€â”€ simulation_results/
â”‚   â”œâ”€â”€ pipeline_waveform.png
â”‚   â””â”€â”€ write_back_waveform.png
â”‚   
â”œâ”€â”€ schematics/
â”‚   â””â”€â”€cpu_top_schematic.pdf
â”‚
â””â”€â”€ README.md
---

ğŸ§  Key Learning Outcomes
-------------------------
â€¢ Implementation of a 5-stage pipelined RISC-V processor  
â€¢ Understanding pipeline hazards and forwarding mechanisms  
â€¢ Practical exposure to Verilog HDL and Xilinx Vivado flow  
â€¢ Familiarity with synthesis, timing, and power reports  

---

ğŸ‘¤ Author
---------
John David  
Mail:vadapallijohndavid@gmail.com 
LinkedIn:www.linkedin.com/in/vadapalli-john-david

---

ğŸ“… Version
----------
v1.0 â€” October 2025  
Status: Completed (Simulation + Synthesis)
