// Seed: 3794677661
module module_0;
  assign id_1[1] = 1;
  wire id_2;
  wire id_4;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  tri   id_3,
    output tri0  id_4,
    input  tri1  id_5,
    input  tri0  id_6
);
  tri0 id_8 = 1;
  module_0();
  assign id_4 = 1;
endmodule
module module_2 (
    output wor id_0,
    input uwire id_1,
    input wor id_2,
    output tri id_3,
    output tri id_4,
    input supply0 id_5,
    output uwire id_6,
    input wand id_7,
    output logic id_8,
    inout uwire id_9,
    input uwire id_10,
    input tri id_11,
    output supply1 id_12,
    input tri id_13,
    input tri1 id_14,
    input tri id_15
);
  always @(*) id_8 <= 1;
  module_0();
endmodule
