// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mq_process_requests (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        mq_metaRspFifo_V_val_dout,
        mq_metaRspFifo_V_val_empty_n,
        mq_metaRspFifo_V_val_read,
        mq_metaRspFifo_V_nex_dout,
        mq_metaRspFifo_V_nex_empty_n,
        mq_metaRspFifo_V_nex_read,
        mq_metaRspFifo_V_val_1_dout,
        mq_metaRspFifo_V_val_1_empty_n,
        mq_metaRspFifo_V_val_1_read,
        mq_metaRspFifo_V_isT_dout,
        mq_metaRspFifo_V_isT_empty_n,
        mq_metaRspFifo_V_isT_read,
        mq_pointerRspFifo_V_1_dout,
        mq_pointerRspFifo_V_1_empty_n,
        mq_pointerRspFifo_V_1_read,
        mq_pointerRspFifo_V_2_dout,
        mq_pointerRspFifo_V_2_empty_n,
        mq_pointerRspFifo_V_2_read,
        mq_pointerRspFifo_V_s_dout,
        mq_pointerRspFifo_V_s_empty_n,
        mq_pointerRspFifo_V_s_read,
        rx_readReqAddr_pop_r_4_dout,
        rx_readReqAddr_pop_r_4_empty_n,
        rx_readReqAddr_pop_r_4_read,
        mq_freeListFifo_V_V_dout,
        mq_freeListFifo_V_V_empty_n,
        mq_freeListFifo_V_V_read,
        tx_readReqAddr_push_1_1_dout,
        tx_readReqAddr_push_1_1_empty_n,
        tx_readReqAddr_push_1_1_read,
        tx_readReqAddr_push_s_2_dout,
        tx_readReqAddr_push_s_2_empty_n,
        tx_readReqAddr_push_s_2_read,
        rx_readReqAddr_pop_r_1_din,
        rx_readReqAddr_pop_r_1_full_n,
        rx_readReqAddr_pop_r_1_write,
        mq_releaseFifo_V_V_din,
        mq_releaseFifo_V_V_full_n,
        mq_releaseFifo_V_V_write,
        mq_pointerUpdFifo_V_s_din,
        mq_pointerUpdFifo_V_s_full_n,
        mq_pointerUpdFifo_V_s_write,
        mq_pointerUpdFifo_V_1_din,
        mq_pointerUpdFifo_V_1_full_n,
        mq_pointerUpdFifo_V_1_write,
        mq_pointerUpdFifo_V_3_din,
        mq_pointerUpdFifo_V_3_full_n,
        mq_pointerUpdFifo_V_3_write,
        mq_pointerUpdFifo_V_4_din,
        mq_pointerUpdFifo_V_4_full_n,
        mq_pointerUpdFifo_V_4_write,
        mq_metaReqFifo_V_idx_din,
        mq_metaReqFifo_V_idx_full_n,
        mq_metaReqFifo_V_idx_write,
        mq_metaReqFifo_V_ent_din,
        mq_metaReqFifo_V_ent_full_n,
        mq_metaReqFifo_V_ent_write,
        mq_metaReqFifo_V_ent_3_din,
        mq_metaReqFifo_V_ent_3_full_n,
        mq_metaReqFifo_V_ent_3_write,
        mq_metaReqFifo_V_ent_4_din,
        mq_metaReqFifo_V_ent_4_full_n,
        mq_metaReqFifo_V_ent_4_write,
        mq_metaReqFifo_V_ent_1_din,
        mq_metaReqFifo_V_ent_1_full_n,
        mq_metaReqFifo_V_ent_1_write,
        mq_metaReqFifo_V_wri_din,
        mq_metaReqFifo_V_wri_full_n,
        mq_metaReqFifo_V_wri_write,
        mq_metaReqFifo_V_app_din,
        mq_metaReqFifo_V_app_full_n,
        mq_metaReqFifo_V_app_write,
        mq_pointerReqFifo_V_1_din,
        mq_pointerReqFifo_V_1_full_n,
        mq_pointerReqFifo_V_1_write,
        mq_pointerReqFifo_V_s_din,
        mq_pointerReqFifo_V_s_full_n,
        mq_pointerReqFifo_V_s_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] mq_metaRspFifo_V_val_dout;
input   mq_metaRspFifo_V_val_empty_n;
output   mq_metaRspFifo_V_val_read;
input  [15:0] mq_metaRspFifo_V_nex_dout;
input   mq_metaRspFifo_V_nex_empty_n;
output   mq_metaRspFifo_V_nex_read;
input  [0:0] mq_metaRspFifo_V_val_1_dout;
input   mq_metaRspFifo_V_val_1_empty_n;
output   mq_metaRspFifo_V_val_1_read;
input  [0:0] mq_metaRspFifo_V_isT_dout;
input   mq_metaRspFifo_V_isT_empty_n;
output   mq_metaRspFifo_V_isT_read;
input  [15:0] mq_pointerRspFifo_V_1_dout;
input   mq_pointerRspFifo_V_1_empty_n;
output   mq_pointerRspFifo_V_1_read;
input  [15:0] mq_pointerRspFifo_V_2_dout;
input   mq_pointerRspFifo_V_2_empty_n;
output   mq_pointerRspFifo_V_2_read;
input  [0:0] mq_pointerRspFifo_V_s_dout;
input   mq_pointerRspFifo_V_s_empty_n;
output   mq_pointerRspFifo_V_s_read;
input  [16:0] rx_readReqAddr_pop_r_4_dout;
input   rx_readReqAddr_pop_r_4_empty_n;
output   rx_readReqAddr_pop_r_4_read;
input  [15:0] mq_freeListFifo_V_V_dout;
input   mq_freeListFifo_V_V_empty_n;
output   mq_freeListFifo_V_V_read;
input  [15:0] tx_readReqAddr_push_1_1_dout;
input   tx_readReqAddr_push_1_1_empty_n;
output   tx_readReqAddr_push_1_1_read;
input  [63:0] tx_readReqAddr_push_s_2_dout;
input   tx_readReqAddr_push_s_2_empty_n;
output   tx_readReqAddr_push_s_2_read;
output  [63:0] rx_readReqAddr_pop_r_1_din;
input   rx_readReqAddr_pop_r_1_full_n;
output   rx_readReqAddr_pop_r_1_write;
output  [15:0] mq_releaseFifo_V_V_din;
input   mq_releaseFifo_V_V_full_n;
output   mq_releaseFifo_V_V_write;
output  [15:0] mq_pointerUpdFifo_V_s_din;
input   mq_pointerUpdFifo_V_s_full_n;
output   mq_pointerUpdFifo_V_s_write;
output  [15:0] mq_pointerUpdFifo_V_1_din;
input   mq_pointerUpdFifo_V_1_full_n;
output   mq_pointerUpdFifo_V_1_write;
output  [15:0] mq_pointerUpdFifo_V_3_din;
input   mq_pointerUpdFifo_V_3_full_n;
output   mq_pointerUpdFifo_V_3_write;
output  [0:0] mq_pointerUpdFifo_V_4_din;
input   mq_pointerUpdFifo_V_4_full_n;
output   mq_pointerUpdFifo_V_4_write;
output  [15:0] mq_metaReqFifo_V_idx_din;
input   mq_metaReqFifo_V_idx_full_n;
output   mq_metaReqFifo_V_idx_write;
output  [63:0] mq_metaReqFifo_V_ent_din;
input   mq_metaReqFifo_V_ent_full_n;
output   mq_metaReqFifo_V_ent_write;
output  [15:0] mq_metaReqFifo_V_ent_3_din;
input   mq_metaReqFifo_V_ent_3_full_n;
output   mq_metaReqFifo_V_ent_3_write;
output  [0:0] mq_metaReqFifo_V_ent_4_din;
input   mq_metaReqFifo_V_ent_4_full_n;
output   mq_metaReqFifo_V_ent_4_write;
output  [0:0] mq_metaReqFifo_V_ent_1_din;
input   mq_metaReqFifo_V_ent_1_full_n;
output   mq_metaReqFifo_V_ent_1_write;
output  [0:0] mq_metaReqFifo_V_wri_din;
input   mq_metaReqFifo_V_wri_full_n;
output   mq_metaReqFifo_V_wri_write;
output  [0:0] mq_metaReqFifo_V_app_din;
input   mq_metaReqFifo_V_app_full_n;
output   mq_metaReqFifo_V_app_write;
output  [15:0] mq_pointerReqFifo_V_1_din;
input   mq_pointerReqFifo_V_1_full_n;
output   mq_pointerReqFifo_V_1_write;
output  [0:0] mq_pointerReqFifo_V_s_din;
input   mq_pointerReqFifo_V_s_full_n;
output   mq_pointerReqFifo_V_s_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg mq_metaRspFifo_V_val_read;
reg mq_metaRspFifo_V_nex_read;
reg mq_metaRspFifo_V_val_1_read;
reg mq_metaRspFifo_V_isT_read;
reg mq_pointerRspFifo_V_1_read;
reg mq_pointerRspFifo_V_2_read;
reg mq_pointerRspFifo_V_s_read;
reg rx_readReqAddr_pop_r_4_read;
reg mq_freeListFifo_V_V_read;
reg tx_readReqAddr_push_1_1_read;
reg tx_readReqAddr_push_s_2_read;
reg rx_readReqAddr_pop_r_1_write;
reg mq_releaseFifo_V_V_write;
reg[15:0] mq_pointerUpdFifo_V_s_din;
reg mq_pointerUpdFifo_V_s_write;
reg[15:0] mq_pointerUpdFifo_V_1_din;
reg mq_pointerUpdFifo_V_1_write;
reg[15:0] mq_pointerUpdFifo_V_3_din;
reg mq_pointerUpdFifo_V_3_write;
reg[0:0] mq_pointerUpdFifo_V_4_din;
reg mq_pointerUpdFifo_V_4_write;
reg[15:0] mq_metaReqFifo_V_idx_din;
reg mq_metaReqFifo_V_idx_write;
reg[63:0] mq_metaReqFifo_V_ent_din;
reg mq_metaReqFifo_V_ent_write;
reg[15:0] mq_metaReqFifo_V_ent_3_din;
reg mq_metaReqFifo_V_ent_3_write;
reg[0:0] mq_metaReqFifo_V_ent_4_din;
reg mq_metaReqFifo_V_ent_4_write;
reg[0:0] mq_metaReqFifo_V_ent_1_din;
reg mq_metaReqFifo_V_ent_1_write;
reg[0:0] mq_metaReqFifo_V_wri_din;
reg mq_metaReqFifo_V_wri_write;
reg[0:0] mq_metaReqFifo_V_app_din;
reg mq_metaReqFifo_V_app_write;
reg[15:0] mq_pointerReqFifo_V_1_din;
reg mq_pointerReqFifo_V_1_write;
reg[0:0] mq_pointerReqFifo_V_s_din;
reg mq_pointerReqFifo_V_s_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    io_acc_block_signal_op9;
wire   [2:0] rt_state_load_load_fu_573_p1;
wire   [0:0] tmp_49_nbreadreq_fu_146_p6;
reg    ap_predicate_op9_read_state1;
wire    io_acc_block_signal_op21;
wire   [0:0] grp_nbreadreq_fu_172_p5;
reg    ap_predicate_op21_read_state1;
wire    io_acc_block_signal_op34;
reg    ap_predicate_op34_read_state1;
wire   [0:0] tmp_50_nbreadreq_fu_204_p3;
wire   [0:0] tmp_51_nbreadreq_fu_212_p3;
wire   [0:0] tmp_nbreadreq_fu_194_p4;
reg    ap_predicate_op50_read_state1;
reg    ap_predicate_op56_read_state1;
wire    io_acc_block_signal_op58;
reg    ap_predicate_op58_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [2:0] rt_state_load_reg_734;
reg   [0:0] tmp_49_reg_753;
reg   [0:0] tmp_valid_2_reg_768;
reg    ap_predicate_op95_write_state2;
reg   [0:0] popRequest_op_load_reg_749;
reg    ap_predicate_op96_write_state2;
wire    io_acc_block_signal_op98;
reg    ap_predicate_op98_write_state2;
wire    io_acc_block_signal_op102;
reg   [0:0] tmp_48_reg_778;
reg   [0:0] tmp_valid_1_reg_782;
reg    ap_predicate_op102_write_state2;
wire    io_acc_block_signal_op103;
wire    io_acc_block_signal_op104;
wire    io_acc_block_signal_op105;
reg   [0:0] tmp_47_reg_787;
reg   [0:0] tmp_valid_reg_791;
reg    ap_predicate_op105_write_state2;
wire    io_acc_block_signal_op106;
reg    ap_predicate_op106_write_state2;
wire    io_acc_block_signal_op107;
reg    ap_predicate_op107_write_state2;
wire    io_acc_block_signal_op110;
reg   [0:0] tmp_50_reg_799;
reg   [0:0] tmp_51_reg_803;
reg   [0:0] tmp_reg_795;
reg    ap_predicate_op110_write_state2;
wire    io_acc_block_signal_op115;
reg    ap_predicate_op115_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] rt_state;
reg   [15:0] newMetaIdx_V;
reg   [15:0] insert_key_V;
reg   [63:0] insert_value_V;
reg   [0:0] popRequest_op;
reg   [15:0] ptrMeta_head_V;
reg   [15:0] ptrMeta_tail_V;
reg   [0:0] ptrMeta_valid;
reg   [15:0] popRequest_key_V;
reg    tx_readReqAddr_push_1_1_blk_n;
wire    ap_block_pp0_stage0;
reg    tx_readReqAddr_push_s_2_blk_n;
reg    mq_freeListFifo_V_V_blk_n;
reg    mq_pointerReqFifo_V_1_blk_n;
reg    mq_pointerReqFifo_V_s_blk_n;
reg    rx_readReqAddr_pop_r_4_blk_n;
reg    mq_pointerRspFifo_V_1_blk_n;
reg    mq_pointerRspFifo_V_2_blk_n;
reg    mq_pointerRspFifo_V_s_blk_n;
reg    mq_metaReqFifo_V_idx_blk_n;
reg    mq_metaReqFifo_V_ent_blk_n;
reg    mq_metaReqFifo_V_ent_3_blk_n;
reg    mq_metaReqFifo_V_ent_4_blk_n;
reg    mq_metaReqFifo_V_ent_1_blk_n;
reg    mq_metaReqFifo_V_wri_blk_n;
reg    mq_metaReqFifo_V_app_blk_n;
reg    mq_pointerUpdFifo_V_s_blk_n;
reg    mq_pointerUpdFifo_V_1_blk_n;
reg    mq_pointerUpdFifo_V_3_blk_n;
reg    mq_pointerUpdFifo_V_4_blk_n;
reg    mq_metaRspFifo_V_val_blk_n;
reg    mq_metaRspFifo_V_nex_blk_n;
reg    mq_metaRspFifo_V_val_1_blk_n;
reg    mq_metaRspFifo_V_isT_blk_n;
reg    rx_readReqAddr_pop_r_1_blk_n;
reg    mq_releaseFifo_V_V_blk_n;
reg   [15:0] reg_560;
reg   [15:0] reg_567;
reg   [15:0] tmp_idx_V_2_reg_738;
wire   [0:0] popRequest_op_load_load_fu_581_p1;
reg   [63:0] tmp_value_V_reg_757;
reg   [15:0] tmp_next_V_reg_762;
wire   [0:0] tmp_valid_2_fu_593_p1;
wire   [0:0] tmp_entry_valid_1_fu_601_p2;
reg   [0:0] tmp_entry_valid_1_reg_772;
wire   [0:0] grp_fu_556_p1;
reg   [15:0] tmp_key_V_2_reg_807;
reg   [15:0] tmp_key_V_1_reg_812;
reg   [63:0] tmp_value_V_1_reg_818;
reg    ap_block_pp0_stage0_subdone;
reg   [2:0] ap_phi_mux_storemerge_i_phi_fu_322_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_storemerge_i_reg_319;
reg   [1:0] ap_phi_mux_storemerge45_i_phi_fu_333_p4;
wire   [1:0] ap_phi_reg_pp0_iter0_storemerge45_i_reg_330;
wire   [0:0] ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_s_reg_341;
reg   [0:0] ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_s_reg_341;
wire   [0:0] ap_phi_reg_pp0_iter0_ptrMeta_valid_new_4_s_reg_357;
reg   [0:0] ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_s_reg_357;
wire   [15:0] ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_0_reg_371;
reg   [15:0] ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_reg_371;
reg   [0:0] ap_phi_mux_ptrMeta_head_V_flag_1_phi_fu_385_p18;
wire   [0:0] ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_1_reg_380;
reg   [0:0] ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_1_reg_380;
reg   [15:0] ap_phi_mux_ptrMeta_head_V_new_6_phi_fu_418_p18;
reg   [15:0] ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_reg_414;
wire   [15:0] ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_6_reg_414;
reg   [0:0] ap_phi_mux_ptrMeta_tail_V_flag_s_phi_fu_450_p18;
wire   [0:0] ap_phi_reg_pp0_iter0_ptrMeta_tail_V_flag_s_reg_445;
reg   [0:0] ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_s_reg_445;
reg   [15:0] ap_phi_mux_ptrMeta_tail_V_new_3_phi_fu_483_p18;
wire   [15:0] ap_phi_reg_pp0_iter0_ptrMeta_tail_V_new_3_reg_479;
reg   [15:0] ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_reg_479;
reg   [0:0] ap_phi_mux_ptrMeta_valid_new_6_s_phi_fu_514_p18;
wire   [0:0] ap_phi_reg_pp0_iter0_ptrMeta_valid_new_6_s_reg_509;
reg   [0:0] ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_s_reg_509;
wire   [2:0] zext_ln319_fu_613_p1;
wire   [0:0] trunc_ln45_fu_623_p1;
reg    ap_block_pp0_stage0_01001;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_353;
reg    ap_condition_638;
reg    ap_condition_637;
reg    ap_condition_478;
reg    ap_condition_482;
reg    ap_condition_327;
reg    ap_condition_444;
reg    ap_condition_600;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 rt_state = 3'd0;
#0 newMetaIdx_V = 16'd0;
#0 insert_key_V = 16'd0;
#0 insert_value_V = 64'd0;
#0 popRequest_op = 1'd0;
#0 ptrMeta_head_V = 16'd0;
#0 ptrMeta_tail_V = 16'd0;
#0 ptrMeta_valid = 1'd0;
#0 popRequest_key_V = 16'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_172_p5 == 1'd1) & (rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_1_reg_380 <= 1'd1;
    end else if ((((grp_nbreadreq_fu_172_p5 == 1'd0) & (rt_state == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_172_p5 == 1'd0) & (rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_49_nbreadreq_fu_146_p6 == 1'd0) & (rt_state == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((rt_state_load_load_fu_573_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((rt_state_load_load_fu_573_p1 == 3'd5) | ((rt_state_load_load_fu_573_p1 == 3'd6) | (rt_state_load_load_fu_573_p1 == 3'd7)))) | ((rt_state == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_1_reg_380 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_1_reg_380 <= ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_1_reg_380;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_valid_2_fu_593_p1 == 1'd1) & (tmp_49_nbreadreq_fu_146_p6 == 1'd1) & (rt_state == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (popRequest_op_load_load_fu_581_p1 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_s_reg_341 <= 1'd1;
    end else if ((((tmp_49_nbreadreq_fu_146_p6 == 1'd1) & (rt_state == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_valid_2_fu_593_p1 == 1'd0)) | ((tmp_valid_2_fu_593_p1 == 1'd1) & (popRequest_op_load_load_fu_581_p1 == 1'd1) & (tmp_49_nbreadreq_fu_146_p6 == 1'd1) & (rt_state == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_s_reg_341 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_s_reg_341 <= ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_s_reg_341;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_327)) begin
        if ((1'b1 == ap_condition_482)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_reg_371 <= newMetaIdx_V;
        end else if ((1'b1 == ap_condition_478)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_reg_371 <= mq_pointerRspFifo_V_1_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_reg_371 <= ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_0_reg_371;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_327)) begin
        if (((grp_nbreadreq_fu_172_p5 == 1'd1) & (rt_state == 3'd3))) begin
            ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_reg_414 <= mq_pointerRspFifo_V_1_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_reg_414 <= ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_6_reg_414;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_172_p5 == 1'd1) & (rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_s_reg_445 <= 1'd1;
    end else if ((((grp_nbreadreq_fu_172_p5 == 1'd0) & (rt_state == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_172_p5 == 1'd0) & (rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_49_nbreadreq_fu_146_p6 == 1'd0) & (rt_state == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((rt_state_load_load_fu_573_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((rt_state_load_load_fu_573_p1 == 3'd5) | ((rt_state_load_load_fu_573_p1 == 3'd6) | (rt_state_load_load_fu_573_p1 == 3'd7)))) | ((rt_state == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_s_reg_445 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_s_reg_445 <= ap_phi_reg_pp0_iter0_ptrMeta_tail_V_flag_s_reg_445;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_327)) begin
        if (((grp_nbreadreq_fu_172_p5 == 1'd1) & (rt_state == 3'd3))) begin
            ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_reg_479 <= mq_pointerRspFifo_V_2_dout;
        end else if (((grp_nbreadreq_fu_172_p5 == 1'd0) & (rt_state == 3'd1))) begin
            ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_reg_479 <= newMetaIdx_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_reg_479 <= ap_phi_reg_pp0_iter0_ptrMeta_tail_V_new_3_reg_479;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_327)) begin
        if ((1'b1 == ap_condition_444)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_s_reg_357 <= tmp_entry_valid_1_fu_601_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_s_reg_357 <= ap_phi_reg_pp0_iter0_ptrMeta_valid_new_4_s_reg_357;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_327)) begin
        if (((grp_nbreadreq_fu_172_p5 == 1'd1) & (rt_state == 3'd3))) begin
            ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_s_reg_509 <= mq_pointerRspFifo_V_s_dout;
        end else if (((grp_nbreadreq_fu_172_p5 == 1'd0) & (rt_state == 3'd1))) begin
            ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_s_reg_509 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_s_reg_509 <= ap_phi_reg_pp0_iter0_ptrMeta_valid_new_6_s_reg_509;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_194_p4 == 1'd1) & (tmp_50_nbreadreq_fu_204_p3 == 1'd1) & (rt_state == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rt_state <= 3'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_51_nbreadreq_fu_212_p3 == 1'd1) & (rt_state == 3'd0) & (tmp_nbreadreq_fu_194_p4 == 1'd0)) | ((tmp_51_nbreadreq_fu_212_p3 == 1'd1) & (rt_state == 3'd0) & (tmp_50_nbreadreq_fu_204_p3 == 1'd0))))) begin
        rt_state <= 3'd3;
    end else if (((grp_nbreadreq_fu_172_p5 == 1'd1) & (rt_state == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rt_state <= zext_ln319_fu_613_p1;
    end else if (((grp_nbreadreq_fu_172_p5 == 1'd1) & (rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rt_state <= ap_phi_mux_storemerge_i_phi_fu_322_p4;
    end else if ((((tmp_49_nbreadreq_fu_146_p6 == 1'd1) & (rt_state == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((rt_state_load_load_fu_573_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rt_state <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_795 == 1'd1) & (tmp_50_reg_799 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd0))) begin
        insert_key_V <= tmp_key_V_1_reg_812;
        insert_value_V <= tmp_value_V_1_reg_818;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_194_p4 == 1'd1) & (tmp_50_nbreadreq_fu_204_p3 == 1'd1) & (rt_state == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        newMetaIdx_V <= mq_freeListFifo_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_51_nbreadreq_fu_212_p3 == 1'd1) & (rt_state == 3'd0) & (tmp_nbreadreq_fu_194_p4 == 1'd0)) | ((tmp_51_nbreadreq_fu_212_p3 == 1'd1) & (rt_state == 3'd0) & (tmp_50_nbreadreq_fu_204_p3 == 1'd0))))) begin
        popRequest_key_V <= {{rx_readReqAddr_pop_r_4_dout[16:1]}};
        popRequest_op <= trunc_ln45_fu_623_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        popRequest_op_load_reg_749 <= popRequest_op;
        rt_state_load_reg_734 <= rt_state;
        tmp_idx_V_2_reg_738 <= newMetaIdx_V;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_ptrMeta_head_V_flag_1_phi_fu_385_p18 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ptrMeta_head_V <= ap_phi_mux_ptrMeta_head_V_new_6_phi_fu_418_p18;
        ptrMeta_valid <= ap_phi_mux_ptrMeta_valid_new_6_s_phi_fu_514_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_ptrMeta_tail_V_flag_s_phi_fu_450_p18 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ptrMeta_tail_V <= ap_phi_mux_ptrMeta_tail_V_new_3_phi_fu_483_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_nbreadreq_fu_172_p5 == 1'd1) & (rt_state == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_172_p5 == 1'd1) & (rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_560 <= mq_pointerRspFifo_V_1_dout;
        reg_567 <= mq_pointerRspFifo_V_2_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((rt_state == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_47_reg_787 <= grp_nbreadreq_fu_172_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_48_reg_778 <= grp_nbreadreq_fu_172_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((rt_state == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_49_reg_753 <= tmp_49_nbreadreq_fu_146_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_194_p4 == 1'd1) & (rt_state == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_50_reg_799 <= tmp_50_nbreadreq_fu_204_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((rt_state == 3'd0) & (tmp_nbreadreq_fu_194_p4 == 1'd0)) | ((rt_state == 3'd0) & (tmp_50_nbreadreq_fu_204_p3 == 1'd0))))) begin
        tmp_51_reg_803 <= tmp_51_nbreadreq_fu_212_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_valid_2_fu_593_p1 == 1'd1) & (tmp_49_nbreadreq_fu_146_p6 == 1'd1) & (rt_state == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (popRequest_op_load_load_fu_581_p1 == 1'd0))) begin
        tmp_entry_valid_1_reg_772 <= tmp_entry_valid_1_fu_601_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_194_p4 == 1'd1) & (tmp_50_nbreadreq_fu_204_p3 == 1'd1) & (rt_state == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_key_V_1_reg_812 <= tx_readReqAddr_push_1_1_dout;
        tmp_value_V_1_reg_818 <= tx_readReqAddr_push_s_2_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_51_nbreadreq_fu_212_p3 == 1'd1) & (rt_state == 3'd0) & (tmp_nbreadreq_fu_194_p4 == 1'd0)) | ((tmp_51_nbreadreq_fu_212_p3 == 1'd1) & (rt_state == 3'd0) & (tmp_50_nbreadreq_fu_204_p3 == 1'd0))))) begin
        tmp_key_V_2_reg_807 <= {{rx_readReqAddr_pop_r_4_dout[16:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_49_nbreadreq_fu_146_p6 == 1'd1) & (rt_state == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_next_V_reg_762 <= mq_metaRspFifo_V_nex_dout;
        tmp_valid_2_reg_768 <= mq_metaRspFifo_V_val_1_dout;
        tmp_value_V_reg_757 <= mq_metaRspFifo_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((rt_state == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_795 <= tmp_nbreadreq_fu_194_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_172_p5 == 1'd1) & (rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_valid_1_reg_782 <= mq_pointerRspFifo_V_s_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_172_p5 == 1'd1) & (rt_state == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_valid_reg_791 <= mq_pointerRspFifo_V_s_dout;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_353)) begin
        if (((tmp_49_reg_753 == 1'd1) & (rt_state_load_reg_734 == 3'd4))) begin
            ap_phi_mux_ptrMeta_head_V_flag_1_phi_fu_385_p18 = ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_s_reg_341;
        end else if (((rt_state_load_reg_734 == 3'd1) & (tmp_47_reg_787 == 1'd1))) begin
            ap_phi_mux_ptrMeta_head_V_flag_1_phi_fu_385_p18 = 1'd1;
        end else begin
            ap_phi_mux_ptrMeta_head_V_flag_1_phi_fu_385_p18 = ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_1_reg_380;
        end
    end else begin
        ap_phi_mux_ptrMeta_head_V_flag_1_phi_fu_385_p18 = ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_1_reg_380;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_353)) begin
        if (((tmp_49_reg_753 == 1'd1) & (rt_state_load_reg_734 == 3'd4))) begin
            ap_phi_mux_ptrMeta_head_V_new_6_phi_fu_418_p18 = tmp_next_V_reg_762;
        end else if (((rt_state_load_reg_734 == 3'd1) & (tmp_47_reg_787 == 1'd1))) begin
            ap_phi_mux_ptrMeta_head_V_new_6_phi_fu_418_p18 = ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_reg_371;
        end else begin
            ap_phi_mux_ptrMeta_head_V_new_6_phi_fu_418_p18 = ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_reg_414;
        end
    end else begin
        ap_phi_mux_ptrMeta_head_V_new_6_phi_fu_418_p18 = ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_reg_414;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_353)) begin
        if (((tmp_49_reg_753 == 1'd1) & (rt_state_load_reg_734 == 3'd4))) begin
            ap_phi_mux_ptrMeta_tail_V_flag_s_phi_fu_450_p18 = 1'd0;
        end else if (((rt_state_load_reg_734 == 3'd1) & (tmp_47_reg_787 == 1'd1))) begin
            ap_phi_mux_ptrMeta_tail_V_flag_s_phi_fu_450_p18 = 1'd1;
        end else begin
            ap_phi_mux_ptrMeta_tail_V_flag_s_phi_fu_450_p18 = ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_s_reg_445;
        end
    end else begin
        ap_phi_mux_ptrMeta_tail_V_flag_s_phi_fu_450_p18 = ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_s_reg_445;
    end
end

always @ (*) begin
    if (((rt_state_load_reg_734 == 3'd1) & (tmp_47_reg_787 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_ptrMeta_tail_V_new_3_phi_fu_483_p18 = tmp_idx_V_2_reg_738;
    end else begin
        ap_phi_mux_ptrMeta_tail_V_new_3_phi_fu_483_p18 = ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_reg_479;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_353)) begin
        if (((tmp_49_reg_753 == 1'd1) & (rt_state_load_reg_734 == 3'd4))) begin
            ap_phi_mux_ptrMeta_valid_new_6_s_phi_fu_514_p18 = ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_s_reg_357;
        end else if (((rt_state_load_reg_734 == 3'd1) & (tmp_47_reg_787 == 1'd1))) begin
            ap_phi_mux_ptrMeta_valid_new_6_s_phi_fu_514_p18 = 1'd1;
        end else begin
            ap_phi_mux_ptrMeta_valid_new_6_s_phi_fu_514_p18 = ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_s_reg_509;
        end
    end else begin
        ap_phi_mux_ptrMeta_valid_new_6_s_phi_fu_514_p18 = ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_s_reg_509;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_638)) begin
        if ((grp_fu_556_p1 == 1'd0)) begin
            ap_phi_mux_storemerge45_i_phi_fu_333_p4 = 2'd0;
        end else if ((grp_fu_556_p1 == 1'd1)) begin
            ap_phi_mux_storemerge45_i_phi_fu_333_p4 = 2'd2;
        end else begin
            ap_phi_mux_storemerge45_i_phi_fu_333_p4 = ap_phi_reg_pp0_iter0_storemerge45_i_reg_330;
        end
    end else begin
        ap_phi_mux_storemerge45_i_phi_fu_333_p4 = ap_phi_reg_pp0_iter0_storemerge45_i_reg_330;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_637)) begin
        if ((grp_fu_556_p1 == 1'd0)) begin
            ap_phi_mux_storemerge_i_phi_fu_322_p4 = 3'd0;
        end else if ((grp_fu_556_p1 == 1'd1)) begin
            ap_phi_mux_storemerge_i_phi_fu_322_p4 = 3'd4;
        end else begin
            ap_phi_mux_storemerge_i_phi_fu_322_p4 = ap_phi_reg_pp0_iter0_storemerge_i_reg_319;
        end
    end else begin
        ap_phi_mux_storemerge_i_phi_fu_322_p4 = ap_phi_reg_pp0_iter0_storemerge_i_reg_319;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op56_read_state1 == 1'b1))) begin
        mq_freeListFifo_V_V_blk_n = mq_freeListFifo_V_V_empty_n;
    end else begin
        mq_freeListFifo_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op56_read_state1 == 1'b1))) begin
        mq_freeListFifo_V_V_read = 1'b1;
    end else begin
        mq_freeListFifo_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_app_blk_n = mq_metaReqFifo_V_app_full_n;
    end else begin
        mq_metaReqFifo_V_app_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1))) begin
        mq_metaReqFifo_V_app_din = 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_app_din = 1'd0;
    end else begin
        mq_metaReqFifo_V_app_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_app_write = 1'b1;
    end else begin
        mq_metaReqFifo_V_app_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_ent_1_blk_n = mq_metaReqFifo_V_ent_1_full_n;
    end else begin
        mq_metaReqFifo_V_ent_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)))) begin
        mq_metaReqFifo_V_ent_1_din = 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_ent_1_din = 1'd0;
    end else begin
        mq_metaReqFifo_V_ent_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_ent_1_write = 1'b1;
    end else begin
        mq_metaReqFifo_V_ent_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_ent_3_blk_n = mq_metaReqFifo_V_ent_3_full_n;
    end else begin
        mq_metaReqFifo_V_ent_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1))) begin
        mq_metaReqFifo_V_ent_3_din = tmp_idx_V_2_reg_738;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_ent_3_din = 16'd0;
    end else begin
        mq_metaReqFifo_V_ent_3_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_ent_3_write = 1'b1;
    end else begin
        mq_metaReqFifo_V_ent_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_ent_4_blk_n = mq_metaReqFifo_V_ent_4_full_n;
    end else begin
        mq_metaReqFifo_V_ent_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)))) begin
        mq_metaReqFifo_V_ent_4_din = 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_ent_4_din = 1'd0;
    end else begin
        mq_metaReqFifo_V_ent_4_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_ent_4_write = 1'b1;
    end else begin
        mq_metaReqFifo_V_ent_4_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_ent_blk_n = mq_metaReqFifo_V_ent_full_n;
    end else begin
        mq_metaReqFifo_V_ent_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)))) begin
        mq_metaReqFifo_V_ent_din = insert_value_V;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_ent_din = 64'd0;
    end else begin
        mq_metaReqFifo_V_ent_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_ent_write = 1'b1;
    end else begin
        mq_metaReqFifo_V_ent_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_idx_blk_n = mq_metaReqFifo_V_idx_full_n;
    end else begin
        mq_metaReqFifo_V_idx_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1))) begin
        mq_metaReqFifo_V_idx_din = reg_567;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)))) begin
        mq_metaReqFifo_V_idx_din = tmp_idx_V_2_reg_738;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1))) begin
        mq_metaReqFifo_V_idx_din = reg_560;
    end else begin
        mq_metaReqFifo_V_idx_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_idx_write = 1'b1;
    end else begin
        mq_metaReqFifo_V_idx_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_wri_blk_n = mq_metaReqFifo_V_wri_full_n;
    end else begin
        mq_metaReqFifo_V_wri_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)))) begin
        mq_metaReqFifo_V_wri_din = 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_wri_din = 1'd0;
    end else begin
        mq_metaReqFifo_V_wri_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)))) begin
        mq_metaReqFifo_V_wri_write = 1'b1;
    end else begin
        mq_metaReqFifo_V_wri_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        mq_metaRspFifo_V_isT_blk_n = mq_metaRspFifo_V_isT_empty_n;
    end else begin
        mq_metaRspFifo_V_isT_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        mq_metaRspFifo_V_isT_read = 1'b1;
    end else begin
        mq_metaRspFifo_V_isT_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        mq_metaRspFifo_V_nex_blk_n = mq_metaRspFifo_V_nex_empty_n;
    end else begin
        mq_metaRspFifo_V_nex_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        mq_metaRspFifo_V_nex_read = 1'b1;
    end else begin
        mq_metaRspFifo_V_nex_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        mq_metaRspFifo_V_val_1_blk_n = mq_metaRspFifo_V_val_1_empty_n;
    end else begin
        mq_metaRspFifo_V_val_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        mq_metaRspFifo_V_val_1_read = 1'b1;
    end else begin
        mq_metaRspFifo_V_val_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        mq_metaRspFifo_V_val_blk_n = mq_metaRspFifo_V_val_empty_n;
    end else begin
        mq_metaRspFifo_V_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        mq_metaRspFifo_V_val_read = 1'b1;
    end else begin
        mq_metaRspFifo_V_val_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op115_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op110_write_state2 == 1'b1)))) begin
        mq_pointerReqFifo_V_1_blk_n = mq_pointerReqFifo_V_1_full_n;
    end else begin
        mq_pointerReqFifo_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_600)) begin
        if ((ap_predicate_op115_write_state2 == 1'b1)) begin
            mq_pointerReqFifo_V_1_din = tmp_key_V_1_reg_812;
        end else if ((ap_predicate_op110_write_state2 == 1'b1)) begin
            mq_pointerReqFifo_V_1_din = tmp_key_V_2_reg_807;
        end else begin
            mq_pointerReqFifo_V_1_din = 'bx;
        end
    end else begin
        mq_pointerReqFifo_V_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op115_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op110_write_state2 == 1'b1)))) begin
        mq_pointerReqFifo_V_1_write = 1'b1;
    end else begin
        mq_pointerReqFifo_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op115_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op110_write_state2 == 1'b1)))) begin
        mq_pointerReqFifo_V_s_blk_n = mq_pointerReqFifo_V_s_full_n;
    end else begin
        mq_pointerReqFifo_V_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_600)) begin
        if ((ap_predicate_op115_write_state2 == 1'b1)) begin
            mq_pointerReqFifo_V_s_din = 1'd1;
        end else if ((ap_predicate_op110_write_state2 == 1'b1)) begin
            mq_pointerReqFifo_V_s_din = 1'd0;
        end else begin
            mq_pointerReqFifo_V_s_din = 'bx;
        end
    end else begin
        mq_pointerReqFifo_V_s_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op115_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op110_write_state2 == 1'b1)))) begin
        mq_pointerReqFifo_V_s_write = 1'b1;
    end else begin
        mq_pointerReqFifo_V_s_write = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op34_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op21_read_state1 == 1'b1)))) begin
        mq_pointerRspFifo_V_1_blk_n = mq_pointerRspFifo_V_1_empty_n;
    end else begin
        mq_pointerRspFifo_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op34_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op21_read_state1 == 1'b1)))) begin
        mq_pointerRspFifo_V_1_read = 1'b1;
    end else begin
        mq_pointerRspFifo_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op34_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op21_read_state1 == 1'b1)))) begin
        mq_pointerRspFifo_V_2_blk_n = mq_pointerRspFifo_V_2_empty_n;
    end else begin
        mq_pointerRspFifo_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op34_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op21_read_state1 == 1'b1)))) begin
        mq_pointerRspFifo_V_2_read = 1'b1;
    end else begin
        mq_pointerRspFifo_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op34_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op21_read_state1 == 1'b1)))) begin
        mq_pointerRspFifo_V_s_blk_n = mq_pointerRspFifo_V_s_empty_n;
    end else begin
        mq_pointerRspFifo_V_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op34_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op21_read_state1 == 1'b1)))) begin
        mq_pointerRspFifo_V_s_read = 1'b1;
    end else begin
        mq_pointerRspFifo_V_s_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op98_write_state2 == 1'b1)))) begin
        mq_pointerUpdFifo_V_1_blk_n = mq_pointerUpdFifo_V_1_full_n;
    end else begin
        mq_pointerUpdFifo_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_600)) begin
        if ((ap_predicate_op106_write_state2 == 1'b1)) begin
            mq_pointerUpdFifo_V_1_din = tmp_idx_V_2_reg_738;
        end else if ((rt_state_load_reg_734 == 3'd2)) begin
            mq_pointerUpdFifo_V_1_din = ptrMeta_head_V;
        end else if ((ap_predicate_op98_write_state2 == 1'b1)) begin
            mq_pointerUpdFifo_V_1_din = tmp_next_V_reg_762;
        end else begin
            mq_pointerUpdFifo_V_1_din = 'bx;
        end
    end else begin
        mq_pointerUpdFifo_V_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op98_write_state2 == 1'b1)))) begin
        mq_pointerUpdFifo_V_1_write = 1'b1;
    end else begin
        mq_pointerUpdFifo_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op98_write_state2 == 1'b1)))) begin
        mq_pointerUpdFifo_V_3_blk_n = mq_pointerUpdFifo_V_3_full_n;
    end else begin
        mq_pointerUpdFifo_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op106_write_state2 == 1'b1))) begin
        mq_pointerUpdFifo_V_3_din = tmp_idx_V_2_reg_738;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op98_write_state2 == 1'b1)))) begin
        mq_pointerUpdFifo_V_3_din = ptrMeta_tail_V;
    end else begin
        mq_pointerUpdFifo_V_3_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op98_write_state2 == 1'b1)))) begin
        mq_pointerUpdFifo_V_3_write = 1'b1;
    end else begin
        mq_pointerUpdFifo_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op98_write_state2 == 1'b1)))) begin
        mq_pointerUpdFifo_V_4_blk_n = mq_pointerUpdFifo_V_4_full_n;
    end else begin
        mq_pointerUpdFifo_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_600)) begin
        if ((ap_predicate_op106_write_state2 == 1'b1)) begin
            mq_pointerUpdFifo_V_4_din = 1'd1;
        end else if ((rt_state_load_reg_734 == 3'd2)) begin
            mq_pointerUpdFifo_V_4_din = ptrMeta_valid;
        end else if ((ap_predicate_op98_write_state2 == 1'b1)) begin
            mq_pointerUpdFifo_V_4_din = tmp_entry_valid_1_reg_772;
        end else begin
            mq_pointerUpdFifo_V_4_din = 'bx;
        end
    end else begin
        mq_pointerUpdFifo_V_4_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op98_write_state2 == 1'b1)))) begin
        mq_pointerUpdFifo_V_4_write = 1'b1;
    end else begin
        mq_pointerUpdFifo_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op98_write_state2 == 1'b1)))) begin
        mq_pointerUpdFifo_V_s_blk_n = mq_pointerUpdFifo_V_s_full_n;
    end else begin
        mq_pointerUpdFifo_V_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)))) begin
        mq_pointerUpdFifo_V_s_din = insert_key_V;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op98_write_state2 == 1'b1))) begin
        mq_pointerUpdFifo_V_s_din = popRequest_key_V;
    end else begin
        mq_pointerUpdFifo_V_s_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (rt_state_load_reg_734 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op98_write_state2 == 1'b1)))) begin
        mq_pointerUpdFifo_V_s_write = 1'b1;
    end else begin
        mq_pointerUpdFifo_V_s_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op96_write_state2 == 1'b1))) begin
        mq_releaseFifo_V_V_blk_n = mq_releaseFifo_V_V_full_n;
    end else begin
        mq_releaseFifo_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op96_write_state2 == 1'b1))) begin
        mq_releaseFifo_V_V_write = 1'b1;
    end else begin
        mq_releaseFifo_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op95_write_state2 == 1'b1))) begin
        rx_readReqAddr_pop_r_1_blk_n = rx_readReqAddr_pop_r_1_full_n;
    end else begin
        rx_readReqAddr_pop_r_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op95_write_state2 == 1'b1))) begin
        rx_readReqAddr_pop_r_1_write = 1'b1;
    end else begin
        rx_readReqAddr_pop_r_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op50_read_state1 == 1'b1))) begin
        rx_readReqAddr_pop_r_4_blk_n = rx_readReqAddr_pop_r_4_empty_n;
    end else begin
        rx_readReqAddr_pop_r_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op50_read_state1 == 1'b1))) begin
        rx_readReqAddr_pop_r_4_read = 1'b1;
    end else begin
        rx_readReqAddr_pop_r_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op58_read_state1 == 1'b1))) begin
        tx_readReqAddr_push_1_1_blk_n = tx_readReqAddr_push_1_1_empty_n;
    end else begin
        tx_readReqAddr_push_1_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op58_read_state1 == 1'b1))) begin
        tx_readReqAddr_push_1_1_read = 1'b1;
    end else begin
        tx_readReqAddr_push_1_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op58_read_state1 == 1'b1))) begin
        tx_readReqAddr_push_s_2_blk_n = tx_readReqAddr_push_s_2_empty_n;
    end else begin
        tx_readReqAddr_push_s_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op58_read_state1 == 1'b1))) begin
        tx_readReqAddr_push_s_2_read = 1'b1;
    end else begin
        tx_readReqAddr_push_s_2_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rx_readReqAddr_pop_r_4_empty_n == 1'b0) & (ap_predicate_op50_read_state1 == 1'b1)) | ((io_acc_block_signal_op34 == 1'b0) & (ap_predicate_op34_read_state1 == 1'b1)) | ((io_acc_block_signal_op21 == 1'b0) & (ap_predicate_op21_read_state1 == 1'b1)) | ((io_acc_block_signal_op9 == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((io_acc_block_signal_op58 == 1'b0) & (ap_predicate_op58_read_state1 == 1'b1)) | ((mq_freeListFifo_V_V_empty_n == 1'b0) & (ap_predicate_op56_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((io_acc_block_signal_op115 == 1'b0) & (ap_predicate_op115_write_state2 == 1'b1)) | ((io_acc_block_signal_op110 == 1'b0) & (ap_predicate_op110_write_state2 == 1'b1)) | ((io_acc_block_signal_op107 == 1'b0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((io_acc_block_signal_op106 == 1'b0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((io_acc_block_signal_op105 == 1'b0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((io_acc_block_signal_op104 == 1'b0) & (rt_state_load_reg_734 == 3'd2)) | ((io_acc_block_signal_op103 == 1'b0) & (rt_state_load_reg_734 == 3'd2)) | ((io_acc_block_signal_op102 == 1'b0) & (ap_predicate_op102_write_state2 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_predicate_op98_write_state2 == 1'b1)) | ((mq_releaseFifo_V_V_full_n == 1'b0) & (ap_predicate_op96_write_state2 == 1'b1)) | ((rx_readReqAddr_pop_r_1_full_n == 1'b0) & (ap_predicate_op95_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rx_readReqAddr_pop_r_4_empty_n == 1'b0) & (ap_predicate_op50_read_state1 == 1'b1)) | ((io_acc_block_signal_op34 == 1'b0) & (ap_predicate_op34_read_state1 == 1'b1)) | ((io_acc_block_signal_op21 == 1'b0) & (ap_predicate_op21_read_state1 == 1'b1)) | ((io_acc_block_signal_op9 == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((io_acc_block_signal_op58 == 1'b0) & (ap_predicate_op58_read_state1 == 1'b1)) | ((mq_freeListFifo_V_V_empty_n == 1'b0) & (ap_predicate_op56_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((io_acc_block_signal_op115 == 1'b0) & (ap_predicate_op115_write_state2 == 1'b1)) | ((io_acc_block_signal_op110 == 1'b0) & (ap_predicate_op110_write_state2 == 1'b1)) | ((io_acc_block_signal_op107 == 1'b0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((io_acc_block_signal_op106 == 1'b0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((io_acc_block_signal_op105 == 1'b0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((io_acc_block_signal_op104 == 1'b0) & (rt_state_load_reg_734 == 3'd2)) | ((io_acc_block_signal_op103 == 1'b0) & (rt_state_load_reg_734 == 3'd2)) | ((io_acc_block_signal_op102 == 1'b0) & (ap_predicate_op102_write_state2 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_predicate_op98_write_state2 == 1'b1)) | ((mq_releaseFifo_V_V_full_n == 1'b0) & (ap_predicate_op96_write_state2 == 1'b1)) | ((rx_readReqAddr_pop_r_1_full_n == 1'b0) & (ap_predicate_op95_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rx_readReqAddr_pop_r_4_empty_n == 1'b0) & (ap_predicate_op50_read_state1 == 1'b1)) | ((io_acc_block_signal_op34 == 1'b0) & (ap_predicate_op34_read_state1 == 1'b1)) | ((io_acc_block_signal_op21 == 1'b0) & (ap_predicate_op21_read_state1 == 1'b1)) | ((io_acc_block_signal_op9 == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((io_acc_block_signal_op58 == 1'b0) & (ap_predicate_op58_read_state1 == 1'b1)) | ((mq_freeListFifo_V_V_empty_n == 1'b0) & (ap_predicate_op56_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((io_acc_block_signal_op115 == 1'b0) & (ap_predicate_op115_write_state2 == 1'b1)) | ((io_acc_block_signal_op110 == 1'b0) & (ap_predicate_op110_write_state2 == 1'b1)) | ((io_acc_block_signal_op107 == 1'b0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((io_acc_block_signal_op106 == 1'b0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((io_acc_block_signal_op105 == 1'b0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((io_acc_block_signal_op104 == 1'b0) & (rt_state_load_reg_734 == 3'd2)) | ((io_acc_block_signal_op103 == 1'b0) & (rt_state_load_reg_734 == 3'd2)) | ((io_acc_block_signal_op102 == 1'b0) & (ap_predicate_op102_write_state2 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_predicate_op98_write_state2 == 1'b1)) | ((mq_releaseFifo_V_V_full_n == 1'b0) & (ap_predicate_op96_write_state2 == 1'b1)) | ((rx_readReqAddr_pop_r_1_full_n == 1'b0) & (ap_predicate_op95_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rx_readReqAddr_pop_r_4_empty_n == 1'b0) & (ap_predicate_op50_read_state1 == 1'b1)) | ((io_acc_block_signal_op34 == 1'b0) & (ap_predicate_op34_read_state1 == 1'b1)) | ((io_acc_block_signal_op21 == 1'b0) & (ap_predicate_op21_read_state1 == 1'b1)) | ((io_acc_block_signal_op9 == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((io_acc_block_signal_op58 == 1'b0) & (ap_predicate_op58_read_state1 == 1'b1)) | ((mq_freeListFifo_V_V_empty_n == 1'b0) & (ap_predicate_op56_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((io_acc_block_signal_op115 == 1'b0) & (ap_predicate_op115_write_state2 == 1'b1)) | ((io_acc_block_signal_op110 == 1'b0) & (ap_predicate_op110_write_state2 == 1'b1)) | ((io_acc_block_signal_op107 == 1'b0) & (ap_predicate_op107_write_state2 == 1'b1)) | ((io_acc_block_signal_op106 == 1'b0) & (ap_predicate_op106_write_state2 == 1'b1)) | ((io_acc_block_signal_op105 == 1'b0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((io_acc_block_signal_op104 == 1'b0) & (rt_state_load_reg_734 == 3'd2)) | ((io_acc_block_signal_op103 == 1'b0) & (rt_state_load_reg_734 == 3'd2)) | ((io_acc_block_signal_op102 == 1'b0) & (ap_predicate_op102_write_state2 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_predicate_op98_write_state2 == 1'b1)) | ((mq_releaseFifo_V_V_full_n == 1'b0) & (ap_predicate_op96_write_state2 == 1'b1)) | ((rx_readReqAddr_pop_r_1_full_n == 1'b0) & (ap_predicate_op95_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_327 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_353 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_444 = ((tmp_valid_2_fu_593_p1 == 1'd1) & (tmp_49_nbreadreq_fu_146_p6 == 1'd1) & (rt_state == 3'd4) & (popRequest_op_load_load_fu_581_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_478 = ((grp_nbreadreq_fu_172_p5 == 1'd1) & (grp_fu_556_p1 == 1'd1) & (rt_state == 3'd1));
end

always @ (*) begin
    ap_condition_482 = ((grp_nbreadreq_fu_172_p5 == 1'd1) & (rt_state == 3'd1) & (grp_fu_556_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_600 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_637 = ((grp_nbreadreq_fu_172_p5 == 1'd1) & (rt_state == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_638 = ((grp_nbreadreq_fu_172_p5 == 1'd1) & (rt_state == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_1_reg_380 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_s_reg_341 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_0_reg_371 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_6_reg_414 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_tail_V_flag_s_reg_445 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_tail_V_new_3_reg_479 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_valid_new_4_s_reg_357 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_valid_new_6_s_reg_509 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge45_i_reg_330 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge_i_reg_319 = 'bx;

always @ (*) begin
    ap_predicate_op102_write_state2 = ((rt_state_load_reg_734 == 3'd3) & (tmp_valid_1_reg_782 == 1'd1) & (tmp_48_reg_778 == 1'd1));
end

always @ (*) begin
    ap_predicate_op105_write_state2 = ((rt_state_load_reg_734 == 3'd1) & (tmp_47_reg_787 == 1'd1) & (tmp_valid_reg_791 == 1'd0));
end

always @ (*) begin
    ap_predicate_op106_write_state2 = ((rt_state_load_reg_734 == 3'd1) & (tmp_47_reg_787 == 1'd1) & (tmp_valid_reg_791 == 1'd0));
end

always @ (*) begin
    ap_predicate_op107_write_state2 = ((rt_state_load_reg_734 == 3'd1) & (tmp_valid_reg_791 == 1'd1) & (tmp_47_reg_787 == 1'd1));
end

always @ (*) begin
    ap_predicate_op110_write_state2 = (((tmp_51_reg_803 == 1'd1) & (tmp_reg_795 == 1'd0) & (rt_state_load_reg_734 == 3'd0)) | ((tmp_51_reg_803 == 1'd1) & (tmp_50_reg_799 == 1'd0) & (rt_state_load_reg_734 == 3'd0)));
end

always @ (*) begin
    ap_predicate_op115_write_state2 = ((tmp_reg_795 == 1'd1) & (tmp_50_reg_799 == 1'd1) & (rt_state_load_reg_734 == 3'd0));
end

always @ (*) begin
    ap_predicate_op21_read_state1 = ((grp_nbreadreq_fu_172_p5 == 1'd1) & (rt_state == 3'd3));
end

always @ (*) begin
    ap_predicate_op34_read_state1 = ((grp_nbreadreq_fu_172_p5 == 1'd1) & (rt_state == 3'd1));
end

always @ (*) begin
    ap_predicate_op50_read_state1 = (((tmp_51_nbreadreq_fu_212_p3 == 1'd1) & (rt_state == 3'd0) & (tmp_nbreadreq_fu_194_p4 == 1'd0)) | ((tmp_51_nbreadreq_fu_212_p3 == 1'd1) & (rt_state == 3'd0) & (tmp_50_nbreadreq_fu_204_p3 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op56_read_state1 = ((tmp_nbreadreq_fu_194_p4 == 1'd1) & (tmp_50_nbreadreq_fu_204_p3 == 1'd1) & (rt_state == 3'd0));
end

always @ (*) begin
    ap_predicate_op58_read_state1 = ((tmp_nbreadreq_fu_194_p4 == 1'd1) & (tmp_50_nbreadreq_fu_204_p3 == 1'd1) & (rt_state == 3'd0));
end

always @ (*) begin
    ap_predicate_op95_write_state2 = ((tmp_valid_2_reg_768 == 1'd1) & (tmp_49_reg_753 == 1'd1) & (rt_state_load_reg_734 == 3'd4));
end

always @ (*) begin
    ap_predicate_op96_write_state2 = ((tmp_valid_2_reg_768 == 1'd1) & (tmp_49_reg_753 == 1'd1) & (rt_state_load_reg_734 == 3'd4) & (popRequest_op_load_reg_749 == 1'd0));
end

always @ (*) begin
    ap_predicate_op98_write_state2 = ((tmp_valid_2_reg_768 == 1'd1) & (tmp_49_reg_753 == 1'd1) & (rt_state_load_reg_734 == 3'd4) & (popRequest_op_load_reg_749 == 1'd0));
end

always @ (*) begin
    ap_predicate_op9_read_state1 = ((tmp_49_nbreadreq_fu_146_p6 == 1'd1) & (rt_state == 3'd4));
end

assign grp_fu_556_p1 = mq_pointerRspFifo_V_s_dout;

assign grp_nbreadreq_fu_172_p5 = (mq_pointerRspFifo_V_s_empty_n & mq_pointerRspFifo_V_2_empty_n & mq_pointerRspFifo_V_1_empty_n);

assign io_acc_block_signal_op102 = (mq_metaReqFifo_V_wri_full_n & mq_metaReqFifo_V_idx_full_n & mq_metaReqFifo_V_ent_full_n & mq_metaReqFifo_V_ent_4_full_n & mq_metaReqFifo_V_ent_3_full_n & mq_metaReqFifo_V_ent_1_full_n & mq_metaReqFifo_V_app_full_n);

assign io_acc_block_signal_op103 = (mq_metaReqFifo_V_wri_full_n & mq_metaReqFifo_V_idx_full_n & mq_metaReqFifo_V_ent_full_n & mq_metaReqFifo_V_ent_4_full_n & mq_metaReqFifo_V_ent_3_full_n & mq_metaReqFifo_V_ent_1_full_n & mq_metaReqFifo_V_app_full_n);

assign io_acc_block_signal_op104 = (mq_pointerUpdFifo_V_s_full_n & mq_pointerUpdFifo_V_4_full_n & mq_pointerUpdFifo_V_3_full_n & mq_pointerUpdFifo_V_1_full_n);

assign io_acc_block_signal_op105 = (mq_metaReqFifo_V_wri_full_n & mq_metaReqFifo_V_idx_full_n & mq_metaReqFifo_V_ent_full_n & mq_metaReqFifo_V_ent_4_full_n & mq_metaReqFifo_V_ent_3_full_n & mq_metaReqFifo_V_ent_1_full_n & mq_metaReqFifo_V_app_full_n);

assign io_acc_block_signal_op106 = (mq_pointerUpdFifo_V_s_full_n & mq_pointerUpdFifo_V_4_full_n & mq_pointerUpdFifo_V_3_full_n & mq_pointerUpdFifo_V_1_full_n);

assign io_acc_block_signal_op107 = (mq_metaReqFifo_V_wri_full_n & mq_metaReqFifo_V_idx_full_n & mq_metaReqFifo_V_ent_full_n & mq_metaReqFifo_V_ent_4_full_n & mq_metaReqFifo_V_ent_3_full_n & mq_metaReqFifo_V_ent_1_full_n & mq_metaReqFifo_V_app_full_n);

assign io_acc_block_signal_op110 = (mq_pointerReqFifo_V_s_full_n & mq_pointerReqFifo_V_1_full_n);

assign io_acc_block_signal_op115 = (mq_pointerReqFifo_V_s_full_n & mq_pointerReqFifo_V_1_full_n);

assign io_acc_block_signal_op21 = (mq_pointerRspFifo_V_s_empty_n & mq_pointerRspFifo_V_2_empty_n & mq_pointerRspFifo_V_1_empty_n);

assign io_acc_block_signal_op34 = (mq_pointerRspFifo_V_s_empty_n & mq_pointerRspFifo_V_2_empty_n & mq_pointerRspFifo_V_1_empty_n);

assign io_acc_block_signal_op58 = (tx_readReqAddr_push_s_2_empty_n & tx_readReqAddr_push_1_1_empty_n);

assign io_acc_block_signal_op9 = (mq_metaRspFifo_V_val_empty_n & mq_metaRspFifo_V_val_1_empty_n & mq_metaRspFifo_V_nex_empty_n & mq_metaRspFifo_V_isT_empty_n);

assign io_acc_block_signal_op98 = (mq_pointerUpdFifo_V_s_full_n & mq_pointerUpdFifo_V_4_full_n & mq_pointerUpdFifo_V_3_full_n & mq_pointerUpdFifo_V_1_full_n);

assign mq_releaseFifo_V_V_din = ptrMeta_head_V;

assign popRequest_op_load_load_fu_581_p1 = popRequest_op;

assign rt_state_load_load_fu_573_p1 = rt_state;

assign rx_readReqAddr_pop_r_1_din = tmp_value_V_reg_757;

assign tmp_49_nbreadreq_fu_146_p6 = (mq_metaRspFifo_V_val_empty_n & mq_metaRspFifo_V_val_1_empty_n & mq_metaRspFifo_V_nex_empty_n & mq_metaRspFifo_V_isT_empty_n);

assign tmp_50_nbreadreq_fu_204_p3 = mq_freeListFifo_V_V_empty_n;

assign tmp_51_nbreadreq_fu_212_p3 = rx_readReqAddr_pop_r_4_empty_n;

assign tmp_entry_valid_1_fu_601_p2 = (mq_metaRspFifo_V_isT_dout ^ 1'd1);

assign tmp_nbreadreq_fu_194_p4 = (tx_readReqAddr_push_s_2_empty_n & tx_readReqAddr_push_1_1_empty_n);

assign tmp_valid_2_fu_593_p1 = mq_metaRspFifo_V_val_1_dout;

assign trunc_ln45_fu_623_p1 = rx_readReqAddr_pop_r_4_dout[0:0];

assign zext_ln319_fu_613_p1 = ap_phi_mux_storemerge45_i_phi_fu_333_p4;

endmodule //mq_process_requests
