//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-22781540
// Cuda compilation tools, release 9.0, V9.0.176
// Based on LLVM 3.4svn
//

.version 6.0
.target sm_30
.address_size 64

	// .globl	writing_1d_char
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.global .align 4 .u32 DEVICE_NUMBER;
.global .align 16 .b8 modelview[64];
.global .align 16 .b8 inv_modelview[64];
.global .align 16 .b8 slider[16];
.global .align 16 .b8 slider1[16];
.global .align 4 .f32 TF_bandwidth;
.global .align 4 .u32 front_back;
.global .align 16 .b8 planes[32768];
.global .align 16 .b8 curves[24576];
.global .align 16 .b8 plane_index[8192];
.global .align 4 .u32 plane_cnt;
.global .align 16 .b8 cut_planes[24576];
.global .align 8 .b8 wr_start[8];
.global .align 4 .u32 target_plane;
.global .align 4 .u32 middle;
.global .align 4 .u32 stride;
.global .texref depthMap;
.global .texref colorMap;
.global .texref hgTexture;
.global .texref dhgTexture;
.global .texref randomTexture;
.global .texref TFF;
.global .texref TFF1;
.global .texref TFF2;
.global .texref TFF3;
.global .texref TFF4;
.global .align 16 .b8 $str[14] = {37, 102, 32, 37, 102, 32, 37, 102, 32, 37, 102, 32, 10, 0};

.visible .entry writing_1d_char(
	.param .u64 writing_1d_char_param_0,
	.param .u64 writing_1d_char_param_1,
	.param .u64 writing_1d_char_param_2,
	.param .u64 writing_1d_char_param_3,
	.param .u32 writing_1d_char_param_4,
	.param .u32 writing_1d_char_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_char_param_0];
	ld.param.u64 	%rd4, [writing_1d_char_param_1];
	ld.param.u64 	%rd5, [writing_1d_char_param_2];
	ld.param.u64 	%rd6, [writing_1d_char_param_3];
	ld.param.u32 	%r9, [writing_1d_char_param_4];
	ld.param.u32 	%r10, [writing_1d_char_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB0_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r19, %f4;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r19, %r5;
	setp.ge.s32	%p3, %r4, %r19;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f8, 0f00000000;
	@!%p4 bra 	BB0_5;
	bra.uni 	BB0_2;

BB0_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB0_3:
	setp.ge.s32	%p5, %r4, %r19;
	setp.ge.s32	%p6, %r19, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r19, %r19, 0, %p7;
	@!%p7 bra 	BB0_3;
	bra.uni 	BB0_4;

BB0_4:
	cvt.rn.f32.s32	%f5, %r19;
	cvt.rn.f32.s32	%f6, %r6;
	sub.f32 	%f7, %f5, %f6;
	cvt.rzi.s32.f32	%r16, %f7;
	cvt.s64.s32	%rd9, %r16;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.s8 	%rs1, [%rd10];
	cvt.rn.f32.s16	%f8, %rs1;

BB0_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	cvt.rzi.s32.f32	%r18, %f8;
	cvt.s64.s32	%rd12, %r17;
	add.s64 	%rd13, %rd11, %rd12;
	st.global.u8 	[%rd13], %r18;

BB0_6:
	ret;
}

	// .globl	writing_1d_char2
.visible .entry writing_1d_char2(
	.param .u64 writing_1d_char2_param_0,
	.param .u64 writing_1d_char2_param_1,
	.param .u64 writing_1d_char2_param_2,
	.param .u64 writing_1d_char2_param_3,
	.param .u32 writing_1d_char2_param_4,
	.param .u32 writing_1d_char2_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_char2_param_0];
	ld.param.u64 	%rd4, [writing_1d_char2_param_1];
	ld.param.u64 	%rd5, [writing_1d_char2_param_2];
	ld.param.u64 	%rd6, [writing_1d_char2_param_3];
	ld.param.u32 	%r9, [writing_1d_char2_param_4];
	ld.param.u32 	%r10, [writing_1d_char2_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB1_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r20, %f7;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r20, %r5;
	setp.ge.s32	%p3, %r4, %r20;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f11, 0f00000000;
	mov.f32 	%f12, %f11;
	@!%p4 bra 	BB1_5;
	bra.uni 	BB1_2;

BB1_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB1_3:
	setp.ge.s32	%p5, %r4, %r20;
	setp.ge.s32	%p6, %r20, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r20, %r20, 0, %p7;
	@!%p7 bra 	BB1_3;
	bra.uni 	BB1_4;

BB1_4:
	cvt.rn.f32.s32	%f8, %r20;
	cvt.rn.f32.s32	%f9, %r6;
	sub.f32 	%f10, %f8, %f9;
	cvt.rzi.s32.f32	%r16, %f10;
	mul.wide.s32 	%rd9, %r16, 2;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.v2.u8 	{%rs1, %rs2}, [%rd10];
	cvt.s16.s8 	%rs4, %rs2;
	cvt.s16.s8 	%rs6, %rs1;
	cvt.rn.f32.s16	%f11, %rs6;
	cvt.rn.f32.s16	%f12, %rs4;

BB1_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	cvt.rzi.s32.f32	%r18, %f11;
	cvt.rzi.s32.f32	%r19, %f12;
	mul.wide.s32 	%rd12, %r17, 2;
	add.s64 	%rd13, %rd11, %rd12;
	cvt.u16.u32	%rs7, %r19;
	cvt.u16.u32	%rs8, %r18;
	st.global.v2.u8 	[%rd13], {%rs8, %rs7};

BB1_6:
	ret;
}

	// .globl	writing_1d_char3
.visible .entry writing_1d_char3(
	.param .u64 writing_1d_char3_param_0,
	.param .u64 writing_1d_char3_param_1,
	.param .u64 writing_1d_char3_param_2,
	.param .u64 writing_1d_char3_param_3,
	.param .u32 writing_1d_char3_param_4,
	.param .u32 writing_1d_char3_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<4>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_char3_param_0];
	ld.param.u64 	%rd4, [writing_1d_char3_param_1];
	ld.param.u64 	%rd5, [writing_1d_char3_param_2];
	ld.param.u64 	%rd6, [writing_1d_char3_param_3];
	ld.param.u32 	%r9, [writing_1d_char3_param_4];
	ld.param.u32 	%r10, [writing_1d_char3_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB2_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r21, %f10;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r21, %r5;
	setp.ge.s32	%p3, %r4, %r21;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f14, 0f00000000;
	mov.f32 	%f15, %f14;
	mov.f32 	%f16, %f14;
	@!%p4 bra 	BB2_5;
	bra.uni 	BB2_2;

BB2_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB2_3:
	setp.ge.s32	%p5, %r4, %r21;
	setp.ge.s32	%p6, %r21, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r21, %r21, 0, %p7;
	@!%p7 bra 	BB2_3;
	bra.uni 	BB2_4;

BB2_4:
	cvt.rn.f32.s32	%f11, %r21;
	cvt.rn.f32.s32	%f12, %r6;
	sub.f32 	%f13, %f11, %f12;
	cvt.rzi.s32.f32	%r16, %f13;
	mul.wide.s32 	%rd9, %r16, 3;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.s8 	%rs1, [%rd10+2];
	ld.global.s8 	%rs2, [%rd10+1];
	ld.global.s8 	%rs3, [%rd10];
	cvt.rn.f32.s16	%f14, %rs3;
	cvt.rn.f32.s16	%f15, %rs2;
	cvt.rn.f32.s16	%f16, %rs1;

BB2_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	cvt.rzi.s32.f32	%r18, %f14;
	cvt.rzi.s32.f32	%r19, %f15;
	cvt.rzi.s32.f32	%r20, %f16;
	mul.wide.s32 	%rd12, %r17, 3;
	add.s64 	%rd13, %rd11, %rd12;
	st.global.u8 	[%rd13], %r18;
	st.global.u8 	[%rd13+1], %r19;
	st.global.u8 	[%rd13+2], %r20;

BB2_6:
	ret;
}

	// .globl	writing_1d_char4
.visible .entry writing_1d_char4(
	.param .u64 writing_1d_char4_param_0,
	.param .u64 writing_1d_char4_param_1,
	.param .u64 writing_1d_char4_param_2,
	.param .u64 writing_1d_char4_param_3,
	.param .u32 writing_1d_char4_param_4,
	.param .u32 writing_1d_char4_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<17>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_char4_param_0];
	ld.param.u64 	%rd4, [writing_1d_char4_param_1];
	ld.param.u64 	%rd5, [writing_1d_char4_param_2];
	ld.param.u64 	%rd6, [writing_1d_char4_param_3];
	ld.param.u32 	%r9, [writing_1d_char4_param_4];
	ld.param.u32 	%r10, [writing_1d_char4_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB3_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r22, %f13;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r22, %r5;
	setp.ge.s32	%p3, %r4, %r22;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f17, 0f00000000;
	mov.f32 	%f18, %f17;
	mov.f32 	%f19, %f17;
	mov.f32 	%f20, %f17;
	@!%p4 bra 	BB3_5;
	bra.uni 	BB3_2;

BB3_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB3_3:
	setp.ge.s32	%p5, %r4, %r22;
	setp.ge.s32	%p6, %r22, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r22, %r22, 0, %p7;
	@!%p7 bra 	BB3_3;
	bra.uni 	BB3_4;

BB3_4:
	cvt.rn.f32.s32	%f14, %r22;
	cvt.rn.f32.s32	%f15, %r6;
	sub.f32 	%f16, %f14, %f15;
	cvt.rzi.s32.f32	%r16, %f16;
	mul.wide.s32 	%rd9, %r16, 4;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.v4.u8 	{%rs1, %rs2, %rs3, %rs4}, [%rd10];
	cvt.s16.s8 	%rs6, %rs4;
	cvt.s16.s8 	%rs8, %rs3;
	cvt.s16.s8 	%rs10, %rs2;
	cvt.s16.s8 	%rs12, %rs1;
	cvt.rn.f32.s16	%f17, %rs12;
	cvt.rn.f32.s16	%f18, %rs10;
	cvt.rn.f32.s16	%f19, %rs8;
	cvt.rn.f32.s16	%f20, %rs6;

BB3_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	cvt.rzi.s32.f32	%r18, %f17;
	cvt.rzi.s32.f32	%r19, %f18;
	cvt.rzi.s32.f32	%r20, %f19;
	cvt.rzi.s32.f32	%r21, %f20;
	mul.wide.s32 	%rd12, %r17, 4;
	add.s64 	%rd13, %rd11, %rd12;
	cvt.u16.u32	%rs13, %r21;
	cvt.u16.u32	%rs14, %r20;
	cvt.u16.u32	%rs15, %r19;
	cvt.u16.u32	%rs16, %r18;
	st.global.v4.u8 	[%rd13], {%rs16, %rs15, %rs14, %rs13};

BB3_6:
	ret;
}

	// .globl	writing_1d_uchar
.visible .entry writing_1d_uchar(
	.param .u64 writing_1d_uchar_param_0,
	.param .u64 writing_1d_uchar_param_1,
	.param .u64 writing_1d_uchar_param_2,
	.param .u64 writing_1d_uchar_param_3,
	.param .u32 writing_1d_uchar_param_4,
	.param .u32 writing_1d_uchar_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_uchar_param_0];
	ld.param.u64 	%rd4, [writing_1d_uchar_param_1];
	ld.param.u64 	%rd5, [writing_1d_uchar_param_2];
	ld.param.u64 	%rd6, [writing_1d_uchar_param_3];
	ld.param.u32 	%r9, [writing_1d_uchar_param_4];
	ld.param.u32 	%r10, [writing_1d_uchar_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB4_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r19, %f4;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r19, %r5;
	setp.ge.s32	%p3, %r4, %r19;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f8, 0f00000000;
	@!%p4 bra 	BB4_5;
	bra.uni 	BB4_2;

BB4_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB4_3:
	setp.ge.s32	%p5, %r4, %r19;
	setp.ge.s32	%p6, %r19, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r19, %r19, 0, %p7;
	@!%p7 bra 	BB4_3;
	bra.uni 	BB4_4;

BB4_4:
	cvt.rn.f32.s32	%f5, %r19;
	cvt.rn.f32.s32	%f6, %r6;
	sub.f32 	%f7, %f5, %f6;
	cvt.rzi.s32.f32	%r16, %f7;
	cvt.s64.s32	%rd9, %r16;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.u8 	%rs1, [%rd10];
	cvt.rn.f32.u16	%f8, %rs1;

BB4_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	cvt.rzi.u32.f32	%r18, %f8;
	cvt.s64.s32	%rd12, %r17;
	add.s64 	%rd13, %rd11, %rd12;
	st.global.u8 	[%rd13], %r18;

BB4_6:
	ret;
}

	// .globl	writing_1d_uchar2
.visible .entry writing_1d_uchar2(
	.param .u64 writing_1d_uchar2_param_0,
	.param .u64 writing_1d_uchar2_param_1,
	.param .u64 writing_1d_uchar2_param_2,
	.param .u64 writing_1d_uchar2_param_3,
	.param .u32 writing_1d_uchar2_param_4,
	.param .u32 writing_1d_uchar2_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_uchar2_param_0];
	ld.param.u64 	%rd4, [writing_1d_uchar2_param_1];
	ld.param.u64 	%rd5, [writing_1d_uchar2_param_2];
	ld.param.u64 	%rd6, [writing_1d_uchar2_param_3];
	ld.param.u32 	%r9, [writing_1d_uchar2_param_4];
	ld.param.u32 	%r10, [writing_1d_uchar2_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB5_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r20, %f7;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r20, %r5;
	setp.ge.s32	%p3, %r4, %r20;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f11, 0f00000000;
	mov.f32 	%f12, %f11;
	@!%p4 bra 	BB5_5;
	bra.uni 	BB5_2;

BB5_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB5_3:
	setp.ge.s32	%p5, %r4, %r20;
	setp.ge.s32	%p6, %r20, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r20, %r20, 0, %p7;
	@!%p7 bra 	BB5_3;
	bra.uni 	BB5_4;

BB5_4:
	cvt.rn.f32.s32	%f8, %r20;
	cvt.rn.f32.s32	%f9, %r6;
	sub.f32 	%f10, %f8, %f9;
	cvt.rzi.s32.f32	%r16, %f10;
	mul.wide.s32 	%rd9, %r16, 2;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.v2.u8 	{%rs1, %rs2}, [%rd10];
	cvt.rn.f32.u16	%f11, %rs1;
	cvt.rn.f32.u16	%f12, %rs2;

BB5_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	cvt.rzi.u32.f32	%r18, %f11;
	cvt.rzi.u32.f32	%r19, %f12;
	mul.wide.s32 	%rd12, %r17, 2;
	add.s64 	%rd13, %rd11, %rd12;
	cvt.u16.u32	%rs3, %r19;
	cvt.u16.u32	%rs4, %r18;
	st.global.v2.u8 	[%rd13], {%rs4, %rs3};

BB5_6:
	ret;
}

	// .globl	writing_1d_uchar3
.visible .entry writing_1d_uchar3(
	.param .u64 writing_1d_uchar3_param_0,
	.param .u64 writing_1d_uchar3_param_1,
	.param .u64 writing_1d_uchar3_param_2,
	.param .u64 writing_1d_uchar3_param_3,
	.param .u32 writing_1d_uchar3_param_4,
	.param .u32 writing_1d_uchar3_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<4>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_uchar3_param_0];
	ld.param.u64 	%rd4, [writing_1d_uchar3_param_1];
	ld.param.u64 	%rd5, [writing_1d_uchar3_param_2];
	ld.param.u64 	%rd6, [writing_1d_uchar3_param_3];
	ld.param.u32 	%r9, [writing_1d_uchar3_param_4];
	ld.param.u32 	%r10, [writing_1d_uchar3_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB6_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r21, %f10;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r21, %r5;
	setp.ge.s32	%p3, %r4, %r21;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f14, 0f00000000;
	mov.f32 	%f15, %f14;
	mov.f32 	%f16, %f14;
	@!%p4 bra 	BB6_5;
	bra.uni 	BB6_2;

BB6_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB6_3:
	setp.ge.s32	%p5, %r4, %r21;
	setp.ge.s32	%p6, %r21, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r21, %r21, 0, %p7;
	@!%p7 bra 	BB6_3;
	bra.uni 	BB6_4;

BB6_4:
	cvt.rn.f32.s32	%f11, %r21;
	cvt.rn.f32.s32	%f12, %r6;
	sub.f32 	%f13, %f11, %f12;
	cvt.rzi.s32.f32	%r16, %f13;
	mul.wide.s32 	%rd9, %r16, 3;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.u8 	%rs1, [%rd10+2];
	ld.global.u8 	%rs2, [%rd10+1];
	ld.global.u8 	%rs3, [%rd10];
	cvt.rn.f32.u16	%f14, %rs3;
	cvt.rn.f32.u16	%f15, %rs2;
	cvt.rn.f32.u16	%f16, %rs1;

BB6_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	cvt.rzi.u32.f32	%r18, %f14;
	cvt.rzi.u32.f32	%r19, %f15;
	cvt.rzi.u32.f32	%r20, %f16;
	mul.wide.s32 	%rd12, %r17, 3;
	add.s64 	%rd13, %rd11, %rd12;
	st.global.u8 	[%rd13], %r18;
	st.global.u8 	[%rd13+1], %r19;
	st.global.u8 	[%rd13+2], %r20;

BB6_6:
	ret;
}

	// .globl	writing_1d_uchar4
.visible .entry writing_1d_uchar4(
	.param .u64 writing_1d_uchar4_param_0,
	.param .u64 writing_1d_uchar4_param_1,
	.param .u64 writing_1d_uchar4_param_2,
	.param .u64 writing_1d_uchar4_param_3,
	.param .u32 writing_1d_uchar4_param_4,
	.param .u32 writing_1d_uchar4_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_uchar4_param_0];
	ld.param.u64 	%rd4, [writing_1d_uchar4_param_1];
	ld.param.u64 	%rd5, [writing_1d_uchar4_param_2];
	ld.param.u64 	%rd6, [writing_1d_uchar4_param_3];
	ld.param.u32 	%r9, [writing_1d_uchar4_param_4];
	ld.param.u32 	%r10, [writing_1d_uchar4_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB7_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r22, %f13;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r22, %r5;
	setp.ge.s32	%p3, %r4, %r22;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f17, 0f00000000;
	mov.f32 	%f18, %f17;
	mov.f32 	%f19, %f17;
	mov.f32 	%f20, %f17;
	@!%p4 bra 	BB7_5;
	bra.uni 	BB7_2;

BB7_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB7_3:
	setp.ge.s32	%p5, %r4, %r22;
	setp.ge.s32	%p6, %r22, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r22, %r22, 0, %p7;
	@!%p7 bra 	BB7_3;
	bra.uni 	BB7_4;

BB7_4:
	cvt.rn.f32.s32	%f14, %r22;
	cvt.rn.f32.s32	%f15, %r6;
	sub.f32 	%f16, %f14, %f15;
	cvt.rzi.s32.f32	%r16, %f16;
	mul.wide.s32 	%rd9, %r16, 4;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.v4.u8 	{%rs1, %rs2, %rs3, %rs4}, [%rd10];
	cvt.rn.f32.u16	%f17, %rs1;
	cvt.rn.f32.u16	%f18, %rs2;
	cvt.rn.f32.u16	%f19, %rs3;
	cvt.rn.f32.u16	%f20, %rs4;

BB7_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	cvt.rzi.u32.f32	%r18, %f17;
	cvt.rzi.u32.f32	%r19, %f18;
	cvt.rzi.u32.f32	%r20, %f19;
	cvt.rzi.u32.f32	%r21, %f20;
	mul.wide.s32 	%rd12, %r17, 4;
	add.s64 	%rd13, %rd11, %rd12;
	cvt.u16.u32	%rs5, %r21;
	cvt.u16.u32	%rs6, %r20;
	cvt.u16.u32	%rs7, %r19;
	cvt.u16.u32	%rs8, %r18;
	st.global.v4.u8 	[%rd13], {%rs8, %rs7, %rs6, %rs5};

BB7_6:
	ret;
}

	// .globl	writing_1d_short
.visible .entry writing_1d_short(
	.param .u64 writing_1d_short_param_0,
	.param .u64 writing_1d_short_param_1,
	.param .u64 writing_1d_short_param_2,
	.param .u64 writing_1d_short_param_3,
	.param .u32 writing_1d_short_param_4,
	.param .u32 writing_1d_short_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_short_param_0];
	ld.param.u64 	%rd4, [writing_1d_short_param_1];
	ld.param.u64 	%rd5, [writing_1d_short_param_2];
	ld.param.u64 	%rd6, [writing_1d_short_param_3];
	ld.param.u32 	%r9, [writing_1d_short_param_4];
	ld.param.u32 	%r10, [writing_1d_short_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB8_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r19, %f4;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r19, %r5;
	setp.ge.s32	%p3, %r4, %r19;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f8, 0f00000000;
	@!%p4 bra 	BB8_5;
	bra.uni 	BB8_2;

BB8_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB8_3:
	setp.ge.s32	%p5, %r4, %r19;
	setp.ge.s32	%p6, %r19, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r19, %r19, 0, %p7;
	@!%p7 bra 	BB8_3;
	bra.uni 	BB8_4;

BB8_4:
	cvt.rn.f32.s32	%f5, %r19;
	cvt.rn.f32.s32	%f6, %r6;
	sub.f32 	%f7, %f5, %f6;
	cvt.rzi.s32.f32	%r16, %f7;
	mul.wide.s32 	%rd9, %r16, 2;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.u16 	%rs1, [%rd10];
	cvt.rn.f32.s16	%f8, %rs1;

BB8_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	cvt.rzi.s32.f32	%r18, %f8;
	mul.wide.s32 	%rd12, %r17, 2;
	add.s64 	%rd13, %rd11, %rd12;
	st.global.u16 	[%rd13], %r18;

BB8_6:
	ret;
}

	// .globl	writing_1d_short2
.visible .entry writing_1d_short2(
	.param .u64 writing_1d_short2_param_0,
	.param .u64 writing_1d_short2_param_1,
	.param .u64 writing_1d_short2_param_2,
	.param .u64 writing_1d_short2_param_3,
	.param .u32 writing_1d_short2_param_4,
	.param .u32 writing_1d_short2_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_short2_param_0];
	ld.param.u64 	%rd4, [writing_1d_short2_param_1];
	ld.param.u64 	%rd5, [writing_1d_short2_param_2];
	ld.param.u64 	%rd6, [writing_1d_short2_param_3];
	ld.param.u32 	%r9, [writing_1d_short2_param_4];
	ld.param.u32 	%r10, [writing_1d_short2_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB9_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r20, %f7;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r20, %r5;
	setp.ge.s32	%p3, %r4, %r20;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f11, 0f00000000;
	mov.f32 	%f12, %f11;
	@!%p4 bra 	BB9_5;
	bra.uni 	BB9_2;

BB9_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB9_3:
	setp.ge.s32	%p5, %r4, %r20;
	setp.ge.s32	%p6, %r20, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r20, %r20, 0, %p7;
	@!%p7 bra 	BB9_3;
	bra.uni 	BB9_4;

BB9_4:
	cvt.rn.f32.s32	%f8, %r20;
	cvt.rn.f32.s32	%f9, %r6;
	sub.f32 	%f10, %f8, %f9;
	cvt.rzi.s32.f32	%r16, %f10;
	mul.wide.s32 	%rd9, %r16, 4;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.v2.u16 	{%rs1, %rs2}, [%rd10];
	cvt.rn.f32.s16	%f11, %rs1;
	cvt.rn.f32.s16	%f12, %rs2;

BB9_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	cvt.rzi.s32.f32	%r18, %f11;
	cvt.rzi.s32.f32	%r19, %f12;
	mul.wide.s32 	%rd12, %r17, 4;
	add.s64 	%rd13, %rd11, %rd12;
	cvt.u16.u32	%rs5, %r19;
	cvt.u16.u32	%rs6, %r18;
	st.global.v2.u16 	[%rd13], {%rs6, %rs5};

BB9_6:
	ret;
}

	// .globl	writing_1d_short3
.visible .entry writing_1d_short3(
	.param .u64 writing_1d_short3_param_0,
	.param .u64 writing_1d_short3_param_1,
	.param .u64 writing_1d_short3_param_2,
	.param .u64 writing_1d_short3_param_3,
	.param .u32 writing_1d_short3_param_4,
	.param .u32 writing_1d_short3_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<4>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_short3_param_0];
	ld.param.u64 	%rd4, [writing_1d_short3_param_1];
	ld.param.u64 	%rd5, [writing_1d_short3_param_2];
	ld.param.u64 	%rd6, [writing_1d_short3_param_3];
	ld.param.u32 	%r9, [writing_1d_short3_param_4];
	ld.param.u32 	%r10, [writing_1d_short3_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB10_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r21, %f10;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r21, %r5;
	setp.ge.s32	%p3, %r4, %r21;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f14, 0f00000000;
	mov.f32 	%f15, %f14;
	mov.f32 	%f16, %f14;
	@!%p4 bra 	BB10_5;
	bra.uni 	BB10_2;

BB10_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB10_3:
	setp.ge.s32	%p5, %r4, %r21;
	setp.ge.s32	%p6, %r21, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r21, %r21, 0, %p7;
	@!%p7 bra 	BB10_3;
	bra.uni 	BB10_4;

BB10_4:
	cvt.rn.f32.s32	%f11, %r21;
	cvt.rn.f32.s32	%f12, %r6;
	sub.f32 	%f13, %f11, %f12;
	cvt.rzi.s32.f32	%r16, %f13;
	mul.wide.s32 	%rd9, %r16, 6;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.u16 	%rs1, [%rd10+4];
	ld.global.u16 	%rs2, [%rd10+2];
	ld.global.u16 	%rs3, [%rd10];
	cvt.rn.f32.s16	%f14, %rs3;
	cvt.rn.f32.s16	%f15, %rs2;
	cvt.rn.f32.s16	%f16, %rs1;

BB10_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	cvt.rzi.s32.f32	%r18, %f14;
	cvt.rzi.s32.f32	%r19, %f15;
	cvt.rzi.s32.f32	%r20, %f16;
	mul.wide.s32 	%rd12, %r17, 6;
	add.s64 	%rd13, %rd11, %rd12;
	st.global.u16 	[%rd13], %r18;
	st.global.u16 	[%rd13+2], %r19;
	st.global.u16 	[%rd13+4], %r20;

BB10_6:
	ret;
}

	// .globl	writing_1d_short4
.visible .entry writing_1d_short4(
	.param .u64 writing_1d_short4_param_0,
	.param .u64 writing_1d_short4_param_1,
	.param .u64 writing_1d_short4_param_2,
	.param .u64 writing_1d_short4_param_3,
	.param .u32 writing_1d_short4_param_4,
	.param .u32 writing_1d_short4_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<13>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_short4_param_0];
	ld.param.u64 	%rd4, [writing_1d_short4_param_1];
	ld.param.u64 	%rd5, [writing_1d_short4_param_2];
	ld.param.u64 	%rd6, [writing_1d_short4_param_3];
	ld.param.u32 	%r9, [writing_1d_short4_param_4];
	ld.param.u32 	%r10, [writing_1d_short4_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB11_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r22, %f13;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r22, %r5;
	setp.ge.s32	%p3, %r4, %r22;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f17, 0f00000000;
	mov.f32 	%f18, %f17;
	mov.f32 	%f19, %f17;
	mov.f32 	%f20, %f17;
	@!%p4 bra 	BB11_5;
	bra.uni 	BB11_2;

BB11_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB11_3:
	setp.ge.s32	%p5, %r4, %r22;
	setp.ge.s32	%p6, %r22, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r22, %r22, 0, %p7;
	@!%p7 bra 	BB11_3;
	bra.uni 	BB11_4;

BB11_4:
	cvt.rn.f32.s32	%f14, %r22;
	cvt.rn.f32.s32	%f15, %r6;
	sub.f32 	%f16, %f14, %f15;
	cvt.rzi.s32.f32	%r16, %f16;
	mul.wide.s32 	%rd9, %r16, 8;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.v4.u16 	{%rs1, %rs2, %rs3, %rs4}, [%rd10];
	cvt.rn.f32.s16	%f17, %rs1;
	cvt.rn.f32.s16	%f18, %rs2;
	cvt.rn.f32.s16	%f19, %rs3;
	cvt.rn.f32.s16	%f20, %rs4;

BB11_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	cvt.rzi.s32.f32	%r18, %f17;
	cvt.rzi.s32.f32	%r19, %f18;
	cvt.rzi.s32.f32	%r20, %f19;
	cvt.rzi.s32.f32	%r21, %f20;
	mul.wide.s32 	%rd12, %r17, 8;
	add.s64 	%rd13, %rd11, %rd12;
	cvt.u16.u32	%rs9, %r21;
	cvt.u16.u32	%rs10, %r20;
	cvt.u16.u32	%rs11, %r19;
	cvt.u16.u32	%rs12, %r18;
	st.global.v4.u16 	[%rd13], {%rs12, %rs11, %rs10, %rs9};

BB11_6:
	ret;
}

	// .globl	writing_1d_ushort
.visible .entry writing_1d_ushort(
	.param .u64 writing_1d_ushort_param_0,
	.param .u64 writing_1d_ushort_param_1,
	.param .u64 writing_1d_ushort_param_2,
	.param .u64 writing_1d_ushort_param_3,
	.param .u32 writing_1d_ushort_param_4,
	.param .u32 writing_1d_ushort_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_ushort_param_0];
	ld.param.u64 	%rd4, [writing_1d_ushort_param_1];
	ld.param.u64 	%rd5, [writing_1d_ushort_param_2];
	ld.param.u64 	%rd6, [writing_1d_ushort_param_3];
	ld.param.u32 	%r9, [writing_1d_ushort_param_4];
	ld.param.u32 	%r10, [writing_1d_ushort_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB12_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r19, %f4;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r19, %r5;
	setp.ge.s32	%p3, %r4, %r19;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f8, 0f00000000;
	@!%p4 bra 	BB12_5;
	bra.uni 	BB12_2;

BB12_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB12_3:
	setp.ge.s32	%p5, %r4, %r19;
	setp.ge.s32	%p6, %r19, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r19, %r19, 0, %p7;
	@!%p7 bra 	BB12_3;
	bra.uni 	BB12_4;

BB12_4:
	cvt.rn.f32.s32	%f5, %r19;
	cvt.rn.f32.s32	%f6, %r6;
	sub.f32 	%f7, %f5, %f6;
	cvt.rzi.s32.f32	%r16, %f7;
	mul.wide.s32 	%rd9, %r16, 2;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.u16 	%rs1, [%rd10];
	cvt.rn.f32.u16	%f8, %rs1;

BB12_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	cvt.rzi.u32.f32	%r18, %f8;
	mul.wide.s32 	%rd12, %r17, 2;
	add.s64 	%rd13, %rd11, %rd12;
	st.global.u16 	[%rd13], %r18;

BB12_6:
	ret;
}

	// .globl	writing_1d_ushort2
.visible .entry writing_1d_ushort2(
	.param .u64 writing_1d_ushort2_param_0,
	.param .u64 writing_1d_ushort2_param_1,
	.param .u64 writing_1d_ushort2_param_2,
	.param .u64 writing_1d_ushort2_param_3,
	.param .u32 writing_1d_ushort2_param_4,
	.param .u32 writing_1d_ushort2_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_ushort2_param_0];
	ld.param.u64 	%rd4, [writing_1d_ushort2_param_1];
	ld.param.u64 	%rd5, [writing_1d_ushort2_param_2];
	ld.param.u64 	%rd6, [writing_1d_ushort2_param_3];
	ld.param.u32 	%r9, [writing_1d_ushort2_param_4];
	ld.param.u32 	%r10, [writing_1d_ushort2_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB13_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r20, %f7;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r20, %r5;
	setp.ge.s32	%p3, %r4, %r20;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f11, 0f00000000;
	mov.f32 	%f12, %f11;
	@!%p4 bra 	BB13_5;
	bra.uni 	BB13_2;

BB13_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB13_3:
	setp.ge.s32	%p5, %r4, %r20;
	setp.ge.s32	%p6, %r20, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r20, %r20, 0, %p7;
	@!%p7 bra 	BB13_3;
	bra.uni 	BB13_4;

BB13_4:
	cvt.rn.f32.s32	%f8, %r20;
	cvt.rn.f32.s32	%f9, %r6;
	sub.f32 	%f10, %f8, %f9;
	cvt.rzi.s32.f32	%r16, %f10;
	mul.wide.s32 	%rd9, %r16, 4;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.v2.u16 	{%rs1, %rs2}, [%rd10];
	cvt.rn.f32.u16	%f11, %rs1;
	cvt.rn.f32.u16	%f12, %rs2;

BB13_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	cvt.rzi.u32.f32	%r18, %f11;
	cvt.rzi.u32.f32	%r19, %f12;
	mul.wide.s32 	%rd12, %r17, 4;
	add.s64 	%rd13, %rd11, %rd12;
	cvt.u16.u32	%rs5, %r19;
	cvt.u16.u32	%rs6, %r18;
	st.global.v2.u16 	[%rd13], {%rs6, %rs5};

BB13_6:
	ret;
}

	// .globl	writing_1d_ushort3
.visible .entry writing_1d_ushort3(
	.param .u64 writing_1d_ushort3_param_0,
	.param .u64 writing_1d_ushort3_param_1,
	.param .u64 writing_1d_ushort3_param_2,
	.param .u64 writing_1d_ushort3_param_3,
	.param .u32 writing_1d_ushort3_param_4,
	.param .u32 writing_1d_ushort3_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<4>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_ushort3_param_0];
	ld.param.u64 	%rd4, [writing_1d_ushort3_param_1];
	ld.param.u64 	%rd5, [writing_1d_ushort3_param_2];
	ld.param.u64 	%rd6, [writing_1d_ushort3_param_3];
	ld.param.u32 	%r9, [writing_1d_ushort3_param_4];
	ld.param.u32 	%r10, [writing_1d_ushort3_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB14_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r21, %f10;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r21, %r5;
	setp.ge.s32	%p3, %r4, %r21;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f14, 0f00000000;
	mov.f32 	%f15, %f14;
	mov.f32 	%f16, %f14;
	@!%p4 bra 	BB14_5;
	bra.uni 	BB14_2;

BB14_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB14_3:
	setp.ge.s32	%p5, %r4, %r21;
	setp.ge.s32	%p6, %r21, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r21, %r21, 0, %p7;
	@!%p7 bra 	BB14_3;
	bra.uni 	BB14_4;

BB14_4:
	cvt.rn.f32.s32	%f11, %r21;
	cvt.rn.f32.s32	%f12, %r6;
	sub.f32 	%f13, %f11, %f12;
	cvt.rzi.s32.f32	%r16, %f13;
	mul.wide.s32 	%rd9, %r16, 6;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.u16 	%rs1, [%rd10+4];
	ld.global.u16 	%rs2, [%rd10+2];
	ld.global.u16 	%rs3, [%rd10];
	cvt.rn.f32.u16	%f14, %rs3;
	cvt.rn.f32.u16	%f15, %rs2;
	cvt.rn.f32.u16	%f16, %rs1;

BB14_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	cvt.rzi.u32.f32	%r18, %f14;
	cvt.rzi.u32.f32	%r19, %f15;
	cvt.rzi.u32.f32	%r20, %f16;
	mul.wide.s32 	%rd12, %r17, 6;
	add.s64 	%rd13, %rd11, %rd12;
	st.global.u16 	[%rd13], %r18;
	st.global.u16 	[%rd13+2], %r19;
	st.global.u16 	[%rd13+4], %r20;

BB14_6:
	ret;
}

	// .globl	writing_1d_ushort4
.visible .entry writing_1d_ushort4(
	.param .u64 writing_1d_ushort4_param_0,
	.param .u64 writing_1d_ushort4_param_1,
	.param .u64 writing_1d_ushort4_param_2,
	.param .u64 writing_1d_ushort4_param_3,
	.param .u32 writing_1d_ushort4_param_4,
	.param .u32 writing_1d_ushort4_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<13>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_ushort4_param_0];
	ld.param.u64 	%rd4, [writing_1d_ushort4_param_1];
	ld.param.u64 	%rd5, [writing_1d_ushort4_param_2];
	ld.param.u64 	%rd6, [writing_1d_ushort4_param_3];
	ld.param.u32 	%r9, [writing_1d_ushort4_param_4];
	ld.param.u32 	%r10, [writing_1d_ushort4_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB15_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r22, %f13;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r22, %r5;
	setp.ge.s32	%p3, %r4, %r22;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f17, 0f00000000;
	mov.f32 	%f18, %f17;
	mov.f32 	%f19, %f17;
	mov.f32 	%f20, %f17;
	@!%p4 bra 	BB15_5;
	bra.uni 	BB15_2;

BB15_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB15_3:
	setp.ge.s32	%p5, %r4, %r22;
	setp.ge.s32	%p6, %r22, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r22, %r22, 0, %p7;
	@!%p7 bra 	BB15_3;
	bra.uni 	BB15_4;

BB15_4:
	cvt.rn.f32.s32	%f14, %r22;
	cvt.rn.f32.s32	%f15, %r6;
	sub.f32 	%f16, %f14, %f15;
	cvt.rzi.s32.f32	%r16, %f16;
	mul.wide.s32 	%rd9, %r16, 8;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.v4.u16 	{%rs1, %rs2, %rs3, %rs4}, [%rd10];
	cvt.rn.f32.u16	%f17, %rs1;
	cvt.rn.f32.u16	%f18, %rs2;
	cvt.rn.f32.u16	%f19, %rs3;
	cvt.rn.f32.u16	%f20, %rs4;

BB15_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	cvt.rzi.u32.f32	%r18, %f17;
	cvt.rzi.u32.f32	%r19, %f18;
	cvt.rzi.u32.f32	%r20, %f19;
	cvt.rzi.u32.f32	%r21, %f20;
	mul.wide.s32 	%rd12, %r17, 8;
	add.s64 	%rd13, %rd11, %rd12;
	cvt.u16.u32	%rs9, %r21;
	cvt.u16.u32	%rs10, %r20;
	cvt.u16.u32	%rs11, %r19;
	cvt.u16.u32	%rs12, %r18;
	st.global.v4.u16 	[%rd13], {%rs12, %rs11, %rs10, %rs9};

BB15_6:
	ret;
}

	// .globl	writing_1d_int
.visible .entry writing_1d_int(
	.param .u64 writing_1d_int_param_0,
	.param .u64 writing_1d_int_param_1,
	.param .u64 writing_1d_int_param_2,
	.param .u64 writing_1d_int_param_3,
	.param .u32 writing_1d_int_param_4,
	.param .u32 writing_1d_int_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_int_param_0];
	ld.param.u64 	%rd4, [writing_1d_int_param_1];
	ld.param.u64 	%rd5, [writing_1d_int_param_2];
	ld.param.u64 	%rd6, [writing_1d_int_param_3];
	ld.param.u32 	%r9, [writing_1d_int_param_4];
	ld.param.u32 	%r10, [writing_1d_int_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB16_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r20, %f4;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r20, %r5;
	setp.ge.s32	%p3, %r4, %r20;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f8, 0f00000000;
	@!%p4 bra 	BB16_5;
	bra.uni 	BB16_2;

BB16_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB16_3:
	setp.ge.s32	%p5, %r4, %r20;
	setp.ge.s32	%p6, %r20, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r20, %r20, 0, %p7;
	@!%p7 bra 	BB16_3;
	bra.uni 	BB16_4;

BB16_4:
	cvt.rn.f32.s32	%f5, %r20;
	cvt.rn.f32.s32	%f6, %r6;
	sub.f32 	%f7, %f5, %f6;
	cvt.rzi.s32.f32	%r16, %f7;
	mul.wide.s32 	%rd9, %r16, 4;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.u32 	%r17, [%rd10];
	cvt.rn.f32.s32	%f8, %r17;

BB16_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r18, %r1, %r2;
	mul.wide.s32 	%rd12, %r18, 4;
	add.s64 	%rd13, %rd11, %rd12;
	cvt.rzi.s32.f32	%r19, %f8;
	st.global.u32 	[%rd13], %r19;

BB16_6:
	ret;
}

	// .globl	writing_1d_int2
.visible .entry writing_1d_int2(
	.param .u64 writing_1d_int2_param_0,
	.param .u64 writing_1d_int2_param_1,
	.param .u64 writing_1d_int2_param_2,
	.param .u64 writing_1d_int2_param_3,
	.param .u32 writing_1d_int2_param_4,
	.param .u32 writing_1d_int2_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_int2_param_0];
	ld.param.u64 	%rd4, [writing_1d_int2_param_1];
	ld.param.u64 	%rd5, [writing_1d_int2_param_2];
	ld.param.u64 	%rd6, [writing_1d_int2_param_3];
	ld.param.u32 	%r9, [writing_1d_int2_param_4];
	ld.param.u32 	%r10, [writing_1d_int2_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB17_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r24, %f7;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r24, %r5;
	setp.ge.s32	%p3, %r4, %r24;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f11, 0f00000000;
	mov.f32 	%f12, %f11;
	@!%p4 bra 	BB17_5;
	bra.uni 	BB17_2;

BB17_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB17_3:
	setp.ge.s32	%p5, %r4, %r24;
	setp.ge.s32	%p6, %r24, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r24, %r24, 0, %p7;
	@!%p7 bra 	BB17_3;
	bra.uni 	BB17_4;

BB17_4:
	cvt.rn.f32.s32	%f8, %r24;
	cvt.rn.f32.s32	%f9, %r6;
	sub.f32 	%f10, %f8, %f9;
	cvt.rzi.s32.f32	%r16, %f10;
	mul.wide.s32 	%rd9, %r16, 8;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.v2.u32 	{%r17, %r18}, [%rd10];
	cvt.rn.f32.s32	%f11, %r17;
	cvt.rn.f32.s32	%f12, %r18;

BB17_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r21, %r1, %r2;
	mul.wide.s32 	%rd12, %r21, 8;
	add.s64 	%rd13, %rd11, %rd12;
	cvt.rzi.s32.f32	%r22, %f12;
	cvt.rzi.s32.f32	%r23, %f11;
	st.global.v2.u32 	[%rd13], {%r23, %r22};

BB17_6:
	ret;
}

	// .globl	writing_1d_int3
.visible .entry writing_1d_int3(
	.param .u64 writing_1d_int3_param_0,
	.param .u64 writing_1d_int3_param_1,
	.param .u64 writing_1d_int3_param_2,
	.param .u64 writing_1d_int3_param_3,
	.param .u32 writing_1d_int3_param_4,
	.param .u32 writing_1d_int3_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_int3_param_0];
	ld.param.u64 	%rd4, [writing_1d_int3_param_1];
	ld.param.u64 	%rd5, [writing_1d_int3_param_2];
	ld.param.u64 	%rd6, [writing_1d_int3_param_3];
	ld.param.u32 	%r9, [writing_1d_int3_param_4];
	ld.param.u32 	%r10, [writing_1d_int3_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB18_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r24, %f10;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r24, %r5;
	setp.ge.s32	%p3, %r4, %r24;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f14, 0f00000000;
	mov.f32 	%f15, %f14;
	mov.f32 	%f16, %f14;
	@!%p4 bra 	BB18_5;
	bra.uni 	BB18_2;

BB18_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB18_3:
	setp.ge.s32	%p5, %r4, %r24;
	setp.ge.s32	%p6, %r24, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r24, %r24, 0, %p7;
	@!%p7 bra 	BB18_3;
	bra.uni 	BB18_4;

BB18_4:
	cvt.rn.f32.s32	%f11, %r24;
	cvt.rn.f32.s32	%f12, %r6;
	sub.f32 	%f13, %f11, %f12;
	cvt.rzi.s32.f32	%r16, %f13;
	mul.wide.s32 	%rd9, %r16, 12;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.u32 	%r17, [%rd10+8];
	ld.global.u32 	%r18, [%rd10+4];
	ld.global.u32 	%r19, [%rd10];
	cvt.rn.f32.s32	%f14, %r19;
	cvt.rn.f32.s32	%f15, %r18;
	cvt.rn.f32.s32	%f16, %r17;

BB18_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r20, %r1, %r2;
	mul.wide.s32 	%rd12, %r20, 12;
	add.s64 	%rd13, %rd11, %rd12;
	cvt.rzi.s32.f32	%r21, %f14;
	st.global.u32 	[%rd13], %r21;
	cvt.rzi.s32.f32	%r22, %f15;
	st.global.u32 	[%rd13+4], %r22;
	cvt.rzi.s32.f32	%r23, %f16;
	st.global.u32 	[%rd13+8], %r23;

BB18_6:
	ret;
}

	// .globl	writing_1d_int4
.visible .entry writing_1d_int4(
	.param .u64 writing_1d_int4_param_0,
	.param .u64 writing_1d_int4_param_1,
	.param .u64 writing_1d_int4_param_2,
	.param .u64 writing_1d_int4_param_3,
	.param .u32 writing_1d_int4_param_4,
	.param .u32 writing_1d_int4_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<31>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_int4_param_0];
	ld.param.u64 	%rd4, [writing_1d_int4_param_1];
	ld.param.u64 	%rd5, [writing_1d_int4_param_2];
	ld.param.u64 	%rd6, [writing_1d_int4_param_3];
	ld.param.u32 	%r9, [writing_1d_int4_param_4];
	ld.param.u32 	%r10, [writing_1d_int4_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB19_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r30, %f13;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r30, %r5;
	setp.ge.s32	%p3, %r4, %r30;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f17, 0f00000000;
	mov.f32 	%f18, %f17;
	mov.f32 	%f19, %f17;
	mov.f32 	%f20, %f17;
	@!%p4 bra 	BB19_5;
	bra.uni 	BB19_2;

BB19_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB19_3:
	setp.ge.s32	%p5, %r4, %r30;
	setp.ge.s32	%p6, %r30, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r30, %r30, 0, %p7;
	@!%p7 bra 	BB19_3;
	bra.uni 	BB19_4;

BB19_4:
	cvt.rn.f32.s32	%f14, %r30;
	cvt.rn.f32.s32	%f15, %r6;
	sub.f32 	%f16, %f14, %f15;
	cvt.rzi.s32.f32	%r16, %f16;
	mul.wide.s32 	%rd9, %r16, 16;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.v4.u32 	{%r17, %r18, %r19, %r20}, [%rd10];
	cvt.rn.f32.s32	%f17, %r17;
	cvt.rn.f32.s32	%f18, %r18;
	cvt.rn.f32.s32	%f19, %r19;
	cvt.rn.f32.s32	%f20, %r20;

BB19_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r25, %r1, %r2;
	mul.wide.s32 	%rd12, %r25, 16;
	add.s64 	%rd13, %rd11, %rd12;
	cvt.rzi.s32.f32	%r26, %f20;
	cvt.rzi.s32.f32	%r27, %f19;
	cvt.rzi.s32.f32	%r28, %f18;
	cvt.rzi.s32.f32	%r29, %f17;
	st.global.v4.u32 	[%rd13], {%r29, %r28, %r27, %r26};

BB19_6:
	ret;
}

	// .globl	writing_1d_uint
.visible .entry writing_1d_uint(
	.param .u64 writing_1d_uint_param_0,
	.param .u64 writing_1d_uint_param_1,
	.param .u64 writing_1d_uint_param_2,
	.param .u64 writing_1d_uint_param_3,
	.param .u32 writing_1d_uint_param_4,
	.param .u32 writing_1d_uint_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_uint_param_0];
	ld.param.u64 	%rd4, [writing_1d_uint_param_1];
	ld.param.u64 	%rd5, [writing_1d_uint_param_2];
	ld.param.u64 	%rd6, [writing_1d_uint_param_3];
	ld.param.u32 	%r9, [writing_1d_uint_param_4];
	ld.param.u32 	%r10, [writing_1d_uint_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB20_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r20, %f4;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r20, %r5;
	setp.ge.s32	%p3, %r4, %r20;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f8, 0f00000000;
	@!%p4 bra 	BB20_5;
	bra.uni 	BB20_2;

BB20_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB20_3:
	setp.ge.s32	%p5, %r4, %r20;
	setp.ge.s32	%p6, %r20, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r20, %r20, 0, %p7;
	@!%p7 bra 	BB20_3;
	bra.uni 	BB20_4;

BB20_4:
	cvt.rn.f32.s32	%f5, %r20;
	cvt.rn.f32.s32	%f6, %r6;
	sub.f32 	%f7, %f5, %f6;
	cvt.rzi.s32.f32	%r16, %f7;
	mul.wide.s32 	%rd9, %r16, 4;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.u32 	%r17, [%rd10];
	cvt.rn.f32.u32	%f8, %r17;

BB20_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r18, %r1, %r2;
	mul.wide.s32 	%rd12, %r18, 4;
	add.s64 	%rd13, %rd11, %rd12;
	cvt.rzi.u32.f32	%r19, %f8;
	st.global.u32 	[%rd13], %r19;

BB20_6:
	ret;
}

	// .globl	writing_1d_uint2
.visible .entry writing_1d_uint2(
	.param .u64 writing_1d_uint2_param_0,
	.param .u64 writing_1d_uint2_param_1,
	.param .u64 writing_1d_uint2_param_2,
	.param .u64 writing_1d_uint2_param_3,
	.param .u32 writing_1d_uint2_param_4,
	.param .u32 writing_1d_uint2_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_uint2_param_0];
	ld.param.u64 	%rd4, [writing_1d_uint2_param_1];
	ld.param.u64 	%rd5, [writing_1d_uint2_param_2];
	ld.param.u64 	%rd6, [writing_1d_uint2_param_3];
	ld.param.u32 	%r9, [writing_1d_uint2_param_4];
	ld.param.u32 	%r10, [writing_1d_uint2_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB21_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r24, %f7;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r24, %r5;
	setp.ge.s32	%p3, %r4, %r24;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f11, 0f00000000;
	mov.f32 	%f12, %f11;
	@!%p4 bra 	BB21_5;
	bra.uni 	BB21_2;

BB21_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB21_3:
	setp.ge.s32	%p5, %r4, %r24;
	setp.ge.s32	%p6, %r24, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r24, %r24, 0, %p7;
	@!%p7 bra 	BB21_3;
	bra.uni 	BB21_4;

BB21_4:
	cvt.rn.f32.s32	%f8, %r24;
	cvt.rn.f32.s32	%f9, %r6;
	sub.f32 	%f10, %f8, %f9;
	cvt.rzi.s32.f32	%r16, %f10;
	mul.wide.s32 	%rd9, %r16, 8;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.v2.u32 	{%r17, %r18}, [%rd10];
	cvt.rn.f32.u32	%f11, %r17;
	cvt.rn.f32.u32	%f12, %r18;

BB21_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r21, %r1, %r2;
	mul.wide.s32 	%rd12, %r21, 8;
	add.s64 	%rd13, %rd11, %rd12;
	cvt.rzi.u32.f32	%r22, %f12;
	cvt.rzi.u32.f32	%r23, %f11;
	st.global.v2.u32 	[%rd13], {%r23, %r22};

BB21_6:
	ret;
}

	// .globl	writing_1d_uint3
.visible .entry writing_1d_uint3(
	.param .u64 writing_1d_uint3_param_0,
	.param .u64 writing_1d_uint3_param_1,
	.param .u64 writing_1d_uint3_param_2,
	.param .u64 writing_1d_uint3_param_3,
	.param .u32 writing_1d_uint3_param_4,
	.param .u32 writing_1d_uint3_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_uint3_param_0];
	ld.param.u64 	%rd4, [writing_1d_uint3_param_1];
	ld.param.u64 	%rd5, [writing_1d_uint3_param_2];
	ld.param.u64 	%rd6, [writing_1d_uint3_param_3];
	ld.param.u32 	%r9, [writing_1d_uint3_param_4];
	ld.param.u32 	%r10, [writing_1d_uint3_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB22_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r24, %f10;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r24, %r5;
	setp.ge.s32	%p3, %r4, %r24;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f14, 0f00000000;
	mov.f32 	%f15, %f14;
	mov.f32 	%f16, %f14;
	@!%p4 bra 	BB22_5;
	bra.uni 	BB22_2;

BB22_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB22_3:
	setp.ge.s32	%p5, %r4, %r24;
	setp.ge.s32	%p6, %r24, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r24, %r24, 0, %p7;
	@!%p7 bra 	BB22_3;
	bra.uni 	BB22_4;

BB22_4:
	cvt.rn.f32.s32	%f11, %r24;
	cvt.rn.f32.s32	%f12, %r6;
	sub.f32 	%f13, %f11, %f12;
	cvt.rzi.s32.f32	%r16, %f13;
	mul.wide.s32 	%rd9, %r16, 12;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.u32 	%r17, [%rd10+8];
	ld.global.u32 	%r18, [%rd10+4];
	ld.global.u32 	%r19, [%rd10];
	cvt.rn.f32.u32	%f14, %r19;
	cvt.rn.f32.u32	%f15, %r18;
	cvt.rn.f32.u32	%f16, %r17;

BB22_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r20, %r1, %r2;
	mul.wide.s32 	%rd12, %r20, 12;
	add.s64 	%rd13, %rd11, %rd12;
	cvt.rzi.u32.f32	%r21, %f14;
	st.global.u32 	[%rd13], %r21;
	cvt.rzi.u32.f32	%r22, %f15;
	st.global.u32 	[%rd13+4], %r22;
	cvt.rzi.u32.f32	%r23, %f16;
	st.global.u32 	[%rd13+8], %r23;

BB22_6:
	ret;
}

	// .globl	writing_1d_uint4
.visible .entry writing_1d_uint4(
	.param .u64 writing_1d_uint4_param_0,
	.param .u64 writing_1d_uint4_param_1,
	.param .u64 writing_1d_uint4_param_2,
	.param .u64 writing_1d_uint4_param_3,
	.param .u32 writing_1d_uint4_param_4,
	.param .u32 writing_1d_uint4_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<31>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_uint4_param_0];
	ld.param.u64 	%rd4, [writing_1d_uint4_param_1];
	ld.param.u64 	%rd5, [writing_1d_uint4_param_2];
	ld.param.u64 	%rd6, [writing_1d_uint4_param_3];
	ld.param.u32 	%r9, [writing_1d_uint4_param_4];
	ld.param.u32 	%r10, [writing_1d_uint4_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB23_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r30, %f13;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r30, %r5;
	setp.ge.s32	%p3, %r4, %r30;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f17, 0f00000000;
	mov.f32 	%f18, %f17;
	mov.f32 	%f19, %f17;
	mov.f32 	%f20, %f17;
	@!%p4 bra 	BB23_5;
	bra.uni 	BB23_2;

BB23_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB23_3:
	setp.ge.s32	%p5, %r4, %r30;
	setp.ge.s32	%p6, %r30, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r30, %r30, 0, %p7;
	@!%p7 bra 	BB23_3;
	bra.uni 	BB23_4;

BB23_4:
	cvt.rn.f32.s32	%f14, %r30;
	cvt.rn.f32.s32	%f15, %r6;
	sub.f32 	%f16, %f14, %f15;
	cvt.rzi.s32.f32	%r16, %f16;
	mul.wide.s32 	%rd9, %r16, 16;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.v4.u32 	{%r17, %r18, %r19, %r20}, [%rd10];
	cvt.rn.f32.u32	%f17, %r17;
	cvt.rn.f32.u32	%f18, %r18;
	cvt.rn.f32.u32	%f19, %r19;
	cvt.rn.f32.u32	%f20, %r20;

BB23_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r25, %r1, %r2;
	mul.wide.s32 	%rd12, %r25, 16;
	add.s64 	%rd13, %rd11, %rd12;
	cvt.rzi.u32.f32	%r26, %f20;
	cvt.rzi.u32.f32	%r27, %f19;
	cvt.rzi.u32.f32	%r28, %f18;
	cvt.rzi.u32.f32	%r29, %f17;
	st.global.v4.u32 	[%rd13], {%r29, %r28, %r27, %r26};

BB23_6:
	ret;
}

	// .globl	writing_1d_float
.visible .entry writing_1d_float(
	.param .u64 writing_1d_float_param_0,
	.param .u64 writing_1d_float_param_1,
	.param .u64 writing_1d_float_param_2,
	.param .u64 writing_1d_float_param_3,
	.param .u32 writing_1d_float_param_4,
	.param .u32 writing_1d_float_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_float_param_0];
	ld.param.u64 	%rd4, [writing_1d_float_param_1];
	ld.param.u64 	%rd5, [writing_1d_float_param_2];
	ld.param.u64 	%rd6, [writing_1d_float_param_3];
	ld.param.u32 	%r9, [writing_1d_float_param_4];
	ld.param.u32 	%r10, [writing_1d_float_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB24_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r18, %f4;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r18, %r5;
	setp.ge.s32	%p3, %r4, %r18;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f8, 0f00000000;
	@!%p4 bra 	BB24_5;
	bra.uni 	BB24_2;

BB24_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB24_3:
	setp.ge.s32	%p5, %r4, %r18;
	setp.ge.s32	%p6, %r18, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r18, %r18, 0, %p7;
	@!%p7 bra 	BB24_3;
	bra.uni 	BB24_4;

BB24_4:
	cvt.rn.f32.s32	%f5, %r18;
	cvt.rn.f32.s32	%f6, %r6;
	sub.f32 	%f7, %f5, %f6;
	cvt.rzi.s32.f32	%r16, %f7;
	mul.wide.s32 	%rd9, %r16, 4;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.f32 	%f8, [%rd10];

BB24_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	mul.wide.s32 	%rd12, %r17, 4;
	add.s64 	%rd13, %rd11, %rd12;
	st.global.f32 	[%rd13], %f8;

BB24_6:
	ret;
}

	// .globl	writing_1d_float2
.visible .entry writing_1d_float2(
	.param .u64 writing_1d_float2_param_0,
	.param .u64 writing_1d_float2_param_1,
	.param .u64 writing_1d_float2_param_2,
	.param .u64 writing_1d_float2_param_3,
	.param .u32 writing_1d_float2_param_4,
	.param .u32 writing_1d_float2_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_float2_param_0];
	ld.param.u64 	%rd4, [writing_1d_float2_param_1];
	ld.param.u64 	%rd5, [writing_1d_float2_param_2];
	ld.param.u64 	%rd6, [writing_1d_float2_param_3];
	ld.param.u32 	%r9, [writing_1d_float2_param_4];
	ld.param.u32 	%r10, [writing_1d_float2_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB25_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r18, %f7;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r18, %r5;
	setp.ge.s32	%p3, %r4, %r18;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f13, 0f00000000;
	mov.f32 	%f14, %f13;
	@!%p4 bra 	BB25_5;
	bra.uni 	BB25_2;

BB25_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB25_3:
	setp.ge.s32	%p5, %r4, %r18;
	setp.ge.s32	%p6, %r18, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r18, %r18, 0, %p7;
	@!%p7 bra 	BB25_3;
	bra.uni 	BB25_4;

BB25_4:
	cvt.rn.f32.s32	%f8, %r18;
	cvt.rn.f32.s32	%f9, %r6;
	sub.f32 	%f10, %f8, %f9;
	cvt.rzi.s32.f32	%r16, %f10;
	mul.wide.s32 	%rd9, %r16, 8;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.v2.f32 	{%f13, %f14}, [%rd10];

BB25_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	mul.wide.s32 	%rd12, %r17, 8;
	add.s64 	%rd13, %rd11, %rd12;
	st.global.v2.f32 	[%rd13], {%f13, %f14};

BB25_6:
	ret;
}

	// .globl	writing_1d_float3
.visible .entry writing_1d_float3(
	.param .u64 writing_1d_float3_param_0,
	.param .u64 writing_1d_float3_param_1,
	.param .u64 writing_1d_float3_param_2,
	.param .u64 writing_1d_float3_param_3,
	.param .u32 writing_1d_float3_param_4,
	.param .u32 writing_1d_float3_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_float3_param_0];
	ld.param.u64 	%rd4, [writing_1d_float3_param_1];
	ld.param.u64 	%rd5, [writing_1d_float3_param_2];
	ld.param.u64 	%rd6, [writing_1d_float3_param_3];
	ld.param.u32 	%r9, [writing_1d_float3_param_4];
	ld.param.u32 	%r10, [writing_1d_float3_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB26_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r18, %f10;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r18, %r5;
	setp.ge.s32	%p3, %r4, %r18;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f14, 0f00000000;
	mov.f32 	%f15, %f14;
	mov.f32 	%f16, %f14;
	@!%p4 bra 	BB26_5;
	bra.uni 	BB26_2;

BB26_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB26_3:
	setp.ge.s32	%p5, %r4, %r18;
	setp.ge.s32	%p6, %r18, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r18, %r18, 0, %p7;
	@!%p7 bra 	BB26_3;
	bra.uni 	BB26_4;

BB26_4:
	cvt.rn.f32.s32	%f11, %r18;
	cvt.rn.f32.s32	%f12, %r6;
	sub.f32 	%f13, %f11, %f12;
	cvt.rzi.s32.f32	%r16, %f13;
	mul.wide.s32 	%rd9, %r16, 12;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.f32 	%f14, [%rd10];
	ld.global.f32 	%f15, [%rd10+4];
	ld.global.f32 	%f16, [%rd10+8];

BB26_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	mul.wide.s32 	%rd12, %r17, 12;
	add.s64 	%rd13, %rd11, %rd12;
	st.global.f32 	[%rd13], %f14;
	st.global.f32 	[%rd13+4], %f15;
	st.global.f32 	[%rd13+8], %f16;

BB26_6:
	ret;
}

	// .globl	writing_1d_float4
.visible .entry writing_1d_float4(
	.param .u64 writing_1d_float4_param_0,
	.param .u64 writing_1d_float4_param_1,
	.param .u64 writing_1d_float4_param_2,
	.param .u64 writing_1d_float4_param_3,
	.param .u32 writing_1d_float4_param_4,
	.param .u32 writing_1d_float4_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_float4_param_0];
	ld.param.u64 	%rd4, [writing_1d_float4_param_1];
	ld.param.u64 	%rd5, [writing_1d_float4_param_2];
	ld.param.u64 	%rd6, [writing_1d_float4_param_3];
	ld.param.u32 	%r9, [writing_1d_float4_param_4];
	ld.param.u32 	%r10, [writing_1d_float4_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB27_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r18, %f13;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r18, %r5;
	setp.ge.s32	%p3, %r4, %r18;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f21, 0f00000000;
	mov.f32 	%f22, %f21;
	mov.f32 	%f23, %f21;
	mov.f32 	%f24, %f21;
	@!%p4 bra 	BB27_5;
	bra.uni 	BB27_2;

BB27_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB27_3:
	setp.ge.s32	%p5, %r4, %r18;
	setp.ge.s32	%p6, %r18, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r18, %r18, 0, %p7;
	@!%p7 bra 	BB27_3;
	bra.uni 	BB27_4;

BB27_4:
	cvt.rn.f32.s32	%f14, %r18;
	cvt.rn.f32.s32	%f15, %r6;
	sub.f32 	%f16, %f14, %f15;
	cvt.rzi.s32.f32	%r16, %f16;
	mul.wide.s32 	%rd9, %r16, 16;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd10];

BB27_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	mul.wide.s32 	%rd12, %r17, 16;
	add.s64 	%rd13, %rd11, %rd12;
	st.global.v4.f32 	[%rd13], {%f21, %f22, %f23, %f24};

BB27_6:
	ret;
}

	// .globl	writing_1d_double
.visible .entry writing_1d_double(
	.param .u64 writing_1d_double_param_0,
	.param .u64 writing_1d_double_param_1,
	.param .u64 writing_1d_double_param_2,
	.param .u64 writing_1d_double_param_3,
	.param .u32 writing_1d_double_param_4,
	.param .u32 writing_1d_double_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<6>;
	.reg .b32 	%r<19>;
	.reg .f64 	%fd<6>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_double_param_0];
	ld.param.u64 	%rd4, [writing_1d_double_param_1];
	ld.param.u64 	%rd5, [writing_1d_double_param_2];
	ld.param.u64 	%rd6, [writing_1d_double_param_3];
	ld.param.u32 	%r9, [writing_1d_double_param_4];
	ld.param.u32 	%r10, [writing_1d_double_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB28_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f1, %r1;
	cvt.rzi.s32.f32	%r18, %f1;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r18, %r5;
	setp.ge.s32	%p3, %r4, %r18;
	and.pred  	%p4, %p3, %p2;
	mov.f64 	%fd5, 0d0000000000000000;
	@!%p4 bra 	BB28_5;
	bra.uni 	BB28_2;

BB28_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB28_3:
	setp.ge.s32	%p5, %r4, %r18;
	setp.ge.s32	%p6, %r18, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r18, %r18, 0, %p7;
	@!%p7 bra 	BB28_3;
	bra.uni 	BB28_4;

BB28_4:
	cvt.rn.f32.s32	%f2, %r18;
	cvt.rn.f32.s32	%f3, %r6;
	sub.f32 	%f4, %f2, %f3;
	cvt.rzi.s32.f32	%r16, %f4;
	mul.wide.s32 	%rd9, %r16, 8;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.f64 	%fd4, [%rd10];
	cvt.rn.f32.f64	%f5, %fd4;
	cvt.f64.f32	%fd5, %f5;

BB28_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	mul.wide.s32 	%rd12, %r17, 8;
	add.s64 	%rd13, %rd11, %rd12;
	st.global.f64 	[%rd13], %fd5;

BB28_6:
	ret;
}

	// .globl	writing_1d_double2
.visible .entry writing_1d_double2(
	.param .u64 writing_1d_double2_param_0,
	.param .u64 writing_1d_double2_param_1,
	.param .u64 writing_1d_double2_param_2,
	.param .u64 writing_1d_double2_param_3,
	.param .u32 writing_1d_double2_param_4,
	.param .u32 writing_1d_double2_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<19>;
	.reg .f64 	%fd<13>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_double2_param_0];
	ld.param.u64 	%rd4, [writing_1d_double2_param_1];
	ld.param.u64 	%rd5, [writing_1d_double2_param_2];
	ld.param.u64 	%rd6, [writing_1d_double2_param_3];
	ld.param.u32 	%r9, [writing_1d_double2_param_4];
	ld.param.u32 	%r10, [writing_1d_double2_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB29_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f1, %r1;
	cvt.rzi.s32.f32	%r18, %f1;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r18, %r5;
	setp.ge.s32	%p3, %r4, %r18;
	and.pred  	%p4, %p3, %p2;
	mov.f64 	%fd11, 0d0000000000000000;
	mov.f64 	%fd12, %fd11;
	@!%p4 bra 	BB29_5;
	bra.uni 	BB29_2;

BB29_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB29_3:
	setp.ge.s32	%p5, %r4, %r18;
	setp.ge.s32	%p6, %r18, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r18, %r18, 0, %p7;
	@!%p7 bra 	BB29_3;
	bra.uni 	BB29_4;

BB29_4:
	cvt.rn.f32.s32	%f2, %r18;
	cvt.rn.f32.s32	%f3, %r6;
	sub.f32 	%f4, %f2, %f3;
	cvt.rzi.s32.f32	%r16, %f4;
	mul.wide.s32 	%rd9, %r16, 16;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.v2.f64 	{%fd7, %fd8}, [%rd10];
	cvt.rn.f32.f64	%f5, %fd7;
	cvt.rn.f32.f64	%f6, %fd8;
	cvt.f64.f32	%fd11, %f5;
	cvt.f64.f32	%fd12, %f6;

BB29_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	mul.wide.s32 	%rd12, %r17, 16;
	add.s64 	%rd13, %rd11, %rd12;
	st.global.v2.f64 	[%rd13], {%fd11, %fd12};

BB29_6:
	ret;
}

	// .globl	writing_1d_double3
.visible .entry writing_1d_double3(
	.param .u64 writing_1d_double3_param_0,
	.param .u64 writing_1d_double3_param_1,
	.param .u64 writing_1d_double3_param_2,
	.param .u64 writing_1d_double3_param_3,
	.param .u32 writing_1d_double3_param_4,
	.param .u32 writing_1d_double3_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<19>;
	.reg .f64 	%fd<16>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_double3_param_0];
	ld.param.u64 	%rd4, [writing_1d_double3_param_1];
	ld.param.u64 	%rd5, [writing_1d_double3_param_2];
	ld.param.u64 	%rd6, [writing_1d_double3_param_3];
	ld.param.u32 	%r9, [writing_1d_double3_param_4];
	ld.param.u32 	%r10, [writing_1d_double3_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB30_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f1, %r1;
	cvt.rzi.s32.f32	%r18, %f1;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r18, %r5;
	setp.ge.s32	%p3, %r4, %r18;
	and.pred  	%p4, %p3, %p2;
	mov.f64 	%fd13, 0d0000000000000000;
	mov.f64 	%fd14, %fd13;
	mov.f64 	%fd15, %fd13;
	@!%p4 bra 	BB30_5;
	bra.uni 	BB30_2;

BB30_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB30_3:
	setp.ge.s32	%p5, %r4, %r18;
	setp.ge.s32	%p6, %r18, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r18, %r18, 0, %p7;
	@!%p7 bra 	BB30_3;
	bra.uni 	BB30_4;

BB30_4:
	cvt.rn.f32.s32	%f2, %r18;
	cvt.rn.f32.s32	%f3, %r6;
	sub.f32 	%f4, %f2, %f3;
	cvt.rzi.s32.f32	%r16, %f4;
	mul.wide.s32 	%rd9, %r16, 24;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.f64 	%fd10, [%rd10+16];
	ld.global.f64 	%fd11, [%rd10+8];
	ld.global.f64 	%fd12, [%rd10];
	cvt.rn.f32.f64	%f5, %fd12;
	cvt.rn.f32.f64	%f6, %fd11;
	cvt.rn.f32.f64	%f7, %fd10;
	cvt.f64.f32	%fd13, %f5;
	cvt.f64.f32	%fd14, %f6;
	cvt.f64.f32	%fd15, %f7;

BB30_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	mul.wide.s32 	%rd12, %r17, 24;
	add.s64 	%rd13, %rd11, %rd12;
	st.global.f64 	[%rd13], %fd13;
	st.global.f64 	[%rd13+8], %fd14;
	st.global.f64 	[%rd13+16], %fd15;

BB30_6:
	ret;
}

	// .globl	writing_1d_double4
.visible .entry writing_1d_double4(
	.param .u64 writing_1d_double4_param_0,
	.param .u64 writing_1d_double4_param_1,
	.param .u64 writing_1d_double4_param_2,
	.param .u64 writing_1d_double4_param_3,
	.param .u32 writing_1d_double4_param_4,
	.param .u32 writing_1d_double4_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<19>;
	.reg .f64 	%fd<25>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [writing_1d_double4_param_0];
	ld.param.u64 	%rd4, [writing_1d_double4_param_1];
	ld.param.u64 	%rd5, [writing_1d_double4_param_2];
	ld.param.u64 	%rd6, [writing_1d_double4_param_3];
	ld.param.u32 	%r9, [writing_1d_double4_param_4];
	ld.param.u32 	%r10, [writing_1d_double4_param_5];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, %r9;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	setp.ge.s32	%p1, %r1, %r10;
	@%p1 bra 	BB31_6;

	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	ld.global.u32 	%r2, [%rd8+64];
	add.s64 	%rd1, %rd7, 32;
	cvt.rn.f32.s32	%f1, %r1;
	cvt.rzi.s32.f32	%r18, %f1;
	ld.global.u32 	%r15, [%rd7+48];
	add.s32 	%r4, %r15, -1;
	ld.global.u32 	%r5, [%rd7+32];
	setp.ge.s32	%p2, %r18, %r5;
	setp.ge.s32	%p3, %r4, %r18;
	and.pred  	%p4, %p3, %p2;
	mov.f64 	%fd21, 0d0000000000000000;
	mov.f64 	%fd22, %fd21;
	mov.f64 	%fd23, %fd21;
	mov.f64 	%fd24, %fd21;
	@!%p4 bra 	BB31_5;
	bra.uni 	BB31_2;

BB31_2:
	cvta.to.global.u64 	%rd2, %rd5;
	ld.global.u32 	%r6, [%rd1+32];

BB31_3:
	setp.ge.s32	%p5, %r4, %r18;
	setp.ge.s32	%p6, %r18, %r5;
	and.pred  	%p7, %p6, %p5;
	selp.b32	%r18, %r18, 0, %p7;
	@!%p7 bra 	BB31_3;
	bra.uni 	BB31_4;

BB31_4:
	cvt.rn.f32.s32	%f2, %r18;
	cvt.rn.f32.s32	%f3, %r6;
	sub.f32 	%f4, %f2, %f3;
	cvt.rzi.s32.f32	%r16, %f4;
	mul.wide.s32 	%rd9, %r16, 32;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.v2.f64 	{%fd13, %fd14}, [%rd10+16];
	ld.global.v2.f64 	{%fd17, %fd18}, [%rd10];
	cvt.rn.f32.f64	%f5, %fd17;
	cvt.rn.f32.f64	%f6, %fd18;
	cvt.rn.f32.f64	%f7, %fd13;
	cvt.rn.f32.f64	%f8, %fd14;
	cvt.f64.f32	%fd21, %f5;
	cvt.f64.f32	%fd22, %f6;
	cvt.f64.f32	%fd23, %f7;
	cvt.f64.f32	%fd24, %f8;

BB31_5:
	cvta.to.global.u64 	%rd11, %rd3;
	sub.s32 	%r17, %r1, %r2;
	mul.wide.s32 	%rd12, %r17, 32;
	add.s64 	%rd13, %rd11, %rd12;
	st.global.v2.f64 	[%rd13], {%fd21, %fd22};
	st.global.v2.f64 	[%rd13+16], {%fd23, %fd24};

BB31_6:
	ret;
}

	// .globl	writing_2d_char
.visible .entry writing_2d_char(
	.param .u64 writing_2d_char_param_0,
	.param .u64 writing_2d_char_param_1,
	.param .u64 writing_2d_char_param_2,
	.param .u64 writing_2d_char_param_3,
	.param .u32 writing_2d_char_param_4,
	.param .u32 writing_2d_char_param_5,
	.param .u32 writing_2d_char_param_6,
	.param .u32 writing_2d_char_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<60>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_char_param_0];
	ld.param.u64 	%rd3, [writing_2d_char_param_1];
	ld.param.u64 	%rd4, [writing_2d_char_param_2];
	ld.param.u64 	%rd5, [writing_2d_char_param_3];
	ld.param.u32 	%r19, [writing_2d_char_param_4];
	ld.param.u32 	%r20, [writing_2d_char_param_5];
	ld.param.u32 	%r21, [writing_2d_char_param_6];
	ld.param.u32 	%r22, [writing_2d_char_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB32_8;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r58, %f4;
	cvt.rn.f32.s32	%f5, %r2;
	cvt.rzi.s32.f32	%r59, %f5;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r58;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r58, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r59;
	setp.lt.s32	%p7, %r59, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f7, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB32_7;

	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB32_3:
	setp.ge.s32	%p9, %r6, %r58;
	setp.ge.s32	%p10, %r58, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r58, %r58, 0, %p11;
	@!%p11 bra 	BB32_3;
	bra.uni 	BB32_4;

BB32_4:
	setp.ge.s32	%p12, %r8, %r59;
	setp.ge.s32	%p13, %r59, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r59, %r59, 0, %p14;
	@!%p14 bra 	BB32_4;
	bra.uni 	BB32_5;

BB32_5:
	setp.lt.s32	%p15, %r58, %r52;
	setp.ge.s32	%p16, %r58, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r59, %r51;
	setp.lt.s32	%p19, %r59, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	@!%p21 bra 	BB32_7;
	bra.uni 	BB32_6;

BB32_6:
	sub.s32 	%r54, %r58, %r50;
	sub.s32 	%r55, %r59, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	cvt.s64.s32	%rd8, %r56;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.s8 	%rs1, [%rd9];
	cvt.rn.f64.s16	%fd1, %rs1;
	cvt.rn.f32.f64	%f7, %fd1;

BB32_7:
	cvt.rzi.s32.f32	%r57, %f7;
	cvta.to.global.u64 	%rd10, %rd2;
	cvt.s64.s32	%rd11, %r3;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u8 	[%rd12], %r57;

BB32_8:
	ret;
}

	// .globl	writing_2d_char2
.visible .entry writing_2d_char2(
	.param .u64 writing_2d_char2_param_0,
	.param .u64 writing_2d_char2_param_1,
	.param .u64 writing_2d_char2_param_2,
	.param .u64 writing_2d_char2_param_3,
	.param .u32 writing_2d_char2_param_4,
	.param .u32 writing_2d_char2_param_5,
	.param .u32 writing_2d_char2_param_6,
	.param .u32 writing_2d_char2_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<61>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_char2_param_0];
	ld.param.u64 	%rd3, [writing_2d_char2_param_1];
	ld.param.u64 	%rd4, [writing_2d_char2_param_2];
	ld.param.u64 	%rd5, [writing_2d_char2_param_3];
	ld.param.u32 	%r19, [writing_2d_char2_param_4];
	ld.param.u32 	%r20, [writing_2d_char2_param_5];
	ld.param.u32 	%r21, [writing_2d_char2_param_6];
	ld.param.u32 	%r22, [writing_2d_char2_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB33_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r59, %f7;
	cvt.rn.f32.s32	%f8, %r2;
	cvt.rzi.s32.f32	%r60, %f8;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r59;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r59, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r60;
	setp.lt.s32	%p7, %r60, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f11, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB33_2;
	bra.uni 	BB33_3;

BB33_2:
	mov.f32 	%f12, %f11;
	bra.uni 	BB33_8;

BB33_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB33_4:
	setp.ge.s32	%p9, %r6, %r59;
	setp.ge.s32	%p10, %r59, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r59, %r59, 0, %p11;
	@!%p11 bra 	BB33_4;
	bra.uni 	BB33_5;

BB33_5:
	setp.ge.s32	%p12, %r8, %r60;
	setp.ge.s32	%p13, %r60, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r60, %r60, 0, %p14;
	@!%p14 bra 	BB33_5;
	bra.uni 	BB33_6;

BB33_6:
	setp.lt.s32	%p15, %r59, %r52;
	setp.ge.s32	%p16, %r59, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r60, %r51;
	setp.lt.s32	%p19, %r60, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f12, %f11;
	@!%p21 bra 	BB33_8;
	bra.uni 	BB33_7;

BB33_7:
	sub.s32 	%r54, %r59, %r50;
	sub.s32 	%r55, %r60, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 2;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.u8 	{%rs1, %rs2}, [%rd9];
	cvt.s16.s8 	%rs4, %rs2;
	cvt.s16.s8 	%rs6, %rs1;
	cvt.rn.f32.s16	%f11, %rs6;
	cvt.rn.f32.s16	%f12, %rs4;

BB33_8:
	cvt.rzi.s32.f32	%r57, %f11;
	cvt.rzi.s32.f32	%r58, %f12;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 2;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.u16.u32	%rs7, %r58;
	cvt.u16.u32	%rs8, %r57;
	st.global.v2.u8 	[%rd12], {%rs8, %rs7};

BB33_9:
	ret;
}

	// .globl	writing_2d_char3
.visible .entry writing_2d_char3(
	.param .u64 writing_2d_char3_param_0,
	.param .u64 writing_2d_char3_param_1,
	.param .u64 writing_2d_char3_param_2,
	.param .u64 writing_2d_char3_param_3,
	.param .u32 writing_2d_char3_param_4,
	.param .u32 writing_2d_char3_param_5,
	.param .u32 writing_2d_char3_param_6,
	.param .u32 writing_2d_char3_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<4>;
	.reg .f32 	%f<18>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_char3_param_0];
	ld.param.u64 	%rd3, [writing_2d_char3_param_1];
	ld.param.u64 	%rd4, [writing_2d_char3_param_2];
	ld.param.u64 	%rd5, [writing_2d_char3_param_3];
	ld.param.u32 	%r19, [writing_2d_char3_param_4];
	ld.param.u32 	%r20, [writing_2d_char3_param_5];
	ld.param.u32 	%r21, [writing_2d_char3_param_6];
	ld.param.u32 	%r22, [writing_2d_char3_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB34_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r60, %f10;
	cvt.rn.f32.s32	%f11, %r2;
	cvt.rzi.s32.f32	%r61, %f11;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r60;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r60, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r61;
	setp.lt.s32	%p7, %r61, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f15, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB34_2;
	bra.uni 	BB34_3;

BB34_2:
	mov.f32 	%f16, %f15;
	mov.f32 	%f17, %f15;
	bra.uni 	BB34_8;

BB34_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB34_4:
	setp.ge.s32	%p9, %r6, %r60;
	setp.ge.s32	%p10, %r60, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r60, %r60, 0, %p11;
	@!%p11 bra 	BB34_4;
	bra.uni 	BB34_5;

BB34_5:
	setp.ge.s32	%p12, %r8, %r61;
	setp.ge.s32	%p13, %r61, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r61, %r61, 0, %p14;
	@!%p14 bra 	BB34_5;
	bra.uni 	BB34_6;

BB34_6:
	setp.lt.s32	%p15, %r60, %r52;
	setp.ge.s32	%p16, %r60, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r61, %r51;
	setp.lt.s32	%p19, %r61, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f16, %f15;
	mov.f32 	%f17, %f15;
	@!%p21 bra 	BB34_8;
	bra.uni 	BB34_7;

BB34_7:
	sub.s32 	%r54, %r60, %r50;
	sub.s32 	%r55, %r61, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 3;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.s8 	%rs1, [%rd9+2];
	ld.global.s8 	%rs2, [%rd9+1];
	ld.global.s8 	%rs3, [%rd9];
	cvt.rn.f32.s16	%f15, %rs3;
	cvt.rn.f32.s16	%f16, %rs2;
	cvt.rn.f32.s16	%f17, %rs1;

BB34_8:
	cvt.rzi.s32.f32	%r57, %f15;
	cvt.rzi.s32.f32	%r58, %f16;
	cvt.rzi.s32.f32	%r59, %f17;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 3;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u8 	[%rd12], %r57;
	st.global.u8 	[%rd12+1], %r58;
	st.global.u8 	[%rd12+2], %r59;

BB34_9:
	ret;
}

	// .globl	writing_2d_char4
.visible .entry writing_2d_char4(
	.param .u64 writing_2d_char4_param_0,
	.param .u64 writing_2d_char4_param_1,
	.param .u64 writing_2d_char4_param_2,
	.param .u64 writing_2d_char4_param_3,
	.param .u32 writing_2d_char4_param_4,
	.param .u32 writing_2d_char4_param_5,
	.param .u32 writing_2d_char4_param_6,
	.param .u32 writing_2d_char4_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<17>;
	.reg .f32 	%f<23>;
	.reg .b32 	%r<63>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_char4_param_0];
	ld.param.u64 	%rd3, [writing_2d_char4_param_1];
	ld.param.u64 	%rd4, [writing_2d_char4_param_2];
	ld.param.u64 	%rd5, [writing_2d_char4_param_3];
	ld.param.u32 	%r19, [writing_2d_char4_param_4];
	ld.param.u32 	%r20, [writing_2d_char4_param_5];
	ld.param.u32 	%r21, [writing_2d_char4_param_6];
	ld.param.u32 	%r22, [writing_2d_char4_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB35_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r61, %f13;
	cvt.rn.f32.s32	%f14, %r2;
	cvt.rzi.s32.f32	%r62, %f14;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r61;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r61, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r62;
	setp.lt.s32	%p7, %r62, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f19, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB35_2;
	bra.uni 	BB35_3;

BB35_2:
	mov.f32 	%f20, %f19;
	mov.f32 	%f21, %f19;
	mov.f32 	%f22, %f19;
	bra.uni 	BB35_8;

BB35_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB35_4:
	setp.ge.s32	%p9, %r6, %r61;
	setp.ge.s32	%p10, %r61, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r61, %r61, 0, %p11;
	@!%p11 bra 	BB35_4;
	bra.uni 	BB35_5;

BB35_5:
	setp.ge.s32	%p12, %r8, %r62;
	setp.ge.s32	%p13, %r62, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r62, %r62, 0, %p14;
	@!%p14 bra 	BB35_5;
	bra.uni 	BB35_6;

BB35_6:
	setp.lt.s32	%p15, %r61, %r52;
	setp.ge.s32	%p16, %r61, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r62, %r51;
	setp.lt.s32	%p19, %r62, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f20, %f19;
	mov.f32 	%f21, %f19;
	mov.f32 	%f22, %f19;
	@!%p21 bra 	BB35_8;
	bra.uni 	BB35_7;

BB35_7:
	sub.s32 	%r54, %r61, %r50;
	sub.s32 	%r55, %r62, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v4.u8 	{%rs1, %rs2, %rs3, %rs4}, [%rd9];
	cvt.s16.s8 	%rs6, %rs4;
	cvt.s16.s8 	%rs8, %rs3;
	cvt.s16.s8 	%rs10, %rs2;
	cvt.s16.s8 	%rs12, %rs1;
	cvt.rn.f32.s16	%f19, %rs12;
	cvt.rn.f32.s16	%f20, %rs10;
	cvt.rn.f32.s16	%f21, %rs8;
	cvt.rn.f32.s16	%f22, %rs6;

BB35_8:
	cvt.rzi.s32.f32	%r57, %f19;
	cvt.rzi.s32.f32	%r58, %f20;
	cvt.rzi.s32.f32	%r59, %f21;
	cvt.rzi.s32.f32	%r60, %f22;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 4;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.u16.u32	%rs13, %r60;
	cvt.u16.u32	%rs14, %r59;
	cvt.u16.u32	%rs15, %r58;
	cvt.u16.u32	%rs16, %r57;
	st.global.v4.u8 	[%rd12], {%rs16, %rs15, %rs14, %rs13};

BB35_9:
	ret;
}

	// .globl	writing_2d_uchar
.visible .entry writing_2d_uchar(
	.param .u64 writing_2d_uchar_param_0,
	.param .u64 writing_2d_uchar_param_1,
	.param .u64 writing_2d_uchar_param_2,
	.param .u64 writing_2d_uchar_param_3,
	.param .u32 writing_2d_uchar_param_4,
	.param .u32 writing_2d_uchar_param_5,
	.param .u32 writing_2d_uchar_param_6,
	.param .u32 writing_2d_uchar_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<60>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_uchar_param_0];
	ld.param.u64 	%rd3, [writing_2d_uchar_param_1];
	ld.param.u64 	%rd4, [writing_2d_uchar_param_2];
	ld.param.u64 	%rd5, [writing_2d_uchar_param_3];
	ld.param.u32 	%r19, [writing_2d_uchar_param_4];
	ld.param.u32 	%r20, [writing_2d_uchar_param_5];
	ld.param.u32 	%r21, [writing_2d_uchar_param_6];
	ld.param.u32 	%r22, [writing_2d_uchar_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB36_8;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r58, %f4;
	cvt.rn.f32.s32	%f5, %r2;
	cvt.rzi.s32.f32	%r59, %f5;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r58;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r58, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r59;
	setp.lt.s32	%p7, %r59, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f7, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB36_7;

	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB36_3:
	setp.ge.s32	%p9, %r6, %r58;
	setp.ge.s32	%p10, %r58, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r58, %r58, 0, %p11;
	@!%p11 bra 	BB36_3;
	bra.uni 	BB36_4;

BB36_4:
	setp.ge.s32	%p12, %r8, %r59;
	setp.ge.s32	%p13, %r59, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r59, %r59, 0, %p14;
	@!%p14 bra 	BB36_4;
	bra.uni 	BB36_5;

BB36_5:
	setp.lt.s32	%p15, %r58, %r52;
	setp.ge.s32	%p16, %r58, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r59, %r51;
	setp.lt.s32	%p19, %r59, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	@!%p21 bra 	BB36_7;
	bra.uni 	BB36_6;

BB36_6:
	sub.s32 	%r54, %r58, %r50;
	sub.s32 	%r55, %r59, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	cvt.s64.s32	%rd8, %r56;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u8 	%rs1, [%rd9];
	cvt.rn.f64.u16	%fd1, %rs1;
	cvt.rn.f32.f64	%f7, %fd1;

BB36_7:
	cvt.rzi.u32.f32	%r57, %f7;
	cvta.to.global.u64 	%rd10, %rd2;
	cvt.s64.s32	%rd11, %r3;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u8 	[%rd12], %r57;

BB36_8:
	ret;
}

	// .globl	writing_2d_uchar2
.visible .entry writing_2d_uchar2(
	.param .u64 writing_2d_uchar2_param_0,
	.param .u64 writing_2d_uchar2_param_1,
	.param .u64 writing_2d_uchar2_param_2,
	.param .u64 writing_2d_uchar2_param_3,
	.param .u32 writing_2d_uchar2_param_4,
	.param .u32 writing_2d_uchar2_param_5,
	.param .u32 writing_2d_uchar2_param_6,
	.param .u32 writing_2d_uchar2_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<61>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_uchar2_param_0];
	ld.param.u64 	%rd3, [writing_2d_uchar2_param_1];
	ld.param.u64 	%rd4, [writing_2d_uchar2_param_2];
	ld.param.u64 	%rd5, [writing_2d_uchar2_param_3];
	ld.param.u32 	%r19, [writing_2d_uchar2_param_4];
	ld.param.u32 	%r20, [writing_2d_uchar2_param_5];
	ld.param.u32 	%r21, [writing_2d_uchar2_param_6];
	ld.param.u32 	%r22, [writing_2d_uchar2_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB37_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r59, %f7;
	cvt.rn.f32.s32	%f8, %r2;
	cvt.rzi.s32.f32	%r60, %f8;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r59;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r59, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r60;
	setp.lt.s32	%p7, %r60, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f11, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB37_2;
	bra.uni 	BB37_3;

BB37_2:
	mov.f32 	%f12, %f11;
	bra.uni 	BB37_8;

BB37_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB37_4:
	setp.ge.s32	%p9, %r6, %r59;
	setp.ge.s32	%p10, %r59, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r59, %r59, 0, %p11;
	@!%p11 bra 	BB37_4;
	bra.uni 	BB37_5;

BB37_5:
	setp.ge.s32	%p12, %r8, %r60;
	setp.ge.s32	%p13, %r60, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r60, %r60, 0, %p14;
	@!%p14 bra 	BB37_5;
	bra.uni 	BB37_6;

BB37_6:
	setp.lt.s32	%p15, %r59, %r52;
	setp.ge.s32	%p16, %r59, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r60, %r51;
	setp.lt.s32	%p19, %r60, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f12, %f11;
	@!%p21 bra 	BB37_8;
	bra.uni 	BB37_7;

BB37_7:
	sub.s32 	%r54, %r59, %r50;
	sub.s32 	%r55, %r60, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 2;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.u8 	{%rs1, %rs2}, [%rd9];
	cvt.rn.f32.u16	%f11, %rs1;
	cvt.rn.f32.u16	%f12, %rs2;

BB37_8:
	cvt.rzi.u32.f32	%r57, %f11;
	cvt.rzi.u32.f32	%r58, %f12;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 2;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.u16.u32	%rs3, %r58;
	cvt.u16.u32	%rs4, %r57;
	st.global.v2.u8 	[%rd12], {%rs4, %rs3};

BB37_9:
	ret;
}

	// .globl	writing_2d_uchar3
.visible .entry writing_2d_uchar3(
	.param .u64 writing_2d_uchar3_param_0,
	.param .u64 writing_2d_uchar3_param_1,
	.param .u64 writing_2d_uchar3_param_2,
	.param .u64 writing_2d_uchar3_param_3,
	.param .u32 writing_2d_uchar3_param_4,
	.param .u32 writing_2d_uchar3_param_5,
	.param .u32 writing_2d_uchar3_param_6,
	.param .u32 writing_2d_uchar3_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<4>;
	.reg .f32 	%f<18>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_uchar3_param_0];
	ld.param.u64 	%rd3, [writing_2d_uchar3_param_1];
	ld.param.u64 	%rd4, [writing_2d_uchar3_param_2];
	ld.param.u64 	%rd5, [writing_2d_uchar3_param_3];
	ld.param.u32 	%r19, [writing_2d_uchar3_param_4];
	ld.param.u32 	%r20, [writing_2d_uchar3_param_5];
	ld.param.u32 	%r21, [writing_2d_uchar3_param_6];
	ld.param.u32 	%r22, [writing_2d_uchar3_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB38_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r60, %f10;
	cvt.rn.f32.s32	%f11, %r2;
	cvt.rzi.s32.f32	%r61, %f11;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r60;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r60, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r61;
	setp.lt.s32	%p7, %r61, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f15, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB38_2;
	bra.uni 	BB38_3;

BB38_2:
	mov.f32 	%f16, %f15;
	mov.f32 	%f17, %f15;
	bra.uni 	BB38_8;

BB38_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB38_4:
	setp.ge.s32	%p9, %r6, %r60;
	setp.ge.s32	%p10, %r60, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r60, %r60, 0, %p11;
	@!%p11 bra 	BB38_4;
	bra.uni 	BB38_5;

BB38_5:
	setp.ge.s32	%p12, %r8, %r61;
	setp.ge.s32	%p13, %r61, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r61, %r61, 0, %p14;
	@!%p14 bra 	BB38_5;
	bra.uni 	BB38_6;

BB38_6:
	setp.lt.s32	%p15, %r60, %r52;
	setp.ge.s32	%p16, %r60, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r61, %r51;
	setp.lt.s32	%p19, %r61, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f16, %f15;
	mov.f32 	%f17, %f15;
	@!%p21 bra 	BB38_8;
	bra.uni 	BB38_7;

BB38_7:
	sub.s32 	%r54, %r60, %r50;
	sub.s32 	%r55, %r61, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 3;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u8 	%rs1, [%rd9+2];
	ld.global.u8 	%rs2, [%rd9+1];
	ld.global.u8 	%rs3, [%rd9];
	cvt.rn.f32.u16	%f15, %rs3;
	cvt.rn.f32.u16	%f16, %rs2;
	cvt.rn.f32.u16	%f17, %rs1;

BB38_8:
	cvt.rzi.u32.f32	%r57, %f15;
	cvt.rzi.u32.f32	%r58, %f16;
	cvt.rzi.u32.f32	%r59, %f17;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 3;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u8 	[%rd12], %r57;
	st.global.u8 	[%rd12+1], %r58;
	st.global.u8 	[%rd12+2], %r59;

BB38_9:
	ret;
}

	// .globl	writing_2d_uchar4
.visible .entry writing_2d_uchar4(
	.param .u64 writing_2d_uchar4_param_0,
	.param .u64 writing_2d_uchar4_param_1,
	.param .u64 writing_2d_uchar4_param_2,
	.param .u64 writing_2d_uchar4_param_3,
	.param .u32 writing_2d_uchar4_param_4,
	.param .u32 writing_2d_uchar4_param_5,
	.param .u32 writing_2d_uchar4_param_6,
	.param .u32 writing_2d_uchar4_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<23>;
	.reg .b32 	%r<63>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_uchar4_param_0];
	ld.param.u64 	%rd3, [writing_2d_uchar4_param_1];
	ld.param.u64 	%rd4, [writing_2d_uchar4_param_2];
	ld.param.u64 	%rd5, [writing_2d_uchar4_param_3];
	ld.param.u32 	%r19, [writing_2d_uchar4_param_4];
	ld.param.u32 	%r20, [writing_2d_uchar4_param_5];
	ld.param.u32 	%r21, [writing_2d_uchar4_param_6];
	ld.param.u32 	%r22, [writing_2d_uchar4_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB39_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r61, %f13;
	cvt.rn.f32.s32	%f14, %r2;
	cvt.rzi.s32.f32	%r62, %f14;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r61;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r61, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r62;
	setp.lt.s32	%p7, %r62, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f19, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB39_2;
	bra.uni 	BB39_3;

BB39_2:
	mov.f32 	%f20, %f19;
	mov.f32 	%f21, %f19;
	mov.f32 	%f22, %f19;
	bra.uni 	BB39_8;

BB39_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB39_4:
	setp.ge.s32	%p9, %r6, %r61;
	setp.ge.s32	%p10, %r61, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r61, %r61, 0, %p11;
	@!%p11 bra 	BB39_4;
	bra.uni 	BB39_5;

BB39_5:
	setp.ge.s32	%p12, %r8, %r62;
	setp.ge.s32	%p13, %r62, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r62, %r62, 0, %p14;
	@!%p14 bra 	BB39_5;
	bra.uni 	BB39_6;

BB39_6:
	setp.lt.s32	%p15, %r61, %r52;
	setp.ge.s32	%p16, %r61, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r62, %r51;
	setp.lt.s32	%p19, %r62, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f20, %f19;
	mov.f32 	%f21, %f19;
	mov.f32 	%f22, %f19;
	@!%p21 bra 	BB39_8;
	bra.uni 	BB39_7;

BB39_7:
	sub.s32 	%r54, %r61, %r50;
	sub.s32 	%r55, %r62, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v4.u8 	{%rs1, %rs2, %rs3, %rs4}, [%rd9];
	cvt.rn.f32.u16	%f19, %rs1;
	cvt.rn.f32.u16	%f20, %rs2;
	cvt.rn.f32.u16	%f21, %rs3;
	cvt.rn.f32.u16	%f22, %rs4;

BB39_8:
	cvt.rzi.u32.f32	%r57, %f19;
	cvt.rzi.u32.f32	%r58, %f20;
	cvt.rzi.u32.f32	%r59, %f21;
	cvt.rzi.u32.f32	%r60, %f22;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 4;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.u16.u32	%rs5, %r60;
	cvt.u16.u32	%rs6, %r59;
	cvt.u16.u32	%rs7, %r58;
	cvt.u16.u32	%rs8, %r57;
	st.global.v4.u8 	[%rd12], {%rs8, %rs7, %rs6, %rs5};

BB39_9:
	ret;
}

	// .globl	writing_2d_short
.visible .entry writing_2d_short(
	.param .u64 writing_2d_short_param_0,
	.param .u64 writing_2d_short_param_1,
	.param .u64 writing_2d_short_param_2,
	.param .u64 writing_2d_short_param_3,
	.param .u32 writing_2d_short_param_4,
	.param .u32 writing_2d_short_param_5,
	.param .u32 writing_2d_short_param_6,
	.param .u32 writing_2d_short_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<60>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_short_param_0];
	ld.param.u64 	%rd3, [writing_2d_short_param_1];
	ld.param.u64 	%rd4, [writing_2d_short_param_2];
	ld.param.u64 	%rd5, [writing_2d_short_param_3];
	ld.param.u32 	%r19, [writing_2d_short_param_4];
	ld.param.u32 	%r20, [writing_2d_short_param_5];
	ld.param.u32 	%r21, [writing_2d_short_param_6];
	ld.param.u32 	%r22, [writing_2d_short_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB40_8;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r58, %f4;
	cvt.rn.f32.s32	%f5, %r2;
	cvt.rzi.s32.f32	%r59, %f5;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r58;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r58, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r59;
	setp.lt.s32	%p7, %r59, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f7, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB40_7;

	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB40_3:
	setp.ge.s32	%p9, %r6, %r58;
	setp.ge.s32	%p10, %r58, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r58, %r58, 0, %p11;
	@!%p11 bra 	BB40_3;
	bra.uni 	BB40_4;

BB40_4:
	setp.ge.s32	%p12, %r8, %r59;
	setp.ge.s32	%p13, %r59, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r59, %r59, 0, %p14;
	@!%p14 bra 	BB40_4;
	bra.uni 	BB40_5;

BB40_5:
	setp.lt.s32	%p15, %r58, %r52;
	setp.ge.s32	%p16, %r58, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r59, %r51;
	setp.lt.s32	%p19, %r59, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	@!%p21 bra 	BB40_7;
	bra.uni 	BB40_6;

BB40_6:
	sub.s32 	%r54, %r58, %r50;
	sub.s32 	%r55, %r59, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 2;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs1, [%rd9];
	cvt.rn.f64.s16	%fd1, %rs1;
	cvt.rn.f32.f64	%f7, %fd1;

BB40_7:
	cvt.rzi.s32.f32	%r57, %f7;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 2;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u16 	[%rd12], %r57;

BB40_8:
	ret;
}

	// .globl	writing_2d_short2
.visible .entry writing_2d_short2(
	.param .u64 writing_2d_short2_param_0,
	.param .u64 writing_2d_short2_param_1,
	.param .u64 writing_2d_short2_param_2,
	.param .u64 writing_2d_short2_param_3,
	.param .u32 writing_2d_short2_param_4,
	.param .u32 writing_2d_short2_param_5,
	.param .u32 writing_2d_short2_param_6,
	.param .u32 writing_2d_short2_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<61>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_short2_param_0];
	ld.param.u64 	%rd3, [writing_2d_short2_param_1];
	ld.param.u64 	%rd4, [writing_2d_short2_param_2];
	ld.param.u64 	%rd5, [writing_2d_short2_param_3];
	ld.param.u32 	%r19, [writing_2d_short2_param_4];
	ld.param.u32 	%r20, [writing_2d_short2_param_5];
	ld.param.u32 	%r21, [writing_2d_short2_param_6];
	ld.param.u32 	%r22, [writing_2d_short2_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB41_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r59, %f7;
	cvt.rn.f32.s32	%f8, %r2;
	cvt.rzi.s32.f32	%r60, %f8;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r59;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r59, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r60;
	setp.lt.s32	%p7, %r60, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f11, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB41_2;
	bra.uni 	BB41_3;

BB41_2:
	mov.f32 	%f12, %f11;
	bra.uni 	BB41_8;

BB41_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB41_4:
	setp.ge.s32	%p9, %r6, %r59;
	setp.ge.s32	%p10, %r59, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r59, %r59, 0, %p11;
	@!%p11 bra 	BB41_4;
	bra.uni 	BB41_5;

BB41_5:
	setp.ge.s32	%p12, %r8, %r60;
	setp.ge.s32	%p13, %r60, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r60, %r60, 0, %p14;
	@!%p14 bra 	BB41_5;
	bra.uni 	BB41_6;

BB41_6:
	setp.lt.s32	%p15, %r59, %r52;
	setp.ge.s32	%p16, %r59, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r60, %r51;
	setp.lt.s32	%p19, %r60, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f12, %f11;
	@!%p21 bra 	BB41_8;
	bra.uni 	BB41_7;

BB41_7:
	sub.s32 	%r54, %r59, %r50;
	sub.s32 	%r55, %r60, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.u16 	{%rs1, %rs2}, [%rd9];
	cvt.rn.f32.s16	%f11, %rs1;
	cvt.rn.f32.s16	%f12, %rs2;

BB41_8:
	cvt.rzi.s32.f32	%r57, %f11;
	cvt.rzi.s32.f32	%r58, %f12;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 4;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.u16.u32	%rs5, %r58;
	cvt.u16.u32	%rs6, %r57;
	st.global.v2.u16 	[%rd12], {%rs6, %rs5};

BB41_9:
	ret;
}

	// .globl	writing_2d_short3
.visible .entry writing_2d_short3(
	.param .u64 writing_2d_short3_param_0,
	.param .u64 writing_2d_short3_param_1,
	.param .u64 writing_2d_short3_param_2,
	.param .u64 writing_2d_short3_param_3,
	.param .u32 writing_2d_short3_param_4,
	.param .u32 writing_2d_short3_param_5,
	.param .u32 writing_2d_short3_param_6,
	.param .u32 writing_2d_short3_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<4>;
	.reg .f32 	%f<18>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_short3_param_0];
	ld.param.u64 	%rd3, [writing_2d_short3_param_1];
	ld.param.u64 	%rd4, [writing_2d_short3_param_2];
	ld.param.u64 	%rd5, [writing_2d_short3_param_3];
	ld.param.u32 	%r19, [writing_2d_short3_param_4];
	ld.param.u32 	%r20, [writing_2d_short3_param_5];
	ld.param.u32 	%r21, [writing_2d_short3_param_6];
	ld.param.u32 	%r22, [writing_2d_short3_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB42_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r60, %f10;
	cvt.rn.f32.s32	%f11, %r2;
	cvt.rzi.s32.f32	%r61, %f11;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r60;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r60, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r61;
	setp.lt.s32	%p7, %r61, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f15, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB42_2;
	bra.uni 	BB42_3;

BB42_2:
	mov.f32 	%f16, %f15;
	mov.f32 	%f17, %f15;
	bra.uni 	BB42_8;

BB42_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB42_4:
	setp.ge.s32	%p9, %r6, %r60;
	setp.ge.s32	%p10, %r60, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r60, %r60, 0, %p11;
	@!%p11 bra 	BB42_4;
	bra.uni 	BB42_5;

BB42_5:
	setp.ge.s32	%p12, %r8, %r61;
	setp.ge.s32	%p13, %r61, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r61, %r61, 0, %p14;
	@!%p14 bra 	BB42_5;
	bra.uni 	BB42_6;

BB42_6:
	setp.lt.s32	%p15, %r60, %r52;
	setp.ge.s32	%p16, %r60, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r61, %r51;
	setp.lt.s32	%p19, %r61, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f16, %f15;
	mov.f32 	%f17, %f15;
	@!%p21 bra 	BB42_8;
	bra.uni 	BB42_7;

BB42_7:
	sub.s32 	%r54, %r60, %r50;
	sub.s32 	%r55, %r61, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 6;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs1, [%rd9+4];
	ld.global.u16 	%rs2, [%rd9+2];
	ld.global.u16 	%rs3, [%rd9];
	cvt.rn.f32.s16	%f15, %rs3;
	cvt.rn.f32.s16	%f16, %rs2;
	cvt.rn.f32.s16	%f17, %rs1;

BB42_8:
	cvt.rzi.s32.f32	%r57, %f15;
	cvt.rzi.s32.f32	%r58, %f16;
	cvt.rzi.s32.f32	%r59, %f17;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 6;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u16 	[%rd12], %r57;
	st.global.u16 	[%rd12+2], %r58;
	st.global.u16 	[%rd12+4], %r59;

BB42_9:
	ret;
}

	// .globl	writing_2d_short4
.visible .entry writing_2d_short4(
	.param .u64 writing_2d_short4_param_0,
	.param .u64 writing_2d_short4_param_1,
	.param .u64 writing_2d_short4_param_2,
	.param .u64 writing_2d_short4_param_3,
	.param .u32 writing_2d_short4_param_4,
	.param .u32 writing_2d_short4_param_5,
	.param .u32 writing_2d_short4_param_6,
	.param .u32 writing_2d_short4_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<13>;
	.reg .f32 	%f<23>;
	.reg .b32 	%r<63>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_short4_param_0];
	ld.param.u64 	%rd3, [writing_2d_short4_param_1];
	ld.param.u64 	%rd4, [writing_2d_short4_param_2];
	ld.param.u64 	%rd5, [writing_2d_short4_param_3];
	ld.param.u32 	%r19, [writing_2d_short4_param_4];
	ld.param.u32 	%r20, [writing_2d_short4_param_5];
	ld.param.u32 	%r21, [writing_2d_short4_param_6];
	ld.param.u32 	%r22, [writing_2d_short4_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB43_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r61, %f13;
	cvt.rn.f32.s32	%f14, %r2;
	cvt.rzi.s32.f32	%r62, %f14;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r61;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r61, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r62;
	setp.lt.s32	%p7, %r62, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f19, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB43_2;
	bra.uni 	BB43_3;

BB43_2:
	mov.f32 	%f20, %f19;
	mov.f32 	%f21, %f19;
	mov.f32 	%f22, %f19;
	bra.uni 	BB43_8;

BB43_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB43_4:
	setp.ge.s32	%p9, %r6, %r61;
	setp.ge.s32	%p10, %r61, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r61, %r61, 0, %p11;
	@!%p11 bra 	BB43_4;
	bra.uni 	BB43_5;

BB43_5:
	setp.ge.s32	%p12, %r8, %r62;
	setp.ge.s32	%p13, %r62, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r62, %r62, 0, %p14;
	@!%p14 bra 	BB43_5;
	bra.uni 	BB43_6;

BB43_6:
	setp.lt.s32	%p15, %r61, %r52;
	setp.ge.s32	%p16, %r61, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r62, %r51;
	setp.lt.s32	%p19, %r62, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f20, %f19;
	mov.f32 	%f21, %f19;
	mov.f32 	%f22, %f19;
	@!%p21 bra 	BB43_8;
	bra.uni 	BB43_7;

BB43_7:
	sub.s32 	%r54, %r61, %r50;
	sub.s32 	%r55, %r62, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 8;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v4.u16 	{%rs1, %rs2, %rs3, %rs4}, [%rd9];
	cvt.rn.f32.s16	%f19, %rs1;
	cvt.rn.f32.s16	%f20, %rs2;
	cvt.rn.f32.s16	%f21, %rs3;
	cvt.rn.f32.s16	%f22, %rs4;

BB43_8:
	cvt.rzi.s32.f32	%r57, %f19;
	cvt.rzi.s32.f32	%r58, %f20;
	cvt.rzi.s32.f32	%r59, %f21;
	cvt.rzi.s32.f32	%r60, %f22;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 8;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.u16.u32	%rs9, %r60;
	cvt.u16.u32	%rs10, %r59;
	cvt.u16.u32	%rs11, %r58;
	cvt.u16.u32	%rs12, %r57;
	st.global.v4.u16 	[%rd12], {%rs12, %rs11, %rs10, %rs9};

BB43_9:
	ret;
}

	// .globl	writing_2d_ushort
.visible .entry writing_2d_ushort(
	.param .u64 writing_2d_ushort_param_0,
	.param .u64 writing_2d_ushort_param_1,
	.param .u64 writing_2d_ushort_param_2,
	.param .u64 writing_2d_ushort_param_3,
	.param .u32 writing_2d_ushort_param_4,
	.param .u32 writing_2d_ushort_param_5,
	.param .u32 writing_2d_ushort_param_6,
	.param .u32 writing_2d_ushort_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<60>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_ushort_param_0];
	ld.param.u64 	%rd3, [writing_2d_ushort_param_1];
	ld.param.u64 	%rd4, [writing_2d_ushort_param_2];
	ld.param.u64 	%rd5, [writing_2d_ushort_param_3];
	ld.param.u32 	%r19, [writing_2d_ushort_param_4];
	ld.param.u32 	%r20, [writing_2d_ushort_param_5];
	ld.param.u32 	%r21, [writing_2d_ushort_param_6];
	ld.param.u32 	%r22, [writing_2d_ushort_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB44_8;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r58, %f4;
	cvt.rn.f32.s32	%f5, %r2;
	cvt.rzi.s32.f32	%r59, %f5;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r58;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r58, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r59;
	setp.lt.s32	%p7, %r59, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f7, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB44_7;

	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB44_3:
	setp.ge.s32	%p9, %r6, %r58;
	setp.ge.s32	%p10, %r58, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r58, %r58, 0, %p11;
	@!%p11 bra 	BB44_3;
	bra.uni 	BB44_4;

BB44_4:
	setp.ge.s32	%p12, %r8, %r59;
	setp.ge.s32	%p13, %r59, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r59, %r59, 0, %p14;
	@!%p14 bra 	BB44_4;
	bra.uni 	BB44_5;

BB44_5:
	setp.lt.s32	%p15, %r58, %r52;
	setp.ge.s32	%p16, %r58, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r59, %r51;
	setp.lt.s32	%p19, %r59, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	@!%p21 bra 	BB44_7;
	bra.uni 	BB44_6;

BB44_6:
	sub.s32 	%r54, %r58, %r50;
	sub.s32 	%r55, %r59, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 2;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs1, [%rd9];
	cvt.rn.f64.u16	%fd1, %rs1;
	cvt.rn.f32.f64	%f7, %fd1;

BB44_7:
	cvt.rzi.u32.f32	%r57, %f7;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 2;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u16 	[%rd12], %r57;

BB44_8:
	ret;
}

	// .globl	writing_2d_ushort2
.visible .entry writing_2d_ushort2(
	.param .u64 writing_2d_ushort2_param_0,
	.param .u64 writing_2d_ushort2_param_1,
	.param .u64 writing_2d_ushort2_param_2,
	.param .u64 writing_2d_ushort2_param_3,
	.param .u32 writing_2d_ushort2_param_4,
	.param .u32 writing_2d_ushort2_param_5,
	.param .u32 writing_2d_ushort2_param_6,
	.param .u32 writing_2d_ushort2_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<61>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_ushort2_param_0];
	ld.param.u64 	%rd3, [writing_2d_ushort2_param_1];
	ld.param.u64 	%rd4, [writing_2d_ushort2_param_2];
	ld.param.u64 	%rd5, [writing_2d_ushort2_param_3];
	ld.param.u32 	%r19, [writing_2d_ushort2_param_4];
	ld.param.u32 	%r20, [writing_2d_ushort2_param_5];
	ld.param.u32 	%r21, [writing_2d_ushort2_param_6];
	ld.param.u32 	%r22, [writing_2d_ushort2_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB45_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r59, %f7;
	cvt.rn.f32.s32	%f8, %r2;
	cvt.rzi.s32.f32	%r60, %f8;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r59;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r59, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r60;
	setp.lt.s32	%p7, %r60, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f11, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB45_2;
	bra.uni 	BB45_3;

BB45_2:
	mov.f32 	%f12, %f11;
	bra.uni 	BB45_8;

BB45_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB45_4:
	setp.ge.s32	%p9, %r6, %r59;
	setp.ge.s32	%p10, %r59, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r59, %r59, 0, %p11;
	@!%p11 bra 	BB45_4;
	bra.uni 	BB45_5;

BB45_5:
	setp.ge.s32	%p12, %r8, %r60;
	setp.ge.s32	%p13, %r60, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r60, %r60, 0, %p14;
	@!%p14 bra 	BB45_5;
	bra.uni 	BB45_6;

BB45_6:
	setp.lt.s32	%p15, %r59, %r52;
	setp.ge.s32	%p16, %r59, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r60, %r51;
	setp.lt.s32	%p19, %r60, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f12, %f11;
	@!%p21 bra 	BB45_8;
	bra.uni 	BB45_7;

BB45_7:
	sub.s32 	%r54, %r59, %r50;
	sub.s32 	%r55, %r60, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.u16 	{%rs1, %rs2}, [%rd9];
	cvt.rn.f32.u16	%f11, %rs1;
	cvt.rn.f32.u16	%f12, %rs2;

BB45_8:
	cvt.rzi.u32.f32	%r57, %f11;
	cvt.rzi.u32.f32	%r58, %f12;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 4;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.u16.u32	%rs5, %r58;
	cvt.u16.u32	%rs6, %r57;
	st.global.v2.u16 	[%rd12], {%rs6, %rs5};

BB45_9:
	ret;
}

	// .globl	writing_2d_ushort3
.visible .entry writing_2d_ushort3(
	.param .u64 writing_2d_ushort3_param_0,
	.param .u64 writing_2d_ushort3_param_1,
	.param .u64 writing_2d_ushort3_param_2,
	.param .u64 writing_2d_ushort3_param_3,
	.param .u32 writing_2d_ushort3_param_4,
	.param .u32 writing_2d_ushort3_param_5,
	.param .u32 writing_2d_ushort3_param_6,
	.param .u32 writing_2d_ushort3_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<4>;
	.reg .f32 	%f<18>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_ushort3_param_0];
	ld.param.u64 	%rd3, [writing_2d_ushort3_param_1];
	ld.param.u64 	%rd4, [writing_2d_ushort3_param_2];
	ld.param.u64 	%rd5, [writing_2d_ushort3_param_3];
	ld.param.u32 	%r19, [writing_2d_ushort3_param_4];
	ld.param.u32 	%r20, [writing_2d_ushort3_param_5];
	ld.param.u32 	%r21, [writing_2d_ushort3_param_6];
	ld.param.u32 	%r22, [writing_2d_ushort3_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB46_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r60, %f10;
	cvt.rn.f32.s32	%f11, %r2;
	cvt.rzi.s32.f32	%r61, %f11;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r60;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r60, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r61;
	setp.lt.s32	%p7, %r61, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f15, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB46_2;
	bra.uni 	BB46_3;

BB46_2:
	mov.f32 	%f16, %f15;
	mov.f32 	%f17, %f15;
	bra.uni 	BB46_8;

BB46_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB46_4:
	setp.ge.s32	%p9, %r6, %r60;
	setp.ge.s32	%p10, %r60, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r60, %r60, 0, %p11;
	@!%p11 bra 	BB46_4;
	bra.uni 	BB46_5;

BB46_5:
	setp.ge.s32	%p12, %r8, %r61;
	setp.ge.s32	%p13, %r61, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r61, %r61, 0, %p14;
	@!%p14 bra 	BB46_5;
	bra.uni 	BB46_6;

BB46_6:
	setp.lt.s32	%p15, %r60, %r52;
	setp.ge.s32	%p16, %r60, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r61, %r51;
	setp.lt.s32	%p19, %r61, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f16, %f15;
	mov.f32 	%f17, %f15;
	@!%p21 bra 	BB46_8;
	bra.uni 	BB46_7;

BB46_7:
	sub.s32 	%r54, %r60, %r50;
	sub.s32 	%r55, %r61, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 6;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs1, [%rd9+4];
	ld.global.u16 	%rs2, [%rd9+2];
	ld.global.u16 	%rs3, [%rd9];
	cvt.rn.f32.u16	%f15, %rs3;
	cvt.rn.f32.u16	%f16, %rs2;
	cvt.rn.f32.u16	%f17, %rs1;

BB46_8:
	cvt.rzi.u32.f32	%r57, %f15;
	cvt.rzi.u32.f32	%r58, %f16;
	cvt.rzi.u32.f32	%r59, %f17;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 6;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u16 	[%rd12], %r57;
	st.global.u16 	[%rd12+2], %r58;
	st.global.u16 	[%rd12+4], %r59;

BB46_9:
	ret;
}

	// .globl	writing_2d_ushort4
.visible .entry writing_2d_ushort4(
	.param .u64 writing_2d_ushort4_param_0,
	.param .u64 writing_2d_ushort4_param_1,
	.param .u64 writing_2d_ushort4_param_2,
	.param .u64 writing_2d_ushort4_param_3,
	.param .u32 writing_2d_ushort4_param_4,
	.param .u32 writing_2d_ushort4_param_5,
	.param .u32 writing_2d_ushort4_param_6,
	.param .u32 writing_2d_ushort4_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<13>;
	.reg .f32 	%f<23>;
	.reg .b32 	%r<63>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_ushort4_param_0];
	ld.param.u64 	%rd3, [writing_2d_ushort4_param_1];
	ld.param.u64 	%rd4, [writing_2d_ushort4_param_2];
	ld.param.u64 	%rd5, [writing_2d_ushort4_param_3];
	ld.param.u32 	%r19, [writing_2d_ushort4_param_4];
	ld.param.u32 	%r20, [writing_2d_ushort4_param_5];
	ld.param.u32 	%r21, [writing_2d_ushort4_param_6];
	ld.param.u32 	%r22, [writing_2d_ushort4_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB47_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r61, %f13;
	cvt.rn.f32.s32	%f14, %r2;
	cvt.rzi.s32.f32	%r62, %f14;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r61;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r61, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r62;
	setp.lt.s32	%p7, %r62, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f19, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB47_2;
	bra.uni 	BB47_3;

BB47_2:
	mov.f32 	%f20, %f19;
	mov.f32 	%f21, %f19;
	mov.f32 	%f22, %f19;
	bra.uni 	BB47_8;

BB47_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB47_4:
	setp.ge.s32	%p9, %r6, %r61;
	setp.ge.s32	%p10, %r61, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r61, %r61, 0, %p11;
	@!%p11 bra 	BB47_4;
	bra.uni 	BB47_5;

BB47_5:
	setp.ge.s32	%p12, %r8, %r62;
	setp.ge.s32	%p13, %r62, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r62, %r62, 0, %p14;
	@!%p14 bra 	BB47_5;
	bra.uni 	BB47_6;

BB47_6:
	setp.lt.s32	%p15, %r61, %r52;
	setp.ge.s32	%p16, %r61, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r62, %r51;
	setp.lt.s32	%p19, %r62, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f20, %f19;
	mov.f32 	%f21, %f19;
	mov.f32 	%f22, %f19;
	@!%p21 bra 	BB47_8;
	bra.uni 	BB47_7;

BB47_7:
	sub.s32 	%r54, %r61, %r50;
	sub.s32 	%r55, %r62, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 8;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v4.u16 	{%rs1, %rs2, %rs3, %rs4}, [%rd9];
	cvt.rn.f32.u16	%f19, %rs1;
	cvt.rn.f32.u16	%f20, %rs2;
	cvt.rn.f32.u16	%f21, %rs3;
	cvt.rn.f32.u16	%f22, %rs4;

BB47_8:
	cvt.rzi.u32.f32	%r57, %f19;
	cvt.rzi.u32.f32	%r58, %f20;
	cvt.rzi.u32.f32	%r59, %f21;
	cvt.rzi.u32.f32	%r60, %f22;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 8;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.u16.u32	%rs9, %r60;
	cvt.u16.u32	%rs10, %r59;
	cvt.u16.u32	%rs11, %r58;
	cvt.u16.u32	%rs12, %r57;
	st.global.v4.u16 	[%rd12], {%rs12, %rs11, %rs10, %rs9};

BB47_9:
	ret;
}

	// .globl	writing_2d_int
.visible .entry writing_2d_int(
	.param .u64 writing_2d_int_param_0,
	.param .u64 writing_2d_int_param_1,
	.param .u64 writing_2d_int_param_2,
	.param .u64 writing_2d_int_param_3,
	.param .u32 writing_2d_int_param_4,
	.param .u32 writing_2d_int_param_5,
	.param .u32 writing_2d_int_param_6,
	.param .u32 writing_2d_int_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<61>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_int_param_0];
	ld.param.u64 	%rd3, [writing_2d_int_param_1];
	ld.param.u64 	%rd4, [writing_2d_int_param_2];
	ld.param.u64 	%rd5, [writing_2d_int_param_3];
	ld.param.u32 	%r19, [writing_2d_int_param_4];
	ld.param.u32 	%r20, [writing_2d_int_param_5];
	ld.param.u32 	%r21, [writing_2d_int_param_6];
	ld.param.u32 	%r22, [writing_2d_int_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB48_8;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r59, %f4;
	cvt.rn.f32.s32	%f5, %r2;
	cvt.rzi.s32.f32	%r60, %f5;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r59;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r59, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r60;
	setp.lt.s32	%p7, %r60, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f7, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB48_7;

	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB48_3:
	setp.ge.s32	%p9, %r6, %r59;
	setp.ge.s32	%p10, %r59, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r59, %r59, 0, %p11;
	@!%p11 bra 	BB48_3;
	bra.uni 	BB48_4;

BB48_4:
	setp.ge.s32	%p12, %r8, %r60;
	setp.ge.s32	%p13, %r60, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r60, %r60, 0, %p14;
	@!%p14 bra 	BB48_4;
	bra.uni 	BB48_5;

BB48_5:
	setp.lt.s32	%p15, %r59, %r52;
	setp.ge.s32	%p16, %r59, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r60, %r51;
	setp.lt.s32	%p19, %r60, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	@!%p21 bra 	BB48_7;
	bra.uni 	BB48_6;

BB48_6:
	sub.s32 	%r54, %r59, %r50;
	sub.s32 	%r55, %r60, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u32 	%r57, [%rd9];
	cvt.rn.f64.s32	%fd1, %r57;
	cvt.rn.f32.f64	%f7, %fd1;

BB48_7:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 4;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.rzi.s32.f32	%r58, %f7;
	st.global.u32 	[%rd12], %r58;

BB48_8:
	ret;
}

	// .globl	writing_2d_int2
.visible .entry writing_2d_int2(
	.param .u64 writing_2d_int2_param_0,
	.param .u64 writing_2d_int2_param_1,
	.param .u64 writing_2d_int2_param_2,
	.param .u64 writing_2d_int2_param_3,
	.param .u32 writing_2d_int2_param_4,
	.param .u32 writing_2d_int2_param_5,
	.param .u32 writing_2d_int2_param_6,
	.param .u32 writing_2d_int2_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<65>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_int2_param_0];
	ld.param.u64 	%rd3, [writing_2d_int2_param_1];
	ld.param.u64 	%rd4, [writing_2d_int2_param_2];
	ld.param.u64 	%rd5, [writing_2d_int2_param_3];
	ld.param.u32 	%r19, [writing_2d_int2_param_4];
	ld.param.u32 	%r20, [writing_2d_int2_param_5];
	ld.param.u32 	%r21, [writing_2d_int2_param_6];
	ld.param.u32 	%r22, [writing_2d_int2_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB49_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r63, %f7;
	cvt.rn.f32.s32	%f8, %r2;
	cvt.rzi.s32.f32	%r64, %f8;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r63;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r63, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r64;
	setp.lt.s32	%p7, %r64, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f11, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB49_2;
	bra.uni 	BB49_3;

BB49_2:
	mov.f32 	%f12, %f11;
	bra.uni 	BB49_8;

BB49_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB49_4:
	setp.ge.s32	%p9, %r6, %r63;
	setp.ge.s32	%p10, %r63, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r63, %r63, 0, %p11;
	@!%p11 bra 	BB49_4;
	bra.uni 	BB49_5;

BB49_5:
	setp.ge.s32	%p12, %r8, %r64;
	setp.ge.s32	%p13, %r64, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r64, %r64, 0, %p14;
	@!%p14 bra 	BB49_5;
	bra.uni 	BB49_6;

BB49_6:
	setp.lt.s32	%p15, %r63, %r52;
	setp.ge.s32	%p16, %r63, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r64, %r51;
	setp.lt.s32	%p19, %r64, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f12, %f11;
	@!%p21 bra 	BB49_8;
	bra.uni 	BB49_7;

BB49_7:
	sub.s32 	%r54, %r63, %r50;
	sub.s32 	%r55, %r64, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 8;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.u32 	{%r57, %r58}, [%rd9];
	cvt.rn.f32.s32	%f11, %r57;
	cvt.rn.f32.s32	%f12, %r58;

BB49_8:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 8;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.rzi.s32.f32	%r61, %f12;
	cvt.rzi.s32.f32	%r62, %f11;
	st.global.v2.u32 	[%rd12], {%r62, %r61};

BB49_9:
	ret;
}

	// .globl	writing_2d_int3
.visible .entry writing_2d_int3(
	.param .u64 writing_2d_int3_param_0,
	.param .u64 writing_2d_int3_param_1,
	.param .u64 writing_2d_int3_param_2,
	.param .u64 writing_2d_int3_param_3,
	.param .u32 writing_2d_int3_param_4,
	.param .u32 writing_2d_int3_param_5,
	.param .u32 writing_2d_int3_param_6,
	.param .u32 writing_2d_int3_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<18>;
	.reg .b32 	%r<65>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_int3_param_0];
	ld.param.u64 	%rd3, [writing_2d_int3_param_1];
	ld.param.u64 	%rd4, [writing_2d_int3_param_2];
	ld.param.u64 	%rd5, [writing_2d_int3_param_3];
	ld.param.u32 	%r19, [writing_2d_int3_param_4];
	ld.param.u32 	%r20, [writing_2d_int3_param_5];
	ld.param.u32 	%r21, [writing_2d_int3_param_6];
	ld.param.u32 	%r22, [writing_2d_int3_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB50_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r63, %f10;
	cvt.rn.f32.s32	%f11, %r2;
	cvt.rzi.s32.f32	%r64, %f11;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r63;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r63, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r64;
	setp.lt.s32	%p7, %r64, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f15, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB50_2;
	bra.uni 	BB50_3;

BB50_2:
	mov.f32 	%f16, %f15;
	mov.f32 	%f17, %f15;
	bra.uni 	BB50_8;

BB50_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB50_4:
	setp.ge.s32	%p9, %r6, %r63;
	setp.ge.s32	%p10, %r63, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r63, %r63, 0, %p11;
	@!%p11 bra 	BB50_4;
	bra.uni 	BB50_5;

BB50_5:
	setp.ge.s32	%p12, %r8, %r64;
	setp.ge.s32	%p13, %r64, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r64, %r64, 0, %p14;
	@!%p14 bra 	BB50_5;
	bra.uni 	BB50_6;

BB50_6:
	setp.lt.s32	%p15, %r63, %r52;
	setp.ge.s32	%p16, %r63, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r64, %r51;
	setp.lt.s32	%p19, %r64, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f16, %f15;
	mov.f32 	%f17, %f15;
	@!%p21 bra 	BB50_8;
	bra.uni 	BB50_7;

BB50_7:
	sub.s32 	%r54, %r63, %r50;
	sub.s32 	%r55, %r64, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 12;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u32 	%r57, [%rd9+8];
	ld.global.u32 	%r58, [%rd9+4];
	ld.global.u32 	%r59, [%rd9];
	cvt.rn.f32.s32	%f15, %r59;
	cvt.rn.f32.s32	%f16, %r58;
	cvt.rn.f32.s32	%f17, %r57;

BB50_8:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 12;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.rzi.s32.f32	%r60, %f15;
	st.global.u32 	[%rd12], %r60;
	cvt.rzi.s32.f32	%r61, %f16;
	st.global.u32 	[%rd12+4], %r61;
	cvt.rzi.s32.f32	%r62, %f17;
	st.global.u32 	[%rd12+8], %r62;

BB50_9:
	ret;
}

	// .globl	writing_2d_int4
.visible .entry writing_2d_int4(
	.param .u64 writing_2d_int4_param_0,
	.param .u64 writing_2d_int4_param_1,
	.param .u64 writing_2d_int4_param_2,
	.param .u64 writing_2d_int4_param_3,
	.param .u32 writing_2d_int4_param_4,
	.param .u32 writing_2d_int4_param_5,
	.param .u32 writing_2d_int4_param_6,
	.param .u32 writing_2d_int4_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<23>;
	.reg .b32 	%r<71>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_int4_param_0];
	ld.param.u64 	%rd3, [writing_2d_int4_param_1];
	ld.param.u64 	%rd4, [writing_2d_int4_param_2];
	ld.param.u64 	%rd5, [writing_2d_int4_param_3];
	ld.param.u32 	%r19, [writing_2d_int4_param_4];
	ld.param.u32 	%r20, [writing_2d_int4_param_5];
	ld.param.u32 	%r21, [writing_2d_int4_param_6];
	ld.param.u32 	%r22, [writing_2d_int4_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB51_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r69, %f13;
	cvt.rn.f32.s32	%f14, %r2;
	cvt.rzi.s32.f32	%r70, %f14;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r69;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r69, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r70;
	setp.lt.s32	%p7, %r70, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f19, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB51_2;
	bra.uni 	BB51_3;

BB51_2:
	mov.f32 	%f20, %f19;
	mov.f32 	%f21, %f19;
	mov.f32 	%f22, %f19;
	bra.uni 	BB51_8;

BB51_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB51_4:
	setp.ge.s32	%p9, %r6, %r69;
	setp.ge.s32	%p10, %r69, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r69, %r69, 0, %p11;
	@!%p11 bra 	BB51_4;
	bra.uni 	BB51_5;

BB51_5:
	setp.ge.s32	%p12, %r8, %r70;
	setp.ge.s32	%p13, %r70, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r70, %r70, 0, %p14;
	@!%p14 bra 	BB51_5;
	bra.uni 	BB51_6;

BB51_6:
	setp.lt.s32	%p15, %r69, %r52;
	setp.ge.s32	%p16, %r69, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r70, %r51;
	setp.lt.s32	%p19, %r70, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f20, %f19;
	mov.f32 	%f21, %f19;
	mov.f32 	%f22, %f19;
	@!%p21 bra 	BB51_8;
	bra.uni 	BB51_7;

BB51_7:
	sub.s32 	%r54, %r69, %r50;
	sub.s32 	%r55, %r70, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 16;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v4.u32 	{%r57, %r58, %r59, %r60}, [%rd9];
	cvt.rn.f32.s32	%f19, %r57;
	cvt.rn.f32.s32	%f20, %r58;
	cvt.rn.f32.s32	%f21, %r59;
	cvt.rn.f32.s32	%f22, %r60;

BB51_8:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 16;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.rzi.s32.f32	%r65, %f22;
	cvt.rzi.s32.f32	%r66, %f21;
	cvt.rzi.s32.f32	%r67, %f20;
	cvt.rzi.s32.f32	%r68, %f19;
	st.global.v4.u32 	[%rd12], {%r68, %r67, %r66, %r65};

BB51_9:
	ret;
}

	// .globl	writing_2d_uint
.visible .entry writing_2d_uint(
	.param .u64 writing_2d_uint_param_0,
	.param .u64 writing_2d_uint_param_1,
	.param .u64 writing_2d_uint_param_2,
	.param .u64 writing_2d_uint_param_3,
	.param .u32 writing_2d_uint_param_4,
	.param .u32 writing_2d_uint_param_5,
	.param .u32 writing_2d_uint_param_6,
	.param .u32 writing_2d_uint_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<61>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_uint_param_0];
	ld.param.u64 	%rd3, [writing_2d_uint_param_1];
	ld.param.u64 	%rd4, [writing_2d_uint_param_2];
	ld.param.u64 	%rd5, [writing_2d_uint_param_3];
	ld.param.u32 	%r19, [writing_2d_uint_param_4];
	ld.param.u32 	%r20, [writing_2d_uint_param_5];
	ld.param.u32 	%r21, [writing_2d_uint_param_6];
	ld.param.u32 	%r22, [writing_2d_uint_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB52_8;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r59, %f4;
	cvt.rn.f32.s32	%f5, %r2;
	cvt.rzi.s32.f32	%r60, %f5;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r59;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r59, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r60;
	setp.lt.s32	%p7, %r60, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f7, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB52_7;

	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB52_3:
	setp.ge.s32	%p9, %r6, %r59;
	setp.ge.s32	%p10, %r59, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r59, %r59, 0, %p11;
	@!%p11 bra 	BB52_3;
	bra.uni 	BB52_4;

BB52_4:
	setp.ge.s32	%p12, %r8, %r60;
	setp.ge.s32	%p13, %r60, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r60, %r60, 0, %p14;
	@!%p14 bra 	BB52_4;
	bra.uni 	BB52_5;

BB52_5:
	setp.lt.s32	%p15, %r59, %r52;
	setp.ge.s32	%p16, %r59, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r60, %r51;
	setp.lt.s32	%p19, %r60, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	@!%p21 bra 	BB52_7;
	bra.uni 	BB52_6;

BB52_6:
	sub.s32 	%r54, %r59, %r50;
	sub.s32 	%r55, %r60, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u32 	%r57, [%rd9];
	cvt.rn.f64.u32	%fd1, %r57;
	cvt.rn.f32.f64	%f7, %fd1;

BB52_7:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 4;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.rzi.u32.f32	%r58, %f7;
	st.global.u32 	[%rd12], %r58;

BB52_8:
	ret;
}

	// .globl	writing_2d_uint2
.visible .entry writing_2d_uint2(
	.param .u64 writing_2d_uint2_param_0,
	.param .u64 writing_2d_uint2_param_1,
	.param .u64 writing_2d_uint2_param_2,
	.param .u64 writing_2d_uint2_param_3,
	.param .u32 writing_2d_uint2_param_4,
	.param .u32 writing_2d_uint2_param_5,
	.param .u32 writing_2d_uint2_param_6,
	.param .u32 writing_2d_uint2_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<65>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_uint2_param_0];
	ld.param.u64 	%rd3, [writing_2d_uint2_param_1];
	ld.param.u64 	%rd4, [writing_2d_uint2_param_2];
	ld.param.u64 	%rd5, [writing_2d_uint2_param_3];
	ld.param.u32 	%r19, [writing_2d_uint2_param_4];
	ld.param.u32 	%r20, [writing_2d_uint2_param_5];
	ld.param.u32 	%r21, [writing_2d_uint2_param_6];
	ld.param.u32 	%r22, [writing_2d_uint2_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB53_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r63, %f7;
	cvt.rn.f32.s32	%f8, %r2;
	cvt.rzi.s32.f32	%r64, %f8;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r63;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r63, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r64;
	setp.lt.s32	%p7, %r64, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f11, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB53_2;
	bra.uni 	BB53_3;

BB53_2:
	mov.f32 	%f12, %f11;
	bra.uni 	BB53_8;

BB53_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB53_4:
	setp.ge.s32	%p9, %r6, %r63;
	setp.ge.s32	%p10, %r63, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r63, %r63, 0, %p11;
	@!%p11 bra 	BB53_4;
	bra.uni 	BB53_5;

BB53_5:
	setp.ge.s32	%p12, %r8, %r64;
	setp.ge.s32	%p13, %r64, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r64, %r64, 0, %p14;
	@!%p14 bra 	BB53_5;
	bra.uni 	BB53_6;

BB53_6:
	setp.lt.s32	%p15, %r63, %r52;
	setp.ge.s32	%p16, %r63, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r64, %r51;
	setp.lt.s32	%p19, %r64, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f12, %f11;
	@!%p21 bra 	BB53_8;
	bra.uni 	BB53_7;

BB53_7:
	sub.s32 	%r54, %r63, %r50;
	sub.s32 	%r55, %r64, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 8;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.u32 	{%r57, %r58}, [%rd9];
	cvt.rn.f32.u32	%f11, %r57;
	cvt.rn.f32.u32	%f12, %r58;

BB53_8:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 8;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.rzi.u32.f32	%r61, %f12;
	cvt.rzi.u32.f32	%r62, %f11;
	st.global.v2.u32 	[%rd12], {%r62, %r61};

BB53_9:
	ret;
}

	// .globl	writing_2d_uint3
.visible .entry writing_2d_uint3(
	.param .u64 writing_2d_uint3_param_0,
	.param .u64 writing_2d_uint3_param_1,
	.param .u64 writing_2d_uint3_param_2,
	.param .u64 writing_2d_uint3_param_3,
	.param .u32 writing_2d_uint3_param_4,
	.param .u32 writing_2d_uint3_param_5,
	.param .u32 writing_2d_uint3_param_6,
	.param .u32 writing_2d_uint3_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<18>;
	.reg .b32 	%r<65>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_uint3_param_0];
	ld.param.u64 	%rd3, [writing_2d_uint3_param_1];
	ld.param.u64 	%rd4, [writing_2d_uint3_param_2];
	ld.param.u64 	%rd5, [writing_2d_uint3_param_3];
	ld.param.u32 	%r19, [writing_2d_uint3_param_4];
	ld.param.u32 	%r20, [writing_2d_uint3_param_5];
	ld.param.u32 	%r21, [writing_2d_uint3_param_6];
	ld.param.u32 	%r22, [writing_2d_uint3_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB54_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r63, %f10;
	cvt.rn.f32.s32	%f11, %r2;
	cvt.rzi.s32.f32	%r64, %f11;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r63;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r63, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r64;
	setp.lt.s32	%p7, %r64, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f15, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB54_2;
	bra.uni 	BB54_3;

BB54_2:
	mov.f32 	%f16, %f15;
	mov.f32 	%f17, %f15;
	bra.uni 	BB54_8;

BB54_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB54_4:
	setp.ge.s32	%p9, %r6, %r63;
	setp.ge.s32	%p10, %r63, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r63, %r63, 0, %p11;
	@!%p11 bra 	BB54_4;
	bra.uni 	BB54_5;

BB54_5:
	setp.ge.s32	%p12, %r8, %r64;
	setp.ge.s32	%p13, %r64, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r64, %r64, 0, %p14;
	@!%p14 bra 	BB54_5;
	bra.uni 	BB54_6;

BB54_6:
	setp.lt.s32	%p15, %r63, %r52;
	setp.ge.s32	%p16, %r63, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r64, %r51;
	setp.lt.s32	%p19, %r64, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f16, %f15;
	mov.f32 	%f17, %f15;
	@!%p21 bra 	BB54_8;
	bra.uni 	BB54_7;

BB54_7:
	sub.s32 	%r54, %r63, %r50;
	sub.s32 	%r55, %r64, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 12;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u32 	%r57, [%rd9+8];
	ld.global.u32 	%r58, [%rd9+4];
	ld.global.u32 	%r59, [%rd9];
	cvt.rn.f32.u32	%f15, %r59;
	cvt.rn.f32.u32	%f16, %r58;
	cvt.rn.f32.u32	%f17, %r57;

BB54_8:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 12;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.rzi.u32.f32	%r60, %f15;
	st.global.u32 	[%rd12], %r60;
	cvt.rzi.u32.f32	%r61, %f16;
	st.global.u32 	[%rd12+4], %r61;
	cvt.rzi.u32.f32	%r62, %f17;
	st.global.u32 	[%rd12+8], %r62;

BB54_9:
	ret;
}

	// .globl	writing_2d_uint4
.visible .entry writing_2d_uint4(
	.param .u64 writing_2d_uint4_param_0,
	.param .u64 writing_2d_uint4_param_1,
	.param .u64 writing_2d_uint4_param_2,
	.param .u64 writing_2d_uint4_param_3,
	.param .u32 writing_2d_uint4_param_4,
	.param .u32 writing_2d_uint4_param_5,
	.param .u32 writing_2d_uint4_param_6,
	.param .u32 writing_2d_uint4_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<23>;
	.reg .b32 	%r<71>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_uint4_param_0];
	ld.param.u64 	%rd3, [writing_2d_uint4_param_1];
	ld.param.u64 	%rd4, [writing_2d_uint4_param_2];
	ld.param.u64 	%rd5, [writing_2d_uint4_param_3];
	ld.param.u32 	%r19, [writing_2d_uint4_param_4];
	ld.param.u32 	%r20, [writing_2d_uint4_param_5];
	ld.param.u32 	%r21, [writing_2d_uint4_param_6];
	ld.param.u32 	%r22, [writing_2d_uint4_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB55_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r69, %f13;
	cvt.rn.f32.s32	%f14, %r2;
	cvt.rzi.s32.f32	%r70, %f14;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r69;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r69, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r70;
	setp.lt.s32	%p7, %r70, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f19, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB55_2;
	bra.uni 	BB55_3;

BB55_2:
	mov.f32 	%f20, %f19;
	mov.f32 	%f21, %f19;
	mov.f32 	%f22, %f19;
	bra.uni 	BB55_8;

BB55_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB55_4:
	setp.ge.s32	%p9, %r6, %r69;
	setp.ge.s32	%p10, %r69, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r69, %r69, 0, %p11;
	@!%p11 bra 	BB55_4;
	bra.uni 	BB55_5;

BB55_5:
	setp.ge.s32	%p12, %r8, %r70;
	setp.ge.s32	%p13, %r70, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r70, %r70, 0, %p14;
	@!%p14 bra 	BB55_5;
	bra.uni 	BB55_6;

BB55_6:
	setp.lt.s32	%p15, %r69, %r52;
	setp.ge.s32	%p16, %r69, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r70, %r51;
	setp.lt.s32	%p19, %r70, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f20, %f19;
	mov.f32 	%f21, %f19;
	mov.f32 	%f22, %f19;
	@!%p21 bra 	BB55_8;
	bra.uni 	BB55_7;

BB55_7:
	sub.s32 	%r54, %r69, %r50;
	sub.s32 	%r55, %r70, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 16;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v4.u32 	{%r57, %r58, %r59, %r60}, [%rd9];
	cvt.rn.f32.u32	%f19, %r57;
	cvt.rn.f32.u32	%f20, %r58;
	cvt.rn.f32.u32	%f21, %r59;
	cvt.rn.f32.u32	%f22, %r60;

BB55_8:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 16;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.rzi.u32.f32	%r65, %f22;
	cvt.rzi.u32.f32	%r66, %f21;
	cvt.rzi.u32.f32	%r67, %f20;
	cvt.rzi.u32.f32	%r68, %f19;
	st.global.v4.u32 	[%rd12], {%r68, %r67, %r66, %r65};

BB55_9:
	ret;
}

	// .globl	writing_2d_float
.visible .entry writing_2d_float(
	.param .u64 writing_2d_float_param_0,
	.param .u64 writing_2d_float_param_1,
	.param .u64 writing_2d_float_param_2,
	.param .u64 writing_2d_float_param_3,
	.param .u32 writing_2d_float_param_4,
	.param .u32 writing_2d_float_param_5,
	.param .u32 writing_2d_float_param_6,
	.param .u32 writing_2d_float_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_float_param_0];
	ld.param.u64 	%rd3, [writing_2d_float_param_1];
	ld.param.u64 	%rd4, [writing_2d_float_param_2];
	ld.param.u64 	%rd5, [writing_2d_float_param_3];
	ld.param.u32 	%r19, [writing_2d_float_param_4];
	ld.param.u32 	%r20, [writing_2d_float_param_5];
	ld.param.u32 	%r21, [writing_2d_float_param_6];
	ld.param.u32 	%r22, [writing_2d_float_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB56_8;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r57, %f4;
	cvt.rn.f32.s32	%f5, %r2;
	cvt.rzi.s32.f32	%r58, %f5;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r57;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r57, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r58;
	setp.lt.s32	%p7, %r58, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f7, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB56_7;

	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB56_3:
	setp.ge.s32	%p9, %r6, %r57;
	setp.ge.s32	%p10, %r57, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r57, %r57, 0, %p11;
	@!%p11 bra 	BB56_3;
	bra.uni 	BB56_4;

BB56_4:
	setp.ge.s32	%p12, %r8, %r58;
	setp.ge.s32	%p13, %r58, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r58, %r58, 0, %p14;
	@!%p14 bra 	BB56_4;
	bra.uni 	BB56_5;

BB56_5:
	setp.lt.s32	%p15, %r57, %r52;
	setp.ge.s32	%p16, %r57, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r58, %r51;
	setp.lt.s32	%p19, %r58, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	@!%p21 bra 	BB56_7;
	bra.uni 	BB56_6;

BB56_6:
	sub.s32 	%r54, %r57, %r50;
	sub.s32 	%r55, %r58, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.f32 	%f7, [%rd9];

BB56_7:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 4;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.f32 	[%rd12], %f7;

BB56_8:
	ret;
}

	// .globl	writing_2d_float2
.visible .entry writing_2d_float2(
	.param .u64 writing_2d_float2_param_0,
	.param .u64 writing_2d_float2_param_1,
	.param .u64 writing_2d_float2_param_2,
	.param .u64 writing_2d_float2_param_3,
	.param .u32 writing_2d_float2_param_4,
	.param .u32 writing_2d_float2_param_5,
	.param .u32 writing_2d_float2_param_6,
	.param .u32 writing_2d_float2_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_float2_param_0];
	ld.param.u64 	%rd3, [writing_2d_float2_param_1];
	ld.param.u64 	%rd4, [writing_2d_float2_param_2];
	ld.param.u64 	%rd5, [writing_2d_float2_param_3];
	ld.param.u32 	%r19, [writing_2d_float2_param_4];
	ld.param.u32 	%r20, [writing_2d_float2_param_5];
	ld.param.u32 	%r21, [writing_2d_float2_param_6];
	ld.param.u32 	%r22, [writing_2d_float2_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB57_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r57, %f7;
	cvt.rn.f32.s32	%f8, %r2;
	cvt.rzi.s32.f32	%r58, %f8;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r57;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r57, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r58;
	setp.lt.s32	%p7, %r58, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f13, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB57_2;
	bra.uni 	BB57_3;

BB57_2:
	mov.f32 	%f14, %f13;
	bra.uni 	BB57_8;

BB57_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB57_4:
	setp.ge.s32	%p9, %r6, %r57;
	setp.ge.s32	%p10, %r57, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r57, %r57, 0, %p11;
	@!%p11 bra 	BB57_4;
	bra.uni 	BB57_5;

BB57_5:
	setp.ge.s32	%p12, %r8, %r58;
	setp.ge.s32	%p13, %r58, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r58, %r58, 0, %p14;
	@!%p14 bra 	BB57_5;
	bra.uni 	BB57_6;

BB57_6:
	setp.lt.s32	%p15, %r57, %r52;
	setp.ge.s32	%p16, %r57, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r58, %r51;
	setp.lt.s32	%p19, %r58, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f14, %f13;
	@!%p21 bra 	BB57_8;
	bra.uni 	BB57_7;

BB57_7:
	sub.s32 	%r54, %r57, %r50;
	sub.s32 	%r55, %r58, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 8;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.f32 	{%f13, %f14}, [%rd9];

BB57_8:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 8;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.v2.f32 	[%rd12], {%f13, %f14};

BB57_9:
	ret;
}

	// .globl	writing_2d_float3
.visible .entry writing_2d_float3(
	.param .u64 writing_2d_float3_param_0,
	.param .u64 writing_2d_float3_param_1,
	.param .u64 writing_2d_float3_param_2,
	.param .u64 writing_2d_float3_param_3,
	.param .u32 writing_2d_float3_param_4,
	.param .u32 writing_2d_float3_param_5,
	.param .u32 writing_2d_float3_param_6,
	.param .u32 writing_2d_float3_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<18>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_float3_param_0];
	ld.param.u64 	%rd3, [writing_2d_float3_param_1];
	ld.param.u64 	%rd4, [writing_2d_float3_param_2];
	ld.param.u64 	%rd5, [writing_2d_float3_param_3];
	ld.param.u32 	%r19, [writing_2d_float3_param_4];
	ld.param.u32 	%r20, [writing_2d_float3_param_5];
	ld.param.u32 	%r21, [writing_2d_float3_param_6];
	ld.param.u32 	%r22, [writing_2d_float3_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB58_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r57, %f10;
	cvt.rn.f32.s32	%f11, %r2;
	cvt.rzi.s32.f32	%r58, %f11;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r57;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r57, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r58;
	setp.lt.s32	%p7, %r58, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f15, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB58_2;
	bra.uni 	BB58_3;

BB58_2:
	mov.f32 	%f16, %f15;
	mov.f32 	%f17, %f15;
	bra.uni 	BB58_8;

BB58_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB58_4:
	setp.ge.s32	%p9, %r6, %r57;
	setp.ge.s32	%p10, %r57, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r57, %r57, 0, %p11;
	@!%p11 bra 	BB58_4;
	bra.uni 	BB58_5;

BB58_5:
	setp.ge.s32	%p12, %r8, %r58;
	setp.ge.s32	%p13, %r58, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r58, %r58, 0, %p14;
	@!%p14 bra 	BB58_5;
	bra.uni 	BB58_6;

BB58_6:
	setp.lt.s32	%p15, %r57, %r52;
	setp.ge.s32	%p16, %r57, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r58, %r51;
	setp.lt.s32	%p19, %r58, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f16, %f15;
	mov.f32 	%f17, %f15;
	@!%p21 bra 	BB58_8;
	bra.uni 	BB58_7;

BB58_7:
	sub.s32 	%r54, %r57, %r50;
	sub.s32 	%r55, %r58, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 12;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.f32 	%f15, [%rd9];
	ld.global.f32 	%f16, [%rd9+4];
	ld.global.f32 	%f17, [%rd9+8];

BB58_8:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 12;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.f32 	[%rd12], %f15;
	st.global.f32 	[%rd12+4], %f16;
	st.global.f32 	[%rd12+8], %f17;

BB58_9:
	ret;
}

	// .globl	writing_2d_float4
.visible .entry writing_2d_float4(
	.param .u64 writing_2d_float4_param_0,
	.param .u64 writing_2d_float4_param_1,
	.param .u64 writing_2d_float4_param_2,
	.param .u64 writing_2d_float4_param_3,
	.param .u32 writing_2d_float4_param_4,
	.param .u32 writing_2d_float4_param_5,
	.param .u32 writing_2d_float4_param_6,
	.param .u32 writing_2d_float4_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<27>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_float4_param_0];
	ld.param.u64 	%rd3, [writing_2d_float4_param_1];
	ld.param.u64 	%rd4, [writing_2d_float4_param_2];
	ld.param.u64 	%rd5, [writing_2d_float4_param_3];
	ld.param.u32 	%r19, [writing_2d_float4_param_4];
	ld.param.u32 	%r20, [writing_2d_float4_param_5];
	ld.param.u32 	%r21, [writing_2d_float4_param_6];
	ld.param.u32 	%r22, [writing_2d_float4_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB59_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r57, %f13;
	cvt.rn.f32.s32	%f14, %r2;
	cvt.rzi.s32.f32	%r58, %f14;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r57;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r57, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r58;
	setp.lt.s32	%p7, %r58, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f23, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB59_2;
	bra.uni 	BB59_3;

BB59_2:
	mov.f32 	%f24, %f23;
	mov.f32 	%f25, %f23;
	mov.f32 	%f26, %f23;
	bra.uni 	BB59_8;

BB59_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB59_4:
	setp.ge.s32	%p9, %r6, %r57;
	setp.ge.s32	%p10, %r57, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r57, %r57, 0, %p11;
	@!%p11 bra 	BB59_4;
	bra.uni 	BB59_5;

BB59_5:
	setp.ge.s32	%p12, %r8, %r58;
	setp.ge.s32	%p13, %r58, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r58, %r58, 0, %p14;
	@!%p14 bra 	BB59_5;
	bra.uni 	BB59_6;

BB59_6:
	setp.lt.s32	%p15, %r57, %r52;
	setp.ge.s32	%p16, %r57, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r58, %r51;
	setp.lt.s32	%p19, %r58, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f24, %f23;
	mov.f32 	%f25, %f23;
	mov.f32 	%f26, %f23;
	@!%p21 bra 	BB59_8;
	bra.uni 	BB59_7;

BB59_7:
	sub.s32 	%r54, %r57, %r50;
	sub.s32 	%r55, %r58, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 16;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v4.f32 	{%f23, %f24, %f25, %f26}, [%rd9];

BB59_8:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 16;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.v4.f32 	[%rd12], {%f23, %f24, %f25, %f26};

BB59_9:
	ret;
}

	// .globl	writing_2d_double
.visible .entry writing_2d_double(
	.param .u64 writing_2d_double_param_0,
	.param .u64 writing_2d_double_param_1,
	.param .u64 writing_2d_double_param_2,
	.param .u64 writing_2d_double_param_3,
	.param .u32 writing_2d_double_param_4,
	.param .u32 writing_2d_double_param_5,
	.param .u32 writing_2d_double_param_6,
	.param .u32 writing_2d_double_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<59>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_double_param_0];
	ld.param.u64 	%rd3, [writing_2d_double_param_1];
	ld.param.u64 	%rd4, [writing_2d_double_param_2];
	ld.param.u64 	%rd5, [writing_2d_double_param_3];
	ld.param.u32 	%r19, [writing_2d_double_param_4];
	ld.param.u32 	%r20, [writing_2d_double_param_5];
	ld.param.u32 	%r21, [writing_2d_double_param_6];
	ld.param.u32 	%r22, [writing_2d_double_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB60_8;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f1, %r1;
	cvt.rzi.s32.f32	%r57, %f1;
	cvt.rn.f32.s32	%f2, %r2;
	cvt.rzi.s32.f32	%r58, %f2;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r57;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r57, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r58;
	setp.lt.s32	%p7, %r58, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f64 	%fd6, 0d0000000000000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB60_7;

	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB60_3:
	setp.ge.s32	%p9, %r6, %r57;
	setp.ge.s32	%p10, %r57, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r57, %r57, 0, %p11;
	@!%p11 bra 	BB60_3;
	bra.uni 	BB60_4;

BB60_4:
	setp.ge.s32	%p12, %r8, %r58;
	setp.ge.s32	%p13, %r58, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r58, %r58, 0, %p14;
	@!%p14 bra 	BB60_4;
	bra.uni 	BB60_5;

BB60_5:
	setp.lt.s32	%p15, %r57, %r52;
	setp.ge.s32	%p16, %r57, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r58, %r51;
	setp.lt.s32	%p19, %r58, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	@!%p21 bra 	BB60_7;
	bra.uni 	BB60_6;

BB60_6:
	sub.s32 	%r54, %r57, %r50;
	sub.s32 	%r55, %r58, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 8;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.f64 	%fd5, [%rd9];
	cvt.rn.f32.f64	%f3, %fd5;
	cvt.f64.f32	%fd6, %f3;

BB60_7:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 8;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.f64 	[%rd12], %fd6;

BB60_8:
	ret;
}

	// .globl	writing_2d_double2
.visible .entry writing_2d_double2(
	.param .u64 writing_2d_double2_param_0,
	.param .u64 writing_2d_double2_param_1,
	.param .u64 writing_2d_double2_param_2,
	.param .u64 writing_2d_double2_param_3,
	.param .u32 writing_2d_double2_param_4,
	.param .u32 writing_2d_double2_param_5,
	.param .u32 writing_2d_double2_param_6,
	.param .u32 writing_2d_double2_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<59>;
	.reg .f64 	%fd<15>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_double2_param_0];
	ld.param.u64 	%rd3, [writing_2d_double2_param_1];
	ld.param.u64 	%rd4, [writing_2d_double2_param_2];
	ld.param.u64 	%rd5, [writing_2d_double2_param_3];
	ld.param.u32 	%r19, [writing_2d_double2_param_4];
	ld.param.u32 	%r20, [writing_2d_double2_param_5];
	ld.param.u32 	%r21, [writing_2d_double2_param_6];
	ld.param.u32 	%r22, [writing_2d_double2_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB61_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f1, %r1;
	cvt.rzi.s32.f32	%r57, %f1;
	cvt.rn.f32.s32	%f2, %r2;
	cvt.rzi.s32.f32	%r58, %f2;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r57;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r57, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r58;
	setp.lt.s32	%p7, %r58, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f64 	%fd13, 0d0000000000000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB61_2;
	bra.uni 	BB61_3;

BB61_2:
	mov.f64 	%fd14, %fd13;
	bra.uni 	BB61_8;

BB61_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB61_4:
	setp.ge.s32	%p9, %r6, %r57;
	setp.ge.s32	%p10, %r57, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r57, %r57, 0, %p11;
	@!%p11 bra 	BB61_4;
	bra.uni 	BB61_5;

BB61_5:
	setp.ge.s32	%p12, %r8, %r58;
	setp.ge.s32	%p13, %r58, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r58, %r58, 0, %p14;
	@!%p14 bra 	BB61_5;
	bra.uni 	BB61_6;

BB61_6:
	setp.lt.s32	%p15, %r57, %r52;
	setp.ge.s32	%p16, %r57, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r58, %r51;
	setp.lt.s32	%p19, %r58, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f64 	%fd14, %fd13;
	@!%p21 bra 	BB61_8;
	bra.uni 	BB61_7;

BB61_7:
	sub.s32 	%r54, %r57, %r50;
	sub.s32 	%r55, %r58, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 16;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.f64 	{%fd9, %fd10}, [%rd9];
	cvt.rn.f32.f64	%f3, %fd9;
	cvt.rn.f32.f64	%f4, %fd10;
	cvt.f64.f32	%fd13, %f3;
	cvt.f64.f32	%fd14, %f4;

BB61_8:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 16;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.v2.f64 	[%rd12], {%fd13, %fd14};

BB61_9:
	ret;
}

	// .globl	writing_2d_double3
.visible .entry writing_2d_double3(
	.param .u64 writing_2d_double3_param_0,
	.param .u64 writing_2d_double3_param_1,
	.param .u64 writing_2d_double3_param_2,
	.param .u64 writing_2d_double3_param_3,
	.param .u32 writing_2d_double3_param_4,
	.param .u32 writing_2d_double3_param_5,
	.param .u32 writing_2d_double3_param_6,
	.param .u32 writing_2d_double3_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<6>;
	.reg .b32 	%r<59>;
	.reg .f64 	%fd<19>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_double3_param_0];
	ld.param.u64 	%rd3, [writing_2d_double3_param_1];
	ld.param.u64 	%rd4, [writing_2d_double3_param_2];
	ld.param.u64 	%rd5, [writing_2d_double3_param_3];
	ld.param.u32 	%r19, [writing_2d_double3_param_4];
	ld.param.u32 	%r20, [writing_2d_double3_param_5];
	ld.param.u32 	%r21, [writing_2d_double3_param_6];
	ld.param.u32 	%r22, [writing_2d_double3_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB62_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f1, %r1;
	cvt.rzi.s32.f32	%r57, %f1;
	cvt.rn.f32.s32	%f2, %r2;
	cvt.rzi.s32.f32	%r58, %f2;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r57;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r57, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r58;
	setp.lt.s32	%p7, %r58, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f64 	%fd16, 0d0000000000000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB62_2;
	bra.uni 	BB62_3;

BB62_2:
	mov.f64 	%fd17, %fd16;
	mov.f64 	%fd18, %fd16;
	bra.uni 	BB62_8;

BB62_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB62_4:
	setp.ge.s32	%p9, %r6, %r57;
	setp.ge.s32	%p10, %r57, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r57, %r57, 0, %p11;
	@!%p11 bra 	BB62_4;
	bra.uni 	BB62_5;

BB62_5:
	setp.ge.s32	%p12, %r8, %r58;
	setp.ge.s32	%p13, %r58, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r58, %r58, 0, %p14;
	@!%p14 bra 	BB62_5;
	bra.uni 	BB62_6;

BB62_6:
	setp.lt.s32	%p15, %r57, %r52;
	setp.ge.s32	%p16, %r57, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r58, %r51;
	setp.lt.s32	%p19, %r58, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f64 	%fd17, %fd16;
	mov.f64 	%fd18, %fd16;
	@!%p21 bra 	BB62_8;
	bra.uni 	BB62_7;

BB62_7:
	sub.s32 	%r54, %r57, %r50;
	sub.s32 	%r55, %r58, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 24;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.f64 	%fd13, [%rd9+16];
	ld.global.f64 	%fd14, [%rd9+8];
	ld.global.f64 	%fd15, [%rd9];
	cvt.rn.f32.f64	%f3, %fd15;
	cvt.rn.f32.f64	%f4, %fd14;
	cvt.rn.f32.f64	%f5, %fd13;
	cvt.f64.f32	%fd16, %f3;
	cvt.f64.f32	%fd17, %f4;
	cvt.f64.f32	%fd18, %f5;

BB62_8:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 24;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.f64 	[%rd12], %fd16;
	st.global.f64 	[%rd12+8], %fd17;
	st.global.f64 	[%rd12+16], %fd18;

BB62_9:
	ret;
}

	// .globl	writing_2d_double4
.visible .entry writing_2d_double4(
	.param .u64 writing_2d_double4_param_0,
	.param .u64 writing_2d_double4_param_1,
	.param .u64 writing_2d_double4_param_2,
	.param .u64 writing_2d_double4_param_3,
	.param .u32 writing_2d_double4_param_4,
	.param .u32 writing_2d_double4_param_5,
	.param .u32 writing_2d_double4_param_6,
	.param .u32 writing_2d_double4_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<59>;
	.reg .f64 	%fd<29>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_double4_param_0];
	ld.param.u64 	%rd3, [writing_2d_double4_param_1];
	ld.param.u64 	%rd4, [writing_2d_double4_param_2];
	ld.param.u64 	%rd5, [writing_2d_double4_param_3];
	ld.param.u32 	%r19, [writing_2d_double4_param_4];
	ld.param.u32 	%r20, [writing_2d_double4_param_5];
	ld.param.u32 	%r21, [writing_2d_double4_param_6];
	ld.param.u32 	%r22, [writing_2d_double4_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB63_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f1, %r1;
	cvt.rzi.s32.f32	%r57, %f1;
	cvt.rn.f32.s32	%f2, %r2;
	cvt.rzi.s32.f32	%r58, %f2;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r57;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r57, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r58;
	setp.lt.s32	%p7, %r58, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f64 	%fd25, 0d0000000000000000;
	setp.ne.s32	%p8, %r49, 0;
	@%p8 bra 	BB63_2;
	bra.uni 	BB63_3;

BB63_2:
	mov.f64 	%fd26, %fd25;
	mov.f64 	%fd27, %fd25;
	mov.f64 	%fd28, %fd25;
	bra.uni 	BB63_8;

BB63_3:
	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB63_4:
	setp.ge.s32	%p9, %r6, %r57;
	setp.ge.s32	%p10, %r57, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r57, %r57, 0, %p11;
	@!%p11 bra 	BB63_4;
	bra.uni 	BB63_5;

BB63_5:
	setp.ge.s32	%p12, %r8, %r58;
	setp.ge.s32	%p13, %r58, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r58, %r58, 0, %p14;
	@!%p14 bra 	BB63_5;
	bra.uni 	BB63_6;

BB63_6:
	setp.lt.s32	%p15, %r57, %r52;
	setp.ge.s32	%p16, %r57, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r58, %r51;
	setp.lt.s32	%p19, %r58, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f64 	%fd26, %fd25;
	mov.f64 	%fd27, %fd25;
	mov.f64 	%fd28, %fd25;
	@!%p21 bra 	BB63_8;
	bra.uni 	BB63_7;

BB63_7:
	sub.s32 	%r54, %r57, %r50;
	sub.s32 	%r55, %r58, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 32;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.f64 	{%fd17, %fd18}, [%rd9+16];
	ld.global.v2.f64 	{%fd21, %fd22}, [%rd9];
	cvt.rn.f32.f64	%f3, %fd21;
	cvt.rn.f32.f64	%f4, %fd22;
	cvt.rn.f32.f64	%f5, %fd17;
	cvt.rn.f32.f64	%f6, %fd18;
	cvt.f64.f32	%fd25, %f3;
	cvt.f64.f32	%fd26, %f4;
	cvt.f64.f32	%fd27, %f5;
	cvt.f64.f32	%fd28, %f6;

BB63_8:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 32;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.v2.f64 	[%rd12], {%fd25, %fd26};
	st.global.v2.f64 	[%rd12+16], {%fd27, %fd28};

BB63_9:
	ret;
}

	// .globl	writing_2d_RGB
.visible .entry writing_2d_RGB(
	.param .u64 writing_2d_RGB_param_0,
	.param .u64 writing_2d_RGB_param_1,
	.param .u64 writing_2d_RGB_param_2,
	.param .u64 writing_2d_RGB_param_3,
	.param .u32 writing_2d_RGB_param_4,
	.param .u32 writing_2d_RGB_param_5,
	.param .u32 writing_2d_RGB_param_6,
	.param .u32 writing_2d_RGB_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<4>;
	.reg .f32 	%f<26>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_RGB_param_0];
	ld.param.u64 	%rd3, [writing_2d_RGB_param_1];
	ld.param.u64 	%rd4, [writing_2d_RGB_param_2];
	ld.param.u64 	%rd5, [writing_2d_RGB_param_3];
	ld.param.u32 	%r19, [writing_2d_RGB_param_4];
	ld.param.u32 	%r20, [writing_2d_RGB_param_5];
	ld.param.u32 	%r21, [writing_2d_RGB_param_6];
	ld.param.u32 	%r22, [writing_2d_RGB_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB64_8;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r60, %f10;
	cvt.rn.f32.s32	%f11, %r2;
	cvt.rzi.s32.f32	%r61, %f11;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r60;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r60, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r61;
	setp.lt.s32	%p7, %r61, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f9, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	mov.f32 	%f23, %f9;
	mov.f32 	%f24, %f9;
	mov.f32 	%f25, %f9;
	@%p8 bra 	BB64_7;

	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB64_3:
	setp.ge.s32	%p9, %r6, %r60;
	setp.ge.s32	%p10, %r60, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r60, %r60, 0, %p11;
	@!%p11 bra 	BB64_3;
	bra.uni 	BB64_4;

BB64_4:
	setp.ge.s32	%p12, %r8, %r61;
	setp.ge.s32	%p13, %r61, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r61, %r61, 0, %p14;
	@!%p14 bra 	BB64_4;
	bra.uni 	BB64_5;

BB64_5:
	setp.lt.s32	%p15, %r60, %r52;
	setp.ge.s32	%p16, %r60, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r61, %r51;
	setp.lt.s32	%p19, %r61, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f23, %f9;
	mov.f32 	%f24, %f9;
	mov.f32 	%f25, %f9;
	@!%p21 bra 	BB64_7;
	bra.uni 	BB64_6;

BB64_6:
	sub.s32 	%r54, %r60, %r50;
	sub.s32 	%r55, %r61, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 3;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u8 	%rs1, [%rd9+2];
	ld.global.u8 	%rs2, [%rd9+1];
	ld.global.u8 	%rs3, [%rd9];
	cvt.rn.f32.u16	%f23, %rs3;
	cvt.rn.f32.u16	%f24, %rs2;
	cvt.rn.f32.u16	%f25, %rs1;

BB64_7:
	mov.f32 	%f15, 0f437F0000;
	min.f32 	%f16, %f23, %f15;
	max.f32 	%f18, %f9, %f16;
	cvt.rzi.u32.f32	%r57, %f18;
	min.f32 	%f19, %f24, %f15;
	max.f32 	%f20, %f9, %f19;
	cvt.rzi.u32.f32	%r58, %f20;
	min.f32 	%f21, %f25, %f15;
	max.f32 	%f22, %f9, %f21;
	cvt.rzi.u32.f32	%r59, %f22;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 3;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u8 	[%rd12], %r57;
	st.global.u8 	[%rd12+1], %r58;
	st.global.u8 	[%rd12+2], %r59;

BB64_8:
	ret;
}

	// .globl	writing_2d_RGBA
.visible .entry writing_2d_RGBA(
	.param .u64 writing_2d_RGBA_param_0,
	.param .u64 writing_2d_RGBA_param_1,
	.param .u64 writing_2d_RGBA_param_2,
	.param .u64 writing_2d_RGBA_param_3,
	.param .u32 writing_2d_RGBA_param_4,
	.param .u32 writing_2d_RGBA_param_5,
	.param .u32 writing_2d_RGBA_param_6,
	.param .u32 writing_2d_RGBA_param_7
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<33>;
	.reg .b32 	%r<63>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_2d_RGBA_param_0];
	ld.param.u64 	%rd3, [writing_2d_RGBA_param_1];
	ld.param.u64 	%rd4, [writing_2d_RGBA_param_2];
	ld.param.u64 	%rd5, [writing_2d_RGBA_param_3];
	ld.param.u32 	%r19, [writing_2d_RGBA_param_4];
	ld.param.u32 	%r20, [writing_2d_RGBA_param_5];
	ld.param.u32 	%r21, [writing_2d_RGBA_param_6];
	ld.param.u32 	%r22, [writing_2d_RGBA_param_7];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.y;
	mov.u32 	%r26, %ntid.y;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, %r21;
	mad.lo.s32 	%r1, %r23, %r24, %r28;
	mov.u32 	%r29, %tid.y;
	add.s32 	%r30, %r29, %r19;
	mad.lo.s32 	%r2, %r25, %r26, %r30;
	setp.ge.s32	%p1, %r2, %r20;
	setp.ge.s32	%p2, %r1, %r22;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB65_8;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v2.u32 	{%r31, %r32}, [%rd6+64];
	sub.s32 	%r35, %r2, %r32;
	ld.global.u32 	%r36, [%rd6+80];
	sub.s32 	%r37, %r36, %r31;
	sub.s32 	%r38, %r1, %r31;
	mad.lo.s32 	%r3, %r37, %r35, %r38;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r61, %f13;
	cvt.rn.f32.s32	%f14, %r2;
	cvt.rzi.s32.f32	%r62, %f14;
	ld.global.v2.u32 	{%r39, %r40}, [%rd1+48];
	add.s32 	%r6, %r39, -1;
	setp.lt.s32	%p4, %r6, %r61;
	ld.global.v2.u32 	{%r43, %r44}, [%rd1+32];
	setp.lt.s32	%p5, %r61, %r43;
	selp.b32	%r45, -1, 0, %p5;
	selp.b32	%r46, 1, %r45, %p4;
	add.s32 	%r8, %r40, -1;
	setp.lt.s32	%p6, %r8, %r62;
	setp.lt.s32	%p7, %r62, %r44;
	selp.b32	%r47, -1, 0, %p7;
	selp.b32	%r48, 1, %r47, %p6;
	or.b32  	%r49, %r48, %r46;
	mov.f32 	%f12, 0f00000000;
	setp.ne.s32	%p8, %r49, 0;
	mov.f32 	%f29, %f12;
	mov.f32 	%f30, %f12;
	mov.f32 	%f31, %f12;
	mov.f32 	%f32, %f12;
	@%p8 bra 	BB65_7;

	ld.global.v2.u32 	{%r50, %r51}, [%rd1];
	ld.global.v2.u32 	{%r52, %r53}, [%rd1+16];
	sub.s32 	%r13, %r52, %r50;

BB65_3:
	setp.ge.s32	%p9, %r6, %r61;
	setp.ge.s32	%p10, %r61, %r43;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r61, %r61, 0, %p11;
	@!%p11 bra 	BB65_3;
	bra.uni 	BB65_4;

BB65_4:
	setp.ge.s32	%p12, %r8, %r62;
	setp.ge.s32	%p13, %r62, %r44;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r62, %r62, 0, %p14;
	@!%p14 bra 	BB65_4;
	bra.uni 	BB65_5;

BB65_5:
	setp.lt.s32	%p15, %r61, %r52;
	setp.ge.s32	%p16, %r61, %r50;
	and.pred  	%p17, %p15, %p16;
	setp.ge.s32	%p18, %r62, %r51;
	setp.lt.s32	%p19, %r62, %r53;
	and.pred  	%p20, %p19, %p18;
	and.pred  	%p21, %p20, %p17;
	mov.f32 	%f29, %f12;
	mov.f32 	%f30, %f12;
	mov.f32 	%f31, %f12;
	mov.f32 	%f32, %f12;
	@!%p21 bra 	BB65_7;
	bra.uni 	BB65_6;

BB65_6:
	sub.s32 	%r54, %r61, %r50;
	sub.s32 	%r55, %r62, %r51;
	mad.lo.s32 	%r56, %r55, %r13, %r54;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r56, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u8 	%rs1, [%rd9+3];
	ld.global.u8 	%rs2, [%rd9+2];
	ld.global.u8 	%rs3, [%rd9+1];
	ld.global.u8 	%rs4, [%rd9];
	cvt.rn.f32.u16	%f29, %rs4;
	cvt.rn.f32.u16	%f30, %rs3;
	cvt.rn.f32.u16	%f31, %rs2;
	cvt.rn.f32.u16	%f32, %rs1;

BB65_7:
	mov.f32 	%f19, 0f437F0000;
	min.f32 	%f20, %f29, %f19;
	max.f32 	%f22, %f12, %f20;
	cvt.rzi.u32.f32	%r57, %f22;
	min.f32 	%f23, %f30, %f19;
	max.f32 	%f24, %f12, %f23;
	cvt.rzi.u32.f32	%r58, %f24;
	min.f32 	%f25, %f31, %f19;
	max.f32 	%f26, %f12, %f25;
	cvt.rzi.u32.f32	%r59, %f26;
	min.f32 	%f27, %f32, %f19;
	max.f32 	%f28, %f12, %f27;
	cvt.rzi.u32.f32	%r60, %f28;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r3, 4;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u8 	[%rd12], %r57;
	st.global.u8 	[%rd12+1], %r58;
	st.global.u8 	[%rd12+2], %r59;
	st.global.u8 	[%rd12+3], %r60;

BB65_8:
	ret;
}

	// .globl	writing_3d_char
.visible .entry writing_3d_char(
	.param .u64 writing_3d_char_param_0,
	.param .u64 writing_3d_char_param_1,
	.param .u64 writing_3d_char_param_2,
	.param .u64 writing_3d_char_param_3,
	.param .u32 writing_3d_char_param_4,
	.param .u32 writing_3d_char_param_5,
	.param .u32 writing_3d_char_param_6,
	.param .u32 writing_3d_char_param_7,
	.param .u32 writing_3d_char_param_8,
	.param .u32 writing_3d_char_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<111>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_char_param_0];
	ld.param.u64 	%rd3, [writing_3d_char_param_1];
	ld.param.u64 	%rd4, [writing_3d_char_param_2];
	ld.param.u64 	%rd5, [writing_3d_char_param_3];
	ld.param.u32 	%r31, [writing_3d_char_param_4];
	ld.param.u32 	%r32, [writing_3d_char_param_5];
	ld.param.u32 	%r33, [writing_3d_char_param_6];
	ld.param.u32 	%r34, [writing_3d_char_param_7];
	ld.param.u32 	%r35, [writing_3d_char_param_8];
	ld.param.u32 	%r36, [writing_3d_char_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB66_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r108, %f4;
	cvt.rn.f32.s32	%f5, %r2;
	cvt.rzi.s32.f32	%r109, %f5;
	cvt.rn.f32.s32	%f6, %r3;
	cvt.rzi.s32.f32	%r110, %f6;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r108;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r108, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r109;
	setp.lt.s32	%p9, %r109, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r110;
	setp.lt.s32	%p11, %r110, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f8, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB66_8;

	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB66_3:
	setp.ge.s32	%p13, %r8, %r108;
	setp.ge.s32	%p14, %r108, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r108, %r108, 0, %p15;
	@!%p15 bra 	BB66_3;
	bra.uni 	BB66_4;

BB66_4:
	setp.ge.s32	%p16, %r10, %r109;
	setp.ge.s32	%p17, %r109, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r109, %r109, 0, %p18;
	@!%p18 bra 	BB66_4;
	bra.uni 	BB66_5;

BB66_5:
	setp.ge.s32	%p19, %r12, %r110;
	setp.ge.s32	%p20, %r110, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r110, %r110, 0, %p21;
	@!%p21 bra 	BB66_5;
	bra.uni 	BB66_6;

BB66_6:
	setp.lt.s32	%p22, %r108, %r90;
	setp.le.s32	%p23, %r86, %r108;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r109;
	setp.lt.s32	%p26, %r109, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r110;
	setp.lt.s32	%p29, %r110, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	@!%p32 bra 	BB66_8;
	bra.uni 	BB66_7;

BB66_7:
	sub.s32 	%r102, %r108, %r94;
	sub.s32 	%r103, %r110, %r96;
	sub.s32 	%r104, %r109, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	cvt.s64.s32	%rd8, %r106;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.s8 	%rs1, [%rd9];
	cvt.rn.f32.s16	%f8, %rs1;

BB66_8:
	cvt.rzi.s32.f32	%r107, %f8;
	cvta.to.global.u64 	%rd10, %rd2;
	cvt.s64.s32	%rd11, %r4;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u8 	[%rd12], %r107;

BB66_9:
	ret;
}

	// .globl	writing_3d_char2
.visible .entry writing_3d_char2(
	.param .u64 writing_3d_char2_param_0,
	.param .u64 writing_3d_char2_param_1,
	.param .u64 writing_3d_char2_param_2,
	.param .u64 writing_3d_char2_param_3,
	.param .u32 writing_3d_char2_param_4,
	.param .u32 writing_3d_char2_param_5,
	.param .u32 writing_3d_char2_param_6,
	.param .u32 writing_3d_char2_param_7,
	.param .u32 writing_3d_char2_param_8,
	.param .u32 writing_3d_char2_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<112>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_char2_param_0];
	ld.param.u64 	%rd3, [writing_3d_char2_param_1];
	ld.param.u64 	%rd4, [writing_3d_char2_param_2];
	ld.param.u64 	%rd5, [writing_3d_char2_param_3];
	ld.param.u32 	%r31, [writing_3d_char2_param_4];
	ld.param.u32 	%r32, [writing_3d_char2_param_5];
	ld.param.u32 	%r33, [writing_3d_char2_param_6];
	ld.param.u32 	%r34, [writing_3d_char2_param_7];
	ld.param.u32 	%r35, [writing_3d_char2_param_8];
	ld.param.u32 	%r36, [writing_3d_char2_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB67_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r109, %f7;
	cvt.rn.f32.s32	%f8, %r2;
	cvt.rzi.s32.f32	%r110, %f8;
	cvt.rn.f32.s32	%f9, %r3;
	cvt.rzi.s32.f32	%r111, %f9;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r109;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r109, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r110;
	setp.lt.s32	%p9, %r110, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r111;
	setp.lt.s32	%p11, %r111, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f12, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB67_2;
	bra.uni 	BB67_3;

BB67_2:
	mov.f32 	%f13, %f12;
	bra.uni 	BB67_9;

BB67_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB67_4:
	setp.ge.s32	%p13, %r8, %r109;
	setp.ge.s32	%p14, %r109, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r109, %r109, 0, %p15;
	@!%p15 bra 	BB67_4;
	bra.uni 	BB67_5;

BB67_5:
	setp.ge.s32	%p16, %r10, %r110;
	setp.ge.s32	%p17, %r110, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r110, %r110, 0, %p18;
	@!%p18 bra 	BB67_5;
	bra.uni 	BB67_6;

BB67_6:
	setp.ge.s32	%p19, %r12, %r111;
	setp.ge.s32	%p20, %r111, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r111, %r111, 0, %p21;
	@!%p21 bra 	BB67_6;
	bra.uni 	BB67_7;

BB67_7:
	setp.lt.s32	%p22, %r109, %r90;
	setp.le.s32	%p23, %r86, %r109;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r110;
	setp.lt.s32	%p26, %r110, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r111;
	setp.lt.s32	%p29, %r111, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f13, %f12;
	@!%p32 bra 	BB67_9;
	bra.uni 	BB67_8;

BB67_8:
	sub.s32 	%r102, %r109, %r94;
	sub.s32 	%r103, %r111, %r96;
	sub.s32 	%r104, %r110, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 2;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.u8 	{%rs1, %rs2}, [%rd9];
	cvt.s16.s8 	%rs4, %rs2;
	cvt.s16.s8 	%rs6, %rs1;
	cvt.rn.f32.s16	%f12, %rs6;
	cvt.rn.f32.s16	%f13, %rs4;

BB67_9:
	cvt.rzi.s32.f32	%r107, %f12;
	cvt.rzi.s32.f32	%r108, %f13;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 2;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.u16.u32	%rs7, %r108;
	cvt.u16.u32	%rs8, %r107;
	st.global.v2.u8 	[%rd12], {%rs8, %rs7};

BB67_10:
	ret;
}

	// .globl	writing_3d_char3
.visible .entry writing_3d_char3(
	.param .u64 writing_3d_char3_param_0,
	.param .u64 writing_3d_char3_param_1,
	.param .u64 writing_3d_char3_param_2,
	.param .u64 writing_3d_char3_param_3,
	.param .u32 writing_3d_char3_param_4,
	.param .u32 writing_3d_char3_param_5,
	.param .u32 writing_3d_char3_param_6,
	.param .u32 writing_3d_char3_param_7,
	.param .u32 writing_3d_char3_param_8,
	.param .u32 writing_3d_char3_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<4>;
	.reg .f32 	%f<19>;
	.reg .b32 	%r<113>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_char3_param_0];
	ld.param.u64 	%rd3, [writing_3d_char3_param_1];
	ld.param.u64 	%rd4, [writing_3d_char3_param_2];
	ld.param.u64 	%rd5, [writing_3d_char3_param_3];
	ld.param.u32 	%r31, [writing_3d_char3_param_4];
	ld.param.u32 	%r32, [writing_3d_char3_param_5];
	ld.param.u32 	%r33, [writing_3d_char3_param_6];
	ld.param.u32 	%r34, [writing_3d_char3_param_7];
	ld.param.u32 	%r35, [writing_3d_char3_param_8];
	ld.param.u32 	%r36, [writing_3d_char3_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB68_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r110, %f10;
	cvt.rn.f32.s32	%f11, %r2;
	cvt.rzi.s32.f32	%r111, %f11;
	cvt.rn.f32.s32	%f12, %r3;
	cvt.rzi.s32.f32	%r112, %f12;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r110;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r110, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r111;
	setp.lt.s32	%p9, %r111, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r112;
	setp.lt.s32	%p11, %r112, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f16, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB68_2;
	bra.uni 	BB68_3;

BB68_2:
	mov.f32 	%f17, %f16;
	mov.f32 	%f18, %f16;
	bra.uni 	BB68_9;

BB68_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB68_4:
	setp.ge.s32	%p13, %r8, %r110;
	setp.ge.s32	%p14, %r110, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r110, %r110, 0, %p15;
	@!%p15 bra 	BB68_4;
	bra.uni 	BB68_5;

BB68_5:
	setp.ge.s32	%p16, %r10, %r111;
	setp.ge.s32	%p17, %r111, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r111, %r111, 0, %p18;
	@!%p18 bra 	BB68_5;
	bra.uni 	BB68_6;

BB68_6:
	setp.ge.s32	%p19, %r12, %r112;
	setp.ge.s32	%p20, %r112, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r112, %r112, 0, %p21;
	@!%p21 bra 	BB68_6;
	bra.uni 	BB68_7;

BB68_7:
	setp.lt.s32	%p22, %r110, %r90;
	setp.le.s32	%p23, %r86, %r110;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r111;
	setp.lt.s32	%p26, %r111, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r112;
	setp.lt.s32	%p29, %r112, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f17, %f16;
	mov.f32 	%f18, %f16;
	@!%p32 bra 	BB68_9;
	bra.uni 	BB68_8;

BB68_8:
	sub.s32 	%r102, %r110, %r94;
	sub.s32 	%r103, %r112, %r96;
	sub.s32 	%r104, %r111, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 3;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.s8 	%rs1, [%rd9+2];
	ld.global.s8 	%rs2, [%rd9+1];
	ld.global.s8 	%rs3, [%rd9];
	cvt.rn.f32.s16	%f16, %rs3;
	cvt.rn.f32.s16	%f17, %rs2;
	cvt.rn.f32.s16	%f18, %rs1;

BB68_9:
	cvt.rzi.s32.f32	%r107, %f16;
	cvt.rzi.s32.f32	%r108, %f17;
	cvt.rzi.s32.f32	%r109, %f18;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 3;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u8 	[%rd12], %r107;
	st.global.u8 	[%rd12+1], %r108;
	st.global.u8 	[%rd12+2], %r109;

BB68_10:
	ret;
}

	// .globl	writing_3d_char4
.visible .entry writing_3d_char4(
	.param .u64 writing_3d_char4_param_0,
	.param .u64 writing_3d_char4_param_1,
	.param .u64 writing_3d_char4_param_2,
	.param .u64 writing_3d_char4_param_3,
	.param .u32 writing_3d_char4_param_4,
	.param .u32 writing_3d_char4_param_5,
	.param .u32 writing_3d_char4_param_6,
	.param .u32 writing_3d_char4_param_7,
	.param .u32 writing_3d_char4_param_8,
	.param .u32 writing_3d_char4_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<17>;
	.reg .f32 	%f<24>;
	.reg .b32 	%r<114>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_char4_param_0];
	ld.param.u64 	%rd3, [writing_3d_char4_param_1];
	ld.param.u64 	%rd4, [writing_3d_char4_param_2];
	ld.param.u64 	%rd5, [writing_3d_char4_param_3];
	ld.param.u32 	%r31, [writing_3d_char4_param_4];
	ld.param.u32 	%r32, [writing_3d_char4_param_5];
	ld.param.u32 	%r33, [writing_3d_char4_param_6];
	ld.param.u32 	%r34, [writing_3d_char4_param_7];
	ld.param.u32 	%r35, [writing_3d_char4_param_8];
	ld.param.u32 	%r36, [writing_3d_char4_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB69_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r111, %f13;
	cvt.rn.f32.s32	%f14, %r2;
	cvt.rzi.s32.f32	%r112, %f14;
	cvt.rn.f32.s32	%f15, %r3;
	cvt.rzi.s32.f32	%r113, %f15;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r111;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r111, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r112;
	setp.lt.s32	%p9, %r112, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r113;
	setp.lt.s32	%p11, %r113, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f20, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB69_2;
	bra.uni 	BB69_3;

BB69_2:
	mov.f32 	%f21, %f20;
	mov.f32 	%f22, %f20;
	mov.f32 	%f23, %f20;
	bra.uni 	BB69_9;

BB69_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB69_4:
	setp.ge.s32	%p13, %r8, %r111;
	setp.ge.s32	%p14, %r111, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r111, %r111, 0, %p15;
	@!%p15 bra 	BB69_4;
	bra.uni 	BB69_5;

BB69_5:
	setp.ge.s32	%p16, %r10, %r112;
	setp.ge.s32	%p17, %r112, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r112, %r112, 0, %p18;
	@!%p18 bra 	BB69_5;
	bra.uni 	BB69_6;

BB69_6:
	setp.ge.s32	%p19, %r12, %r113;
	setp.ge.s32	%p20, %r113, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r113, %r113, 0, %p21;
	@!%p21 bra 	BB69_6;
	bra.uni 	BB69_7;

BB69_7:
	setp.lt.s32	%p22, %r111, %r90;
	setp.le.s32	%p23, %r86, %r111;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r112;
	setp.lt.s32	%p26, %r112, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r113;
	setp.lt.s32	%p29, %r113, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f21, %f20;
	mov.f32 	%f22, %f20;
	mov.f32 	%f23, %f20;
	@!%p32 bra 	BB69_9;
	bra.uni 	BB69_8;

BB69_8:
	sub.s32 	%r102, %r111, %r94;
	sub.s32 	%r103, %r113, %r96;
	sub.s32 	%r104, %r112, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v4.u8 	{%rs1, %rs2, %rs3, %rs4}, [%rd9];
	cvt.s16.s8 	%rs6, %rs4;
	cvt.s16.s8 	%rs8, %rs3;
	cvt.s16.s8 	%rs10, %rs2;
	cvt.s16.s8 	%rs12, %rs1;
	cvt.rn.f32.s16	%f20, %rs12;
	cvt.rn.f32.s16	%f21, %rs10;
	cvt.rn.f32.s16	%f22, %rs8;
	cvt.rn.f32.s16	%f23, %rs6;

BB69_9:
	cvt.rzi.s32.f32	%r107, %f20;
	cvt.rzi.s32.f32	%r108, %f21;
	cvt.rzi.s32.f32	%r109, %f22;
	cvt.rzi.s32.f32	%r110, %f23;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 4;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.u16.u32	%rs13, %r110;
	cvt.u16.u32	%rs14, %r109;
	cvt.u16.u32	%rs15, %r108;
	cvt.u16.u32	%rs16, %r107;
	st.global.v4.u8 	[%rd12], {%rs16, %rs15, %rs14, %rs13};

BB69_10:
	ret;
}

	// .globl	writing_3d_uchar
.visible .entry writing_3d_uchar(
	.param .u64 writing_3d_uchar_param_0,
	.param .u64 writing_3d_uchar_param_1,
	.param .u64 writing_3d_uchar_param_2,
	.param .u64 writing_3d_uchar_param_3,
	.param .u32 writing_3d_uchar_param_4,
	.param .u32 writing_3d_uchar_param_5,
	.param .u32 writing_3d_uchar_param_6,
	.param .u32 writing_3d_uchar_param_7,
	.param .u32 writing_3d_uchar_param_8,
	.param .u32 writing_3d_uchar_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<111>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_uchar_param_0];
	ld.param.u64 	%rd3, [writing_3d_uchar_param_1];
	ld.param.u64 	%rd4, [writing_3d_uchar_param_2];
	ld.param.u64 	%rd5, [writing_3d_uchar_param_3];
	ld.param.u32 	%r31, [writing_3d_uchar_param_4];
	ld.param.u32 	%r32, [writing_3d_uchar_param_5];
	ld.param.u32 	%r33, [writing_3d_uchar_param_6];
	ld.param.u32 	%r34, [writing_3d_uchar_param_7];
	ld.param.u32 	%r35, [writing_3d_uchar_param_8];
	ld.param.u32 	%r36, [writing_3d_uchar_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB70_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r108, %f4;
	cvt.rn.f32.s32	%f5, %r2;
	cvt.rzi.s32.f32	%r109, %f5;
	cvt.rn.f32.s32	%f6, %r3;
	cvt.rzi.s32.f32	%r110, %f6;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r108;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r108, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r109;
	setp.lt.s32	%p9, %r109, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r110;
	setp.lt.s32	%p11, %r110, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f8, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB70_8;

	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB70_3:
	setp.ge.s32	%p13, %r8, %r108;
	setp.ge.s32	%p14, %r108, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r108, %r108, 0, %p15;
	@!%p15 bra 	BB70_3;
	bra.uni 	BB70_4;

BB70_4:
	setp.ge.s32	%p16, %r10, %r109;
	setp.ge.s32	%p17, %r109, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r109, %r109, 0, %p18;
	@!%p18 bra 	BB70_4;
	bra.uni 	BB70_5;

BB70_5:
	setp.ge.s32	%p19, %r12, %r110;
	setp.ge.s32	%p20, %r110, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r110, %r110, 0, %p21;
	@!%p21 bra 	BB70_5;
	bra.uni 	BB70_6;

BB70_6:
	setp.lt.s32	%p22, %r108, %r90;
	setp.le.s32	%p23, %r86, %r108;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r109;
	setp.lt.s32	%p26, %r109, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r110;
	setp.lt.s32	%p29, %r110, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	@!%p32 bra 	BB70_8;
	bra.uni 	BB70_7;

BB70_7:
	sub.s32 	%r102, %r108, %r94;
	sub.s32 	%r103, %r110, %r96;
	sub.s32 	%r104, %r109, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	cvt.s64.s32	%rd8, %r106;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u8 	%rs1, [%rd9];
	cvt.rn.f32.u16	%f8, %rs1;

BB70_8:
	cvt.rzi.u32.f32	%r107, %f8;
	cvta.to.global.u64 	%rd10, %rd2;
	cvt.s64.s32	%rd11, %r4;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u8 	[%rd12], %r107;

BB70_9:
	ret;
}

	// .globl	writing_3d_uchar2
.visible .entry writing_3d_uchar2(
	.param .u64 writing_3d_uchar2_param_0,
	.param .u64 writing_3d_uchar2_param_1,
	.param .u64 writing_3d_uchar2_param_2,
	.param .u64 writing_3d_uchar2_param_3,
	.param .u32 writing_3d_uchar2_param_4,
	.param .u32 writing_3d_uchar2_param_5,
	.param .u32 writing_3d_uchar2_param_6,
	.param .u32 writing_3d_uchar2_param_7,
	.param .u32 writing_3d_uchar2_param_8,
	.param .u32 writing_3d_uchar2_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<112>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_uchar2_param_0];
	ld.param.u64 	%rd3, [writing_3d_uchar2_param_1];
	ld.param.u64 	%rd4, [writing_3d_uchar2_param_2];
	ld.param.u64 	%rd5, [writing_3d_uchar2_param_3];
	ld.param.u32 	%r31, [writing_3d_uchar2_param_4];
	ld.param.u32 	%r32, [writing_3d_uchar2_param_5];
	ld.param.u32 	%r33, [writing_3d_uchar2_param_6];
	ld.param.u32 	%r34, [writing_3d_uchar2_param_7];
	ld.param.u32 	%r35, [writing_3d_uchar2_param_8];
	ld.param.u32 	%r36, [writing_3d_uchar2_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB71_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r109, %f7;
	cvt.rn.f32.s32	%f8, %r2;
	cvt.rzi.s32.f32	%r110, %f8;
	cvt.rn.f32.s32	%f9, %r3;
	cvt.rzi.s32.f32	%r111, %f9;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r109;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r109, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r110;
	setp.lt.s32	%p9, %r110, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r111;
	setp.lt.s32	%p11, %r111, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f12, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB71_2;
	bra.uni 	BB71_3;

BB71_2:
	mov.f32 	%f13, %f12;
	bra.uni 	BB71_9;

BB71_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB71_4:
	setp.ge.s32	%p13, %r8, %r109;
	setp.ge.s32	%p14, %r109, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r109, %r109, 0, %p15;
	@!%p15 bra 	BB71_4;
	bra.uni 	BB71_5;

BB71_5:
	setp.ge.s32	%p16, %r10, %r110;
	setp.ge.s32	%p17, %r110, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r110, %r110, 0, %p18;
	@!%p18 bra 	BB71_5;
	bra.uni 	BB71_6;

BB71_6:
	setp.ge.s32	%p19, %r12, %r111;
	setp.ge.s32	%p20, %r111, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r111, %r111, 0, %p21;
	@!%p21 bra 	BB71_6;
	bra.uni 	BB71_7;

BB71_7:
	setp.lt.s32	%p22, %r109, %r90;
	setp.le.s32	%p23, %r86, %r109;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r110;
	setp.lt.s32	%p26, %r110, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r111;
	setp.lt.s32	%p29, %r111, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f13, %f12;
	@!%p32 bra 	BB71_9;
	bra.uni 	BB71_8;

BB71_8:
	sub.s32 	%r102, %r109, %r94;
	sub.s32 	%r103, %r111, %r96;
	sub.s32 	%r104, %r110, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 2;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.u8 	{%rs1, %rs2}, [%rd9];
	cvt.rn.f32.u16	%f12, %rs1;
	cvt.rn.f32.u16	%f13, %rs2;

BB71_9:
	cvt.rzi.u32.f32	%r107, %f12;
	cvt.rzi.u32.f32	%r108, %f13;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 2;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.u16.u32	%rs3, %r108;
	cvt.u16.u32	%rs4, %r107;
	st.global.v2.u8 	[%rd12], {%rs4, %rs3};

BB71_10:
	ret;
}

	// .globl	writing_3d_uchar3
.visible .entry writing_3d_uchar3(
	.param .u64 writing_3d_uchar3_param_0,
	.param .u64 writing_3d_uchar3_param_1,
	.param .u64 writing_3d_uchar3_param_2,
	.param .u64 writing_3d_uchar3_param_3,
	.param .u32 writing_3d_uchar3_param_4,
	.param .u32 writing_3d_uchar3_param_5,
	.param .u32 writing_3d_uchar3_param_6,
	.param .u32 writing_3d_uchar3_param_7,
	.param .u32 writing_3d_uchar3_param_8,
	.param .u32 writing_3d_uchar3_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<4>;
	.reg .f32 	%f<19>;
	.reg .b32 	%r<113>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_uchar3_param_0];
	ld.param.u64 	%rd3, [writing_3d_uchar3_param_1];
	ld.param.u64 	%rd4, [writing_3d_uchar3_param_2];
	ld.param.u64 	%rd5, [writing_3d_uchar3_param_3];
	ld.param.u32 	%r31, [writing_3d_uchar3_param_4];
	ld.param.u32 	%r32, [writing_3d_uchar3_param_5];
	ld.param.u32 	%r33, [writing_3d_uchar3_param_6];
	ld.param.u32 	%r34, [writing_3d_uchar3_param_7];
	ld.param.u32 	%r35, [writing_3d_uchar3_param_8];
	ld.param.u32 	%r36, [writing_3d_uchar3_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB72_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r110, %f10;
	cvt.rn.f32.s32	%f11, %r2;
	cvt.rzi.s32.f32	%r111, %f11;
	cvt.rn.f32.s32	%f12, %r3;
	cvt.rzi.s32.f32	%r112, %f12;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r110;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r110, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r111;
	setp.lt.s32	%p9, %r111, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r112;
	setp.lt.s32	%p11, %r112, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f16, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB72_2;
	bra.uni 	BB72_3;

BB72_2:
	mov.f32 	%f17, %f16;
	mov.f32 	%f18, %f16;
	bra.uni 	BB72_9;

BB72_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB72_4:
	setp.ge.s32	%p13, %r8, %r110;
	setp.ge.s32	%p14, %r110, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r110, %r110, 0, %p15;
	@!%p15 bra 	BB72_4;
	bra.uni 	BB72_5;

BB72_5:
	setp.ge.s32	%p16, %r10, %r111;
	setp.ge.s32	%p17, %r111, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r111, %r111, 0, %p18;
	@!%p18 bra 	BB72_5;
	bra.uni 	BB72_6;

BB72_6:
	setp.ge.s32	%p19, %r12, %r112;
	setp.ge.s32	%p20, %r112, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r112, %r112, 0, %p21;
	@!%p21 bra 	BB72_6;
	bra.uni 	BB72_7;

BB72_7:
	setp.lt.s32	%p22, %r110, %r90;
	setp.le.s32	%p23, %r86, %r110;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r111;
	setp.lt.s32	%p26, %r111, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r112;
	setp.lt.s32	%p29, %r112, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f17, %f16;
	mov.f32 	%f18, %f16;
	@!%p32 bra 	BB72_9;
	bra.uni 	BB72_8;

BB72_8:
	sub.s32 	%r102, %r110, %r94;
	sub.s32 	%r103, %r112, %r96;
	sub.s32 	%r104, %r111, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 3;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u8 	%rs1, [%rd9+2];
	ld.global.u8 	%rs2, [%rd9+1];
	ld.global.u8 	%rs3, [%rd9];
	cvt.rn.f32.u16	%f16, %rs3;
	cvt.rn.f32.u16	%f17, %rs2;
	cvt.rn.f32.u16	%f18, %rs1;

BB72_9:
	cvt.rzi.u32.f32	%r107, %f16;
	cvt.rzi.u32.f32	%r108, %f17;
	cvt.rzi.u32.f32	%r109, %f18;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 3;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u8 	[%rd12], %r107;
	st.global.u8 	[%rd12+1], %r108;
	st.global.u8 	[%rd12+2], %r109;

BB72_10:
	ret;
}

	// .globl	writing_3d_uchar4
.visible .entry writing_3d_uchar4(
	.param .u64 writing_3d_uchar4_param_0,
	.param .u64 writing_3d_uchar4_param_1,
	.param .u64 writing_3d_uchar4_param_2,
	.param .u64 writing_3d_uchar4_param_3,
	.param .u32 writing_3d_uchar4_param_4,
	.param .u32 writing_3d_uchar4_param_5,
	.param .u32 writing_3d_uchar4_param_6,
	.param .u32 writing_3d_uchar4_param_7,
	.param .u32 writing_3d_uchar4_param_8,
	.param .u32 writing_3d_uchar4_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<24>;
	.reg .b32 	%r<114>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_uchar4_param_0];
	ld.param.u64 	%rd3, [writing_3d_uchar4_param_1];
	ld.param.u64 	%rd4, [writing_3d_uchar4_param_2];
	ld.param.u64 	%rd5, [writing_3d_uchar4_param_3];
	ld.param.u32 	%r31, [writing_3d_uchar4_param_4];
	ld.param.u32 	%r32, [writing_3d_uchar4_param_5];
	ld.param.u32 	%r33, [writing_3d_uchar4_param_6];
	ld.param.u32 	%r34, [writing_3d_uchar4_param_7];
	ld.param.u32 	%r35, [writing_3d_uchar4_param_8];
	ld.param.u32 	%r36, [writing_3d_uchar4_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB73_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r111, %f13;
	cvt.rn.f32.s32	%f14, %r2;
	cvt.rzi.s32.f32	%r112, %f14;
	cvt.rn.f32.s32	%f15, %r3;
	cvt.rzi.s32.f32	%r113, %f15;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r111;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r111, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r112;
	setp.lt.s32	%p9, %r112, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r113;
	setp.lt.s32	%p11, %r113, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f20, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB73_2;
	bra.uni 	BB73_3;

BB73_2:
	mov.f32 	%f21, %f20;
	mov.f32 	%f22, %f20;
	mov.f32 	%f23, %f20;
	bra.uni 	BB73_9;

BB73_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB73_4:
	setp.ge.s32	%p13, %r8, %r111;
	setp.ge.s32	%p14, %r111, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r111, %r111, 0, %p15;
	@!%p15 bra 	BB73_4;
	bra.uni 	BB73_5;

BB73_5:
	setp.ge.s32	%p16, %r10, %r112;
	setp.ge.s32	%p17, %r112, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r112, %r112, 0, %p18;
	@!%p18 bra 	BB73_5;
	bra.uni 	BB73_6;

BB73_6:
	setp.ge.s32	%p19, %r12, %r113;
	setp.ge.s32	%p20, %r113, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r113, %r113, 0, %p21;
	@!%p21 bra 	BB73_6;
	bra.uni 	BB73_7;

BB73_7:
	setp.lt.s32	%p22, %r111, %r90;
	setp.le.s32	%p23, %r86, %r111;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r112;
	setp.lt.s32	%p26, %r112, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r113;
	setp.lt.s32	%p29, %r113, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f21, %f20;
	mov.f32 	%f22, %f20;
	mov.f32 	%f23, %f20;
	@!%p32 bra 	BB73_9;
	bra.uni 	BB73_8;

BB73_8:
	sub.s32 	%r102, %r111, %r94;
	sub.s32 	%r103, %r113, %r96;
	sub.s32 	%r104, %r112, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v4.u8 	{%rs1, %rs2, %rs3, %rs4}, [%rd9];
	cvt.rn.f32.u16	%f20, %rs1;
	cvt.rn.f32.u16	%f21, %rs2;
	cvt.rn.f32.u16	%f22, %rs3;
	cvt.rn.f32.u16	%f23, %rs4;

BB73_9:
	cvt.rzi.u32.f32	%r107, %f20;
	cvt.rzi.u32.f32	%r108, %f21;
	cvt.rzi.u32.f32	%r109, %f22;
	cvt.rzi.u32.f32	%r110, %f23;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 4;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.u16.u32	%rs5, %r110;
	cvt.u16.u32	%rs6, %r109;
	cvt.u16.u32	%rs7, %r108;
	cvt.u16.u32	%rs8, %r107;
	st.global.v4.u8 	[%rd12], {%rs8, %rs7, %rs6, %rs5};

BB73_10:
	ret;
}

	// .globl	writing_3d_short
.visible .entry writing_3d_short(
	.param .u64 writing_3d_short_param_0,
	.param .u64 writing_3d_short_param_1,
	.param .u64 writing_3d_short_param_2,
	.param .u64 writing_3d_short_param_3,
	.param .u32 writing_3d_short_param_4,
	.param .u32 writing_3d_short_param_5,
	.param .u32 writing_3d_short_param_6,
	.param .u32 writing_3d_short_param_7,
	.param .u32 writing_3d_short_param_8,
	.param .u32 writing_3d_short_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<111>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_short_param_0];
	ld.param.u64 	%rd3, [writing_3d_short_param_1];
	ld.param.u64 	%rd4, [writing_3d_short_param_2];
	ld.param.u64 	%rd5, [writing_3d_short_param_3];
	ld.param.u32 	%r31, [writing_3d_short_param_4];
	ld.param.u32 	%r32, [writing_3d_short_param_5];
	ld.param.u32 	%r33, [writing_3d_short_param_6];
	ld.param.u32 	%r34, [writing_3d_short_param_7];
	ld.param.u32 	%r35, [writing_3d_short_param_8];
	ld.param.u32 	%r36, [writing_3d_short_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB74_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r108, %f4;
	cvt.rn.f32.s32	%f5, %r2;
	cvt.rzi.s32.f32	%r109, %f5;
	cvt.rn.f32.s32	%f6, %r3;
	cvt.rzi.s32.f32	%r110, %f6;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r108;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r108, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r109;
	setp.lt.s32	%p9, %r109, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r110;
	setp.lt.s32	%p11, %r110, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f8, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB74_8;

	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB74_3:
	setp.ge.s32	%p13, %r8, %r108;
	setp.ge.s32	%p14, %r108, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r108, %r108, 0, %p15;
	@!%p15 bra 	BB74_3;
	bra.uni 	BB74_4;

BB74_4:
	setp.ge.s32	%p16, %r10, %r109;
	setp.ge.s32	%p17, %r109, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r109, %r109, 0, %p18;
	@!%p18 bra 	BB74_4;
	bra.uni 	BB74_5;

BB74_5:
	setp.ge.s32	%p19, %r12, %r110;
	setp.ge.s32	%p20, %r110, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r110, %r110, 0, %p21;
	@!%p21 bra 	BB74_5;
	bra.uni 	BB74_6;

BB74_6:
	setp.lt.s32	%p22, %r108, %r90;
	setp.le.s32	%p23, %r86, %r108;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r109;
	setp.lt.s32	%p26, %r109, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r110;
	setp.lt.s32	%p29, %r110, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	@!%p32 bra 	BB74_8;
	bra.uni 	BB74_7;

BB74_7:
	sub.s32 	%r102, %r108, %r94;
	sub.s32 	%r103, %r110, %r96;
	sub.s32 	%r104, %r109, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 2;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs1, [%rd9];
	cvt.rn.f32.s16	%f8, %rs1;

BB74_8:
	cvt.rzi.s32.f32	%r107, %f8;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 2;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u16 	[%rd12], %r107;

BB74_9:
	ret;
}

	// .globl	writing_3d_short2
.visible .entry writing_3d_short2(
	.param .u64 writing_3d_short2_param_0,
	.param .u64 writing_3d_short2_param_1,
	.param .u64 writing_3d_short2_param_2,
	.param .u64 writing_3d_short2_param_3,
	.param .u32 writing_3d_short2_param_4,
	.param .u32 writing_3d_short2_param_5,
	.param .u32 writing_3d_short2_param_6,
	.param .u32 writing_3d_short2_param_7,
	.param .u32 writing_3d_short2_param_8,
	.param .u32 writing_3d_short2_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<112>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_short2_param_0];
	ld.param.u64 	%rd3, [writing_3d_short2_param_1];
	ld.param.u64 	%rd4, [writing_3d_short2_param_2];
	ld.param.u64 	%rd5, [writing_3d_short2_param_3];
	ld.param.u32 	%r31, [writing_3d_short2_param_4];
	ld.param.u32 	%r32, [writing_3d_short2_param_5];
	ld.param.u32 	%r33, [writing_3d_short2_param_6];
	ld.param.u32 	%r34, [writing_3d_short2_param_7];
	ld.param.u32 	%r35, [writing_3d_short2_param_8];
	ld.param.u32 	%r36, [writing_3d_short2_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB75_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r109, %f7;
	cvt.rn.f32.s32	%f8, %r2;
	cvt.rzi.s32.f32	%r110, %f8;
	cvt.rn.f32.s32	%f9, %r3;
	cvt.rzi.s32.f32	%r111, %f9;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r109;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r109, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r110;
	setp.lt.s32	%p9, %r110, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r111;
	setp.lt.s32	%p11, %r111, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f12, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB75_2;
	bra.uni 	BB75_3;

BB75_2:
	mov.f32 	%f13, %f12;
	bra.uni 	BB75_9;

BB75_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB75_4:
	setp.ge.s32	%p13, %r8, %r109;
	setp.ge.s32	%p14, %r109, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r109, %r109, 0, %p15;
	@!%p15 bra 	BB75_4;
	bra.uni 	BB75_5;

BB75_5:
	setp.ge.s32	%p16, %r10, %r110;
	setp.ge.s32	%p17, %r110, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r110, %r110, 0, %p18;
	@!%p18 bra 	BB75_5;
	bra.uni 	BB75_6;

BB75_6:
	setp.ge.s32	%p19, %r12, %r111;
	setp.ge.s32	%p20, %r111, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r111, %r111, 0, %p21;
	@!%p21 bra 	BB75_6;
	bra.uni 	BB75_7;

BB75_7:
	setp.lt.s32	%p22, %r109, %r90;
	setp.le.s32	%p23, %r86, %r109;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r110;
	setp.lt.s32	%p26, %r110, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r111;
	setp.lt.s32	%p29, %r111, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f13, %f12;
	@!%p32 bra 	BB75_9;
	bra.uni 	BB75_8;

BB75_8:
	sub.s32 	%r102, %r109, %r94;
	sub.s32 	%r103, %r111, %r96;
	sub.s32 	%r104, %r110, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.u16 	{%rs1, %rs2}, [%rd9];
	cvt.rn.f32.s16	%f12, %rs1;
	cvt.rn.f32.s16	%f13, %rs2;

BB75_9:
	cvt.rzi.s32.f32	%r107, %f12;
	cvt.rzi.s32.f32	%r108, %f13;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 4;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.u16.u32	%rs5, %r108;
	cvt.u16.u32	%rs6, %r107;
	st.global.v2.u16 	[%rd12], {%rs6, %rs5};

BB75_10:
	ret;
}

	// .globl	writing_3d_short3
.visible .entry writing_3d_short3(
	.param .u64 writing_3d_short3_param_0,
	.param .u64 writing_3d_short3_param_1,
	.param .u64 writing_3d_short3_param_2,
	.param .u64 writing_3d_short3_param_3,
	.param .u32 writing_3d_short3_param_4,
	.param .u32 writing_3d_short3_param_5,
	.param .u32 writing_3d_short3_param_6,
	.param .u32 writing_3d_short3_param_7,
	.param .u32 writing_3d_short3_param_8,
	.param .u32 writing_3d_short3_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<4>;
	.reg .f32 	%f<19>;
	.reg .b32 	%r<113>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_short3_param_0];
	ld.param.u64 	%rd3, [writing_3d_short3_param_1];
	ld.param.u64 	%rd4, [writing_3d_short3_param_2];
	ld.param.u64 	%rd5, [writing_3d_short3_param_3];
	ld.param.u32 	%r31, [writing_3d_short3_param_4];
	ld.param.u32 	%r32, [writing_3d_short3_param_5];
	ld.param.u32 	%r33, [writing_3d_short3_param_6];
	ld.param.u32 	%r34, [writing_3d_short3_param_7];
	ld.param.u32 	%r35, [writing_3d_short3_param_8];
	ld.param.u32 	%r36, [writing_3d_short3_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB76_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r110, %f10;
	cvt.rn.f32.s32	%f11, %r2;
	cvt.rzi.s32.f32	%r111, %f11;
	cvt.rn.f32.s32	%f12, %r3;
	cvt.rzi.s32.f32	%r112, %f12;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r110;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r110, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r111;
	setp.lt.s32	%p9, %r111, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r112;
	setp.lt.s32	%p11, %r112, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f16, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB76_2;
	bra.uni 	BB76_3;

BB76_2:
	mov.f32 	%f17, %f16;
	mov.f32 	%f18, %f16;
	bra.uni 	BB76_9;

BB76_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB76_4:
	setp.ge.s32	%p13, %r8, %r110;
	setp.ge.s32	%p14, %r110, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r110, %r110, 0, %p15;
	@!%p15 bra 	BB76_4;
	bra.uni 	BB76_5;

BB76_5:
	setp.ge.s32	%p16, %r10, %r111;
	setp.ge.s32	%p17, %r111, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r111, %r111, 0, %p18;
	@!%p18 bra 	BB76_5;
	bra.uni 	BB76_6;

BB76_6:
	setp.ge.s32	%p19, %r12, %r112;
	setp.ge.s32	%p20, %r112, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r112, %r112, 0, %p21;
	@!%p21 bra 	BB76_6;
	bra.uni 	BB76_7;

BB76_7:
	setp.lt.s32	%p22, %r110, %r90;
	setp.le.s32	%p23, %r86, %r110;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r111;
	setp.lt.s32	%p26, %r111, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r112;
	setp.lt.s32	%p29, %r112, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f17, %f16;
	mov.f32 	%f18, %f16;
	@!%p32 bra 	BB76_9;
	bra.uni 	BB76_8;

BB76_8:
	sub.s32 	%r102, %r110, %r94;
	sub.s32 	%r103, %r112, %r96;
	sub.s32 	%r104, %r111, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 6;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs1, [%rd9+4];
	ld.global.u16 	%rs2, [%rd9+2];
	ld.global.u16 	%rs3, [%rd9];
	cvt.rn.f32.s16	%f16, %rs3;
	cvt.rn.f32.s16	%f17, %rs2;
	cvt.rn.f32.s16	%f18, %rs1;

BB76_9:
	cvt.rzi.s32.f32	%r107, %f16;
	cvt.rzi.s32.f32	%r108, %f17;
	cvt.rzi.s32.f32	%r109, %f18;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 6;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u16 	[%rd12], %r107;
	st.global.u16 	[%rd12+2], %r108;
	st.global.u16 	[%rd12+4], %r109;

BB76_10:
	ret;
}

	// .globl	writing_3d_short4
.visible .entry writing_3d_short4(
	.param .u64 writing_3d_short4_param_0,
	.param .u64 writing_3d_short4_param_1,
	.param .u64 writing_3d_short4_param_2,
	.param .u64 writing_3d_short4_param_3,
	.param .u32 writing_3d_short4_param_4,
	.param .u32 writing_3d_short4_param_5,
	.param .u32 writing_3d_short4_param_6,
	.param .u32 writing_3d_short4_param_7,
	.param .u32 writing_3d_short4_param_8,
	.param .u32 writing_3d_short4_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<13>;
	.reg .f32 	%f<24>;
	.reg .b32 	%r<114>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_short4_param_0];
	ld.param.u64 	%rd3, [writing_3d_short4_param_1];
	ld.param.u64 	%rd4, [writing_3d_short4_param_2];
	ld.param.u64 	%rd5, [writing_3d_short4_param_3];
	ld.param.u32 	%r31, [writing_3d_short4_param_4];
	ld.param.u32 	%r32, [writing_3d_short4_param_5];
	ld.param.u32 	%r33, [writing_3d_short4_param_6];
	ld.param.u32 	%r34, [writing_3d_short4_param_7];
	ld.param.u32 	%r35, [writing_3d_short4_param_8];
	ld.param.u32 	%r36, [writing_3d_short4_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB77_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r111, %f13;
	cvt.rn.f32.s32	%f14, %r2;
	cvt.rzi.s32.f32	%r112, %f14;
	cvt.rn.f32.s32	%f15, %r3;
	cvt.rzi.s32.f32	%r113, %f15;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r111;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r111, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r112;
	setp.lt.s32	%p9, %r112, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r113;
	setp.lt.s32	%p11, %r113, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f20, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB77_2;
	bra.uni 	BB77_3;

BB77_2:
	mov.f32 	%f21, %f20;
	mov.f32 	%f22, %f20;
	mov.f32 	%f23, %f20;
	bra.uni 	BB77_9;

BB77_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB77_4:
	setp.ge.s32	%p13, %r8, %r111;
	setp.ge.s32	%p14, %r111, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r111, %r111, 0, %p15;
	@!%p15 bra 	BB77_4;
	bra.uni 	BB77_5;

BB77_5:
	setp.ge.s32	%p16, %r10, %r112;
	setp.ge.s32	%p17, %r112, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r112, %r112, 0, %p18;
	@!%p18 bra 	BB77_5;
	bra.uni 	BB77_6;

BB77_6:
	setp.ge.s32	%p19, %r12, %r113;
	setp.ge.s32	%p20, %r113, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r113, %r113, 0, %p21;
	@!%p21 bra 	BB77_6;
	bra.uni 	BB77_7;

BB77_7:
	setp.lt.s32	%p22, %r111, %r90;
	setp.le.s32	%p23, %r86, %r111;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r112;
	setp.lt.s32	%p26, %r112, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r113;
	setp.lt.s32	%p29, %r113, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f21, %f20;
	mov.f32 	%f22, %f20;
	mov.f32 	%f23, %f20;
	@!%p32 bra 	BB77_9;
	bra.uni 	BB77_8;

BB77_8:
	sub.s32 	%r102, %r111, %r94;
	sub.s32 	%r103, %r113, %r96;
	sub.s32 	%r104, %r112, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 8;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v4.u16 	{%rs1, %rs2, %rs3, %rs4}, [%rd9];
	cvt.rn.f32.s16	%f20, %rs1;
	cvt.rn.f32.s16	%f21, %rs2;
	cvt.rn.f32.s16	%f22, %rs3;
	cvt.rn.f32.s16	%f23, %rs4;

BB77_9:
	cvt.rzi.s32.f32	%r107, %f20;
	cvt.rzi.s32.f32	%r108, %f21;
	cvt.rzi.s32.f32	%r109, %f22;
	cvt.rzi.s32.f32	%r110, %f23;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 8;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.u16.u32	%rs9, %r110;
	cvt.u16.u32	%rs10, %r109;
	cvt.u16.u32	%rs11, %r108;
	cvt.u16.u32	%rs12, %r107;
	st.global.v4.u16 	[%rd12], {%rs12, %rs11, %rs10, %rs9};

BB77_10:
	ret;
}

	// .globl	writing_3d_ushort
.visible .entry writing_3d_ushort(
	.param .u64 writing_3d_ushort_param_0,
	.param .u64 writing_3d_ushort_param_1,
	.param .u64 writing_3d_ushort_param_2,
	.param .u64 writing_3d_ushort_param_3,
	.param .u32 writing_3d_ushort_param_4,
	.param .u32 writing_3d_ushort_param_5,
	.param .u32 writing_3d_ushort_param_6,
	.param .u32 writing_3d_ushort_param_7,
	.param .u32 writing_3d_ushort_param_8,
	.param .u32 writing_3d_ushort_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<111>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_ushort_param_0];
	ld.param.u64 	%rd3, [writing_3d_ushort_param_1];
	ld.param.u64 	%rd4, [writing_3d_ushort_param_2];
	ld.param.u64 	%rd5, [writing_3d_ushort_param_3];
	ld.param.u32 	%r31, [writing_3d_ushort_param_4];
	ld.param.u32 	%r32, [writing_3d_ushort_param_5];
	ld.param.u32 	%r33, [writing_3d_ushort_param_6];
	ld.param.u32 	%r34, [writing_3d_ushort_param_7];
	ld.param.u32 	%r35, [writing_3d_ushort_param_8];
	ld.param.u32 	%r36, [writing_3d_ushort_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB78_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r108, %f4;
	cvt.rn.f32.s32	%f5, %r2;
	cvt.rzi.s32.f32	%r109, %f5;
	cvt.rn.f32.s32	%f6, %r3;
	cvt.rzi.s32.f32	%r110, %f6;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r108;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r108, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r109;
	setp.lt.s32	%p9, %r109, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r110;
	setp.lt.s32	%p11, %r110, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f8, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB78_8;

	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB78_3:
	setp.ge.s32	%p13, %r8, %r108;
	setp.ge.s32	%p14, %r108, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r108, %r108, 0, %p15;
	@!%p15 bra 	BB78_3;
	bra.uni 	BB78_4;

BB78_4:
	setp.ge.s32	%p16, %r10, %r109;
	setp.ge.s32	%p17, %r109, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r109, %r109, 0, %p18;
	@!%p18 bra 	BB78_4;
	bra.uni 	BB78_5;

BB78_5:
	setp.ge.s32	%p19, %r12, %r110;
	setp.ge.s32	%p20, %r110, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r110, %r110, 0, %p21;
	@!%p21 bra 	BB78_5;
	bra.uni 	BB78_6;

BB78_6:
	setp.lt.s32	%p22, %r108, %r90;
	setp.le.s32	%p23, %r86, %r108;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r109;
	setp.lt.s32	%p26, %r109, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r110;
	setp.lt.s32	%p29, %r110, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	@!%p32 bra 	BB78_8;
	bra.uni 	BB78_7;

BB78_7:
	sub.s32 	%r102, %r108, %r94;
	sub.s32 	%r103, %r110, %r96;
	sub.s32 	%r104, %r109, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 2;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs1, [%rd9];
	cvt.rn.f32.u16	%f8, %rs1;

BB78_8:
	cvt.rzi.u32.f32	%r107, %f8;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 2;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u16 	[%rd12], %r107;

BB78_9:
	ret;
}

	// .globl	writing_3d_ushort2
.visible .entry writing_3d_ushort2(
	.param .u64 writing_3d_ushort2_param_0,
	.param .u64 writing_3d_ushort2_param_1,
	.param .u64 writing_3d_ushort2_param_2,
	.param .u64 writing_3d_ushort2_param_3,
	.param .u32 writing_3d_ushort2_param_4,
	.param .u32 writing_3d_ushort2_param_5,
	.param .u32 writing_3d_ushort2_param_6,
	.param .u32 writing_3d_ushort2_param_7,
	.param .u32 writing_3d_ushort2_param_8,
	.param .u32 writing_3d_ushort2_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<112>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_ushort2_param_0];
	ld.param.u64 	%rd3, [writing_3d_ushort2_param_1];
	ld.param.u64 	%rd4, [writing_3d_ushort2_param_2];
	ld.param.u64 	%rd5, [writing_3d_ushort2_param_3];
	ld.param.u32 	%r31, [writing_3d_ushort2_param_4];
	ld.param.u32 	%r32, [writing_3d_ushort2_param_5];
	ld.param.u32 	%r33, [writing_3d_ushort2_param_6];
	ld.param.u32 	%r34, [writing_3d_ushort2_param_7];
	ld.param.u32 	%r35, [writing_3d_ushort2_param_8];
	ld.param.u32 	%r36, [writing_3d_ushort2_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB79_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r109, %f7;
	cvt.rn.f32.s32	%f8, %r2;
	cvt.rzi.s32.f32	%r110, %f8;
	cvt.rn.f32.s32	%f9, %r3;
	cvt.rzi.s32.f32	%r111, %f9;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r109;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r109, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r110;
	setp.lt.s32	%p9, %r110, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r111;
	setp.lt.s32	%p11, %r111, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f12, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB79_2;
	bra.uni 	BB79_3;

BB79_2:
	mov.f32 	%f13, %f12;
	bra.uni 	BB79_9;

BB79_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB79_4:
	setp.ge.s32	%p13, %r8, %r109;
	setp.ge.s32	%p14, %r109, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r109, %r109, 0, %p15;
	@!%p15 bra 	BB79_4;
	bra.uni 	BB79_5;

BB79_5:
	setp.ge.s32	%p16, %r10, %r110;
	setp.ge.s32	%p17, %r110, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r110, %r110, 0, %p18;
	@!%p18 bra 	BB79_5;
	bra.uni 	BB79_6;

BB79_6:
	setp.ge.s32	%p19, %r12, %r111;
	setp.ge.s32	%p20, %r111, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r111, %r111, 0, %p21;
	@!%p21 bra 	BB79_6;
	bra.uni 	BB79_7;

BB79_7:
	setp.lt.s32	%p22, %r109, %r90;
	setp.le.s32	%p23, %r86, %r109;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r110;
	setp.lt.s32	%p26, %r110, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r111;
	setp.lt.s32	%p29, %r111, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f13, %f12;
	@!%p32 bra 	BB79_9;
	bra.uni 	BB79_8;

BB79_8:
	sub.s32 	%r102, %r109, %r94;
	sub.s32 	%r103, %r111, %r96;
	sub.s32 	%r104, %r110, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.u16 	{%rs1, %rs2}, [%rd9];
	cvt.rn.f32.u16	%f12, %rs1;
	cvt.rn.f32.u16	%f13, %rs2;

BB79_9:
	cvt.rzi.u32.f32	%r107, %f12;
	cvt.rzi.u32.f32	%r108, %f13;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 4;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.u16.u32	%rs5, %r108;
	cvt.u16.u32	%rs6, %r107;
	st.global.v2.u16 	[%rd12], {%rs6, %rs5};

BB79_10:
	ret;
}

	// .globl	writing_3d_ushort3
.visible .entry writing_3d_ushort3(
	.param .u64 writing_3d_ushort3_param_0,
	.param .u64 writing_3d_ushort3_param_1,
	.param .u64 writing_3d_ushort3_param_2,
	.param .u64 writing_3d_ushort3_param_3,
	.param .u32 writing_3d_ushort3_param_4,
	.param .u32 writing_3d_ushort3_param_5,
	.param .u32 writing_3d_ushort3_param_6,
	.param .u32 writing_3d_ushort3_param_7,
	.param .u32 writing_3d_ushort3_param_8,
	.param .u32 writing_3d_ushort3_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<4>;
	.reg .f32 	%f<19>;
	.reg .b32 	%r<113>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_ushort3_param_0];
	ld.param.u64 	%rd3, [writing_3d_ushort3_param_1];
	ld.param.u64 	%rd4, [writing_3d_ushort3_param_2];
	ld.param.u64 	%rd5, [writing_3d_ushort3_param_3];
	ld.param.u32 	%r31, [writing_3d_ushort3_param_4];
	ld.param.u32 	%r32, [writing_3d_ushort3_param_5];
	ld.param.u32 	%r33, [writing_3d_ushort3_param_6];
	ld.param.u32 	%r34, [writing_3d_ushort3_param_7];
	ld.param.u32 	%r35, [writing_3d_ushort3_param_8];
	ld.param.u32 	%r36, [writing_3d_ushort3_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB80_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r110, %f10;
	cvt.rn.f32.s32	%f11, %r2;
	cvt.rzi.s32.f32	%r111, %f11;
	cvt.rn.f32.s32	%f12, %r3;
	cvt.rzi.s32.f32	%r112, %f12;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r110;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r110, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r111;
	setp.lt.s32	%p9, %r111, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r112;
	setp.lt.s32	%p11, %r112, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f16, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB80_2;
	bra.uni 	BB80_3;

BB80_2:
	mov.f32 	%f17, %f16;
	mov.f32 	%f18, %f16;
	bra.uni 	BB80_9;

BB80_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB80_4:
	setp.ge.s32	%p13, %r8, %r110;
	setp.ge.s32	%p14, %r110, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r110, %r110, 0, %p15;
	@!%p15 bra 	BB80_4;
	bra.uni 	BB80_5;

BB80_5:
	setp.ge.s32	%p16, %r10, %r111;
	setp.ge.s32	%p17, %r111, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r111, %r111, 0, %p18;
	@!%p18 bra 	BB80_5;
	bra.uni 	BB80_6;

BB80_6:
	setp.ge.s32	%p19, %r12, %r112;
	setp.ge.s32	%p20, %r112, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r112, %r112, 0, %p21;
	@!%p21 bra 	BB80_6;
	bra.uni 	BB80_7;

BB80_7:
	setp.lt.s32	%p22, %r110, %r90;
	setp.le.s32	%p23, %r86, %r110;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r111;
	setp.lt.s32	%p26, %r111, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r112;
	setp.lt.s32	%p29, %r112, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f17, %f16;
	mov.f32 	%f18, %f16;
	@!%p32 bra 	BB80_9;
	bra.uni 	BB80_8;

BB80_8:
	sub.s32 	%r102, %r110, %r94;
	sub.s32 	%r103, %r112, %r96;
	sub.s32 	%r104, %r111, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 6;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u16 	%rs1, [%rd9+4];
	ld.global.u16 	%rs2, [%rd9+2];
	ld.global.u16 	%rs3, [%rd9];
	cvt.rn.f32.u16	%f16, %rs3;
	cvt.rn.f32.u16	%f17, %rs2;
	cvt.rn.f32.u16	%f18, %rs1;

BB80_9:
	cvt.rzi.u32.f32	%r107, %f16;
	cvt.rzi.u32.f32	%r108, %f17;
	cvt.rzi.u32.f32	%r109, %f18;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 6;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u16 	[%rd12], %r107;
	st.global.u16 	[%rd12+2], %r108;
	st.global.u16 	[%rd12+4], %r109;

BB80_10:
	ret;
}

	// .globl	writing_3d_ushort4
.visible .entry writing_3d_ushort4(
	.param .u64 writing_3d_ushort4_param_0,
	.param .u64 writing_3d_ushort4_param_1,
	.param .u64 writing_3d_ushort4_param_2,
	.param .u64 writing_3d_ushort4_param_3,
	.param .u32 writing_3d_ushort4_param_4,
	.param .u32 writing_3d_ushort4_param_5,
	.param .u32 writing_3d_ushort4_param_6,
	.param .u32 writing_3d_ushort4_param_7,
	.param .u32 writing_3d_ushort4_param_8,
	.param .u32 writing_3d_ushort4_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<13>;
	.reg .f32 	%f<24>;
	.reg .b32 	%r<114>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_ushort4_param_0];
	ld.param.u64 	%rd3, [writing_3d_ushort4_param_1];
	ld.param.u64 	%rd4, [writing_3d_ushort4_param_2];
	ld.param.u64 	%rd5, [writing_3d_ushort4_param_3];
	ld.param.u32 	%r31, [writing_3d_ushort4_param_4];
	ld.param.u32 	%r32, [writing_3d_ushort4_param_5];
	ld.param.u32 	%r33, [writing_3d_ushort4_param_6];
	ld.param.u32 	%r34, [writing_3d_ushort4_param_7];
	ld.param.u32 	%r35, [writing_3d_ushort4_param_8];
	ld.param.u32 	%r36, [writing_3d_ushort4_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB81_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r111, %f13;
	cvt.rn.f32.s32	%f14, %r2;
	cvt.rzi.s32.f32	%r112, %f14;
	cvt.rn.f32.s32	%f15, %r3;
	cvt.rzi.s32.f32	%r113, %f15;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r111;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r111, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r112;
	setp.lt.s32	%p9, %r112, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r113;
	setp.lt.s32	%p11, %r113, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f20, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB81_2;
	bra.uni 	BB81_3;

BB81_2:
	mov.f32 	%f21, %f20;
	mov.f32 	%f22, %f20;
	mov.f32 	%f23, %f20;
	bra.uni 	BB81_9;

BB81_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB81_4:
	setp.ge.s32	%p13, %r8, %r111;
	setp.ge.s32	%p14, %r111, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r111, %r111, 0, %p15;
	@!%p15 bra 	BB81_4;
	bra.uni 	BB81_5;

BB81_5:
	setp.ge.s32	%p16, %r10, %r112;
	setp.ge.s32	%p17, %r112, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r112, %r112, 0, %p18;
	@!%p18 bra 	BB81_5;
	bra.uni 	BB81_6;

BB81_6:
	setp.ge.s32	%p19, %r12, %r113;
	setp.ge.s32	%p20, %r113, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r113, %r113, 0, %p21;
	@!%p21 bra 	BB81_6;
	bra.uni 	BB81_7;

BB81_7:
	setp.lt.s32	%p22, %r111, %r90;
	setp.le.s32	%p23, %r86, %r111;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r112;
	setp.lt.s32	%p26, %r112, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r113;
	setp.lt.s32	%p29, %r113, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f21, %f20;
	mov.f32 	%f22, %f20;
	mov.f32 	%f23, %f20;
	@!%p32 bra 	BB81_9;
	bra.uni 	BB81_8;

BB81_8:
	sub.s32 	%r102, %r111, %r94;
	sub.s32 	%r103, %r113, %r96;
	sub.s32 	%r104, %r112, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 8;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v4.u16 	{%rs1, %rs2, %rs3, %rs4}, [%rd9];
	cvt.rn.f32.u16	%f20, %rs1;
	cvt.rn.f32.u16	%f21, %rs2;
	cvt.rn.f32.u16	%f22, %rs3;
	cvt.rn.f32.u16	%f23, %rs4;

BB81_9:
	cvt.rzi.u32.f32	%r107, %f20;
	cvt.rzi.u32.f32	%r108, %f21;
	cvt.rzi.u32.f32	%r109, %f22;
	cvt.rzi.u32.f32	%r110, %f23;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 8;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.u16.u32	%rs9, %r110;
	cvt.u16.u32	%rs10, %r109;
	cvt.u16.u32	%rs11, %r108;
	cvt.u16.u32	%rs12, %r107;
	st.global.v4.u16 	[%rd12], {%rs12, %rs11, %rs10, %rs9};

BB81_10:
	ret;
}

	// .globl	writing_3d_int
.visible .entry writing_3d_int(
	.param .u64 writing_3d_int_param_0,
	.param .u64 writing_3d_int_param_1,
	.param .u64 writing_3d_int_param_2,
	.param .u64 writing_3d_int_param_3,
	.param .u32 writing_3d_int_param_4,
	.param .u32 writing_3d_int_param_5,
	.param .u32 writing_3d_int_param_6,
	.param .u32 writing_3d_int_param_7,
	.param .u32 writing_3d_int_param_8,
	.param .u32 writing_3d_int_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<112>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_int_param_0];
	ld.param.u64 	%rd3, [writing_3d_int_param_1];
	ld.param.u64 	%rd4, [writing_3d_int_param_2];
	ld.param.u64 	%rd5, [writing_3d_int_param_3];
	ld.param.u32 	%r31, [writing_3d_int_param_4];
	ld.param.u32 	%r32, [writing_3d_int_param_5];
	ld.param.u32 	%r33, [writing_3d_int_param_6];
	ld.param.u32 	%r34, [writing_3d_int_param_7];
	ld.param.u32 	%r35, [writing_3d_int_param_8];
	ld.param.u32 	%r36, [writing_3d_int_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB82_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r109, %f4;
	cvt.rn.f32.s32	%f5, %r2;
	cvt.rzi.s32.f32	%r110, %f5;
	cvt.rn.f32.s32	%f6, %r3;
	cvt.rzi.s32.f32	%r111, %f6;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r109;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r109, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r110;
	setp.lt.s32	%p9, %r110, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r111;
	setp.lt.s32	%p11, %r111, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f8, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB82_8;

	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB82_3:
	setp.ge.s32	%p13, %r8, %r109;
	setp.ge.s32	%p14, %r109, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r109, %r109, 0, %p15;
	@!%p15 bra 	BB82_3;
	bra.uni 	BB82_4;

BB82_4:
	setp.ge.s32	%p16, %r10, %r110;
	setp.ge.s32	%p17, %r110, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r110, %r110, 0, %p18;
	@!%p18 bra 	BB82_4;
	bra.uni 	BB82_5;

BB82_5:
	setp.ge.s32	%p19, %r12, %r111;
	setp.ge.s32	%p20, %r111, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r111, %r111, 0, %p21;
	@!%p21 bra 	BB82_5;
	bra.uni 	BB82_6;

BB82_6:
	setp.lt.s32	%p22, %r109, %r90;
	setp.le.s32	%p23, %r86, %r109;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r110;
	setp.lt.s32	%p26, %r110, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r111;
	setp.lt.s32	%p29, %r111, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	@!%p32 bra 	BB82_8;
	bra.uni 	BB82_7;

BB82_7:
	sub.s32 	%r102, %r109, %r94;
	sub.s32 	%r103, %r111, %r96;
	sub.s32 	%r104, %r110, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u32 	%r107, [%rd9];
	cvt.rn.f32.s32	%f8, %r107;

BB82_8:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 4;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.rzi.s32.f32	%r108, %f8;
	st.global.u32 	[%rd12], %r108;

BB82_9:
	ret;
}

	// .globl	writing_3d_int2
.visible .entry writing_3d_int2(
	.param .u64 writing_3d_int2_param_0,
	.param .u64 writing_3d_int2_param_1,
	.param .u64 writing_3d_int2_param_2,
	.param .u64 writing_3d_int2_param_3,
	.param .u32 writing_3d_int2_param_4,
	.param .u32 writing_3d_int2_param_5,
	.param .u32 writing_3d_int2_param_6,
	.param .u32 writing_3d_int2_param_7,
	.param .u32 writing_3d_int2_param_8,
	.param .u32 writing_3d_int2_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<116>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_int2_param_0];
	ld.param.u64 	%rd3, [writing_3d_int2_param_1];
	ld.param.u64 	%rd4, [writing_3d_int2_param_2];
	ld.param.u64 	%rd5, [writing_3d_int2_param_3];
	ld.param.u32 	%r31, [writing_3d_int2_param_4];
	ld.param.u32 	%r32, [writing_3d_int2_param_5];
	ld.param.u32 	%r33, [writing_3d_int2_param_6];
	ld.param.u32 	%r34, [writing_3d_int2_param_7];
	ld.param.u32 	%r35, [writing_3d_int2_param_8];
	ld.param.u32 	%r36, [writing_3d_int2_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB83_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r113, %f7;
	cvt.rn.f32.s32	%f8, %r2;
	cvt.rzi.s32.f32	%r114, %f8;
	cvt.rn.f32.s32	%f9, %r3;
	cvt.rzi.s32.f32	%r115, %f9;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r113;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r113, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r114;
	setp.lt.s32	%p9, %r114, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r115;
	setp.lt.s32	%p11, %r115, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f12, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB83_2;
	bra.uni 	BB83_3;

BB83_2:
	mov.f32 	%f13, %f12;
	bra.uni 	BB83_9;

BB83_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB83_4:
	setp.ge.s32	%p13, %r8, %r113;
	setp.ge.s32	%p14, %r113, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r113, %r113, 0, %p15;
	@!%p15 bra 	BB83_4;
	bra.uni 	BB83_5;

BB83_5:
	setp.ge.s32	%p16, %r10, %r114;
	setp.ge.s32	%p17, %r114, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r114, %r114, 0, %p18;
	@!%p18 bra 	BB83_5;
	bra.uni 	BB83_6;

BB83_6:
	setp.ge.s32	%p19, %r12, %r115;
	setp.ge.s32	%p20, %r115, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r115, %r115, 0, %p21;
	@!%p21 bra 	BB83_6;
	bra.uni 	BB83_7;

BB83_7:
	setp.lt.s32	%p22, %r113, %r90;
	setp.le.s32	%p23, %r86, %r113;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r114;
	setp.lt.s32	%p26, %r114, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r115;
	setp.lt.s32	%p29, %r115, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f13, %f12;
	@!%p32 bra 	BB83_9;
	bra.uni 	BB83_8;

BB83_8:
	sub.s32 	%r102, %r113, %r94;
	sub.s32 	%r103, %r115, %r96;
	sub.s32 	%r104, %r114, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 8;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.u32 	{%r107, %r108}, [%rd9];
	cvt.rn.f32.s32	%f12, %r107;
	cvt.rn.f32.s32	%f13, %r108;

BB83_9:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 8;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.rzi.s32.f32	%r111, %f13;
	cvt.rzi.s32.f32	%r112, %f12;
	st.global.v2.u32 	[%rd12], {%r112, %r111};

BB83_10:
	ret;
}

	// .globl	writing_3d_int3
.visible .entry writing_3d_int3(
	.param .u64 writing_3d_int3_param_0,
	.param .u64 writing_3d_int3_param_1,
	.param .u64 writing_3d_int3_param_2,
	.param .u64 writing_3d_int3_param_3,
	.param .u32 writing_3d_int3_param_4,
	.param .u32 writing_3d_int3_param_5,
	.param .u32 writing_3d_int3_param_6,
	.param .u32 writing_3d_int3_param_7,
	.param .u32 writing_3d_int3_param_8,
	.param .u32 writing_3d_int3_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<19>;
	.reg .b32 	%r<116>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_int3_param_0];
	ld.param.u64 	%rd3, [writing_3d_int3_param_1];
	ld.param.u64 	%rd4, [writing_3d_int3_param_2];
	ld.param.u64 	%rd5, [writing_3d_int3_param_3];
	ld.param.u32 	%r31, [writing_3d_int3_param_4];
	ld.param.u32 	%r32, [writing_3d_int3_param_5];
	ld.param.u32 	%r33, [writing_3d_int3_param_6];
	ld.param.u32 	%r34, [writing_3d_int3_param_7];
	ld.param.u32 	%r35, [writing_3d_int3_param_8];
	ld.param.u32 	%r36, [writing_3d_int3_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB84_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r113, %f10;
	cvt.rn.f32.s32	%f11, %r2;
	cvt.rzi.s32.f32	%r114, %f11;
	cvt.rn.f32.s32	%f12, %r3;
	cvt.rzi.s32.f32	%r115, %f12;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r113;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r113, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r114;
	setp.lt.s32	%p9, %r114, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r115;
	setp.lt.s32	%p11, %r115, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f16, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB84_2;
	bra.uni 	BB84_3;

BB84_2:
	mov.f32 	%f17, %f16;
	mov.f32 	%f18, %f16;
	bra.uni 	BB84_9;

BB84_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB84_4:
	setp.ge.s32	%p13, %r8, %r113;
	setp.ge.s32	%p14, %r113, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r113, %r113, 0, %p15;
	@!%p15 bra 	BB84_4;
	bra.uni 	BB84_5;

BB84_5:
	setp.ge.s32	%p16, %r10, %r114;
	setp.ge.s32	%p17, %r114, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r114, %r114, 0, %p18;
	@!%p18 bra 	BB84_5;
	bra.uni 	BB84_6;

BB84_6:
	setp.ge.s32	%p19, %r12, %r115;
	setp.ge.s32	%p20, %r115, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r115, %r115, 0, %p21;
	@!%p21 bra 	BB84_6;
	bra.uni 	BB84_7;

BB84_7:
	setp.lt.s32	%p22, %r113, %r90;
	setp.le.s32	%p23, %r86, %r113;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r114;
	setp.lt.s32	%p26, %r114, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r115;
	setp.lt.s32	%p29, %r115, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f17, %f16;
	mov.f32 	%f18, %f16;
	@!%p32 bra 	BB84_9;
	bra.uni 	BB84_8;

BB84_8:
	sub.s32 	%r102, %r113, %r94;
	sub.s32 	%r103, %r115, %r96;
	sub.s32 	%r104, %r114, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 12;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u32 	%r107, [%rd9+8];
	ld.global.u32 	%r108, [%rd9+4];
	ld.global.u32 	%r109, [%rd9];
	cvt.rn.f32.s32	%f16, %r109;
	cvt.rn.f32.s32	%f17, %r108;
	cvt.rn.f32.s32	%f18, %r107;

BB84_9:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 12;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.rzi.s32.f32	%r110, %f16;
	st.global.u32 	[%rd12], %r110;
	cvt.rzi.s32.f32	%r111, %f17;
	st.global.u32 	[%rd12+4], %r111;
	cvt.rzi.s32.f32	%r112, %f18;
	st.global.u32 	[%rd12+8], %r112;

BB84_10:
	ret;
}

	// .globl	writing_3d_int4
.visible .entry writing_3d_int4(
	.param .u64 writing_3d_int4_param_0,
	.param .u64 writing_3d_int4_param_1,
	.param .u64 writing_3d_int4_param_2,
	.param .u64 writing_3d_int4_param_3,
	.param .u32 writing_3d_int4_param_4,
	.param .u32 writing_3d_int4_param_5,
	.param .u32 writing_3d_int4_param_6,
	.param .u32 writing_3d_int4_param_7,
	.param .u32 writing_3d_int4_param_8,
	.param .u32 writing_3d_int4_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<24>;
	.reg .b32 	%r<122>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_int4_param_0];
	ld.param.u64 	%rd3, [writing_3d_int4_param_1];
	ld.param.u64 	%rd4, [writing_3d_int4_param_2];
	ld.param.u64 	%rd5, [writing_3d_int4_param_3];
	ld.param.u32 	%r31, [writing_3d_int4_param_4];
	ld.param.u32 	%r32, [writing_3d_int4_param_5];
	ld.param.u32 	%r33, [writing_3d_int4_param_6];
	ld.param.u32 	%r34, [writing_3d_int4_param_7];
	ld.param.u32 	%r35, [writing_3d_int4_param_8];
	ld.param.u32 	%r36, [writing_3d_int4_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB85_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r119, %f13;
	cvt.rn.f32.s32	%f14, %r2;
	cvt.rzi.s32.f32	%r120, %f14;
	cvt.rn.f32.s32	%f15, %r3;
	cvt.rzi.s32.f32	%r121, %f15;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r119;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r119, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r120;
	setp.lt.s32	%p9, %r120, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r121;
	setp.lt.s32	%p11, %r121, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f20, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB85_2;
	bra.uni 	BB85_3;

BB85_2:
	mov.f32 	%f21, %f20;
	mov.f32 	%f22, %f20;
	mov.f32 	%f23, %f20;
	bra.uni 	BB85_9;

BB85_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB85_4:
	setp.ge.s32	%p13, %r8, %r119;
	setp.ge.s32	%p14, %r119, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r119, %r119, 0, %p15;
	@!%p15 bra 	BB85_4;
	bra.uni 	BB85_5;

BB85_5:
	setp.ge.s32	%p16, %r10, %r120;
	setp.ge.s32	%p17, %r120, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r120, %r120, 0, %p18;
	@!%p18 bra 	BB85_5;
	bra.uni 	BB85_6;

BB85_6:
	setp.ge.s32	%p19, %r12, %r121;
	setp.ge.s32	%p20, %r121, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r121, %r121, 0, %p21;
	@!%p21 bra 	BB85_6;
	bra.uni 	BB85_7;

BB85_7:
	setp.lt.s32	%p22, %r119, %r90;
	setp.le.s32	%p23, %r86, %r119;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r120;
	setp.lt.s32	%p26, %r120, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r121;
	setp.lt.s32	%p29, %r121, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f21, %f20;
	mov.f32 	%f22, %f20;
	mov.f32 	%f23, %f20;
	@!%p32 bra 	BB85_9;
	bra.uni 	BB85_8;

BB85_8:
	sub.s32 	%r102, %r119, %r94;
	sub.s32 	%r103, %r121, %r96;
	sub.s32 	%r104, %r120, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 16;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v4.u32 	{%r107, %r108, %r109, %r110}, [%rd9];
	cvt.rn.f32.s32	%f20, %r107;
	cvt.rn.f32.s32	%f21, %r108;
	cvt.rn.f32.s32	%f22, %r109;
	cvt.rn.f32.s32	%f23, %r110;

BB85_9:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 16;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.rzi.s32.f32	%r115, %f23;
	cvt.rzi.s32.f32	%r116, %f22;
	cvt.rzi.s32.f32	%r117, %f21;
	cvt.rzi.s32.f32	%r118, %f20;
	st.global.v4.u32 	[%rd12], {%r118, %r117, %r116, %r115};

BB85_10:
	ret;
}

	// .globl	writing_3d_uint
.visible .entry writing_3d_uint(
	.param .u64 writing_3d_uint_param_0,
	.param .u64 writing_3d_uint_param_1,
	.param .u64 writing_3d_uint_param_2,
	.param .u64 writing_3d_uint_param_3,
	.param .u32 writing_3d_uint_param_4,
	.param .u32 writing_3d_uint_param_5,
	.param .u32 writing_3d_uint_param_6,
	.param .u32 writing_3d_uint_param_7,
	.param .u32 writing_3d_uint_param_8,
	.param .u32 writing_3d_uint_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<112>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_uint_param_0];
	ld.param.u64 	%rd3, [writing_3d_uint_param_1];
	ld.param.u64 	%rd4, [writing_3d_uint_param_2];
	ld.param.u64 	%rd5, [writing_3d_uint_param_3];
	ld.param.u32 	%r31, [writing_3d_uint_param_4];
	ld.param.u32 	%r32, [writing_3d_uint_param_5];
	ld.param.u32 	%r33, [writing_3d_uint_param_6];
	ld.param.u32 	%r34, [writing_3d_uint_param_7];
	ld.param.u32 	%r35, [writing_3d_uint_param_8];
	ld.param.u32 	%r36, [writing_3d_uint_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB86_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r109, %f4;
	cvt.rn.f32.s32	%f5, %r2;
	cvt.rzi.s32.f32	%r110, %f5;
	cvt.rn.f32.s32	%f6, %r3;
	cvt.rzi.s32.f32	%r111, %f6;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r109;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r109, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r110;
	setp.lt.s32	%p9, %r110, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r111;
	setp.lt.s32	%p11, %r111, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f8, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB86_8;

	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB86_3:
	setp.ge.s32	%p13, %r8, %r109;
	setp.ge.s32	%p14, %r109, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r109, %r109, 0, %p15;
	@!%p15 bra 	BB86_3;
	bra.uni 	BB86_4;

BB86_4:
	setp.ge.s32	%p16, %r10, %r110;
	setp.ge.s32	%p17, %r110, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r110, %r110, 0, %p18;
	@!%p18 bra 	BB86_4;
	bra.uni 	BB86_5;

BB86_5:
	setp.ge.s32	%p19, %r12, %r111;
	setp.ge.s32	%p20, %r111, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r111, %r111, 0, %p21;
	@!%p21 bra 	BB86_5;
	bra.uni 	BB86_6;

BB86_6:
	setp.lt.s32	%p22, %r109, %r90;
	setp.le.s32	%p23, %r86, %r109;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r110;
	setp.lt.s32	%p26, %r110, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r111;
	setp.lt.s32	%p29, %r111, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	@!%p32 bra 	BB86_8;
	bra.uni 	BB86_7;

BB86_7:
	sub.s32 	%r102, %r109, %r94;
	sub.s32 	%r103, %r111, %r96;
	sub.s32 	%r104, %r110, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u32 	%r107, [%rd9];
	cvt.rn.f32.u32	%f8, %r107;

BB86_8:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 4;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.rzi.u32.f32	%r108, %f8;
	st.global.u32 	[%rd12], %r108;

BB86_9:
	ret;
}

	// .globl	writing_3d_uint2
.visible .entry writing_3d_uint2(
	.param .u64 writing_3d_uint2_param_0,
	.param .u64 writing_3d_uint2_param_1,
	.param .u64 writing_3d_uint2_param_2,
	.param .u64 writing_3d_uint2_param_3,
	.param .u32 writing_3d_uint2_param_4,
	.param .u32 writing_3d_uint2_param_5,
	.param .u32 writing_3d_uint2_param_6,
	.param .u32 writing_3d_uint2_param_7,
	.param .u32 writing_3d_uint2_param_8,
	.param .u32 writing_3d_uint2_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<116>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_uint2_param_0];
	ld.param.u64 	%rd3, [writing_3d_uint2_param_1];
	ld.param.u64 	%rd4, [writing_3d_uint2_param_2];
	ld.param.u64 	%rd5, [writing_3d_uint2_param_3];
	ld.param.u32 	%r31, [writing_3d_uint2_param_4];
	ld.param.u32 	%r32, [writing_3d_uint2_param_5];
	ld.param.u32 	%r33, [writing_3d_uint2_param_6];
	ld.param.u32 	%r34, [writing_3d_uint2_param_7];
	ld.param.u32 	%r35, [writing_3d_uint2_param_8];
	ld.param.u32 	%r36, [writing_3d_uint2_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB87_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r113, %f7;
	cvt.rn.f32.s32	%f8, %r2;
	cvt.rzi.s32.f32	%r114, %f8;
	cvt.rn.f32.s32	%f9, %r3;
	cvt.rzi.s32.f32	%r115, %f9;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r113;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r113, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r114;
	setp.lt.s32	%p9, %r114, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r115;
	setp.lt.s32	%p11, %r115, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f12, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB87_2;
	bra.uni 	BB87_3;

BB87_2:
	mov.f32 	%f13, %f12;
	bra.uni 	BB87_9;

BB87_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB87_4:
	setp.ge.s32	%p13, %r8, %r113;
	setp.ge.s32	%p14, %r113, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r113, %r113, 0, %p15;
	@!%p15 bra 	BB87_4;
	bra.uni 	BB87_5;

BB87_5:
	setp.ge.s32	%p16, %r10, %r114;
	setp.ge.s32	%p17, %r114, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r114, %r114, 0, %p18;
	@!%p18 bra 	BB87_5;
	bra.uni 	BB87_6;

BB87_6:
	setp.ge.s32	%p19, %r12, %r115;
	setp.ge.s32	%p20, %r115, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r115, %r115, 0, %p21;
	@!%p21 bra 	BB87_6;
	bra.uni 	BB87_7;

BB87_7:
	setp.lt.s32	%p22, %r113, %r90;
	setp.le.s32	%p23, %r86, %r113;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r114;
	setp.lt.s32	%p26, %r114, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r115;
	setp.lt.s32	%p29, %r115, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f13, %f12;
	@!%p32 bra 	BB87_9;
	bra.uni 	BB87_8;

BB87_8:
	sub.s32 	%r102, %r113, %r94;
	sub.s32 	%r103, %r115, %r96;
	sub.s32 	%r104, %r114, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 8;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.u32 	{%r107, %r108}, [%rd9];
	cvt.rn.f32.u32	%f12, %r107;
	cvt.rn.f32.u32	%f13, %r108;

BB87_9:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 8;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.rzi.u32.f32	%r111, %f13;
	cvt.rzi.u32.f32	%r112, %f12;
	st.global.v2.u32 	[%rd12], {%r112, %r111};

BB87_10:
	ret;
}

	// .globl	writing_3d_uint3
.visible .entry writing_3d_uint3(
	.param .u64 writing_3d_uint3_param_0,
	.param .u64 writing_3d_uint3_param_1,
	.param .u64 writing_3d_uint3_param_2,
	.param .u64 writing_3d_uint3_param_3,
	.param .u32 writing_3d_uint3_param_4,
	.param .u32 writing_3d_uint3_param_5,
	.param .u32 writing_3d_uint3_param_6,
	.param .u32 writing_3d_uint3_param_7,
	.param .u32 writing_3d_uint3_param_8,
	.param .u32 writing_3d_uint3_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<19>;
	.reg .b32 	%r<116>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_uint3_param_0];
	ld.param.u64 	%rd3, [writing_3d_uint3_param_1];
	ld.param.u64 	%rd4, [writing_3d_uint3_param_2];
	ld.param.u64 	%rd5, [writing_3d_uint3_param_3];
	ld.param.u32 	%r31, [writing_3d_uint3_param_4];
	ld.param.u32 	%r32, [writing_3d_uint3_param_5];
	ld.param.u32 	%r33, [writing_3d_uint3_param_6];
	ld.param.u32 	%r34, [writing_3d_uint3_param_7];
	ld.param.u32 	%r35, [writing_3d_uint3_param_8];
	ld.param.u32 	%r36, [writing_3d_uint3_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB88_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r113, %f10;
	cvt.rn.f32.s32	%f11, %r2;
	cvt.rzi.s32.f32	%r114, %f11;
	cvt.rn.f32.s32	%f12, %r3;
	cvt.rzi.s32.f32	%r115, %f12;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r113;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r113, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r114;
	setp.lt.s32	%p9, %r114, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r115;
	setp.lt.s32	%p11, %r115, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f16, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB88_2;
	bra.uni 	BB88_3;

BB88_2:
	mov.f32 	%f17, %f16;
	mov.f32 	%f18, %f16;
	bra.uni 	BB88_9;

BB88_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB88_4:
	setp.ge.s32	%p13, %r8, %r113;
	setp.ge.s32	%p14, %r113, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r113, %r113, 0, %p15;
	@!%p15 bra 	BB88_4;
	bra.uni 	BB88_5;

BB88_5:
	setp.ge.s32	%p16, %r10, %r114;
	setp.ge.s32	%p17, %r114, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r114, %r114, 0, %p18;
	@!%p18 bra 	BB88_5;
	bra.uni 	BB88_6;

BB88_6:
	setp.ge.s32	%p19, %r12, %r115;
	setp.ge.s32	%p20, %r115, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r115, %r115, 0, %p21;
	@!%p21 bra 	BB88_6;
	bra.uni 	BB88_7;

BB88_7:
	setp.lt.s32	%p22, %r113, %r90;
	setp.le.s32	%p23, %r86, %r113;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r114;
	setp.lt.s32	%p26, %r114, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r115;
	setp.lt.s32	%p29, %r115, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f17, %f16;
	mov.f32 	%f18, %f16;
	@!%p32 bra 	BB88_9;
	bra.uni 	BB88_8;

BB88_8:
	sub.s32 	%r102, %r113, %r94;
	sub.s32 	%r103, %r115, %r96;
	sub.s32 	%r104, %r114, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 12;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u32 	%r107, [%rd9+8];
	ld.global.u32 	%r108, [%rd9+4];
	ld.global.u32 	%r109, [%rd9];
	cvt.rn.f32.u32	%f16, %r109;
	cvt.rn.f32.u32	%f17, %r108;
	cvt.rn.f32.u32	%f18, %r107;

BB88_9:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 12;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.rzi.u32.f32	%r110, %f16;
	st.global.u32 	[%rd12], %r110;
	cvt.rzi.u32.f32	%r111, %f17;
	st.global.u32 	[%rd12+4], %r111;
	cvt.rzi.u32.f32	%r112, %f18;
	st.global.u32 	[%rd12+8], %r112;

BB88_10:
	ret;
}

	// .globl	writing_3d_uint4
.visible .entry writing_3d_uint4(
	.param .u64 writing_3d_uint4_param_0,
	.param .u64 writing_3d_uint4_param_1,
	.param .u64 writing_3d_uint4_param_2,
	.param .u64 writing_3d_uint4_param_3,
	.param .u32 writing_3d_uint4_param_4,
	.param .u32 writing_3d_uint4_param_5,
	.param .u32 writing_3d_uint4_param_6,
	.param .u32 writing_3d_uint4_param_7,
	.param .u32 writing_3d_uint4_param_8,
	.param .u32 writing_3d_uint4_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<24>;
	.reg .b32 	%r<122>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_uint4_param_0];
	ld.param.u64 	%rd3, [writing_3d_uint4_param_1];
	ld.param.u64 	%rd4, [writing_3d_uint4_param_2];
	ld.param.u64 	%rd5, [writing_3d_uint4_param_3];
	ld.param.u32 	%r31, [writing_3d_uint4_param_4];
	ld.param.u32 	%r32, [writing_3d_uint4_param_5];
	ld.param.u32 	%r33, [writing_3d_uint4_param_6];
	ld.param.u32 	%r34, [writing_3d_uint4_param_7];
	ld.param.u32 	%r35, [writing_3d_uint4_param_8];
	ld.param.u32 	%r36, [writing_3d_uint4_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB89_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r119, %f13;
	cvt.rn.f32.s32	%f14, %r2;
	cvt.rzi.s32.f32	%r120, %f14;
	cvt.rn.f32.s32	%f15, %r3;
	cvt.rzi.s32.f32	%r121, %f15;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r119;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r119, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r120;
	setp.lt.s32	%p9, %r120, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r121;
	setp.lt.s32	%p11, %r121, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f20, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB89_2;
	bra.uni 	BB89_3;

BB89_2:
	mov.f32 	%f21, %f20;
	mov.f32 	%f22, %f20;
	mov.f32 	%f23, %f20;
	bra.uni 	BB89_9;

BB89_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB89_4:
	setp.ge.s32	%p13, %r8, %r119;
	setp.ge.s32	%p14, %r119, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r119, %r119, 0, %p15;
	@!%p15 bra 	BB89_4;
	bra.uni 	BB89_5;

BB89_5:
	setp.ge.s32	%p16, %r10, %r120;
	setp.ge.s32	%p17, %r120, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r120, %r120, 0, %p18;
	@!%p18 bra 	BB89_5;
	bra.uni 	BB89_6;

BB89_6:
	setp.ge.s32	%p19, %r12, %r121;
	setp.ge.s32	%p20, %r121, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r121, %r121, 0, %p21;
	@!%p21 bra 	BB89_6;
	bra.uni 	BB89_7;

BB89_7:
	setp.lt.s32	%p22, %r119, %r90;
	setp.le.s32	%p23, %r86, %r119;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r120;
	setp.lt.s32	%p26, %r120, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r121;
	setp.lt.s32	%p29, %r121, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f21, %f20;
	mov.f32 	%f22, %f20;
	mov.f32 	%f23, %f20;
	@!%p32 bra 	BB89_9;
	bra.uni 	BB89_8;

BB89_8:
	sub.s32 	%r102, %r119, %r94;
	sub.s32 	%r103, %r121, %r96;
	sub.s32 	%r104, %r120, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 16;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v4.u32 	{%r107, %r108, %r109, %r110}, [%rd9];
	cvt.rn.f32.u32	%f20, %r107;
	cvt.rn.f32.u32	%f21, %r108;
	cvt.rn.f32.u32	%f22, %r109;
	cvt.rn.f32.u32	%f23, %r110;

BB89_9:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 16;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.rzi.u32.f32	%r115, %f23;
	cvt.rzi.u32.f32	%r116, %f22;
	cvt.rzi.u32.f32	%r117, %f21;
	cvt.rzi.u32.f32	%r118, %f20;
	st.global.v4.u32 	[%rd12], {%r118, %r117, %r116, %r115};

BB89_10:
	ret;
}

	// .globl	writing_3d_float
.visible .entry writing_3d_float(
	.param .u64 writing_3d_float_param_0,
	.param .u64 writing_3d_float_param_1,
	.param .u64 writing_3d_float_param_2,
	.param .u64 writing_3d_float_param_3,
	.param .u32 writing_3d_float_param_4,
	.param .u32 writing_3d_float_param_5,
	.param .u32 writing_3d_float_param_6,
	.param .u32 writing_3d_float_param_7,
	.param .u32 writing_3d_float_param_8,
	.param .u32 writing_3d_float_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<110>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_float_param_0];
	ld.param.u64 	%rd3, [writing_3d_float_param_1];
	ld.param.u64 	%rd4, [writing_3d_float_param_2];
	ld.param.u64 	%rd5, [writing_3d_float_param_3];
	ld.param.u32 	%r31, [writing_3d_float_param_4];
	ld.param.u32 	%r32, [writing_3d_float_param_5];
	ld.param.u32 	%r33, [writing_3d_float_param_6];
	ld.param.u32 	%r34, [writing_3d_float_param_7];
	ld.param.u32 	%r35, [writing_3d_float_param_8];
	ld.param.u32 	%r36, [writing_3d_float_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB90_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f4, %r1;
	cvt.rzi.s32.f32	%r107, %f4;
	cvt.rn.f32.s32	%f5, %r2;
	cvt.rzi.s32.f32	%r108, %f5;
	cvt.rn.f32.s32	%f6, %r3;
	cvt.rzi.s32.f32	%r109, %f6;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r107;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r107, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r108;
	setp.lt.s32	%p9, %r108, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r109;
	setp.lt.s32	%p11, %r109, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f8, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB90_8;

	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB90_3:
	setp.ge.s32	%p13, %r8, %r107;
	setp.ge.s32	%p14, %r107, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r107, %r107, 0, %p15;
	@!%p15 bra 	BB90_3;
	bra.uni 	BB90_4;

BB90_4:
	setp.ge.s32	%p16, %r10, %r108;
	setp.ge.s32	%p17, %r108, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r108, %r108, 0, %p18;
	@!%p18 bra 	BB90_4;
	bra.uni 	BB90_5;

BB90_5:
	setp.ge.s32	%p19, %r12, %r109;
	setp.ge.s32	%p20, %r109, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r109, %r109, 0, %p21;
	@!%p21 bra 	BB90_5;
	bra.uni 	BB90_6;

BB90_6:
	setp.lt.s32	%p22, %r107, %r90;
	setp.le.s32	%p23, %r86, %r107;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r108;
	setp.lt.s32	%p26, %r108, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r109;
	setp.lt.s32	%p29, %r109, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	@!%p32 bra 	BB90_8;
	bra.uni 	BB90_7;

BB90_7:
	sub.s32 	%r102, %r107, %r94;
	sub.s32 	%r103, %r109, %r96;
	sub.s32 	%r104, %r108, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.f32 	%f8, [%rd9];

BB90_8:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 4;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.f32 	[%rd12], %f8;

BB90_9:
	ret;
}

	// .globl	writing_3d_float2
.visible .entry writing_3d_float2(
	.param .u64 writing_3d_float2_param_0,
	.param .u64 writing_3d_float2_param_1,
	.param .u64 writing_3d_float2_param_2,
	.param .u64 writing_3d_float2_param_3,
	.param .u32 writing_3d_float2_param_4,
	.param .u32 writing_3d_float2_param_5,
	.param .u32 writing_3d_float2_param_6,
	.param .u32 writing_3d_float2_param_7,
	.param .u32 writing_3d_float2_param_8,
	.param .u32 writing_3d_float2_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<16>;
	.reg .b32 	%r<110>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_float2_param_0];
	ld.param.u64 	%rd3, [writing_3d_float2_param_1];
	ld.param.u64 	%rd4, [writing_3d_float2_param_2];
	ld.param.u64 	%rd5, [writing_3d_float2_param_3];
	ld.param.u32 	%r31, [writing_3d_float2_param_4];
	ld.param.u32 	%r32, [writing_3d_float2_param_5];
	ld.param.u32 	%r33, [writing_3d_float2_param_6];
	ld.param.u32 	%r34, [writing_3d_float2_param_7];
	ld.param.u32 	%r35, [writing_3d_float2_param_8];
	ld.param.u32 	%r36, [writing_3d_float2_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB91_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f7, %r1;
	cvt.rzi.s32.f32	%r107, %f7;
	cvt.rn.f32.s32	%f8, %r2;
	cvt.rzi.s32.f32	%r108, %f8;
	cvt.rn.f32.s32	%f9, %r3;
	cvt.rzi.s32.f32	%r109, %f9;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r107;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r107, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r108;
	setp.lt.s32	%p9, %r108, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r109;
	setp.lt.s32	%p11, %r109, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f14, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB91_2;
	bra.uni 	BB91_3;

BB91_2:
	mov.f32 	%f15, %f14;
	bra.uni 	BB91_9;

BB91_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB91_4:
	setp.ge.s32	%p13, %r8, %r107;
	setp.ge.s32	%p14, %r107, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r107, %r107, 0, %p15;
	@!%p15 bra 	BB91_4;
	bra.uni 	BB91_5;

BB91_5:
	setp.ge.s32	%p16, %r10, %r108;
	setp.ge.s32	%p17, %r108, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r108, %r108, 0, %p18;
	@!%p18 bra 	BB91_5;
	bra.uni 	BB91_6;

BB91_6:
	setp.ge.s32	%p19, %r12, %r109;
	setp.ge.s32	%p20, %r109, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r109, %r109, 0, %p21;
	@!%p21 bra 	BB91_6;
	bra.uni 	BB91_7;

BB91_7:
	setp.lt.s32	%p22, %r107, %r90;
	setp.le.s32	%p23, %r86, %r107;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r108;
	setp.lt.s32	%p26, %r108, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r109;
	setp.lt.s32	%p29, %r109, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f15, %f14;
	@!%p32 bra 	BB91_9;
	bra.uni 	BB91_8;

BB91_8:
	sub.s32 	%r102, %r107, %r94;
	sub.s32 	%r103, %r109, %r96;
	sub.s32 	%r104, %r108, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 8;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.f32 	{%f14, %f15}, [%rd9];

BB91_9:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 8;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.v2.f32 	[%rd12], {%f14, %f15};

BB91_10:
	ret;
}

	// .globl	writing_3d_float3
.visible .entry writing_3d_float3(
	.param .u64 writing_3d_float3_param_0,
	.param .u64 writing_3d_float3_param_1,
	.param .u64 writing_3d_float3_param_2,
	.param .u64 writing_3d_float3_param_3,
	.param .u32 writing_3d_float3_param_4,
	.param .u32 writing_3d_float3_param_5,
	.param .u32 writing_3d_float3_param_6,
	.param .u32 writing_3d_float3_param_7,
	.param .u32 writing_3d_float3_param_8,
	.param .u32 writing_3d_float3_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<19>;
	.reg .b32 	%r<110>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_float3_param_0];
	ld.param.u64 	%rd3, [writing_3d_float3_param_1];
	ld.param.u64 	%rd4, [writing_3d_float3_param_2];
	ld.param.u64 	%rd5, [writing_3d_float3_param_3];
	ld.param.u32 	%r31, [writing_3d_float3_param_4];
	ld.param.u32 	%r32, [writing_3d_float3_param_5];
	ld.param.u32 	%r33, [writing_3d_float3_param_6];
	ld.param.u32 	%r34, [writing_3d_float3_param_7];
	ld.param.u32 	%r35, [writing_3d_float3_param_8];
	ld.param.u32 	%r36, [writing_3d_float3_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB92_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f10, %r1;
	cvt.rzi.s32.f32	%r107, %f10;
	cvt.rn.f32.s32	%f11, %r2;
	cvt.rzi.s32.f32	%r108, %f11;
	cvt.rn.f32.s32	%f12, %r3;
	cvt.rzi.s32.f32	%r109, %f12;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r107;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r107, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r108;
	setp.lt.s32	%p9, %r108, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r109;
	setp.lt.s32	%p11, %r109, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f16, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB92_2;
	bra.uni 	BB92_3;

BB92_2:
	mov.f32 	%f17, %f16;
	mov.f32 	%f18, %f16;
	bra.uni 	BB92_9;

BB92_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB92_4:
	setp.ge.s32	%p13, %r8, %r107;
	setp.ge.s32	%p14, %r107, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r107, %r107, 0, %p15;
	@!%p15 bra 	BB92_4;
	bra.uni 	BB92_5;

BB92_5:
	setp.ge.s32	%p16, %r10, %r108;
	setp.ge.s32	%p17, %r108, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r108, %r108, 0, %p18;
	@!%p18 bra 	BB92_5;
	bra.uni 	BB92_6;

BB92_6:
	setp.ge.s32	%p19, %r12, %r109;
	setp.ge.s32	%p20, %r109, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r109, %r109, 0, %p21;
	@!%p21 bra 	BB92_6;
	bra.uni 	BB92_7;

BB92_7:
	setp.lt.s32	%p22, %r107, %r90;
	setp.le.s32	%p23, %r86, %r107;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r108;
	setp.lt.s32	%p26, %r108, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r109;
	setp.lt.s32	%p29, %r109, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f17, %f16;
	mov.f32 	%f18, %f16;
	@!%p32 bra 	BB92_9;
	bra.uni 	BB92_8;

BB92_8:
	sub.s32 	%r102, %r107, %r94;
	sub.s32 	%r103, %r109, %r96;
	sub.s32 	%r104, %r108, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 12;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.f32 	%f16, [%rd9];
	ld.global.f32 	%f17, [%rd9+4];
	ld.global.f32 	%f18, [%rd9+8];

BB92_9:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 12;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.f32 	[%rd12], %f16;
	st.global.f32 	[%rd12+4], %f17;
	st.global.f32 	[%rd12+8], %f18;

BB92_10:
	ret;
}

	// .globl	writing_3d_float4
.visible .entry writing_3d_float4(
	.param .u64 writing_3d_float4_param_0,
	.param .u64 writing_3d_float4_param_1,
	.param .u64 writing_3d_float4_param_2,
	.param .u64 writing_3d_float4_param_3,
	.param .u32 writing_3d_float4_param_4,
	.param .u32 writing_3d_float4_param_5,
	.param .u32 writing_3d_float4_param_6,
	.param .u32 writing_3d_float4_param_7,
	.param .u32 writing_3d_float4_param_8,
	.param .u32 writing_3d_float4_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<28>;
	.reg .b32 	%r<110>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_float4_param_0];
	ld.param.u64 	%rd3, [writing_3d_float4_param_1];
	ld.param.u64 	%rd4, [writing_3d_float4_param_2];
	ld.param.u64 	%rd5, [writing_3d_float4_param_3];
	ld.param.u32 	%r31, [writing_3d_float4_param_4];
	ld.param.u32 	%r32, [writing_3d_float4_param_5];
	ld.param.u32 	%r33, [writing_3d_float4_param_6];
	ld.param.u32 	%r34, [writing_3d_float4_param_7];
	ld.param.u32 	%r35, [writing_3d_float4_param_8];
	ld.param.u32 	%r36, [writing_3d_float4_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB93_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f13, %r1;
	cvt.rzi.s32.f32	%r107, %f13;
	cvt.rn.f32.s32	%f14, %r2;
	cvt.rzi.s32.f32	%r108, %f14;
	cvt.rn.f32.s32	%f15, %r3;
	cvt.rzi.s32.f32	%r109, %f15;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r107;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r107, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r108;
	setp.lt.s32	%p9, %r108, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r109;
	setp.lt.s32	%p11, %r109, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f32 	%f24, 0f00000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB93_2;
	bra.uni 	BB93_3;

BB93_2:
	mov.f32 	%f25, %f24;
	mov.f32 	%f26, %f24;
	mov.f32 	%f27, %f24;
	bra.uni 	BB93_9;

BB93_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB93_4:
	setp.ge.s32	%p13, %r8, %r107;
	setp.ge.s32	%p14, %r107, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r107, %r107, 0, %p15;
	@!%p15 bra 	BB93_4;
	bra.uni 	BB93_5;

BB93_5:
	setp.ge.s32	%p16, %r10, %r108;
	setp.ge.s32	%p17, %r108, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r108, %r108, 0, %p18;
	@!%p18 bra 	BB93_5;
	bra.uni 	BB93_6;

BB93_6:
	setp.ge.s32	%p19, %r12, %r109;
	setp.ge.s32	%p20, %r109, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r109, %r109, 0, %p21;
	@!%p21 bra 	BB93_6;
	bra.uni 	BB93_7;

BB93_7:
	setp.lt.s32	%p22, %r107, %r90;
	setp.le.s32	%p23, %r86, %r107;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r108;
	setp.lt.s32	%p26, %r108, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r109;
	setp.lt.s32	%p29, %r109, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f25, %f24;
	mov.f32 	%f26, %f24;
	mov.f32 	%f27, %f24;
	@!%p32 bra 	BB93_9;
	bra.uni 	BB93_8;

BB93_8:
	sub.s32 	%r102, %r107, %r94;
	sub.s32 	%r103, %r109, %r96;
	sub.s32 	%r104, %r108, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 16;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v4.f32 	{%f24, %f25, %f26, %f27}, [%rd9];

BB93_9:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 16;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.v4.f32 	[%rd12], {%f24, %f25, %f26, %f27};

BB93_10:
	ret;
}

	// .globl	writing_3d_double
.visible .entry writing_3d_double(
	.param .u64 writing_3d_double_param_0,
	.param .u64 writing_3d_double_param_1,
	.param .u64 writing_3d_double_param_2,
	.param .u64 writing_3d_double_param_3,
	.param .u32 writing_3d_double_param_4,
	.param .u32 writing_3d_double_param_5,
	.param .u32 writing_3d_double_param_6,
	.param .u32 writing_3d_double_param_7,
	.param .u32 writing_3d_double_param_8,
	.param .u32 writing_3d_double_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<110>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_double_param_0];
	ld.param.u64 	%rd3, [writing_3d_double_param_1];
	ld.param.u64 	%rd4, [writing_3d_double_param_2];
	ld.param.u64 	%rd5, [writing_3d_double_param_3];
	ld.param.u32 	%r31, [writing_3d_double_param_4];
	ld.param.u32 	%r32, [writing_3d_double_param_5];
	ld.param.u32 	%r33, [writing_3d_double_param_6];
	ld.param.u32 	%r34, [writing_3d_double_param_7];
	ld.param.u32 	%r35, [writing_3d_double_param_8];
	ld.param.u32 	%r36, [writing_3d_double_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB94_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f1, %r1;
	cvt.rzi.s32.f32	%r107, %f1;
	cvt.rn.f32.s32	%f2, %r2;
	cvt.rzi.s32.f32	%r108, %f2;
	cvt.rn.f32.s32	%f3, %r3;
	cvt.rzi.s32.f32	%r109, %f3;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r107;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r107, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r108;
	setp.lt.s32	%p9, %r108, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r109;
	setp.lt.s32	%p11, %r109, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f64 	%fd6, 0d0000000000000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB94_8;

	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB94_3:
	setp.ge.s32	%p13, %r8, %r107;
	setp.ge.s32	%p14, %r107, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r107, %r107, 0, %p15;
	@!%p15 bra 	BB94_3;
	bra.uni 	BB94_4;

BB94_4:
	setp.ge.s32	%p16, %r10, %r108;
	setp.ge.s32	%p17, %r108, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r108, %r108, 0, %p18;
	@!%p18 bra 	BB94_4;
	bra.uni 	BB94_5;

BB94_5:
	setp.ge.s32	%p19, %r12, %r109;
	setp.ge.s32	%p20, %r109, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r109, %r109, 0, %p21;
	@!%p21 bra 	BB94_5;
	bra.uni 	BB94_6;

BB94_6:
	setp.lt.s32	%p22, %r107, %r90;
	setp.le.s32	%p23, %r86, %r107;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r108;
	setp.lt.s32	%p26, %r108, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r109;
	setp.lt.s32	%p29, %r109, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	@!%p32 bra 	BB94_8;
	bra.uni 	BB94_7;

BB94_7:
	sub.s32 	%r102, %r107, %r94;
	sub.s32 	%r103, %r109, %r96;
	sub.s32 	%r104, %r108, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 8;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.f64 	%fd5, [%rd9];
	cvt.rn.f32.f64	%f4, %fd5;
	cvt.f64.f32	%fd6, %f4;

BB94_8:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 8;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.f64 	[%rd12], %fd6;

BB94_9:
	ret;
}

	// .globl	writing_3d_double2
.visible .entry writing_3d_double2(
	.param .u64 writing_3d_double2_param_0,
	.param .u64 writing_3d_double2_param_1,
	.param .u64 writing_3d_double2_param_2,
	.param .u64 writing_3d_double2_param_3,
	.param .u32 writing_3d_double2_param_4,
	.param .u32 writing_3d_double2_param_5,
	.param .u32 writing_3d_double2_param_6,
	.param .u32 writing_3d_double2_param_7,
	.param .u32 writing_3d_double2_param_8,
	.param .u32 writing_3d_double2_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<6>;
	.reg .b32 	%r<110>;
	.reg .f64 	%fd<15>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_double2_param_0];
	ld.param.u64 	%rd3, [writing_3d_double2_param_1];
	ld.param.u64 	%rd4, [writing_3d_double2_param_2];
	ld.param.u64 	%rd5, [writing_3d_double2_param_3];
	ld.param.u32 	%r31, [writing_3d_double2_param_4];
	ld.param.u32 	%r32, [writing_3d_double2_param_5];
	ld.param.u32 	%r33, [writing_3d_double2_param_6];
	ld.param.u32 	%r34, [writing_3d_double2_param_7];
	ld.param.u32 	%r35, [writing_3d_double2_param_8];
	ld.param.u32 	%r36, [writing_3d_double2_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB95_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f1, %r1;
	cvt.rzi.s32.f32	%r107, %f1;
	cvt.rn.f32.s32	%f2, %r2;
	cvt.rzi.s32.f32	%r108, %f2;
	cvt.rn.f32.s32	%f3, %r3;
	cvt.rzi.s32.f32	%r109, %f3;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r107;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r107, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r108;
	setp.lt.s32	%p9, %r108, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r109;
	setp.lt.s32	%p11, %r109, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f64 	%fd13, 0d0000000000000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB95_2;
	bra.uni 	BB95_3;

BB95_2:
	mov.f64 	%fd14, %fd13;
	bra.uni 	BB95_9;

BB95_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB95_4:
	setp.ge.s32	%p13, %r8, %r107;
	setp.ge.s32	%p14, %r107, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r107, %r107, 0, %p15;
	@!%p15 bra 	BB95_4;
	bra.uni 	BB95_5;

BB95_5:
	setp.ge.s32	%p16, %r10, %r108;
	setp.ge.s32	%p17, %r108, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r108, %r108, 0, %p18;
	@!%p18 bra 	BB95_5;
	bra.uni 	BB95_6;

BB95_6:
	setp.ge.s32	%p19, %r12, %r109;
	setp.ge.s32	%p20, %r109, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r109, %r109, 0, %p21;
	@!%p21 bra 	BB95_6;
	bra.uni 	BB95_7;

BB95_7:
	setp.lt.s32	%p22, %r107, %r90;
	setp.le.s32	%p23, %r86, %r107;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r108;
	setp.lt.s32	%p26, %r108, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r109;
	setp.lt.s32	%p29, %r109, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f64 	%fd14, %fd13;
	@!%p32 bra 	BB95_9;
	bra.uni 	BB95_8;

BB95_8:
	sub.s32 	%r102, %r107, %r94;
	sub.s32 	%r103, %r109, %r96;
	sub.s32 	%r104, %r108, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 16;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.f64 	{%fd9, %fd10}, [%rd9];
	cvt.rn.f32.f64	%f4, %fd9;
	cvt.rn.f32.f64	%f5, %fd10;
	cvt.f64.f32	%fd13, %f4;
	cvt.f64.f32	%fd14, %f5;

BB95_9:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 16;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.v2.f64 	[%rd12], {%fd13, %fd14};

BB95_10:
	ret;
}

	// .globl	writing_3d_double3
.visible .entry writing_3d_double3(
	.param .u64 writing_3d_double3_param_0,
	.param .u64 writing_3d_double3_param_1,
	.param .u64 writing_3d_double3_param_2,
	.param .u64 writing_3d_double3_param_3,
	.param .u32 writing_3d_double3_param_4,
	.param .u32 writing_3d_double3_param_5,
	.param .u32 writing_3d_double3_param_6,
	.param .u32 writing_3d_double3_param_7,
	.param .u32 writing_3d_double3_param_8,
	.param .u32 writing_3d_double3_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<110>;
	.reg .f64 	%fd<19>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_double3_param_0];
	ld.param.u64 	%rd3, [writing_3d_double3_param_1];
	ld.param.u64 	%rd4, [writing_3d_double3_param_2];
	ld.param.u64 	%rd5, [writing_3d_double3_param_3];
	ld.param.u32 	%r31, [writing_3d_double3_param_4];
	ld.param.u32 	%r32, [writing_3d_double3_param_5];
	ld.param.u32 	%r33, [writing_3d_double3_param_6];
	ld.param.u32 	%r34, [writing_3d_double3_param_7];
	ld.param.u32 	%r35, [writing_3d_double3_param_8];
	ld.param.u32 	%r36, [writing_3d_double3_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB96_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f1, %r1;
	cvt.rzi.s32.f32	%r107, %f1;
	cvt.rn.f32.s32	%f2, %r2;
	cvt.rzi.s32.f32	%r108, %f2;
	cvt.rn.f32.s32	%f3, %r3;
	cvt.rzi.s32.f32	%r109, %f3;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r107;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r107, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r108;
	setp.lt.s32	%p9, %r108, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r109;
	setp.lt.s32	%p11, %r109, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f64 	%fd16, 0d0000000000000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB96_2;
	bra.uni 	BB96_3;

BB96_2:
	mov.f64 	%fd17, %fd16;
	mov.f64 	%fd18, %fd16;
	bra.uni 	BB96_9;

BB96_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB96_4:
	setp.ge.s32	%p13, %r8, %r107;
	setp.ge.s32	%p14, %r107, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r107, %r107, 0, %p15;
	@!%p15 bra 	BB96_4;
	bra.uni 	BB96_5;

BB96_5:
	setp.ge.s32	%p16, %r10, %r108;
	setp.ge.s32	%p17, %r108, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r108, %r108, 0, %p18;
	@!%p18 bra 	BB96_5;
	bra.uni 	BB96_6;

BB96_6:
	setp.ge.s32	%p19, %r12, %r109;
	setp.ge.s32	%p20, %r109, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r109, %r109, 0, %p21;
	@!%p21 bra 	BB96_6;
	bra.uni 	BB96_7;

BB96_7:
	setp.lt.s32	%p22, %r107, %r90;
	setp.le.s32	%p23, %r86, %r107;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r108;
	setp.lt.s32	%p26, %r108, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r109;
	setp.lt.s32	%p29, %r109, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f64 	%fd17, %fd16;
	mov.f64 	%fd18, %fd16;
	@!%p32 bra 	BB96_9;
	bra.uni 	BB96_8;

BB96_8:
	sub.s32 	%r102, %r107, %r94;
	sub.s32 	%r103, %r109, %r96;
	sub.s32 	%r104, %r108, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 24;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.f64 	%fd13, [%rd9+16];
	ld.global.f64 	%fd14, [%rd9+8];
	ld.global.f64 	%fd15, [%rd9];
	cvt.rn.f32.f64	%f4, %fd15;
	cvt.rn.f32.f64	%f5, %fd14;
	cvt.rn.f32.f64	%f6, %fd13;
	cvt.f64.f32	%fd16, %f4;
	cvt.f64.f32	%fd17, %f5;
	cvt.f64.f32	%fd18, %f6;

BB96_9:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 24;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.f64 	[%rd12], %fd16;
	st.global.f64 	[%rd12+8], %fd17;
	st.global.f64 	[%rd12+16], %fd18;

BB96_10:
	ret;
}

	// .globl	writing_3d_double4
.visible .entry writing_3d_double4(
	.param .u64 writing_3d_double4_param_0,
	.param .u64 writing_3d_double4_param_1,
	.param .u64 writing_3d_double4_param_2,
	.param .u64 writing_3d_double4_param_3,
	.param .u32 writing_3d_double4_param_4,
	.param .u32 writing_3d_double4_param_5,
	.param .u32 writing_3d_double4_param_6,
	.param .u32 writing_3d_double4_param_7,
	.param .u32 writing_3d_double4_param_8,
	.param .u32 writing_3d_double4_param_9
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<110>;
	.reg .f64 	%fd<29>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [writing_3d_double4_param_0];
	ld.param.u64 	%rd3, [writing_3d_double4_param_1];
	ld.param.u64 	%rd4, [writing_3d_double4_param_2];
	ld.param.u64 	%rd5, [writing_3d_double4_param_3];
	ld.param.u32 	%r31, [writing_3d_double4_param_4];
	ld.param.u32 	%r32, [writing_3d_double4_param_5];
	ld.param.u32 	%r33, [writing_3d_double4_param_6];
	ld.param.u32 	%r34, [writing_3d_double4_param_7];
	ld.param.u32 	%r35, [writing_3d_double4_param_8];
	ld.param.u32 	%r36, [writing_3d_double4_param_9];
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.z;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, %r35;
	mad.lo.s32 	%r1, %r37, %r38, %r44;
	mov.u32 	%r45, %tid.y;
	add.s32 	%r46, %r45, %r33;
	mad.lo.s32 	%r2, %r39, %r40, %r46;
	mov.u32 	%r47, %tid.z;
	add.s32 	%r48, %r47, %r31;
	mad.lo.s32 	%r3, %r41, %r42, %r48;
	setp.ge.s32	%p1, %r2, %r34;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r32;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB97_10;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd6, %rd3;
	ld.global.v4.u32 	{%r49, %r50, %r51, %r52}, [%rd6+64];
	sub.s32 	%r56, %r3, %r51;
	ld.global.v2.u32 	{%r57, %r58}, [%rd6+80];
	sub.s32 	%r60, %r57, %r49;
	mul.lo.s32 	%r61, %r60, %r56;
	sub.s32 	%r63, %r58, %r50;
	sub.s32 	%r64, %r2, %r50;
	mad.lo.s32 	%r65, %r61, %r63, %r1;
	sub.s32 	%r66, %r65, %r49;
	mad.lo.s32 	%r4, %r60, %r64, %r66;
	cvt.rn.f32.s32	%f1, %r1;
	cvt.rzi.s32.f32	%r107, %f1;
	cvt.rn.f32.s32	%f2, %r2;
	cvt.rzi.s32.f32	%r108, %f2;
	cvt.rn.f32.s32	%f3, %r3;
	cvt.rzi.s32.f32	%r109, %f3;
	ld.global.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd1+48];
	add.s32 	%r8, %r67, -1;
	setp.lt.s32	%p6, %r8, %r107;
	ld.global.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd1+32];
	setp.lt.s32	%p7, %r107, %r74;
	selp.b32	%r78, -1, 0, %p7;
	selp.b32	%r79, 1, %r78, %p6;
	add.s32 	%r10, %r68, -1;
	setp.lt.s32	%p8, %r10, %r108;
	setp.lt.s32	%p9, %r108, %r75;
	selp.b32	%r80, -1, 0, %p9;
	selp.b32	%r81, 1, %r80, %p8;
	add.s32 	%r12, %r69, -1;
	setp.lt.s32	%p10, %r12, %r109;
	setp.lt.s32	%p11, %r109, %r76;
	selp.b32	%r82, -1, 0, %p11;
	selp.b32	%r83, 1, %r82, %p10;
	or.b32  	%r84, %r81, %r79;
	or.b32  	%r85, %r84, %r83;
	mov.f64 	%fd25, 0d0000000000000000;
	setp.ne.s32	%p12, %r85, 0;
	@%p12 bra 	BB97_2;
	bra.uni 	BB97_3;

BB97_2:
	mov.f64 	%fd26, %fd25;
	mov.f64 	%fd27, %fd25;
	mov.f64 	%fd28, %fd25;
	bra.uni 	BB97_9;

BB97_3:
	ld.global.v4.u32 	{%r86, %r87, %r88, %r89}, [%rd1];
	ld.global.v4.u32 	{%r90, %r91, %r92, %r93}, [%rd1+16];
	ld.global.v4.u32 	{%r94, %r95, %r96, %r97}, [%rd1+64];
	ld.global.v2.u32 	{%r98, %r99}, [%rd1+80];
	sub.s32 	%r16, %r98, %r94;
	sub.s32 	%r18, %r99, %r95;

BB97_4:
	setp.ge.s32	%p13, %r8, %r107;
	setp.ge.s32	%p14, %r107, %r74;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r107, %r107, 0, %p15;
	@!%p15 bra 	BB97_4;
	bra.uni 	BB97_5;

BB97_5:
	setp.ge.s32	%p16, %r10, %r108;
	setp.ge.s32	%p17, %r108, %r75;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r108, %r108, 0, %p18;
	@!%p18 bra 	BB97_5;
	bra.uni 	BB97_6;

BB97_6:
	setp.ge.s32	%p19, %r12, %r109;
	setp.ge.s32	%p20, %r109, %r76;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r109, %r109, 0, %p21;
	@!%p21 bra 	BB97_6;
	bra.uni 	BB97_7;

BB97_7:
	setp.lt.s32	%p22, %r107, %r90;
	setp.le.s32	%p23, %r86, %r107;
	and.pred  	%p24, %p22, %p23;
	setp.le.s32	%p25, %r87, %r108;
	setp.lt.s32	%p26, %r108, %r91;
	and.pred  	%p27, %p26, %p25;
	setp.le.s32	%p28, %r88, %r109;
	setp.lt.s32	%p29, %r109, %r92;
	and.pred  	%p30, %p29, %p28;
	and.pred  	%p31, %p27, %p24;
	and.pred  	%p32, %p31, %p30;
	mov.f64 	%fd26, %fd25;
	mov.f64 	%fd27, %fd25;
	mov.f64 	%fd28, %fd25;
	@!%p32 bra 	BB97_9;
	bra.uni 	BB97_8;

BB97_8:
	sub.s32 	%r102, %r107, %r94;
	sub.s32 	%r103, %r109, %r96;
	sub.s32 	%r104, %r108, %r95;
	mad.lo.s32 	%r105, %r103, %r18, %r104;
	mad.lo.s32 	%r106, %r105, %r16, %r102;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r106, 32;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.f64 	{%fd17, %fd18}, [%rd9+16];
	ld.global.v2.f64 	{%fd21, %fd22}, [%rd9];
	cvt.rn.f32.f64	%f4, %fd21;
	cvt.rn.f32.f64	%f5, %fd22;
	cvt.rn.f32.f64	%f6, %fd17;
	cvt.rn.f32.f64	%f7, %fd18;
	cvt.f64.f32	%fd25, %f4;
	cvt.f64.f32	%fd26, %f5;
	cvt.f64.f32	%fd27, %f6;
	cvt.f64.f32	%fd28, %f7;

BB97_9:
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r4, 32;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.v2.f64 	[%rd12], {%fd25, %fd26};
	st.global.v2.f64 	[%rd12+16], {%fd27, %fd28};

BB97_10:
	ret;
}

	// .globl	set_inv_modelview
.visible .entry set_inv_modelview(
	.param .u64 set_inv_modelview_param_0,
	.param .u64 set_inv_modelview_param_1
)
{
	.reg .f32 	%f<17>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [set_inv_modelview_param_1];
	cvta.to.global.u64 	%rd2, %rd1;
	ld.global.f32 	%f1, [%rd2];
	st.global.f32 	[inv_modelview], %f1;
	ld.global.f32 	%f2, [%rd2+4];
	st.global.f32 	[inv_modelview+4], %f2;
	ld.global.f32 	%f3, [%rd2+8];
	st.global.f32 	[inv_modelview+8], %f3;
	ld.global.f32 	%f4, [%rd2+12];
	st.global.f32 	[inv_modelview+12], %f4;
	ld.global.f32 	%f5, [%rd2+16];
	st.global.f32 	[inv_modelview+16], %f5;
	ld.global.f32 	%f6, [%rd2+20];
	st.global.f32 	[inv_modelview+20], %f6;
	ld.global.f32 	%f7, [%rd2+24];
	st.global.f32 	[inv_modelview+24], %f7;
	ld.global.f32 	%f8, [%rd2+28];
	st.global.f32 	[inv_modelview+28], %f8;
	ld.global.f32 	%f9, [%rd2+32];
	st.global.f32 	[inv_modelview+32], %f9;
	ld.global.f32 	%f10, [%rd2+36];
	st.global.f32 	[inv_modelview+36], %f10;
	ld.global.f32 	%f11, [%rd2+40];
	st.global.f32 	[inv_modelview+40], %f11;
	ld.global.f32 	%f12, [%rd2+44];
	st.global.f32 	[inv_modelview+44], %f12;
	ld.global.f32 	%f13, [%rd2+48];
	st.global.f32 	[inv_modelview+48], %f13;
	ld.global.f32 	%f14, [%rd2+52];
	st.global.f32 	[inv_modelview+52], %f14;
	ld.global.f32 	%f15, [%rd2+56];
	st.global.f32 	[inv_modelview+56], %f15;
	ld.global.f32 	%f16, [%rd2+60];
	st.global.f32 	[inv_modelview+60], %f16;
	ret;
}

	// .globl	read_inv_modelview
.visible .entry read_inv_modelview(
	.param .u64 read_inv_modelview_param_0,
	.param .u64 read_inv_modelview_param_1
)
{
	.reg .f32 	%f<17>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [read_inv_modelview_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	ld.global.f32 	%f1, [inv_modelview];
	st.global.f32 	[%rd2], %f1;
	ld.global.f32 	%f2, [inv_modelview+4];
	st.global.f32 	[%rd2+4], %f2;
	ld.global.f32 	%f3, [inv_modelview+8];
	st.global.f32 	[%rd2+8], %f3;
	ld.global.f32 	%f4, [inv_modelview+12];
	st.global.f32 	[%rd2+12], %f4;
	ld.global.f32 	%f5, [inv_modelview+16];
	st.global.f32 	[%rd2+16], %f5;
	ld.global.f32 	%f6, [inv_modelview+20];
	st.global.f32 	[%rd2+20], %f6;
	ld.global.f32 	%f7, [inv_modelview+24];
	st.global.f32 	[%rd2+24], %f7;
	ld.global.f32 	%f8, [inv_modelview+28];
	st.global.f32 	[%rd2+28], %f8;
	ld.global.f32 	%f9, [inv_modelview+32];
	st.global.f32 	[%rd2+32], %f9;
	ld.global.f32 	%f10, [inv_modelview+36];
	st.global.f32 	[%rd2+36], %f10;
	ld.global.f32 	%f11, [inv_modelview+40];
	st.global.f32 	[%rd2+40], %f11;
	ld.global.f32 	%f12, [inv_modelview+44];
	st.global.f32 	[%rd2+44], %f12;
	ld.global.f32 	%f13, [inv_modelview+48];
	st.global.f32 	[%rd2+48], %f13;
	ld.global.f32 	%f14, [inv_modelview+52];
	st.global.f32 	[%rd2+52], %f14;
	ld.global.f32 	%f15, [inv_modelview+56];
	st.global.f32 	[%rd2+56], %f15;
	ld.global.f32 	%f16, [inv_modelview+60];
	st.global.f32 	[%rd2+60], %f16;
	ret;
}

	// .globl	render_test
.visible .entry render_test(
	.param .u64 render_test_param_0,
	.param .u64 render_test_param_1,
	.param .u64 render_test_param_2,
	.param .u32 render_test_param_3,
	.param .u32 render_test_param_4,
	.param .u64 render_test_param_5,
	.param .u64 render_test_param_6,
	.param .u32 render_test_param_7,
	.param .u32 render_test_param_8,
	.param .u32 render_test_param_9
)
{
	.local .align 8 .b8 	__local_depot100[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<14>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<12>;


	mov.u64 	%rd11, __local_depot100;
	cvta.local.u64 	%SP, %rd11;
	ld.param.u64 	%rd2, [render_test_param_0];
	ld.param.u32 	%r3, [render_test_param_3];
	ld.param.u64 	%rd3, [render_test_param_5];
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r4, %r5, %r6;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %tid.y;
	mad.lo.s32 	%r2, %r7, %r8, %r9;
	or.b32  	%r10, %r2, %r1;
	cvta.to.global.u64 	%rd1, %rd3;
	setp.ne.s32	%p1, %r10, 0;
	@%p1 bra 	BB100_2;

	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd1];
	cvt.f64.f32	%fd1, %f1;
	cvt.f64.f32	%fd2, %f2;
	cvt.f64.f32	%fd3, %f3;
	cvt.f64.f32	%fd4, %f4;
	add.u64 	%rd4, %SP, 0;
	cvta.to.local.u64 	%rd5, %rd4;
	st.local.f64 	[%rd5], %fd1;
	st.local.f64 	[%rd5+8], %fd2;
	st.local.f64 	[%rd5+16], %fd3;
	st.local.f64 	[%rd5+24], %fd4;
	mov.u64 	%rd6, $str;
	cvta.global.u64 	%rd7, %rd6;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r11, [retval0+0];
	
	//{
	}// Callseq End 0

BB100_2:
	cvta.to.global.u64 	%rd8, %rd2;
	ld.global.f32 	%f9, [%rd1];
	mad.lo.s32 	%r12, %r2, %r3, %r1;
	shl.b32 	%r13, %r12, 2;
	mul.wide.s32 	%rd9, %r13, 4;
	add.s64 	%rd10, %rd8, %rd9;
	st.global.f32 	[%rd10], %f9;
	ld.global.f32 	%f10, [%rd1+4];
	st.global.f32 	[%rd10+4], %f10;
	ld.global.f32 	%f11, [%rd1+8];
	st.global.f32 	[%rd10+8], %f11;
	ld.global.f32 	%f12, [%rd1+12];
	st.global.f32 	[%rd10+12], %f12;
	ret;
}

	// .globl	render
.visible .entry render(
	.param .u64 render_param_0,
	.param .u64 render_param_1,
	.param .u64 render_param_2,
	.param .u32 render_param_3,
	.param .u32 render_param_4,
	.param .u64 render_param_5,
	.param .u64 render_param_6,
	.param .u32 render_param_7,
	.param .u32 render_param_8,
	.param .u32 render_param_9,
	.param .u64 render_param_10
)
{
	.reg .pred 	%p<220>;
	.reg .f32 	%f<619>;
	.reg .b32 	%r<235>;
	.reg .b64 	%rd<71>;


	ld.param.u64 	%rd5, [render_param_1];
	ld.param.u64 	%rd6, [render_param_2];
	ld.param.u32 	%r73, [render_param_3];
	ld.param.u32 	%r77, [render_param_4];
	ld.param.u64 	%rd7, [render_param_5];
	ld.param.u64 	%rd8, [render_param_6];
	ld.param.u32 	%r74, [render_param_7];
	ld.param.u32 	%r75, [render_param_8];
	ld.param.u32 	%r76, [render_param_9];
	ld.param.u64 	%rd9, [render_param_10];
	mov.u32 	%r78, %ctaid.x;
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r1, %tid.x;
	mad.lo.s32 	%r2, %r78, %r79, %r1;
	mov.u32 	%r80, %ctaid.y;
	mov.u32 	%r81, %ntid.y;
	mov.u32 	%r3, %tid.y;
	mad.lo.s32 	%r4, %r80, %r81, %r3;
	setp.ge.s32	%p1, %r4, %r77;
	setp.ge.s32	%p2, %r2, %r73;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB101_86;

	or.b32  	%r82, %r3, %r1;
	setp.ne.s32	%p4, %r82, 0;
	@%p4 bra 	BB101_3;

	cvta.to.global.u64 	%rd10, %rd8;
	ld.global.f32 	%f154, [%rd10];
	st.global.f32 	[inv_modelview], %f154;
	ld.global.f32 	%f155, [%rd10+4];
	st.global.f32 	[inv_modelview+4], %f155;
	ld.global.f32 	%f156, [%rd10+8];
	st.global.f32 	[inv_modelview+8], %f156;
	ld.global.f32 	%f157, [%rd10+12];
	st.global.f32 	[inv_modelview+12], %f157;
	ld.global.f32 	%f158, [%rd10+16];
	st.global.f32 	[inv_modelview+16], %f158;
	ld.global.f32 	%f159, [%rd10+20];
	st.global.f32 	[inv_modelview+20], %f159;
	ld.global.f32 	%f160, [%rd10+24];
	st.global.f32 	[inv_modelview+24], %f160;
	ld.global.f32 	%f161, [%rd10+28];
	st.global.f32 	[inv_modelview+28], %f161;
	ld.global.f32 	%f162, [%rd10+32];
	st.global.f32 	[inv_modelview+32], %f162;
	ld.global.f32 	%f163, [%rd10+36];
	st.global.f32 	[inv_modelview+36], %f163;
	ld.global.f32 	%f164, [%rd10+40];
	st.global.f32 	[inv_modelview+40], %f164;
	ld.global.f32 	%f165, [%rd10+44];
	st.global.f32 	[inv_modelview+44], %f165;
	ld.global.f32 	%f166, [%rd10+48];
	st.global.f32 	[inv_modelview+48], %f166;
	ld.global.f32 	%f167, [%rd10+52];
	st.global.f32 	[inv_modelview+52], %f167;
	ld.global.f32 	%f168, [%rd10+56];
	st.global.f32 	[inv_modelview+56], %f168;
	ld.global.f32 	%f169, [%rd10+60];
	st.global.f32 	[inv_modelview+60], %f169;

BB101_3:
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd9;
	bar.sync 	0;
	add.s32 	%r83, %r2, %r74;
	cvt.rn.f32.s32	%f172, %r83;
	add.s32 	%r84, %r4, %r75;
	cvt.rn.f32.s32	%f173, %r84;
	ld.global.f32 	%f1, [%rd2+4];
	ld.global.f32 	%f2, [%rd2+8];
	ld.global.f32 	%f12, [%rd2];
	ld.global.v4.u32 	{%r85, %r86, %r87, %r88}, [%rd1];
	cvt.rn.f32.s32	%f3, %r85;
	cvt.rn.f32.s32	%f4, %r86;
	cvt.rn.f32.s32	%f5, %r87;
	ld.global.v4.u32 	{%r89, %r90, %r91, %r92}, [%rd1+16];
	cvt.rn.f32.s32	%f6, %r89;
	cvt.rn.f32.s32	%f7, %r90;
	cvt.rn.f32.s32	%f8, %r91;
	ld.global.v4.f32 	{%f174, %f175, %f176, %f177}, [inv_modelview];
	mul.f32 	%f179, %f173, %f175;
	fma.rn.f32 	%f181, %f172, %f174, %f179;
	fma.rn.f32 	%f183, %f176, 0f00000000, %f181;
	add.f32 	%f9, %f177, %f183;
	ld.global.v4.f32 	{%f185, %f186, %f187, %f188}, [inv_modelview+16];
	mul.f32 	%f190, %f173, %f186;
	fma.rn.f32 	%f192, %f172, %f185, %f190;
	fma.rn.f32 	%f194, %f187, 0f00000000, %f192;
	add.f32 	%f10, %f188, %f194;
	ld.global.v4.f32 	{%f196, %f197, %f198, %f199}, [inv_modelview+32];
	mul.f32 	%f201, %f173, %f197;
	fma.rn.f32 	%f203, %f172, %f196, %f201;
	fma.rn.f32 	%f205, %f198, 0f00000000, %f203;
	add.f32 	%f11, %f199, %f205;
	abs.f32 	%f207, %f12;
	setp.lt.f32	%p5, %f207, 0f38D1B717;
	mov.f32 	%f558, 0f7F800000;
	mov.f32 	%f557, 0fFF800000;
	mov.f32 	%f553, %f557;
	mov.f32 	%f554, %f558;
	@%p5 bra 	BB101_5;

	sub.f32 	%f208, %f3, %f9;
	div.rn.f32 	%f209, %f208, %f12;
	sub.f32 	%f210, %f6, %f9;
	div.rn.f32 	%f211, %f210, %f12;
	setp.gtu.f32	%p6, %f209, %f211;
	selp.f32	%f553, %f211, %f209, %p6;
	selp.f32	%f554, %f209, %f211, %p6;

BB101_5:
	abs.f32 	%f214, %f1;
	setp.lt.f32	%p7, %f214, 0f38D1B717;
	mov.f32 	%f555, %f557;
	mov.f32 	%f556, %f558;
	@%p7 bra 	BB101_7;

	sub.f32 	%f215, %f4, %f10;
	div.rn.f32 	%f216, %f215, %f1;
	sub.f32 	%f217, %f7, %f10;
	div.rn.f32 	%f218, %f217, %f1;
	setp.gtu.f32	%p8, %f216, %f218;
	selp.f32	%f555, %f218, %f216, %p8;
	selp.f32	%f556, %f216, %f218, %p8;

BB101_7:
	abs.f32 	%f221, %f2;
	setp.lt.f32	%p9, %f221, 0f38D1B717;
	@%p9 bra 	BB101_9;

	sub.f32 	%f222, %f5, %f11;
	div.rn.f32 	%f223, %f222, %f2;
	sub.f32 	%f224, %f8, %f11;
	div.rn.f32 	%f225, %f224, %f2;
	setp.gtu.f32	%p10, %f223, %f225;
	selp.f32	%f557, %f225, %f223, %p10;
	selp.f32	%f558, %f223, %f225, %p10;

BB101_9:
	setp.neu.f32	%p11, %f553, 0fFF800000;
	@%p11 bra 	BB101_11;

	setp.lt.f32	%p12, %f9, %f3;
	setp.le.f32	%p13, %f6, %f9;
	or.pred  	%p14, %p12, %p13;
	mov.f32 	%f562, 0fFF800000;
	mov.f32 	%f561, 0f7F800000;
	@%p14 bra 	BB101_19;

BB101_11:
	setp.neu.f32	%p15, %f555, 0fFF800000;
	@%p15 bra 	BB101_13;

	setp.lt.f32	%p16, %f10, %f4;
	setp.le.f32	%p17, %f7, %f10;
	or.pred  	%p18, %p16, %p17;
	mov.f32 	%f562, 0fFF800000;
	mov.f32 	%f561, 0f7F800000;
	@%p18 bra 	BB101_19;

BB101_13:
	setp.neu.f32	%p19, %f557, 0fFF800000;
	@%p19 bra 	BB101_15;

	setp.lt.f32	%p20, %f11, %f5;
	setp.le.f32	%p21, %f8, %f11;
	or.pred  	%p22, %p20, %p21;
	mov.f32 	%f562, 0fFF800000;
	mov.f32 	%f561, 0f7F800000;
	@%p22 bra 	BB101_19;

BB101_15:
	setp.gt.f32	%p23, %f555, %f557;
	selp.f32	%f25, %f556, %f558, %p23;
	selp.f32	%f26, %f555, %f557, %p23;
	selp.f32	%f27, %f558, %f556, %p23;
	setp.gt.f32	%p24, %f26, %f27;
	mov.f32 	%f562, 0fFF800000;
	mov.f32 	%f561, 0f7F800000;
	mov.f32 	%f559, %f561;
	mov.f32 	%f560, %f562;
	@%p24 bra 	BB101_17;

	min.f32 	%f560, %f27, %f25;
	mov.f32 	%f559, %f26;

BB101_17:
	setp.gt.f32	%p25, %f553, %f559;
	selp.f32	%f31, %f554, %f560, %p25;
	selp.f32	%f32, %f553, %f559, %p25;
	selp.f32	%f33, %f560, %f554, %p25;
	setp.gt.f32	%p26, %f32, %f33;
	@%p26 bra 	BB101_19;

	min.f32 	%f562, %f33, %f31;
	mov.f32 	%f561, %f32;

BB101_19:
	setp.eq.f32	%p27, %f561, 0f7F800000;
	@%p27 bra 	BB101_23;
	bra.uni 	BB101_20;

BB101_23:
	mov.f32 	%f564, 0f00000000;
	cvt.rzi.f32.f32	%f263, %f564;
	cvt.rzi.s32.f32	%r212, %f263;
	mov.f32 	%f569, 0f3F800000;
	mov.f32 	%f565, %f564;
	mov.f32 	%f566, %f564;
	mov.f32 	%f567, %f564;
	mov.f32 	%f568, %f564;
	bra.uni 	BB101_24;

BB101_20:
	div.rn.f32 	%f236, %f561, 0f3DCCCCCD;
	cvt.rzi.s32.f32	%r93, %f236;
	cvt.rn.f32.s32	%f237, %r93;
	mul.f32 	%f238, %f237, 0f3DCCCCCD;
	fma.rn.f32 	%f564, %f12, %f238, %f9;
	fma.rn.f32 	%f565, %f1, %f238, %f10;
	fma.rn.f32 	%f566, %f2, %f238, %f11;
	div.rn.f32 	%f239, %f562, 0f3DCCCCCD;
	cvt.rzi.s32.f32	%r94, %f239;
	cvt.rn.f32.s32	%f240, %r94;
	mul.f32 	%f241, %f240, 0f3DCCCCCD;
	fma.rn.f32 	%f40, %f12, %f241, %f9;
	fma.rn.f32 	%f41, %f1, %f241, %f10;
	fma.rn.f32 	%f42, %f2, %f241, %f11;
	sub.f32 	%f242, %f40, %f564;
	sub.f32 	%f243, %f41, %f565;
	sub.f32 	%f244, %f42, %f566;
	mul.f32 	%f245, %f243, %f243;
	fma.rn.f32 	%f246, %f242, %f242, %f245;
	fma.rn.f32 	%f247, %f244, %f244, %f246;
	rsqrt.approx.f32 	%f248, %f247;
	mul.f32 	%f43, %f248, %f242;
	mul.f32 	%f44, %f248, %f243;
	mul.f32 	%f45, %f248, %f244;
	sqrt.rn.f32 	%f249, %f247;
	div.rn.f32 	%f46, %f249, 0f3DCCCCCD;
	abs.f32 	%f250, %f46;
	mov.b32 	 %r95, %f46;
	and.b32  	%r96, %r95, -2147483648;
	or.b32  	%r97, %r96, 1056964608;
	mov.b32 	 %f251, %r97;
	add.f32 	%f252, %f46, %f251;
	cvt.rzi.f32.f32	%f253, %f252;
	setp.gt.f32	%p28, %f250, 0f4B000000;
	selp.f32	%f563, %f46, %f253, %p28;
	setp.geu.f32	%p29, %f250, 0f3F000000;
	@%p29 bra 	BB101_22;

	cvt.rzi.f32.f32	%f563, %f46;

BB101_22:
	mul.f32 	%f254, %f43, 0f3DCCCCCD;
	mul.f32 	%f255, %f44, 0f3DCCCCCD;
	mul.f32 	%f256, %f45, 0f3DCCCCCD;
	cvt.rzi.s32.f32	%r212, %f563;
	setp.eq.f32	%p30, %f565, %f41;
	setp.eq.f32	%p31, %f564, %f40;
	and.pred  	%p32, %p31, %p30;
	setp.eq.f32	%p33, %f566, %f42;
	and.pred  	%p34, %p32, %p33;
	selp.f32	%f567, 0f00000000, %f254, %p34;
	selp.f32	%f568, 0f00000000, %f255, %p34;
	selp.f32	%f569, 0f3F800000, %f256, %p34;

BB101_24:
	mov.f32 	%f615, 0f00000000;
	setp.lt.s32	%p35, %r212, 1;
	mov.f32 	%f616, %f615;
	mov.f32 	%f617, %f615;
	mov.f32 	%f618, %f615;
	@%p35 bra 	BB101_85;

	ld.global.v4.u32 	{%r99, %r100, %r101, %r102}, [%rd1+32];
	ld.global.v4.u32 	{%r103, %r104, %r105, %r106}, [%rd1+64];
	ld.global.v2.u32 	{%r107, %r108}, [%rd1+80];
	sub.s32 	%r19, %r107, %r103;
	sub.s32 	%r21, %r108, %r104;
	ld.global.v4.u32 	{%r111, %r112, %r113, %r114}, [%rd1+48];
	add.s32 	%r22, %r111, -1;
	add.s32 	%r23, %r112, -1;
	add.s32 	%r24, %r113, -1;
	mov.f32 	%f271, 0f00000000;
	mov.u32 	%r213, 0;
	mov.f32 	%f615, %f271;
	mov.f32 	%f616, %f271;
	mov.f32 	%f617, %f271;
	mov.f32 	%f618, %f271;
	mov.f32 	%f574, %f566;
	mov.f32 	%f575, %f565;
	mov.f32 	%f576, %f564;

BB101_26:
	cvt.rzi.s32.f32	%r232, %f576;
	setp.lt.s32	%p36, %r22, %r232;
	setp.lt.s32	%p37, %r232, %r99;
	selp.b32	%r118, -1, 0, %p37;
	selp.b32	%r119, 1, %r118, %p36;
	cvt.rzi.s32.f32	%r233, %f575;
	setp.lt.s32	%p38, %r23, %r233;
	setp.lt.s32	%p39, %r233, %r100;
	selp.b32	%r120, -1, 0, %p39;
	selp.b32	%r121, 1, %r120, %p38;
	cvt.rzi.s32.f32	%r234, %f574;
	setp.lt.s32	%p40, %r24, %r234;
	setp.lt.s32	%p41, %r234, %r101;
	selp.b32	%r122, -1, 0, %p41;
	selp.b32	%r123, 1, %r122, %p40;
	or.b32  	%r124, %r121, %r119;
	or.b32  	%r29, %r124, %r123;
	setp.ne.s32	%p42, %r29, 0;
	mov.u32 	%r214, %r232;
	mov.f32 	%f577, %f271;
	@%p42 bra 	BB101_32;

BB101_27:
	setp.ge.s32	%p43, %r22, %r214;
	setp.ge.s32	%p44, %r214, %r99;
	and.pred  	%p45, %p44, %p43;
	selp.b32	%r214, %r214, 0, %p45;
	mov.u32 	%r215, %r233;
	@!%p45 bra 	BB101_27;
	bra.uni 	BB101_28;

BB101_28:
	setp.ge.s32	%p46, %r23, %r215;
	setp.ge.s32	%p47, %r215, %r100;
	and.pred  	%p48, %p47, %p46;
	selp.b32	%r215, %r215, 0, %p48;
	mov.u32 	%r216, %r234;
	@!%p48 bra 	BB101_28;
	bra.uni 	BB101_29;

BB101_29:
	setp.ge.s32	%p49, %r24, %r216;
	setp.ge.s32	%p50, %r216, %r101;
	and.pred  	%p51, %p50, %p49;
	selp.b32	%r216, %r216, 0, %p51;
	@!%p51 bra 	BB101_29;
	bra.uni 	BB101_30;

BB101_30:
	setp.lt.s32	%p52, %r214, %r89;
	setp.le.s32	%p53, %r85, %r214;
	and.pred  	%p54, %p52, %p53;
	setp.le.s32	%p55, %r86, %r215;
	setp.lt.s32	%p56, %r215, %r90;
	and.pred  	%p57, %p56, %p55;
	setp.le.s32	%p58, %r87, %r216;
	setp.lt.s32	%p59, %r216, %r91;
	and.pred  	%p60, %p59, %p58;
	and.pred  	%p61, %p57, %p54;
	and.pred  	%p62, %p61, %p60;
	mov.f32 	%f577, %f271;
	@!%p62 bra 	BB101_32;
	bra.uni 	BB101_31;

BB101_31:
	sub.s32 	%r125, %r214, %r103;
	sub.s32 	%r126, %r216, %r105;
	sub.s32 	%r127, %r215, %r104;
	mad.lo.s32 	%r128, %r126, %r21, %r127;
	mad.lo.s32 	%r129, %r128, %r19, %r125;
	mad.lo.s32 	%r130, %r129, %r76, 9;
	cvta.to.global.u64 	%rd11, %rd5;
	mul.wide.s32 	%rd12, %r130, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.f32 	%f577, [%rd13];

BB101_32:
	setp.lt.f32	%p63, %f577, 0f3F800000;
	setp.gt.f32	%p64, %f577, 0f00000000;
	and.pred  	%p65, %p64, %p63;
	mov.f32 	%f578, %f271;
	mov.f32 	%f579, %f271;
	mov.f32 	%f580, %f271;
	mov.f32 	%f581, %f271;
	@!%p65 bra 	BB101_34;
	bra.uni 	BB101_33;

BB101_33:
	mul.f32 	%f278, %f577, 0f43800000;
	cvt.rmi.f32.f32	%f279, %f278;
	sub.f32 	%f280, %f278, %f279;
	cvt.rpi.f32.f32	%f281, %f278;
	cvt.rzi.s32.f32	%r131, %f281;
	add.s32 	%r132, %r131, 1280;
	cvta.to.global.u64 	%rd14, %rd7;
	mul.wide.s32 	%rd15, %r132, 16;
	add.s64 	%rd16, %rd14, %rd15;
	cvt.rzi.s32.f32	%r133, %f279;
	add.s32 	%r134, %r133, 1280;
	mul.wide.s32 	%rd17, %r134, 16;
	add.s64 	%rd18, %rd14, %rd17;
	mov.f32 	%f282, 0f3F800000;
	sub.f32 	%f283, %f282, %f280;
	ld.global.v4.f32 	{%f284, %f285, %f286, %f287}, [%rd16];
	ld.global.v4.f32 	{%f292, %f293, %f294, %f295}, [%rd18];
	mul.f32 	%f300, %f280, %f292;
	mul.f32 	%f301, %f280, %f293;
	mul.f32 	%f302, %f280, %f294;
	mul.f32 	%f303, %f280, %f295;
	fma.rn.f32 	%f581, %f283, %f284, %f300;
	fma.rn.f32 	%f580, %f283, %f285, %f301;
	fma.rn.f32 	%f579, %f283, %f286, %f302;
	fma.rn.f32 	%f304, %f283, %f287, %f303;
	mul.f32 	%f578, %f304, %f304;

BB101_34:
	mov.u32 	%r217, %r232;
	mov.f32 	%f582, %f271;
	@%p42 bra 	BB101_40;

BB101_35:
	setp.ge.s32	%p67, %r22, %r217;
	setp.ge.s32	%p68, %r217, %r99;
	and.pred  	%p69, %p68, %p67;
	selp.b32	%r217, %r217, 0, %p69;
	mov.u32 	%r218, %r233;
	@!%p69 bra 	BB101_35;
	bra.uni 	BB101_36;

BB101_36:
	setp.ge.s32	%p70, %r23, %r218;
	setp.ge.s32	%p71, %r218, %r100;
	and.pred  	%p72, %p71, %p70;
	selp.b32	%r218, %r218, 0, %p72;
	mov.u32 	%r219, %r234;
	@!%p72 bra 	BB101_36;
	bra.uni 	BB101_37;

BB101_37:
	setp.ge.s32	%p73, %r24, %r219;
	setp.ge.s32	%p74, %r219, %r101;
	and.pred  	%p75, %p74, %p73;
	selp.b32	%r219, %r219, 0, %p75;
	@!%p75 bra 	BB101_37;
	bra.uni 	BB101_38;

BB101_38:
	setp.lt.s32	%p76, %r217, %r89;
	setp.le.s32	%p77, %r85, %r217;
	and.pred  	%p78, %p76, %p77;
	setp.le.s32	%p79, %r86, %r218;
	setp.lt.s32	%p80, %r218, %r90;
	and.pred  	%p81, %p80, %p79;
	setp.le.s32	%p82, %r87, %r219;
	setp.lt.s32	%p83, %r219, %r91;
	and.pred  	%p84, %p83, %p82;
	and.pred  	%p85, %p81, %p78;
	and.pred  	%p86, %p85, %p84;
	mov.f32 	%f582, %f271;
	@!%p86 bra 	BB101_40;
	bra.uni 	BB101_39;

BB101_39:
	sub.s32 	%r135, %r217, %r103;
	sub.s32 	%r136, %r219, %r105;
	sub.s32 	%r137, %r218, %r104;
	mad.lo.s32 	%r138, %r136, %r21, %r137;
	mad.lo.s32 	%r139, %r138, %r19, %r135;
	mad.lo.s32 	%r140, %r139, %r76, 10;
	cvta.to.global.u64 	%rd19, %rd5;
	mul.wide.s32 	%rd20, %r140, 4;
	add.s64 	%rd21, %rd19, %rd20;
	ld.global.f32 	%f582, [%rd21];

BB101_40:
	setp.lt.f32	%p87, %f582, 0f3F800000;
	setp.gt.f32	%p88, %f582, 0f00000000;
	and.pred  	%p89, %p88, %p87;
	mov.f32 	%f583, %f271;
	mov.f32 	%f584, %f271;
	mov.f32 	%f585, %f271;
	mov.f32 	%f586, %f271;
	@!%p89 bra 	BB101_42;
	bra.uni 	BB101_41;

BB101_41:
	mul.f32 	%f311, %f582, 0f43800000;
	cvt.rmi.f32.f32	%f312, %f311;
	sub.f32 	%f313, %f311, %f312;
	cvt.rpi.f32.f32	%f314, %f311;
	cvt.rzi.s32.f32	%r141, %f314;
	add.s32 	%r142, %r141, 1536;
	cvta.to.global.u64 	%rd22, %rd7;
	mul.wide.s32 	%rd23, %r142, 16;
	add.s64 	%rd24, %rd22, %rd23;
	cvt.rzi.s32.f32	%r143, %f312;
	add.s32 	%r144, %r143, 1536;
	mul.wide.s32 	%rd25, %r144, 16;
	add.s64 	%rd26, %rd22, %rd25;
	mov.f32 	%f315, 0f3F800000;
	sub.f32 	%f316, %f315, %f313;
	ld.global.v4.f32 	{%f317, %f318, %f319, %f320}, [%rd24];
	ld.global.v4.f32 	{%f325, %f326, %f327, %f328}, [%rd26];
	mul.f32 	%f333, %f313, %f325;
	mul.f32 	%f334, %f313, %f326;
	mul.f32 	%f335, %f313, %f327;
	mul.f32 	%f336, %f313, %f328;
	fma.rn.f32 	%f586, %f316, %f317, %f333;
	fma.rn.f32 	%f585, %f316, %f318, %f334;
	fma.rn.f32 	%f584, %f316, %f319, %f335;
	fma.rn.f32 	%f337, %f316, %f320, %f336;
	mul.f32 	%f583, %f337, %f337;

BB101_42:
	mov.u32 	%r220, %r232;
	mov.f32 	%f587, %f271;
	@%p42 bra 	BB101_48;

BB101_43:
	setp.ge.s32	%p91, %r22, %r220;
	setp.ge.s32	%p92, %r220, %r99;
	and.pred  	%p93, %p92, %p91;
	selp.b32	%r220, %r220, 0, %p93;
	mov.u32 	%r221, %r233;
	@!%p93 bra 	BB101_43;
	bra.uni 	BB101_44;

BB101_44:
	setp.ge.s32	%p94, %r23, %r221;
	setp.ge.s32	%p95, %r221, %r100;
	and.pred  	%p96, %p95, %p94;
	selp.b32	%r221, %r221, 0, %p96;
	mov.u32 	%r222, %r234;
	@!%p96 bra 	BB101_44;
	bra.uni 	BB101_45;

BB101_45:
	setp.ge.s32	%p97, %r24, %r222;
	setp.ge.s32	%p98, %r222, %r101;
	and.pred  	%p99, %p98, %p97;
	selp.b32	%r222, %r222, 0, %p99;
	@!%p99 bra 	BB101_45;
	bra.uni 	BB101_46;

BB101_46:
	setp.lt.s32	%p100, %r220, %r89;
	setp.le.s32	%p101, %r85, %r220;
	and.pred  	%p102, %p100, %p101;
	setp.le.s32	%p103, %r86, %r221;
	setp.lt.s32	%p104, %r221, %r90;
	and.pred  	%p105, %p104, %p103;
	setp.le.s32	%p106, %r87, %r222;
	setp.lt.s32	%p107, %r222, %r91;
	and.pred  	%p108, %p107, %p106;
	and.pred  	%p109, %p105, %p102;
	and.pred  	%p110, %p109, %p108;
	mov.f32 	%f587, %f271;
	@!%p110 bra 	BB101_48;
	bra.uni 	BB101_47;

BB101_47:
	sub.s32 	%r145, %r220, %r103;
	sub.s32 	%r146, %r222, %r105;
	sub.s32 	%r147, %r221, %r104;
	mad.lo.s32 	%r148, %r146, %r21, %r147;
	mad.lo.s32 	%r149, %r148, %r19, %r145;
	mul.lo.s32 	%r150, %r149, %r76;
	cvta.to.global.u64 	%rd27, %rd5;
	mul.wide.s32 	%rd28, %r150, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.f32 	%f587, [%rd29];

BB101_48:
	setp.lt.f32	%p111, %f587, 0f3F81E719;
	setp.gt.f32	%p112, %f587, 0f3B03558A;
	and.pred  	%p113, %p112, %p111;
	mov.f32 	%f588, %f271;
	mov.f32 	%f589, %f271;
	mov.f32 	%f590, %f271;
	mov.f32 	%f591, %f271;
	@!%p113 bra 	BB101_50;
	bra.uni 	BB101_49;

BB101_49:
	add.f32 	%f344, %f587, 0fBB03558A;
	div.rn.f32 	%f345, %f344, 0f3F81A56E;
	mul.f32 	%f346, %f345, 0f43800000;
	cvt.rmi.f32.f32	%f347, %f346;
	sub.f32 	%f348, %f346, %f347;
	cvt.rpi.f32.f32	%f349, %f346;
	cvt.rzi.s32.f32	%r151, %f349;
	add.s32 	%r152, %r151, 256;
	cvta.to.global.u64 	%rd30, %rd7;
	mul.wide.s32 	%rd31, %r152, 16;
	add.s64 	%rd32, %rd30, %rd31;
	cvt.rzi.s32.f32	%r153, %f347;
	add.s32 	%r154, %r153, 256;
	mul.wide.s32 	%rd33, %r154, 16;
	add.s64 	%rd34, %rd30, %rd33;
	mov.f32 	%f350, 0f3F800000;
	sub.f32 	%f351, %f350, %f348;
	ld.global.v4.f32 	{%f352, %f353, %f354, %f355}, [%rd32];
	ld.global.v4.f32 	{%f360, %f361, %f362, %f363}, [%rd34];
	mul.f32 	%f368, %f348, %f360;
	mul.f32 	%f369, %f348, %f361;
	mul.f32 	%f370, %f348, %f362;
	mul.f32 	%f371, %f348, %f363;
	fma.rn.f32 	%f591, %f351, %f352, %f368;
	fma.rn.f32 	%f590, %f351, %f353, %f369;
	fma.rn.f32 	%f589, %f351, %f354, %f370;
	fma.rn.f32 	%f588, %f351, %f355, %f371;

BB101_50:
	mov.u32 	%r223, %r232;
	mov.f32 	%f592, %f271;
	@%p42 bra 	BB101_56;

BB101_51:
	setp.ge.s32	%p115, %r22, %r223;
	setp.ge.s32	%p116, %r223, %r99;
	and.pred  	%p117, %p116, %p115;
	selp.b32	%r223, %r223, 0, %p117;
	mov.u32 	%r224, %r233;
	@!%p117 bra 	BB101_51;
	bra.uni 	BB101_52;

BB101_52:
	setp.ge.s32	%p118, %r23, %r224;
	setp.ge.s32	%p119, %r224, %r100;
	and.pred  	%p120, %p119, %p118;
	selp.b32	%r224, %r224, 0, %p120;
	mov.u32 	%r225, %r234;
	@!%p120 bra 	BB101_52;
	bra.uni 	BB101_53;

BB101_53:
	setp.ge.s32	%p121, %r24, %r225;
	setp.ge.s32	%p122, %r225, %r101;
	and.pred  	%p123, %p122, %p121;
	selp.b32	%r225, %r225, 0, %p123;
	@!%p123 bra 	BB101_53;
	bra.uni 	BB101_54;

BB101_54:
	setp.lt.s32	%p124, %r223, %r89;
	setp.le.s32	%p125, %r85, %r223;
	and.pred  	%p126, %p124, %p125;
	setp.le.s32	%p127, %r86, %r224;
	setp.lt.s32	%p128, %r224, %r90;
	and.pred  	%p129, %p128, %p127;
	setp.le.s32	%p130, %r87, %r225;
	setp.lt.s32	%p131, %r225, %r91;
	and.pred  	%p132, %p131, %p130;
	and.pred  	%p133, %p129, %p126;
	and.pred  	%p134, %p133, %p132;
	mov.f32 	%f592, %f271;
	@!%p134 bra 	BB101_56;
	bra.uni 	BB101_55;

BB101_55:
	sub.s32 	%r155, %r223, %r103;
	sub.s32 	%r156, %r225, %r105;
	sub.s32 	%r157, %r224, %r104;
	mad.lo.s32 	%r158, %r156, %r21, %r157;
	mad.lo.s32 	%r159, %r158, %r19, %r155;
	mad.lo.s32 	%r160, %r159, %r76, 2;
	cvta.to.global.u64 	%rd35, %rd5;
	mul.wide.s32 	%rd36, %r160, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.global.f32 	%f592, [%rd37];

BB101_56:
	setp.lt.f32	%p135, %f592, 0f3E9C99EE;
	setp.gt.f32	%p136, %f592, 0f3C458EEB;
	and.pred  	%p137, %p136, %p135;
	mov.f32 	%f593, %f271;
	mov.f32 	%f594, %f271;
	mov.f32 	%f595, %f271;
	mov.f32 	%f596, %f271;
	@!%p137 bra 	BB101_58;
	bra.uni 	BB101_57;

BB101_57:
	add.f32 	%f378, %f592, 0fBC458EEB;
	div.rn.f32 	%f379, %f378, 0f3E966D77;
	mul.f32 	%f380, %f379, 0f43800000;
	cvt.rmi.f32.f32	%f381, %f380;
	sub.f32 	%f382, %f380, %f381;
	cvt.rpi.f32.f32	%f383, %f380;
	cvt.rzi.s32.f32	%r161, %f383;
	add.s32 	%r162, %r161, 512;
	cvta.to.global.u64 	%rd38, %rd7;
	mul.wide.s32 	%rd39, %r162, 16;
	add.s64 	%rd40, %rd38, %rd39;
	cvt.rzi.s32.f32	%r163, %f381;
	add.s32 	%r164, %r163, 512;
	mul.wide.s32 	%rd41, %r164, 16;
	add.s64 	%rd42, %rd38, %rd41;
	mov.f32 	%f384, 0f3F800000;
	sub.f32 	%f385, %f384, %f382;
	ld.global.v4.f32 	{%f386, %f387, %f388, %f389}, [%rd40];
	ld.global.v4.f32 	{%f394, %f395, %f396, %f397}, [%rd42];
	mul.f32 	%f402, %f382, %f394;
	mul.f32 	%f403, %f382, %f395;
	mul.f32 	%f404, %f382, %f396;
	mul.f32 	%f405, %f382, %f397;
	fma.rn.f32 	%f596, %f385, %f386, %f402;
	fma.rn.f32 	%f595, %f385, %f387, %f403;
	fma.rn.f32 	%f594, %f385, %f388, %f404;
	fma.rn.f32 	%f406, %f385, %f389, %f405;
	div.rn.f32 	%f593, %f406, 0f41F00000;

BB101_58:
	mov.u32 	%r226, %r232;
	mov.f32 	%f597, %f271;
	@%p42 bra 	BB101_64;

BB101_59:
	setp.ge.s32	%p139, %r22, %r226;
	setp.ge.s32	%p140, %r226, %r99;
	and.pred  	%p141, %p140, %p139;
	selp.b32	%r226, %r226, 0, %p141;
	mov.u32 	%r227, %r233;
	@!%p141 bra 	BB101_59;
	bra.uni 	BB101_60;

BB101_60:
	setp.ge.s32	%p142, %r23, %r227;
	setp.ge.s32	%p143, %r227, %r100;
	and.pred  	%p144, %p143, %p142;
	selp.b32	%r227, %r227, 0, %p144;
	mov.u32 	%r228, %r234;
	@!%p144 bra 	BB101_60;
	bra.uni 	BB101_61;

BB101_61:
	setp.ge.s32	%p145, %r24, %r228;
	setp.ge.s32	%p146, %r228, %r101;
	and.pred  	%p147, %p146, %p145;
	selp.b32	%r228, %r228, 0, %p147;
	@!%p147 bra 	BB101_61;
	bra.uni 	BB101_62;

BB101_62:
	setp.lt.s32	%p148, %r226, %r89;
	setp.le.s32	%p149, %r85, %r226;
	and.pred  	%p150, %p148, %p149;
	setp.le.s32	%p151, %r86, %r227;
	setp.lt.s32	%p152, %r227, %r90;
	and.pred  	%p153, %p152, %p151;
	setp.le.s32	%p154, %r87, %r228;
	setp.lt.s32	%p155, %r228, %r91;
	and.pred  	%p156, %p155, %p154;
	and.pred  	%p157, %p153, %p150;
	and.pred  	%p158, %p157, %p156;
	mov.f32 	%f597, %f271;
	@!%p158 bra 	BB101_64;
	bra.uni 	BB101_63;

BB101_63:
	sub.s32 	%r165, %r226, %r103;
	sub.s32 	%r166, %r228, %r105;
	sub.s32 	%r167, %r227, %r104;
	mad.lo.s32 	%r168, %r166, %r21, %r167;
	mad.lo.s32 	%r169, %r168, %r19, %r165;
	mad.lo.s32 	%r170, %r169, %r76, 8;
	cvta.to.global.u64 	%rd43, %rd5;
	mul.wide.s32 	%rd44, %r170, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.f32 	%f597, [%rd45];

BB101_64:
	setp.lt.f32	%p159, %f597, 0f40400000;
	setp.gt.f32	%p160, %f597, 0f3F803372;
	and.pred  	%p161, %p160, %p159;
	mov.f32 	%f598, %f271;
	mov.f32 	%f599, %f271;
	mov.f32 	%f600, %f271;
	mov.f32 	%f601, %f271;
	@!%p161 bra 	BB101_66;
	bra.uni 	BB101_65;

BB101_65:
	add.f32 	%f413, %f597, 0fBF803372;
	div.rn.f32 	%f414, %f413, 0f3FFFCC8E;
	mul.f32 	%f415, %f414, 0f43800000;
	cvt.rmi.f32.f32	%f416, %f415;
	sub.f32 	%f417, %f415, %f416;
	cvt.rpi.f32.f32	%f418, %f415;
	cvt.rzi.s32.f32	%r171, %f418;
	cvta.to.global.u64 	%rd46, %rd7;
	mul.wide.s32 	%rd47, %r171, 16;
	add.s64 	%rd48, %rd46, %rd47;
	cvt.rzi.s32.f32	%r172, %f416;
	mul.wide.s32 	%rd49, %r172, 16;
	add.s64 	%rd50, %rd46, %rd49;
	mov.f32 	%f419, 0f3F800000;
	sub.f32 	%f420, %f419, %f417;
	ld.global.v4.f32 	{%f421, %f422, %f423, %f424}, [%rd48];
	ld.global.v4.f32 	{%f429, %f430, %f431, %f432}, [%rd50];
	mul.f32 	%f437, %f417, %f429;
	mul.f32 	%f438, %f417, %f430;
	mul.f32 	%f439, %f417, %f431;
	mul.f32 	%f440, %f417, %f432;
	fma.rn.f32 	%f601, %f420, %f421, %f437;
	fma.rn.f32 	%f600, %f420, %f422, %f438;
	fma.rn.f32 	%f599, %f420, %f423, %f439;
	fma.rn.f32 	%f598, %f420, %f424, %f440;

BB101_66:
	mov.u32 	%r229, %r232;
	mov.f32 	%f602, %f271;
	@%p42 bra 	BB101_72;

BB101_67:
	setp.ge.s32	%p163, %r22, %r229;
	setp.ge.s32	%p164, %r229, %r99;
	and.pred  	%p165, %p164, %p163;
	selp.b32	%r229, %r229, 0, %p165;
	mov.u32 	%r230, %r233;
	@!%p165 bra 	BB101_67;
	bra.uni 	BB101_68;

BB101_68:
	setp.ge.s32	%p166, %r23, %r230;
	setp.ge.s32	%p167, %r230, %r100;
	and.pred  	%p168, %p167, %p166;
	selp.b32	%r230, %r230, 0, %p168;
	mov.u32 	%r231, %r234;
	@!%p168 bra 	BB101_68;
	bra.uni 	BB101_69;

BB101_69:
	setp.ge.s32	%p169, %r24, %r231;
	setp.ge.s32	%p170, %r231, %r101;
	and.pred  	%p171, %p170, %p169;
	selp.b32	%r231, %r231, 0, %p171;
	@!%p171 bra 	BB101_69;
	bra.uni 	BB101_70;

BB101_70:
	setp.lt.s32	%p172, %r229, %r89;
	setp.le.s32	%p173, %r85, %r229;
	and.pred  	%p174, %p172, %p173;
	setp.le.s32	%p175, %r86, %r230;
	setp.lt.s32	%p176, %r230, %r90;
	and.pred  	%p177, %p176, %p175;
	setp.le.s32	%p178, %r87, %r231;
	setp.lt.s32	%p179, %r231, %r91;
	and.pred  	%p180, %p179, %p178;
	and.pred  	%p181, %p177, %p174;
	and.pred  	%p182, %p181, %p180;
	mov.f32 	%f602, %f271;
	@!%p182 bra 	BB101_72;
	bra.uni 	BB101_71;

BB101_71:
	sub.s32 	%r173, %r229, %r103;
	sub.s32 	%r174, %r231, %r105;
	sub.s32 	%r175, %r230, %r104;
	mad.lo.s32 	%r176, %r174, %r21, %r175;
	mad.lo.s32 	%r177, %r176, %r19, %r173;
	mad.lo.s32 	%r178, %r177, %r76, 1;
	cvta.to.global.u64 	%rd51, %rd5;
	mul.wide.s32 	%rd52, %r178, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.f32 	%f602, [%rd53];

BB101_72:
	setp.lt.f32	%p183, %f602, 0f4DF4D57C;
	setp.gt.f32	%p184, %f602, 0f465A38B7;
	and.pred  	%p185, %p184, %p183;
	mov.f32 	%f603, %f271;
	mov.f32 	%f604, %f271;
	mov.f32 	%f605, %f271;
	mov.f32 	%f606, %f271;
	@!%p185 bra 	BB101_74;
	bra.uni 	BB101_73;

BB101_73:
	add.f32 	%f447, %f602, 0fC65A38B7;
	div.rn.f32 	%f448, %f447, 0f4DF4D3C8;
	mul.f32 	%f449, %f448, 0f43800000;
	cvt.rmi.f32.f32	%f450, %f449;
	sub.f32 	%f451, %f449, %f450;
	cvt.rpi.f32.f32	%f452, %f449;
	cvt.rzi.s32.f32	%r179, %f452;
	add.s32 	%r180, %r179, 768;
	cvta.to.global.u64 	%rd54, %rd7;
	mul.wide.s32 	%rd55, %r180, 16;
	add.s64 	%rd56, %rd54, %rd55;
	cvt.rzi.s32.f32	%r181, %f450;
	add.s32 	%r182, %r181, 768;
	mul.wide.s32 	%rd57, %r182, 16;
	add.s64 	%rd58, %rd54, %rd57;
	mov.f32 	%f453, 0f3F800000;
	sub.f32 	%f454, %f453, %f451;
	ld.global.v4.f32 	{%f455, %f456, %f457, %f458}, [%rd56];
	ld.global.v4.f32 	{%f463, %f464, %f465, %f466}, [%rd58];
	mul.f32 	%f471, %f451, %f463;
	mul.f32 	%f472, %f451, %f464;
	mul.f32 	%f473, %f451, %f465;
	mul.f32 	%f474, %f451, %f466;
	fma.rn.f32 	%f606, %f454, %f455, %f471;
	fma.rn.f32 	%f605, %f454, %f456, %f472;
	fma.rn.f32 	%f604, %f454, %f457, %f473;
	fma.rn.f32 	%f603, %f454, %f458, %f474;

BB101_74:
	mov.f32 	%f607, %f271;
	@%p42 bra 	BB101_80;

BB101_75:
	setp.ge.s32	%p187, %r22, %r232;
	setp.ge.s32	%p188, %r232, %r99;
	and.pred  	%p189, %p188, %p187;
	selp.b32	%r232, %r232, 0, %p189;
	@!%p189 bra 	BB101_75;
	bra.uni 	BB101_76;

BB101_76:
	setp.ge.s32	%p190, %r23, %r233;
	setp.ge.s32	%p191, %r233, %r100;
	and.pred  	%p192, %p191, %p190;
	selp.b32	%r233, %r233, 0, %p192;
	@!%p192 bra 	BB101_76;
	bra.uni 	BB101_77;

BB101_77:
	setp.ge.s32	%p193, %r24, %r234;
	setp.ge.s32	%p194, %r234, %r101;
	and.pred  	%p195, %p194, %p193;
	selp.b32	%r234, %r234, 0, %p195;
	@!%p195 bra 	BB101_77;
	bra.uni 	BB101_78;

BB101_78:
	setp.lt.s32	%p196, %r232, %r89;
	setp.le.s32	%p197, %r85, %r232;
	and.pred  	%p198, %p196, %p197;
	setp.le.s32	%p199, %r86, %r233;
	setp.lt.s32	%p200, %r233, %r90;
	and.pred  	%p201, %p200, %p199;
	setp.le.s32	%p202, %r87, %r234;
	setp.lt.s32	%p203, %r234, %r91;
	and.pred  	%p204, %p203, %p202;
	and.pred  	%p205, %p201, %p198;
	and.pred  	%p206, %p205, %p204;
	mov.f32 	%f607, %f271;
	@!%p206 bra 	BB101_80;
	bra.uni 	BB101_79;

BB101_79:
	sub.s32 	%r183, %r232, %r103;
	sub.s32 	%r184, %r234, %r105;
	sub.s32 	%r185, %r233, %r104;
	mad.lo.s32 	%r186, %r184, %r21, %r185;
	mad.lo.s32 	%r187, %r186, %r19, %r183;
	mad.lo.s32 	%r188, %r187, %r76, 6;
	cvta.to.global.u64 	%rd59, %rd5;
	mul.wide.s32 	%rd60, %r188, 4;
	add.s64 	%rd61, %rd59, %rd60;
	ld.global.f32 	%f607, [%rd61];

BB101_80:
	setp.lt.f32	%p207, %f607, 0f481DC9F2;
	setp.gt.f32	%p208, %f607, 0f42B3464A;
	and.pred  	%p209, %p208, %p207;
	mov.f32 	%f608, %f271;
	mov.f32 	%f609, %f271;
	mov.f32 	%f610, %f271;
	mov.f32 	%f611, %f271;
	@!%p209 bra 	BB101_82;
	bra.uni 	BB101_81;

BB101_81:
	add.f32 	%f481, %f607, 0fC2B3464A;
	div.rn.f32 	%f482, %f481, 0f481DB389;
	mul.f32 	%f483, %f482, 0f43800000;
	cvt.rmi.f32.f32	%f484, %f483;
	sub.f32 	%f485, %f483, %f484;
	cvt.rpi.f32.f32	%f486, %f483;
	cvt.rzi.s32.f32	%r189, %f486;
	add.s32 	%r190, %r189, 1024;
	cvta.to.global.u64 	%rd62, %rd7;
	mul.wide.s32 	%rd63, %r190, 16;
	add.s64 	%rd64, %rd62, %rd63;
	cvt.rzi.s32.f32	%r191, %f484;
	add.s32 	%r192, %r191, 1024;
	mul.wide.s32 	%rd65, %r192, 16;
	add.s64 	%rd66, %rd62, %rd65;
	mov.f32 	%f487, 0f3F800000;
	sub.f32 	%f488, %f487, %f485;
	ld.global.v4.f32 	{%f489, %f490, %f491, %f492}, [%rd64];
	ld.global.v4.f32 	{%f497, %f498, %f499, %f500}, [%rd66];
	mul.f32 	%f505, %f485, %f497;
	mul.f32 	%f506, %f485, %f498;
	mul.f32 	%f507, %f485, %f499;
	mul.f32 	%f508, %f485, %f500;
	fma.rn.f32 	%f611, %f488, %f489, %f505;
	fma.rn.f32 	%f610, %f488, %f490, %f506;
	fma.rn.f32 	%f609, %f488, %f491, %f507;
	fma.rn.f32 	%f509, %f488, %f492, %f508;
	div.rn.f32 	%f608, %f509, 0f40A00000;

BB101_82:
	setp.gt.f32	%p210, %f578, 0f00000000;
	selp.f32	%f513, %f578, 0f00000000, %p210;
	setp.lt.f32	%p211, %f513, %f588;
	selp.f32	%f514, %f588, %f513, %p211;
	setp.lt.f32	%p212, %f514, %f593;
	selp.f32	%f515, %f593, %f514, %p212;
	setp.lt.f32	%p213, %f515, %f598;
	selp.f32	%f516, %f598, %f515, %p213;
	setp.lt.f32	%p214, %f516, %f603;
	selp.f32	%f517, %f603, %f516, %p214;
	setp.lt.f32	%p215, %f517, %f608;
	selp.f32	%f518, %f608, %f517, %p215;
	setp.lt.f32	%p216, %f518, %f583;
	selp.f32	%f136, %f583, %f518, %p216;
	setp.leu.f32	%p217, %f136, 0f00000000;
	mov.f32 	%f612, %f271;
	mov.f32 	%f613, %f271;
	mov.f32 	%f614, %f271;
	@%p217 bra 	BB101_84;

	fma.rn.f32 	%f519, %f578, %f581, 0f00000000;
	fma.rn.f32 	%f520, %f588, %f591, %f519;
	fma.rn.f32 	%f521, %f593, %f596, %f520;
	fma.rn.f32 	%f522, %f598, %f601, %f521;
	fma.rn.f32 	%f523, %f603, %f606, %f522;
	fma.rn.f32 	%f524, %f608, %f611, %f523;
	fma.rn.f32 	%f525, %f583, %f586, %f524;
	fma.rn.f32 	%f526, %f578, %f580, 0f00000000;
	fma.rn.f32 	%f527, %f588, %f590, %f526;
	fma.rn.f32 	%f528, %f593, %f595, %f527;
	fma.rn.f32 	%f529, %f598, %f600, %f528;
	fma.rn.f32 	%f530, %f603, %f605, %f529;
	fma.rn.f32 	%f531, %f608, %f610, %f530;
	fma.rn.f32 	%f532, %f583, %f585, %f531;
	fma.rn.f32 	%f533, %f578, %f579, 0f00000000;
	fma.rn.f32 	%f534, %f588, %f589, %f533;
	fma.rn.f32 	%f535, %f593, %f594, %f534;
	fma.rn.f32 	%f536, %f598, %f599, %f535;
	fma.rn.f32 	%f537, %f603, %f604, %f536;
	fma.rn.f32 	%f538, %f608, %f609, %f537;
	fma.rn.f32 	%f539, %f583, %f584, %f538;
	add.f32 	%f540, %f578, 0f00000000;
	add.f32 	%f541, %f540, %f588;
	add.f32 	%f542, %f541, %f593;
	add.f32 	%f543, %f542, %f598;
	add.f32 	%f544, %f543, %f603;
	add.f32 	%f545, %f583, %f544;
	div.rn.f32 	%f614, %f525, %f545;
	div.rn.f32 	%f613, %f532, %f545;
	div.rn.f32 	%f612, %f539, %f545;

BB101_84:
	mov.f32 	%f546, 0f3F800000;
	sub.f32 	%f547, %f546, %f615;
	fma.rn.f32 	%f548, %f547, %f136, %f615;
	setp.gt.f32	%p218, %f548, 0f3F800000;
	selp.f32	%f615, 0f3F800000, %f548, %p218;
	mul.f32 	%f549, %f547, %f614;
	fma.rn.f32 	%f618, %f136, %f549, %f618;
	mul.f32 	%f550, %f547, %f613;
	fma.rn.f32 	%f617, %f136, %f550, %f617;
	mul.f32 	%f551, %f547, %f612;
	fma.rn.f32 	%f616, %f136, %f551, %f616;
	add.s32 	%r213, %r213, 1;
	cvt.rn.f32.s32	%f552, %r213;
	fma.rn.f32 	%f576, %f567, %f552, %f564;
	fma.rn.f32 	%f575, %f568, %f552, %f565;
	fma.rn.f32 	%f574, %f569, %f552, %f566;
	setp.lt.s32	%p219, %r213, %r212;
	@%p219 bra 	BB101_26;

BB101_85:
	ld.param.u64 	%rd70, [render_param_0];
	ld.param.u32 	%r211, [render_param_3];
	mov.u32 	%r210, %tid.y;
	mov.u32 	%r209, %ntid.y;
	mov.u32 	%r208, %ctaid.y;
	mad.lo.s32 	%r207, %r208, %r209, %r210;
	mov.u32 	%r206, %tid.x;
	mov.u32 	%r205, %ntid.x;
	mov.u32 	%r204, %ctaid.x;
	mad.lo.s32 	%r203, %r204, %r205, %r206;
	mad.lo.s32 	%r201, %r207, %r211, %r203;
	shl.b32 	%r202, %r201, 2;
	cvta.to.global.u64 	%rd67, %rd70;
	mul.wide.s32 	%rd68, %r202, 4;
	add.s64 	%rd69, %rd67, %rd68;
	st.global.f32 	[%rd69], %f618;
	st.global.f32 	[%rd69+4], %f617;
	st.global.f32 	[%rd69+8], %f616;
	st.global.f32 	[%rd69+12], %f615;

BB101_86:
	ret;
}

	// .globl	composite_uchar
.visible .entry composite_uchar(
	.param .u64 composite_uchar_param_0,
	.param .u64 composite_uchar_param_1,
	.param .u32 composite_uchar_param_2,
	.param .u32 composite_uchar_param_3,
	.param .u32 composite_uchar_param_4
)
{
	.reg .pred 	%p<17>;
	.reg .f32 	%f<145>;
	.reg .b32 	%r<101>;
	.reg .f64 	%fd<10>;
	.reg .b64 	%rd<29>;


	ld.param.u64 	%rd2, [composite_uchar_param_0];
	ld.param.u64 	%rd3, [composite_uchar_param_1];
	ld.param.u32 	%r17, [composite_uchar_param_2];
	ld.param.u32 	%r18, [composite_uchar_param_3];
	ld.param.u32 	%r19, [composite_uchar_param_4];
	mov.u32 	%r20, %tid.x;
	mov.u32 	%r21, %ctaid.x;
	mov.u32 	%r22, %ntid.x;
	mad.lo.s32 	%r1, %r21, %r22, %r20;
	mov.u32 	%r23, %ctaid.y;
	mov.u32 	%r24, %ntid.y;
	mov.u32 	%r25, %tid.y;
	mad.lo.s32 	%r2, %r23, %r24, %r25;
	setp.ge.s32	%p1, %r2, %r19;
	setp.ge.s32	%p2, %r1, %r18;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB102_14;

	mad.lo.s32 	%r26, %r2, %r18, %r1;
	shl.b32 	%r27, %r26, 2;
	cvta.to.global.u64 	%rd4, %rd3;
	mul.wide.s32 	%rd5, %r27, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f32 	%f1, [%rd6];
	ld.global.f32 	%f2, [%rd6+4];
	ld.global.f32 	%f3, [%rd6+8];
	ld.global.f32 	%f4, [%rd6+12];
	setp.lt.s32	%p4, %r17, 2;
	@%p4 bra 	BB102_2;

	mul.lo.s32 	%r3, %r19, %r18;
	add.s32 	%r32, %r17, -1;
	and.b32  	%r31, %r32, 3;
	mov.f32 	%f141, 0f00000000;
	mov.u32 	%r96, 1;
	setp.eq.s32	%p5, %r31, 0;
	@%p5 bra 	BB102_4;

	setp.eq.s32	%p6, %r31, 1;
	@%p6 bra 	BB102_9;

	setp.eq.s32	%p7, %r31, 2;
	@%p7 bra 	BB102_8;

	add.s32 	%r43, %r26, %r3;
	shl.b32 	%r44, %r43, 2;
	mul.wide.s32 	%rd8, %r44, 4;
	add.s64 	%rd9, %rd4, %rd8;
	mov.f32 	%f57, 0f3F800000;
	sub.f32 	%f58, %f57, %f4;
	ld.global.f32 	%f59, [%rd9+12];
	fma.rn.f32 	%f60, %f58, %f59, %f4;
	setp.gt.f32	%p8, %f60, 0f3F800000;
	selp.f32	%f4, 0f3F800000, %f60, %p8;
	ld.global.f32 	%f61, [%rd9];
	fma.rn.f32 	%f1, %f58, %f61, %f1;
	ld.global.f32 	%f62, [%rd9+4];
	fma.rn.f32 	%f2, %f58, %f62, %f2;
	ld.global.f32 	%f63, [%rd9+8];
	fma.rn.f32 	%f3, %f58, %f63, %f3;
	mov.u32 	%r96, 2;

BB102_8:
	mad.lo.s32 	%r54, %r3, %r96, %r26;
	shl.b32 	%r55, %r54, 2;
	mul.wide.s32 	%rd11, %r55, 4;
	add.s64 	%rd12, %rd4, %rd11;
	add.s32 	%r56, %r55, 1;
	mul.wide.s32 	%rd13, %r56, 4;
	add.s64 	%rd14, %rd4, %rd13;
	mov.f32 	%f64, 0f3F800000;
	sub.f32 	%f65, %f64, %f4;
	ld.global.f32 	%f66, [%rd14+8];
	fma.rn.f32 	%f67, %f65, %f66, %f4;
	setp.gt.f32	%p9, %f67, 0f3F800000;
	selp.f32	%f4, 0f3F800000, %f67, %p9;
	ld.global.f32 	%f68, [%rd12];
	fma.rn.f32 	%f1, %f65, %f68, %f1;
	ld.global.f32 	%f69, [%rd14];
	fma.rn.f32 	%f2, %f65, %f69, %f2;
	ld.global.f32 	%f70, [%rd14+4];
	fma.rn.f32 	%f3, %f65, %f70, %f3;
	add.s32 	%r96, %r96, 1;

BB102_9:
	mad.lo.s32 	%r66, %r3, %r96, %r26;
	shl.b32 	%r67, %r66, 2;
	mul.wide.s32 	%rd16, %r67, 4;
	add.s64 	%rd17, %rd4, %rd16;
	add.s32 	%r68, %r67, 1;
	mul.wide.s32 	%rd18, %r68, 4;
	add.s64 	%rd19, %rd4, %rd18;
	mov.f32 	%f71, 0f3F800000;
	sub.f32 	%f72, %f71, %f4;
	ld.global.f32 	%f73, [%rd19+8];
	fma.rn.f32 	%f74, %f72, %f73, %f4;
	setp.gt.f32	%p10, %f74, 0f3F800000;
	selp.f32	%f4, 0f3F800000, %f74, %p10;
	ld.global.f32 	%f75, [%rd17];
	fma.rn.f32 	%f1, %f72, %f75, %f1;
	ld.global.f32 	%f76, [%rd19];
	fma.rn.f32 	%f2, %f72, %f76, %f2;
	ld.global.f32 	%f77, [%rd19+4];
	fma.rn.f32 	%f3, %f72, %f77, %f3;
	add.s32 	%r96, %r96, 1;
	mov.f32 	%f141, %f1;
	mov.f32 	%f142, %f2;
	mov.f32 	%f143, %f3;
	mov.f32 	%f144, %f4;
	bra.uni 	BB102_10;

BB102_2:
	mov.f32 	%f141, %f1;
	mov.f32 	%f142, %f2;
	mov.f32 	%f143, %f3;
	mov.f32 	%f144, %f4;
	bra.uni 	BB102_13;

BB102_4:
	mov.f32 	%f142, %f141;
	mov.f32 	%f143, %f141;
	mov.f32 	%f144, %f141;

BB102_10:
	setp.lt.u32	%p11, %r32, 4;
	@%p11 bra 	BB102_13;

	mul.lo.s32 	%r72, %r21, %r22;
	shl.b32 	%r99, %r72, 2;
	shl.b32 	%r76, %r20, 2;
	shl.b32 	%r10, %r3, 4;
	mad.lo.s32 	%r80, %r96, %r19, %r2;
	mul.lo.s32 	%r81, %r18, %r80;
	mad.lo.s32 	%r11, %r81, 4, %r76;
	mov.f32 	%f141, %f1;
	mov.f32 	%f142, %f2;
	mov.f32 	%f143, %f3;
	mov.f32 	%f144, %f4;

BB102_12:
	add.s32 	%r82, %r11, %r99;
	mul.wide.s32 	%rd20, %r82, 4;
	add.s64 	%rd21, %rd4, %rd20;
	mov.f32 	%f78, 0f3F800000;
	sub.f32 	%f79, %f78, %f144;
	ld.global.f32 	%f80, [%rd21+12];
	fma.rn.f32 	%f81, %f79, %f80, %f144;
	setp.gt.f32	%p12, %f81, 0f3F800000;
	selp.f32	%f82, 0f3F800000, %f81, %p12;
	ld.global.f32 	%f83, [%rd21];
	fma.rn.f32 	%f84, %f79, %f83, %f141;
	ld.global.f32 	%f85, [%rd21+4];
	fma.rn.f32 	%f86, %f79, %f85, %f142;
	ld.global.f32 	%f87, [%rd21+8];
	fma.rn.f32 	%f88, %f79, %f87, %f143;
	cvt.s64.s32	%rd22, %r10;
	add.s64 	%rd23, %rd21, %rd22;
	sub.f32 	%f89, %f78, %f82;
	ld.global.f32 	%f90, [%rd23+12];
	fma.rn.f32 	%f91, %f89, %f90, %f82;
	setp.gt.f32	%p13, %f91, 0f3F800000;
	selp.f32	%f92, 0f3F800000, %f91, %p13;
	ld.global.f32 	%f93, [%rd23];
	fma.rn.f32 	%f94, %f89, %f93, %f84;
	ld.global.f32 	%f95, [%rd23+4];
	fma.rn.f32 	%f96, %f89, %f95, %f86;
	ld.global.f32 	%f97, [%rd23+8];
	fma.rn.f32 	%f98, %f89, %f97, %f88;
	add.s64 	%rd24, %rd23, %rd22;
	sub.f32 	%f99, %f78, %f92;
	ld.global.f32 	%f100, [%rd24+12];
	fma.rn.f32 	%f101, %f99, %f100, %f92;
	setp.gt.f32	%p14, %f101, 0f3F800000;
	selp.f32	%f102, 0f3F800000, %f101, %p14;
	ld.global.f32 	%f103, [%rd24];
	fma.rn.f32 	%f104, %f99, %f103, %f94;
	ld.global.f32 	%f105, [%rd24+4];
	fma.rn.f32 	%f106, %f99, %f105, %f96;
	ld.global.f32 	%f107, [%rd24+8];
	fma.rn.f32 	%f108, %f99, %f107, %f98;
	add.s64 	%rd25, %rd24, %rd22;
	sub.f32 	%f109, %f78, %f102;
	ld.global.f32 	%f110, [%rd25+12];
	fma.rn.f32 	%f111, %f109, %f110, %f102;
	setp.gt.f32	%p15, %f111, 0f3F800000;
	selp.f32	%f144, 0f3F800000, %f111, %p15;
	ld.global.f32 	%f112, [%rd25];
	fma.rn.f32 	%f141, %f109, %f112, %f104;
	ld.global.f32 	%f113, [%rd25+4];
	fma.rn.f32 	%f142, %f109, %f113, %f106;
	ld.global.f32 	%f114, [%rd25+8];
	fma.rn.f32 	%f143, %f109, %f114, %f108;
	add.s32 	%r99, %r99, %r10;
	add.s32 	%r96, %r96, 4;
	setp.lt.s32	%p16, %r96, %r17;
	@%p16 bra 	BB102_12;

BB102_13:
	cvt.f64.f32	%fd1, %f141;
	cvt.f64.f32	%fd2, %f144;
	mov.f64 	%fd3, 0d3FF0000000000000;
	sub.f64 	%fd4, %fd3, %fd2;
	add.f64 	%fd5, %fd1, %fd4;
	cvt.rn.f32.f64	%f115, %fd5;
	cvt.f64.f32	%fd6, %f142;
	add.f64 	%fd7, %fd6, %fd4;
	cvt.rn.f32.f64	%f116, %fd7;
	cvt.f64.f32	%fd8, %f143;
	add.f64 	%fd9, %fd8, %fd4;
	cvt.rn.f32.f64	%f117, %fd9;
	mul.f32 	%f118, %f115, 0f437F0000;
	cvt.rzi.u32.f32	%r83, %f118;
	mul.lo.s32 	%r93, %r26, 3;
	cvta.to.global.u64 	%rd26, %rd2;
	cvt.s64.s32	%rd27, %r93;
	add.s64 	%rd28, %rd26, %rd27;
	st.global.u8 	[%rd28], %r83;
	mul.f32 	%f119, %f116, 0f437F0000;
	cvt.rzi.u32.f32	%r94, %f119;
	st.global.u8 	[%rd28+1], %r94;
	mul.f32 	%f120, %f117, 0f437F0000;
	cvt.rzi.u32.f32	%r95, %f120;
	st.global.u8 	[%rd28+2], %r95;

BB102_14:
	ret;
}

	// .globl	composite
.visible .entry composite(
	.param .u64 composite_param_0,
	.param .u64 composite_param_1,
	.param .u32 composite_param_2,
	.param .u32 composite_param_3,
	.param .u32 composite_param_4
)
{
	.reg .pred 	%p<17>;
	.reg .f32 	%f<131>;
	.reg .b32 	%r<100>;
	.reg .b64 	%rd<31>;


	ld.param.u64 	%rd2, [composite_param_0];
	ld.param.u64 	%rd3, [composite_param_1];
	ld.param.u32 	%r17, [composite_param_2];
	ld.param.u32 	%r18, [composite_param_3];
	ld.param.u32 	%r19, [composite_param_4];
	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %ntid.x;
	mov.u32 	%r22, %tid.x;
	mad.lo.s32 	%r1, %r20, %r21, %r22;
	mov.u32 	%r23, %ctaid.y;
	mov.u32 	%r24, %ntid.y;
	mov.u32 	%r25, %tid.y;
	mad.lo.s32 	%r2, %r23, %r24, %r25;
	setp.ge.s32	%p1, %r2, %r19;
	setp.ge.s32	%p2, %r1, %r18;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB103_14;

	cvta.to.global.u64 	%rd4, %rd3;
	mad.lo.s32 	%r26, %r2, %r18, %r1;
	shl.b32 	%r3, %r26, 2;
	mul.wide.s32 	%rd5, %r3, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f32 	%f1, [%rd6];
	ld.global.f32 	%f2, [%rd6+4];
	ld.global.f32 	%f3, [%rd6+8];
	ld.global.f32 	%f4, [%rd6+12];
	setp.lt.s32	%p4, %r17, 2;
	@%p4 bra 	BB103_2;

	add.s32 	%r31, %r17, -1;
	and.b32  	%r30, %r31, 3;
	mov.u32 	%r95, 1;
	mov.f32 	%f128, 0f00000000;
	setp.eq.s32	%p5, %r30, 0;
	@%p5 bra 	BB103_4;

	setp.eq.s32	%p6, %r30, 1;
	@%p6 bra 	BB103_9;

	setp.eq.s32	%p7, %r30, 2;
	@%p7 bra 	BB103_8;

	mad.lo.s32 	%r42, %r19, %r18, %r26;
	shl.b32 	%r43, %r42, 2;
	mul.wide.s32 	%rd8, %r43, 4;
	add.s64 	%rd9, %rd4, %rd8;
	mov.f32 	%f49, 0f3F800000;
	sub.f32 	%f50, %f49, %f4;
	ld.global.f32 	%f51, [%rd9+12];
	fma.rn.f32 	%f52, %f50, %f51, %f4;
	setp.gt.f32	%p8, %f52, 0f3F800000;
	selp.f32	%f4, 0f3F800000, %f52, %p8;
	ld.global.f32 	%f53, [%rd9];
	fma.rn.f32 	%f1, %f50, %f53, %f1;
	ld.global.f32 	%f54, [%rd9+4];
	fma.rn.f32 	%f2, %f50, %f54, %f2;
	ld.global.f32 	%f55, [%rd9+8];
	fma.rn.f32 	%f3, %f50, %f55, %f3;
	mov.u32 	%r95, 2;

BB103_8:
	mul.lo.s32 	%r44, %r19, %r18;
	mad.lo.s32 	%r54, %r44, %r95, %r26;
	shl.b32 	%r55, %r54, 2;
	mul.wide.s32 	%rd11, %r55, 4;
	add.s64 	%rd12, %rd4, %rd11;
	add.s32 	%r56, %r55, 1;
	mul.wide.s32 	%rd13, %r56, 4;
	add.s64 	%rd14, %rd4, %rd13;
	mov.f32 	%f56, 0f3F800000;
	sub.f32 	%f57, %f56, %f4;
	ld.global.f32 	%f58, [%rd14+8];
	fma.rn.f32 	%f59, %f57, %f58, %f4;
	setp.gt.f32	%p9, %f59, 0f3F800000;
	selp.f32	%f4, 0f3F800000, %f59, %p9;
	ld.global.f32 	%f60, [%rd12];
	fma.rn.f32 	%f1, %f57, %f60, %f1;
	ld.global.f32 	%f61, [%rd14];
	fma.rn.f32 	%f2, %f57, %f61, %f2;
	ld.global.f32 	%f62, [%rd14+4];
	fma.rn.f32 	%f3, %f57, %f62, %f3;
	add.s32 	%r95, %r95, 1;

BB103_9:
	mul.lo.s32 	%r57, %r19, %r18;
	mad.lo.s32 	%r67, %r57, %r95, %r26;
	shl.b32 	%r68, %r67, 2;
	mul.wide.s32 	%rd16, %r68, 4;
	add.s64 	%rd17, %rd4, %rd16;
	add.s32 	%r69, %r68, 1;
	mul.wide.s32 	%rd18, %r69, 4;
	add.s64 	%rd19, %rd4, %rd18;
	mov.f32 	%f63, 0f3F800000;
	sub.f32 	%f64, %f63, %f4;
	ld.global.f32 	%f65, [%rd19+8];
	fma.rn.f32 	%f66, %f64, %f65, %f4;
	setp.gt.f32	%p10, %f66, 0f3F800000;
	selp.f32	%f4, 0f3F800000, %f66, %p10;
	ld.global.f32 	%f67, [%rd17];
	fma.rn.f32 	%f1, %f64, %f67, %f1;
	ld.global.f32 	%f68, [%rd19];
	fma.rn.f32 	%f2, %f64, %f68, %f2;
	ld.global.f32 	%f69, [%rd19+4];
	fma.rn.f32 	%f3, %f64, %f69, %f3;
	add.s32 	%r95, %r95, 1;
	mov.f32 	%f128, %f3;
	mov.f32 	%f129, %f2;
	mov.f32 	%f130, %f1;
	mov.f32 	%f127, %f4;
	bra.uni 	BB103_10;

BB103_2:
	mov.f32 	%f127, %f4;
	mov.f32 	%f128, %f3;
	mov.f32 	%f129, %f2;
	mov.f32 	%f130, %f1;
	bra.uni 	BB103_13;

BB103_4:
	mov.f32 	%f129, %f128;
	mov.f32 	%f130, %f128;
	mov.f32 	%f127, %f128;

BB103_10:
	setp.lt.u32	%p11, %r31, 4;
	@%p11 bra 	BB103_13;

	mul.lo.s32 	%r73, %r20, %r21;
	shl.b32 	%r98, %r73, 2;
	shl.b32 	%r77, %r22, 2;
	mul.lo.s32 	%r78, %r19, %r18;
	shl.b32 	%r10, %r78, 4;
	mad.lo.s32 	%r81, %r95, %r19, %r2;
	mul.lo.s32 	%r82, %r18, %r81;
	mad.lo.s32 	%r11, %r82, 4, %r77;
	mov.f32 	%f127, %f4;
	mov.f32 	%f128, %f3;
	mov.f32 	%f129, %f2;
	mov.f32 	%f130, %f1;

BB103_12:
	add.s32 	%r83, %r11, %r98;
	mul.wide.s32 	%rd20, %r83, 4;
	add.s64 	%rd21, %rd4, %rd20;
	mov.f32 	%f70, 0f3F800000;
	sub.f32 	%f71, %f70, %f127;
	ld.global.f32 	%f72, [%rd21+12];
	fma.rn.f32 	%f73, %f71, %f72, %f127;
	setp.gt.f32	%p12, %f73, 0f3F800000;
	selp.f32	%f74, 0f3F800000, %f73, %p12;
	ld.global.f32 	%f75, [%rd21];
	fma.rn.f32 	%f76, %f71, %f75, %f130;
	ld.global.f32 	%f77, [%rd21+4];
	fma.rn.f32 	%f78, %f71, %f77, %f129;
	ld.global.f32 	%f79, [%rd21+8];
	fma.rn.f32 	%f80, %f71, %f79, %f128;
	cvt.s64.s32	%rd22, %r10;
	add.s64 	%rd23, %rd21, %rd22;
	sub.f32 	%f81, %f70, %f74;
	ld.global.f32 	%f82, [%rd23+12];
	fma.rn.f32 	%f83, %f81, %f82, %f74;
	setp.gt.f32	%p13, %f83, 0f3F800000;
	selp.f32	%f84, 0f3F800000, %f83, %p13;
	ld.global.f32 	%f85, [%rd23];
	fma.rn.f32 	%f86, %f81, %f85, %f76;
	ld.global.f32 	%f87, [%rd23+4];
	fma.rn.f32 	%f88, %f81, %f87, %f78;
	ld.global.f32 	%f89, [%rd23+8];
	fma.rn.f32 	%f90, %f81, %f89, %f80;
	add.s64 	%rd24, %rd23, %rd22;
	sub.f32 	%f91, %f70, %f84;
	ld.global.f32 	%f92, [%rd24+12];
	fma.rn.f32 	%f93, %f91, %f92, %f84;
	setp.gt.f32	%p14, %f93, 0f3F800000;
	selp.f32	%f94, 0f3F800000, %f93, %p14;
	ld.global.f32 	%f95, [%rd24];
	fma.rn.f32 	%f96, %f91, %f95, %f86;
	ld.global.f32 	%f97, [%rd24+4];
	fma.rn.f32 	%f98, %f91, %f97, %f88;
	ld.global.f32 	%f99, [%rd24+8];
	fma.rn.f32 	%f100, %f91, %f99, %f90;
	add.s64 	%rd25, %rd24, %rd22;
	sub.f32 	%f101, %f70, %f94;
	ld.global.f32 	%f102, [%rd25+12];
	fma.rn.f32 	%f103, %f101, %f102, %f94;
	setp.gt.f32	%p15, %f103, 0f3F800000;
	selp.f32	%f127, 0f3F800000, %f103, %p15;
	ld.global.f32 	%f104, [%rd25];
	fma.rn.f32 	%f130, %f101, %f104, %f96;
	ld.global.f32 	%f105, [%rd25+4];
	fma.rn.f32 	%f129, %f101, %f105, %f98;
	ld.global.f32 	%f106, [%rd25+8];
	fma.rn.f32 	%f128, %f101, %f106, %f100;
	add.s32 	%r98, %r98, %r10;
	add.s32 	%r95, %r95, 4;
	setp.lt.s32	%p16, %r95, %r17;
	@%p16 bra 	BB103_12;

BB103_13:
	add.s32 	%r84, %r3, 1;
	cvta.to.global.u64 	%rd26, %rd2;
	add.s64 	%rd28, %rd26, %rd5;
	st.global.f32 	[%rd28], %f130;
	mul.wide.s32 	%rd29, %r84, 4;
	add.s64 	%rd30, %rd26, %rd29;
	st.global.f32 	[%rd30], %f129;
	st.global.f32 	[%rd30+4], %f128;
	st.global.f32 	[%rd30+8], %f127;

BB103_14:
	ret;
}


