// Seed: 3798126151
module module_0 (
    input logic id_0,
    output reg id_1,
    input id_2,
    input reg id_3,
    input id_4
);
  always @(posedge 1) begin
    id_1 <= id_2;
    id_1 = id_3;
    id_1 = 1;
  end
  type_0 id_5 (
      .id_0(id_2),
      .id_1(1),
      .id_2({1}),
      .id_3(1)
  );
endmodule
