

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Sat Jun 11 12:26:00 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        dct_prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1850|  1850|  1851|  1851|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 2
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	8  / (exitcond_flatten2)
	7  / (!exitcond_flatten2)
7 --> 
	6  / true
8 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_9 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input) nounwind, !map !0

ST_1: stg_10 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output) nounwind, !map !6

ST_1: stg_11 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_1: buf_2d_in [1/1] 2.71ns
:3  %buf_2d_in = alloca [64 x i16], align 2

ST_1: buf_2d_out [1/1] 2.71ns
:4  %buf_2d_out = alloca [64 x i16], align 2

ST_1: stg_14 [1/1] 1.57ns
:5  br label %1


 <State 2>: 7.68ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: r_i [1/1] 0.00ns
:1  %r_i = phi i4 [ 0, %0 ], [ %tmp_i_mid2_v_v, %.reset ]

ST_2: c_i [1/1] 0.00ns
:2  %c_i = phi i4 [ 0, %0 ], [ %c, %.reset ]

ST_2: exitcond_flatten [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_20 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %read_data.exit, label %.reset

ST_2: r [1/1] 0.80ns
.reset:0  %r = add i4 1, %r_i

ST_2: exitcond_i [1/1] 1.88ns
.reset:3  %exitcond_i = icmp eq i4 %c_i, -8

ST_2: c_i_mid2 [1/1] 1.37ns
.reset:4  %c_i_mid2 = select i1 %exitcond_i, i4 0, i4 %c_i

ST_2: tmp_i_mid2_v_v [1/1] 1.37ns
.reset:5  %tmp_i_mid2_v_v = select i1 %exitcond_i, i4 %r, i4 %r_i

ST_2: tmp [1/1] 0.00ns
.reset:6  %tmp = trunc i4 %tmp_i_mid2_v_v to i3

ST_2: tmp_i_mid2 [1/1] 0.00ns
.reset:7  %tmp_i_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_2: c_i_cast6 [1/1] 0.00ns
.reset:10  %c_i_cast6 = zext i4 %c_i_mid2 to i6

ST_2: tmp_9_i [1/1] 1.72ns
.reset:14  %tmp_9_i = add i6 %c_i_cast6, %tmp_i_mid2

ST_2: tmp_i [1/1] 0.00ns
.reset:15  %tmp_i = zext i6 %tmp_9_i to i64

ST_2: input_addr [1/1] 0.00ns
.reset:16  %input_addr = getelementptr [64 x i16]* %input, i64 0, i64 %tmp_i

ST_2: input_load [2/2] 2.71ns
.reset:17  %input_load = load i16* %input_addr, align 2

ST_2: c [1/1] 0.80ns
.reset:24  %c = add i4 1, %c_i_mid2


 <State 3>: 5.42ns
ST_3: stg_33 [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @RD_Loop_Row_RD_Loop_Col_str)

ST_3: empty [1/1] 0.00ns
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_3: tmp_s [1/1] 0.00ns
.reset:8  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_i_mid2_v_v, i3 0)

ST_3: tmp_27_cast [1/1] 0.00ns
.reset:9  %tmp_27_cast = zext i7 %tmp_s to i8

ST_3: stg_37 [1/1] 0.00ns
.reset:11  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_3: tmp_10_i [1/1] 0.00ns
.reset:12  %tmp_10_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_3: stg_39 [1/1] 0.00ns
.reset:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: input_load [1/2] 2.71ns
.reset:17  %input_load = load i16* %input_addr, align 2

ST_3: tmp_1_i_cast [1/1] 0.00ns
.reset:18  %tmp_1_i_cast = zext i4 %c_i_mid2 to i8

ST_3: tmp_13 [1/1] 1.72ns
.reset:19  %tmp_13 = add i8 %tmp_27_cast, %tmp_1_i_cast

ST_3: tmp_28_cast [1/1] 0.00ns
.reset:20  %tmp_28_cast = zext i8 %tmp_13 to i64

ST_3: buf_2d_in_addr [1/1] 0.00ns
.reset:21  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i64 0, i64 %tmp_28_cast

ST_3: stg_45 [1/1] 2.71ns
.reset:22  store i16 %input_load, i16* %buf_2d_in_addr, align 2

ST_3: empty_13 [1/1] 0.00ns
.reset:23  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_10_i) nounwind

ST_3: stg_47 [1/1] 0.00ns
.reset:25  br label %1


 <State 4>: 0.00ns
ST_4: stg_48 [2/2] 0.00ns
read_data.exit:0  call fastcc void @dct_dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind


 <State 5>: 1.57ns
ST_5: stg_49 [1/2] 0.00ns
read_data.exit:0  call fastcc void @dct_dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind

ST_5: stg_50 [1/1] 1.57ns
read_data.exit:1  br label %2


 <State 6>: 7.68ns
ST_6: indvar_flatten2 [1/1] 0.00ns
:0  %indvar_flatten2 = phi i7 [ 0, %read_data.exit ], [ %indvar_flatten_next2, %.reset10 ]

ST_6: r_i2 [1/1] 0.00ns
:1  %r_i2 = phi i4 [ 0, %read_data.exit ], [ %tmp_i4_mid2_v, %.reset10 ]

ST_6: c_i6 [1/1] 0.00ns
:2  %c_i6 = phi i4 [ 0, %read_data.exit ], [ %c_1, %.reset10 ]

ST_6: exitcond_flatten2 [1/1] 1.97ns
:3  %exitcond_flatten2 = icmp eq i7 %indvar_flatten2, -64

ST_6: indvar_flatten_next2 [1/1] 1.72ns
:4  %indvar_flatten_next2 = add i7 %indvar_flatten2, 1

ST_6: stg_56 [1/1] 0.00ns
:5  br i1 %exitcond_flatten2, label %write_data.exit, label %.reset10

ST_6: r_1 [1/1] 0.80ns
.reset10:0  %r_1 = add i4 1, %r_i2

ST_6: exitcond_i1 [1/1] 1.88ns
.reset10:3  %exitcond_i1 = icmp eq i4 %c_i6, -8

ST_6: c_i6_mid2 [1/1] 1.37ns
.reset10:4  %c_i6_mid2 = select i1 %exitcond_i1, i4 0, i4 %c_i6

ST_6: tmp_i4_mid2_v [1/1] 1.37ns
.reset10:5  %tmp_i4_mid2_v = select i1 %exitcond_i1, i4 %r_1, i4 %r_i2

ST_6: tmp_14 [1/1] 0.00ns
.reset10:6  %tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_i4_mid2_v, i3 0)

ST_6: tmp_30_cast [1/1] 0.00ns
.reset10:7  %tmp_30_cast = zext i7 %tmp_14 to i8

ST_6: tmp_4 [1/1] 0.00ns
.reset10:8  %tmp_4 = trunc i4 %tmp_i4_mid2_v to i3

ST_6: tmp_1_i5_mid2 [1/1] 0.00ns
.reset10:9  %tmp_1_i5_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_4, i3 0)

ST_6: c_i6_cast2 [1/1] 0.00ns
.reset10:10  %c_i6_cast2 = zext i4 %c_i6_mid2 to i6

ST_6: tmp_3_i_cast [1/1] 0.00ns
.reset10:14  %tmp_3_i_cast = zext i4 %c_i6_mid2 to i8

ST_6: tmp_15 [1/1] 1.72ns
.reset10:15  %tmp_15 = add i8 %tmp_30_cast, %tmp_3_i_cast

ST_6: tmp_32_cast [1/1] 0.00ns
.reset10:16  %tmp_32_cast = zext i8 %tmp_15 to i64

ST_6: buf_2d_out_addr [1/1] 0.00ns
.reset10:17  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %tmp_32_cast

ST_6: buf_2d_out_load [2/2] 2.71ns
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_6: tmp_4_i [1/1] 1.72ns
.reset10:19  %tmp_4_i = add i6 %c_i6_cast2, %tmp_1_i5_mid2

ST_6: c_1 [1/1] 0.80ns
.reset10:24  %c_1 = add i4 1, %c_i6_mid2


 <State 7>: 5.42ns
ST_7: stg_73 [1/1] 0.00ns
.reset10:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @WR_Loop_Row_WR_Loop_Col_str)

ST_7: empty_14 [1/1] 0.00ns
.reset10:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_7: stg_75 [1/1] 0.00ns
.reset10:11  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind

ST_7: tmp_6_i [1/1] 0.00ns
.reset10:12  %tmp_6_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12) nounwind

ST_7: stg_77 [1/1] 0.00ns
.reset10:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_7: buf_2d_out_load [1/2] 2.71ns
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_7: tmp_5_i [1/1] 0.00ns
.reset10:20  %tmp_5_i = zext i6 %tmp_4_i to i64

ST_7: output_addr [1/1] 0.00ns
.reset10:21  %output_addr = getelementptr [64 x i16]* %output, i64 0, i64 %tmp_5_i

ST_7: stg_81 [1/1] 2.71ns
.reset10:22  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_7: empty_15 [1/1] 0.00ns
.reset10:23  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_6_i) nounwind

ST_7: stg_83 [1/1] 0.00ns
.reset10:25  br label %2


 <State 8>: 0.00ns
ST_8: stg_84 [1/1] 0.00ns
write_data.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_9                (specbitsmap      ) [ 000000000]
stg_10               (specbitsmap      ) [ 000000000]
stg_11               (spectopmodule    ) [ 000000000]
buf_2d_in            (alloca           ) [ 001111000]
buf_2d_out           (alloca           ) [ 001111110]
stg_14               (br               ) [ 011100000]
indvar_flatten       (phi              ) [ 001000000]
r_i                  (phi              ) [ 001000000]
c_i                  (phi              ) [ 001000000]
exitcond_flatten     (icmp             ) [ 001100000]
indvar_flatten_next  (add              ) [ 011100000]
stg_20               (br               ) [ 000000000]
r                    (add              ) [ 000000000]
exitcond_i           (icmp             ) [ 000000000]
c_i_mid2             (select           ) [ 001100000]
tmp_i_mid2_v_v       (select           ) [ 011100000]
tmp                  (trunc            ) [ 000000000]
tmp_i_mid2           (bitconcatenate   ) [ 000000000]
c_i_cast6            (zext             ) [ 000000000]
tmp_9_i              (add              ) [ 000000000]
tmp_i                (zext             ) [ 000000000]
input_addr           (getelementptr    ) [ 001100000]
c                    (add              ) [ 011100000]
stg_33               (specloopname     ) [ 000000000]
empty                (speclooptripcount) [ 000000000]
tmp_s                (bitconcatenate   ) [ 000000000]
tmp_27_cast          (zext             ) [ 000000000]
stg_37               (specloopname     ) [ 000000000]
tmp_10_i             (specregionbegin  ) [ 000000000]
stg_39               (specpipeline     ) [ 000000000]
input_load           (load             ) [ 000000000]
tmp_1_i_cast         (zext             ) [ 000000000]
tmp_13               (add              ) [ 000000000]
tmp_28_cast          (zext             ) [ 000000000]
buf_2d_in_addr       (getelementptr    ) [ 000000000]
stg_45               (store            ) [ 000000000]
empty_13             (specregionend    ) [ 000000000]
stg_47               (br               ) [ 011100000]
stg_49               (call             ) [ 000000000]
stg_50               (br               ) [ 000001110]
indvar_flatten2      (phi              ) [ 000000100]
r_i2                 (phi              ) [ 000000100]
c_i6                 (phi              ) [ 000000100]
exitcond_flatten2    (icmp             ) [ 000000110]
indvar_flatten_next2 (add              ) [ 000001110]
stg_56               (br               ) [ 000000000]
r_1                  (add              ) [ 000000000]
exitcond_i1          (icmp             ) [ 000000000]
c_i6_mid2            (select           ) [ 000000000]
tmp_i4_mid2_v        (select           ) [ 000001110]
tmp_14               (bitconcatenate   ) [ 000000000]
tmp_30_cast          (zext             ) [ 000000000]
tmp_4                (trunc            ) [ 000000000]
tmp_1_i5_mid2        (bitconcatenate   ) [ 000000000]
c_i6_cast2           (zext             ) [ 000000000]
tmp_3_i_cast         (zext             ) [ 000000000]
tmp_15               (add              ) [ 000000000]
tmp_32_cast          (zext             ) [ 000000000]
buf_2d_out_addr      (getelementptr    ) [ 000000110]
tmp_4_i              (add              ) [ 000000110]
c_1                  (add              ) [ 000001110]
stg_73               (specloopname     ) [ 000000000]
empty_14             (speclooptripcount) [ 000000000]
stg_75               (specloopname     ) [ 000000000]
tmp_6_i              (specregionbegin  ) [ 000000000]
stg_77               (specpipeline     ) [ 000000000]
buf_2d_out_load      (load             ) [ 000000000]
tmp_5_i              (zext             ) [ 000000000]
output_addr          (getelementptr    ) [ 000000000]
stg_81               (store            ) [ 000000000]
empty_15             (specregionend    ) [ 000000000]
stg_83               (br               ) [ 000001110]
stg_84               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RD_Loop_Row_RD_Loop_Col_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_dct_2d"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_Col_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="buf_2d_in_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="buf_2d_out_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="input_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="6" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="82" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buf_2d_in_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="stg_45_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_45/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buf_2d_out_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="output_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="6" slack="0"/>
<pin id="111" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/7 "/>
</bind>
</comp>

<comp id="114" class="1004" name="stg_81_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_81/7 "/>
</bind>
</comp>

<comp id="120" class="1005" name="indvar_flatten_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="1"/>
<pin id="122" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvar_flatten_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="7" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="r_i_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="1"/>
<pin id="133" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="r_i_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="c_i_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="1"/>
<pin id="144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="c_i_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="indvar_flatten2_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="1"/>
<pin id="155" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="indvar_flatten2_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="7" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/6 "/>
</bind>
</comp>

<comp id="164" class="1005" name="r_i2_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="1"/>
<pin id="166" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i2 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="r_i2_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i2/6 "/>
</bind>
</comp>

<comp id="175" class="1005" name="c_i6_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="1"/>
<pin id="177" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i6 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="c_i6_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="4" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i6/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_dct_dct_2d_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="190" dir="0" index="3" bw="15" slack="0"/>
<pin id="191" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_48/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="exitcond_flatten_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="indvar_flatten_next_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="r_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="4" slack="0"/>
<pin id="209" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="exitcond_i_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="c_i_mid2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i_mid2/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_i_mid2_v_v_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_i_mid2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_mid2/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="c_i_cast6_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast6/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_9_i_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="6" slack="0"/>
<pin id="253" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9_i/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_i_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="c_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_s_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="0" index="1" bw="4" slack="1"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_27_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_1_i_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i_cast/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_13_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="0" index="1" bw="4" slack="0"/>
<pin id="284" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_28_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="exitcond_flatten2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="0" index="1" bw="7" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="indvar_flatten_next2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="r_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="4" slack="0"/>
<pin id="307" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="exitcond_i1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="c_i6_mid2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="4" slack="0"/>
<pin id="320" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i6_mid2/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_i4_mid2_v_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="4" slack="0"/>
<pin id="327" dir="0" index="2" bw="4" slack="0"/>
<pin id="328" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i4_mid2_v/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_14_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="0" index="1" bw="4" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_30_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_cast/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_4_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_1_i5_mid2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i5_mid2/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="c_i6_cast2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i6_cast2/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_3_i_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i_cast/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_15_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_32_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_4_i_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="0" index="1" bw="6" slack="0"/>
<pin id="378" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_i/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="c_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="4" slack="0"/>
<pin id="384" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_5_i_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="1"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i/7 "/>
</bind>
</comp>

<comp id="391" class="1005" name="exitcond_flatten_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="395" class="1005" name="indvar_flatten_next_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="400" class="1005" name="c_i_mid2_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="1"/>
<pin id="402" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i_mid2 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_i_mid2_v_v_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_i_mid2_v_v "/>
</bind>
</comp>

<comp id="411" class="1005" name="input_addr_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="6" slack="1"/>
<pin id="413" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="416" class="1005" name="c_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="421" class="1005" name="exitcond_flatten2_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="425" class="1005" name="indvar_flatten_next2_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_i4_mid2_v_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_i4_mid2_v "/>
</bind>
</comp>

<comp id="435" class="1005" name="buf_2d_out_addr_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="1"/>
<pin id="437" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="tmp_4_i_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="6" slack="1"/>
<pin id="442" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="445" class="1005" name="c_1_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="0"/>
<pin id="447" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="79" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="96" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="102" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="192"><net_src comp="58" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="198"><net_src comp="124" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="124" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="135" pin="4"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="146" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="146" pin="4"/><net_sink comp="218" pin=2"/></net>

<net id="231"><net_src comp="212" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="206" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="135" pin="4"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="218" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="238" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="218" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="277"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="274" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="296"><net_src comp="157" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="18" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="157" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="20" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="22" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="168" pin="4"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="179" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="24" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="16" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="179" pin="4"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="310" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="304" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="168" pin="4"/><net_sink comp="324" pin=2"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="324" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="28" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="324" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="26" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="28" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="316" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="316" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="340" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="379"><net_src comp="356" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="348" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="22" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="316" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="387" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="394"><net_src comp="194" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="200" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="403"><net_src comp="218" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="408"><net_src comp="226" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="414"><net_src comp="72" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="419"><net_src comp="261" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="424"><net_src comp="292" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="298" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="433"><net_src comp="324" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="438"><net_src comp="96" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="443"><net_src comp="375" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="448"><net_src comp="381" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="179" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {7 }
 - Input state : 
	Port: dct : input_r | {2 3 }
	Port: dct : dct_coeff_table | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_20 : 2
		r : 1
		exitcond_i : 1
		c_i_mid2 : 2
		tmp_i_mid2_v_v : 2
		tmp : 3
		tmp_i_mid2 : 4
		c_i_cast6 : 3
		tmp_9_i : 5
		tmp_i : 6
		input_addr : 7
		input_load : 8
		c : 3
	State 3
		tmp_27_cast : 1
		tmp_13 : 2
		tmp_28_cast : 3
		buf_2d_in_addr : 4
		stg_45 : 5
		empty_13 : 1
	State 4
	State 5
	State 6
		exitcond_flatten2 : 1
		indvar_flatten_next2 : 1
		stg_56 : 2
		r_1 : 1
		exitcond_i1 : 1
		c_i6_mid2 : 2
		tmp_i4_mid2_v : 2
		tmp_14 : 3
		tmp_30_cast : 4
		tmp_4 : 3
		tmp_1_i5_mid2 : 4
		c_i6_cast2 : 3
		tmp_3_i_cast : 3
		tmp_15 : 5
		tmp_32_cast : 6
		buf_2d_out_addr : 7
		buf_2d_out_load : 8
		tmp_4_i : 5
		c_1 : 3
	State 7
		output_addr : 1
		stg_81 : 2
		empty_15 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   call   |    grp_dct_dct_2d_fu_186    |    3    |    1    |  14.139 |   255   |   230   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |  indvar_flatten_next_fu_200 |    0    |    0    |    0    |    0    |    7    |
|          |           r_fu_206          |    0    |    0    |    0    |    0    |    4    |
|          |        tmp_9_i_fu_250       |    0    |    0    |    0    |    0    |    6    |
|          |           c_fu_261          |    0    |    0    |    0    |    0    |    4    |
|    add   |        tmp_13_fu_281        |    0    |    0    |    0    |    0    |    7    |
|          | indvar_flatten_next2_fu_298 |    0    |    0    |    0    |    0    |    7    |
|          |          r_1_fu_304         |    0    |    0    |    0    |    0    |    4    |
|          |        tmp_15_fu_364        |    0    |    0    |    0    |    0    |    7    |
|          |        tmp_4_i_fu_375       |    0    |    0    |    0    |    0    |    6    |
|          |          c_1_fu_381         |    0    |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       c_i_mid2_fu_218       |    0    |    0    |    0    |    0    |    4    |
|  select  |    tmp_i_mid2_v_v_fu_226    |    0    |    0    |    0    |    0    |    4    |
|          |       c_i6_mid2_fu_316      |    0    |    0    |    0    |    0    |    4    |
|          |     tmp_i4_mid2_v_fu_324    |    0    |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |   exitcond_flatten_fu_194   |    0    |    0    |    0    |    0    |    3    |
|   icmp   |      exitcond_i_fu_212      |    0    |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten2_fu_292  |    0    |    0    |    0    |    0    |    3    |
|          |      exitcond_i1_fu_310     |    0    |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   trunc  |          tmp_fu_234         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_4_fu_344        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |      tmp_i_mid2_fu_238      |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_s_fu_267        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_14_fu_332        |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_1_i5_mid2_fu_348    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       c_i_cast6_fu_246      |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_i_fu_256        |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_27_cast_fu_274     |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_1_i_cast_fu_278     |    0    |    0    |    0    |    0    |    0    |
|   zext   |      tmp_28_cast_fu_287     |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_30_cast_fu_340     |    0    |    0    |    0    |    0    |    0    |
|          |      c_i6_cast2_fu_356      |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_3_i_cast_fu_360     |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_32_cast_fu_370     |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_5_i_fu_387       |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   Total  |                             |    3    |    1    |  14.139 |   255   |   312   |
|----------|-----------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|   buf_2d_in   |    1   |    0   |    0   |
|   buf_2d_out  |    1   |    0   |    0   |
|dct_coeff_table|    0   |   15   |   15   |
+---------------+--------+--------+--------+
|     Total     |    2   |   15   |   15   |
+---------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   buf_2d_out_addr_reg_435  |    6   |
|         c_1_reg_445        |    4   |
|        c_i6_reg_175        |    4   |
|      c_i_mid2_reg_400      |    4   |
|         c_i_reg_142        |    4   |
|          c_reg_416         |    4   |
|  exitcond_flatten2_reg_421 |    1   |
|  exitcond_flatten_reg_391  |    1   |
|   indvar_flatten2_reg_153  |    7   |
|indvar_flatten_next2_reg_425|    7   |
| indvar_flatten_next_reg_395|    7   |
|   indvar_flatten_reg_120   |    7   |
|     input_addr_reg_411     |    6   |
|        r_i2_reg_164        |    4   |
|         r_i_reg_131        |    4   |
|       tmp_4_i_reg_440      |    6   |
|    tmp_i4_mid2_v_reg_430   |    4   |
|   tmp_i_mid2_v_v_reg_405   |    4   |
+----------------------------+--------+
|            Total           |   84   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_102 |  p0  |   2  |   6  |   12   ||    6    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  3.142  ||    12   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |    1   |   14   |   255  |   312  |
|   Memory  |    2   |    -   |    -   |   15   |   15   |
|Multiplexer|    -   |    -   |    3   |    -   |   12   |
|  Register |    -   |    -   |    -   |   84   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   17   |   354  |   339  |
+-----------+--------+--------+--------+--------+--------+
