==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.63 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.85 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 198.441 MB.
INFO: [HLS 200-10] Analyzing design file 'src/yolo_upsamp.cpp' ... 
WARNING: [HLS 207-5529] 'factor' in '#pragma HLS array_reshape' is ignored (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:759:47)
WARNING: [HLS 207-5292] unused parameter 'src' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:1530:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.37 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.68 seconds; current allocated memory: 203.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::insert_bottom_row(ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, int)' into 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::insert_top(ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, int)' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:1042:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::LineBuffer()' into 'yolo_upsamp_top(hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&)' (src/yolo_upsamp.cpp:9:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::getval(int, int)' into 'yolo_upsamp_top(hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&)' (src/yolo_upsamp.cpp:47:68)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::getval(int, int)' into 'yolo_upsamp_top(hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&)' (src/yolo_upsamp.cpp:46:68)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::getval(int, int)' into 'yolo_upsamp_top(hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&)' (src/yolo_upsamp.cpp:45:68)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::getval(int, int)' into 'yolo_upsamp_top(hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&)' (src/yolo_upsamp.cpp:44:68)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::insert_top(ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, int)' into 'yolo_upsamp_top(hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&)' (src/yolo_upsamp.cpp:33:38)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::insert_top(ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, int)' into 'yolo_upsamp_top(hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&)' (src/yolo_upsamp.cpp:32:38)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::insert_top(ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, int)' into 'yolo_upsamp_top(hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&)' (src/yolo_upsamp.cpp:31:38)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::insert_top(ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, int)' into 'yolo_upsamp_top(hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&)' (src/yolo_upsamp.cpp:30:38)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::LineBuffer()' into 'yolo_upsamp_top(hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&)' (src/yolo_upsamp.cpp:12:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::LineBuffer()' into 'yolo_upsamp_top(hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&)' (src/yolo_upsamp.cpp:11:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::LineBuffer()' into 'yolo_upsamp_top(hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<quad_fp_pack, 2ul, 5ul, 6ul>, 0>&)' (src/yolo_upsamp.cpp:10:17)
INFO: [HLS 214-377] Adding 'line_buff_group_1' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:755:9)
INFO: [HLS 214-377] Adding 'line_buff_group_2' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:755:9)
INFO: [HLS 214-377] Adding 'line_buff_group_3' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:755:9)
INFO: [HLS 214-377] Adding 'line_buff_group_0' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:755:9)
INFO: [HLS 214-210] Disaggregating variable 'line_buff_group_3' (src/yolo_upsamp.cpp:12:17)
INFO: [HLS 214-210] Disaggregating variable 'line_buff_group_2' (src/yolo_upsamp.cpp:11:17)
INFO: [HLS 214-210] Disaggregating variable 'line_buff_group_1' (src/yolo_upsamp.cpp:10:17)
INFO: [HLS 214-210] Disaggregating variable 'line_buff_group_0' (src/yolo_upsamp.cpp:9:17)
INFO: [HLS 214-248] Applying array_partition to 'line_buff_group_0': Complete partitioning on dimension 2. (src/yolo_upsamp.cpp:9:17)
INFO: [HLS 214-248] Applying array_partition to 'line_buff_group_1': Complete partitioning on dimension 2. (src/yolo_upsamp.cpp:10:17)
INFO: [HLS 214-248] Applying array_partition to 'line_buff_group_2': Complete partitioning on dimension 2. (src/yolo_upsamp.cpp:11:17)
INFO: [HLS 214-248] Applying array_partition to 'line_buff_group_3': Complete partitioning on dimension 2. (src/yolo_upsamp.cpp:12:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.22 seconds; current allocated memory: 203.969 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 203.969 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 212.773 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 222.590 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'yolo_upsamp_top' (src/yolo_upsamp.cpp:3:21)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 255.000 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_4' (src/yolo_upsamp.cpp:14:23) in function 'yolo_upsamp_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_3' (src/yolo_upsamp.cpp:14:23) in function 'yolo_upsamp_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_2' (src/yolo_upsamp.cpp:14:23) in function 'yolo_upsamp_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_1' (src/yolo_upsamp.cpp:14:23) in function 'yolo_upsamp_top'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buff_group_0.val.V' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908:24)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 255.473 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'yolo_upsamp_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yolo_upsamp_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln908) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1_VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_15_1_VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 255.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'line_buff_group_0_val_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'line_buff_group_1_val_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'line_buff_group_2_val_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'line_buff_group_3_val_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 255.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yolo_upsamp_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_upsamp_top/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_upsamp_top/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_upsamp_top/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_upsamp_top/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_upsamp_top/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_upsamp_top/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_upsamp_top/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_upsamp_top/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_upsamp_top/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_upsamp_top/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_upsamp_top/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_upsamp_top/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_upsamp_top/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_upsamp_top/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'yolo_upsamp_top' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'yolo_upsamp_top' pipeline 'VITIS_LOOP_15_1_VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_4ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'yolo_upsamp_top'.
INFO: [RTMG 210-278] Implementing memory 'yolo_upsamp_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 255.473 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 259.141 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 263.699 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for yolo_upsamp_top.
INFO: [VLOG 209-307] Generating Verilog RTL for yolo_upsamp_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.97 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.59 seconds; current allocated memory: 65.891 MB.
INFO: [HLS 200-1510] Running: cosim_design 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
