

================================================================
== Vitis HLS Report for 'matmul_Pipeline_VITIS_LOOP_45_7'
================================================================
* Date:           Mon Apr  8 23:46:07 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dma_ps
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.741 ns|     2.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_7  |       16|       16|         1|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2196|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     171|    -|
|Register         |        -|     -|     519|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     519|    2367|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+------+------------+------------+
    |    Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+------+------------+------------+
    |add_ln45_fu_502_p2   |         +|   0|  0|    12|           5|           1|
    |icmp_ln45_fu_496_p2  |      icmp|   0|  0|    13|           5|           6|
    |lshr_ln48_fu_524_p2  |      lshr|   0|  0|  2171|         512|         512|
    +---------------------+----------+----+---+------+------------+------------+
    |Total                |          |   0|  0|  2196|         522|         519|
    +---------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_j  |   9|          2|    5|         10|
    |empty_40_fu_130     |   9|          2|   32|         64|
    |empty_41_fu_134     |   9|          2|   32|         64|
    |empty_42_fu_138     |   9|          2|   32|         64|
    |empty_43_fu_142     |   9|          2|   32|         64|
    |empty_44_fu_146     |   9|          2|   32|         64|
    |empty_45_fu_150     |   9|          2|   32|         64|
    |empty_46_fu_154     |   9|          2|   32|         64|
    |empty_47_fu_158     |   9|          2|   32|         64|
    |empty_48_fu_162     |   9|          2|   32|         64|
    |empty_49_fu_166     |   9|          2|   32|         64|
    |empty_50_fu_170     |   9|          2|   32|         64|
    |empty_51_fu_174     |   9|          2|   32|         64|
    |empty_52_fu_178     |   9|          2|   32|         64|
    |empty_53_fu_182     |   9|          2|   32|         64|
    |empty_54_fu_186     |   9|          2|   32|         64|
    |empty_55_fu_190     |   9|          2|   32|         64|
    |j_1_fu_126          |   9|          2|    5|         10|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 171|         38|  523|       1046|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   1|   0|    1|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |empty_40_fu_130  |  32|   0|   32|          0|
    |empty_41_fu_134  |  32|   0|   32|          0|
    |empty_42_fu_138  |  32|   0|   32|          0|
    |empty_43_fu_142  |  32|   0|   32|          0|
    |empty_44_fu_146  |  32|   0|   32|          0|
    |empty_45_fu_150  |  32|   0|   32|          0|
    |empty_46_fu_154  |  32|   0|   32|          0|
    |empty_47_fu_158  |  32|   0|   32|          0|
    |empty_48_fu_162  |  32|   0|   32|          0|
    |empty_49_fu_166  |  32|   0|   32|          0|
    |empty_50_fu_170  |  32|   0|   32|          0|
    |empty_51_fu_174  |  32|   0|   32|          0|
    |empty_52_fu_178  |  32|   0|   32|          0|
    |empty_53_fu_182  |  32|   0|   32|          0|
    |empty_54_fu_186  |  32|   0|   32|          0|
    |empty_55_fu_190  |  32|   0|   32|          0|
    |j_1_fu_126       |   5|   0|    5|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 519|   0|  519|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_VITIS_LOOP_45_7|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_VITIS_LOOP_45_7|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_VITIS_LOOP_45_7|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_VITIS_LOOP_45_7|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_VITIS_LOOP_45_7|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_VITIS_LOOP_45_7|  return value|
|empty_16        |   in|   32|     ap_none|                         empty_16|        scalar|
|empty_17        |   in|   32|     ap_none|                         empty_17|        scalar|
|empty_18        |   in|   32|     ap_none|                         empty_18|        scalar|
|empty_19        |   in|   32|     ap_none|                         empty_19|        scalar|
|empty_20        |   in|   32|     ap_none|                         empty_20|        scalar|
|empty_21        |   in|   32|     ap_none|                         empty_21|        scalar|
|empty_22        |   in|   32|     ap_none|                         empty_22|        scalar|
|empty_23        |   in|   32|     ap_none|                         empty_23|        scalar|
|empty_24        |   in|   32|     ap_none|                         empty_24|        scalar|
|empty_25        |   in|   32|     ap_none|                         empty_25|        scalar|
|empty_26        |   in|   32|     ap_none|                         empty_26|        scalar|
|empty_27        |   in|   32|     ap_none|                         empty_27|        scalar|
|empty_28        |   in|   32|     ap_none|                         empty_28|        scalar|
|empty_29        |   in|   32|     ap_none|                         empty_29|        scalar|
|empty_30        |   in|   32|     ap_none|                         empty_30|        scalar|
|empty           |   in|   32|     ap_none|                            empty|        scalar|
|mem_load_1      |   in|  512|     ap_none|                       mem_load_1|        scalar|
|p_out           |  out|   32|      ap_vld|                            p_out|       pointer|
|p_out_ap_vld    |  out|    1|      ap_vld|                            p_out|       pointer|
|p_out1          |  out|   32|      ap_vld|                           p_out1|       pointer|
|p_out1_ap_vld   |  out|    1|      ap_vld|                           p_out1|       pointer|
|p_out2          |  out|   32|      ap_vld|                           p_out2|       pointer|
|p_out2_ap_vld   |  out|    1|      ap_vld|                           p_out2|       pointer|
|p_out3          |  out|   32|      ap_vld|                           p_out3|       pointer|
|p_out3_ap_vld   |  out|    1|      ap_vld|                           p_out3|       pointer|
|p_out4          |  out|   32|      ap_vld|                           p_out4|       pointer|
|p_out4_ap_vld   |  out|    1|      ap_vld|                           p_out4|       pointer|
|p_out5          |  out|   32|      ap_vld|                           p_out5|       pointer|
|p_out5_ap_vld   |  out|    1|      ap_vld|                           p_out5|       pointer|
|p_out6          |  out|   32|      ap_vld|                           p_out6|       pointer|
|p_out6_ap_vld   |  out|    1|      ap_vld|                           p_out6|       pointer|
|p_out7          |  out|   32|      ap_vld|                           p_out7|       pointer|
|p_out7_ap_vld   |  out|    1|      ap_vld|                           p_out7|       pointer|
|p_out8          |  out|   32|      ap_vld|                           p_out8|       pointer|
|p_out8_ap_vld   |  out|    1|      ap_vld|                           p_out8|       pointer|
|p_out9          |  out|   32|      ap_vld|                           p_out9|       pointer|
|p_out9_ap_vld   |  out|    1|      ap_vld|                           p_out9|       pointer|
|p_out10         |  out|   32|      ap_vld|                          p_out10|       pointer|
|p_out10_ap_vld  |  out|    1|      ap_vld|                          p_out10|       pointer|
|p_out11         |  out|   32|      ap_vld|                          p_out11|       pointer|
|p_out11_ap_vld  |  out|    1|      ap_vld|                          p_out11|       pointer|
|p_out12         |  out|   32|      ap_vld|                          p_out12|       pointer|
|p_out12_ap_vld  |  out|    1|      ap_vld|                          p_out12|       pointer|
|p_out13         |  out|   32|      ap_vld|                          p_out13|       pointer|
|p_out13_ap_vld  |  out|    1|      ap_vld|                          p_out13|       pointer|
|p_out14         |  out|   32|      ap_vld|                          p_out14|       pointer|
|p_out14_ap_vld  |  out|    1|      ap_vld|                          p_out14|       pointer|
|p_out15         |  out|   32|      ap_vld|                          p_out15|       pointer|
|p_out15_ap_vld  |  out|    1|      ap_vld|                          p_out15|       pointer|
+----------------+-----+-----+------------+---------------------------------+--------------+

