<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FIFO_top_1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dpsram_basic_top_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dpsram_basic_top_1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dpsram_top_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dpsram_top_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dpsram_top_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dpsram_top_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dpsram_top_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dpsram_top_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dpsram_top_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dpsram_top_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dpsram_top_1_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dpsram_top_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dpsram_top_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fifo_top_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fifo_top_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fifo_top_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fifo_top_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fifo_top_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fifo_top_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fifo_top_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fifo_top_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fifo_top_1_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fifo_top_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_top_1_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fifo_top_test_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fifo_top_test_2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="flag_log_status_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="flag_log_status_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="flag_log_status_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="flag_log_status_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flag_log_status_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="flag_log_status_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="flag_log_status_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="flag_log_status_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flag_log_status_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flag_log_status_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="flag_logic_top_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="flag_logic_top_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="flag_logic_top_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="flag_logic_top_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flag_logic_top_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="flag_logic_top_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="flag_logic_top_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="flag_logic_top_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flag_logic_top_1_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flag_logic_top_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flag_logic_top_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="gray_to_bin_top_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="gray_to_bin_top_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="gray_to_bin_top_1.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rd_ptr_sync_top_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rd_ptr_sync_top_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rd_ptr_sync_top_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rd_ptr_sync_top_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rd_ptr_sync_top_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rd_ptr_sync_top_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rd_ptr_sync_top_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rd_ptr_sync_top_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rd_ptr_sync_top_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rd_ptr_sync_top_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="read_control_top_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="read_control_top_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="read_control_top_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="read_control_top_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="read_control_top_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="read_control_top_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="read_control_top_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sync_basic_top_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sync_basic_top_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sync_basic_top_1.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bench3_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_bench3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_bench3_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bench3_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_top_1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_top_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_top_1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_top_1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="wr_ptr_sync_top_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="wr_ptr_sync_top_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="wr_ptr_sync_top_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="wr_ptr_sync_top_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wr_ptr_sync_top_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="wr_ptr_sync_top_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="wr_ptr_sync_top_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="wr_ptr_sync_top_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="wr_ptr_sync_top_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wr_ptr_sync_top_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="write_control_top_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="write_control_top_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="write_control_top_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="write_control_top_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="write_control_top_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="write_control_top_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="write_control_top_1_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1570286969" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1570286969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570357398" xil_pn:in_ck="176356241385756893" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1570357397">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_7/flag_logic_top_rd.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_7/rd_flag_logic.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_7/rd_ptr_diff.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_8/flag_logic_wr.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_8/flag_top_wr.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_8/wr_ptr_diff.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_top_1.v"/>
      <outfile xil_pn:name="bin_to_gray_top_1.v"/>
      <outfile xil_pn:name="binary_up_counter.v"/>
      <outfile xil_pn:name="dpsram_basic_top_1.v"/>
      <outfile xil_pn:name="dpsram_top_1.v"/>
      <outfile xil_pn:name="fifo_top_1.v"/>
      <outfile xil_pn:name="gray_to_bin_top_1.v"/>
      <outfile xil_pn:name="para.h"/>
      <outfile xil_pn:name="rd_ptr_sync_top_1.v"/>
      <outfile xil_pn:name="read_control_top_1.v"/>
      <outfile xil_pn:name="sync_basic_top_1.v"/>
      <outfile xil_pn:name="test_2.v"/>
      <outfile xil_pn:name="test_bench3.v"/>
      <outfile xil_pn:name="wr_ptr_sync_top_1.v"/>
      <outfile xil_pn:name="write_control_top_1.v"/>
    </transform>
    <transform xil_pn:end_ts="1570356365" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7296253669659980151" xil_pn:start_ts="1570356365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570356365" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7310661288966301625" xil_pn:start_ts="1570356365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570286969" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1615431187687528075" xil_pn:start_ts="1570286969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570357398" xil_pn:in_ck="176356241385756893" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1570357398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_7/flag_logic_top_rd.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_7/rd_flag_logic.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_7/rd_ptr_diff.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_8/flag_logic_wr.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_8/flag_top_wr.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_8/wr_ptr_diff.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_top_1.v"/>
      <outfile xil_pn:name="bin_to_gray_top_1.v"/>
      <outfile xil_pn:name="binary_up_counter.v"/>
      <outfile xil_pn:name="dpsram_basic_top_1.v"/>
      <outfile xil_pn:name="dpsram_top_1.v"/>
      <outfile xil_pn:name="fifo_top_1.v"/>
      <outfile xil_pn:name="gray_to_bin_top_1.v"/>
      <outfile xil_pn:name="para.h"/>
      <outfile xil_pn:name="rd_ptr_sync_top_1.v"/>
      <outfile xil_pn:name="read_control_top_1.v"/>
      <outfile xil_pn:name="sync_basic_top_1.v"/>
      <outfile xil_pn:name="test_2.v"/>
      <outfile xil_pn:name="test_bench3.v"/>
      <outfile xil_pn:name="wr_ptr_sync_top_1.v"/>
      <outfile xil_pn:name="write_control_top_1.v"/>
    </transform>
    <transform xil_pn:end_ts="1570357408" xil_pn:in_ck="176356241385756893" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1155918069879191441" xil_pn:start_ts="1570357398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_bench3_beh.prj"/>
      <outfile xil_pn:name="test_bench3_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1570357408" xil_pn:in_ck="8777978380048619648" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5735717504895629708" xil_pn:start_ts="1570357408">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_bench3_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1570359789" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1570359789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570359789" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="930129053693693787" xil_pn:start_ts="1570359789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570359789" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1615431187687528075" xil_pn:start_ts="1570359789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570359789" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1570359789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570359789" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="465425976153094621" xil_pn:start_ts="1570359789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570359789" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1570359789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570359789" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8045347309615475499" xil_pn:start_ts="1570359789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570359799" xil_pn:in_ck="-827294359045360430" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-9003596266854323654" xil_pn:start_ts="1570359789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="dpsram_top_1.ngr"/>
      <outfile xil_pn:name="fifo_top_1.lso"/>
      <outfile xil_pn:name="fifo_top_1.ngc"/>
      <outfile xil_pn:name="fifo_top_1.ngr"/>
      <outfile xil_pn:name="fifo_top_1.prj"/>
      <outfile xil_pn:name="fifo_top_1.stx"/>
      <outfile xil_pn:name="fifo_top_1.syr"/>
      <outfile xil_pn:name="fifo_top_1.xst"/>
      <outfile xil_pn:name="fifo_top_1_xst.xrpt"/>
      <outfile xil_pn:name="flag_logic_top_1.ngr"/>
      <outfile xil_pn:name="rd_ptr_sync_top_1.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="wr_ptr_sync_top_1.ngr"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
