<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"circuit analysis" | Genetic Logic Lab</title><link>/tag/circuit-analysis/</link><atom:link href="/tag/circuit-analysis/index.xml" rel="self" type="application/rss+xml"/><description>"circuit analysis"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Fri, 01 Aug 2014 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"circuit analysis"</title><link>/tag/circuit-analysis/</link></image><item><title>LEMA: A tool for the formal verification of digitally-intensive analog/mixed-signal circuits</title><link>/publication/fisher-lema-2014/</link><pubDate>Fri, 01 Aug 2014 00:00:00 +0000</pubDate><guid>/publication/fisher-lema-2014/</guid><description/></item><item><title>iSSA: An incremental stochastic simulation algorithm for genetic circuits</title><link>/publication/winstead-issa-2010/</link><pubDate>Sat, 01 May 2010 00:00:00 +0000</pubDate><guid>/publication/winstead-issa-2010/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods</title><link>/publication/walter-verification-2008/</link><pubDate>Mon, 01 Dec 2008 00:00:00 +0000</pubDate><guid>/publication/walter-verification-2008/</guid><description/></item><item><title>A behavioral synthesis method for asynchronous circuits with bundled-data implementation (Tool paper)</title><link>/publication/naohiro-hamada-behavioral-2008/</link><pubDate>Sun, 01 Jun 2008 00:00:00 +0000</pubDate><guid>/publication/naohiro-hamada-behavioral-2008/</guid><description/></item><item><title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title><link>/publication/nelson-efficient-2007/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2007/</guid><description/></item><item><title>Verification of timed circuits with failure-directed abstractions</title><link>/publication/hao-zheng-verification-2006/</link><pubDate>Wed, 01 Mar 2006 00:00:00 +0000</pubDate><guid>/publication/hao-zheng-verification-2006/</guid><description/></item><item><title>Level oriented formal model for asynchronous circuit verification and its efficient analysis method</title><link>/publication/kitai-level-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/kitai-level-2002/</guid><description/></item><item><title>Stochastic cycle period analysis in timed circuits</title><link>/publication/mercer-stochastic-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>/publication/mercer-stochastic-2000/</guid><description/></item><item><title>Stochastic cycle period analysis in timed circuits</title><link>/publication/mercer-stochastic-1999/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>/publication/mercer-stochastic-1999/</guid><description/></item></channel></rss>