FILE: .\boot.asm                        (0001) ;  Generated by PSoC Designer 5.2.2551
                                        (0002) ;
                                        (0003) ;@Id: boot.tpl#903 @
                                        (0004) ;=============================================================================
                                        (0005) ;  FILENAME:   boot.asm
                                        (0006) ;  Version:    4.30
                                        (0007) ;
                                        (0008) ;  DESCRIPTION:
                                        (0009) ;  M8C Boot Code for CY8C29xxx microcontroller family.
                                        (0010) ;
                                        (0011) ;  Copyright (c) Cypress Semiconductor 2012. All Rights Reserved.
                                        (0012) ;
                                        (0013) ; NOTES:
                                        (0014) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                        (0015) ; the project's root directory to create BOOT.ASM. Any changes made to
                                        (0016) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                        (0017) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                        (0018) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                        (0019) ; are not accidentally modified.
                                        (0020) ;
                                        (0021) ;=============================================================================
                                        (0022) 
                                        (0023) include ".\lib\GlobalParams.inc"	;File generated by PSoC Designer (Project dependent)
                                        (0024) include "m8c.inc"			;Part specific file
                                        (0025) include "m8ssc.inc"			;Part specific file
                                        (0026) include "memory.inc"			;File generated by PSoC Designer (Project dependent)
                                        (0027) 
                                        (0028) ;--------------------------------------
                                        (0029) ; Export Declarations
                                        (0030) ;--------------------------------------
                                        (0031) 
                                        (0032) export __Start
                                        (0033) IF	(TOOLCHAIN & HITECH)
                                        (0034) ELSE
                                        (0035) export __bss_start
                                        (0036) export __data_start
                                        (0037) export __idata_start
                                        (0038) export __func_lit_start
                                        (0039) export __text_start
                                        (0040) ENDIF
                                        (0041) export  _bGetPowerSetting
                                        (0042) export   bGetPowerSetting
                                        (0043) 
                                        (0044) 
                                        (0045) ;--------------------------------------
                                        (0046) ; Optimization flags
                                        (0047) ;--------------------------------------
                                        (0048) ;
                                        (0049) ; To change the value of these flags, modify the file boot.tpl, not
                                        (0050) ; boot.asm. See the notes in the banner comment at the beginning of
                                        (0051) ; this file.
                                        (0052) 
                                        (0053) ; Optimization for Assembly language (only) projects and C-language projects
                                        (0054) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                        (0055) ;   Set to 1: Support for C Run-time Environment initialization
                                        (0056) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                        (0057) ;
                                        (0058) IF	(TOOLCHAIN & HITECH)
                                        (0059) ; The C compiler will customize the startup code - it's not required here
                                        (0060) 
                                        (0061) C_LANGUAGE_SUPPORT:              equ 0
                                        (0062) ELSE
                                        (0063) C_LANGUAGE_SUPPORT:              equ 1
                                        (0064) ENDIF
                                        (0065) 
                                        (0066) 
                                        (0067) ; The following equate is required for proper operation. Reseting its value
                                        (0068) ; is discouraged.  WAIT_FOR_32K is effective only if the crystal oscillator is
                                        (0069) ; selected.  If the designer chooses to not wait then stabilization of the ECO
                                        (0070) ; and PLL_Lock must take place within user code. See the family data sheet for
                                        (0071) ; the requirements of starting the ECO and PLL lock mode.
                                        (0072) ;
                                        (0073) ;   Set to 1: Wait for XTAL (& PLL if selected) to stabilize before
                                        (0074) ;                invoking main
                                        (0075) ;   Set to 0: Boot code does not wait; clock may not have stabilized by
                                        (0076) ;               the time code in main starts executing.
                                        (0077) ;
                                        (0078) WAIT_FOR_32K:                    equ 1
                                        (0079) 
                                        (0080) 
                                        (0081) ; For historical reasons, by default the boot code uses an lcall instruction
                                        (0082) ; to invoke the user's _main code. If _main executes a return instruction,
                                        (0083) ; boot provides an infinite loop. By changing the following equate from zero
                                        (0084) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                        (0085) ; bytes on the stack which are otherwise required for the return address. If
                                        (0086) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                        (0087) ; release, the C compiler automatically places an infinite loop at the end
                                        (0088) ; of main, rather than a return instruction.)
                                        (0089) ;
                                        (0090) ENABLE_LJMP_TO_MAIN:             equ 0
                                        (0091) 
                                        (0092) 
                                        (0093) ;-----------------------------------------------------------------------------
                                        (0094) ; Interrupt Vector Table
                                        (0095) ;-----------------------------------------------------------------------------
                                        (0096) ;
                                        (0097) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                        (0098) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                        (0099) ; very short ISRs could be encoded within the table itself. Normally,
                                        (0100) ; vector jump targets are modified automatically according to the user
                                        (0101) ; modules selected. This occurs when the 'Generate Application' opera-
                                        (0102) ; tion is run causing PSoC Designer to create boot.asm and the other
                                        (0103) ; configuration files. If you need to hard code a vector, update the
                                        (0104) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                        (0105) ; of this file.
                                        (0106) ;-----------------------------------------------------------------------------
                                        (0107) 
                                        (0108)     AREA TOP (ROM, ABS, CON)
                                        (0109) 
                                        (0110)     org   0                        ;Reset Interrupt Vector
                                        (0111) IF	(TOOLCHAIN & HITECH)
                                        (0112) ;   jmp   __Start                  ;C compiler fills in this vector
                                        (0113) ELSE
0000: 80 67    JMP   0x0068             (0114)     jmp   __Start                  ;First instruction executed following a Reset
                                        (0115) ENDIF
                                        (0116)     ;@PSoC_BOOT_ISR_UserCode_START@
                                        (0117)     ;---------------------------------------------------
                                        (0118)     ; Insert your custom code below this banner
                                        (0119)     ;---------------------------------------------------
                                        (0120) 
                                        (0121)     org   04h                      ;Low Voltage Detect (LVD) Interrupt Vector
0004: 30       HALT                     (0122)     halt                           ;Stop execution if power falls too low
                                        (0123) 
                                        (0124)     org   08h                      ;Analog Column 0 Interrupt Vector
                                        (0125)     // call	void_handler
0008: 7E       RETI                     (0126)     reti
                                        (0127) 
                                        (0128)     org   0Ch                      ;Analog Column 1 Interrupt Vector
                                        (0129)     // call	void_handler
000C: 7E       RETI                     (0130)     reti
                                        (0131) 
                                        (0132)     org   10h                      ;Analog Column 2 Interrupt Vector
                                        (0133)     // call	void_handler
0010: 7E       RETI                     (0134)     reti
                                        (0135) 
                                        (0136)     org   14h                      ;Analog Column 3 Interrupt Vector
                                        (0137)     // call	void_handler
0014: 7E       RETI                     (0138)     reti
                                        (0139) 
                                        (0140)     org   18h                      ;VC3 Interrupt Vector
                                        (0141)     // call	void_handler
0018: 7E       RETI                     (0142)     reti
                                        (0143) 
                                        (0144)     org   1Ch                      ;GPIO Interrupt Vector
                                        (0145)     // call	void_handler
001C: 7E       RETI                     (0146)     reti
                                        (0147) 
                                        (0148)     org   20h                      ;PSoC Block DBB00 Interrupt Vector
                                        (0149)     // call	void_handler
0020: 7E       RETI                     (0150)     reti
                                        (0151) 
                                        (0152)     org   24h                      ;PSoC Block DBB01 Interrupt Vector
                                        (0153)     // call	void_handler
0024: 7E       RETI                     (0154)     reti
                                        (0155) 
                                        (0156)     org   28h                      ;PSoC Block DCB02 Interrupt Vector
                                        (0157)     // call	void_handler
0028: 7E       RETI                     (0158)     reti
                                        (0159) 
                                        (0160)     org   2Ch                      ;PSoC Block DCB03 Interrupt Vector
                                        (0161)     // call	void_handler
002C: 7E       RETI                     (0162)     reti
                                        (0163) 
                                        (0164)     org   30h                      ;PSoC Block DBB10 Interrupt Vector
                                        (0165)     // call	void_handler
0030: 7E       RETI                     (0166)     reti
                                        (0167) 
                                        (0168)     org   34h                      ;PSoC Block DBB11 Interrupt Vector
                                        (0169)     // call	void_handler
0034: 7E       RETI                     (0170)     reti
                                        (0171) 
                                        (0172)     org   38h                      ;PSoC Block DCB12 Interrupt Vector
                                        (0173)     // call	void_handler
0038: 7E       RETI                     (0174)     reti
                                        (0175) 
                                        (0176)     org   3Ch                      ;PSoC Block DCB13 Interrupt Vector
                                        (0177)     // call	void_handler
003C: 7E       RETI                     (0178)     reti
                                        (0179) 
                                        (0180)     org   40h                      ;PSoC Block DBB20 Interrupt Vector
                                        (0181)     // call	void_handler
0040: 7E       RETI                     (0182)     reti
                                        (0183) 
                                        (0184)     org   44h                      ;PSoC Block DBB21 Interrupt Vector
                                        (0185)     // call	void_handler
0044: 7E       RETI                     (0186)     reti
                                        (0187) 
                                        (0188)     org   48h                      ;PSoC Block DCB22 Interrupt Vector
                                        (0189)     // call	void_handler
0048: 7E       RETI                     (0190)     reti
                                        (0191) 
                                        (0192)     org   4Ch                      ;PSoC Block DCB23 Interrupt Vector
                                        (0193)     // call	void_handler
004C: 7E       RETI                     (0194)     reti
                                        (0195) 
                                        (0196)     org   50h                      ;PSoC Block DBB30 Interrupt Vector
                                        (0197)     // call	void_handler
0050: 7E       RETI                     (0198)     reti
                                        (0199) 
                                        (0200)     org   54h                      ;PSoC Block DBB31 Interrupt Vector
                                        (0201)     // call	void_handler
0054: 7E       RETI                     (0202)     reti
                                        (0203) 
                                        (0204)     org   58h                      ;PSoC Block DCB32 Interrupt Vector
                                        (0205)     // call	void_handler
0058: 7E       RETI                     (0206)     reti
                                        (0207) 
                                        (0208)     org   5Ch                      ;PSoC Block DCB33 Interrupt Vector
                                        (0209)     // call	void_handler
005C: 7E       RETI                     (0210)     reti
                                        (0211) 
                                        (0212)     org   60h                      ;PSoC I2C Interrupt Vector
0060: 7D 06 2A LJMP  _EzI2Cs_ISR        (0213)     ljmp	_EzI2Cs_ISR
0063: 7E       RETI                     (0214)     reti
                                        (0215) 
                                        (0216)     org   64h                      ;Sleep Timer Interrupt Vector
                                        (0217)     // call	void_handler
0064: 7E       RETI                     (0218)     reti
0068: 71 10    OR    F,0x10             
                                        (0219)     ;---------------------------------------------------
                                        (0220)     ; Insert your custom code above this banner
                                        (0221)     ;---------------------------------------------------
                                        (0222)     ;@PSoC_BOOT_ISR_UserCode_END@
                                        (0223) 
                                        (0224) ;-----------------------------------------------------------------------------
                                        (0225) ;  Start of Execution.
                                        (0226) ;-----------------------------------------------------------------------------
                                        (0227) ;  The Supervisory ROM SWBootReset function has already completed the
                                        (0228) ;  calibrate1 process, loading trim values for 5 volt operation.
                                        (0229) ;
                                        (0230) 
                                        (0231) IF	(TOOLCHAIN & HITECH)
                                        (0232)  	AREA PD_startup(CODE, REL, CON)
                                        (0233) ELSE
                                        (0234)     org 68h
                                        (0235) ENDIF
                                        (0236) __Start:
                                        (0237) 
                                        (0238)     ; initialize SMP values for voltage stabilization, if required,
                                        (0239)     ; leaving power-on reset (POR) level at the default (low) level, at
                                        (0240)     ; least for now. 
                                        (0241)     ;
                                        (0242)     M8C_SetBank1
006A: 62 FA 00 MOV   REG[0xFA],0x0      (0243)     mov reg[0FAh], 0				;Reset flash location
006D: 62 E3 87 MOV   REG[0xE3],0x87     (0244)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
0070: 70 EF    AND   F,0xEF             
                                        (0245)     M8C_SetBank0
                                        (0246) 
                                        (0247)     ; %53%20%46%46% Apply Erratum 001-05137 workaround
0072: 50 20    MOV   A,0x20             (0248)     mov   A, 20h
0074: 28       ROMX                     (0249)     romx
0075: 50 40    MOV   A,0x40             (0250)     mov   A, 40h
0077: 28       ROMX                     (0251)     romx
0078: 50 60    MOV   A,0x60             (0252)     mov   A, 60h
007A: 28       ROMX                     (0253)     romx
007B: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0254)     ; %45%20%46%46% End workaround
                                        (0255) 
                                        (0256) M8C_ClearWDTAndSleep			   ; Clear WDT before enabling it.
                                        (0257) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                        (0258)     M8C_EnableWatchDog
                                        (0259) ENDIF
                                        (0260) 
                                        (0261) IF ( SELECT_32K )
007E: 43 FE 04 OR    REG[0xFE],0x4      (0262)     or   reg[CPU_SCR1],  CPU_SCR1_ECO_ALLOWED  ; ECO will be used in this project
                                        (0263) ELSE
                                        (0264)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                        (0265) ENDIF
                                        (0266) 
                                        (0267)     ;---------------------------
                                        (0268)     ; Set up the Temporary stack
                                        (0269)     ;---------------------------
                                        (0270)     ; A temporary stack is set up for the SSC instructions.
                                        (0271)     ; The real stack start will be assigned later.
                                        (0272)     ;
                                        (0273) _stack_start:          equ 80h
0081: 50 80    MOV   A,0x80             (0274)     mov   A, _stack_start          ; Set top of stack to end of used RAM
0083: 4E       SWAP  SP,A               (0275)     swap  SP, A                    ; This is only temporary if going to LMM
0084: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0276) 
                                        (0277)     ;-----------------------------------------------
                                        (0278)     ; Set Power-related Trim & the AGND Bypass bit.
                                        (0279)     ;-----------------------------------------------
                                        (0280) M8C_ClearWDTAndSleep ; Clear WDT before enabling it.
                                        (0281) 
                                        (0282) IF ( POWER_SETTING & POWER_SET_5V0)            ; *** 5.0 Volt operation   ***
                                        (0283)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0284)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0285)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_5V_6MHZ, 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0286)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0287)   IF ( AGND_BYPASS )
                                        (0288)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0289)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                        (0290)     ; bit in the write-only BDG_TR register. Recalculate the register
                                        (0291)     ; value using the proper trim values.
                                        (0292)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0293)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0294)   ENDIF
                                        (0295)  ENDIF
                                        (0296) ENDIF ; 5.0 V Operation
                                        (0297) 
                                        (0298) IF ( POWER_SETTING & POWER_SET_3V3)            ; *** 3.3 Volt operation   ***
                                        (0299)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0300)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0301)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_3V_6MHZ, 1, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0302)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0303)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0304)  ENDIF
                                        (0305) ENDIF ; 3.3 Volt Operation
                                        (0306) 
0087: 55 F8 00 MOV   [Wert+235],0x0     (0307)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
008A: 55 F9 00 MOV   [Wert+236],0x0     (0308)     mov  [bSSC_KEYSP], 0
008D: 71 10    OR    F,0x10             
                                        (0309) 
                                        (0310)     ;---------------------------------------
                                        (0311)     ; Initialize Crystal Oscillator and PLL
                                        (0312)     ;---------------------------------------
                                        (0313) 
                                        (0314) IF ( SELECT_32K & WAIT_FOR_32K )
                                        (0315)     ; If the user has requested the External Crystal Oscillator (ECO) then turn it
                                        (0316)     ; on and wait for it to stabilize and the system to switch over to it. The PLL
                                        (0317)     ; is left off. Set the SleepTimer period is set to 1 sec to time the wait for
                                        (0318)     ; the ECO to stabilize.
                                        (0319)     ;
                                        (0320)     M8C_SetBank1
008F: 62 E0 9A MOV   REG[0xE0],0x9A     (0321)     mov   reg[OSC_CR0], (SELECT_32K_JUST | OSC_CR0_SLEEP_1Hz | OSC_CR0_CPU_12MHz)
0092: 70 EF    AND   F,0xEF             
0094: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0322)     M8C_SetBank0
                                        (0323)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get a full second
0097: 43 E0 40 OR    REG[0xE0],0x40     (0324)     or    reg[INT_MSK0], INT_MSK0_SLEEP   ; Enable latching of SleepTimer interrupt
009A: 62 E2 00 MOV   REG[0xE2],0x0      (0325)     mov   reg[INT_VC],   0                ; Clear all pending interrupts
                                        (0326) .WaitFor1s:
009D: 49 DA 40 TST   REG[0xDA],0x40     (0327)     tst   reg[INT_CLR0], INT_MSK0_SLEEP   ; Test the SleepTimer Interrupt Status
00A0: AF FC    JZ    0x009D             (0328)     jz   .WaitFor1s                       ; Interrupt will latch but will not dispatch
                                        (0329)                                           ;   since interrupts are not globally enabled
                                        (0330) ELSE ; !( SELECT_32K & WAIT_FOR_32K )
                                        (0331)     ; Either no ECO, or waiting for stable clock is to be done in main
                                        (0332)     M8C_SetBank1
                                        (0333)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
                                        (0334)     M8C_SetBank0
                                        (0335)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0336) 
                                        (0337) ENDIF ;( SELECT_32K & WAIT_FOR_32K )
                                        (0338) 
                                        (0339) IF ( PLL_MODE )
                                        (0340)     ; Crystal is now fully operational (assuming WAIT_FOR_32K was enabled).
                                        (0341)     ; Now start up PLL if selected, and wait 16 msec for it to stabilize.
                                        (0342)     ;
                                        (0343)     M8C_SetBank1
                                        (0344)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_3MHz)
                                        (0345)     M8C_SetBank0
                                        (0346)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get full period
                                        (0347)     mov   reg[INT_VC], 0                  ; Clear all pending interrupts
                                        (0348) 
                                        (0349) .WaitFor16ms:
                                        (0350)     tst   reg[INT_CLR0],INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0351)     jz   .WaitFor16ms
                                        (0352)     M8C_SetBank1                          ; continue boot at CPU Speed of SYSCLK/2
                                        (0353)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_12MHz)
                                        (0354)     M8C_SetBank0
                                        (0355) 
                                        (0356) IF      ( WAIT_FOR_32K )
                                        (0357) ELSE ; !( WAIT_FOR_32K )
                                        (0358)     ; Option settings (PLL-Yes, ECO-No) are incompatible - force a syntax error
                                        (0359)     ERROR_PSoC Disabling WAIT_FOR_32K requires that the PLL_Lock must be enabled in user code.
                                        (0360) ENDIF ;(WAIT_FOR_32K)
                                        (0361) ENDIF ;(PLL_MODE)
                                        (0362) 
                                        (0363) 	;-------------------------------------------------------
                                        (0364)     ; Initialize Proper Drive Mode for External Clock Pin
                                        (0365)     ;-------------------------------------------------------
                                        (0366) 
                                        (0367)     ; Change EXTCLK pin from Hi-Z Analog (110b) drive mode to Hi-Z (010b) drive mode
                                        (0368) 
                                        (0369) IF (SYSCLK_SOURCE)
                                        (0370)     and reg[PRT1DM2],  ~0x10        ; Clear bit 4 of EXTCLK pin's DM2 register 
                                        (0371) ENDIF
                                        (0372)     ; EXTCLK pin is now in proper drive mode to input the external clock signal
                                        (0373) 
                                        (0374)     ;------------------------
                                        (0375)     ; Close CT leakage path.
                                        (0376)     ;------------------------
00A2: 62 71 05 MOV   REG[0x71],0x5      (0377)     mov   reg[ACB00CR0], 05h
00A5: 62 75 05 MOV   REG[0x75],0x5      (0378)     mov   reg[ACB01CR0], 05h
00A8: 62 79 05 MOV   REG[0x79],0x5      (0379)     mov   reg[ACB02CR0], 05h
00AB: 62 7D 05 MOV   REG[0x7D],0x5      (0380)     mov   reg[ACB03CR0], 05h
00AE: 62 D1 07 MOV   REG[0xD1],0x7      
                                        (0381) 
                                        (0382) 
                                        (0383) IF	(TOOLCHAIN & HITECH)
                                        (0384)     ;---------------------------------------------
                                        (0385)     ; HI-TECH initialization: Enter the Large Memory Model, if applicable
                                        (0386)     ;---------------------------------------------
                                        (0387) 	global		__Lstackps
                                        (0388) 	mov     a,low __Lstackps
                                        (0389) 	swap    a,sp
                                        (0390) 
                                        (0391) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0392)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
                                        (0393)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0394)     RAM_SETPAGE_CUR 0
                                        (0395)     RAM_SETPAGE_MVW 0
                                        (0396)     RAM_SETPAGE_MVR 0
                                        (0397)     IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
                                        (0398)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0399)     ELSE
                                        (0400)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0401)     ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0402) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0403) ELSE
                                        (0404)     ;---------------------------------------------
                                        (0405)     ; ImageCraft Enter the Large Memory Model, if applicable
                                        (0406)     ;---------------------------------------------
                                        (0407) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0408)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
00B1: 50 00    MOV   A,0x0              (0409)     mov   A, SYSTEM_STACK_BASE_ADDR        ;   and offset, if any
00B3: 4E       SWAP  SP,A               (0410)     swap  A, SP
00B4: 62 D3 07 MOV   REG[0xD3],0x7      
00B7: 62 D0 00 MOV   REG[0xD0],0x0      
00BA: 62 D5 00 MOV   REG[0xD5],0x0      
00BD: 62 D4 00 MOV   REG[0xD4],0x0      
                                        (0411)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0412)     RAM_SETPAGE_CUR 0
                                        (0413)     RAM_SETPAGE_MVW 0
                                        (0414)     RAM_SETPAGE_MVR 0
                                        (0415) 
                                        (0416)   IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
00C0: 71 C0    OR    F,0xC0             (0417)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0418)   ELSE
                                        (0419)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0420)   ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0421) ELSE
                                        (0422)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
                                        (0423)     swap  SP, A
                                        (0424) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0425) ENDIF ;	TOOLCHAIN
                                        (0426) 
                                        (0427)     ;@PSoC_BOOT_LOADCFG_UserCode_START@
                                        (0428)     ;---------------------------------------------------
                                        (0429)     ; Insert your custom code below this banner
                                        (0430)     ;---------------------------------------------------
                                        (0431) 
                                        (0432)     ;---------------------------------------------------
                                        (0433)     ; Insert your custom code above this banner
                                        (0434)     ;---------------------------------------------------
                                        (0435)     ;@PSoC_BOOT_LOADCFG_UserCode_END@ 
                                        (0436) 
                                        (0437)     ;-------------------------
                                        (0438)     ; Load Base Configuration
                                        (0439)     ;-------------------------
                                        (0440)     ; Load global parameter settings and load the user modules in the
                                        (0441)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                        (0442)     ; to minimize start up time; (2) We may still need to play with the
                                        (0443)     ; Sleep Timer.
                                        (0444)     ;
00C2: 7C 03 30 LCALL 0x0330             (0445)     lcall LoadConfigInit
                                        (0446) 
                                        (0447)     ;-----------------------------------
                                        (0448)     ; Initialize C Run-Time Environment
                                        (0449)     ;-----------------------------------
                                        (0450) IF ( C_LANGUAGE_SUPPORT )
                                        (0451) IF ( SYSTEM_SMALL_MEMORY_MODEL )
                                        (0452)     mov  A,0                           ; clear the 'bss' segment to zero
                                        (0453)     mov  [__r0],<__bss_start
                                        (0454) BssLoop:
                                        (0455)     cmp  [__r0],<__bss_end
                                        (0456)     jz   BssDone
                                        (0457)     mvi  [__r0],A
                                        (0458)     jmp  BssLoop
                                        (0459) BssDone:
                                        (0460)     mov  A,>__idata_start              ; copy idata to data segment
                                        (0461)     mov  X,<__idata_start
                                        (0462)     mov  [__r0],<__data_start
                                        (0463) IDataLoop:
                                        (0464)     cmp  [__r0],<__data_end
                                        (0465)     jz   C_RTE_Done
                                        (0466)     push A
                                        (0467)     romx
                                        (0468)     mvi  [__r0],A
                                        (0469)     pop  A
                                        (0470)     inc  X
                                        (0471)     adc  A,0
                                        (0472)     jmp  IDataLoop
                                        (0473) 
                                        (0474) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0475) 
                                        (0476) IF ( SYSTEM_LARGE_MEMORY_MODEL )
00C5: 62 D0 00 MOV   REG[0xD0],0x0      (0477)     mov   reg[CUR_PP], >__r0           ; force direct addr mode instructions
                                        (0478)                                        ; to use the Virtual Register page.
                                        (0479) 
                                        (0480)     ; Dereference the constant (flash) pointer pXIData to access the start
                                        (0481)     ; of the extended idata area, "xidata." Xidata follows the end of the
                                        (0482)     ; text segment and may have been relocated by the Code Compressor.
                                        (0483)     ;
00C8: 50 02    MOV   A,0x2              (0484)     mov   A, >__pXIData                ; Get the address of the flash
00CA: 57 29    MOV   X,0x29             (0485)     mov   X, <__pXIData                ;   pointer to the xidata area.
00CC: 08       PUSH  A                  (0486)     push  A
00CD: 28       ROMX                     (0487)     romx                               ; get the MSB of xidata's address
00CE: 53 0C    MOV   [__r0],A           (0488)     mov   [__r0], A
00D0: 18       POP   A                  (0489)     pop   A
00D1: 75       INC   X                  (0490)     inc   X
00D2: 09 00    ADC   A,0x0              (0491)     adc   A, 0
00D4: 28       ROMX                     (0492)     romx                               ; get the LSB of xidata's address
00D5: 4B       SWAP  A,X                (0493)     swap  A, X
00D6: 51 0C    MOV   A,[__r0]           (0494)     mov   A, [__r0]                    ; pXIData (in [A,X]) points to the
                                        (0495)                                        ;   XIData structure list in flash
00D8: 80 04    JMP   0x00DD             (0496)     jmp   .AccessStruct
                                        (0497) 
                                        (0498)     ; Unpack one element in the xidata "structure list" that specifies the
                                        (0499)     ; values of C variables. Each structure contains 3 member elements.
                                        (0500)     ; The first is a pointer to a contiguous block of RAM to be initial-
                                        (0501)     ; ized. Blocks are always 255 bytes or less in length and never cross
                                        (0502)     ; RAM page boundaries. The list terminates when the MSB of the pointer
                                        (0503)     ; contains 0xFF. There are two formats for the struct depending on the
                                        (0504)     ; value in the second member element, an unsigned byte:
                                        (0505)     ; (1) If the value of the second element is non-zero, it represents
                                        (0506)     ; the 'size' of the block of RAM to be initialized. In this case, the
                                        (0507)     ; third member of the struct is an array of bytes of length 'size' and
                                        (0508)     ; the bytes are copied to the block of RAM.
                                        (0509)     ; (2) If the value of the second element is zero, the block of RAM is
                                        (0510)     ; to be cleared to zero. In this case, the third member of the struct
                                        (0511)     ; is an unsigned byte containing the number of bytes to clear.
                                        (0512) 
                                        (0513) .AccessNextStructLoop:
00DA: 75       INC   X                  (0514)     inc   X                            ; pXIData++
00DB: 09 00    ADC   A,0x0              (0515)     adc   A, 0
00DD: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0516) .AccessStruct:                         ; Entry point for first block
                                        (0517)     ;
                                        (0518)     ; Assert: pXIData in [A,X] points to the beginning of an XIData struct.
                                        (0519)     ;
                                        (0520)     M8C_ClearWDT                       ; Clear the watchdog for long inits
00E0: 08       PUSH  A                  (0521)     push  A
00E1: 28       ROMX                     (0522)     romx                               ; MSB of RAM addr (CPU.A <- *pXIData)
00E2: 60 D5    MOV   REG[0xD5],A        (0523)     mov   reg[MVW_PP], A               ;   for use with MVI write operations
00E4: 74       INC   A                  (0524)     inc   A                            ; End of Struct List? (MSB==0xFF?)
00E5: A0 4B    JZ    0x0131             (0525)     jz    .C_RTE_WrapUp                ;   Yes, C runtime environment complete
00E7: 18       POP   A                  (0526)     pop   A                            ; restore pXIData to [A,X]
00E8: 75       INC   X                  (0527)     inc   X                            ; pXIData++
00E9: 09 00    ADC   A,0x0              (0528)     adc   A, 0
00EB: 08       PUSH  A                  (0529)     push  A
00EC: 28       ROMX                     (0530)     romx                               ; LSB of RAM addr (CPU.A <- *pXIData)
00ED: 53 0C    MOV   [__r0],A           (0531)     mov   [__r0], A                    ; RAM Addr now in [reg[MVW_PP],[__r0]]
00EF: 18       POP   A                  (0532)     pop   A                            ; restore pXIData to [A,X]
00F0: 75       INC   X                  (0533)     inc   X                            ; pXIData++ (point to size)
00F1: 09 00    ADC   A,0x0              (0534)     adc   A, 0
00F3: 08       PUSH  A                  (0535)     push  A
00F4: 28       ROMX                     (0536)     romx                               ; Get the size (CPU.A <- *pXIData)
00F5: A0 1C    JZ    0x0112             (0537)     jz    .ClearRAMBlockToZero         ; If Size==0, then go clear RAM
00F7: 53 0B    MOV   [__r1],A           (0538)     mov   [__r1], A                    ;             else downcount in __r1
00F9: 18       POP   A                  (0539)     pop   A                            ; restore pXIData to [A,X]
                                        (0540) 
                                        (0541) .CopyNextByteLoop:
                                        (0542)     ; For each byte in the structure's array member, copy from flash to RAM.
                                        (0543)     ; Assert: pXIData in [A,X] points to previous byte of flash source;
                                        (0544)     ;         [reg[MVW_PP],[__r0]] points to next RAM destination;
                                        (0545)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0546)     ;
00FA: 75       INC   X                  (0547)     inc   X                            ; pXIData++ (point to next data byte)
00FB: 09 00    ADC   A,0x0              (0548)     adc   A, 0
00FD: 08       PUSH  A                  (0549)     push  A
00FE: 28       ROMX                     (0550)     romx                               ; Get the data value (CPU.A <- *pXIData)
00FF: 3F 0C    MVI   [__r0],A           (0551)     mvi   [__r0], A                    ; Transfer the data to RAM
0101: 47 0C FF TST   [__r0],0xFF        (0552)     tst   [__r0], 0xff                 ; Check for page crossing
0104: B0 06    JNZ   0x010B             (0553)     jnz   .CopyLoopTail                ;   No crossing, keep going
0106: 5D D5    MOV   A,REG[0xD5]        (0554)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
0108: 74       INC   A                  (0555)     inc   A
0109: 60 D5    MOV   REG[0xD5],A        (0556)     mov   reg[ MVW_PP], A
                                        (0557) .CopyLoopTail:
010B: 18       POP   A                  (0558)     pop   A                            ; restore pXIData to [A,X]
010C: 7A 0B    DEC   [__r1]             (0559)     dec   [__r1]                       ; End of this array in flash?
010E: BF EB    JNZ   0x00FA             (0560)     jnz   .CopyNextByteLoop            ;   No,  more bytes to copy
0110: 8F C9    JMP   0x00DA             (0561)     jmp   .AccessNextStructLoop        ;   Yes, initialize another RAM block
                                        (0562) 
                                        (0563) .ClearRAMBlockToZero:
0112: 18       POP   A                  (0564)     pop   A                            ; restore pXIData to [A,X]
0113: 75       INC   X                  (0565)     inc   X                            ; pXIData++ (point to next data byte)
0114: 09 00    ADC   A,0x0              (0566)     adc   A, 0
0116: 08       PUSH  A                  (0567)     push  A
0117: 28       ROMX                     (0568)     romx                               ; Get the run length (CPU.A <- *pXIData)
0118: 53 0B    MOV   [__r1],A           (0569)     mov   [__r1], A                    ; Initialize downcounter
011A: 50 00    MOV   A,0x0              (0570)     mov   A, 0                         ; Initialize source data
                                        (0571) 
                                        (0572) .ClearRAMBlockLoop:
                                        (0573)     ; Assert: [reg[MVW_PP],[__r0]] points to next RAM destination and
                                        (0574)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0575)     ;
011C: 3F 0C    MVI   [__r0],A           (0576)     mvi   [__r0], A                    ; Clear a byte
011E: 47 0C FF TST   [__r0],0xFF        (0577)     tst   [__r0], 0xff                 ; Check for page crossing
0121: B0 08    JNZ   0x012A             (0578)     jnz   .ClearLoopTail               ;   No crossing, keep going
0123: 5D D5    MOV   A,REG[0xD5]        (0579)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
0125: 74       INC   A                  (0580)     inc   A
0126: 60 D5    MOV   REG[0xD5],A        (0581)     mov   reg[ MVW_PP], A
0128: 50 00    MOV   A,0x0              (0582)     mov   A, 0                         ; Restore the zero used for clearing
                                        (0583) .ClearLoopTail:
012A: 7A 0B    DEC   [__r1]             (0584)     dec   [__r1]                       ; Was this the last byte?
012C: BF EF    JNZ   0x011C             (0585)     jnz   .ClearRAMBlockLoop           ;   No,  continue
012E: 18       POP   A                  (0586)     pop   A                            ;   Yes, restore pXIData to [A,X] and
012F: 8F AA    JMP   0x00DA             (0587)     jmp   .AccessNextStructLoop        ;        initialize another RAM block
                                        (0588) 
                                        (0589) .C_RTE_WrapUp:
0131: 18       POP   A                  (0590)     pop   A                            ; balance stack
0132: 71 10    OR    F,0x10             
                                        (0591) 
                                        (0592) ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                                        (0593) 
                                        (0594) C_RTE_Done:
                                        (0595) 
                                        (0596) ENDIF ; C_LANGUAGE_SUPPORT
                                        (0597) 
                                        (0598)     ;-------------------------------
                                        (0599)     ; Voltage Stabilization for SMP
                                        (0600)     ;-------------------------------
                                        (0601) 
                                        (0602) IF ( POWER_SETTING & POWER_SET_5V0)    ; 5.0V Operation
                                        (0603) IF ( SWITCH_MODE_PUMP ^ 1 )            ; SMP is operational
                                        (0604)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0605)     ; When using the SMP at 5V, we must wait for Vdd to slew from 3.1V to
                                        (0606)     ; 5V before enabling the Precision Power-On Reset (PPOR).
                                        (0607)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0608)     or   reg[INT_MSK0],INT_MSK0_SLEEP
                                        (0609)     M8C_SetBank1
                                        (0610)     and   reg[OSC_CR0], ~OSC_CR0_SLEEP
                                        (0611)     or    reg[OSC_CR0],  OSC_CR0_SLEEP_512Hz
                                        (0612)     M8C_SetBank0
                                        (0613)     M8C_ClearWDTAndSleep                   ; Restart the sleep timer
                                        (0614)     mov   reg[INT_VC], 0                   ; Clear all pending interrupts
                                        (0615) .WaitFor2ms:
                                        (0616)     tst   reg[INT_CLR0], INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0617)     jz   .WaitFor2ms                       ; Branch fails when 2 msec has passed
                                        (0618) ENDIF ; SMP is operational
                                        (0619) ENDIF ; 5.0V Operation
                                        (0620) 
                                        (0621)     ;-------------------------------
                                        (0622)     ; Set Power-On Reset (POR) Level
                                        (0623)     ;-------------------------------
                                        (0624)     ;  The writes to the VLT_CR register below include setting the POR to VLT_CR_POR_HIGH, 
                                        (0625)     ;  VLT_CR_POR_MID or VLT_CR_POR_LOW. Correctly setting this value is critical to the proper 
                                        (0626)     ;  operation of the PSoC. The POR protects the M8C from mis-executing when Vdd falls low. 
                                        (0627)     ;  These values should not be changed from the settings here. See Section "POR and LVD" of 
                                        (0628)     ;  Technical Reference Manual #001-14463 for more information.
                                        (0629) 
                                        (0630)     M8C_SetBank1
                                        (0631) 
                                        (0632) IF (POWER_SETTING & POWER_SET_5V0)          ; 5.0V Operation?
                                        (0633)  IF (POWER_SETTING & POWER_SET_SLOW_IMO)    ; and Slow Mode?
                                        (0634)  ELSE                                       ;    No, fast mode
                                        (0635)   IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz ) ;    As fast as 24MHz?
                                        (0636)                                             ;       no, set midpoint POR in user code, if desired
                                        (0637)   ELSE ; 24HMz                              ;
0134: 43 E3 20 OR    REG[0xE3],0x20     (0638)     or    reg[VLT_CR],  VLT_CR_POR_HIGH     ;      yes, highest POR trip point required
0137: 70 EF    AND   F,0xEF             
                                        (0639)   ENDIF ; 24MHz
                                        (0640)  ENDIF ; Slow Mode
                                        (0641) ENDIF ; 5.0V Operation
                                        (0642) 
                                        (0643)     M8C_SetBank0
                                        (0644) 
                                        (0645)     ;----------------------------
                                        (0646)     ; Wrap up and invoke "main"
                                        (0647)     ;----------------------------
                                        (0648) 
                                        (0649)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                        (0650)     ; no interrupts should be enabled now, so may as well clear the register.
                                        (0651)     ;
0139: 62 E0 00 MOV   REG[0xE0],0x0      (0652)     mov  reg[INT_MSK0],0
013C: 71 10    OR    F,0x10             
                                        (0653) 
                                        (0654)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                        (0655)     ; And put decimator in full mode so it does not consume too much current.
                                        (0656)     ;
                                        (0657)     M8C_SetBank1
013E: 62 E0 83 MOV   REG[0xE0],0x83     (0658)     mov  reg[OSC_CR0],(SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
0141: 43 E7 80 OR    REG[0xE7],0x80     (0659)     or   reg[DEC_CR2],80h                    ; Put decimator in full mode
0144: 70 EF    AND   F,0xEF             
                                        (0660)     M8C_SetBank0
                                        (0661) 
                                        (0662)     ; Global Interrupt are NOT enabled, this should be done in main().
                                        (0663)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                        (0664)     ; Global Interrupts should be enabled as soon as possible in main().
                                        (0665)     ;
0146: 62 E2 00 MOV   REG[0xE2],0x0      (0666)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                        (0667)                                    ; have been set during the boot process.
                                        (0668) IF	(TOOLCHAIN & HITECH)
                                        (0669) 	ljmp  startup                  ; Jump to C compiler startup code
                                        (0670) ELSE
                                        (0671) IF ENABLE_LJMP_TO_MAIN
                                        (0672)     ljmp  _main                    ; goto main (no return)
                                        (0673) ELSE
0149: 7C 07 81 LCALL __UserModules_end|__text_start|_main|_main(0674)     lcall _main                    ; call main
                                        (0675) .Exit:
014C: 8F FF    JMP   0x014C             (0676)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                        (0677) ENDIF
                                        (0678) ENDIF ; TOOLCHAIN
                                        (0679) 
                                        (0680)     ;---------------------------------
                                        (0681)     ; Library Access to Global Parms
                                        (0682)     ;---------------------------------
                                        (0683)     ;
                                        (0684)  bGetPowerSetting:
                                        (0685) _bGetPowerSetting:
                                        (0686)     ; Returns value of POWER_SETTING in the A register.
                                        (0687)     ; No inputs. No Side Effects.
                                        (0688)     ;
014E: 50 10    MOV   A,0x10             (0689)     mov   A, POWER_SETTING
0150: 7F       RET                      (0690)     ret
                                        (0691) 
                                        (0692) IF	(TOOLCHAIN & HITECH)
                                        (0693) ELSE
                                        (0694)     ;---------------------------------
                                        (0695)     ; Order Critical RAM & ROM AREAs
                                        (0696)     ;---------------------------------
                                        (0697)     ;  'TOP' is all that has been defined so far...
                                        (0698) 
                                        (0699)     ;  ROM AREAs for C CONST, static & global items
                                        (0700)     ;
                                        (0701)     AREA lit               (ROM, REL, CON, LIT)   ; 'const' definitions
                                        (0702)     AREA idata             (ROM, REL, CON, LIT)   ; Constants for initializing RAM
                                        (0703) __idata_start:
                                        (0704) 
                                        (0705)     AREA func_lit          (ROM, REL, CON, proclab)   ; Function Pointers
                                        (0706) __func_lit_start:
                                        (0707) 
                                        (0708) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0709)     ; We use the func_lit area to store a pointer to extended initialized
                                        (0710)     ; data (xidata) area that follows the text area. Func_lit isn't
                                        (0711)     ; relocated by the code compressor, but the text area may shrink and
                                        (0712)     ; that moves xidata around.
                                        (0713)     ;
                                        (0714) __pXIData:         word __text_end           ; ptr to extended idata
                                        (0715) ENDIF
                                        (0716) 
                                        (0717)     AREA psoc_config       (ROM, REL, CON)   ; Configuration Load & Unload
                                        (0718)     AREA UserModules       (ROM, REL, CON)   ; User Module APIs
                                        (0719) 
                                        (0720)     ; CODE segment for general use
                                        (0721)     ;
                                        (0722)     AREA text (ROM, REL, CON)
                                        (0723) __text_start:
                                        (0724) 
                                        (0725)     ; RAM area usage
                                        (0726)     ;
                                        (0727)     AREA data              (RAM, REL, CON)   ; initialized RAM
                                        (0728) __data_start:
                                        (0729) 
                                        (0730)     AREA virtual_registers (RAM, REL, CON)   ; Temp vars of C compiler
                                        (0731)     AREA InterruptRAM      (RAM, REL, CON)   ; Interrupts, on Page 0
                                        (0732)     AREA bss               (RAM, REL, CON)   ; general use
                                        (0733) __bss_start:
                                        (0734) 
                                        (0735) ENDIF ; TOOLCHAIN
                                        (0736) 
                                        (0737) ; end of file boot.asm
FILE: lib\psocconfigtbl.asm             (0001) ;  Generated by PSoC Designer 5.2.2551
022B: 70 EF    AND   F,0xEF             (0002) ;
                                        (0003) include "m8c.inc"
                                        (0004) ;  Personalization tables 
                                        (0005) export LoadConfigTBL_i2c_slave_Bank1
                                        (0006) export LoadConfigTBL_i2c_slave_Bank0
                                        (0007) export LoadConfigTBL_i2c_slave_Ordered
                                        (0008) AREA lit(rom, rel)
                                        (0009) LoadConfigTBL_i2c_slave_Bank0:
                                        (0010) ;  Instance name EzI2Cs, User Module EzI2Cs
                                        (0011) ;  Instance name LCD, User Module LCD
                                        (0012) ;  Global Register values Bank 0
                                        (0013) 	db		60h, 28h		; AnalogColumnInputSelect register (AMX_IN)
                                        (0014) 	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
                                        (0015) 	db		63h, 05h		; AnalogReferenceControl register (ARF_CR)
                                        (0016) 	db		65h, 00h		; AnalogSyncControl register (ASY_CR)
                                        (0017) 	db		e6h, 00h		; DecimatorControl_0 register (DEC_CR0)
                                        (0018) 	db		e7h, 00h		; DecimatorControl_1 register (DEC_CR1)
                                        (0019) 	db		d6h, 00h		; I2CConfig register (I2C_CFG)
                                        (0020) 	db		b0h, 00h		; Row_0_InputMux register (RDI0RI)
                                        (0021) 	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
                                        (0022) 	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
                                        (0023) 	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
                                        (0024) 	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
                                        (0025) 	db		b5h, 00h		; Row_0_OutputDrive_0 register (RDI0SRO0)
                                        (0026) 	db		b6h, 00h		; Row_0_OutputDrive_1 register (RDI0SRO1)
                                        (0027) 	db		b8h, 55h		; Row_1_InputMux register (RDI1RI)
                                        (0028) 	db		b9h, 00h		; Row_1_InputSync register (RDI1SYN)
                                        (0029) 	db		bah, 10h		; Row_1_LogicInputAMux register (RDI1IS)
                                        (0030) 	db		bbh, 33h		; Row_1_LogicSelect_0 register (RDI1LT0)
                                        (0031) 	db		bch, 33h		; Row_1_LogicSelect_1 register (RDI1LT1)
                                        (0032) 	db		bdh, 00h		; Row_1_OutputDrive_0 register (RDI1SRO0)
                                        (0033) 	db		beh, 00h		; Row_1_OutputDrive_1 register (RDI1SRO1)
                                        (0034) 	db		c0h, 00h		; Row_2_InputMux register (RDI2RI)
                                        (0035) 	db		c1h, 00h		; Row_2_InputSync register (RDI2SYN)
                                        (0036) 	db		c2h, 20h		; Row_2_LogicInputAMux register (RDI2IS)
                                        (0037) 	db		c3h, 33h		; Row_2_LogicSelect_0 register (RDI2LT0)
                                        (0038) 	db		c4h, 33h		; Row_2_LogicSelect_1 register (RDI3LT1)
                                        (0039) 	db		c5h, 00h		; Row_2_OutputDrive_0 register (RDI2SRO0)
                                        (0040) 	db		c6h, 00h		; Row_2_OutputDrive_1 register (RDI2SRO1)
                                        (0041) 	db		c8h, 55h		; Row_3_InputMux register (RDI3RI)
                                        (0042) 	db		c9h, 00h		; Row_3_InputSync register (RDI3SYN)
                                        (0043) 	db		cah, 30h		; Row_3_LogicInputAMux register (RDI3IS)
                                        (0044) 	db		cbh, 33h		; Row_3_LogicSelect_0 register (RDI3LT0)
                                        (0045) 	db		cch, 33h		; Row_3_LogicSelect_1 register (RDI3LT1)
                                        (0046) 	db		cdh, 00h		; Row_3_OutputDrive_0 register (RDI3SRO0)
                                        (0047) 	db		ceh, 00h		; Row_3_OutputDrive_1 register (RDI3SRO1)
                                        (0048) 	db		6ch, 00h		; TMP_DR0 register (TMP_DR0)
                                        (0049) 	db		6dh, 00h		; TMP_DR1 register (TMP_DR1)
                                        (0050) 	db		6eh, 00h		; TMP_DR2 register (TMP_DR2)
                                        (0051) 	db		6fh, 00h		; TMP_DR3 register (TMP_DR3)
                                        (0052) 	db		ffh
                                        (0053) LoadConfigTBL_i2c_slave_Bank1:
                                        (0054) ;  Instance name EzI2Cs, User Module EzI2Cs
                                        (0055) ;  Instance name LCD, User Module LCD
                                        (0056) ;  Global Register values Bank 1
                                        (0057) 	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
                                        (0058) 	db		69h, 00h		; AnalogClockSelect2 register (CLK_CR2)
                                        (0059) 	db		60h, 00h		; AnalogColumnClockSelect register (CLK_CR0)
                                        (0060) 	db		62h, 00h		; AnalogIOControl_0 register (ABF_CR0)
                                        (0061) 	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
                                        (0062) 	db		68h, 33h		; AnalogLUTControl1 register (ALT_CR1)
                                        (0063) 	db		63h, 00h		; AnalogModulatorControl_0 register (AMD_CR0)
                                        (0064) 	db		66h, 00h		; AnalogModulatorControl_1 register (AMD_CR1)
                                        (0065) 	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
                                        (0066) 	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
                                        (0067) 	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
                                        (0068) 	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
                                        (0069) 	db		e1h, ffh		; OscillatorControl_1 register (OSC_CR1)
                                        (0070) 	db		e2h, 00h		; OscillatorControl_2 register (OSC_CR2)
                                        (0071) 	db		dfh, ffh		; OscillatorControl_3 register (OSC_CR3)
                                        (0072) 	db		deh, 02h		; OscillatorControl_4 register (OSC_CR4)
                                        (0073) 	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
                                        (0074) 	db		e7h, 00h		; Type2Decimator_Control register (DEC_CR2)
                                        (0075) 	db		ffh
                                        (0076) AREA psoc_config(rom, rel)
                                        (0077) LoadConfigTBL_i2c_slave_Ordered:
                                        (0078) ;  Ordered Global Register values
                                        (0079) 	M8C_SetBank0
022D: 62 00 00 MOV   REG[0x0],0x0       (0080) 	mov	reg[00h], 00h		; Port_0_Data register (PRT0DR)
0230: 71 10    OR    F,0x10             
                                        (0081) 	M8C_SetBank1
0232: 62 00 00 MOV   REG[0x0],0x0       (0082) 	mov	reg[00h], 00h		; Port_0_DriveMode_0 register (PRT0DM0)
0235: 62 01 FF MOV   REG[0x1],0xFF      (0083) 	mov	reg[01h], ffh		; Port_0_DriveMode_1 register (PRT0DM1)
0238: 70 EF    AND   F,0xEF             
                                        (0084) 	M8C_SetBank0
023A: 62 03 FF MOV   REG[0x3],0xFF      (0085) 	mov	reg[03h], ffh		; Port_0_DriveMode_2 register (PRT0DM2)
023D: 62 02 00 MOV   REG[0x2],0x0       (0086) 	mov	reg[02h], 00h		; Port_0_GlobalSelect register (PRT0GS)
0240: 71 10    OR    F,0x10             
                                        (0087) 	M8C_SetBank1
0242: 62 02 00 MOV   REG[0x2],0x0       (0088) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
0245: 62 03 00 MOV   REG[0x3],0x0       (0089) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
0248: 70 EF    AND   F,0xEF             
                                        (0090) 	M8C_SetBank0
024A: 62 01 00 MOV   REG[0x1],0x0       (0091) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
024D: 62 04 A0 MOV   REG[0x4],0xA0      (0092) 	mov	reg[04h], a0h		; Port_1_Data register (PRT1DR)
0250: 71 10    OR    F,0x10             
                                        (0093) 	M8C_SetBank1
0252: 62 04 A0 MOV   REG[0x4],0xA0      (0094) 	mov	reg[04h], a0h		; Port_1_DriveMode_0 register (PRT1DM0)
0255: 62 05 FF MOV   REG[0x5],0xFF      (0095) 	mov	reg[05h], ffh		; Port_1_DriveMode_1 register (PRT1DM1)
0258: 70 EF    AND   F,0xEF             
                                        (0096) 	M8C_SetBank0
025A: 62 07 FC MOV   REG[0x7],0xFC      (0097) 	mov	reg[07h], fch		; Port_1_DriveMode_2 register (PRT1DM2)
025D: 62 06 00 MOV   REG[0x6],0x0       (0098) 	mov	reg[06h], 00h		; Port_1_GlobalSelect register (PRT1GS)
0260: 71 10    OR    F,0x10             
                                        (0099) 	M8C_SetBank1
0262: 62 06 00 MOV   REG[0x6],0x0       (0100) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
0265: 62 07 00 MOV   REG[0x7],0x0       (0101) 	mov	reg[07h], 00h		; Port_1_IntCtrl_1 register (PRT1IC1)
0268: 70 EF    AND   F,0xEF             
                                        (0102) 	M8C_SetBank0
026A: 62 05 00 MOV   REG[0x5],0x0       (0103) 	mov	reg[05h], 00h		; Port_1_IntEn register (PRT1IE)
026D: 62 08 00 MOV   REG[0x8],0x0       (0104) 	mov	reg[08h], 00h		; Port_2_Data register (PRT2DR)
0270: 71 10    OR    F,0x10             
                                        (0105) 	M8C_SetBank1
0272: 62 08 7F MOV   REG[0x8],0x7F      (0106) 	mov	reg[08h], 7fh		; Port_2_DriveMode_0 register (PRT2DM0)
0275: 62 09 80 MOV   REG[0x9],0x80      (0107) 	mov	reg[09h], 80h		; Port_2_DriveMode_1 register (PRT2DM1)
0278: 70 EF    AND   F,0xEF             
                                        (0108) 	M8C_SetBank0
027A: 62 0B 80 MOV   REG[0xB],0x80      (0109) 	mov	reg[0bh], 80h		; Port_2_DriveMode_2 register (PRT2DM2)
027D: 62 0A 00 MOV   REG[0xA],0x0       (0110) 	mov	reg[0ah], 00h		; Port_2_GlobalSelect register (PRT2GS)
0280: 71 10    OR    F,0x10             
                                        (0111) 	M8C_SetBank1
0282: 62 0A 00 MOV   REG[0xA],0x0       (0112) 	mov	reg[0ah], 00h		; Port_2_IntCtrl_0 register (PRT2IC0)
0285: 62 0B 00 MOV   REG[0xB],0x0       (0113) 	mov	reg[0bh], 00h		; Port_2_IntCtrl_1 register (PRT2IC1)
0288: 70 EF    AND   F,0xEF             
                                        (0114) 	M8C_SetBank0
028A: 62 09 00 MOV   REG[0x9],0x0       (0115) 	mov	reg[09h], 00h		; Port_2_IntEn register (PRT2IE)
028D: 62 0C 00 MOV   REG[0xC],0x0       (0116) 	mov	reg[0ch], 00h		; Port_3_Data register (PRT3DR)
0290: 71 10    OR    F,0x10             
                                        (0117) 	M8C_SetBank1
0292: 62 0C 00 MOV   REG[0xC],0x0       (0118) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
0295: 62 0D 00 MOV   REG[0xD],0x0       (0119) 	mov	reg[0dh], 00h		; Port_3_DriveMode_1 register (PRT3DM1)
0298: 70 EF    AND   F,0xEF             
                                        (0120) 	M8C_SetBank0
029A: 62 0F 00 MOV   REG[0xF],0x0       (0121) 	mov	reg[0fh], 00h		; Port_3_DriveMode_2 register (PRT3DM2)
029D: 62 0E 00 MOV   REG[0xE],0x0       (0122) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
02A0: 71 10    OR    F,0x10             
                                        (0123) 	M8C_SetBank1
02A2: 62 0E 00 MOV   REG[0xE],0x0       (0124) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
02A5: 62 0F 00 MOV   REG[0xF],0x0       (0125) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
02A8: 70 EF    AND   F,0xEF             
                                        (0126) 	M8C_SetBank0
02AA: 62 0D 00 MOV   REG[0xD],0x0       (0127) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
02AD: 62 10 00 MOV   REG[0x10],0x0      (0128) 	mov	reg[10h], 00h		; Port_4_Data register (PRT4DR)
02B0: 71 10    OR    F,0x10             
                                        (0129) 	M8C_SetBank1
02B2: 62 10 00 MOV   REG[0x10],0x0      (0130) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
02B5: 62 11 00 MOV   REG[0x11],0x0      (0131) 	mov	reg[11h], 00h		; Port_4_DriveMode_1 register (PRT4DM1)
02B8: 70 EF    AND   F,0xEF             
                                        (0132) 	M8C_SetBank0
02BA: 62 13 00 MOV   REG[0x13],0x0      (0133) 	mov	reg[13h], 00h		; Port_4_DriveMode_2 register (PRT4DM2)
02BD: 62 12 00 MOV   REG[0x12],0x0      (0134) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
02C0: 71 10    OR    F,0x10             
                                        (0135) 	M8C_SetBank1
02C2: 62 12 00 MOV   REG[0x12],0x0      (0136) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
02C5: 62 13 00 MOV   REG[0x13],0x0      (0137) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
02C8: 70 EF    AND   F,0xEF             
                                        (0138) 	M8C_SetBank0
02CA: 62 11 00 MOV   REG[0x11],0x0      (0139) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
02CD: 62 14 00 MOV   REG[0x14],0x0      (0140) 	mov	reg[14h], 00h		; Port_5_Data register (PRT5DR)
02D0: 71 10    OR    F,0x10             
                                        (0141) 	M8C_SetBank1
02D2: 62 14 00 MOV   REG[0x14],0x0      (0142) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
02D5: 62 15 00 MOV   REG[0x15],0x0      (0143) 	mov	reg[15h], 00h		; Port_5_DriveMode_1 register (PRT5DM1)
02D8: 70 EF    AND   F,0xEF             
                                        (0144) 	M8C_SetBank0
02DA: 62 17 00 MOV   REG[0x17],0x0      (0145) 	mov	reg[17h], 00h		; Port_5_DriveMode_2 register (PRT5DM2)
02DD: 62 16 00 MOV   REG[0x16],0x0      (0146) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
02E0: 71 10    OR    F,0x10             
                                        (0147) 	M8C_SetBank1
02E2: 62 16 00 MOV   REG[0x16],0x0      (0148) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
02E5: 62 17 00 MOV   REG[0x17],0x0      (0149) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
02E8: 70 EF    AND   F,0xEF             
                                        (0150) 	M8C_SetBank0
02EA: 62 15 00 MOV   REG[0x15],0x0      (0151) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
02ED: 62 18 00 MOV   REG[0x18],0x0      (0152) 	mov	reg[18h], 00h		; Port_6_Data register (PRT6DR)
02F0: 71 10    OR    F,0x10             
                                        (0153) 	M8C_SetBank1
02F2: 62 18 00 MOV   REG[0x18],0x0      (0154) 	mov	reg[18h], 00h		; Port_6_DriveMode_0 register (PRT6DM0)
02F5: 62 19 00 MOV   REG[0x19],0x0      (0155) 	mov	reg[19h], 00h		; Port_6_DriveMode_1 register (PRT6DM1)
02F8: 70 EF    AND   F,0xEF             
                                        (0156) 	M8C_SetBank0
02FA: 62 1B 00 MOV   REG[0x1B],0x0      (0157) 	mov	reg[1bh], 00h		; Port_6_DriveMode_2 register (PRT6DM2)
02FD: 62 1A 00 MOV   REG[0x1A],0x0      (0158) 	mov	reg[1ah], 00h		; Port_6_GlobalSelect register (PRT6GS)
0300: 71 10    OR    F,0x10             
                                        (0159) 	M8C_SetBank1
0302: 62 1A 00 MOV   REG[0x1A],0x0      (0160) 	mov	reg[1ah], 00h		; Port_6_IntCtrl_0 register (PRT6IC0)
0305: 62 1B 00 MOV   REG[0x1B],0x0      (0161) 	mov	reg[1bh], 00h		; Port_6_IntCtrl_1 register (PRT6IC1)
0308: 70 EF    AND   F,0xEF             
                                        (0162) 	M8C_SetBank0
030A: 62 19 00 MOV   REG[0x19],0x0      (0163) 	mov	reg[19h], 00h		; Port_6_IntEn register (PRT6IE)
030D: 62 1C 00 MOV   REG[0x1C],0x0      (0164) 	mov	reg[1ch], 00h		; Port_7_Data register (PRT7DR)
0310: 71 10    OR    F,0x10             
                                        (0165) 	M8C_SetBank1
0312: 62 1C 00 MOV   REG[0x1C],0x0      (0166) 	mov	reg[1ch], 00h		; Port_7_DriveMode_0 register (PRT7DM0)
0315: 62 1D 00 MOV   REG[0x1D],0x0      (0167) 	mov	reg[1dh], 00h		; Port_7_DriveMode_1 register (PRT7DM1)
0318: 70 EF    AND   F,0xEF             
                                        (0168) 	M8C_SetBank0
031A: 62 1F 00 MOV   REG[0x1F],0x0      (0169) 	mov	reg[1fh], 00h		; Port_7_DriveMode_2 register (PRT7DM2)
031D: 62 1E 00 MOV   REG[0x1E],0x0      (0170) 	mov	reg[1eh], 00h		; Port_7_GlobalSelect register (PRT7GS)
0320: 71 10    OR    F,0x10             
                                        (0171) 	M8C_SetBank1
0322: 62 1E 00 MOV   REG[0x1E],0x0      (0172) 	mov	reg[1eh], 00h		; Port_7_IntCtrl_0 register (PRT7IC0)
0325: 62 1F 00 MOV   REG[0x1F],0x0      (0173) 	mov	reg[1fh], 00h		; Port_7_IntCtrl_1 register (PRT7IC1)
0328: 70 EF    AND   F,0xEF             
                                        (0174) 	M8C_SetBank0
032A: 62 1D 00 MOV   REG[0x1D],0x0      (0175) 	mov	reg[1dh], 00h		; Port_7_IntEn register (PRT7IE)
032D: 70 EF    AND   F,0xEF             
                                        (0176) 	M8C_SetBank0
032F: 7F       RET                      (0177) 	ret
                                        (0178) 
                                        (0179) 
                                        (0180) ; PSoC Configuration file trailer PsocConfig.asm
FILE: lib\psocconfig.asm                (0001) ;  Generated by PSoC Designer 5.2.2551
                                        (0002) ;
                                        (0003) ;==========================================================================
                                        (0004) ;  PSoCConfig.asm
                                        (0005) ;  @PSOC_VERSION
                                        (0006) ;
                                        (0007) ;  Version: 0.85
                                        (0008) ;  Revised: June 22, 2004
                                        (0009) ;  Copyright (c) Cypress Semiconductor 2012. All Rights Reserved.
                                        (0010) ;
                                        (0011) ;  This file is generated by the Device Editor on Application Generation.
                                        (0012) ;  It contains code which loads the configuration data table generated in
                                        (0013) ;  the file PSoCConfigTBL.asm
                                        (0014) ;
                                        (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                        (0016) ;  Edits to this file will not be preserved.
                                        (0017) ;==========================================================================
                                        (0018) ;
                                        (0019) include "m8c.inc"
                                        (0020) include "memory.inc"
                                        (0021) include "GlobalParams.inc"
                                        (0022) 
                                        (0023) export LoadConfigInit
                                        (0024) export _LoadConfigInit
                                        (0025) export LoadConfig_i2c_slave
                                        (0026) export _LoadConfig_i2c_slave
                                        (0027) export Port_2_Data_SHADE
                                        (0028) export _Port_2_Data_SHADE
                                        (0029) export Port_2_DriveMode_0_SHADE
                                        (0030) export _Port_2_DriveMode_0_SHADE
                                        (0031) export Port_2_DriveMode_1_SHADE
                                        (0032) export _Port_2_DriveMode_1_SHADE
                                        (0033) 
                                        (0034) 
                                        (0035) export NO_SHADOW
                                        (0036) export _NO_SHADOW
                                        (0037) 
                                        (0038) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                        (0039) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                        (0040) 
                                        (0041) AREA psoc_config(rom, rel)
                                        (0042) 
                                        (0043) ;---------------------------------------------------------------------------
                                        (0044) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                        (0045) ;                  parameters handled by boot code, like CPU speed). This
                                        (0046) ;                  function can be called from user code, but typically it
                                        (0047) ;                  is only called from boot.
                                        (0048) ;
                                        (0049) ;       INPUTS: None.
                                        (0050) ;      RETURNS: Nothing.
                                        (0051) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                        (0052) ;               In the large memory model currently only the page
                                        (0053) ;               pointer registers listed below are modified.  This does
                                        (0054) ;               not guarantee that in future implementations of this
                                        (0055) ;               function other page pointer registers will not be
                                        (0056) ;               modified.
                                        (0057) ;          
                                        (0058) ;               Page Pointer Registers Modified: 
                                        (0059) ;               CUR_PP
                                        (0060) ;
                                        (0061) _LoadConfigInit:
                                        (0062)  LoadConfigInit:
                                        (0063)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0064)     
0330: 55 00 00 MOV   [0x0],0x0          (0065) 	mov		[Port_2_Data_SHADE], 0h
0333: 55 01 7F MOV   [0x1],0x7F         (0066) 	mov		[Port_2_DriveMode_0_SHADE], 7fh
0336: 55 02 80 MOV   [0x2],0x80         (0067) 	mov		[Port_2_DriveMode_1_SHADE], 80h
                                        (0068) 
0339: 7C 03 40 LCALL 0x0340             (0069) 	lcall	LoadConfig_i2c_slave
033C: 7C 02 2B LCALL 0x022B             (0070) 	lcall	LoadConfigTBL_i2c_slave_Ordered
                                        (0071) 
                                        (0072) 
                                        (0073)     RAM_EPILOGUE RAM_USE_CLASS_4
033F: 7F       RET                      (0074)     ret
                                        (0075) 
                                        (0076) ;---------------------------------------------------------------------------
                                        (0077) ; Load Configuration i2c_slave
                                        (0078) ;
                                        (0079) ;    Load configuration registers for i2c_slave.
                                        (0080) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                        (0081) ;
                                        (0082) ;       INPUTS: None.
                                        (0083) ;      RETURNS: Nothing.
                                        (0084) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                        (0085) ;               modified as may the Page Pointer registers!
                                        (0086) ;               In the large memory model currently only the page
                                        (0087) ;               pointer registers listed below are modified.  This does
                                        (0088) ;               not guarantee that in future implementations of this
                                        (0089) ;               function other page pointer registers will not be
                                        (0090) ;               modified.
                                        (0091) ;          
                                        (0092) ;               Page Pointer Registers Modified: 
                                        (0093) ;               CUR_PP
                                        (0094) ;
                                        (0095) _LoadConfig_i2c_slave:
                                        (0096)  LoadConfig_i2c_slave:
                                        (0097)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0098) 
0340: 10       PUSH  X                  (0099) 	push	x
0341: 70 EF    AND   F,0xEF             
                                        (0100)     M8C_SetBank0                    ; Force bank 0
0343: 50 00    MOV   A,0x0              (0101)     mov     a, 0                    ; Specify bank 0
0345: 67       ASR   A                  (0102)     asr     a                       ; Store in carry flag
                                        (0103)                                     ; Load bank 0 table:
0346: 50 01    MOV   A,0x1              (0104)     mov     A, >LoadConfigTBL_i2c_slave_Bank0
0348: 57 B5    MOV   X,0xB5             (0105)     mov     X, <LoadConfigTBL_i2c_slave_Bank0
034A: 7C 03 5B LCALL 0x035B             (0106)     lcall   LoadConfig              ; Load the bank 0 values
                                        (0107) 
034D: 50 01    MOV   A,0x1              (0108)     mov     a, 1                    ; Specify bank 1
034F: 67       ASR   A                  (0109)     asr     a                       ; Store in carry flag
                                        (0110)                                     ; Load bank 1 table:
0350: 50 02    MOV   A,0x2              (0111)     mov     A, >LoadConfigTBL_i2c_slave_Bank1
0352: 57 04    MOV   X,0x4              (0112)     mov     X, <LoadConfigTBL_i2c_slave_Bank1
0354: 7C 03 5B LCALL 0x035B             (0113)     lcall   LoadConfig              ; Load the bank 1 values
0357: 70 EF    AND   F,0xEF             
                                        (0114) 
                                        (0115)     M8C_SetBank0                    ; Force return to bank 0
0359: 20       POP   X                  (0116) 	pop		x
                                        (0117) 
                                        (0118)     RAM_EPILOGUE RAM_USE_CLASS_4
035A: 7F       RET                      (0119)     ret
                                        (0120) 
                                        (0121) 
                                        (0122) 
                                        (0123) 
                                        (0124) ;---------------------------------------------------------------------------
                                        (0125) ; LoadConfig - Set IO registers as specified in ROM table of (address,value)
                                        (0126) ;              pairs. Terminate on address=0xFF.
                                        (0127) ;
                                        (0128) ;  INPUTS:  [A,X] points to the table to be loaded
                                        (0129) ;           Flag Register Carry bit encodes the Register Bank
                                        (0130) ;           (Carry=0 => Bank 0; Carry=1 => Bank 1)
                                        (0131) ;
                                        (0132) ;  RETURNS: nothing.
                                        (0133) ;
                                        (0134) ;  STACK FRAME:  X-4 I/O Bank 0/1 indicator
                                        (0135) ;                X-3 Temporary store for register address
                                        (0136) ;                X-2 LSB of config table address
                                        (0137) ;                X-1 MSB of config table address
                                        (0138) ;
                                        (0139) LoadConfig:
                                        (0140)     RAM_PROLOGUE RAM_USE_CLASS_2
035B: 38 02    ADD   SP,0x2             (0141)     add     SP, 2                   ; Set up local vars
035D: 10       PUSH  X                  (0142)     push    X                       ; Save config table address on stack
035E: 08       PUSH  A                  (0143)     push    A
035F: 4F       MOV   X,SP               (0144)     mov     X, SP
0360: 56 FC 00 MOV   [X-4],0x0          (0145)     mov     [X-4], 0                ; Set default Destination to Bank 0
0363: D0 04    JNC   0x0368             (0146)     jnc     .BankSelectSaved        ; Carry says Bank 0 is OK
0365: 56 FC 01 MOV   [X-4],0x1          (0147)     mov     [X-4], 1                ; No Carry: default to Bank 1
                                        (0148) .BankSelectSaved:
0368: 18       POP   A                  (0149)     pop     A
0369: 20       POP   X                  (0150)     pop     X
036A: 70 EF    AND   F,0xEF             
036C: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0151) 
                                        (0152) LoadConfigLp:
                                        (0153)     M8C_SetBank0                    ; Switch to bank 0
                                        (0154)     M8C_ClearWDT                    ; Clear the watchdog for long inits
036F: 10       PUSH  X                  (0155)     push    X                       ; Preserve the config table address
0370: 08       PUSH  A                  (0156)     push    A
0371: 28       ROMX                     (0157)     romx                            ; Load register address from table
0372: 39 FF    CMP   A,0xFF             (0158)     cmp     A, END_CONFIG_TABLE     ; End of table?
0374: A0 1F    JZ    0x0394             (0159)     jz      EndLoadConfig           ;   Yes, go wrap it up
0376: 4F       MOV   X,SP               (0160)     mov     X, SP                   ;
0377: 48 FC 01 TST   [X-4],0x1          (0161)     tst     [X-4], 1                ; Loading IO Bank 1?
037A: A0 03    JZ    0x037E             (0162)     jz      .IOBankNowSet           ;    No, Bank 0 is fine
037C: 71 10    OR    F,0x10             
                                        (0163)     M8C_SetBank1                    ;   Yes, switch to Bank 1
                                        (0164) .IOBankNowSet:
037E: 54 FD    MOV   [X-3],A            (0165)     mov     [X-3], A                ; Stash the register address
0380: 18       POP   A                  (0166)     pop     A                       ; Retrieve the table address
0381: 20       POP   X                  (0167)     pop     X
0382: 75       INC   X                  (0168)     inc     X                       ; Advance to the data byte
0383: 09 00    ADC   A,0x0              (0169)     adc     A, 0
0385: 10       PUSH  X                  (0170)     push    X                       ; Save the config table address again
0386: 08       PUSH  A                  (0171)     push    A
0387: 28       ROMX                     (0172)     romx                            ; load config data from the table
0388: 4F       MOV   X,SP               (0173)     mov     X, SP                   ; retrieve the register address
0389: 59 FD    MOV   X,[X-3]            (0174)     mov     X, [X-3]
038B: 61 00    MOV   REG[X+0x0],A       (0175)     mov     reg[X], A               ; Configure the register
038D: 18       POP   A                  (0176)     pop     A                       ; retrieve the table address
038E: 20       POP   X                  (0177)     pop     X
038F: 75       INC   X                  (0178)     inc     X                       ; advance to next table entry
0390: 09 00    ADC   A,0x0              (0179)     adc     A, 0
0392: 8F D7    JMP   0x036A             (0180)     jmp     LoadConfigLp            ; loop to configure another register
                                        (0181) EndLoadConfig:
0394: 38 FC    ADD   SP,0xFC            (0182)     add     SP, -4
0396: 70 3F    AND   F,0x3F             
0398: 71 C0    OR    F,0xC0             
                                        (0183)     RAM_EPILOGUE RAM_USE_CLASS_2
039A: 7F       RET                      (0184)     ret
                                        (0185) 
                                        (0186) AREA InterruptRAM(ram, rel)
                                        (0187) 
                                        (0188) NO_SHADOW:
                                        (0189) _NO_SHADOW:
                                        (0190) ; write only register shadows
                                        (0191) _Port_2_Data_SHADE:
                                        (0192) Port_2_Data_SHADE:	BLK	1
                                        (0193) _Port_2_DriveMode_0_SHADE:
                                        (0194) Port_2_DriveMode_0_SHADE:	BLK	1
                                        (0195) _Port_2_DriveMode_1_SHADE:
                                        (0196) Port_2_DriveMode_1_SHADE:	BLK	1
                                        (0197) 
FILE: lib\lcd.asm                       (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   LCD.asm
                                        (0004) ;;  Version: 1.60, Updated on 2012/3/2 at 9:14:48
                                        (0005) ;;  Generated by PSoC Designer 5.2.2551
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: LCD User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;; This set of functions is written for the common 2 and 4 line
                                        (0010) ;; LCDs that use the Hitachi HD44780A controller.
                                        (0011) ;;
                                        (0012) ;;  LCD connections to PSoC port
                                        (0013) ;;
                                        (0014) ;;    PX.0 ==> LCD D4
                                        (0015) ;;    PX.1 ==> LCD D5
                                        (0016) ;;    PX.2 ==> LCD D6
                                        (0017) ;;    PX.3 ==> LCD D7
                                        (0018) ;;    PX.4 ==> LCD E
                                        (0019) ;;    PX.5 ==> LCD RS
                                        (0020) ;;    PX.6 ==> LCD R/W
                                        (0021) ;;
                                        (0022) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0023) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0024) ;;        This means it is the caller's responsibility to preserve any values
                                        (0025) ;;        in the X and A registers that are still needed after the API functions
                                        (0026) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0027) ;;        responsibility to preserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0028) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0029) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0030) ;;-----------------------------------------------------------------------------
                                        (0031) ;;  Copyright (c) Cypress Semiconductor 2012. All Rights Reserved.
                                        (0032) ;;*****************************************************************************
                                        (0033) ;;*****************************************************************************
                                        (0034) 
                                        (0035) include "m8c.inc"
                                        (0036) include "memory.inc"
                                        (0037) include "LCD.inc"
                                        (0038) 
                                        (0039) ;-----------------------------------------------
                                        (0040) ;  Global Symbols
                                        (0041) ;-----------------------------------------------
                                        (0042) 
                                        (0043) export   LCD_Start
                                        (0044) export  _LCD_Start
                                        (0045) export   LCD_Init
                                        (0046) export  _LCD_Init
                                        (0047) 
                                        (0048) export   LCD_WriteData
                                        (0049) export  _LCD_WriteData
                                        (0050) 
                                        (0051) export   LCD_Control
                                        (0052) export  _LCD_Control
                                        (0053) 
                                        (0054) export  LCD_PrString
                                        (0055) export _LCD_PrString
                                        (0056) 
                                        (0057) export  LCD_PrCString
                                        (0058) export _LCD_PrCString
                                        (0059) 
                                        (0060) export  LCD_Position
                                        (0061) export _LCD_Position
                                        (0062) 
                                        (0063) export  LCD_PrHexByte
                                        (0064) export _LCD_PrHexByte
                                        (0065) 
                                        (0066) export  LCD_PrHexInt
                                        (0067) export _LCD_PrHexInt
                                        (0068) 
                                        (0069) export  LCD_Delay50uTimes
                                        (0070) export _LCD_Delay50uTimes
                                        (0071) 
                                        (0072) export  LCD_Delay50u
                                        (0073) export _LCD_Delay50u
                                        (0074) 
                                        (0075) ;-----------------------------------------------
                                        (0076) ; If bargraph functions not required, don't
                                        (0077) ; export the function names.
                                        (0078) ;-----------------------------------------------
                                        (0079) 
                                        (0080) IF (LCD_BARGRAPH_ENABLE)
                                        (0081) export  LCD_InitBG
                                        (0082) export _LCD_InitBG
                                        (0083) 
                                        (0084) export  LCD_InitVBG
                                        (0085) export _LCD_InitVBG
                                        (0086) 
                                        (0087) ; NOTE: The two functions,
                                        (0088) ;
                                        (0089) ;    LCD_DrawVBG and
                                        (0090) ;    LCD_DrawBG
                                        (0091) ;
                                        (0092) ; are implemented using both fastcall16 and legacy fastcall16 because they
                                        (0093) ; fall into a special and rare case where the calling sequences specified
                                        (0094) ; by the two disciplines are incompatible. The fastcall16 versions are
                                        (0095) ; provided for both C and Assembly users in all memory models. The legacy
                                        (0096) ; fastcall16 versions are provided only to support existing small memory
                                        (0097) ; model assembly language code---they do not work in the large memory
                                        (0098) ; model.
                                        (0099) ;
                                        (0100) ; ** The legacy fastcall16 versions are provided on a temporary basis to
                                        (0101) ; ** ease the transition to the 4.2 release of PSoC Designer. Their use is
                                        (0102) ; ** deprecated and their status is "No Further Maintenance".
                                        (0103) ;
                                        (0104) ; The fastcall16 versions of these functions are distinguished by a
                                        (0105) ; leading underscore in the name. The legacy fastcall16 names (which appear
                                        (0106) ; in this comment) do not have the leading underscore. Details on the
                                        (0107) ; calling sequence to be used for fastcall16 are given in the user module
                                        (0108) ; datasheet.
                                        (0109) ;
                                        (0110) ; Fastcall16 versions:
                                        (0111) export _LCD_DrawVBG
                                        (0112) export _LCD_DrawBG
                                        (0113) 
                                        (0114) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0115) ; Legacy Fastcall versions:
                                        (0116) export  LCD_DrawVBG
                                        (0117) export  LCD_DrawBG
                                        (0118) ENDIF  ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0119) 
                                        (0120) ENDIF  ; BARGRAPH_ENABLE
                                        (0121) 
                                        (0122) ;
                                        (0123) ; The following functions are deprecated and will be eliminated in a future
                                        (0124) ; version of PSoC Designer.
                                        (0125) ;
                                        (0126) export   LCD_Write_Data
                                        (0127) export  _LCD_Write_Data
                                        (0128) 
                                        (0129) 
                                        (0130) ;-----------------------------------------------
                                        (0131) ;  EQUATES
                                        (0132) ;-----------------------------------------------
                                        (0133) 
                                        (0134) LCD_Port:           equ    PRT2DR
                                        (0135) LCD_PortMode0:      equ    PRT2DM0
                                        (0136) LCD_PortMode1:      equ    PRT2DM1
                                        (0137) 
                                        (0138) LCD_E:              equ    10h
                                        (0139) LCD_RW:             equ    40h
                                        (0140) LCD_RS:             equ    20h
                                        (0141) 
                                        (0142) LCD_DATA_MASK:      equ    0Fh
                                        (0143) LCD_READY_BIT:      equ    08h
                                        (0144) 
                                        (0145) LCD_DATA_READ:      equ    ( LCD_E | LCD_RW | LCD_RS )
                                        (0146) LCD_CNTL_READ:      equ    ( LCD_E | LCD_RW )
                                        (0147) LCD_PORT_WRITE:     equ    7Fh
                                        (0148) LCD_PORT_MASK:      equ    7Fh
                                        (0149) 
                                        (0150) LCD_DISP_INC:       equ    03h
                                        (0151) LCD_DISP_OFF:       equ    08h
                                        (0152) LCD_DISP_ON:        equ    0Ch
                                        (0153) LCD_4BIT_2LINE:     equ    2Ch
                                        (0154) 
                                        (0155) 
                                        (0156) ;-----------------------------------------------
                                        (0157) ;      Bargraph definitions
                                        (0158) ;-----------------------------------------------
                                        (0159) 
                                        (0160) LCD_BG_CHAR_WIDTH:  equ    16     ; 16 characters in width
                                        (0161) LCD_BG_SEG_WIDTH:   equ    80     ; 16 * 5 = 80
                                        (0162) LCD_BG_COL_START:   equ     0     ; Always start in the left most column
                                        (0163) 
                                        (0164)                                   ; Offsets for 2x16, 2x20, 4x20
                                        (0165)                                   ; Change these values for a custom LCD
                                        (0166) 
                                        (0167) LCD_ROW1_OFFSET:    equ    80h    ; Address/command offset for row 1
                                        (0168) LCD_ROW2_OFFSET:    equ    C0h    ; Address/command offset for row 2
                                        (0169) LCD_ROW3_OFFSET:    equ    90h    ; Address/command offset for row 1
                                        (0170) LCD_ROW4_OFFSET:    equ    D0h    ; Address/command offset for row 2
                                        (0171) 
                                        (0172) LCD_BG_ROW1_OFFSET: equ    80h    ; Address/command offset for row 1
                                        (0173) LCD_BG_ROW2_OFFSET: equ    C0h    ; Address/command offset for row 2
                                        (0174) 
                                        (0175) LCD_CG_RAM_OFFSET:  equ    40h    ; Offset to character RAM
                                        (0176) 
                                        (0177) AREA UserModules (ROM, REL)
                                        (0178) 
                                        (0179) .SECTION
                                        (0180) ;-----------------------------------------------------------------------------
                                        (0181) ;  FUNCTION NAME: LCD_PrCString
                                        (0182) ;
                                        (0183) ;  DESCRIPTION:
                                        (0184) ;    Print constant (ROM) string to LCD
                                        (0185) ;-----------------------------------------------------------------------------
                                        (0186) ;
                                        (0187) ;  ARGUMENTS:
                                        (0188) ;     A:X  Pointer to String
                                        (0189) ;          A contains MSB of string address
                                        (0190) ;          X contains LSB of string address
                                        (0191) ;
                                        (0192) ;  RETURNS:  none
                                        (0193) ;
                                        (0194) ;  SIDE EFFECTS:
                                        (0195) ;    The A and X registers may be modified by this or future implementations
                                        (0196) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0197) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0198) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0199) ;    functions.
                                        (0200) ;          
                                        (0201) ;    Currently only the page pointer registers listed below are modified: 
                                        (0202) ;          CUR_PP
                                        (0203) ;
                                        (0204)  LCD_PrCString:
                                        (0205) _LCD_PrCString:
                                        (0206)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0207)  .Loop_PrCString:
039B: 08       PUSH  A                  (0208)     push  A                            ; Store ROM pointer
039C: 10       PUSH  X                  (0209)     push  X
039D: 28       ROMX                     (0210)     romx                               ; Get character from ROM
039E: B0 04    JNZ   0x03A3             (0211)     jnz   .LCD_PrCString_WR            ; print character and advance pointer
03A0: 20       POP   X                  (0212)     pop   X                            ; Restore the stack
03A1: 18       POP   A                  (0213)     pop   A
                                        (0214)     RAM_EPILOGUE RAM_USE_CLASS_1
03A2: 7F       RET                      (0215)     ret                                ; Return
                                        (0216) 
                                        (0217) .LCD_PrCString_WR:
03A3: 90 44    CALL  LCD_WriteData|LCD_Write_Data|_LCD_Write_Data|_LCD_WriteData(0218)     call  LCD_WriteData                ; Write data to LCD
03A5: 20       POP   X                  (0219)     pop   X                            ; Get ROM pointer
03A6: 18       POP   A                  (0220)     pop   A
03A7: 75       INC   X                  (0221)     inc   X                            ; Inc LSB of pointer
03A8: DF F2    JNC   _LCD_PrCString     (0222)     jnc   .Loop_PrCString
03AA: 74       INC   A                  (0223)     inc   A                            ; Inc MSB of pointer if LSB overflow
03AB: 8F EF    JMP   _LCD_PrCString     (0224)     jmp   .Loop_PrCString
                                        (0225) 
                                        (0226) .ENDSECTION
                                        (0227) 
                                        (0228) ;-----------------------------------------------------------------------------
                                        (0229) ;  FUNCTION NAME: LCD_PrHexByte
                                        (0230) ;
                                        (0231) ;  DESCRIPTION:
                                        (0232) ;     Print a byte in Hex (two characters) to current LCD position
                                        (0233) ;
                                        (0234) ;-----------------------------------------------------------------------------
                                        (0235) ;
                                        (0236) ;  ARGUMENTS:
                                        (0237) ;     A  => (BYTE) Data/char to be printed
                                        (0238) ;
                                        (0239) ;  RETURNS: none
                                        (0240) ;
                                        (0241) ;  SIDE EFFECTS:
                                        (0242) ;    The A and X registers may be modified by this or future implementations
                                        (0243) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0244) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0245) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0246) ;    functions.
                                        (0247) ;          
                                        (0248) ;    Currently only the page pointer registers listed below are modified: 
                                        (0249) ;          CUR_PP
                                        (0250) ;
                                        (0251) .LITERAL
                                        (0252) LCD_HEX_STR::
                                        (0253)      DS    "0123456789ABCDEF"
                                        (0254) .ENDLITERAL
                                        (0255) .SECTION
                                        (0256) 
                                        (0257)  LCD_PrHexByte:
                                        (0258) _LCD_PrHexByte:
                                        (0259)     RAM_PROLOGUE RAM_USE_CLASS_1
03BD: 08       PUSH  A                  (0260)     push  A                            ; Save lower nibble
03BE: 67       ASR   A                  (0261)     asr   A                            ; Shift high nibble to right
03BF: 67       ASR   A                  (0262)     asr   A
03C0: 67       ASR   A                  (0263)     asr   A
03C1: 67       ASR   A                  (0264)     asr   A
03C2: 21 0F    AND   A,0xF              (0265)     and   A,0Fh                        ; Mask off nibble
03C4: FF E7    INDEX LCD_HEX_STR        (0266)     index LCD_HEX_STR                  ; Get Hex value
03C6: 90 21    CALL  LCD_WriteData|LCD_Write_Data|_LCD_Write_Data|_LCD_WriteData(0267)     call  LCD_WriteData                ; Write data to screen
03C8: 18       POP   A                  (0268)     pop   A                            ; Restore value
03C9: 21 0F    AND   A,0xF              (0269)     and   A,0Fh                        ; Mask off lower nibble
03CB: FF E0    INDEX LCD_HEX_STR        (0270)     index LCD_HEX_STR                  ; Get Hex value
03CD: 90 1A    CALL  LCD_WriteData|LCD_Write_Data|_LCD_Write_Data|_LCD_WriteData(0271)     call  LCD_WriteData                ; Write data to screen
                                        (0272)     RAM_EPILOGUE RAM_USE_CLASS_1
03CF: 7F       RET                      (0273)     ret
                                        (0274) .ENDSECTION
                                        (0275) 
                                        (0276) .SECTION
                                        (0277) ;-----------------------------------------------------------------------------
                                        (0278) ;  FUNCTION NAME: LCD_PrHexInt
                                        (0279) ;
                                        (0280) ;  DESCRIPTION:
                                        (0281) ;     Print an Int in Hex (four characters) to current LCD position
                                        (0282) ;
                                        (0283) ;-----------------------------------------------------------------------------
                                        (0284) ;
                                        (0285) ;  ARGUMENTS:
                                        (0286) ;     A:X Integer value
                                        (0287) ;         A  contains LSB of Int
                                        (0288) ;         X  contains MSB of Int
                                        (0289) ;
                                        (0290) ;  RETURNS: none
                                        (0291) ;
                                        (0292) ;  SIDE EFFECTS:
                                        (0293) ;    The A and X registers may be modified by this or future implementations
                                        (0294) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0295) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0296) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0297) ;    functions.
                                        (0298) ;          
                                        (0299) ;    Currently only the page pointer registers listed below are modified: 
                                        (0300) ;          CUR_PP
                                        (0301) ;
                                        (0302)  LCD_PrHexInt:
                                        (0303) _LCD_PrHexInt:
                                        (0304)     RAM_PROLOGUE RAM_USE_CLASS_1
03D0: 4B       SWAP  A,X                (0305)     swap  A,X
03D1: 9F EA    CALL  _LCD_PrHexByte     (0306)     call  LCD_PrHexByte                ; Print MSB
03D3: 5B       MOV   A,X                (0307)     mov   A,X                          ; Move LSB into position
03D4: 9F E7    CALL  _LCD_PrHexByte     (0308)     call  LCD_PrHexByte                ; Print LSB
                                        (0309)     RAM_EPILOGUE RAM_USE_CLASS_1
03D6: 7F       RET                      (0310)     ret
03D7: 70 BF    AND   F,0xBF             
03D9: 60 D3    MOV   REG[0xD3],A        
                                        (0311) .ENDSECTION
                                        (0312) 
                                        (0313) .SECTION
                                        (0314) ;-----------------------------------------------------------------------------
                                        (0315) ;  FUNCTION NAME: LCD_PrString
                                        (0316) ;
                                        (0317) ;  DESCRIPTION:
                                        (0318) ;     Print (RAM) ASCII string to LCD
                                        (0319) ;
                                        (0320) ;-----------------------------------------------------------------------------
                                        (0321) ;
                                        (0322) ;  ARGUMENTS:
                                        (0323) ;     A:X contains pointer to string
                                        (0324) ;         X  contains LSB of string pointer
                                        (0325) ;         A  contains MSB or page of string pointer (not used at this time)
                                        (0326) ;
                                        (0327) ;  RETURNS:
                                        (0328) ;
                                        (0329) ;  SIDE EFFECTS:
                                        (0330) ;    The A and X registers may be modified by this or future implementations
                                        (0331) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0332) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0333) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0334) ;    functions.
                                        (0335) ;          
                                        (0336) ;    Currently only the page pointer registers listed below are modified: 
                                        (0337) ;          CUR_PP
                                        (0338) ;          IDX_PP
                                        (0339) ;
                                        (0340) ;
                                        (0341)  LCD_PrString:
                                        (0342) _LCD_PrString:
                                        (0343)     RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0344)     RAM_SETPAGE_IDX A
                                        (0345)  .Loop_PrString:
03DB: 52 00    MOV   A,[X+0]            (0346)     mov   A,[X]                        ; Get value pointed to by X
03DD: A0 06    JZ    0x03E4             (0347)     jz    .End_LCD_PrString            ; Check for end of string
                                        (0348)     ;LCD_writeData is known not to modify X so no need to preserve
03DF: 90 08    CALL  LCD_WriteData|LCD_Write_Data|_LCD_Write_Data|_LCD_WriteData(0349)     call  LCD_WriteData                ; Write data to screen
03E1: 75       INC   X                  (0350)     inc   X                            ; Advance pointer to next character
03E2: 8F F8    JMP   0x03DB             (0351)     jmp   .Loop_PrString               ; Go get next character
03E4: 70 3F    AND   F,0x3F             
03E6: 71 C0    OR    F,0xC0             
                                        (0352) .End_LCD_PrString:
                                        (0353)     RAM_EPILOGUE RAM_USE_CLASS_3
03E8: 7F       RET                      (0354)     ret
                                        (0355) .ENDSECTION
                                        (0356) 
                                        (0357) .SECTION
                                        (0358) ;-----------------------------------------------------------------------------
                                        (0359) ;  FUNCTION NAME: LCD_WriteData
                                        (0360) ;
                                        (0361) ;  DESCRIPTION:
                                        (0362) ;     Write a byte to the LCD's data register.
                                        (0363) ;
                                        (0364) ;-----------------------------------------------------------------------------
                                        (0365) ;
                                        (0366) ;  ARGUMENTS:
                                        (0367) ;    A contains byte to be written to LCD data register
                                        (0368) ;
                                        (0369) ;  RETURNS: none
                                        (0370) ;
                                        (0371) ;  SIDE EFFECTS:
                                        (0372) ;    The A and X registers may be modified by this or future implementations
                                        (0373) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0374) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0375) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0376) ;    functions.
                                        (0377) ;          
                                        (0378) ;    Currently only the page pointer registers listed below are modified: 
                                        (0379) ;          CUR_PP
                                        (0380) ;
                                        (0381)  LCD_WriteData:
                                        (0382) _LCD_WriteData:
                                        (0383)  LCD_Write_Data:   ; Do not use
                                        (0384) _LCD_Write_Data:   ; Do not use
                                        (0385)     RAM_PROLOGUE RAM_USE_CLASS_1
03E9: 90 65    CALL  0x0450             (0386)     call  LCD_Check_Ready              ; Make sure controller is ready
                                        (0387)                                        ; A is preserved in LCD_Check_Ready
03EB: 08       PUSH  A                  (0388)     push  A                            ; Save copy of character
03EC: 67       ASR   A                  (0389)     asr   A                            ; Shift high nibble to right
03ED: 67       ASR   A                  (0390)     asr   A
03EE: 67       ASR   A                  (0391)     asr   A
03EF: 67       ASR   A                  (0392)     asr   A
03F0: 21 0F    AND   A,0xF              (0393)     and   A,0Fh                        ; Mask off high nibble
03F2: 90 3B    CALL  0x042F             (0394)     call  LCD_WDATA_Nibble             ; Write Upper nibble
03F4: 18       POP   A                  (0395)     pop   A                            ; Retrieve copy of character
03F5: 21 0F    AND   A,0xF              (0396)     and   A,0Fh                        ; Mask off high nibble
03F7: 40       NOP                      (0397)     nop
03F8: 40       NOP                      (0398)     nop
03F9: 40       NOP                      (0399)     nop
03FA: 90 33    CALL  0x042F             (0400)     call  LCD_WDATA_Nibble   ; Write Lower nibble
                                        (0401)     RAM_EPILOGUE RAM_USE_CLASS_1
03FC: 7F       RET                      (0402)     ret
                                        (0403) .ENDSECTION
                                        (0404) 
                                        (0405) .SECTION
                                        (0406) ;-----------------------------------------------------------------------------
                                        (0407) ;  FUNCTION NAME: LCD_Control
                                        (0408) ;
                                        (0409) ;  DESCRIPTION:
                                        (0410) ;     Write a byte to the LCD's control register.
                                        (0411) ;
                                        (0412) ;-----------------------------------------------------------------------------
                                        (0413) ;
                                        (0414) ;  ARGUMENTS:
                                        (0415) ;     A contains data to be written to LCD control register.
                                        (0416) ;
                                        (0417) ;  RETURNS: none
                                        (0418) ;
                                        (0419) ;  SIDE EFFECTS:
                                        (0420) ;    The A and X registers may be modified by this or future implementations
                                        (0421) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0422) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0423) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0424) ;    functions.
                                        (0425) ;          
                                        (0426) ;    Currently only the page pointer registers listed below are modified: 
                                        (0427) ;          CUR_PP
                                        (0428) ;
                                        (0429)  LCD_Control:
                                        (0430) _LCD_Control:
                                        (0431)     RAM_PROLOGUE RAM_USE_CLASS_1
03FD: 90 51    CALL  0x0450             (0432)     call  LCD_Check_Ready              ; Make sure controller is ready
                                        (0433)                                        ; A is preserved in LCD_Check_Ready
03FF: 08       PUSH  A                  (0434)     push  A                            ; Save copy of byte
0400: 67       ASR   A                  (0435)     asr   A                            ; Shift Upper Nibble to right
0401: 67       ASR   A                  (0436)     asr   A
0402: 67       ASR   A                  (0437)     asr   A
0403: 67       ASR   A                  (0438)     asr   A
0404: 21 0F    AND   A,0xF              (0439)     and   A,0Fh                        ; Mask off, just in case
0406: 90 09    CALL  0x0411             (0440)     call  LCD_WCNTL_Nibble             ; Write high nibble
0408: 18       POP   A                  (0441)     pop   A                            ; Restore copy of byte
0409: 21 0F    AND   A,0xF              (0442)     and   A,0Fh                        ; Mask off high nibble
040B: 40       NOP                      (0443)     nop
040C: 40       NOP                      (0444)     nop
040D: 40       NOP                      (0445)     nop
040E: 90 01    CALL  0x0411             (0446)     call  LCD_WCNTL_Nibble             ; Write Lower nibble
                                        (0447)     RAM_EPILOGUE RAM_USE_CLASS_1
0410: 7F       RET                      (0448)     ret
                                        (0449) .ENDSECTION
                                        (0450) 
                                        (0451) .SECTION
                                        (0452) ;-----------------------------------------------------------------------------
                                        (0453) ;  FUNCTION NAME: LCD_WCNTL_Nibble
                                        (0454) ;
                                        (0455) ;  DESCRIPTION:
                                        (0456) ;     Write a single nibble to the LCD's command register
                                        (0457) ;
                                        (0458) ;-----------------------------------------------------------------------------
                                        (0459) ;
                                        (0460) ;  ARGUMENTS:
                                        (0461) ;     A[3:0]   Contains Nibble to be written to command register
                                        (0462) ;
                                        (0463) ;  RETURNS: none
                                        (0464) ;
                                        (0465) ;  SIDE EFFECTS:
                                        (0466) ;    The A and X registers may be modified by this or future implementations
                                        (0467) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0468) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0469) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0470) ;    functions.
                                        (0471) ;          
                                        (0472) ;    Currently only the page pointer registers listed below are modified: 
                                        (0473) ;          CUR_PP
                                        (0474) ;
                                        (0475)  LCD_WCNTL_Nibble:
                                        (0476)     RAM_PROLOGUE RAM_USE_CLASS_4
0411: 08       PUSH  A                  (0477)     push  A
0412: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0478)     RAM_SETPAGE_CUR >Port_2_Data_SHADE           ; Set CUR_PP to LCD variable address
0415: 26 00 80 AND   [0x0],0x80         (0479)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK
0418: 51 00    MOV   A,[0x0]            (0480)     mov   A,[Port_2_Data_SHADE]
041A: 60 08    MOV   REG[0x8],A         (0481)     mov   reg[LCD_Port],A                        ; Reset control lines
                                        (0482) 
041C: 18       POP   A                  (0483)     pop   A
041D: 21 0F    AND   A,0xF              (0484)     and   A,LCD_DATA_MASK                        ; Make sure no bogus data in MSN
041F: 29 10    OR    A,0x10             (0485)     or    A,LCD_E                                ; Bring "E" Enable line high
0421: 2A 00    OR    A,[0x0]            (0486)     or    A,[Port_2_Data_SHADE]                  ; OR in bit 7 just
0423: 60 08    MOV   REG[0x8],A         (0487)     mov   reg[LCD_Port], A                       ; Write data
0425: 53 00    MOV   [0x0],A            (0488)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
0427: 40       NOP                      (0489)     nop
0428: 21 8F    AND   A,0x8F             (0490)     and   A,(~LCD_PORT_MASK|LCD_DATA_MASK)       ; Disable E signal and leave data on bus.
042A: 53 00    MOV   [0x0],A            (0491)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
042C: 60 08    MOV   REG[0x8],A         (0492)     mov   reg[LCD_Port],A
                                        (0493)     RAM_EPILOGUE RAM_USE_CLASS_4
042E: 7F       RET                      (0494)     ret
                                        (0495) .ENDSECTION
                                        (0496) 
                                        (0497) .SECTION
                                        (0498) ;-----------------------------------------------------------------------------
                                        (0499) ;  FUNCTION NAME: LCD_WDATA_Nibble
                                        (0500) ;
                                        (0501) ;  DESCRIPTION:
                                        (0502) ;     Write a single nibble to the LCD's DATA register
                                        (0503) ;
                                        (0504) ;-----------------------------------------------------------------------------
                                        (0505) ;
                                        (0506) ;  ARGUMENTS:
                                        (0507) ;     A[3:0]   Contains Nibble to be written to data register
                                        (0508) ;
                                        (0509) ;  RETURNS: none
                                        (0510) ;
                                        (0511) ;  SIDE EFFECTS:
                                        (0512) ;    The A and X registers may be modified by this or future implementations
                                        (0513) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0514) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0515) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0516) ;    functions.
                                        (0517) ;          
                                        (0518) ;    Currently only the page pointer registers listed below are modified: 
                                        (0519) ;          CUR_PP
                                        (0520) ;
                                        (0521) LCD_WDATA_Nibble:
                                        (0522)     RAM_PROLOGUE RAM_USE_CLASS_4
042F: 08       PUSH  A                  (0523)     push  A
0430: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0524)     RAM_SETPAGE_CUR >Port_2_Data_SHADE          ; Set CUR_PP to LCD variable address
0433: 26 00 80 AND   [0x0],0x80         (0525)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK
0436: 2E 00 20 OR    [0x0],0x20         (0526)     or    [Port_2_Data_SHADE],LCD_RS                  ; Raise RS to signify a Data Write
0439: 51 00    MOV   A,[0x0]            (0527)     mov   A,[Port_2_Data_SHADE]
043B: 60 08    MOV   REG[0x8],A         (0528)     mov   reg[LCD_Port],A
                                        (0529) 
043D: 18       POP   A                  (0530)     pop   A
043E: 21 0F    AND   A,0xF              (0531)     and   A,LCD_DATA_MASK                             ; Make sure no bogus data in A[7:4]
0440: 29 30    OR    A,0x30             (0532)     or    A,(LCD_E | LCD_RS)                          ; Bring "E" Enable line high
0442: 2A 00    OR    A,[0x0]            (0533)     or    A,[Port_2_Data_SHADE]                       ; Keep shadow in sync
0444: 60 08    MOV   REG[0x8],A         (0534)     mov   reg[LCD_Port], A                            ; Write data
0446: 53 00    MOV   [0x0],A            (0535)     mov   [Port_2_Data_SHADE],A                       ; Keep shadow in sync
0448: 40       NOP                      (0536)     NOP
0449: 21 AF    AND   A,0xAF             (0537)     and   A,(~LCD_PORT_MASK|LCD_DATA_MASK|LCD_RS)     ; Disable E signal and leave Data on bus
044B: 53 00    MOV   [0x0],A            (0538)     mov   [Port_2_Data_SHADE],A                       ; keep shadow in sync
044D: 60 08    MOV   REG[0x8],A         (0539)     mov   reg[LCD_Port],A
                                        (0540)     RAM_EPILOGUE RAM_USE_CLASS_4
044F: 7F       RET                      (0541)     ret
                                        (0542) .ENDSECTION
                                        (0543) 
                                        (0544) .SECTION
                                        (0545) ;-----------------------------------------------------------------------------
                                        (0546) ;  FUNCTION NAME: LCD_Check_Ready
                                        (0547) ;
                                        (0548) ;  DESCRIPTION:
                                        (0549) ;     Wait until LCD has completed last command.
                                        (0550) ;
                                        (0551) ;-----------------------------------------------------------------------------
                                        (0552) ;
                                        (0553) ;  ARGUMENTS: none
                                        (0554) ;
                                        (0555) ;  RETURNS: none
                                        (0556) ;
                                        (0557) ;  SIDE EFFECTS:
                                        (0558) ;    The A and X registers may be modified by this or future implementations
                                        (0559) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0560) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0561) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0562) ;    functions.
                                        (0563) ;          
                                        (0564) ;    Currently only the page pointer registers listed below are modified: 
                                        (0565) ;          CUR_PP
                                        (0566) ;
                                        (0567) ;     If LCD is not present, this routine may never return.
                                        (0568) ;
                                        (0569) LCD_Check_Ready:
                                        (0570)     RAM_PROLOGUE RAM_USE_CLASS_4
0450: 08       PUSH  A                  (0571)     push  A                                           ; Save Accumulator
0451: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0572)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                ; Set CUR_PP to LCD variable address
0454: 26 00 80 AND   [0x0],0x80         (0573)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK          ; Mask of all LCD bits
0457: 51 00    MOV   A,[0x0]            (0574)     mov   A,[Port_2_Data_SHADE]
0459: 60 08    MOV   REG[0x8],A         (0575)     mov   reg[LCD_Port],A                             ; Zero LCD port bits
                                        (0576) 
045B: 26 01 F0 AND   [0x1],0xF0         (0577)     and   [Port_2_DriveMode_0_SHADE],~LCD_DATA_MASK   ; Clear out LCD mode bits.
045E: 51 01    MOV   A,[0x1]            (0578)     mov   A,[Port_2_DriveMode_0_SHADE]
0460: 71 10    OR    F,0x10             
                                        (0579)     M8C_SetBank1                                      ; Change port mode to read status
0462: 60 08    MOV   REG[0x8],A         (0580)     mov   reg[LCD_PortMode0],A                        ; Setup LCD Port for reading
0464: 70 EF    AND   F,0xEF             
                                        (0581)     M8C_SetBank0
                                        (0582) 
0466: 2E 00 40 OR    [0x0],0x40         (0583)     or    [Port_2_Data_SHADE],LCD_RW                  ; Raise RW to signify Read operation
0469: 51 00    MOV   A,[0x0]            (0584)     mov   A,[Port_2_Data_SHADE]
046B: 60 08    MOV   REG[0x8],A         (0585)     mov   reg[LCD_Port],A
046D: 40       NOP                      (0586)     NOP
                                        (0587) 
046E: 10       PUSH  X                  (0588)     push  X							                            ; Save 'X' register
046F: 57 FF    MOV   X,0xFF             (0589)     mov   X,255                         			            ; 255 Attempts
                                        (0590) 
                                        (0591) .LCD_RDY_LOOP:
0471: 2E 00 50 OR    [0x0],0x50         (0592)     or    [Port_2_Data_SHADE], LCD_CNTL_READ                    ; Raise E to start cycle
0474: 51 00    MOV   A,[0x0]            (0593)     mov   A,[Port_2_Data_SHADE]
0476: 60 08    MOV   REG[0x8],A         (0594)     mov   reg[LCD_Port],A
                                        (0595) 
0478: 40       NOP                      (0596)     nop                                               ; Wait 2 nops to make sure data is ready
0479: 40       NOP                      (0597)     nop
047A: 5D 08    MOV   A,REG[0x8]         (0598)     mov   A,reg[LCD_Port]
                                        (0599) 
                                        (0600) ; The code below is used to work around the async read issue with the ICE with the 
                                        (0601) ; 25/26xxx family of devices.  It will help to eliminate "Invalid memory reference" 
                                        (0602) ; errors.  It is not required when running without the ICE or when using any other 
                                        (0603) ; family besides the 25/26xxx family. If not using the ICE or with any other family
                                        (0604) ; the ICE_PORT_SYNC flag should be set to 0.
                                        (0605) IF(ICE_PORT_SYNC)                          
                                        (0606)     mov   reg[ 0xfa], A                    
                                        (0607)     mov   A, reg[0xfa]                     
                                        (0608) ENDIF   
                                        (0609)                                    
047C: 08       PUSH  A                  (0610)     push  A
047D: 26 00 C0 AND   [0x0],0xC0         (0611)     and   [Port_2_Data_SHADE],(~LCD_PORT_MASK | LCD_RW)         ; Lower E signal
0480: 51 00    MOV   A,[0x0]            (0612)     mov   A,[Port_2_Data_SHADE]
0482: 60 08    MOV   REG[0x8],A         (0613)     mov   reg[LCD_Port],A
                                        (0614) 
0484: 40       NOP                      (0615)     nop                                    ; Add delay for the slowest part and the
0485: 40       NOP                      (0616)     nop                                    ; fastest PSoC
0486: 40       NOP                      (0617)     nop
                                        (0618)                                                                 ; Get the LSBs
0487: 2E 00 50 OR    [0x0],0x50         (0619)     or    [Port_2_Data_SHADE],LCD_CNTL_READ                     ; Raise E to start cycle
048A: 51 00    MOV   A,[0x0]            (0620)     mov   A,[Port_2_Data_SHADE]
048C: 60 08    MOV   REG[0x8],A         (0621)     mov   reg[LCD_Port],A
                                        (0622) 
048E: 40       NOP                      (0623)     nop
048F: 40       NOP                      (0624)     nop
                                        (0625) 
0490: 26 00 C0 AND   [0x0],0xC0         (0626)     and   [Port_2_Data_SHADE],(~LCD_PORT_MASK | LCD_RW)         ; Lower E signal
0493: 51 00    MOV   A,[0x0]            (0627)     mov   A,[Port_2_Data_SHADE]
0495: 60 08    MOV   REG[0x8],A         (0628)     mov   reg[LCD_Port],A
                                        (0629) 
0497: 18       POP   A                  (0630)     pop   A
0498: 21 08    AND   A,0x8              (0631)     and   A,LCD_READY_BIT                                       ; Check busy
                                        (0632) 
049A: A0 04    JZ    0x049F             (0633)     jz    .UNLOCK
049C: 79       DEC   X                  (0634)     dec   X
049D: BF D3    JNZ   0x0471             (0635)     jnz   .LCD_RDY_LOOP                                         ; If LCD still busy, read again for 255 times
                                        (0636) .UNLOCK:
049F: 20       POP   X                  (0637)     pop   X							                            ; Restore 'X' register
                                        (0638) 
04A0: 2E 01 7F OR    [0x1],0x7F         (0639)     or    [Port_2_DriveMode_0_SHADE],LCD_PORT_WRITE   ; Revert Data bit to Write mode
04A3: 51 01    MOV   A,[0x1]            (0640)     mov   A,[Port_2_DriveMode_0_SHADE]
04A5: 71 10    OR    F,0x10             
                                        (0641)     M8C_SetBank1
04A7: 60 08    MOV   REG[0x8],A         (0642)     mov   reg[LCD_PortMode0],A                        ; Setup LCD Port for writing
04A9: 70 EF    AND   F,0xEF             
                                        (0643)     M8C_SetBank0
04AB: 18       POP   A                  (0644)     pop   A
                                        (0645)     RAM_EPILOGUE RAM_USE_CLASS_4                                ; Restore Accumulator
04AC: 7F       RET                      (0646)     ret
04AD: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0647) .ENDSECTION
                                        (0648) 
                                        (0649) .SECTION
                                        (0650) ;-----------------------------------------------------------------------------
                                        (0651) ;  FUNCTION NAME: LCD_Start
                                        (0652) ;  FUNCTION NAME: LCD_Init
                                        (0653) ;
                                        (0654) ;  DESCRIPTION:
                                        (0655) ;     Initialize LCD
                                        (0656) ;
                                        (0657) ;-----------------------------------------------------------------------------
                                        (0658) ;
                                        (0659) ;  ARGUMENTS: none
                                        (0660) ;
                                        (0661) ;  RETURNS: none
                                        (0662) ;
                                        (0663) ;  SIDE EFFECTS:
                                        (0664) ;    The A and X registers may be modified by this or future implementations
                                        (0665) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0666) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0667) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0668) ;    functions.
                                        (0669) ;          
                                        (0670) ;    Currently only the page pointer registers listed below are modified: 
                                        (0671) ;          CUR_PP
                                        (0672) ;
                                        (0673) ;  THEORY of OPERATION or PROCEDURE:
                                        (0674) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0675) ;    This initialization is a bit long, but it should work for
                                        (0676) ;    most 2 and 4 line LCDs.
                                        (0677) ;
                                        (0678)  LCD_Start:
                                        (0679) _LCD_Start:
                                        (0680)  LCD_Init:
                                        (0681) _LCD_Init:
                                        (0682)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0683)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                          ; Set CUR_PP to LCD variable address
                                        (0684) 
04B0: 26 01 80 AND   [0x1],0x80         (0685)     and   [Port_2_DriveMode_0_SHADE],~LCD_PORT_MASK             ; Mask off LCD bits
04B3: 2E 01 7F OR    [0x1],0x7F         (0686)     or    [Port_2_DriveMode_0_SHADE],LCD_PORT_WRITE             ; Set LCD port for writing
04B6: 26 02 80 AND   [0x2],0x80         (0687)     and   [Port_2_DriveMode_1_SHADE],~LCD_PORT_MASK             ; Mask off LCD bits
                                        (0688) 
04B9: 51 01    MOV   A,[0x1]            (0689)     mov   A,[Port_2_DriveMode_0_SHADE]
04BB: 71 10    OR    F,0x10             
                                        (0690)     M8C_SetBank1
04BD: 60 08    MOV   REG[0x8],A         (0691)     mov   reg[LCD_PortMode0],A                                  ; Setup LCD Port for writing
04BF: 51 02    MOV   A,[0x2]            (0692)     mov   A,[Port_2_DriveMode_1_SHADE]
04C1: 60 09    MOV   REG[0x9],A         (0693)     mov   reg[LCD_PortMode1],A
04C3: 70 EF    AND   F,0xEF             
                                        (0694)     M8C_SetBank0
                                        (0695) 
04C5: 50 FA    MOV   A,0xFA             (0696)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
04C7: 90 67    CALL  _LCD_Delay50uTimes (0697)     call  LCD_Delay50uTimes
04C9: 50 FA    MOV   A,0xFA             (0698)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
04CB: 90 63    CALL  _LCD_Delay50uTimes (0699)     call  LCD_Delay50uTimes
                                        (0700) 
04CD: 50 03    MOV   A,0x3              (0701)     mov   A,03h
04CF: 9F 40    CALL  0x0411             (0702)     call  LCD_WCNTL_Nibble
                                        (0703) 
04D1: 50 52    MOV   A,0x52             (0704)     mov   A,82                              ; Delay for 4.1 mSec (82 * 50uSec)
04D3: 90 5B    CALL  _LCD_Delay50uTimes (0705)     call  LCD_Delay50uTimes
                                        (0706) 
04D5: 50 03    MOV   A,0x3              (0707)     mov   A,03h
04D7: 9F 38    CALL  0x0411             (0708)     call  LCD_WCNTL_Nibble
                                        (0709) 
04D9: 90 63    CALL  _LCD_Delay50u      (0710)     call  LCD_Delay50u
04DB: 90 61    CALL  _LCD_Delay50u      (0711)     call  LCD_Delay50u
04DD: 90 5F    CALL  _LCD_Delay50u      (0712)     call  LCD_Delay50u
                                        (0713) 
04DF: 50 03    MOV   A,0x3              (0714)     mov   A,03h
04E1: 9F 2E    CALL  0x0411             (0715)     call  LCD_WCNTL_Nibble
                                        (0716) 
04E3: 50 5A    MOV   A,0x5A             (0717)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
04E5: 90 49    CALL  _LCD_Delay50uTimes (0718)     call  LCD_Delay50uTimes
                                        (0719) 
04E7: 50 02    MOV   A,0x2              (0720)     mov   A,02h
04E9: 9F 26    CALL  0x0411             (0721)     call  LCD_WCNTL_Nibble
                                        (0722) 
04EB: 50 5A    MOV   A,0x5A             (0723)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
04ED: 90 41    CALL  _LCD_Delay50uTimes (0724)     call  LCD_Delay50uTimes
                                        (0725) 
04EF: 50 08    MOV   A,0x8              (0726)     mov   A,08h
04F1: 9F 0A    CALL  _LCD_Control       (0727)     call  LCD_Control
04F3: 50 5A    MOV   A,0x5A             (0728)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
04F5: 90 39    CALL  _LCD_Delay50uTimes (0729)     call  LCD_Delay50uTimes
                                        (0730) 
04F7: 50 01    MOV   A,0x1              (0731)     mov   A,01h
04F9: 9F 02    CALL  _LCD_Control       (0732)     call  LCD_Control
04FB: 50 5A    MOV   A,0x5A             (0733)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
04FD: 90 31    CALL  _LCD_Delay50uTimes (0734)     call  LCD_Delay50uTimes
                                        (0735) 
04FF: 50 06    MOV   A,0x6              (0736)     mov   A,06h
0501: 9E FA    CALL  _LCD_Control       (0737)     call  LCD_Control
                                        (0738) 
0503: 50 0E    MOV   A,0xE              (0739)     mov   A,0Eh
0505: 9E F6    CALL  _LCD_Control       (0740)     call  LCD_Control
                                        (0741) 
0507: 50 2C    MOV   A,0x2C             (0742)     mov   A,LCD_4BIT_2LINE                  ; Setup for 4 bit interface, 2 line
0509: 9E F2    CALL  _LCD_Control       (0743)     call  LCD_Control
                                        (0744) 
050B: 50 08    MOV   A,0x8              (0745)     mov   A,LCD_DISP_OFF
050D: 9E EE    CALL  _LCD_Control       (0746)     call  LCD_Control
                                        (0747) 
050F: 50 0C    MOV   A,0xC              (0748)     mov   A,LCD_DISP_ON
0511: 9E EA    CALL  _LCD_Control       (0749)     call  LCD_Control
                                        (0750) 
0513: 50 03    MOV   A,0x3              (0751)     mov   A,LCD_DISP_INC
0515: 9E E6    CALL  _LCD_Control       (0752)     call  LCD_Control
                                        (0753) 
0517: 50 5A    MOV   A,0x5A             (0754)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0519: 90 15    CALL  _LCD_Delay50uTimes (0755)     call  LCD_Delay50uTimes
                                        (0756)     RAM_EPILOGUE RAM_USE_CLASS_4
051B: 7F       RET                      (0757)     ret
                                        (0758) .ENDSECTION
                                        (0759) 
                                        (0760) ;-----------------------------------------------------------------------------
                                        (0761) ;  FUNCTION NAME: LCD_Position
                                        (0762) ;
                                        (0763) ;  DESCRIPTION:
                                        (0764) ;     Position Cursor at Row and Col location
                                        (0765) ;
                                        (0766) ;-----------------------------------------------------------------------------
                                        (0767) ;
                                        (0768) ;  ARGUMENTS:
                                        (0769) ;     A => Row  0 to 3
                                        (0770) ;     X => Col  0 to 39+
                                        (0771) ;
                                        (0772) ;  RETURNS:  none
                                        (0773) ;
                                        (0774) ;  SIDE EFFECTS:
                                        (0775) ;    The A and X registers may be modified by this or future implementations
                                        (0776) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0777) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0778) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0779) ;    functions.
                                        (0780) ;
                                        (0781) .LITERAL
                                        (0782) LCD_ROW_OFFSET::
                                        (0783)      DB    LCD_ROW1_OFFSET, LCD_ROW2_OFFSET, LCD_ROW3_OFFSET, LCD_ROW4_OFFSET
                                        (0784) .ENDLITERAL
                                        (0785) 
                                        (0786) .SECTION
                                        (0787)  LCD_Position:
                                        (0788) _LCD_Position:
                                        (0789)     RAM_PROLOGUE RAM_USE_CLASS_2
0520: 21 03    AND   A,0x3              (0790)     and   A,03h                        ; Mask off 2 bits for row address 0 to 3
0522: 10       PUSH  X                  (0791)     push  X                            ; Store COL
0523: FF F7    INDEX LCD_ROW_OFFSET     (0792)     index LCD_ROW_OFFSET ; Get ROW memory offset from table
0525: 4F       MOV   X,SP               (0793)     mov   X,SP                         ; Get Stack pointer
0526: 03 FF    ADD   A,[X-1]            (0794)     add   A,[X+(-1)]                   ; Add the COL to the display pointer
0528: 20       POP   X                  (0795)     pop   X
                                        (0796) 
0529: 9E D2    CALL  _LCD_Control       (0797)     call  LCD_Control                  ; Write control byte
052B: 70 3F    AND   F,0x3F             
052D: 71 C0    OR    F,0xC0             
                                        (0798)     RAM_EPILOGUE RAM_USE_CLASS_2
052F: 7F       RET                      (0799)     ret
                                        (0800) .ENDSECTION
                                        (0801) 
                                        (0802) .SECTION
                                        (0803) ;-----------------------------------------------------------------------------
                                        (0804) ;  FUNCTION NAME: LCD_Delay50uTimes
                                        (0805) ;
                                        (0806) ;  DESCRIPTION:
                                        (0807) ;     Delay increments of 50uSeconds
                                        (0808) ;
                                        (0809) ;-----------------------------------------------------------------------------
                                        (0810) ;
                                        (0811) ;  ARGUMENTS:
                                        (0812) ;     A contains the delay multiplier
                                        (0813) ;
                                        (0814) ;  RETURNS:
                                        (0815) ;
                                        (0816) ;  SIDE EFFECTS:
                                        (0817) ;    The A and X registers may be modified by this or future implementations
                                        (0818) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0819) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0820) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0821) ;    functions.
                                        (0822) ;
                                        (0823) ;
                                        (0824)  LCD_Delay50uTimes:
                                        (0825) _LCD_Delay50uTimes:
                                        (0826)     RAM_PROLOGUE RAM_USE_CLASS_1
0530: 90 0C    CALL  _LCD_Delay50u      (0827)     call  LCD_Delay50u
0532: 78       DEC   A                  (0828)     dec   A
0533: BF FC    JNZ   _LCD_Delay50uTimes (0829)     jnz   LCD_Delay50uTimes
                                        (0830)     RAM_EPILOGUE RAM_USE_CLASS_1
0535: 7F       RET                      (0831)     ret
                                        (0832) 
                                        (0833) .ENDSECTION
                                        (0834) 
                                        (0835) ;-----------------------------------------------------------------------------
                                        (0836) ;  FUNCTION NAME: LCD_Delay50u
                                        (0837) ;
                                        (0838) ;  DESCRIPTION:
                                        (0839) ;     Delay 50uSec for any clock frequency from 1.5MHz to 24MHz
                                        (0840) ;     Slower clock frequencies the delay will be;
                                        (0841) ;           1.5
                                        (0842) ;        -------------- * 50uSec
                                        (0843) ;        clock_freq(MHz)
                                        (0844) ;
                                        (0845) ;
                                        (0846) ;-----------------------------------------------------------------------------
                                        (0847) ;
                                        (0848) ;  ARGUMENTS: none
                                        (0849) ;
                                        (0850) ;  RETURNS: none
                                        (0851) ;
                                        (0852) ;  SIDE EFFECTS:
                                        (0853) ;    The A and X registers may be modified by this or future implementations
                                        (0854) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0855) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0856) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0857) ;    functions.
                                        (0858) ;
                                        (0859) ;  THEORY of OPERATION or PROCEDURE:
                                        (0860) ;
                                        (0861) .LITERAL
                                        (0862)  LCD_Delay50u_Table::
                                        (0863)      DB    08h,  19h,   3Ah,   7Ch,   01h,    01h,    01h,   01h
                                        (0864) ;         3MHz, 6MHz, 12MHz, 24MHz, 1.5MHz, 750kHz, 188kHz, 94kHz
                                        (0865) .ENDLITERAL
                                        (0866) .SECTION
                                        (0867) 
                                        (0868)   LCD_Delay50u:
                                        (0869)  _LCD_Delay50u:                        ; [11]  Call
                                        (0870)     RAM_PROLOGUE RAM_USE_CLASS_1
053E: 08       PUSH  A                  (0871)     push  A
053F: 71 10    OR    F,0x10             
                                        (0872)     M8C_SetBank1                         ; [4]
0541: 5D E0    MOV   A,REG[0xE0]        (0873)     mov   A, reg[OSC_CR0]                ; [6] Get delay value
0543: 70 EF    AND   F,0xEF             
                                        (0874)     M8C_SetBank0                         ; [4]
0545: 21 07    AND   A,0x7              (0875)     and   A,07h                          ; [4] Mask off only the clock bits
0547: 39 05    CMP   A,0x5              (0876)     cmp   A,05h
0549: D0 06    JNC   0x0550             (0877)     jnc   .Delay50u_End
054B: FF E9    INDEX LCD_Delay50u_Table (0878)     index LCD_Delay50u_Table ; [13] Get delay value
                                        (0879) .Delay50u_Loop:                          ;
054D: 78       DEC   A                  (0880)     dec   A                              ; [4]
054E: BF FE    JNZ   0x054D             (0881)     jnz   .Delay50u_Loop                 ; [5]
                                        (0882) .Delay50u_End:
0550: 18       POP   A                  (0883)     pop   A
                                        (0884)     RAM_EPILOGUE RAM_USE_CLASS_1
0551: 7F       RET                      (0885)     ret
                                        (0886) .ENDSECTION
                                        (0887) 
                                        (0888) 
                                        (0889) ;-----------------------------------------------------------------------------
                                        (0890) ;      If bargraph is not enabled, the following functions are not required.
                                        (0891) ;-----------------------------------------------------------------------------
                                        (0892) 
                                        (0893) IF (LCD_BARGRAPH_ENABLE)
                                        (0894) 
                                        (0895) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0896) .SECTION
                                        (0897) ;-----------------------------------------------------------------------------
                                        (0898) ;  FUNCTION NAME: LCD_DrawBG
                                        (0899) ;
                                        (0900) ;  DESCRIPTION:
                                        (0901) ;  This legacy fastcall version are provided only to support existing small
                                        (0902) ;  memory model assembly language code---it does not work in the large memory
                                        (0903) ;  model.
                                        (0904) ;
                                        (0905) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (0906) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (0907) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (0908) ;  ** function in assembly you should convert to _LCD_DrawVBG
                                        (0909) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (0910) ;
                                        (0911) ;  Draw a horizontal bargraph on the LCD with the given parameters.  This
                                        (0912) ;  is a legacy function that is intended to support existing Assembly
                                        (0913) ;  language programs that call this function.  This should not be used for
                                        (0914) ;  new code or with Large Memory Model programs.
                                        (0915) ;-----------------------------------------------------------------------------
                                        (0916) ;
                                        (0917) ;  LEGACY FASTCALL ARGUMENTS:
                                        (0918) ;    A    => Starting row for bargraph 0 to 3
                                        (0919) ;   [X]   => Starting Column for bargraph 0 to 39+
                                        (0920) ;   [x-1] => Length of bargraph in chars 1 to 40+
                                        (0921) ;   [X-2] => Position of pointer in segments 5 times Length
                                        (0922) ;
                                        (0923) ;
                                        (0924) ;  RETURNS:  none
                                        (0925) ;
                                        (0926) ;  SIDE EFFECTS:
                                        (0927) ;    The A and X registers may be modified by this or future implementations
                                        (0928) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0929) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0930) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0931) ;    functions.
                                        (0932) ;
                                        (0933) ;    If LCD_Init is not called before this function, the
                                        (0934) ;    bargraph will not be drawn properly.
                                        (0935) ;
                                        (0936) ; Stack offset constants
                                        (0937) BG_COLX:       equ  0                   ; Stack position of Column
                                        (0938) BG_CHAR_LENX:  equ -1                   ; Stack position of Length
                                        (0939) BG_LENGTHX:    equ -2                   ; Stack position of bargraph pointer position
                                        (0940) 
                                        (0941) 
                                        (0942) LCD_DrawBG:
                                        (0943)     push  X
                                        (0944)     mov   X,[X+BG_COLX]                 ; Row in A, Col in X
                                        (0945)     call  LCD_Position                 ; Set cursor position
                                        (0946)     pop   X                             ; Restore pointer
                                        (0947) 
                                        (0948) .LCD_BG_LOOP1X:
                                        (0949)     cmp   [X+BG_LENGTHX],00h            ; Check for past end of BG
                                        (0950)     jnz   .LCD_CHECK1X
                                        (0951)     mov   A,00h                         ; Load empty character
                                        (0952)     jmp   .LCD_BG_DOITX                 ;
                                        (0953) 
                                        (0954) .LCD_CHECK1X:
                                        (0955)     cmp   [X+BG_LENGTHX],06h            ; Check if BG pointer is at this character
                                        (0956)     jnc   .LCD_CHECK2X                  ; Note yet, use full character
                                        (0957)     mov   A,[X+BG_LENGTHX]
                                        (0958)     sub   [X+BG_LENGTHX],A
                                        (0959)     jmp   .LCD_BG_DOITX
                                        (0960) 
                                        (0961) .LCD_CHECK2X:                           ; Put index to full character
                                        (0962)     mov   A, 06h
                                        (0963)     sub   [X+BG_LENGTHX],05h            ; Subtract another 5 positions
                                        (0964) 
                                        (0965) .LCD_BG_DOITX:
                                        (0966)     call  LCD_WriteData                ; Display BG character
                                        (0967) 
                                        (0968)     dec   [X+BG_CHAR_LENX]              ; Dec Char count
                                        (0969)     jnz   .LCD_BG_LOOP1X                ; Do it all over again
                                        (0970)     ret
                                        (0971) .ENDSECTION
                                        (0972) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0973) 
                                        (0974) .SECTION
                                        (0975) ;-----------------------------------------------------------------------------
                                        (0976) ;  FUNCTION NAME: LCD_DrawBG
                                        (0977) ;
                                        (0978) ;  DESCRIPTION:
                                        (0979) ;     Draw a horizontal bargraph on the LCD with the given parameters.
                                        (0980) ;
                                        (0981) ;
                                        (0982) ;-----------------------------------------------------------------------------
                                        (0983) ;
                                        (0984) ;  FASTCALL16 ARGUMENTS:
                                        (0985) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (0986) ;   [SP-4] => Starting Column for bargraph 0 to 39+
                                        (0987) ;   [SP-5] => Length of bargraph in chars 1 to 40+
                                        (0988) ;   [SP-6] => Position of pointer in segments 5 times Length
                                        (0989) ;
                                        (0990) ;
                                        (0991) ;  RETURNS:  none
                                        (0992) ;
                                        (0993) ;  SIDE EFFECTS:
                                        (0994) ;    The A and X registers may be modified by this or future implementations
                                        (0995) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0996) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0997) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0998) ;    functions.
                                        (0999) ;          
                                        (1000) ;    Currently only the page pointer registers listed below are modified: 
                                        (1001) ;          CUR_PP
                                        (1002) ;
                                        (1003) ;    If LCD_Init is not called before this function, the
                                        (1004) ;    bargraph will not be drawn properly.
                                        (1005) ;
                                        (1006) ; Stack offset constants
                                        (1007) BG_ROW:       equ -3
                                        (1008) BG_COL:       equ -4                   ; Stack position of Column
                                        (1009) BG_CHAR_LEN:  equ -5                   ; Stack position of Length
                                        (1010) BG_LENGTH:    equ -6                   ; Stack position of bargraph pointer position
                                        (1011) 
                                        (1012) 
                                        (1013) _LCD_DrawBG:
                                        (1014)     RAM_PROLOGUE RAM_USE_CLASS_2
0552: 4F       MOV   X,SP               (1015)     mov   X, SP
0553: 10       PUSH  X                  (1016)     push  X
0554: 52 FD    MOV   A,[X-3]            (1017)     mov   A,[X+BG_ROW]                 ; Row in A
0556: 59 FC    MOV   X,[X-4]            (1018)     mov   X,[X+BG_COL]                 ; Col in X
0558: 70 3F    AND   F,0x3F             
055A: 71 C0    OR    F,0xC0             
                                        (1019)     RAM_EPILOGUE RAM_USE_CLASS_2
055C: 9F C2    CALL  _LCD_Position      (1020)     call  LCD_Position                 ; Set cursor position
                                        (1021)     RAM_PROLOGUE RAM_USE_CLASS_2
055E: 20       POP   X                  (1022)     pop  X
                                        (1023) 
                                        (1024) .LCD_BG_LOOP1:
055F: 3D FA 00 CMP   [X-6],0x0          (1025)     cmp   [X+BG_LENGTH],00h            ; Check for past end of BG
0562: B0 05    JNZ   0x0568             (1026)     jnz   .LCD_CHECK1
0564: 50 00    MOV   A,0x0              (1027)     mov   A,00h                        ; Load empty character
0566: 80 11    JMP   0x0578             (1028)     jmp   .LCD_BG_DOIT                  ;
                                        (1029) 
                                        (1030) .LCD_CHECK1:
0568: 3D FA 06 CMP   [X-6],0x6          (1031)     cmp   [X+BG_LENGTH],06h            ; Check if BG pointer is at this character
056B: D0 07    JNC   0x0573             (1032)     jnc   .LCD_CHECK2                   ; Note yet, use full character
056D: 52 FA    MOV   A,[X-6]            (1033)     mov   A,[X+BG_LENGTH]
056F: 15 FA    SUB   [X-6],A            (1034)     sub   [X+BG_LENGTH],A
0571: 80 06    JMP   0x0578             (1035)     jmp   .LCD_BG_DOIT
                                        (1036) 
                                        (1037) .LCD_CHECK2:                            ; Put index to full character
0573: 50 06    MOV   A,0x6              (1038)     mov   A, 06h
0575: 17 FA 05 SUB   [X-6],0x5          (1039)     sub   [X+BG_LENGTH],05h            ; Subtract another 5 positions
                                        (1040) 
                                        (1041) .LCD_BG_DOIT:
0578: 9E 6F    CALL  LCD_WriteData|LCD_Write_Data|_LCD_Write_Data|_LCD_WriteData(1042)     call  LCD_WriteData                ; Display BG character
                                        (1043) 
057A: 7B FB    DEC   [X-5]              (1044)     dec   [X+BG_CHAR_LEN]              ; Dec Char count
057C: BF E2    JNZ   0x055F             (1045)     jnz   .LCD_BG_LOOP1                 ; Do it all over again
057E: 70 3F    AND   F,0x3F             
0580: 71 C0    OR    F,0xC0             
                                        (1046)     RAM_EPILOGUE RAM_USE_CLASS_2
0582: 7F       RET                      (1047)     ret
                                        (1048) .ENDSECTION
                                        (1049) 
                                        (1050) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (1051) .SECTION
                                        (1052) ;-----------------------------------------------------------------------------
                                        (1053) ;  FUNCTION NAME: LCD_DrawVBG
                                        (1054) ;
                                        (1055) ;  DESCRIPTION:
                                        (1056) ;  This legacy fastcall version are provided only to support existing small
                                        (1057) ;  memory model assembly language code---it does not work in the large memory
                                        (1058) ;  model.
                                        (1059) ;
                                        (1060) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (1061) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (1062) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (1063) ;  ** function in assembly you should convert to _LCD_DrawVBG
                                        (1064) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (1065) ;
                                        (1066) ;  Draw a vertical bargraph on the LCD with the given parameters. This
                                        (1067) ;  is a legacy function that is intended to support existing Assembly
                                        (1068) ;  language programs that call this function.  This should not be used for
                                        (1069) ;  new code or with Large Memory Model programs.
                                        (1070) ;-----------------------------------------------------------------------------
                                        (1071) ;
                                        (1072) ;  LEGACY FASTCALL ARGUMENTS:
                                        (1073) ;    A    => Starting row for bargraph 0 to 3
                                        (1074) ;   [X]   => Starting Column for bargraph 0 to 40+
                                        (1075) ;   [x-1] => Height of bargraph in chars 1 - 4
                                        (1076) ;   [X-2] => Position of pointer in segments 8 times height
                                        (1077) ;  RETURNS:
                                        (1078) ;
                                        (1079) ;  SIDE EFFECTS:
                                        (1080) ;    The A and X registers may be modified by this or future implementations
                                        (1081) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1082) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1083) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1084) ;    functions.
                                        (1085) ;    
                                        (1086) ;    If LCD_Init is not called before this function, the
                                        (1087) ;    bargraph will not be drawn properly.
                                        (1088) ;
                                        (1089) ; Stack offset constants
                                        (1090) VBG_COLX:            equ  0
                                        (1091) VBG_CHAR_HEIGHTX:    equ -1
                                        (1092) VBG_SEG_HEIGHTX:     equ -2
                                        (1093) 
                                        (1094) LCD_DrawVBG:
                                        (1095) 
                                        (1096)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1097) .VBG_LOOPX:
                                        (1098)     push  A
                                        (1099)     index LCD_ROW_OFFSET  ; Get row offset
                                        (1100)     add   A,[X+VBG_COLX]                ; Add column offset to position
                                        (1101)     call  LCD_Control                  ; Position Cursor
                                        (1102)     cmp   [X+VBG_SEG_HEIGHTX],00h       ; Check for zero segs
                                        (1103)     jnz   .VBG_NZ_SEGX
                                        (1104)     mov   A,' '                        ; Load space character
                                        (1105)     jmp   .VBG_WRITE_CHARX
                                        (1106) .VBG_NZ_SEGX:
                                        (1107)     cmp   [X+VBG_SEG_HEIGHTX],09h       ; Check for full segment
                                        (1108)     jnc   .VBG_FULL_SEGX
                                        (1109)                                         ; Partial segment between 1 and 8
                                        (1110)     mov   A,[X+VBG_SEG_HEIGHTX]
                                        (1111)     dec   A
                                        (1112)     mov   [X+VBG_SEG_HEIGHTX],00h       ; Zero segment height
                                        (1113)     jmp   .VBG_WRITE_CHARX
                                        (1114) 
                                        (1115) .VBG_FULL_SEGX:                          ; Bargaph
                                        (1116)     sub   [X+VBG_SEG_HEIGHTX],08h       ; Subtract full segment
                                        (1117)     mov   A,07h                        ; Load full segment
                                        (1118) 
                                        (1119) .VBG_WRITE_CHARX:                        ; Write character to display
                                        (1120)     call  LCD_WriteData                ; Write value
                                        (1121)     pop   A
                                        (1122)     dec   A
                                        (1123)     dec   [X+VBG_CHAR_HEIGHTX]
                                        (1124)     jnz   .VBG_LOOPX
                                        (1125)     ret
                                        (1126) .ENDSECTION
                                        (1127) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (1128) 
                                        (1129) .SECTION
                                        (1130) ;-----------------------------------------------------------------------------
                                        (1131) ;  FUNCTION NAME: LCD_DrawVBG
                                        (1132) ;
                                        (1133) ;  DESCRIPTION:
                                        (1134) ;     Draw a vertical bargraph on the LCD with the given parameters.
                                        (1135) ;
                                        (1136) ;
                                        (1137) ;-----------------------------------------------------------------------------
                                        (1138) ;
                                        (1139) ;  FASTCALL16 ARGUMENTS:
                                        (1140) ;
                                        (1141) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (1142) ;   [SP-4] => Starting Column for bargraph 0 to 40+
                                        (1143) ;   [SP-5] => Height of bargraph in chars 1 - 4
                                        (1144) ;   [SP-6] => Position of pointer in segments 8 times height
                                        (1145) ;  RETURNS:
                                        (1146) ;
                                        (1147) ;  SIDE EFFECTS:
                                        (1148) ;    The A and X registers may be modified by this or future implementations
                                        (1149) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1150) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1151) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1152) ;    functions.
                                        (1153) ;          
                                        (1154) ;    Currently only the page pointer registers listed below are modified: 
                                        (1155) ;          CUR_PP
                                        (1156) ;
                                        (1157) ;    If LCD_Init is not called before this function, the
                                        (1158) ;    bargraph will not be drawn properly.
                                        (1159) ;
                                        (1160) ; Stack offset constants
                                        (1161) VBG_ROW:        equ -3
                                        (1162) VBG_COL:            equ -4
                                        (1163) VBG_CHAR_HEIGHT:    equ -5
                                        (1164) VBG_SEG_HEIGHT:     equ -6
                                        (1165) 
                                        (1166) _LCD_DrawVBG:
                                        (1167)     RAM_PROLOGUE RAM_USE_CLASS_2
0583: 4F       MOV   X,SP               (1168)     mov   X, SP
0584: 52 FD    MOV   A,[X-3]            (1169)     mov   A, [X+VBG_ROW]
0586: 21 03    AND   A,0x3              (1170)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1171) .VBG_LOOP:
0588: 08       PUSH  A                  (1172)     push  A
0589: FF 91    INDEX LCD_ROW_OFFSET     (1173)     index LCD_ROW_OFFSET  ; Get row offset
058B: 03 FC    ADD   A,[X-4]            (1174)     add   A,[X+VBG_COL]                ; Add column offset to position
058D: 9E 6E    CALL  _LCD_Control       (1175)     call  LCD_Control                  ; Position Cursor
058F: 3D FA 00 CMP   [X-6],0x0          (1176)     cmp   [X+VBG_SEG_HEIGHT],00h       ; Check for zero segs
0592: B0 05    JNZ   0x0598             (1177)     jnz   .VBG_NZ_SEG
0594: 50 20    MOV   A,0x20             (1178)     mov   A,' '                        ; Load space character
0596: 80 13    JMP   0x05AA             (1179)     jmp   .VBG_WRITE_CHAR
                                        (1180) .VBG_NZ_SEG:
0598: 3D FA 09 CMP   [X-6],0x9          (1181)     cmp   [X+VBG_SEG_HEIGHT],09h       ; Check for full segment
059B: D0 09    JNC   0x05A5             (1182)     jnc   .VBG_FULL_SEG
                                        (1183)                                        ; Partial segment between 1 and 8
059D: 52 FA    MOV   A,[X-6]            (1184)     mov   A,[X+VBG_SEG_HEIGHT]
059F: 78       DEC   A                  (1185)     dec   A
05A0: 56 FA 00 MOV   [X-6],0x0          (1186)     mov   [X+VBG_SEG_HEIGHT],00h       ; Zero segment height
05A3: 80 06    JMP   0x05AA             (1187)     jmp   .VBG_WRITE_CHAR
                                        (1188) 
                                        (1189) .VBG_FULL_SEG:                          ; Bargaph
05A5: 17 FA 08 SUB   [X-6],0x8          (1190)     sub   [X+VBG_SEG_HEIGHT],08h       ; Subtract full segment
05A8: 50 07    MOV   A,0x7              (1191)     mov   A,07h                        ; Load full segment
                                        (1192) 
                                        (1193) .VBG_WRITE_CHAR:                        ; Write character to display
05AA: 9E 3D    CALL  LCD_WriteData|LCD_Write_Data|_LCD_Write_Data|_LCD_WriteData(1194)     call  LCD_WriteData                ; Write value
05AC: 18       POP   A                  (1195)     pop   A
05AD: 78       DEC   A                  (1196)     dec   A
05AE: 7B FB    DEC   [X-5]              (1197)     dec   [X+VBG_CHAR_HEIGHT]
05B0: BF D7    JNZ   0x0588             (1198)     jnz   .VBG_LOOP
05B2: 70 3F    AND   F,0x3F             
05B4: 71 C0    OR    F,0xC0             
                                        (1199)     RAM_EPILOGUE RAM_USE_CLASS_2
05B6: 7F       RET                      (1200)     ret
                                        (1201) .ENDSECTION
                                        (1202) 
                                        (1203) .SECTION
                                        (1204) ;-----------------------------------------------------------------------------
                                        (1205) ;  FUNCTION NAME: LCD_InitVBG
                                        (1206) ;
                                        (1207) ;  DESCRIPTION:
                                        (1208) ;     Initialize the vertical bargraph characters.
                                        (1209) ;
                                        (1210) ;-----------------------------------------------------------------------------
                                        (1211) ;
                                        (1212) ;  ARGUMENTS:  none
                                        (1213) ;
                                        (1214) ;  RETURNS:  none
                                        (1215) ;
                                        (1216) ;  SIDE EFFECTS:
                                        (1217) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (1218) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1219) ;    at a time since they each require their own set of characters.
                                        (1220) ;
                                        (1221) ;  SIDE EFFECTS:
                                        (1222) ;    The A and X registers may be modified by this or future implementations
                                        (1223) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1224) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1225) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1226) ;    functions.
                                        (1227) ;          
                                        (1228) ;    Currently only the page pointer registers listed below are modified: 
                                        (1229) ;          CUR_PP
                                        (1230) ;
                                        (1231) ; Stack offset constants
                                        (1232) VBGDATA_CTR:      equ    00h           ; Char data count stack offset
                                        (1233) VBG_BYTES:        equ    01h           ; Byte counter stack offset
                                        (1234) 
                                        (1235)  LCD_InitVBG:
                                        (1236) _LCD_InitVBG:
                                        (1237)     RAM_PROLOGUE RAM_USE_CLASS_2
05B7: 4F       MOV   X,SP               (1238)     mov   X,SP                         ; Get location of stack
05B8: 08       PUSH  A                  (1239)     push  A                            ; Create 2 locations
05B9: 08       PUSH  A                  (1240)     push  A
                                        (1241) 
05BA: 50 40    MOV   A,0x40             (1242)     mov   A,LCD_CG_RAM_OFFSET              ; Setup pointer
05BC: 9E 3F    CALL  _LCD_Control       (1243)     call  LCD_Control                  ; Position the CG pointer
05BE: 56 00 01 MOV   [X+0],0x1          (1244)     mov   [X+VBGDATA_CTR],01h          ; Reset data counter
                                        (1245) 
                                        (1246)  .VBG_Loop1:                            ; loop once for each 8 characters
05C1: 56 01 08 MOV   [X+1],0x8          (1247)     mov   [X+VBG_BYTES],08h            ; Load cycle pointer
                                        (1248)  .VBG_Loop2:                            ; Loop once for each line in character (8 times)
05C4: 52 00    MOV   A,[X+0]            (1249)     mov   A,[X+VBGDATA_CTR]
05C6: 3B 01    CMP   A,[X+1]            (1250)     cmp   A,[X+VBG_BYTES]
05C8: D0 05    JNC   0x05CE             (1251)     jnc   .VBG_SOLID
05CA: 50 00    MOV   A,0x0              (1252)     mov   A,00h                        ; Empty line
05CC: 80 03    JMP   0x05D0             (1253)     jmp   .VBG_Load                     ; Jump to load the bargraph
                                        (1254) .VBG_SOLID:
05CE: 50 FF    MOV   A,0xFF             (1255)     mov   A,FFh                        ; Load solid line
                                        (1256) .VBG_Load:
05D0: 9E 17    CALL  LCD_WriteData|LCD_Write_Data|_LCD_Write_Data|_LCD_WriteData(1257)     call  LCD_WriteData                ; character data
05D2: 7B 01    DEC   [X+1]              (1258)     dec   [X+VBG_BYTES]                ; Dec byte counter
05D4: BF EF    JNZ   0x05C4             (1259)     jnz   .VBG_Loop2                    ; End Loop 2
05D6: 77 00    INC   [X+0]              (1260)     inc   [X+VBGDATA_CTR]
05D8: 3D 00 09 CMP   [X+0],0x9          (1261)     cmp   [X+VBGDATA_CTR],09h
05DB: BF E5    JNZ   0x05C1             (1262)     jnz   .VBG_Loop1                    ; End Loop1
                                        (1263) 
05DD: 18       POP   A                  (1264)     pop  A
05DE: 18       POP   A                  (1265)     pop  A
05DF: 50 0C    MOV   A,0xC              (1266)     mov  A,LCD_DISP_ON                    ; Turn on display, don't really
05E1: 9E 1A    CALL  _LCD_Control       (1267)     call LCD_Control                   ; need this.
05E3: 70 3F    AND   F,0x3F             
05E5: 71 C0    OR    F,0xC0             
                                        (1268)     RAM_EPILOGUE RAM_USE_CLASS_2
05E7: 7F       RET                      (1269)     ret
                                        (1270) .ENDSECTION
                                        (1271) 
                                        (1272) ;-----------------------------------------------------------------------------
                                        (1273) ;  FUNCTION NAME: LCD_InitBG
                                        (1274) ;
                                        (1275) ;  DESCRIPTION:
                                        (1276) ;     Initialize horizontal bargraph characters
                                        (1277) ;
                                        (1278) ;-----------------------------------------------------------------------------
                                        (1279) ;
                                        (1280) ;  ARGUMENTS:
                                        (1281) ;     A = type  0 = full                   |||||||||........
                                        (1282) ;               1 = single vertical line   ..........|......
                                        (1283) ;
                                        (1284) ;  RETURNS:
                                        (1285) ;
                                        (1286) ;  SIDE EFFECTS:
                                        (1287) ;    The A and X registers may be modified by this or future implementations
                                        (1288) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1289) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1290) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1291) ;    functions.
                                        (1292) ;          
                                        (1293) ;    Currently only the page pointer registers listed below are modified: 
                                        (1294) ;          CUR_PP
                                        (1295) ;
                                        (1296) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1297) ;    at a time since they each require their own set of characters.
                                        (1298) ;
                                        (1299) ;  THEORY of OPERATION or PROCEDURE:
                                        (1300) ;    This function writes to the LCD character RAM to generate 8 custom
                                        (1301) ;    characters used to generated one of two horizontal bargraphs.
                                        (1302) ;
                                        (1303) .LITERAL
                                        (1304)  LCD_BG_TYPE1:: ; ....., |...., ||..., |||.., ||||., |||||, |||||
                                        (1305)      DB    00h, 10h, 18h, 1Ch, 1Eh, 1Fh, 1Fh
                                        (1306)  LCD_BG_TYPE2:: ; ....., |...., .|..., ..|.., ...|., ....|, .....
                                        (1307)     DB  00h, 10h, 08h, 04h, 02h, 01h, 00h
                                        (1308) .ENDLITERAL
                                        (1309) 
                                        (1310) .SECTION
                                        (1311) ; Stack offset constants
                                        (1312) BGDATA_PTR:   equ    00h               ; Stack offsets
                                        (1313) BGCHARS:      equ    01h
                                        (1314) BGTYPE:       equ    02h
                                        (1315) 
                                        (1316)  LCD_InitBG:
                                        (1317) _LCD_InitBG:
                                        (1318)     RAM_PROLOGUE RAM_USE_CLASS_2
05F6: 4F       MOV   X,SP               (1319)     mov   X,SP                         ; Get location of stack
05F7: 38 03    ADD   SP,0x3             (1320)     add   SP,3
05F9: 54 02    MOV   [X+2],A            (1321)     mov   [X+BGTYPE],A                 ; Store the bargraph type
                                        (1322) 
05FB: 50 40    MOV   A,0x40             (1323)     mov   A,LCD_CG_RAM_OFFSET              ; Setup pointer
05FD: 9D FE    CALL  _LCD_Control       (1324)     call  LCD_Control                  ; Position the CG pointer
05FF: 56 00 00 MOV   [X+0],0x0          (1325)     mov   [X+BGDATA_PTR],00h           ; Reset pointer to BG data
                                        (1326) 
                                        (1327)  .BG_Loop1:
0602: 56 01 08 MOV   [X+1],0x8          (1328)     mov   [X+BGCHARS],08h              ; Load cycle pointer
                                        (1329)  .BG_Loop2:
0605: 52 00    MOV   A,[X+0]            (1330)     mov   A,[X+BGDATA_PTR]
0607: 3D 02 00 CMP   [X+2],0x0          (1331)     cmp   [X+BGTYPE],00h               ; Check which bargraph
060A: B0 05    JNZ   0x0610             (1332)     jnz   .BG_OTHER
060C: FF DA    INDEX LCD_BG_TYPE1       (1333)     index LCD_BG_TYPE1
060E: 80 03    JMP   0x0612             (1334)     jmp   .BG_Load
                                        (1335)  .BG_OTHER:
0610: FF DD    INDEX LCD_BG_TYPE2       (1336)     index LCD_BG_TYPE2
                                        (1337)  .BG_Load:
0612: 9D D5    CALL  LCD_WriteData|LCD_Write_Data|_LCD_Write_Data|_LCD_WriteData(1338)     call  LCD_WriteData
0614: 7B 01    DEC   [X+1]              (1339)     dec   [X+BGCHARS]                  ; Character builder counter
0616: BF EE    JNZ   0x0605             (1340)     jnz   .BG_Loop2
0618: 77 00    INC   [X+0]              (1341)     inc   [X+BGDATA_PTR]               ; Advance to next character
061A: 3D 00 07 CMP   [X+0],0x7          (1342)     cmp   [X+BGDATA_PTR],07h
061D: BF E4    JNZ   0x0602             (1343)     jnz   .BG_Loop1
                                        (1344) 
061F: 38 FD    ADD   SP,0xFD            (1345)     add   SP,-3
0621: 50 0C    MOV   A,0xC              (1346)     mov   A,LCD_DISP_ON
0623: 9D D8    CALL  _LCD_Control       (1347)     call  LCD_Control
0625: 70 3F    AND   F,0x3F             
0627: 71 C0    OR    F,0xC0             
                                        (1348)     RAM_EPILOGUE RAM_USE_CLASS_2
0629: 7F       RET                      (1349)     ret
                                        (1350) .ENDSECTION
                                        (1351) 
                                        (1352) ENDIF
                                        (1353) 
                                        (1354) ; End of File LCD.asm
FILE: lib\ezi2csint.asm                 (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: EzI2CsINT.asm
                                        (0004) ;;  Version: 1.30, Updated on 2012/3/2 at 9:14:41
                                        (0005) ;;  Generated by PSoC Designer 5.2.2551
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2CFXM (Slave) Interrupt Service Routine
                                        (0008) ;;  
                                        (0009) ;;-----------------------------------------------------------------------------
                                        (0010) ;;  Copyright (c) Cypress Semiconductor 2012. All Rights Reserved.
                                        (0011) ;;*****************************************************************************
                                        (0012) ;;*****************************************************************************
                                        (0013) include "EzI2Cs.inc"
                                        (0014) include "m8c.inc"
                                        (0015) include "memory.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) 
                                        (0019) 
                                        (0020) ;-----------------------------------------------
                                        (0021) ;  Global Symbols
                                        (0022) ;-----------------------------------------------
                                        (0023) 
                                        (0024) export    EzI2Cs_varPage      
                                        (0025) export   _EzI2Cs_varPage      
                                        (0026) 
                                        (0027) export    EzI2Cs_bState  
                                        (0028) export   _EzI2Cs_bState
                                        (0029) 
                                        (0030) export    EzI2Cs_bRAM_RWoffset
                                        (0031) export   _EzI2Cs_bRAM_RWoffset
                                        (0032) 
                                        (0033) export    EzI2Cs_bRAM_RWcntr
                                        (0034) export   _EzI2Cs_bRAM_RWcntr
                                        (0035) 
                                        (0036) export   _EzI2Cs_pRAM_Buf_Addr_LSB
                                        (0037) export    EzI2Cs_pRAM_Buf_Addr_LSB
                                        (0038) 
                                        (0039) IF (SYSTEM_LARGE_MEMORY_MODEL)
                                        (0040) export   _EzI2Cs_pRAM_Buf_Addr_MSB
                                        (0041) export    EzI2Cs_pRAM_Buf_Addr_MSB
                                        (0042) ENDIF
                                        (0043) 
                                        (0044) export   _EzI2Cs_bRAM_Buf_Size                                
                                        (0045) export    EzI2Cs_bRAM_Buf_Size    
                                        (0046) 
                                        (0047) export   _EzI2Cs_bRAM_Buf_WSize               
                                        (0048) export    EzI2Cs_bRAM_Buf_WSize  
                                        (0049) 
                                        (0050) IF (EzI2Cs_ROM_ENABLE)
                                        (0051) export    EzI2Cs_bROM_RWoffset
                                        (0052) export   _EzI2Cs_bROM_RWoffset
                                        (0053) 
                                        (0054) export    EzI2Cs_bROM_RWcntr   
                                        (0055) export   _EzI2Cs_bROM_RWcntr   
                                        (0056) 
                                        (0057) export   _EzI2Cs_pROM_Buf_Addr_LSB
                                        (0058) export    EzI2Cs_pROM_Buf_Addr_LSB
                                        (0059) export   _EzI2Cs_pROM_Buf_Addr_MSB
                                        (0060) export    EzI2Cs_pROM_Buf_Addr_MSB
                                        (0061) 
                                        (0062) export   _EzI2Cs_bROM_Buf_Size                           
                                        (0063) export    EzI2Cs_bROM_Buf_Size
                                        (0064) 
                                        (0065) ENDIF
                                        (0066) 
                                        (0067) export    EzI2Cs_bBusy_Flag  
                                        (0068) export   _EzI2Cs_bBusy_Flag
                                        (0069) 
                                        (0070) AREA InterruptRAM (RAM, REL, CON)
                                        (0071) 
                                        (0072) ;-----------------------------------------------
                                        (0073) ; Variable Allocation
                                        (0074) ;-----------------------------------------------
                                        (0075) 
                                        (0076) 
                                        (0077) ;; Exported variables
                                        (0078)  _EzI2Cs_varPage:                                  ; This points to the variable page
                                        (0079)   EzI2Cs_varPage:          
                                        (0080) 
                                        (0081)  _EzI2Cs_bState:
                                        (0082)   EzI2Cs_bState:                             blk 1
                                        (0083) 
                                        (0084) ;; RAM space variables
                                        (0085)  _EzI2Cs_bRAM_RWoffset:                            ; RAM address counter.  This is reset each time
                                        (0086)   EzI2Cs_bRAM_RWoffset:                      blk 1 ; a read or write is initiated.
                                        (0087) 
                                        (0088)  _EzI2Cs_bRAM_RWcntr:                              ; RAM Read/Write counter.  Keeps track of offset 
                                        (0089)   EzI2Cs_bRAM_RWcntr:                        blk 1 ; during a read or write operation.  Reset to
                                        (0090)                                                       ; _bRAM_RWoffset at start of R/W command.
                                        (0091) 
                                        (0092) IF (SYSTEM_LARGE_MEMORY_MODEL)
                                        (0093)  _EzI2Cs_pRAM_Buf_Addr_MSB:                        ; Base address (MSB) to RAM buffer.  
                                        (0094)   EzI2Cs_pRAM_Buf_Addr_MSB:                  blk 1 ; 
                                        (0095) ENDIF
                                        (0096) 
                                        (0097)  _EzI2Cs_pRAM_Buf_Addr_LSB:                        ; Base address (LSB) to RAM buffer.  
                                        (0098)   EzI2Cs_pRAM_Buf_Addr_LSB:                  blk 1 ; 
                                        (0099) 
                                        (0100)  _EzI2Cs_bRAM_Buf_Size:                            ; Size of RAM buffer.   
                                        (0101)   EzI2Cs_bRAM_Buf_Size:                      blk 1 ; 
                                        (0102) 
                                        (0103)  _EzI2Cs_bRAM_Buf_WSize:                           ; Portion of the RAM buffer size that is writable.
                                        (0104)   EzI2Cs_bRAM_Buf_WSize:                     blk 1 ; 
                                        (0105) 
                                        (0106) ;; ROM space variables
                                        (0107) IF (EzI2Cs_ROM_ENABLE)
                                        (0108)  _EzI2Cs_bROM_RWoffset:                            ; ROM address counter.  This is reset each time
                                        (0109)   EzI2Cs_bROM_RWoffset:                      blk 1 ; a read is initiated
                                        (0110) 
                                        (0111)  _EzI2Cs_bROM_RWcntr:                              ; ROM read counter. Keeps track of offset 
                                        (0112)   EzI2Cs_bROM_RWcntr:                        blk 1 ; during a read operation.  Reset to
                                        (0113)                                                       ; _bRAM_RWoffset at start of command.
                                        (0114) 
                                        (0115)  _EzI2Cs_pROM_Buf_Addr_MSB:                        ; ROM address (MSB) counter. (Relative to buffer)  This
                                        (0116)   EzI2Cs_pROM_Buf_Addr_MSB:                  blk 1 ; counter is reset each time a read is initiated.
                                        (0117) 
                                        (0118)  _EzI2Cs_pROM_Buf_Addr_LSB:                        ; ROM address (MSB) counter. (Relative to buffer)  This
                                        (0119)   EzI2Cs_pROM_Buf_Addr_LSB:                  blk 1 ; counter is reset each time a read is initiated.
                                        (0120) 
                                        (0121)  _EzI2Cs_bROM_Buf_Size:                            ; Size of RAM buffer.                            
                                        (0122)   EzI2Cs_bROM_Buf_Size:                      blk 1 ; 
                                        (0123) 
                                        (0124) ENDIF
                                        (0125) 
                                        (0126) IF (EzI2Cs_AUTO_ADDR_CHECK^1)
                                        (0127) IF (EzI2Cs_DYNAMIC_ADDR) 
                                        (0128) 
                                        (0129) export    EzI2Cs_bAddr
                                        (0130) export   _EzI2Cs_bAddr 
                                        (0131) 
                                        (0132)  _EzI2Cs_bAddr:
                                        (0133)   EzI2Cs_bAddr:                              blk 1
                                        (0134) ENDIF
                                        (0135) ENDIF
                                        (0136) 
                                        (0137)  _EzI2Cs_bBusy_Flag:
                                        (0138)   EzI2Cs_bBusy_Flag:                         blk 1
                                        (0139) 
                                        (0140) ;-----------------------------------------------
                                        (0141) ;  EQUATES and TABLES
                                        (0142) ;-----------------------------------------------
                                        (0143) 
                                        (0144) ;; Bit definitions for EzI2Cs_bState
                                        (0145) STATE_IDLE:         equ  0x00      ; Wait for Correct Address
                                        (0146) STATE_WR_RAM_ADDR:  equ  0x02      ; Wait for Secondary address on write
                                        (0147) STATE_WR_RAM:       equ  0x04      ; Write RAM Data
                                        (0148) STATE_RD_RAM:       equ  0x06      ; Read RAM Data
                                        (0149) 
                                        (0150) STATE_WR_ROM_ADDR:  equ  0x08      ; Wait for Secondary address on write
                                        (0151) STATE_RD_ROM:       equ  0x0A      ; Read ROM Data
                                        (0152) 
                                        (0153) STATE_WR_ROM:       equ  0x0C      ; Write ROM (Not supported at this time)
                                        (0154) STATE_RESET:        equ  0x0E      ; Reset state machine
                                        (0155) 
                                        (0156) STATE_MASK:         equ  0x0E
                                        (0157) STATE_MASK2:        equ  0x0F      ; State Mask
                                        (0158) 
                                        (0159) ALT_MODE_FLAG:      equ  0x40      ; Reserved
                                        (0160) 
                                        (0161) 
                                        (0162) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0163) ;---------------------------------------------------
                                        (0164) ; Insert your custom declarations below this banner
                                        (0165) ;---------------------------------------------------
                                        (0166) 
                                        (0167) ;------------------------
                                        (0168) ;  Constant Definitions
                                        (0169) ;------------------------
                                        (0170) 
                                        (0171) 
                                        (0172) ;------------------------
                                        (0173) ; Variable Allocation
                                        (0174) ;------------------------
                                        (0175) 
                                        (0176) 
                                        (0177) ;---------------------------------------------------
                                        (0178) ; Insert your custom declarations above this banner
                                        (0179) ;---------------------------------------------------
                                        (0180) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0181) 
                                        (0182) 
                                        (0183) 
                                        (0184) 
                                        (0185) AREA UserModules (ROM, REL, CON)
                                        (0186) 
                                        (0187) export _EzI2Cs_ISR
                                        (0188) ;;****************************************************
                                        (0189) ;; I2C_ISR  main entry point from vector 60h
                                        (0190) ;;
                                        (0191) ;;****************************************************
                                        (0192) 
                                        (0193)  EzI2Cs_ISR:
                                        (0194) _EzI2Cs_ISR:
                                        (0195) 
062A: 08       PUSH  A                  (0196)     push A
062B: 10       PUSH  X                  (0197)     push X
062C: 70 3F    AND   F,0x3F             
062E: 71 80    OR    F,0x80             
0630: 5D D3    MOV   A,REG[0xD3]        
0632: 08       PUSH  A                  
0633: 5D D0    MOV   A,REG[0xD0]        
0635: 08       PUSH  A                  
0636: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0198)     
                                        (0199)     ;@PSoC_UserCode_ISR_START@ (Do not change this line.)
                                        (0200)     ;---------------------------------------------------
                                        (0201)     ; Insert your custom code below this banner
                                        (0202)     ;---------------------------------------------------
                                        (0203) 
                                        (0204)     ;---------------------------------------------------
                                        (0205)     ; Insert your custom code above this banner
                                        (0206)     ;---------------------------------------------------
                                        (0207)     ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0208) 
                                        (0209) ;; The folling conditional code is only valid when using the
                                        (0210) ;; large memory model.
                                        (0211) IF (SYSTEM_LARGE_MEMORY_MODEL)
                                        (0212)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_2              ; Set Page Mode
                                        (0213)    REG_PRESERVE IDX_PP                             ; Save Index Page Pointer
                                        (0214)    REG_PRESERVE CUR_PP                             ; Save Current Page Pointer
                                        (0215)    RAM_SETPAGE_CUR  >EzI2Cs_varPage      ; Set the current page mode Pointer
0639: 51 06    MOV   A,[0x6]            (0216)    mov   A, [EzI2Cs_pRAM_Buf_Addr_MSB]   ; Set Index page mode pointer
063B: 60 D3    MOV   REG[0xD3],A        
                                        (0217)    RAM_SETPAGE_IDX A
                                        (0218) ENDIF
                                        (0219) 
063D: 2E 03 80 OR    [0x3],0x80         (0220)     or   [EzI2Cs_bState],EzI2Cs_ANY_ACTIVITY                         ; Set Activity flag
0640: 49 D7 08 TST   REG[0xD7],0x8      (0221)     tst  reg[EzI2Cs_SCR_REG],EzI2Cs_SCR_ADDRESS                      ; Check for address
0643: A0 09    JZ    0x064D             (0222)     jz   .I2C_CHECK_STOP                                             ; Go to check for Stop condition if no Address
0645: 26 03 F0 AND   [0x3],0xF0         (0223)     and  [EzI2Cs_bState],~STATE_MASK2                                ; Clear State bits.                       
0648: 2E 03 00 OR    [0x3],0x0          (0224)     or   [EzI2Cs_bState],STATE_IDLE                                  ; Address flag set, change to IDLE state
064B: 80 08    JMP   0x0654             (0225)     jmp  .I2C_DO_STATE_MACHINE
                                        (0226) .I2C_CHECK_STOP:
                                        (0227)     ; Check for Stop condition here.  If a stop condition
                                        (0228)     ; exists, reset state machine to idle.
064D: 49 D7 20 TST   REG[0xD7],0x20     (0229)     tst reg[EzI2Cs_SCR_REG],EzI2Cs_SCR_STOP_STATUS                   ; Check for Stop condition
0650: A0 03    JZ    0x0654             (0230)     jz .I2C_DO_STATE_MACHINE                                            ; No Stop condition - do I2C state mashine
                                        (0231)     ; Following line was commented due to CDT#60202.
                                        (0232)     ; The stop bit is cleared by SetEzI2Cs_SCR macro, so the functionality related to EzI2Cs_bBusy_Flag is preserved.
                                        (0233)     ; and reg[EzI2Cs_SCR_REG],~EzI2Cs_SCR_STOP_STATUS                ; Clear Stop bit
0652: 80 A8    JMP   0x06FB             (0234)     jmp  I2C_STATE_RESET
                                        (0235) .I2C_DO_STATE_MACHINE:
0654: 51 03    MOV   A,[0x3]            (0236)     mov  A,[EzI2Cs_bState]    ; Get State
0656: 21 0E    AND   A,0xE              (0237)     and  A,STATE_MASK                   ; Mask off invalid states
0658: E0 01    JACC  0x065A             (0238)     jacc I2C_STATE_JUMP_TABLE
                                        (0239) 
                                        (0240) I2C_STATE_JUMP_TABLE:
065A: 80 11    JMP   0x066C             (0241)     jmp  I2C_STATE_IDLE                 ; Idle state
065C: 80 67    JMP   0x06C4             (0242)     jmp  I2C_STATE_WR_RAM_ADDR              ; Wait for Address write state
065E: 80 79    JMP   0x06D8             (0243)     jmp  I2C_STATE_WR_RAM               ; 
0660: 80 47    JMP   0x06A8             (0244)     jmp  I2C_STATE_RD_RAM
                                        (0245) IF (EzI2Cs_ROM_ENABLE)        ; Only valid if ROM enabled
                                        (0246)     jmp  I2C_STATE_WR_ROM_ADDR
                                        (0247)     jmp  I2C_STATE_RD_ROM
                                        (0248)     jmp  I2C_STATE_WR_ROM
                                        (0249) ELSE
0662: 80 98    JMP   0x06FB             (0250)     jmp  I2C_STATE_RESET
0664: 80 96    JMP   0x06FB             (0251)     jmp  I2C_STATE_RESET
0666: 80 94    JMP   0x06FB             (0252)     jmp  I2C_STATE_RESET
                                        (0253) ENDIF
0668: 80 92    JMP   0x06FB             (0254)     jmp  I2C_STATE_RESET
                                        (0255) 
066A: 80 99    JMP   0x0704             (0256)     jmp  EzI2Cs_ISR_END
                                        (0257) 
                                        (0258) 
                                        (0259)     ;            *** I2C Idle state ***
                                        (0260)     ;
                                        (0261)     ;   Sit idle until a start with address is issued.
                                        (0262)     ;   Check to see if there is an address match
                                        (0263)     ;     If address match, ACK the bus and determine next state
                                        (0264)     ;     Else NAK the transfer and return to idle state.
                                        (0265)     ;   Also check stop for condition.IF (EzI2Cs_ROM_ENABLE)  ;; Enable only if alternate ROM Address is Enabled
                                        (0266)     ;
                                        (0267) I2C_STATE_IDLE:                 ; Idle state
                                        (0268) 
                                        (0269) IF (EzI2Cs_AUTO_ADDR_CHECK^1)   ;; for CY8C28X45 chip: skip address comparison and NACK sending stage-hardware will do this for us  if AutoAddressCompare feature is enabled.
                                        (0270)                                           ;; The code in this pre-compiler directive will be executed for all chips except CY8C28X45.
                                        (0271) IF (EzI2Cs_DYNAMIC_ADDR)  ;; DYNAMIC ADDRESS
                                        (0272)     mov  A,reg[EzI2Cs_DR_REG]                                        ; Get transmitted address
                                        (0273)     and  A,EzI2Cs_ADDR_MASK                                          ; Mask off alt address bit and R/W bit
                                        (0274)     cmp  A,[EzI2Cs_bAddr]                                            ; Check for proper Address
                                        (0275)     jz   .CHK_ADDR_MODE 
                                        (0276)     SetEzI2Cs_SCR ( EzI2Cs_SCR_NAK )                                 ; NAK Address 
                                        (0277)     jmp  EzI2Cs_ISR_END                                              ; Not valid Address, leave
                                        (0278) 
                                        (0279) ELSE    ;; STATIC ADDRESS
066C: 5D D8    MOV   A,REG[0xD8]        (0280)     mov  A,reg[EzI2Cs_DR_REG]                                        ; Get transmitted address
066E: 21 FE    AND   A,0xFE             (0281)     and  A,EzI2Cs_ADDR_MASK                                          ; Mask off alt address bit and R/W bit
0670: 39 80    CMP   A,0x80             (0282)     cmp  A,EzI2Cs_SLAVE_ADDR                                         ; Check for proper Address
0672: A0 06    JZ    0x0679             (0283)     jz   .CHK_ADDR_MODE 
0674: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0284)     SetEzI2Cs_SCR ( EzI2Cs_SCR_NAK )                                 ; NAK Address 
0677: 80 8C    JMP   0x0704             (0285)     jmp  EzI2Cs_ISR_END                                              ; Not valid Address, leave
                                        (0286) ENDIF
                                        (0287) ENDIF
                                        (0288) 
                                        (0289) .CHK_ADDR_MODE:   ; A proper address has been detected, now determine what mode, R/W alt_addr?? 
                                        (0290) IF (EzI2Cs_ROM_ENABLE)  ;; Enable only if alternate ROM Address is Enabled
                                        (0291)     tst  reg[EzI2Cs_DR_REG],EzI2Cs_ALT_ADDR_BIT                      ; Check for Alt address
                                        (0292)     jnz  SERVICE_ROM_ADDR
                                        (0293) ENDIF
                                        (0294) 
                                        (0295) .STANDARD_ADDR:
0679: 49 D8 01 TST   REG[0xD8],0x1      (0296)     tst  reg[EzI2Cs_DR_REG],EzI2Cs_RD_FLAG                           ; Check for a Read operation
067C: B0 0F    JNZ   0x068C             (0297)     jnz  .PREPARE_FOR_RAM_READ
                                        (0298) 
067E: 55 0A 02 MOV   [0xA],0x2          (0299)     mov [EzI2Cs_bBusy_Flag], EzI2Cs_I2C_BUSY_RAM_WRITE               ; Write transaction in process - set Busy flag to WRITE
                                        (0300) 
                                        (0301)     ; Prepare for RAM Write Address operation
0681: 26 03 F0 AND   [0x3],0xF0         (0302)     and  [EzI2Cs_bState],~STATE_MASK2                                ; Clear State bit.                       
0684: 2E 03 02 OR    [0x3],0x2          (0303)     or   [EzI2Cs_bState],STATE_WR_RAM_ADDR                           ; Set state machine to do RAM Write
0687: 62 D7 10 MOV   REG[0xD7],0x10     
                                        (0304)     SetEzI2Cs_SCR ( EzI2Cs_SCR_ACK )                                 ; ACK Address 
068A: 80 79    JMP   0x0704             (0305)     jmp  EzI2Cs_ISR_END                                     ; Base address to RAM buffer.  
                                        (0306) 
                                        (0307) .PREPARE_FOR_RAM_READ:
068C: 55 0A 01 MOV   [0xA],0x1          (0308)     mov [EzI2Cs_bBusy_Flag], EzI2Cs_I2C_BUSY_RAM_READ                ; Possible read transaction in process - set Busy flag to READ
                                        (0309) 
068F: 26 03 F0 AND   [0x3],0xF0         (0310)     and  [EzI2Cs_bState],~STATE_MASK2                                ; Clear State bit.                       
0692: 2E 03 06 OR    [0x3],0x6          (0311)     or   [EzI2Cs_bState],STATE_RD_RAM                                ; Set state machine to do RAM Read 
0695: 5F 05 04 MOV   [0x5],[0x4]        (0312)     mov  [EzI2Cs_bRAM_RWcntr],[EzI2Cs_bRAM_RWoffset]                 ; Reset address counter to start of Offset
0698: 51 07    MOV   A,[0x7]            (0313)     mov  A,[EzI2Cs_pRAM_Buf_Addr_LSB]                                ; Get base address
069A: 02 05    ADD   A,[0x5]            (0314)     add  A,[EzI2Cs_bRAM_RWcntr]                                      ; Set Offset and add to base address      
069C: 5C       MOV   X,A                (0315)     mov  X,A                                                         ; Put offset in X
069D: 52 00    MOV   A,[X+0]            (0316)     mov  A,[X]                                                       ; Get first byte to transmit
069F: 60 D8    MOV   REG[0xD8],A        (0317)     mov  reg[EzI2Cs_DR_REG],A                               ; Base address to RAM buffer.  
06A1: 76 05    INC   [0x5]              (0318)     inc  [EzI2Cs_bRAM_RWcntr]                                        ; Increment RAM buffer counter to next location.
06A3: 62 D7 14 MOV   REG[0xD7],0x14     
                                        (0319) 
                                        (0320)                                                                      ; ACK command and transmit first byte.
                                        (0321)     SetEzI2Cs_SCR (EzI2Cs_SCR_ACK|EzI2Cs_SCR_TRANSMIT)   
06A6: 80 5D    JMP   0x0704             (0322)     jmp  EzI2Cs_ISR_END
                                        (0323) 
                                        (0324)     ;            *** I2C Read RAM state ***
                                        (0325)     ;
                                        (0326) I2C_STATE_RD_RAM:
                                        (0327)     ;@PSoC_UserCode_RAM_RD@ (Do not change this line.)
                                        (0328)     ;---------------------------------------------------
                                        (0329)     ; Insert your custom code below this banner
                                        (0330)     ;---------------------------------------------------
                                        (0331)     
                                        (0332)     ;---------------------------------------------------
                                        (0333)     ; Insert your custom code above this banner
                                        (0334)     ;---------------------------------------------------
                                        (0335)     ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0336)     
06A8: 51 08    MOV   A,[0x8]            (0337)     mov  A,[EzI2Cs_bRAM_Buf_Size]
06AA: 78       DEC   A                  (0338)     dec  A
06AB: 3A 05    CMP   A,[0x5]            (0339)     cmp  A,[EzI2Cs_bRAM_RWcntr]                                      ; Check to see if out of range.
06AD: C0 0F    JC    0x06BD             (0340)     jc   .I2C_TRANSMIT_DATA  ; WARNING!! Bogas data will be transmitted if out of range.   
                                        (0341) 
06AF: 51 07    MOV   A,[0x7]            (0342)     mov  A,[EzI2Cs_pRAM_Buf_Addr_LSB]                                ; Get base address
06B1: 02 05    ADD   A,[0x5]            (0343)     add  A,[EzI2Cs_bRAM_RWcntr]                                      ; Set Offset and add to base address      
06B3: 5C       MOV   X,A                (0344)     mov  X,A                                                         ; Put offset in X
06B4: 52 00    MOV   A,[X+0]            (0345)     mov  A,[X]                                                       ; Get first byte to transmit
06B6: 60 D8    MOV   REG[0xD8],A        (0346)     mov  reg[EzI2Cs_DR_REG],A                                        ; Write data to transmit register
06B8: 76 05    INC   [0x5]              (0347)     inc  [EzI2Cs_bRAM_RWcntr]                                        ; Increment RAM buffer counter to next location.
06BA: 2E 03 20 OR    [0x3],0x20         (0348)     or   [EzI2Cs_bState],EzI2Cs_READ_ACTIVITY                        ; Set Read Activity flag
                                        (0349) 
                                        (0350) 
                                        (0351) .I2C_TRANSMIT_DATA:     
06BD: 60 D8    MOV   REG[0xD8],A        (0352)     mov  reg[EzI2Cs_DR_REG],A                                        ; Write data to transmit register
06BF: 62 D7 04 MOV   REG[0xD7],0x4      
                                        (0353)     SetEzI2Cs_SCR ( EzI2Cs_SCR_TRANSMIT )                            ; ACK command and transmit first byte. 
06C2: 80 41    JMP   0x0704             (0354)     jmp  EzI2Cs_ISR_END
                                        (0355) 
                                        (0356) 
                                        (0357)     ;            *** I2C Write RAM Address state ***
                                        (0358)     ;
                                        (0359)     ;  During this state, the RAM address offset is set.
                                        (0360) I2C_STATE_WR_RAM_ADDR:              ; Wait for Address write state
06C4: 5D D8    MOV   A,REG[0xD8]        (0361)     mov  A,reg[EzI2Cs_DR_REG]                                        ; Get transmitted Address offset
06C6: 3A 08    CMP   A,[0x8]            (0362)     cmp  A,[EzI2Cs_bRAM_Buf_Size]                                    ; Check if out of range.
06C8: D0 2D    JNC   0x06F6             (0363)     jnc  I2C_NAK_DATA                                                ; If out of range NAK address
06CA: A0 2B    JZ    0x06F6             (0364)     jz   I2C_NAK_DATA
                                        (0365) 
                                        (0366)     ; Address in range
06CC: 53 05    MOV   [0x5],A            (0367)     mov  [EzI2Cs_bRAM_RWcntr],A                                      ; Reset address counter with new value
06CE: 53 04    MOV   [0x4],A            (0368)     mov  [EzI2Cs_bRAM_RWoffset],A                                    ; Set offset with new value.
06D0: 26 03 F0 AND   [0x3],0xF0         (0369)     and  [EzI2Cs_bState],~STATE_MASK2                                ; Clear State bit.                       
06D3: 2E 03 04 OR    [0x3],0x4          (0370)     or   [EzI2Cs_bState],STATE_WR_RAM                                ; Set state machine to do RAM Write
06D6: 80 1A    JMP   0x06F1             (0371)     jmp  I2C_ACK_DATA                         ; ACK the data
                                        (0372) 
                                        (0373) 
                                        (0374)     ;            *** I2C Write RAM state
                                        (0375) I2C_STATE_WR_RAM:  
                                        (0376)     ;@PSoC_UserCode_RAM_WR@ (Do not change this line.)
                                        (0377)     ;---------------------------------------------------
                                        (0378)     ; Insert your custom code below this banner
                                        (0379)     ;---------------------------------------------------
                                        (0380)     
                                        (0381)     ;---------------------------------------------------
                                        (0382)     ; Insert your custom code above this banner
                                        (0383)     ;---------------------------------------------------
                                        (0384)     ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0385)     
06D8: 51 09    MOV   A,[0x9]            (0386)     mov  A,[EzI2Cs_bRAM_Buf_WSize]                                   ; Get buffer size to make sure we
06DA: A0 1B    JZ    0x06F6             (0387)     jz   I2C_NAK_DATA                                                ; If RAM WSize is zero, do not allow write.
06DC: 78       DEC   A                  (0388)     dec  A                                                           ; are in a valid area.
06DD: 3A 05    CMP   A,[0x5]            (0389)     cmp  A,[EzI2Cs_bRAM_RWcntr]                                      ; Check to see if out of range.
06DF: C0 16    JC    0x06F6             (0390)     jc   I2C_NAK_DATA                                                ; If out of range NAK address
                                        (0391) 
06E1: 51 07    MOV   A,[0x7]            (0392)     mov  A,[EzI2Cs_pRAM_Buf_Addr_LSB]                                ; Get base address
06E3: 02 05    ADD   A,[0x5]            (0393)     add  A,[EzI2Cs_bRAM_RWcntr]                                      ; Set Offset and add to base address      
06E5: 5C       MOV   X,A                (0394)     mov  X,A                                                         ; Put offset in X
                                        (0395) 
06E6: 5D D8    MOV   A,REG[0xD8]        (0396)     mov  A,reg[EzI2Cs_DR_REG]                                        ; Read data to be written
06E8: 54 00    MOV   [X+0],A            (0397)     mov  [X],A                                                       ; Store data in Buffer
06EA: 2E 03 10 OR    [0x3],0x10         (0398)     or   [EzI2Cs_bState],EzI2Cs_WRITE_ACTIVITY                       ; Set Write Activity flag
06ED: 76 05    INC   [0x5]              (0399)     inc  [EzI2Cs_bRAM_RWcntr]                                        ; Advance pointer to next location
06EF: 80 01    JMP   0x06F1             (0400)     jmp  I2C_ACK_DATA                         ; ACK the data
06F1: 62 D7 10 MOV   REG[0xD7],0x10     
                                        (0401) 
                                        (0402)     
                                        (0403)     
                                        (0404) IF (EzI2Cs_ROM_ENABLE)  ;; Enable only if alternate ROM Address is Enabled
                                        (0405) 
                                        (0406) SERVICE_ROM_ADDR:  ; At this time only ROM Read is supported.  
                                        (0407)     tst  reg[EzI2Cs_DR_REG],EzI2Cs_RD_FLAG                           ; Check for a Read operation
                                        (0408)     jnz  PREPARE_FOR_ROM_READ
                                        (0409) 
                                        (0410)     mov [EzI2Cs_bBusy_Flag], EzI2Cs_I2C_BUSY_ROM_WRITE               ; Write transaction in process - set Busy flag to WRITE
                                        (0411)     
                                        (0412)     and  [EzI2Cs_bState],~STATE_MASK2                                ; Clear State bit.                       
                                        (0413)     or   [EzI2Cs_bState],STATE_WR_ROM_ADDR                           ; Set state machine to do ROM ADDR Write
                                        (0414)     SetEzI2Cs_SCR ( EzI2Cs_SCR_ACK )                                 ; ACK Address 
                                        (0415)     jmp  EzI2Cs_ISR_END                                    ; Base address to RAM buffer.  
                                        (0416) 
                                        (0417)     ; Prepare for Write ROM Address.              
                                        (0418) I2C_STATE_WR_ROM_ADDR:
                                        (0419)     mov  A,reg[EzI2Cs_DR_REG]                                        ; Get transmitted Address offset
                                        (0420)     cmp  A,[EzI2Cs_bROM_Buf_Size]                                    ; Check if out of range.
                                        (0421)     jnc  I2C_NAK_DATA                                                ; If out of range NAK address
                                        (0422)     jz   I2C_NAK_DATA
                                        (0423) 
                                        (0424)     mov  [EzI2Cs_bROM_RWcntr],A                                      ; Reset address counter with new value
                                        (0425)     mov  [EzI2Cs_bROM_RWoffset],A                                    ; Set offset with new value.
                                        (0426)     and  [EzI2Cs_bState],~STATE_MASK2                                ; Clear State bit.                       
                                        (0427)     or   [EzI2Cs_bState],STATE_WR_ROM                                ; Set state machine to do ROM Write
                                        (0428)     jmp  I2C_ACK_DATA
                                        (0429) 
                                        (0430) I2C_STATE_WR_ROM:  // Flash command interpreter
                                        (0431)    ;@PSoC_UserCode_ROM_WR@ (Do not change this line.)
                                        (0432)    ;---------------------------------------------------
                                        (0433)    ; Insert your custom code below this banner
                                        (0434)    ;---------------------------------------------------
                                        (0435) 
                                        (0436)    ;---------------------------------------------------
                                        (0437)    ; Insert your custom code above this banner
                                        (0438)    ;---------------------------------------------------
                                        (0439)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0440) 
                                        (0441)     jnc  I2C_NAK_DATA                                                ; Write to ROM not supported.
                                        (0442) 
                                        (0443) PREPARE_FOR_ROM_READ:
                                        (0444)     mov [EzI2Cs_bBusy_Flag], EzI2Cs_I2C_BUSY_ROM_READ                ; Possible read transaction in process - set Busy flag to READ
                                        (0445)     
                                        (0446)     and  [EzI2Cs_bState],~STATE_MASK2                                ; Clear State bit.                       
                                        (0447)     or   [EzI2Cs_bState],STATE_RD_ROM                                ; Set state machine to do ROM Read 
                                        (0448)     mov  [EzI2Cs_bROM_RWcntr],[EzI2Cs_bROM_RWoffset]                 ; Reset address counter to start of Offset
                                        (0449)     mov  X,[EzI2Cs_pROM_Buf_Addr_MSB]                                ; Get MSB of ROM address in X
                                        (0450)     mov  A,[EzI2Cs_pROM_Buf_Addr_LSB]                                ; Get LSB of ROM base address
                                        (0451)     add  A,[EzI2Cs_bROM_RWcntr]                                      ; Set Offset and add to base address      
                                        (0452)     jnc  .GET_ROM_VALUE
                                        (0453)     inc  X    ; Inc the MSB
                                        (0454) .GET_ROM_VALUE:
                                        (0455)     swap A,X  ; Place MSB of ROM address in A, and LSB in X for ROMX
                                        (0456)     romx      ; Get Rom value in A
                                        (0457) 
                                        (0458)     mov  reg[EzI2Cs_DR_REG],A                              ; Base address to RAM buffer.  
                                        (0459)     inc  [EzI2Cs_bROM_RWcntr]                                        ; Increment RAM buffer counter to next location.
                                        (0460) 
                                        (0461)                                                                      ; ACK command and transmit first byte.
                                        (0462)     SetEzI2Cs_SCR  (EzI2Cs_SCR_ACK|EzI2Cs_SCR_TRANSMIT)   
                                        (0463)     jmp  EzI2Cs_ISR_END
                                        (0464) 
                                        (0465) 
                                        (0466) I2C_STATE_RD_ROM:
                                        (0467)     ;@PSoC_UserCode_ROM_RD@ (Do not change this line.)
                                        (0468)     ;---------------------------------------------------
                                        (0469)     ; Insert your custom code below this banner
                                        (0470)     ;---------------------------------------------------
                                        (0471) 
                                        (0472)     ;---------------------------------------------------
                                        (0473)     ; Insert your custom code above this banner
                                        (0474)     ;---------------------------------------------------
                                        (0475)     ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0476) 
                                        (0477)     mov  A,[EzI2Cs_bROM_Buf_Size]
                                        (0478)     dec  A
                                        (0479)     cmp  A,[EzI2Cs_bROM_RWcntr]                                      ; Check to see if out of range.
                                        (0480)     jc   .I2C_TRANSMIT_ROM_DATA  ; WARNING!! Bogas data will be transmitted if out of range.   
                                        (0481) 
                                        (0482)     mov  X,[EzI2Cs_pROM_Buf_Addr_MSB]                                ; Get MSB of ROM address in X
                                        (0483)     mov  A,[EzI2Cs_pROM_Buf_Addr_LSB]                                ; Get LSB of ROM base address
                                        (0484)     add  A,[EzI2Cs_bROM_RWcntr]                                      ; Set Offset and add to base address      
                                        (0485)     jnc  .GET_ROM_VALUE
                                        (0486)     inc  X    ; Inc the MSB
                                        (0487) .GET_ROM_VALUE:
                                        (0488)     swap A,X  ; Place MSB of ROM address in A, and LSB in X for ROMX
                                        (0489)     romx      ; Get Rom value in A
                                        (0490)     mov  reg[EzI2Cs_DR_REG],A                              ; Base address to RAM buffer.  
                                        (0491)     inc  [EzI2Cs_bROM_RWcntr]                                        ; Increment RAM buffer counter to next location.
                                        (0492) 
                                        (0493) .I2C_TRANSMIT_ROM_DATA:     
                                        (0494)     mov  reg[EzI2Cs_DR_REG],A                                        ; Write data to transmit register
                                        (0495)     SetEzI2Cs_SCR  (EzI2Cs_SCR_TRANSMIT)                             ; ACK command and transmit first byte. 
                                        (0496)     jmp  EzI2Cs_ISR_END
                                        (0497) 
                                        (0498) ENDIF
                                        (0499) 
                                        (0500) ;; Generic handlers
                                        (0501) 
                                        (0502) I2C_ACK_DATA:
                                        (0503)     SetEzI2Cs_SCR ( EzI2Cs_SCR_ACK )                                 ; ACK Data
06F4: 80 0F    JMP   0x0704             (0504)     jmp  EzI2Cs_ISR_END
06F6: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0505) 
                                        (0506) I2C_NAK_DATA:   ;; NAK data and return  !!WARNING, NOT SURE IF THIS WILL WORK
                                        (0507)     SetEzI2Cs_SCR ( EzI2Cs_SCR_NAK )                                 ;  NAK Data
06F9: 80 0A    JMP   0x0704             (0508)     jmp  EzI2Cs_ISR_END
                                        (0509) 
                                        (0510) I2C_STATE_RESET:
                                        (0511)     ;@PSoC_UserCode_I2C_RST_Start@ (Do not change this line.)
                                        (0512)     ;---------------------------------------------------
                                        (0513)     ; Insert your custom code below this banner
                                        (0514)     ;---------------------------------------------------
                                        (0515) 
                                        (0516)     ;---------------------------------------------------
                                        (0517)     ; Insert your custom code above this banner
                                        (0518)     ;---------------------------------------------------
                                        (0519)     ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0520) 
06FB: 26 03 F0 AND   [0x3],0xF0         (0521)     and  [EzI2Cs_bState],~STATE_MASK2                                ; Clear State bit.                       
06FE: 2E 03 00 OR    [0x3],0x0          (0522)     or   [EzI2Cs_bState], STATE_IDLE    ; Reset State
0701: 55 0A 00 MOV   [0xA],0x0          (0523)     mov [EzI2Cs_bBusy_Flag],EzI2Cs_I2C_FREE                          ; Clear Busy flag
0704: 18       POP   A                  
0705: 60 D0    MOV   REG[0xD0],A        
0707: 18       POP   A                  
0708: 60 D3    MOV   REG[0xD3],A        
                                        (0524)     ; Reset pointer buffers as well
                                        (0525)     ;@PSoC_UserCode_I2C_RST_End@ (Do not change this line.)
                                        (0526)     ;---------------------------------------------------
                                        (0527)     ; Insert your custom code below this banner
                                        (0528)     ;---------------------------------------------------
                                        (0529) 
                                        (0530)     ;---------------------------------------------------
                                        (0531)     ; Insert your custom code above this banner
                                        (0532)     ;---------------------------------------------------
                                        (0533)     ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0534) 
                                        (0535) EzI2Cs_ISR_END:
                                        (0536) 
                                        (0537) ; This conditional code is only used when using the large memory model.
                                        (0538) IF (SYSTEM_LARGE_MEMORY_MODEL)
                                        (0539)    REG_RESTORE CUR_PP           ; Restore Current Page Pointer
                                        (0540)    REG_RESTORE IDX_PP           ; Restore Index Page Pointer
                                        (0541) ENDIF
070A: 20       POP   X                  (0542)     pop  X
070B: 18       POP   A                  (0543)     pop  A
                                        (0544) 
070C: 7E       RETI                     (0545)     reti
FILE: lib\ezi2cs.asm                    (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
070D: 62 D0 00 MOV   REG[0xD0],0x0      (0003) ;;  FILENAME: EzI2Cs.asm
0710: 71 10    OR    F,0x10             
                                        (0004) ;;  Version: 1.30, Updated on 2012/3/2 at 9:14:41
                                        (0005) ;;  Generated by PSoC Designer 5.2.2551
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: EzI2Cs User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2012. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "EzI2Cs.inc"
                                        (0025) include "PSoCGPIOINT.inc"
                                        (0026) 
                                        (0027) ;-----------------------------------------------
                                        (0028) ; include instance specific register definitions
                                        (0029) ;-----------------------------------------------
                                        (0030) 
                                        (0031) ;-----------------------------------------------
                                        (0032) ;  Global Symbols
                                        (0033) ;-----------------------------------------------
                                        (0034) ;-------------------------------------------------------------------
                                        (0035) ;  Declare the functions global for both assembler and C compiler.
                                        (0036) ;
                                        (0037) ;  Note that there are two names for each API. First name is
                                        (0038) ;  assembler reference. Name with underscore is name refence for
                                        (0039) ;  C compiler.  Calling function in C source code does not require
                                        (0040) ;  the underscore.
                                        (0041) ;-------------------------------------------------------------------
                                        (0042) 
                                        (0043) export    EzI2Cs_EnableInt
                                        (0044) export   _EzI2Cs_EnableInt
                                        (0045) export    EzI2Cs_ResumeInt
                                        (0046) export   _EzI2Cs_ResumeInt
                                        (0047) export    EzI2Cs_Start
                                        (0048) export   _EzI2Cs_Start
                                        (0049) 
                                        (0050) export    EzI2Cs_DisableInt
                                        (0051) export   _EzI2Cs_DisableInt
                                        (0052) export    EzI2Cs_Stop
                                        (0053) export   _EzI2Cs_Stop
                                        (0054) export    EzI2Cs_DisableSlave
                                        (0055) export   _EzI2Cs_DisableSlave
                                        (0056) export    EzI2Cs_SetRamBuffer
                                        (0057) export   _EzI2Cs_SetRamBuffer
                                        (0058) export    EzI2Cs_GetAddr
                                        (0059) export   _EzI2Cs_GetAddr
                                        (0060) export    EzI2Cs_GetActivity
                                        (0061) export   _EzI2Cs_GetActivity
                                        (0062) 
                                        (0063) 
                                        (0064) IF (EzI2Cs_DYNAMIC_ADDR | EzI2Cs_AUTO_ADDR_CHECK) ;; Enable this function if Address is Dynamic or the AUTO_ADDR_CHECK is enabled
                                        (0065) export    EzI2Cs_SetAddr
                                        (0066) export   _EzI2Cs_SetAddr
                                        (0067) ENDIF
                                        (0068) 
                                        (0069) IF (EzI2Cs_ROM_ENABLE)  ;; Enable only if alternate ROM Address is Enabled
                                        (0070) export    EzI2Cs_SetRomBuffer
                                        (0071) export   _EzI2Cs_SetRomBuffer
                                        (0072) ENDIF
                                        (0073) 
                                        (0074) 
                                        (0075) AREA UserModules (ROM, REL, CON)
                                        (0076) 
                                        (0077) .SECTION
                                        (0078) 
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;  FUNCTION NAME: EzI2Cs_Start
                                        (0081) ;
                                        (0082) ;  DESCRIPTION:
                                        (0083) ;   Initialize the EzI2Cs I2C bus interface.
                                        (0084) ;
                                        (0085) ;-----------------------------------------------------------------------------
                                        (0086) ;
                                        (0087) ;  ARGUMENTS:
                                        (0088) ;
                                        (0089) ;  RETURNS: none
                                        (0090) ;
                                        (0091) ;  SIDE EFFECTS:
                                        (0092) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0093) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0094) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0095) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0096) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0097) ;          
                                        (0098) ;    Page Pointer Registers Modified: 
                                        (0099) ;          CUR_PP
                                        (0100) ;
                                        (0101) ;  THEORY of OPERATION or PROCEDURE:
                                        (0102) ;
                                        (0103) 
                                        (0104)  EzI2Cs_Start:
                                        (0105) _EzI2Cs_Start:
                                        (0106) 
                                        (0107)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0108)    RAM_SETPAGE_CUR >EzI2Cs_varPage
                                        (0109)    
                                        (0110) IF (EzI2Cs_DYNAMIC_ADDR)  ;; DYNAMIC ADDRESS
                                        (0111) IF (EzI2Cs_AUTO_ADDR_CHECK^1) ;; for CY8C28X45 chip: do not touch the EzI2Cs_bAddr variable if AutoAddressCompare feature is enabled.
                                        (0112)    mov  [EzI2Cs_bAddr],EzI2Cs_SLAVE_ADDR
                                        (0113) ENDIF   
                                        (0114) ENDIF
                                        (0115) 
                                        (0116)    M8C_SetBank1 ;The SDA and SCL pins are setting to Hi-z drive mode
0712: 41 04 5F AND   REG[0x4],0x5F      (0117)    and reg[EzI2CsSDA_DriveMode_0_ADDR],~(EzI2CsSDA_MASK|EzI2CsSCL_MASK)
0715: 43 05 A0 OR    REG[0x5],0xA0      (0118)    or  reg[EzI2CsSDA_DriveMode_1_ADDR], (EzI2CsSDA_MASK|EzI2CsSCL_MASK)
0718: 70 EF    AND   F,0xEF             
                                        (0119)    M8C_SetBank0
071A: 43 07 A0 OR    REG[0x7],0xA0      (0120)    or  reg[EzI2CsSDA_DriveMode_2_ADDR], (EzI2CsSDA_MASK|EzI2CsSCL_MASK)
                                        (0121) 
071D: 55 03 00 MOV   [0x3],0x0          (0122)    mov  [EzI2Cs_bState],0x00    ;; Make sure state machine is initialized
0720: 55 0A 00 MOV   [0xA],0x0          (0123)    mov [EzI2Cs_bBusy_Flag],EzI2Cs_I2C_FREE ;; Clear Busy flag
                                        (0124) 
0723: 90 29    CALL  _EzI2Cs_EnableInt  (0125)    call EzI2Cs_EnableInt
0725: 90 2E    CALL  0x0755             (0126)    call EzI2Cs_EnableSlave
                                        (0127) 
0727: 40       NOP                      (0128)    nop
0728: 40       NOP                      (0129)    nop
0729: 40       NOP                      (0130)    nop
072A: 40       NOP                      (0131)    nop
072B: 40       NOP                      (0132)    nop
                                        (0133)    
072C: 50 00    MOV   A,0x0              (0134)    mov A, 0
072E: 53 04    MOV   [0x4],A            (0135)    mov [EzI2Cs_bRAM_RWoffset], A
0730: 71 10    OR    F,0x10             
                                        (0136) IF (EzI2Cs_ROM_ENABLE)
                                        (0137)    mov [EzI2Cs_bROM_RWoffset], A
                                        (0138) ENDIF
                                        (0139)    
                                        (0140)    M8C_SetBank1 ;The SDA and SCL pins are restored to Open Drain Low drive mode
0732: 43 04 A0 OR    REG[0x4],0xA0      (0141)    or reg[EzI2CsSDA_DriveMode_0_ADDR], (EzI2CsSDA_MASK|EzI2CsSCL_MASK)
0735: 43 05 A0 OR    REG[0x5],0xA0      (0142)    or reg[EzI2CsSDA_DriveMode_1_ADDR], (EzI2CsSDA_MASK|EzI2CsSCL_MASK)
0738: 70 EF    AND   F,0xEF             
                                        (0143)    M8C_SetBank0
073A: 43 07 A0 OR    REG[0x7],0xA0      (0144)    or reg[EzI2CsSDA_DriveMode_2_ADDR], (EzI2CsSDA_MASK|EzI2CsSCL_MASK)
                                        (0145) 
                                        (0146)    RAM_EPILOGUE RAM_USE_CLASS_4
073D: 7F       RET                      (0147)    ret
073E: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0148) 
                                        (0149) .ENDSECTION
                                        (0150) 
                                        (0151) IF (EzI2Cs_DYNAMIC_ADDR | EzI2Cs_AUTO_ADDR_CHECK) ;; Enable this function if Address is Dynamic or the AUTO_ADDR_CHECK is enabled
                                        (0152) .SECTION
                                        (0153) ;-----------------------------------------------------------------------------
                                        (0154) ;  FUNCTION NAME: EzI2Cs_SetAddr(BYTE bAddr)
                                        (0155) ;
                                        (0156) ;  DESCRIPTION:
                                        (0157) ;   Set the I2C slave address for the EzI2Cs I2C bus interface.
                                        (0158) ;
                                        (0159) ;-----------------------------------------------------------------------------
                                        (0160) ;
                                        (0161) ;  ARGUMENTS:
                                        (0162) ;      A =>  Slave address
                                        (0163) ;
                                        (0164) ;  RETURNS: none
                                        (0165) ;
                                        (0166) ;  SIDE EFFECTS;    
                                        (0167) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0168) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0169) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0170) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0171) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0172) ;          
                                        (0173) ;    Page Pointer Registers Modified: 
                                        (0174) ;          CUR_PP
                                        (0175) ;
                                        (0176) ;  THEORY of OPERATION or PROCEDURE:
                                        (0177) ;
                                        (0178) 
                                        (0179)  EzI2Cs_SetAddr:
                                        (0180) _EzI2Cs_SetAddr:
                                        (0181)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0182) IF (EzI2Cs_AUTO_ADDR_CHECK^1) ;; for CY8C28X45 chip: do not touch the EzI2Cs_bAddr variable if AutoAddressCompare feature is enabled.
                                        (0183)    RAM_SETPAGE_CUR >EzI2Cs_bAddr
                                        (0184)    asl   A
                                        (0185)    mov   [EzI2Cs_bAddr],A
                                        (0186) ELSE                          ;; write to the ADDR register instead
                                        (0187)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0188)    and  A, ~EzI2Cs_HW_ADDR_MASK	; verify address value
                                        (0189)    mov  X, SP
                                        (0190)    push A                                   ; store address value
                                        (0191)    M8C_SetBank1               ;; Set Bank 1
                                        (0192)    mov  A, reg[EzI2Cs_ADDR_REG]   ; get value from address register
                                        (0193)    and  A, EzI2Cs_HW_ADDR_MASK    ; define highest bit
                                        (0194)    or   A, [X]                              ; form address value 	
                                        (0195)    mov  reg[EzI2Cs_ADDR_REG], A   ; set new address value to register
                                        (0196)    M8C_SetBank0               ;; Set Bank 0
                                        (0197)    pop  A
                                        (0198)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0199) ENDIF
                                        (0200)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0201)    ret
                                        (0202) 
                                        (0203) .ENDSECTION
                                        (0204) ENDIF
                                        (0205) 
                                        (0206) .SECTION
                                        (0207) ;-----------------------------------------------------------------------------
                                        (0208) ;  FUNCTION NAME:BYTE EzI2Cs_GetActivity(void)
                                        (0209) ;
                                        (0210) ;  DESCRIPTION:
                                        (0211) ;    Return a non-zero value if the I2C hardware has seen activity on the bus.
                                        (0212) ;    The activity flag will be cleared if set when calling this function.
                                        (0213) ;
                                        (0214) ;-----------------------------------------------------------------------------
                                        (0215) ;
                                        (0216) ;  ARGUMENTS:  none
                                        (0217) ;
                                        (0218) ;  RETURNS: 
                                        (0219) ;    BYTE  non-zero = Activity
                                        (0220) ;          zero     = No Activity
                                        (0221) ;
                                        (0222) ;  SIDE EFFECTS;    
                                        (0223) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0224) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0225) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0226) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0227) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0228) ;          
                                        (0229) ;    Page Pointer Registers Modified: 
                                        (0230) ;          CUR_PP
                                        (0231) ;
                                        (0232) ;  THEORY of OPERATION or PROCEDURE:
                                        (0233) ;
                                        (0234) 
                                        (0235)  EzI2Cs_GetActivity:
                                        (0236) _EzI2Cs_GetActivity:
                                        (0237)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0238)    RAM_SETPAGE_CUR >EzI2Cs_bState
0741: 51 03    MOV   A,[0x3]            (0239)    mov   A,[EzI2Cs_bState]
0743: 21 B0    AND   A,0xB0             (0240)    and   A,EzI2Cs_ACTIVITY_MASK         ; Mask off activity bits
0745: 26 03 4F AND   [0x3],0x4F         (0241)    and   [EzI2Cs_bState],~EzI2Cs_ACTIVITY_MASK ; Clear system activity bits
                                        (0242) 
                                        (0243) EzI2Cs_GetActivity_End:
                                        (0244)    RAM_EPILOGUE RAM_USE_CLASS_4
0748: 7F       RET                      (0245)    ret
                                        (0246) 
                                        (0247) .ENDSECTION
                                        (0248) 
                                        (0249) .SECTION
                                        (0250) ;-----------------------------------------------------------------------------
                                        (0251) ;  FUNCTION NAME: BYTE EzI2Cs_GetAddr(Void)
                                        (0252) ;
                                        (0253) ;  DESCRIPTION:
                                        (0254) ;   Get the I2C slave address for the EzI2Cs I2C bus interface.
                                        (0255) ;
                                        (0256) ;-----------------------------------------------------------------------------
                                        (0257) ;
                                        (0258) ;  ARGUMENTS: none
                                        (0259) ;
                                        (0260) ;  RETURNS: none
                                        (0261) ;
                                        (0262) ;  SIDE EFFECTS;    
                                        (0263) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0264) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0265) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0266) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0267) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0268) ;          
                                        (0269) ;    Page Pointer Registers Modified: 
                                        (0270) ;          CUR_PP
                                        (0271) ;
                                        (0272) ;
                                        (0273) ;  THEORY of OPERATION or PROCEDURE:
                                        (0274) ;
                                        (0275) 
                                        (0276)  EzI2Cs_GetAddr:
                                        (0277) _EzI2Cs_GetAddr:
                                        (0278) 
                                        (0279) IF (EzI2Cs_DYNAMIC_ADDR | EzI2Cs_AUTO_ADDR_CHECK) ;; if Address is Dynamic or the AUTO_ADDR_CHECK is enabled
                                        (0280)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0281) IF (EzI2Cs_AUTO_ADDR_CHECK^1) ;; for CY8C28X45 chip: do not touch the EzI2Cs_bAddr variable if AutoAddressCompare feature is enabled.
                                        (0282)    RAM_SETPAGE_CUR >EzI2Cs_bAddr
                                        (0283)    mov   A,[EzI2Cs_bAddr]
                                        (0284)    asr   A                          ; Shift Addr to right to drop RW bit.
                                        (0285) ELSE                          ;; read the address from ADDR register instead
                                        (0286)    M8C_SetBank1               ;; Set Bank 1 
                                        (0287)    mov A, reg[EzI2Cs_ADDR_REG]
                                        (0288)    M8C_SetBank0               ;; Set Bank 0
                                        (0289) ENDIF
                                        (0290)    and   A, 0x7f              ; Mask off bogus MSb
                                        (0291)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0292) ELSE
0749: 50 40    MOV   A,0x40             (0293)    mov   A,0x40            
                                        (0294) ENDIF
074B: 7F       RET                      (0295)    ret
                                        (0296) 
                                        (0297) .ENDSECTION
                                        (0298) 
                                        (0299) 
                                        (0300) 
                                        (0301) .SECTION
                                        (0302) ;-----------------------------------------------------------------------------
                                        (0303) ;  FUNCTION NAME: EzI2Cs_EnableInt
                                        (0304) ;  FUNCTION NAME: EzI2Cs_ResumeInt
                                        (0305) ;  DESCRIPTION:
                                        (0306) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0307) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0308) ;	  EzI2Cs_ResumeInt performs the enable int function without fist clearing
                                        (0309) ;     pending interrupts.
                                        (0310) ;-----------------------------------------------------------------------------
                                        (0311) ;
                                        (0312) ;  ARGUMENTS: none
                                        (0313) ;
                                        (0314) ;  RETURNS: none
                                        (0315) ;
                                        (0316) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0317) ;
                                        (0318) ;  THEORY of OPERATION or PROCEDURE:
                                        (0319) ;
                                        (0320)  EzI2Cs_ResumeInt:
                                        (0321) _EzI2Cs_ResumeInt:
                                        (0322)    RAM_PROLOGUE RAM_USE_CLASS_1
074C: 80 04    JMP   0x0751             (0323)    jmp   ResumeEntry
                                        (0324) 
                                        (0325)  EzI2Cs_EnableInt:
                                        (0326) _EzI2Cs_EnableInt:
                                        (0327)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0328)    ;first clear any pending interrupts
074E: 41 DD FE AND   REG[0xDD],0xFE     (0329)    and   reg[INT_CLR3], ~EzI2Cs_INT_MASK   
0751: 43 DE 01 OR    REG[0xDE],0x1      
                                        (0330) ResumeEntry:
                                        (0331)    M8C_EnableIntMask EzI2Cs_INT_REG, EzI2Cs_INT_MASK
                                        (0332)    RAM_EPILOGUE RAM_USE_CLASS_1
0754: 7F       RET                      (0333)    ret
                                        (0334) 
                                        (0335) .ENDSECTION
                                        (0336) 
                                        (0337) .SECTION
                                        (0338) ;-----------------------------------------------------------------------------
                                        (0339) ;  FUNCTION NAME: EzI2Cs_EnableSlave
                                        (0340) ;
                                        (0341) ;  DESCRIPTION:
                                        (0342) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0343) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0344) ;
                                        (0345) ;-----------------------------------------------------------------------------
                                        (0346) ;
                                        (0347) ;  ARGUMENTS: none
                                        (0348) ;
                                        (0349) ;  RETURNS: none
                                        (0350) ;
                                        (0351) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0352) ;
                                        (0353) ;  THEORY of OPERATION or PROCEDURE:
                                        (0354) ;
                                        (0355) 
                                        (0356)  EzI2Cs_EnableSlave:
                                        (0357) _EzI2Cs_EnableSlave:
                                        (0358) 
                                        (0359)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0360)     
                                        (0361)     IF (EzI2Cs_CY8C27XXXA_ID) ;; Enable this code if we have CY8C27XXXA chip ID
                                        (0362)     ; Save original CPU clock speed
                                        (0363)     M8C_SetBank1          ; Set Bank 1 
                                        (0364)     mov  A,reg[OSC_CR0]   ; Get current configuration of OSC_CR0 (Bank 1)
                                        (0365)     push A                ; Save OSC_CR0 configuration
                                        (0366)     and  A,0xF8           ; Mask off CPU speed
                                        (0367)     or   A,0x05           ; Set clock to 750KHz
                                        (0368)     mov  reg[OSC_CR0],A   ; Write new value to OSC_CR0 (Bank 1)
                                        (0369)     M8C_SetBank0          ; Back to Bank 0
                                        (0370)     ENDIF 
                                        (0371)     ; Enable I2C Slave
                                        (0372)     IF(EzI2Cs_USED_I2C_BLOCK)
                                        (0373)     M8C_SetBank1
                                        (0374)     or   reg[EzI2Cs_CFG_REG],(EzI2Cs_CFG_Slave_EN | EzI2Cs_CFG_BUS_ERROR_IE | EzI2Cs_CFG_STOP_IE)
                                        (0375)     M8C_SetBank0
                                        (0376)     ELSE
0755: 43 D6 31 OR    REG[0xD6],0x31     (0377)     or   reg[EzI2Cs_CFG_REG],(EzI2Cs_CFG_Slave_EN | EzI2Cs_CFG_BUS_ERROR_IE | EzI2Cs_CFG_STOP_IE)
                                        (0378)     ENDIF
                                        (0379)     IF (EzI2Cs_CY8C27XXXA_ID) ;; Enable this code if we have CY8C27XXXA chip ID    
                                        (0380)     ; Restore original CPU clock speed
                                        (0381)     pop  A
                                        (0382)     M8C_SetBank1          ; Set Bank 1
                                        (0383)     mov  reg[OSC_CR0],A   ; Restore
                                        (0384)     M8C_SetBank0          ; Back to Bank 0
                                        (0385)     ENDIF    
                                        (0386)     RAM_EPILOGUE RAM_USE_CLASS_1
0758: 7F       RET                      (0387)     ret
0759: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0388) 
                                        (0389) .ENDSECTION
                                        (0390) 
                                        (0391) .SECTION
                                        (0392) ;-----------------------------------------------------------------------------
                                        (0393) ;  FUNCTION NAME: EzI2Cs_DisableInt
                                        (0394) ;  FUNCTION NAME: EzI2Cs_Stop
                                        (0395) ;
                                        (0396) ;  DESCRIPTION:
                                        (0397) ;     Disables EzI2Cs slave by disabling SDA interrupt
                                        (0398) ;
                                        (0399) ;-----------------------------------------------------------------------------
                                        (0400) ;
                                        (0401) ;  ARGUMENTS: none
                                        (0402) ;
                                        (0403) ;  RETURNS: none
                                        (0404) ;
                                        (0405) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0406) ;
                                        (0407) ;  THEORY of OPERATION or PROCEDURE:
                                        (0408) ;
                                        (0409) 
                                        (0410)  EzI2Cs_Stop:
                                        (0411) _EzI2Cs_Stop:
                                        (0412)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0413) 
                                        (0414)    M8C_DisableIntMask EzI2Cs_INT_REG, EzI2Cs_INT_MASK
                                        (0415)    IF(EzI2Cs_USED_I2C_BLOCK)
                                        (0416)    M8C_SetBank1
                                        (0417)    and  reg[EzI2Cs_CFG_REG],~EzI2Cs_CFG_Slave_EN
                                        (0418)    M8C_SetBank0
                                        (0419)    ELSE
075C: 41 D6 FE AND   REG[0xD6],0xFE     (0420)    and  reg[EzI2Cs_CFG_REG],~EzI2Cs_CFG_Slave_EN
                                        (0421)    ENDIF
                                        (0422)    RAM_EPILOGUE RAM_USE_CLASS_1
075F: 7F       RET                      (0423)    ret
0760: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0424) 
                                        (0425) .ENDSECTION
                                        (0426) 
                                        (0427) 
                                        (0428) 
                                        (0429) .SECTION
                                        (0430) ;-----------------------------------------------------------------------------
                                        (0431) ;  FUNCTION NAME: EzI2Cs_DisableInt
                                        (0432) ;  FUNCTION NAME: EzI2Cs_Stop
                                        (0433) ;
                                        (0434) ;  DESCRIPTION:
                                        (0435) ;     Disables EzI2Cs slave by disabling SDA interrupt
                                        (0436) ;
                                        (0437) ;-----------------------------------------------------------------------------
                                        (0438) ;
                                        (0439) ;  ARGUMENTS: none
                                        (0440) ;
                                        (0441) ;  RETURNS: none
                                        (0442) ;
                                        (0443) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0444) ;
                                        (0445) ;  THEORY of OPERATION or PROCEDURE:
                                        (0446) ;
                                        (0447) 
                                        (0448)  EzI2Cs_DisableInt:
                                        (0449) _EzI2Cs_DisableInt:
                                        (0450)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0451)    M8C_DisableIntMask EzI2Cs_INT_REG, EzI2Cs_INT_MASK
                                        (0452)    RAM_EPILOGUE RAM_USE_CLASS_1
0763: 7F       RET                      (0453)    ret
                                        (0454) 
                                        (0455) .ENDSECTION
                                        (0456) 
                                        (0457) .SECTION
                                        (0458) ;-----------------------------------------------------------------------------
                                        (0459) ;  FUNCTION NAME: EzI2Cs_DisableSlave
                                        (0460) ;
                                        (0461) ;  DESCRIPTION:
                                        (0462) ;     Disables EzI2Cs slave by disabling SDA interrupt
                                        (0463) ;
                                        (0464) ;-----------------------------------------------------------------------------
                                        (0465) ;
                                        (0466) ;  ARGUMENTS: none
                                        (0467) ;
                                        (0468) ;  RETURNS: none
                                        (0469) ;
                                        (0470) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0471) ;
                                        (0472) ;  THEORY of OPERATION or PROCEDURE:
                                        (0473) ;
                                        (0474) 
                                        (0475)  EzI2Cs_DisableSlave:
                                        (0476) _EzI2Cs_DisableSlave:
                                        (0477)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0478)    IF(EzI2Cs_USED_I2C_BLOCK)
                                        (0479)    M8C_SetBank1
                                        (0480)    and  reg[EzI2Cs_CFG_REG],~EzI2Cs_CFG_Slave_EN
                                        (0481)    M8C_SetBank0
                                        (0482)    ELSE
0764: 41 D6 FE AND   REG[0xD6],0xFE     (0483)    and  reg[EzI2Cs_CFG_REG],~EzI2Cs_CFG_Slave_EN
                                        (0484)    ENDIF
                                        (0485)    RAM_EPILOGUE RAM_USE_CLASS_1
0767: 7F       RET                      (0486)    ret
0768: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0487) 
                                        (0488) .ENDSECTION
                                        (0489) 
                                        (0490) .SECTION
                                        (0491) ;-----------------------------------------------------------------------------
                                        (0492) ;  FUNCTION NAME: 
                                        (0493) ;          void EzI2Cs_SetRamBuffer(BYTE bSize, BYTE bRWboundry, BYTE * pAddr)
                                        (0494) ;
                                        (0495) ;  DESCRIPTION:
                                        (0496) ;     Sets the location and size of the I2C RAM buffer.          
                                        (0497) ;
                                        (0498) ;-----------------------------------------------------------------------------
                                        (0499) ;
                                        (0500) ;  ARGUMENTS: 
                                        (0501) ;     [SP-3] =>  Size of data structure
                                        (0502) ;     [SP-4] =>  R/W boundary of (Must be less than or equal to size.)
                                        (0503) ;     [SP-5] =>  LSB of data pointer
                                        (0504) ;     [SP-6] =>  MSB of data pointer (Only used for large memory model)
                                        (0505) ;
                                        (0506) ;  RETURNS: none
                                        (0507) ;
                                        (0508) ;  SIDE EFFECTS;    
                                        (0509) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0510) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0511) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0512) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0513) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0514) ;          
                                        (0515) ;    Page Pointer Registers Modified: 
                                        (0516) ;          CUR_PP
                                        (0517) ;
                                        (0518) ;  THEORY of OPERATION or PROCEDURE:
                                        (0519) ;
                                        (0520) 
                                        (0521) ; Stack offset constants
                                        (0522) RAMBUF_SIZE:   equ  -3   ; Stack position for data structure size.
                                        (0523) RW_SIZE:       equ  -4   ; Stack position for R/W area size.       
                                        (0524) RAMPTR_LSB:    equ  -5   ; Stack position for RAM pointer LSB.   
                                        (0525) RAMPTR_MSB:    equ  -6   ; Stack position for RAM pointer MSB.   
                                        (0526) 
                                        (0527)  EzI2Cs_SetRamBuffer:
                                        (0528) _EzI2Cs_SetRamBuffer:
                                        (0529) 
                                        (0530)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0531)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0532)     RAM_SETPAGE_CUR >EzI2Cs_bRAM_Buf_Size    ; Set page to global var page.
                                        (0533)                                                         ; All these globals should be
                                        (0534)                                                         ; on the same page.          
076B: 4F       MOV   X,SP               (0535)     mov   X,SP
076C: 52 FD    MOV   A,[X-3]            (0536)     mov   A,[X+RAMBUF_SIZE]
076E: 53 08    MOV   [0x8],A            (0537)     mov   [EzI2Cs_bRAM_Buf_Size],A           ; Store the buffer size
                                        (0538) 
0770: 52 FC    MOV   A,[X-4]            (0539)     mov   A,[X+RW_SIZE]                            ; Store R/W boundary             
0772: 53 09    MOV   [0x9],A            (0540)     mov   [EzI2Cs_bRAM_Buf_WSize],A          ; 
                                        (0541)     
0774: 52 FB    MOV   A,[X-5]            (0542)     mov   A,[X+RAMPTR_LSB]                         ; Store only LSB of data pointer
0776: 53 07    MOV   [0x7],A            (0543)     mov   [EzI2Cs_pRAM_Buf_Addr_LSB],A       ; 
                                        (0544) 
                                        (0545) IF (SYSTEM_LARGE_MEMORY_MODEL)                             ; Only worry about the address MSB
                                        (0546)                                                            ; if in the large memory Model
0778: 52 FA    MOV   A,[X-6]            (0547)     mov   A,[X+RAMPTR_MSB]                         ; Store only MSB of data pointer
077A: 53 06    MOV   [0x6],A            (0548)     mov   [EzI2Cs_pRAM_Buf_Addr_MSB],A       ; 
077C: 70 3F    AND   F,0x3F             
077E: 71 C0    OR    F,0xC0             
                                        (0549) ENDIF
                                        (0550) 
                                        (0551)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0552)     RAM_EPILOGUE RAM_USE_CLASS_4
0780: 7F       RET                      (0553)     ret
                                        (0554) 
                                        (0555) .ENDSECTION
                                        (0556) 
                                        (0557) IF (EzI2Cs_ROM_ENABLE)  ;; Enable only if alternate ROM Address is Enabled
                                        (0558) .SECTION
                                        (0559) ;-----------------------------------------------------------------------------
                                        (0560) ;  FUNCTION NAME: 
                                        (0561) ;          void EzI2Cs_SetRomBuffer(BYTE bSize, BYTE * pAddr)
                                        (0562) ;
                                        (0563) ;  DESCRIPTION:
                                        (0564) ;     Sets the location and size of the I2C ROM buffer.          
                                        (0565) ;
                                        (0566) ;-----------------------------------------------------------------------------
                                        (0567) ;
                                        (0568) ;  ARGUMENTS: 
                                        (0569) ;     [SP-3] =>  Size of data const data structure
                                        (0570) ;     [SP-4] =>  LSB of data pointer
                                        (0571) ;     [SP-5] =>  MSB of data pointer (Only used for large memory model)
                                        (0572) ;
                                        (0573) ;  RETURNS: none
                                        (0574) ;
                                        (0575) ;  SIDE EFFECTS;    
                                        (0576) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0577) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0578) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0579) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0580) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0581) ;          
                                        (0582) ;    Page Pointer Registers Modified: 
                                        (0583) ;          CUR_PP
                                        (0584) ;
                                        (0585) ;  THEORY of OPERATION or PROCEDURE:
                                        (0586) ;
                                        (0587) 
                                        (0588) ; Stack offset constants
                                        (0589) ROMBUF_SIZE:   equ  -3   ; Stack position for data structure size.
                                        (0590) ROMPTR_LSB:    equ  -4   ; Stack position for ROM pointer LSB.   
                                        (0591) ROMPTR_MSB:    equ  -5   ; Stack position for ROM pointer MSB.   
                                        (0592) 
                                        (0593)  EzI2Cs_SetRomBuffer:
                                        (0594) _EzI2Cs_SetRomBuffer:
                                        (0595) 
                                        (0596)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0597)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0598)     RAM_SETPAGE_CUR >EzI2Cs_bROM_Buf_Size    ; Set page to global var page.
                                        (0599)                                                         ; All these globals should be
                                        (0600)                                                         ; on the same page.          
                                        (0601)     mov   X,SP
                                        (0602)     mov   A,[X+ROMBUF_SIZE]
                                        (0603)     mov   [EzI2Cs_bROM_Buf_Size],A           ; Store the buffer size
                                        (0604) 
                                        (0605)     mov   A,[X+ROMPTR_LSB]                         ; Store LSB of data pointer
                                        (0606)     mov   [EzI2Cs_pROM_Buf_Addr_LSB],A       ; 
                                        (0607)     mov   A,[X+ROMPTR_MSB]                         ; Store MSB of data pointer
                                        (0608)     mov   [EzI2Cs_pROM_Buf_Addr_MSB],A       ; 
                                        (0609)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0610)     RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0611)     ret
                                        (0612) 
                                        (0613) .ENDSECTION
                                        (0614) ENDIF
                                        (0615) 
                                        (0616) ; End of File EzI2Cs.asm
FILE: I:\ASUSWE~1\UPLOAD~1\Hobby\PROGRA~1\PSOCPR~1\I2C_SL~1\I2C_SL~1\main.c
(0001) //----------------------------------------------------------------------------
(0002) // C main line
(0003) //----------------------------------------------------------------------------
(0004) 
(0005) #include <m8c.h>        															// Part specific constants and macros
(0006) #include "PSoCAPI.h"    															// PSoC API definitions for all User Modules
(0007) 
(0008) // Variablen
(0009) char Wert = 150;
(0010) 
(0011) // Funktionen
(0012) void I2C_Init(void);
(0013) 
(0014) void main(void)
(0015) {
(0016) 	M8C_EnableGInt; 
__UserModules_end|__text_start|_main|_main:
    0781: 71 01    OR    F,0x1
(0017) 	LCD_Start();																	// LCD Modul aktivieren
    0783: 10       PUSH  X
    0784: 7C 04 AD LCALL _LCD_Start|_LCD_Init|LCD_Start|LCD_Init
(0018) 	
(0019) 	LCD_Position(0,0); 
    0787: 50 00    MOV   A,0x0
    0789: 57 00    MOV   X,0x0
    078B: 7C 05 20 LCALL _LCD_Position
(0020) 	LCD_PrCString("PSoC I2C Slave");
    078E: 50 01    MOV   A,0x1
    0790: 08       PUSH  A
    0791: 50 A6    MOV   A,0xA6
    0793: 5C       MOV   X,A
    0794: 18       POP   A
    0795: 7C 03 9B LCALL _LCD_PrCString
(0021) 	
(0022) 	EzI2Cs_SetRamBuffer(1, 1, (char *)&Wert);										// I²C Buffer setzen, 1 Byte Größe, 1 Byte Schreib/Lesbar
    0798: 50 00    MOV   A,0x0
    079A: 08       PUSH  A
    079B: 50 0D    MOV   A,0xD
    079D: 08       PUSH  A
    079E: 50 01    MOV   A,0x1
    07A0: 08       PUSH  A
    07A1: 08       PUSH  A
    07A2: 7C 07 68 LCALL _EzI2Cs_SetRamBuffer
    07A5: 38 FC    ADD   SP,0xFC
    07A7: 20       POP   X
(0023) 	
(0024) 	I2C_Init();
    07A8: 90 35    CALL  _I2C_Init
    07AA: 80 30    JMP   0x07DB
(0025) 	
(0026) 	while(1)
(0027) 	{
(0028) 		LCD_Position(1,0); 
    07AC: 10       PUSH  X
    07AD: 57 00    MOV   X,0x0
    07AF: 50 01    MOV   A,0x1
    07B1: 7C 05 20 LCALL _LCD_Position
(0029) 		LCD_PrCString("Wert:");
    07B4: 50 01    MOV   A,0x1
    07B6: 08       PUSH  A
    07B7: 50 A0    MOV   A,0xA0
    07B9: 5C       MOV   X,A
    07BA: 18       POP   A
    07BB: 7C 03 9B LCALL _LCD_PrCString
(0030) 		LCD_Position(2,0);
    07BE: 57 00    MOV   X,0x0
    07C0: 50 02    MOV   A,0x2
    07C2: 7C 05 20 LCALL _LCD_Position
    07C5: 20       POP   X
(0031) 		LCD_PrHexInt(Wert);
    07C6: 62 D0 00 MOV   REG[0xD0],0x0
    07C9: 51 0D    MOV   A,[Wert]
    07CB: 62 D0 00 MOV   REG[0xD0],0x0
    07CE: 53 0B    MOV   [__r1],A
    07D0: 10       PUSH  X
    07D1: 50 00    MOV   A,0x0
    07D3: 08       PUSH  A
    07D4: 51 0B    MOV   A,[__r1]
    07D6: 20       POP   X
    07D7: 7C 03 D0 LCALL _LCD_PrHexInt
    07DA: 20       POP   X
(0032) 	}
    07DB: 8F D0    JMP   0x07AC
    07DD: 8F FF    JMP   0x07DD
(0033) }
(0034) 
(0035) void I2C_Init(void)
(0036) {
(0037) 	EzI2Cs_Start();																	// I²C Modul starten
_I2C_Init:
    07DF: 10       PUSH  X
    07E0: 7C 07 0D LCALL _EzI2Cs_Start
(0038) 	EzI2Cs_EnableInt();																// I²C Interrupts aktivieren
    07E3: 7C 07 4E LCALL _EzI2Cs_EnableInt
    07E6: 20       POP   X
    07E7: 7F       RET   
