
2DRoboPrac.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001c408  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000153c  0801c608  0801c608  0002c608  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801db44  0801db44  000303d8  2**0
                  CONTENTS
  4 .ARM          00000008  0801db44  0801db44  0002db44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801db4c  0801db4c  000303d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  0801db4c  0801db4c  0002db4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801db5c  0801db5c  0002db5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003d8  20000000  0801db60  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00011298  200003d8  0801df38  000303d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20011670  0801df38  00031670  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000303d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000076  00000000  00000000  00030406  2**0
                  CONTENTS, READONLY
 13 .debug_info   000272aa  00000000  00000000  0003047c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000055be  00000000  00000000  00057726  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ca0  00000000  00000000  0005cce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001606  00000000  00000000  0005e988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002fad0  00000000  00000000  0005ff8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025981  00000000  00000000  0008fa5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001152e3  00000000  00000000  000b53df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000085bc  00000000  00000000  001ca6c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  001d2c80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200003d8 	.word	0x200003d8
 800021c:	00000000 	.word	0x00000000
 8000220:	0801c5f0 	.word	0x0801c5f0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200003dc 	.word	0x200003dc
 800023c:	0801c5f0 	.word	0x0801c5f0

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_ldivmod>:
 8000310:	b97b      	cbnz	r3, 8000332 <__aeabi_ldivmod+0x22>
 8000312:	b972      	cbnz	r2, 8000332 <__aeabi_ldivmod+0x22>
 8000314:	2900      	cmp	r1, #0
 8000316:	bfbe      	ittt	lt
 8000318:	2000      	movlt	r0, #0
 800031a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800031e:	e006      	blt.n	800032e <__aeabi_ldivmod+0x1e>
 8000320:	bf08      	it	eq
 8000322:	2800      	cmpeq	r0, #0
 8000324:	bf1c      	itt	ne
 8000326:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800032a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800032e:	f000 b9bb 	b.w	80006a8 <__aeabi_idiv0>
 8000332:	f1ad 0c08 	sub.w	ip, sp, #8
 8000336:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800033a:	2900      	cmp	r1, #0
 800033c:	db09      	blt.n	8000352 <__aeabi_ldivmod+0x42>
 800033e:	2b00      	cmp	r3, #0
 8000340:	db1a      	blt.n	8000378 <__aeabi_ldivmod+0x68>
 8000342:	f000 f84d 	bl	80003e0 <__udivmoddi4>
 8000346:	f8dd e004 	ldr.w	lr, [sp, #4]
 800034a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034e:	b004      	add	sp, #16
 8000350:	4770      	bx	lr
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	2b00      	cmp	r3, #0
 800035a:	db1b      	blt.n	8000394 <__aeabi_ldivmod+0x84>
 800035c:	f000 f840 	bl	80003e0 <__udivmoddi4>
 8000360:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000364:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000368:	b004      	add	sp, #16
 800036a:	4240      	negs	r0, r0
 800036c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000370:	4252      	negs	r2, r2
 8000372:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000376:	4770      	bx	lr
 8000378:	4252      	negs	r2, r2
 800037a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800037e:	f000 f82f 	bl	80003e0 <__udivmoddi4>
 8000382:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800038a:	b004      	add	sp, #16
 800038c:	4240      	negs	r0, r0
 800038e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000392:	4770      	bx	lr
 8000394:	4252      	negs	r2, r2
 8000396:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800039a:	f000 f821 	bl	80003e0 <__udivmoddi4>
 800039e:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003a6:	b004      	add	sp, #16
 80003a8:	4252      	negs	r2, r2
 80003aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80003c4:	f000 b970 	b.w	80006a8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9e08      	ldr	r6, [sp, #32]
 80003e6:	460d      	mov	r5, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	460f      	mov	r7, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4694      	mov	ip, r2
 80003f4:	d965      	bls.n	80004c2 <__udivmoddi4+0xe2>
 80003f6:	fab2 f382 	clz	r3, r2
 80003fa:	b143      	cbz	r3, 800040e <__udivmoddi4+0x2e>
 80003fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000400:	f1c3 0220 	rsb	r2, r3, #32
 8000404:	409f      	lsls	r7, r3
 8000406:	fa20 f202 	lsr.w	r2, r0, r2
 800040a:	4317      	orrs	r7, r2
 800040c:	409c      	lsls	r4, r3
 800040e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000412:	fa1f f58c 	uxth.w	r5, ip
 8000416:	fbb7 f1fe 	udiv	r1, r7, lr
 800041a:	0c22      	lsrs	r2, r4, #16
 800041c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000420:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000424:	fb01 f005 	mul.w	r0, r1, r5
 8000428:	4290      	cmp	r0, r2
 800042a:	d90a      	bls.n	8000442 <__udivmoddi4+0x62>
 800042c:	eb1c 0202 	adds.w	r2, ip, r2
 8000430:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000434:	f080 811c 	bcs.w	8000670 <__udivmoddi4+0x290>
 8000438:	4290      	cmp	r0, r2
 800043a:	f240 8119 	bls.w	8000670 <__udivmoddi4+0x290>
 800043e:	3902      	subs	r1, #2
 8000440:	4462      	add	r2, ip
 8000442:	1a12      	subs	r2, r2, r0
 8000444:	b2a4      	uxth	r4, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000452:	fb00 f505 	mul.w	r5, r0, r5
 8000456:	42a5      	cmp	r5, r4
 8000458:	d90a      	bls.n	8000470 <__udivmoddi4+0x90>
 800045a:	eb1c 0404 	adds.w	r4, ip, r4
 800045e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000462:	f080 8107 	bcs.w	8000674 <__udivmoddi4+0x294>
 8000466:	42a5      	cmp	r5, r4
 8000468:	f240 8104 	bls.w	8000674 <__udivmoddi4+0x294>
 800046c:	4464      	add	r4, ip
 800046e:	3802      	subs	r0, #2
 8000470:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000474:	1b64      	subs	r4, r4, r5
 8000476:	2100      	movs	r1, #0
 8000478:	b11e      	cbz	r6, 8000482 <__udivmoddi4+0xa2>
 800047a:	40dc      	lsrs	r4, r3
 800047c:	2300      	movs	r3, #0
 800047e:	e9c6 4300 	strd	r4, r3, [r6]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d908      	bls.n	800049c <__udivmoddi4+0xbc>
 800048a:	2e00      	cmp	r6, #0
 800048c:	f000 80ed 	beq.w	800066a <__udivmoddi4+0x28a>
 8000490:	2100      	movs	r1, #0
 8000492:	e9c6 0500 	strd	r0, r5, [r6]
 8000496:	4608      	mov	r0, r1
 8000498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049c:	fab3 f183 	clz	r1, r3
 80004a0:	2900      	cmp	r1, #0
 80004a2:	d149      	bne.n	8000538 <__udivmoddi4+0x158>
 80004a4:	42ab      	cmp	r3, r5
 80004a6:	d302      	bcc.n	80004ae <__udivmoddi4+0xce>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	f200 80f8 	bhi.w	800069e <__udivmoddi4+0x2be>
 80004ae:	1a84      	subs	r4, r0, r2
 80004b0:	eb65 0203 	sbc.w	r2, r5, r3
 80004b4:	2001      	movs	r0, #1
 80004b6:	4617      	mov	r7, r2
 80004b8:	2e00      	cmp	r6, #0
 80004ba:	d0e2      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	e9c6 4700 	strd	r4, r7, [r6]
 80004c0:	e7df      	b.n	8000482 <__udivmoddi4+0xa2>
 80004c2:	b902      	cbnz	r2, 80004c6 <__udivmoddi4+0xe6>
 80004c4:	deff      	udf	#255	; 0xff
 80004c6:	fab2 f382 	clz	r3, r2
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	f040 8090 	bne.w	80005f0 <__udivmoddi4+0x210>
 80004d0:	1a8a      	subs	r2, r1, r2
 80004d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d6:	fa1f fe8c 	uxth.w	lr, ip
 80004da:	2101      	movs	r1, #1
 80004dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80004e0:	fb07 2015 	mls	r0, r7, r5, r2
 80004e4:	0c22      	lsrs	r2, r4, #16
 80004e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80004ea:	fb0e f005 	mul.w	r0, lr, r5
 80004ee:	4290      	cmp	r0, r2
 80004f0:	d908      	bls.n	8000504 <__udivmoddi4+0x124>
 80004f2:	eb1c 0202 	adds.w	r2, ip, r2
 80004f6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x122>
 80004fc:	4290      	cmp	r0, r2
 80004fe:	f200 80cb 	bhi.w	8000698 <__udivmoddi4+0x2b8>
 8000502:	4645      	mov	r5, r8
 8000504:	1a12      	subs	r2, r2, r0
 8000506:	b2a4      	uxth	r4, r4
 8000508:	fbb2 f0f7 	udiv	r0, r2, r7
 800050c:	fb07 2210 	mls	r2, r7, r0, r2
 8000510:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000514:	fb0e fe00 	mul.w	lr, lr, r0
 8000518:	45a6      	cmp	lr, r4
 800051a:	d908      	bls.n	800052e <__udivmoddi4+0x14e>
 800051c:	eb1c 0404 	adds.w	r4, ip, r4
 8000520:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000524:	d202      	bcs.n	800052c <__udivmoddi4+0x14c>
 8000526:	45a6      	cmp	lr, r4
 8000528:	f200 80bb 	bhi.w	80006a2 <__udivmoddi4+0x2c2>
 800052c:	4610      	mov	r0, r2
 800052e:	eba4 040e 	sub.w	r4, r4, lr
 8000532:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000536:	e79f      	b.n	8000478 <__udivmoddi4+0x98>
 8000538:	f1c1 0720 	rsb	r7, r1, #32
 800053c:	408b      	lsls	r3, r1
 800053e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000542:	ea4c 0c03 	orr.w	ip, ip, r3
 8000546:	fa05 f401 	lsl.w	r4, r5, r1
 800054a:	fa20 f307 	lsr.w	r3, r0, r7
 800054e:	40fd      	lsrs	r5, r7
 8000550:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000554:	4323      	orrs	r3, r4
 8000556:	fbb5 f8f9 	udiv	r8, r5, r9
 800055a:	fa1f fe8c 	uxth.w	lr, ip
 800055e:	fb09 5518 	mls	r5, r9, r8, r5
 8000562:	0c1c      	lsrs	r4, r3, #16
 8000564:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000568:	fb08 f50e 	mul.w	r5, r8, lr
 800056c:	42a5      	cmp	r5, r4
 800056e:	fa02 f201 	lsl.w	r2, r2, r1
 8000572:	fa00 f001 	lsl.w	r0, r0, r1
 8000576:	d90b      	bls.n	8000590 <__udivmoddi4+0x1b0>
 8000578:	eb1c 0404 	adds.w	r4, ip, r4
 800057c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000580:	f080 8088 	bcs.w	8000694 <__udivmoddi4+0x2b4>
 8000584:	42a5      	cmp	r5, r4
 8000586:	f240 8085 	bls.w	8000694 <__udivmoddi4+0x2b4>
 800058a:	f1a8 0802 	sub.w	r8, r8, #2
 800058e:	4464      	add	r4, ip
 8000590:	1b64      	subs	r4, r4, r5
 8000592:	b29d      	uxth	r5, r3
 8000594:	fbb4 f3f9 	udiv	r3, r4, r9
 8000598:	fb09 4413 	mls	r4, r9, r3, r4
 800059c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80005a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80005a4:	45a6      	cmp	lr, r4
 80005a6:	d908      	bls.n	80005ba <__udivmoddi4+0x1da>
 80005a8:	eb1c 0404 	adds.w	r4, ip, r4
 80005ac:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80005b0:	d26c      	bcs.n	800068c <__udivmoddi4+0x2ac>
 80005b2:	45a6      	cmp	lr, r4
 80005b4:	d96a      	bls.n	800068c <__udivmoddi4+0x2ac>
 80005b6:	3b02      	subs	r3, #2
 80005b8:	4464      	add	r4, ip
 80005ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80005be:	fba3 9502 	umull	r9, r5, r3, r2
 80005c2:	eba4 040e 	sub.w	r4, r4, lr
 80005c6:	42ac      	cmp	r4, r5
 80005c8:	46c8      	mov	r8, r9
 80005ca:	46ae      	mov	lr, r5
 80005cc:	d356      	bcc.n	800067c <__udivmoddi4+0x29c>
 80005ce:	d053      	beq.n	8000678 <__udivmoddi4+0x298>
 80005d0:	b156      	cbz	r6, 80005e8 <__udivmoddi4+0x208>
 80005d2:	ebb0 0208 	subs.w	r2, r0, r8
 80005d6:	eb64 040e 	sbc.w	r4, r4, lr
 80005da:	fa04 f707 	lsl.w	r7, r4, r7
 80005de:	40ca      	lsrs	r2, r1
 80005e0:	40cc      	lsrs	r4, r1
 80005e2:	4317      	orrs	r7, r2
 80005e4:	e9c6 7400 	strd	r7, r4, [r6]
 80005e8:	4618      	mov	r0, r3
 80005ea:	2100      	movs	r1, #0
 80005ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005f0:	f1c3 0120 	rsb	r1, r3, #32
 80005f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80005f8:	fa20 f201 	lsr.w	r2, r0, r1
 80005fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000600:	409d      	lsls	r5, r3
 8000602:	432a      	orrs	r2, r5
 8000604:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000608:	fa1f fe8c 	uxth.w	lr, ip
 800060c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000610:	fb07 1510 	mls	r5, r7, r0, r1
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800061a:	fb00 f50e 	mul.w	r5, r0, lr
 800061e:	428d      	cmp	r5, r1
 8000620:	fa04 f403 	lsl.w	r4, r4, r3
 8000624:	d908      	bls.n	8000638 <__udivmoddi4+0x258>
 8000626:	eb1c 0101 	adds.w	r1, ip, r1
 800062a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800062e:	d22f      	bcs.n	8000690 <__udivmoddi4+0x2b0>
 8000630:	428d      	cmp	r5, r1
 8000632:	d92d      	bls.n	8000690 <__udivmoddi4+0x2b0>
 8000634:	3802      	subs	r0, #2
 8000636:	4461      	add	r1, ip
 8000638:	1b49      	subs	r1, r1, r5
 800063a:	b292      	uxth	r2, r2
 800063c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000640:	fb07 1115 	mls	r1, r7, r5, r1
 8000644:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000648:	fb05 f10e 	mul.w	r1, r5, lr
 800064c:	4291      	cmp	r1, r2
 800064e:	d908      	bls.n	8000662 <__udivmoddi4+0x282>
 8000650:	eb1c 0202 	adds.w	r2, ip, r2
 8000654:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000658:	d216      	bcs.n	8000688 <__udivmoddi4+0x2a8>
 800065a:	4291      	cmp	r1, r2
 800065c:	d914      	bls.n	8000688 <__udivmoddi4+0x2a8>
 800065e:	3d02      	subs	r5, #2
 8000660:	4462      	add	r2, ip
 8000662:	1a52      	subs	r2, r2, r1
 8000664:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000668:	e738      	b.n	80004dc <__udivmoddi4+0xfc>
 800066a:	4631      	mov	r1, r6
 800066c:	4630      	mov	r0, r6
 800066e:	e708      	b.n	8000482 <__udivmoddi4+0xa2>
 8000670:	4639      	mov	r1, r7
 8000672:	e6e6      	b.n	8000442 <__udivmoddi4+0x62>
 8000674:	4610      	mov	r0, r2
 8000676:	e6fb      	b.n	8000470 <__udivmoddi4+0x90>
 8000678:	4548      	cmp	r0, r9
 800067a:	d2a9      	bcs.n	80005d0 <__udivmoddi4+0x1f0>
 800067c:	ebb9 0802 	subs.w	r8, r9, r2
 8000680:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000684:	3b01      	subs	r3, #1
 8000686:	e7a3      	b.n	80005d0 <__udivmoddi4+0x1f0>
 8000688:	4645      	mov	r5, r8
 800068a:	e7ea      	b.n	8000662 <__udivmoddi4+0x282>
 800068c:	462b      	mov	r3, r5
 800068e:	e794      	b.n	80005ba <__udivmoddi4+0x1da>
 8000690:	4640      	mov	r0, r8
 8000692:	e7d1      	b.n	8000638 <__udivmoddi4+0x258>
 8000694:	46d0      	mov	r8, sl
 8000696:	e77b      	b.n	8000590 <__udivmoddi4+0x1b0>
 8000698:	3d02      	subs	r5, #2
 800069a:	4462      	add	r2, ip
 800069c:	e732      	b.n	8000504 <__udivmoddi4+0x124>
 800069e:	4608      	mov	r0, r1
 80006a0:	e70a      	b.n	80004b8 <__udivmoddi4+0xd8>
 80006a2:	4464      	add	r4, ip
 80006a4:	3802      	subs	r0, #2
 80006a6:	e742      	b.n	800052e <__udivmoddi4+0x14e>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b08a      	sub	sp, #40	; 0x28
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80006b4:	2300      	movs	r3, #0
 80006b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80006b8:	f00a fde2 	bl	800b280 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80006bc:	4b5b      	ldr	r3, [pc, #364]	; (800082c <pvPortMallocMicroROS+0x180>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d101      	bne.n	80006c8 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 80006c4:	f000 f98a 	bl	80009dc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80006c8:	4b59      	ldr	r3, [pc, #356]	; (8000830 <pvPortMallocMicroROS+0x184>)
 80006ca:	681a      	ldr	r2, [r3, #0]
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	4013      	ands	r3, r2
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	f040 8092 	bne.w	80007fa <pvPortMallocMicroROS+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d01f      	beq.n	800071c <pvPortMallocMicroROS+0x70>
			{
				xWantedSize += xHeapStructSize;
 80006dc:	2208      	movs	r2, #8
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4413      	add	r3, r2
 80006e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	f003 0307 	and.w	r3, r3, #7
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d016      	beq.n	800071c <pvPortMallocMicroROS+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	f023 0307 	bic.w	r3, r3, #7
 80006f4:	3308      	adds	r3, #8
 80006f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	f003 0307 	and.w	r3, r3, #7
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d00c      	beq.n	800071c <pvPortMallocMicroROS+0x70>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000706:	b672      	cpsid	i
 8000708:	f383 8811 	msr	BASEPRI, r3
 800070c:	f3bf 8f6f 	isb	sy
 8000710:	f3bf 8f4f 	dsb	sy
 8000714:	b662      	cpsie	i
 8000716:	617b      	str	r3, [r7, #20]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000718:	bf00      	nop
 800071a:	e7fe      	b.n	800071a <pvPortMallocMicroROS+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d06b      	beq.n	80007fa <pvPortMallocMicroROS+0x14e>
 8000722:	4b44      	ldr	r3, [pc, #272]	; (8000834 <pvPortMallocMicroROS+0x188>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	687a      	ldr	r2, [r7, #4]
 8000728:	429a      	cmp	r2, r3
 800072a:	d866      	bhi.n	80007fa <pvPortMallocMicroROS+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800072c:	4b42      	ldr	r3, [pc, #264]	; (8000838 <pvPortMallocMicroROS+0x18c>)
 800072e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8000730:	4b41      	ldr	r3, [pc, #260]	; (8000838 <pvPortMallocMicroROS+0x18c>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000736:	e004      	b.n	8000742 <pvPortMallocMicroROS+0x96>
				{
					pxPreviousBlock = pxBlock;
 8000738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800073a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800073c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000744:	685b      	ldr	r3, [r3, #4]
 8000746:	687a      	ldr	r2, [r7, #4]
 8000748:	429a      	cmp	r2, r3
 800074a:	d903      	bls.n	8000754 <pvPortMallocMicroROS+0xa8>
 800074c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	2b00      	cmp	r3, #0
 8000752:	d1f1      	bne.n	8000738 <pvPortMallocMicroROS+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8000754:	4b35      	ldr	r3, [pc, #212]	; (800082c <pvPortMallocMicroROS+0x180>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800075a:	429a      	cmp	r2, r3
 800075c:	d04d      	beq.n	80007fa <pvPortMallocMicroROS+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800075e:	6a3b      	ldr	r3, [r7, #32]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	2208      	movs	r2, #8
 8000764:	4413      	add	r3, r2
 8000766:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8000768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800076a:	681a      	ldr	r2, [r3, #0]
 800076c:	6a3b      	ldr	r3, [r7, #32]
 800076e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8000770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000772:	685a      	ldr	r2, [r3, #4]
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	1ad2      	subs	r2, r2, r3
 8000778:	2308      	movs	r3, #8
 800077a:	005b      	lsls	r3, r3, #1
 800077c:	429a      	cmp	r2, r3
 800077e:	d921      	bls.n	80007c4 <pvPortMallocMicroROS+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8000780:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4413      	add	r3, r2
 8000786:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000788:	69bb      	ldr	r3, [r7, #24]
 800078a:	f003 0307 	and.w	r3, r3, #7
 800078e:	2b00      	cmp	r3, #0
 8000790:	d00c      	beq.n	80007ac <pvPortMallocMicroROS+0x100>
	__asm volatile
 8000792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000796:	b672      	cpsid	i
 8000798:	f383 8811 	msr	BASEPRI, r3
 800079c:	f3bf 8f6f 	isb	sy
 80007a0:	f3bf 8f4f 	dsb	sy
 80007a4:	b662      	cpsie	i
 80007a6:	613b      	str	r3, [r7, #16]
}
 80007a8:	bf00      	nop
 80007aa:	e7fe      	b.n	80007aa <pvPortMallocMicroROS+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80007ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ae:	685a      	ldr	r2, [r3, #4]
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	1ad2      	subs	r2, r2, r3
 80007b4:	69bb      	ldr	r3, [r7, #24]
 80007b6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80007b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ba:	687a      	ldr	r2, [r7, #4]
 80007bc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80007be:	69b8      	ldr	r0, [r7, #24]
 80007c0:	f000 f96e 	bl	8000aa0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80007c4:	4b1b      	ldr	r3, [pc, #108]	; (8000834 <pvPortMallocMicroROS+0x188>)
 80007c6:	681a      	ldr	r2, [r3, #0]
 80007c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	1ad3      	subs	r3, r2, r3
 80007ce:	4a19      	ldr	r2, [pc, #100]	; (8000834 <pvPortMallocMicroROS+0x188>)
 80007d0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80007d2:	4b18      	ldr	r3, [pc, #96]	; (8000834 <pvPortMallocMicroROS+0x188>)
 80007d4:	681a      	ldr	r2, [r3, #0]
 80007d6:	4b19      	ldr	r3, [pc, #100]	; (800083c <pvPortMallocMicroROS+0x190>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	429a      	cmp	r2, r3
 80007dc:	d203      	bcs.n	80007e6 <pvPortMallocMicroROS+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80007de:	4b15      	ldr	r3, [pc, #84]	; (8000834 <pvPortMallocMicroROS+0x188>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	4a16      	ldr	r2, [pc, #88]	; (800083c <pvPortMallocMicroROS+0x190>)
 80007e4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80007e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007e8:	685a      	ldr	r2, [r3, #4]
 80007ea:	4b11      	ldr	r3, [pc, #68]	; (8000830 <pvPortMallocMicroROS+0x184>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	431a      	orrs	r2, r3
 80007f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007f2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80007f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80007fa:	f00a fd4f 	bl	800b29c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80007fe:	69fb      	ldr	r3, [r7, #28]
 8000800:	f003 0307 	and.w	r3, r3, #7
 8000804:	2b00      	cmp	r3, #0
 8000806:	d00c      	beq.n	8000822 <pvPortMallocMicroROS+0x176>
	__asm volatile
 8000808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800080c:	b672      	cpsid	i
 800080e:	f383 8811 	msr	BASEPRI, r3
 8000812:	f3bf 8f6f 	isb	sy
 8000816:	f3bf 8f4f 	dsb	sy
 800081a:	b662      	cpsie	i
 800081c:	60fb      	str	r3, [r7, #12]
}
 800081e:	bf00      	nop
 8000820:	e7fe      	b.n	8000820 <pvPortMallocMicroROS+0x174>
	return pvReturn;
 8000822:	69fb      	ldr	r3, [r7, #28]
}
 8000824:	4618      	mov	r0, r3
 8000826:	3728      	adds	r7, #40	; 0x28
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	20003ffc 	.word	0x20003ffc
 8000830:	20004008 	.word	0x20004008
 8000834:	20004000 	.word	0x20004000
 8000838:	20003ff4 	.word	0x20003ff4
 800083c:	20004004 	.word	0x20004004

08000840 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b086      	sub	sp, #24
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	2b00      	cmp	r3, #0
 8000850:	d04c      	beq.n	80008ec <vPortFreeMicroROS+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8000852:	2308      	movs	r3, #8
 8000854:	425b      	negs	r3, r3
 8000856:	697a      	ldr	r2, [r7, #20]
 8000858:	4413      	add	r3, r2
 800085a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8000860:	693b      	ldr	r3, [r7, #16]
 8000862:	685a      	ldr	r2, [r3, #4]
 8000864:	4b23      	ldr	r3, [pc, #140]	; (80008f4 <vPortFreeMicroROS+0xb4>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4013      	ands	r3, r2
 800086a:	2b00      	cmp	r3, #0
 800086c:	d10c      	bne.n	8000888 <vPortFreeMicroROS+0x48>
	__asm volatile
 800086e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000872:	b672      	cpsid	i
 8000874:	f383 8811 	msr	BASEPRI, r3
 8000878:	f3bf 8f6f 	isb	sy
 800087c:	f3bf 8f4f 	dsb	sy
 8000880:	b662      	cpsie	i
 8000882:	60fb      	str	r3, [r7, #12]
}
 8000884:	bf00      	nop
 8000886:	e7fe      	b.n	8000886 <vPortFreeMicroROS+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8000888:	693b      	ldr	r3, [r7, #16]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d00c      	beq.n	80008aa <vPortFreeMicroROS+0x6a>
	__asm volatile
 8000890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000894:	b672      	cpsid	i
 8000896:	f383 8811 	msr	BASEPRI, r3
 800089a:	f3bf 8f6f 	isb	sy
 800089e:	f3bf 8f4f 	dsb	sy
 80008a2:	b662      	cpsie	i
 80008a4:	60bb      	str	r3, [r7, #8]
}
 80008a6:	bf00      	nop
 80008a8:	e7fe      	b.n	80008a8 <vPortFreeMicroROS+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80008aa:	693b      	ldr	r3, [r7, #16]
 80008ac:	685a      	ldr	r2, [r3, #4]
 80008ae:	4b11      	ldr	r3, [pc, #68]	; (80008f4 <vPortFreeMicroROS+0xb4>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4013      	ands	r3, r2
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d019      	beq.n	80008ec <vPortFreeMicroROS+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80008b8:	693b      	ldr	r3, [r7, #16]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d115      	bne.n	80008ec <vPortFreeMicroROS+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80008c0:	693b      	ldr	r3, [r7, #16]
 80008c2:	685a      	ldr	r2, [r3, #4]
 80008c4:	4b0b      	ldr	r3, [pc, #44]	; (80008f4 <vPortFreeMicroROS+0xb4>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	43db      	mvns	r3, r3
 80008ca:	401a      	ands	r2, r3
 80008cc:	693b      	ldr	r3, [r7, #16]
 80008ce:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80008d0:	f00a fcd6 	bl	800b280 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80008d4:	693b      	ldr	r3, [r7, #16]
 80008d6:	685a      	ldr	r2, [r3, #4]
 80008d8:	4b07      	ldr	r3, [pc, #28]	; (80008f8 <vPortFreeMicroROS+0xb8>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4413      	add	r3, r2
 80008de:	4a06      	ldr	r2, [pc, #24]	; (80008f8 <vPortFreeMicroROS+0xb8>)
 80008e0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80008e2:	6938      	ldr	r0, [r7, #16]
 80008e4:	f000 f8dc 	bl	8000aa0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80008e8:	f00a fcd8 	bl	800b29c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80008ec:	bf00      	nop
 80008ee:	3718      	adds	r7, #24
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	20004008 	.word	0x20004008
 80008f8:	20004000 	.word	0x20004000

080008fc <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 80008fc:	b480      	push	{r7}
 80008fe:	b087      	sub	sp, #28
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8000908:	2308      	movs	r3, #8
 800090a:	425b      	negs	r3, r3
 800090c:	697a      	ldr	r2, [r7, #20]
 800090e:	4413      	add	r3, r2
 8000910:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 8000916:	693b      	ldr	r3, [r7, #16]
 8000918:	685a      	ldr	r2, [r3, #4]
 800091a:	4b06      	ldr	r3, [pc, #24]	; (8000934 <getBlockSize+0x38>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	43db      	mvns	r3, r3
 8000920:	4013      	ands	r3, r2
 8000922:	60fb      	str	r3, [r7, #12]

	return count;
 8000924:	68fb      	ldr	r3, [r7, #12]
}
 8000926:	4618      	mov	r0, r3
 8000928:	371c      	adds	r7, #28
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	20004008 	.word	0x20004008

08000938 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b084      	sub	sp, #16
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
 8000940:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8000942:	f00a fc9d 	bl	800b280 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8000946:	6838      	ldr	r0, [r7, #0]
 8000948:	f7ff feb0 	bl	80006ac <pvPortMallocMicroROS>
 800094c:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 800094e:	68bb      	ldr	r3, [r7, #8]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d017      	beq.n	8000984 <pvPortReallocMicroROS+0x4c>
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d014      	beq.n	8000984 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 800095a:	6878      	ldr	r0, [r7, #4]
 800095c:	f7ff ffce 	bl	80008fc <getBlockSize>
 8000960:	4603      	mov	r3, r0
 8000962:	2208      	movs	r2, #8
 8000964:	1a9b      	subs	r3, r3, r2
 8000966:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8000968:	683a      	ldr	r2, [r7, #0]
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	429a      	cmp	r2, r3
 800096e:	d201      	bcs.n	8000974 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8000974:	68fa      	ldr	r2, [r7, #12]
 8000976:	6879      	ldr	r1, [r7, #4]
 8000978:	68b8      	ldr	r0, [r7, #8]
 800097a:	f01a fff0 	bl	801b95e <memcpy>

		vPortFreeMicroROS(pv);
 800097e:	6878      	ldr	r0, [r7, #4]
 8000980:	f7ff ff5e 	bl	8000840 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8000984:	f00a fc8a 	bl	800b29c <xTaskResumeAll>

	return newmem;
 8000988:	68bb      	ldr	r3, [r7, #8]
}
 800098a:	4618      	mov	r0, r3
 800098c:	3710      	adds	r7, #16
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}

08000992 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8000992:	b580      	push	{r7, lr}
 8000994:	b086      	sub	sp, #24
 8000996:	af00      	add	r7, sp, #0
 8000998:	6078      	str	r0, [r7, #4]
 800099a:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800099c:	f00a fc70 	bl	800b280 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	687a      	ldr	r2, [r7, #4]
 80009a4:	fb02 f303 	mul.w	r3, r2, r3
 80009a8:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 80009aa:	6978      	ldr	r0, [r7, #20]
 80009ac:	f7ff fe7e 	bl	80006ac <pvPortMallocMicroROS>
 80009b0:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	613b      	str	r3, [r7, #16]

  	while(count--)
 80009b6:	e004      	b.n	80009c2 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 80009b8:	693b      	ldr	r3, [r7, #16]
 80009ba:	1c5a      	adds	r2, r3, #1
 80009bc:	613a      	str	r2, [r7, #16]
 80009be:	2200      	movs	r2, #0
 80009c0:	701a      	strb	r2, [r3, #0]
  	while(count--)
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	1e5a      	subs	r2, r3, #1
 80009c6:	617a      	str	r2, [r7, #20]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d1f5      	bne.n	80009b8 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 80009cc:	f00a fc66 	bl	800b29c <xTaskResumeAll>
  	return mem;
 80009d0:	68fb      	ldr	r3, [r7, #12]
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3718      	adds	r7, #24
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
	...

080009dc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80009dc:	b480      	push	{r7}
 80009de:	b085      	sub	sp, #20
 80009e0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80009e2:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80009e6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80009e8:	4b27      	ldr	r3, [pc, #156]	; (8000a88 <prvHeapInit+0xac>)
 80009ea:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	f003 0307 	and.w	r3, r3, #7
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d00c      	beq.n	8000a10 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	3307      	adds	r3, #7
 80009fa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	f023 0307 	bic.w	r3, r3, #7
 8000a02:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8000a04:	68ba      	ldr	r2, [r7, #8]
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	1ad3      	subs	r3, r2, r3
 8000a0a:	4a1f      	ldr	r2, [pc, #124]	; (8000a88 <prvHeapInit+0xac>)
 8000a0c:	4413      	add	r3, r2
 8000a0e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8000a14:	4a1d      	ldr	r2, [pc, #116]	; (8000a8c <prvHeapInit+0xb0>)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8000a1a:	4b1c      	ldr	r3, [pc, #112]	; (8000a8c <prvHeapInit+0xb0>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	68ba      	ldr	r2, [r7, #8]
 8000a24:	4413      	add	r3, r2
 8000a26:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8000a28:	2208      	movs	r2, #8
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	1a9b      	subs	r3, r3, r2
 8000a2e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	f023 0307 	bic.w	r3, r3, #7
 8000a36:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	4a15      	ldr	r2, [pc, #84]	; (8000a90 <prvHeapInit+0xb4>)
 8000a3c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8000a3e:	4b14      	ldr	r3, [pc, #80]	; (8000a90 <prvHeapInit+0xb4>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	2200      	movs	r2, #0
 8000a44:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8000a46:	4b12      	ldr	r3, [pc, #72]	; (8000a90 <prvHeapInit+0xb4>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	68fa      	ldr	r2, [r7, #12]
 8000a56:	1ad2      	subs	r2, r2, r3
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8000a5c:	4b0c      	ldr	r3, [pc, #48]	; (8000a90 <prvHeapInit+0xb4>)
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	4a0a      	ldr	r2, [pc, #40]	; (8000a94 <prvHeapInit+0xb8>)
 8000a6a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	4a09      	ldr	r2, [pc, #36]	; (8000a98 <prvHeapInit+0xbc>)
 8000a72:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8000a74:	4b09      	ldr	r3, [pc, #36]	; (8000a9c <prvHeapInit+0xc0>)
 8000a76:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000a7a:	601a      	str	r2, [r3, #0]
}
 8000a7c:	bf00      	nop
 8000a7e:	3714      	adds	r7, #20
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr
 8000a88:	200003f4 	.word	0x200003f4
 8000a8c:	20003ff4 	.word	0x20003ff4
 8000a90:	20003ffc 	.word	0x20003ffc
 8000a94:	20004004 	.word	0x20004004
 8000a98:	20004000 	.word	0x20004000
 8000a9c:	20004008 	.word	0x20004008

08000aa0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b085      	sub	sp, #20
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8000aa8:	4b28      	ldr	r3, [pc, #160]	; (8000b4c <prvInsertBlockIntoFreeList+0xac>)
 8000aaa:	60fb      	str	r3, [r7, #12]
 8000aac:	e002      	b.n	8000ab4 <prvInsertBlockIntoFreeList+0x14>
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	687a      	ldr	r2, [r7, #4]
 8000aba:	429a      	cmp	r2, r3
 8000abc:	d8f7      	bhi.n	8000aae <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	68ba      	ldr	r2, [r7, #8]
 8000ac8:	4413      	add	r3, r2
 8000aca:	687a      	ldr	r2, [r7, #4]
 8000acc:	429a      	cmp	r2, r3
 8000ace:	d108      	bne.n	8000ae2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	685a      	ldr	r2, [r3, #4]
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	441a      	add	r2, r3
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	685b      	ldr	r3, [r3, #4]
 8000aea:	68ba      	ldr	r2, [r7, #8]
 8000aec:	441a      	add	r2, r3
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	429a      	cmp	r2, r3
 8000af4:	d118      	bne.n	8000b28 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	4b15      	ldr	r3, [pc, #84]	; (8000b50 <prvInsertBlockIntoFreeList+0xb0>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	429a      	cmp	r2, r3
 8000b00:	d00d      	beq.n	8000b1e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	685a      	ldr	r2, [r3, #4]
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	441a      	add	r2, r3
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	e008      	b.n	8000b30 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8000b1e:	4b0c      	ldr	r3, [pc, #48]	; (8000b50 <prvInsertBlockIntoFreeList+0xb0>)
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	601a      	str	r2, [r3, #0]
 8000b26:	e003      	b.n	8000b30 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8000b30:	68fa      	ldr	r2, [r7, #12]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	429a      	cmp	r2, r3
 8000b36:	d002      	beq.n	8000b3e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	687a      	ldr	r2, [r7, #4]
 8000b3c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8000b3e:	bf00      	nop
 8000b40:	3714      	adds	r7, #20
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	20003ff4 	.word	0x20003ff4
 8000b50:	20003ffc 	.word	0x20003ffc

08000b54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b5a:	4b10      	ldr	r3, [pc, #64]	; (8000b9c <MX_DMA_Init+0x48>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5e:	4a0f      	ldr	r2, [pc, #60]	; (8000b9c <MX_DMA_Init+0x48>)
 8000b60:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b64:	6313      	str	r3, [r2, #48]	; 0x30
 8000b66:	4b0d      	ldr	r3, [pc, #52]	; (8000b9c <MX_DMA_Init+0x48>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b6e:	607b      	str	r3, [r7, #4]
 8000b70:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000b72:	2200      	movs	r2, #0
 8000b74:	2105      	movs	r1, #5
 8000b76:	200c      	movs	r0, #12
 8000b78:	f001 fada 	bl	8002130 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000b7c:	200c      	movs	r0, #12
 8000b7e:	f001 faf3 	bl	8002168 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000b82:	2200      	movs	r2, #0
 8000b84:	2105      	movs	r1, #5
 8000b86:	200e      	movs	r0, #14
 8000b88:	f001 fad2 	bl	8002130 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000b8c:	200e      	movs	r0, #14
 8000b8e:	f001 faeb 	bl	8002168 <HAL_NVIC_EnableIRQ>

}
 8000b92:	bf00      	nop
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40023800 	.word	0x40023800

08000ba0 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8000bae:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8000bb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000bb4:	4904      	ldr	r1, [pc, #16]	; (8000bc8 <cubemx_transport_open+0x28>)
 8000bb6:	68f8      	ldr	r0, [r7, #12]
 8000bb8:	f005 fca6 	bl	8006508 <HAL_UART_Receive_DMA>
    return true;
 8000bbc:	2301      	movs	r3, #1
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3710      	adds	r7, #16
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	2000400c 	.word	0x2000400c

08000bcc <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8000bda:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8000bdc:	68f8      	ldr	r0, [r7, #12]
 8000bde:	f005 fcd7 	bl	8006590 <HAL_UART_DMAStop>
    return true;
 8000be2:	2301      	movs	r3, #1
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	3710      	adds	r7, #16
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}

08000bec <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b086      	sub	sp, #24
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	60f8      	str	r0, [r7, #12]
 8000bf4:	60b9      	str	r1, [r7, #8]
 8000bf6:	607a      	str	r2, [r7, #4]
 8000bf8:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8000c00:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000c06:	2b20      	cmp	r3, #32
 8000c08:	d11a      	bne.n	8000c40 <cubemx_transport_write+0x54>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	b29b      	uxth	r3, r3
 8000c0e:	461a      	mov	r2, r3
 8000c10:	68b9      	ldr	r1, [r7, #8]
 8000c12:	6978      	ldr	r0, [r7, #20]
 8000c14:	f005 fbfc 	bl	8006410 <HAL_UART_Transmit_DMA>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8000c1c:	e002      	b.n	8000c24 <cubemx_transport_write+0x38>
            osDelay(1);
 8000c1e:	2001      	movs	r0, #1
 8000c20:	f009 fac4 	bl	800a1ac <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8000c24:	7cfb      	ldrb	r3, [r7, #19]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d103      	bne.n	8000c32 <cubemx_transport_write+0x46>
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000c2e:	2b20      	cmp	r3, #32
 8000c30:	d1f5      	bne.n	8000c1e <cubemx_transport_write+0x32>
        }

        return (ret == HAL_OK) ? len : 0;
 8000c32:	7cfb      	ldrb	r3, [r7, #19]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d101      	bne.n	8000c3c <cubemx_transport_write+0x50>
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	e002      	b.n	8000c42 <cubemx_transport_write+0x56>
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	e000      	b.n	8000c42 <cubemx_transport_write+0x56>
    }else{
        return 0;
 8000c40:	2300      	movs	r3, #0
    }
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3718      	adds	r7, #24
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
	...

08000c4c <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b088      	sub	sp, #32
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	607a      	str	r2, [r7, #4]
 8000c58:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8000c60:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8000c62:	2300      	movs	r3, #0
 8000c64:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c66:	b672      	cpsid	i
}
 8000c68:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8000c76:	4a1c      	ldr	r2, [pc, #112]	; (8000ce8 <cubemx_transport_read+0x9c>)
 8000c78:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000c7a:	b662      	cpsie	i
}
 8000c7c:	bf00      	nop
        __enable_irq();
        ms_used++;
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	3301      	adds	r3, #1
 8000c82:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8000c84:	2001      	movs	r0, #1
 8000c86:	f009 fa91 	bl	800a1ac <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 8000c8a:	4b18      	ldr	r3, [pc, #96]	; (8000cec <cubemx_transport_read+0xa0>)
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	4b16      	ldr	r3, [pc, #88]	; (8000ce8 <cubemx_transport_read+0x9c>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d103      	bne.n	8000c9e <cubemx_transport_read+0x52>
 8000c96:	69fa      	ldr	r2, [r7, #28]
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	429a      	cmp	r2, r3
 8000c9c:	dbe3      	blt.n	8000c66 <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8000ca2:	e011      	b.n	8000cc8 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8000ca4:	4b11      	ldr	r3, [pc, #68]	; (8000cec <cubemx_transport_read+0xa0>)
 8000ca6:	681a      	ldr	r2, [r3, #0]
 8000ca8:	68b9      	ldr	r1, [r7, #8]
 8000caa:	69bb      	ldr	r3, [r7, #24]
 8000cac:	440b      	add	r3, r1
 8000cae:	4910      	ldr	r1, [pc, #64]	; (8000cf0 <cubemx_transport_read+0xa4>)
 8000cb0:	5c8a      	ldrb	r2, [r1, r2]
 8000cb2:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8000cb4:	4b0d      	ldr	r3, [pc, #52]	; (8000cec <cubemx_transport_read+0xa0>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000cbe:	4a0b      	ldr	r2, [pc, #44]	; (8000cec <cubemx_transport_read+0xa0>)
 8000cc0:	6013      	str	r3, [r2, #0]
        wrote++;
 8000cc2:	69bb      	ldr	r3, [r7, #24]
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8000cc8:	4b08      	ldr	r3, [pc, #32]	; (8000cec <cubemx_transport_read+0xa0>)
 8000cca:	681a      	ldr	r2, [r3, #0]
 8000ccc:	4b06      	ldr	r3, [pc, #24]	; (8000ce8 <cubemx_transport_read+0x9c>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	d003      	beq.n	8000cdc <cubemx_transport_read+0x90>
 8000cd4:	69ba      	ldr	r2, [r7, #24]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d3e3      	bcc.n	8000ca4 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 8000cdc:	69bb      	ldr	r3, [r7, #24]
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3720      	adds	r7, #32
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	20004810 	.word	0x20004810
 8000cec:	2000480c 	.word	0x2000480c
 8000cf0:	2000400c 	.word	0x2000400c

08000cf4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000cf8:	4a04      	ldr	r2, [pc, #16]	; (8000d0c <MX_FREERTOS_Init+0x18>)
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	4804      	ldr	r0, [pc, #16]	; (8000d10 <MX_FREERTOS_Init+0x1c>)
 8000cfe:	f009 f9af 	bl	800a060 <osThreadNew>
 8000d02:	4603      	mov	r3, r0
 8000d04:	4a03      	ldr	r2, [pc, #12]	; (8000d14 <MX_FREERTOS_Init+0x20>)
 8000d06:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000d08:	bf00      	nop
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	0801c750 	.word	0x0801c750
 8000d10:	08000ef9 	.word	0x08000ef9
 8000d14:	20004878 	.word	0x20004878

08000d18 <run_motor>:
  * @brief  Function implementing the defaultTask thread.
  * @param  argument: Not used
  * @retval None
  */
//
void run_motor(double m1,double m2){
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b084      	sub	sp, #16
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	ed87 0b02 	vstr	d0, [r7, #8]
 8000d22:	ed87 1b00 	vstr	d1, [r7]

	//
	HAL_GPIO_WritePin(GPIOB, M11_Pin, GPIO_PIN_RESET);
 8000d26:	2200      	movs	r2, #0
 8000d28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d2c:	483b      	ldr	r0, [pc, #236]	; (8000e1c <run_motor+0x104>)
 8000d2e:	f001 ffeb 	bl	8002d08 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M12_Pin, GPIO_PIN_RESET);
 8000d32:	2200      	movs	r2, #0
 8000d34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d38:	4838      	ldr	r0, [pc, #224]	; (8000e1c <run_motor+0x104>)
 8000d3a:	f001 ffe5 	bl	8002d08 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M21_Pin, GPIO_PIN_RESET);
 8000d3e:	2200      	movs	r2, #0
 8000d40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d44:	4835      	ldr	r0, [pc, #212]	; (8000e1c <run_motor+0x104>)
 8000d46:	f001 ffdf 	bl	8002d08 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M22_Pin, GPIO_PIN_RESET);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d50:	4832      	ldr	r0, [pc, #200]	; (8000e1c <run_motor+0x104>)
 8000d52:	f001 ffd9 	bl	8002d08 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000d56:	4b32      	ldr	r3, [pc, #200]	; (8000e20 <run_motor+0x108>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8000d5e:	4b30      	ldr	r3, [pc, #192]	; (8000e20 <run_motor+0x108>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	2200      	movs	r2, #0
 8000d64:	639a      	str	r2, [r3, #56]	; 0x38

	//duty
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 100);
 8000d66:	4b2e      	ldr	r3, [pc, #184]	; (8000e20 <run_motor+0x108>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	2264      	movs	r2, #100	; 0x64
 8000d6c:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 100);
 8000d6e:	4b2c      	ldr	r3, [pc, #176]	; (8000e20 <run_motor+0x108>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	2264      	movs	r2, #100	; 0x64
 8000d74:	639a      	str	r2, [r3, #56]	; 0x38

	//
	if(m1 > 0){
 8000d76:	ed97 7b02 	vldr	d7, [r7, #8]
 8000d7a:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d82:	dd0c      	ble.n	8000d9e <run_motor+0x86>
		HAL_GPIO_WritePin(GPIOB, M11_Pin, GPIO_PIN_RESET);
 8000d84:	2200      	movs	r2, #0
 8000d86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d8a:	4824      	ldr	r0, [pc, #144]	; (8000e1c <run_motor+0x104>)
 8000d8c:	f001 ffbc 	bl	8002d08 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, M12_Pin, GPIO_PIN_SET);
 8000d90:	2201      	movs	r2, #1
 8000d92:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d96:	4821      	ldr	r0, [pc, #132]	; (8000e1c <run_motor+0x104>)
 8000d98:	f001 ffb6 	bl	8002d08 <HAL_GPIO_WritePin>
 8000d9c:	e012      	b.n	8000dc4 <run_motor+0xac>
	}else if(m1 < 0){
 8000d9e:	ed97 7b02 	vldr	d7, [r7, #8]
 8000da2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000daa:	d50b      	bpl.n	8000dc4 <run_motor+0xac>
		HAL_GPIO_WritePin(GPIOB, M11_Pin, GPIO_PIN_SET);
 8000dac:	2201      	movs	r2, #1
 8000dae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000db2:	481a      	ldr	r0, [pc, #104]	; (8000e1c <run_motor+0x104>)
 8000db4:	f001 ffa8 	bl	8002d08 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, M12_Pin, GPIO_PIN_RESET);
 8000db8:	2200      	movs	r2, #0
 8000dba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dbe:	4817      	ldr	r0, [pc, #92]	; (8000e1c <run_motor+0x104>)
 8000dc0:	f001 ffa2 	bl	8002d08 <HAL_GPIO_WritePin>
	}

	if(m2 > 0){
 8000dc4:	ed97 7b00 	vldr	d7, [r7]
 8000dc8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000dcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dd0:	dd0c      	ble.n	8000dec <run_motor+0xd4>
		HAL_GPIO_WritePin(GPIOB, M21_Pin, GPIO_PIN_RESET);
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dd8:	4810      	ldr	r0, [pc, #64]	; (8000e1c <run_motor+0x104>)
 8000dda:	f001 ff95 	bl	8002d08 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, M22_Pin, GPIO_PIN_SET);
 8000dde:	2201      	movs	r2, #1
 8000de0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000de4:	480d      	ldr	r0, [pc, #52]	; (8000e1c <run_motor+0x104>)
 8000de6:	f001 ff8f 	bl	8002d08 <HAL_GPIO_WritePin>
	}else if(m2 < 0){
		HAL_GPIO_WritePin(GPIOB, M21_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, M22_Pin, GPIO_PIN_RESET);
	}

}
 8000dea:	e013      	b.n	8000e14 <run_motor+0xfc>
	}else if(m2 < 0){
 8000dec:	ed97 7b00 	vldr	d7, [r7]
 8000df0:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000df4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000df8:	d400      	bmi.n	8000dfc <run_motor+0xe4>
}
 8000dfa:	e00b      	b.n	8000e14 <run_motor+0xfc>
		HAL_GPIO_WritePin(GPIOB, M21_Pin, GPIO_PIN_SET);
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e02:	4806      	ldr	r0, [pc, #24]	; (8000e1c <run_motor+0x104>)
 8000e04:	f001 ff80 	bl	8002d08 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, M22_Pin, GPIO_PIN_RESET);
 8000e08:	2200      	movs	r2, #0
 8000e0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e0e:	4803      	ldr	r0, [pc, #12]	; (8000e1c <run_motor+0x104>)
 8000e10:	f001 ff7a 	bl	8002d08 <HAL_GPIO_WritePin>
}
 8000e14:	bf00      	nop
 8000e16:	3710      	adds	r7, #16
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	40020400 	.word	0x40020400
 8000e20:	20007814 	.word	0x20007814

08000e24 <service_callback>:
// 
void service_callback(const void *request, void *response)
{
 8000e24:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000e28:	b084      	sub	sp, #16
 8000e2a:	af00      	add	r7, sp, #0
 8000e2c:	6078      	str	r0, [r7, #4]
 8000e2e:	6039      	str	r1, [r7, #0]
	// 
	custom_test_msgs__srv__AddThreeInts_Request *_req = (custom_test_msgs__srv__AddThreeInts_Request *)request;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	60fb      	str	r3, [r7, #12]
	custom_test_msgs__srv__AddThreeInts_Response *_res = (custom_test_msgs__srv__AddThreeInts_Response *)response;
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	60bb      	str	r3, [r7, #8]
	// 1
	osDelay(1000);
 8000e38:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e3c:	f009 f9b6 	bl	800a1ac <osDelay>
	// 
	_res->sum = _req->a + _req->b + _req->c;
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000e4c:	1884      	adds	r4, r0, r2
 8000e4e:	eb41 0503 	adc.w	r5, r1, r3
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8000e58:	eb14 0802 	adds.w	r8, r4, r2
 8000e5c:	eb45 0903 	adc.w	r9, r5, r3
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	e9c3 8900 	strd	r8, r9, [r3]
}
 8000e66:	bf00      	nop
 8000e68:	3710      	adds	r7, #16
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08000e70 <subscription_callback>:

void subscription_callback(const void * msgin)
{
 8000e70:	b5b0      	push	{r4, r5, r7, lr}
 8000e72:	b08a      	sub	sp, #40	; 0x28
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
	 // Cast received message to used type
	  const drive_msgs__msg__DiffDrive * sub = (const drive_msgs__msg__DiffDrive *)msgin;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	627b      	str	r3, [r7, #36]	; 0x24

	  char hearing[] = "I'm hearing from f7";
 8000e7c:	4b18      	ldr	r3, [pc, #96]	; (8000ee0 <subscription_callback+0x70>)
 8000e7e:	f107 040c 	add.w	r4, r7, #12
 8000e82:	461d      	mov	r5, r3
 8000e84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e88:	682b      	ldr	r3, [r5, #0]
 8000e8a:	6023      	str	r3, [r4, #0]
	  rosidl_runtime_c__String__assignn(&pub.data, hearing, sizeof(hearing));
 8000e8c:	f107 030c 	add.w	r3, r7, #12
 8000e90:	2214      	movs	r2, #20
 8000e92:	4619      	mov	r1, r3
 8000e94:	4813      	ldr	r0, [pc, #76]	; (8000ee4 <subscription_callback+0x74>)
 8000e96:	f011 fddb 	bl	8012a50 <rosidl_runtime_c__String__assignn>

	  //publish
	  RCSOFTCHECK(rcl_publish(&publisher, &pub, NULL));
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	4911      	ldr	r1, [pc, #68]	; (8000ee4 <subscription_callback+0x74>)
 8000e9e:	4812      	ldr	r0, [pc, #72]	; (8000ee8 <subscription_callback+0x78>)
 8000ea0:	f00e f9f2 	bl	800f288 <rcl_publish>
 8000ea4:	6238      	str	r0, [r7, #32]
 8000ea6:	6a3b      	ldr	r3, [r7, #32]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d004      	beq.n	8000eb6 <subscription_callback+0x46>
 8000eac:	6a3a      	ldr	r2, [r7, #32]
 8000eae:	21cf      	movs	r1, #207	; 0xcf
 8000eb0:	480e      	ldr	r0, [pc, #56]	; (8000eec <subscription_callback+0x7c>)
 8000eb2:	f01a f9ff 	bl	801b2b4 <iprintf>

	  run_motor(sub->m1,sub->m2);
 8000eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb8:	ed93 7b04 	vldr	d7, [r3, #16]
 8000ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ebe:	ed93 6b06 	vldr	d6, [r3, #24]
 8000ec2:	eeb0 1b46 	vmov.f64	d1, d6
 8000ec6:	eeb0 0b47 	vmov.f64	d0, d7
 8000eca:	f7ff ff25 	bl	8000d18 <run_motor>

	  HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 8000ece:	2201      	movs	r2, #1
 8000ed0:	2180      	movs	r1, #128	; 0x80
 8000ed2:	4807      	ldr	r0, [pc, #28]	; (8000ef0 <subscription_callback+0x80>)
 8000ed4:	f001 ff18 	bl	8002d08 <HAL_GPIO_WritePin>
}
 8000ed8:	bf00      	nop
 8000eda:	3728      	adds	r7, #40	; 0x28
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bdb0      	pop	{r4, r5, r7, pc}
 8000ee0:	0801c640 	.word	0x0801c640
 8000ee4:	20004868 	.word	0x20004868
 8000ee8:	20004874 	.word	0x20004874
 8000eec:	0801c614 	.word	0x0801c614
 8000ef0:	40020400 	.word	0x40020400
 8000ef4:	00000000 	.word	0x00000000

08000ef8 <StartDefaultTask>:
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000ef8:	b5b0      	push	{r4, r5, r7, lr}
 8000efa:	b0ec      	sub	sp, #432	; 0x1b0
 8000efc:	af02      	add	r7, sp, #8
 8000efe:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8000f02:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8000f06:	6018      	str	r0, [r3, #0]
  /* init code for USB_DEVICE */
  //MX_USB_DEVICE_Init();
  /* USER CODE BEGIN StartDefaultTask */
  // micro-ROS
  	printf("start default task");
 8000f08:	48bb      	ldr	r0, [pc, #748]	; (80011f8 <StartDefaultTask+0x300>)
 8000f0a:	f01a f9d3 	bl	801b2b4 <iprintf>
  	rmw_uros_set_custom_transport(
 8000f0e:	4bbb      	ldr	r3, [pc, #748]	; (80011fc <StartDefaultTask+0x304>)
 8000f10:	9301      	str	r3, [sp, #4]
 8000f12:	4bbb      	ldr	r3, [pc, #748]	; (8001200 <StartDefaultTask+0x308>)
 8000f14:	9300      	str	r3, [sp, #0]
 8000f16:	4bbb      	ldr	r3, [pc, #748]	; (8001204 <StartDefaultTask+0x30c>)
 8000f18:	4abb      	ldr	r2, [pc, #748]	; (8001208 <StartDefaultTask+0x310>)
 8000f1a:	49bc      	ldr	r1, [pc, #752]	; (800120c <StartDefaultTask+0x314>)
 8000f1c:	2001      	movs	r0, #1
 8000f1e:	f00f ff6d 	bl	8010dfc <rmw_uros_set_custom_transport>
  	    cubemx_transport_open,
  	    cubemx_transport_close,
  	    cubemx_transport_write,
  	    cubemx_transport_read);

  	rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8000f22:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8000f26:	4618      	mov	r0, r3
 8000f28:	f00f fbfe 	bl	8010728 <rcutils_get_zero_initialized_allocator>
  	freeRTOS_allocator.allocate = microros_allocate;
 8000f2c:	4bb8      	ldr	r3, [pc, #736]	; (8001210 <StartDefaultTask+0x318>)
 8000f2e:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
  	freeRTOS_allocator.deallocate = microros_deallocate;
 8000f32:	4bb8      	ldr	r3, [pc, #736]	; (8001214 <StartDefaultTask+0x31c>)
 8000f34:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  	freeRTOS_allocator.reallocate = microros_reallocate;
 8000f38:	4bb7      	ldr	r3, [pc, #732]	; (8001218 <StartDefaultTask+0x320>)
 8000f3a:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
  	freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 8000f3e:	4bb7      	ldr	r3, [pc, #732]	; (800121c <StartDefaultTask+0x324>)
 8000f40:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
  	if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8000f44:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f00f fbfb 	bl	8010744 <rcutils_set_default_allocator>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	f083 0301 	eor.w	r3, r3, #1
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d003      	beq.n	8000f62 <StartDefaultTask+0x6a>
  		printf("Error on default allocators (line %d)\n", __LINE__);
 8000f5a:	21eb      	movs	r1, #235	; 0xeb
 8000f5c:	48b0      	ldr	r0, [pc, #704]	; (8001220 <StartDefaultTask+0x328>)
 8000f5e:	f01a f9a9 	bl	801b2b4 <iprintf>
  	}

      // 
  	setvbuf(stdout, NULL, _IONBF, BUFSIZ);
 8000f62:	4bb0      	ldr	r3, [pc, #704]	; (8001224 <StartDefaultTask+0x32c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	6898      	ldr	r0, [r3, #8]
 8000f68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f6c:	2202      	movs	r2, #2
 8000f6e:	2100      	movs	r1, #0
 8000f70:	f01a fa0e 	bl	801b390 <setvbuf>
  	rcl_init_options_t init_options = rcl_get_zero_initialized_init_options();
 8000f74:	f00d fe08 	bl	800eb88 <rcl_get_zero_initialized_init_options>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  	rcl_allocator_t allocator = rcl_get_default_allocator();
 8000f7e:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 8000f82:	4618      	mov	r0, r3
 8000f84:	f00f fbfc 	bl	8010780 <rcutils_get_default_allocator>
  	rclc_support_t support;
  	rcl_node_t node = rcl_get_zero_initialized_node();
 8000f88:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f00d ff03 	bl	800ed98 <rcl_get_zero_initialized_node>
  	rcl_service_t service = rcl_get_zero_initialized_service();
 8000f92:	f00e f9bf 	bl	800f314 <rcl_get_zero_initialized_service>
 8000f96:	4603      	mov	r3, r0
 8000f98:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  	publisher = rcl_get_zero_initialized_publisher();
 8000f9c:	f00e f8a6 	bl	800f0ec <rcl_get_zero_initialized_publisher>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	4aa1      	ldr	r2, [pc, #644]	; (8001228 <StartDefaultTask+0x330>)
 8000fa4:	6013      	str	r3, [r2, #0]
  	rcl_subscription_t subscriber = rcl_get_zero_initialized_subscription();
 8000fa6:	f00e fad9 	bl	800f55c <rcl_get_zero_initialized_subscription>
 8000faa:	4603      	mov	r3, r0
 8000fac:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  	rclc_executor_t executor = rclc_executor_get_zero_initialized_executor();
 8000fb0:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8000fb4:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f00e ff5f 	bl	800fe7c <rclc_executor_get_zero_initialized_executor>
  	rcl_node_options_t node_ops = rcl_node_get_default_options();
 8000fbe:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8000fc2:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f00e f860 	bl	800f08c <rcl_node_get_default_options>

  	RCCHECK(rcl_init_options_init(&init_options, allocator));
 8000fcc:	f507 74b4 	add.w	r4, r7, #360	; 0x168
 8000fd0:	466a      	mov	r2, sp
 8000fd2:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8000fd6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000fda:	e882 0003 	stmia.w	r2, {r0, r1}
 8000fde:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 8000fe2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fe4:	4620      	mov	r0, r4
 8000fe6:	f00d fdd1 	bl	800eb8c <rcl_init_options_init>
 8000fea:	f8c7 01a4 	str.w	r0, [r7, #420]	; 0x1a4
 8000fee:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d005      	beq.n	8001002 <StartDefaultTask+0x10a>
 8000ff6:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8000ffa:	21fa      	movs	r1, #250	; 0xfa
 8000ffc:	488b      	ldr	r0, [pc, #556]	; (800122c <StartDefaultTask+0x334>)
 8000ffe:	f01a f959 	bl	801b2b4 <iprintf>
      // ROS_DOMAIN_ID
  	RCCHECK(rcl_init_options_set_domain_id(&init_options, 0));
 8001002:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8001006:	2100      	movs	r1, #0
 8001008:	4618      	mov	r0, r3
 800100a:	f00d febd 	bl	800ed88 <rcl_init_options_set_domain_id>
 800100e:	f8c7 01a0 	str.w	r0, [r7, #416]	; 0x1a0
 8001012:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d005      	beq.n	8001026 <StartDefaultTask+0x12e>
 800101a:	f8d7 21a0 	ldr.w	r2, [r7, #416]	; 0x1a0
 800101e:	21fc      	movs	r1, #252	; 0xfc
 8001020:	4882      	ldr	r0, [pc, #520]	; (800122c <StartDefaultTask+0x334>)
 8001022:	f01a f947 	bl	801b2b4 <iprintf>
  	rclc_support_init_with_options(&support, 0, NULL, &init_options, &allocator);
 8001026:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 800102a:	f507 7090 	add.w	r0, r7, #288	; 0x120
 800102e:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 8001032:	9300      	str	r3, [sp, #0]
 8001034:	4613      	mov	r3, r2
 8001036:	2200      	movs	r2, #0
 8001038:	2100      	movs	r1, #0
 800103a:	f00f fa4d 	bl	80104d8 <rclc_support_init_with_options>
      // 
  	RCCHECK(rclc_node_init_with_options(&node, "f7_node", "", &support, &node_ops));
 800103e:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8001042:	f507 708c 	add.w	r0, r7, #280	; 0x118
 8001046:	f107 0320 	add.w	r3, r7, #32
 800104a:	9300      	str	r3, [sp, #0]
 800104c:	4613      	mov	r3, r2
 800104e:	4a78      	ldr	r2, [pc, #480]	; (8001230 <StartDefaultTask+0x338>)
 8001050:	4978      	ldr	r1, [pc, #480]	; (8001234 <StartDefaultTask+0x33c>)
 8001052:	f00f fa77 	bl	8010544 <rclc_node_init_with_options>
 8001056:	f8c7 019c 	str.w	r0, [r7, #412]	; 0x19c
 800105a:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800105e:	2b00      	cmp	r3, #0
 8001060:	d005      	beq.n	800106e <StartDefaultTask+0x176>
 8001062:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001066:	21ff      	movs	r1, #255	; 0xff
 8001068:	4870      	ldr	r0, [pc, #448]	; (800122c <StartDefaultTask+0x334>)
 800106a:	f01a f923 	bl	801b2b4 <iprintf>
      // 
  	RCCHECK(rclc_service_init_default(&service, &node, ROSIDL_GET_SRV_TYPE_SUPPORT(custom_test_msgs, srv, AddThreeInts), "add_three_ints"));
 800106e:	f00b ffe1 	bl	800d034 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>
 8001072:	4602      	mov	r2, r0
 8001074:	f507 718c 	add.w	r1, r7, #280	; 0x118
 8001078:	f507 708a 	add.w	r0, r7, #276	; 0x114
 800107c:	4b6e      	ldr	r3, [pc, #440]	; (8001238 <StartDefaultTask+0x340>)
 800107e:	f00f fad7 	bl	8010630 <rclc_service_init_default>
 8001082:	f8c7 0198 	str.w	r0, [r7, #408]	; 0x198
 8001086:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 800108a:	2b00      	cmp	r3, #0
 800108c:	d006      	beq.n	800109c <StartDefaultTask+0x1a4>
 800108e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001092:	f240 1101 	movw	r1, #257	; 0x101
 8001096:	4865      	ldr	r0, [pc, #404]	; (800122c <StartDefaultTask+0x334>)
 8001098:	f01a f90c 	bl	801b2b4 <iprintf>

  	 //publisher
	RCCHECK(rclc_publisher_init_default(
 800109c:	f011 fd68 	bl	8012b70 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String>
 80010a0:	4602      	mov	r2, r0
 80010a2:	f507 718c 	add.w	r1, r7, #280	; 0x118
 80010a6:	4b65      	ldr	r3, [pc, #404]	; (800123c <StartDefaultTask+0x344>)
 80010a8:	485f      	ldr	r0, [pc, #380]	; (8001228 <StartDefaultTask+0x330>)
 80010aa:	f00f fa87 	bl	80105bc <rclc_publisher_init_default>
 80010ae:	f8c7 0194 	str.w	r0, [r7, #404]	; 0x194
 80010b2:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d006      	beq.n	80010c8 <StartDefaultTask+0x1d0>
 80010ba:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80010be:	f44f 7182 	mov.w	r1, #260	; 0x104
 80010c2:	485a      	ldr	r0, [pc, #360]	; (800122c <StartDefaultTask+0x334>)
 80010c4:	f01a f8f6 	bl	801b2b4 <iprintf>
	  &node,
	  ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, String),
	  "/from_f767zi"));

	 //subscriber
		RCCHECK(rclc_subscription_init_default(
 80010c8:	f00c f8cc 	bl	800d264 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive>
 80010cc:	4602      	mov	r2, r0
 80010ce:	f507 718c 	add.w	r1, r7, #280	; 0x118
 80010d2:	f507 7088 	add.w	r0, r7, #272	; 0x110
 80010d6:	4b5a      	ldr	r3, [pc, #360]	; (8001240 <StartDefaultTask+0x348>)
 80010d8:	f00f fae4 	bl	80106a4 <rclc_subscription_init_default>
 80010dc:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
 80010e0:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d006      	beq.n	80010f6 <StartDefaultTask+0x1fe>
 80010e8:	f8d7 2190 	ldr.w	r2, [r7, #400]	; 0x190
 80010ec:	f240 110b 	movw	r1, #267	; 0x10b
 80010f0:	484e      	ldr	r0, [pc, #312]	; (800122c <StartDefaultTask+0x334>)
 80010f2:	f01a f8df 	bl	801b2b4 <iprintf>
		  &subscriber,
		  &node,
		  ROSIDL_GET_MSG_TYPE_SUPPORT(drive_msgs, msg, DiffDrive),
		  "/cmd_ras"));
      // extecuter
  	RCCHECK(rclc_executor_init(&executor, &support.context, 2, &allocator));
 80010f6:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 80010fa:	f507 7190 	add.w	r1, r7, #288	; 0x120
 80010fe:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8001102:	2202      	movs	r2, #2
 8001104:	f00e fec4 	bl	800fe90 <rclc_executor_init>
 8001108:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
 800110c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001110:	2b00      	cmp	r3, #0
 8001112:	d006      	beq.n	8001122 <StartDefaultTask+0x22a>
 8001114:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 8001118:	f240 1111 	movw	r1, #273	; 0x111
 800111c:	4843      	ldr	r0, [pc, #268]	; (800122c <StartDefaultTask+0x334>)
 800111e:	f01a f8c9 	bl	801b2b4 <iprintf>

      // 
  	RCCHECK(rclc_executor_add_service(&executor, &service, &req, &res, &service_callback));
 8001122:	f507 718a 	add.w	r1, r7, #276	; 0x114
 8001126:	f107 0088 	add.w	r0, r7, #136	; 0x88
 800112a:	4b46      	ldr	r3, [pc, #280]	; (8001244 <StartDefaultTask+0x34c>)
 800112c:	9300      	str	r3, [sp, #0]
 800112e:	4b46      	ldr	r3, [pc, #280]	; (8001248 <StartDefaultTask+0x350>)
 8001130:	4a46      	ldr	r2, [pc, #280]	; (800124c <StartDefaultTask+0x354>)
 8001132:	f00e ff67 	bl	8010004 <rclc_executor_add_service>
 8001136:	f8c7 0188 	str.w	r0, [r7, #392]	; 0x188
 800113a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800113e:	2b00      	cmp	r3, #0
 8001140:	d006      	beq.n	8001150 <StartDefaultTask+0x258>
 8001142:	f8d7 2188 	ldr.w	r2, [r7, #392]	; 0x188
 8001146:	f44f 718a 	mov.w	r1, #276	; 0x114
 800114a:	4838      	ldr	r0, [pc, #224]	; (800122c <StartDefaultTask+0x334>)
 800114c:	f01a f8b2 	bl	801b2b4 <iprintf>
  	RCCHECK(rclc_executor_add_subscription(
 8001150:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8001154:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8001158:	2300      	movs	r3, #0
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	4b3c      	ldr	r3, [pc, #240]	; (8001250 <StartDefaultTask+0x358>)
 800115e:	4a3d      	ldr	r2, [pc, #244]	; (8001254 <StartDefaultTask+0x35c>)
 8001160:	f00e ff12 	bl	800ff88 <rclc_executor_add_subscription>
 8001164:	f8c7 0184 	str.w	r0, [r7, #388]	; 0x184
 8001168:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 800116c:	2b00      	cmp	r3, #0
 800116e:	d006      	beq.n	800117e <StartDefaultTask+0x286>
 8001170:	f8d7 2184 	ldr.w	r2, [r7, #388]	; 0x184
 8001174:	f240 1115 	movw	r1, #277	; 0x115
 8001178:	482c      	ldr	r0, [pc, #176]	; (800122c <StartDefaultTask+0x334>)
 800117a:	f01a f89b 	bl	801b2b4 <iprintf>
  		  &executor, &subscriber, &sub,
  		  &subscription_callback, ON_NEW_DATA));

    //
    rosidl_runtime_c__String__init(&pub);
 800117e:	4836      	ldr	r0, [pc, #216]	; (8001258 <StartDefaultTask+0x360>)
 8001180:	f011 fc08 	bl	8012994 <rosidl_runtime_c__String__init>
    char hello[] = "initialized from f7";
 8001184:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001188:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800118c:	4a33      	ldr	r2, [pc, #204]	; (800125c <StartDefaultTask+0x364>)
 800118e:	461c      	mov	r4, r3
 8001190:	4615      	mov	r5, r2
 8001192:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001194:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001196:	682b      	ldr	r3, [r5, #0]
 8001198:	6023      	str	r3, [r4, #0]
    rosidl_runtime_c__String__assignn(&pub.data, hello, sizeof(hello));
 800119a:	f107 030c 	add.w	r3, r7, #12
 800119e:	2214      	movs	r2, #20
 80011a0:	4619      	mov	r1, r3
 80011a2:	482d      	ldr	r0, [pc, #180]	; (8001258 <StartDefaultTask+0x360>)
 80011a4:	f011 fc54 	bl	8012a50 <rosidl_runtime_c__String__assignn>

    RCSOFTCHECK(rcl_publish(&publisher, &pub, NULL));
 80011a8:	2200      	movs	r2, #0
 80011aa:	492b      	ldr	r1, [pc, #172]	; (8001258 <StartDefaultTask+0x360>)
 80011ac:	481e      	ldr	r0, [pc, #120]	; (8001228 <StartDefaultTask+0x330>)
 80011ae:	f00e f86b 	bl	800f288 <rcl_publish>
 80011b2:	f8c7 0180 	str.w	r0, [r7, #384]	; 0x180
 80011b6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d006      	beq.n	80011cc <StartDefaultTask+0x2d4>
 80011be:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 80011c2:	f44f 718f 	mov.w	r1, #286	; 0x11e
 80011c6:	4826      	ldr	r0, [pc, #152]	; (8001260 <StartDefaultTask+0x368>)
 80011c8:	f01a f874 	bl	801b2b4 <iprintf>

    //
    HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
 80011cc:	2200      	movs	r2, #0
 80011ce:	2180      	movs	r1, #128	; 0x80
 80011d0:	4824      	ldr	r0, [pc, #144]	; (8001264 <StartDefaultTask+0x36c>)
 80011d2:	f001 fd99 	bl	8002d08 <HAL_GPIO_WritePin>
  /* Infinite loop */
  for(;;)
  {
	  // 
	  rclc_executor_spin_some(&executor, RCL_MS_TO_NS(100));
 80011d6:	f107 0188 	add.w	r1, r7, #136	; 0x88
 80011da:	a305      	add	r3, pc, #20	; (adr r3, 80011f0 <StartDefaultTask+0x2f8>)
 80011dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e0:	4608      	mov	r0, r1
 80011e2:	f00f f93f 	bl	8010464 <rclc_executor_spin_some>

	  osDelay(100);
 80011e6:	2064      	movs	r0, #100	; 0x64
 80011e8:	f008 ffe0 	bl	800a1ac <osDelay>
	  rclc_executor_spin_some(&executor, RCL_MS_TO_NS(100));
 80011ec:	e7f3      	b.n	80011d6 <StartDefaultTask+0x2de>
 80011ee:	bf00      	nop
 80011f0:	05f5e100 	.word	0x05f5e100
 80011f4:	00000000 	.word	0x00000000
 80011f8:	0801c654 	.word	0x0801c654
 80011fc:	08000c4d 	.word	0x08000c4d
 8001200:	08000bed 	.word	0x08000bed
 8001204:	08000bcd 	.word	0x08000bcd
 8001208:	08000ba1 	.word	0x08000ba1
 800120c:	20007860 	.word	0x20007860
 8001210:	080014dd 	.word	0x080014dd
 8001214:	08001521 	.word	0x08001521
 8001218:	08001559 	.word	0x08001559
 800121c:	080015c5 	.word	0x080015c5
 8001220:	0801c668 	.word	0x0801c668
 8001224:	200003d4 	.word	0x200003d4
 8001228:	20004874 	.word	0x20004874
 800122c:	0801c690 	.word	0x0801c690
 8001230:	0801c6bc 	.word	0x0801c6bc
 8001234:	0801c6c0 	.word	0x0801c6c0
 8001238:	0801c6c8 	.word	0x0801c6c8
 800123c:	0801c6d8 	.word	0x0801c6d8
 8001240:	0801c6e8 	.word	0x0801c6e8
 8001244:	08000e25 	.word	0x08000e25
 8001248:	20004830 	.word	0x20004830
 800124c:	20004818 	.word	0x20004818
 8001250:	08000e71 	.word	0x08000e71
 8001254:	20004838 	.word	0x20004838
 8001258:	20004868 	.word	0x20004868
 800125c:	0801c6f4 	.word	0x0801c6f4
 8001260:	0801c614 	.word	0x0801c614
 8001264:	40020400 	.word	0x40020400

08001268 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b08a      	sub	sp, #40	; 0x28
 800126c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126e:	f107 0314 	add.w	r3, r7, #20
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	605a      	str	r2, [r3, #4]
 8001278:	609a      	str	r2, [r3, #8]
 800127a:	60da      	str	r2, [r3, #12]
 800127c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800127e:	4b2a      	ldr	r3, [pc, #168]	; (8001328 <MX_GPIO_Init+0xc0>)
 8001280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001282:	4a29      	ldr	r2, [pc, #164]	; (8001328 <MX_GPIO_Init+0xc0>)
 8001284:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001288:	6313      	str	r3, [r2, #48]	; 0x30
 800128a:	4b27      	ldr	r3, [pc, #156]	; (8001328 <MX_GPIO_Init+0xc0>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001292:	613b      	str	r3, [r7, #16]
 8001294:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001296:	4b24      	ldr	r3, [pc, #144]	; (8001328 <MX_GPIO_Init+0xc0>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	4a23      	ldr	r2, [pc, #140]	; (8001328 <MX_GPIO_Init+0xc0>)
 800129c:	f043 0310 	orr.w	r3, r3, #16
 80012a0:	6313      	str	r3, [r2, #48]	; 0x30
 80012a2:	4b21      	ldr	r3, [pc, #132]	; (8001328 <MX_GPIO_Init+0xc0>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	f003 0310 	and.w	r3, r3, #16
 80012aa:	60fb      	str	r3, [r7, #12]
 80012ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ae:	4b1e      	ldr	r3, [pc, #120]	; (8001328 <MX_GPIO_Init+0xc0>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	4a1d      	ldr	r2, [pc, #116]	; (8001328 <MX_GPIO_Init+0xc0>)
 80012b4:	f043 0302 	orr.w	r3, r3, #2
 80012b8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ba:	4b1b      	ldr	r3, [pc, #108]	; (8001328 <MX_GPIO_Init+0xc0>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	60bb      	str	r3, [r7, #8]
 80012c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012c6:	4b18      	ldr	r3, [pc, #96]	; (8001328 <MX_GPIO_Init+0xc0>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ca:	4a17      	ldr	r2, [pc, #92]	; (8001328 <MX_GPIO_Init+0xc0>)
 80012cc:	f043 0308 	orr.w	r3, r3, #8
 80012d0:	6313      	str	r3, [r2, #48]	; 0x30
 80012d2:	4b15      	ldr	r3, [pc, #84]	; (8001328 <MX_GPIO_Init+0xc0>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	f003 0308 	and.w	r3, r3, #8
 80012da:	607b      	str	r3, [r7, #4]
 80012dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012de:	4b12      	ldr	r3, [pc, #72]	; (8001328 <MX_GPIO_Init+0xc0>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	4a11      	ldr	r2, [pc, #68]	; (8001328 <MX_GPIO_Init+0xc0>)
 80012e4:	f043 0301 	orr.w	r3, r3, #1
 80012e8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ea:	4b0f      	ldr	r3, [pc, #60]	; (8001328 <MX_GPIO_Init+0xc0>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ee:	f003 0301 	and.w	r3, r3, #1
 80012f2:	603b      	str	r3, [r7, #0]
 80012f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M11_Pin|M12_Pin|LD2_Pin|M21_Pin
 80012f6:	2200      	movs	r2, #0
 80012f8:	f44f 6178 	mov.w	r1, #3968	; 0xf80
 80012fc:	480b      	ldr	r0, [pc, #44]	; (800132c <MX_GPIO_Init+0xc4>)
 80012fe:	f001 fd03 	bl	8002d08 <HAL_GPIO_WritePin>
                          |M22_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = M11_Pin|M12_Pin|LD2_Pin|M21_Pin
 8001302:	f44f 6378 	mov.w	r3, #3968	; 0xf80
 8001306:	617b      	str	r3, [r7, #20]
                          |M22_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001308:	2301      	movs	r3, #1
 800130a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	2300      	movs	r3, #0
 800130e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001310:	2300      	movs	r3, #0
 8001312:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001314:	f107 0314 	add.w	r3, r7, #20
 8001318:	4619      	mov	r1, r3
 800131a:	4804      	ldr	r0, [pc, #16]	; (800132c <MX_GPIO_Init+0xc4>)
 800131c:	f001 fb48 	bl	80029b0 <HAL_GPIO_Init>

}
 8001320:	bf00      	nop
 8001322:	3728      	adds	r7, #40	; 0x28
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40023800 	.word	0x40023800
 800132c:	40020400 	.word	0x40020400

08001330 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */


PUTCHAR_PROTOTYPE {
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart3, &ch, 1, 500);
 800133a:	1df9      	adds	r1, r7, #7
 800133c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001340:	2201      	movs	r2, #1
 8001342:	4804      	ldr	r0, [pc, #16]	; (8001354 <__io_putchar+0x24>)
 8001344:	f004 ffe0 	bl	8006308 <HAL_UART_Transmit>
    return ch;
 8001348:	79fb      	ldrb	r3, [r7, #7]
}
 800134a:	4618      	mov	r0, r3
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	20007860 	.word	0x20007860

08001358 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800135c:	f000 fe03 	bl	8001f66 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001360:	f000 f840 	bl	80013e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001364:	f7ff ff80 	bl	8001268 <MX_GPIO_Init>
  MX_DMA_Init();
 8001368:	f7ff fbf4 	bl	8000b54 <MX_DMA_Init>
  MX_USART3_UART_Init();
 800136c:	f000 fcd2 	bl	8001d14 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8001370:	f000 fbdc 	bl	8001b2c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  printf("startProgram\r\n");
 8001374:	4818      	ldr	r0, [pc, #96]	; (80013d8 <main+0x80>)
 8001376:	f01a f803 	bl	801b380 <puts>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800137a:	2100      	movs	r1, #0
 800137c:	4817      	ldr	r0, [pc, #92]	; (80013dc <main+0x84>)
 800137e:	f003 ffd1 	bl	8005324 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001382:	2104      	movs	r1, #4
 8001384:	4815      	ldr	r0, [pc, #84]	; (80013dc <main+0x84>)
 8001386:	f003 ffcd 	bl	8005324 <HAL_TIM_PWM_Start>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800138a:	4b14      	ldr	r3, [pc, #80]	; (80013dc <main+0x84>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	2200      	movs	r2, #0
 8001390:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001392:	4b12      	ldr	r3, [pc, #72]	; (80013dc <main+0x84>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	2200      	movs	r2, #0
 8001398:	639a      	str	r2, [r3, #56]	; 0x38

	HAL_GPIO_WritePin(GPIOB, M11_Pin, GPIO_PIN_RESET);
 800139a:	2200      	movs	r2, #0
 800139c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013a0:	480f      	ldr	r0, [pc, #60]	; (80013e0 <main+0x88>)
 80013a2:	f001 fcb1 	bl	8002d08 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M12_Pin, GPIO_PIN_RESET);
 80013a6:	2200      	movs	r2, #0
 80013a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013ac:	480c      	ldr	r0, [pc, #48]	; (80013e0 <main+0x88>)
 80013ae:	f001 fcab 	bl	8002d08 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, M21_Pin, GPIO_PIN_RESET);
 80013b2:	2200      	movs	r2, #0
 80013b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013b8:	4809      	ldr	r0, [pc, #36]	; (80013e0 <main+0x88>)
 80013ba:	f001 fca5 	bl	8002d08 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M22_Pin, GPIO_PIN_RESET);
 80013be:	2200      	movs	r2, #0
 80013c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013c4:	4806      	ldr	r0, [pc, #24]	; (80013e0 <main+0x88>)
 80013c6:	f001 fc9f 	bl	8002d08 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80013ca:	f008 fddf 	bl	8009f8c <osKernelInitialize>
  MX_FREERTOS_Init();
 80013ce:	f7ff fc91 	bl	8000cf4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80013d2:	f008 fe0f 	bl	8009ff4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013d6:	e7fe      	b.n	80013d6 <main+0x7e>
 80013d8:	0801c708 	.word	0x0801c708
 80013dc:	20007814 	.word	0x20007814
 80013e0:	40020400 	.word	0x40020400

080013e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b094      	sub	sp, #80	; 0x50
 80013e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ea:	f107 031c 	add.w	r3, r7, #28
 80013ee:	2234      	movs	r2, #52	; 0x34
 80013f0:	2100      	movs	r1, #0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f01a f9ea 	bl	801b7cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013f8:	f107 0308 	add.w	r3, r7, #8
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
 8001406:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001408:	4b28      	ldr	r3, [pc, #160]	; (80014ac <SystemClock_Config+0xc8>)
 800140a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140c:	4a27      	ldr	r2, [pc, #156]	; (80014ac <SystemClock_Config+0xc8>)
 800140e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001412:	6413      	str	r3, [r2, #64]	; 0x40
 8001414:	4b25      	ldr	r3, [pc, #148]	; (80014ac <SystemClock_Config+0xc8>)
 8001416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001418:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800141c:	607b      	str	r3, [r7, #4]
 800141e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001420:	4b23      	ldr	r3, [pc, #140]	; (80014b0 <SystemClock_Config+0xcc>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a22      	ldr	r2, [pc, #136]	; (80014b0 <SystemClock_Config+0xcc>)
 8001426:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800142a:	6013      	str	r3, [r2, #0]
 800142c:	4b20      	ldr	r3, [pc, #128]	; (80014b0 <SystemClock_Config+0xcc>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001434:	603b      	str	r3, [r7, #0]
 8001436:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001438:	2301      	movs	r3, #1
 800143a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800143c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001440:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001442:	2302      	movs	r3, #2
 8001444:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001446:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800144a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800144c:	2308      	movs	r3, #8
 800144e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8001450:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8001454:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001456:	2302      	movs	r3, #2
 8001458:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800145a:	2302      	movs	r3, #2
 800145c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800145e:	2302      	movs	r3, #2
 8001460:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001462:	f107 031c 	add.w	r3, r7, #28
 8001466:	4618      	mov	r0, r3
 8001468:	f002 fcfc 	bl	8003e64 <HAL_RCC_OscConfig>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001472:	f000 f82e 	bl	80014d2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001476:	230f      	movs	r3, #15
 8001478:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800147a:	2302      	movs	r3, #2
 800147c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800147e:	2300      	movs	r3, #0
 8001480:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001482:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001486:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001488:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800148c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800148e:	f107 0308 	add.w	r3, r7, #8
 8001492:	2105      	movs	r1, #5
 8001494:	4618      	mov	r0, r3
 8001496:	f002 ff93 	bl	80043c0 <HAL_RCC_ClockConfig>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80014a0:	f000 f817 	bl	80014d2 <Error_Handler>
  }
}
 80014a4:	bf00      	nop
 80014a6:	3750      	adds	r7, #80	; 0x50
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40023800 	.word	0x40023800
 80014b0:	40007000 	.word	0x40007000

080014b4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014c4:	d101      	bne.n	80014ca <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80014c6:	f000 fd5b 	bl	8001f80 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80014ca:	bf00      	nop
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014d2:	b480      	push	{r7}
 80014d4:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80014d6:	b672      	cpsid	i
}
 80014d8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014da:	e7fe      	b.n	80014da <Error_Handler+0x8>

080014dc <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 80014e6:	4b0c      	ldr	r3, [pc, #48]	; (8001518 <microros_allocate+0x3c>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	461a      	mov	r2, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	4413      	add	r3, r2
 80014f0:	461a      	mov	r2, r3
 80014f2:	4b09      	ldr	r3, [pc, #36]	; (8001518 <microros_allocate+0x3c>)
 80014f4:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 80014f6:	4b09      	ldr	r3, [pc, #36]	; (800151c <microros_allocate+0x40>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	461a      	mov	r2, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	4413      	add	r3, r2
 8001500:	461a      	mov	r2, r3
 8001502:	4b06      	ldr	r3, [pc, #24]	; (800151c <microros_allocate+0x40>)
 8001504:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f7ff f8d0 	bl	80006ac <pvPortMallocMicroROS>
 800150c:	4603      	mov	r3, r0
}
 800150e:	4618      	mov	r0, r3
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	200077b8 	.word	0x200077b8
 800151c:	200077bc 	.word	0x200077bc

08001520 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d00c      	beq.n	800154a <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8001530:	6878      	ldr	r0, [r7, #4]
 8001532:	f7ff f9e3 	bl	80008fc <getBlockSize>
 8001536:	4603      	mov	r3, r0
 8001538:	4a06      	ldr	r2, [pc, #24]	; (8001554 <microros_deallocate+0x34>)
 800153a:	6812      	ldr	r2, [r2, #0]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	461a      	mov	r2, r3
 8001540:	4b04      	ldr	r3, [pc, #16]	; (8001554 <microros_deallocate+0x34>)
 8001542:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f7ff f97b 	bl	8000840 <vPortFreeMicroROS>
  }
}
 800154a:	bf00      	nop
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	200077bc 	.word	0x200077bc

08001558 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8001564:	4b15      	ldr	r3, [pc, #84]	; (80015bc <microros_reallocate+0x64>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	461a      	mov	r2, r3
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	4413      	add	r3, r2
 800156e:	461a      	mov	r2, r3
 8001570:	4b12      	ldr	r3, [pc, #72]	; (80015bc <microros_reallocate+0x64>)
 8001572:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8001574:	4b12      	ldr	r3, [pc, #72]	; (80015c0 <microros_reallocate+0x68>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	461a      	mov	r2, r3
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	4413      	add	r3, r2
 800157e:	461a      	mov	r2, r3
 8001580:	4b0f      	ldr	r3, [pc, #60]	; (80015c0 <microros_reallocate+0x68>)
 8001582:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d104      	bne.n	8001594 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 800158a:	68b8      	ldr	r0, [r7, #8]
 800158c:	f7ff f88e 	bl	80006ac <pvPortMallocMicroROS>
 8001590:	4603      	mov	r3, r0
 8001592:	e00e      	b.n	80015b2 <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8001594:	68f8      	ldr	r0, [r7, #12]
 8001596:	f7ff f9b1 	bl	80008fc <getBlockSize>
 800159a:	4603      	mov	r3, r0
 800159c:	4a08      	ldr	r2, [pc, #32]	; (80015c0 <microros_reallocate+0x68>)
 800159e:	6812      	ldr	r2, [r2, #0]
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	461a      	mov	r2, r3
 80015a4:	4b06      	ldr	r3, [pc, #24]	; (80015c0 <microros_reallocate+0x68>)
 80015a6:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 80015a8:	68b9      	ldr	r1, [r7, #8]
 80015aa:	68f8      	ldr	r0, [r7, #12]
 80015ac:	f7ff f9c4 	bl	8000938 <pvPortReallocMicroROS>
 80015b0:	4603      	mov	r3, r0
  }
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	200077b8 	.word	0x200077b8
 80015c0:	200077bc 	.word	0x200077bc

080015c4 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	60f8      	str	r0, [r7, #12]
 80015cc:	60b9      	str	r1, [r7, #8]
 80015ce:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	68ba      	ldr	r2, [r7, #8]
 80015d4:	fb02 f303 	mul.w	r3, r2, r3
 80015d8:	4a0c      	ldr	r2, [pc, #48]	; (800160c <microros_zero_allocate+0x48>)
 80015da:	6812      	ldr	r2, [r2, #0]
 80015dc:	4413      	add	r3, r2
 80015de:	461a      	mov	r2, r3
 80015e0:	4b0a      	ldr	r3, [pc, #40]	; (800160c <microros_zero_allocate+0x48>)
 80015e2:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	68ba      	ldr	r2, [r7, #8]
 80015e8:	fb02 f303 	mul.w	r3, r2, r3
 80015ec:	4a08      	ldr	r2, [pc, #32]	; (8001610 <microros_zero_allocate+0x4c>)
 80015ee:	6812      	ldr	r2, [r2, #0]
 80015f0:	4413      	add	r3, r2
 80015f2:	461a      	mov	r2, r3
 80015f4:	4b06      	ldr	r3, [pc, #24]	; (8001610 <microros_zero_allocate+0x4c>)
 80015f6:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 80015f8:	68b9      	ldr	r1, [r7, #8]
 80015fa:	68f8      	ldr	r0, [r7, #12]
 80015fc:	f7ff f9c9 	bl	8000992 <pvPortCallocMicroROS>
 8001600:	4603      	mov	r3, r0
 8001602:	4618      	mov	r0, r3
 8001604:	3710      	adds	r7, #16
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	200077b8 	.word	0x200077b8
 8001610:	200077bc 	.word	0x200077bc
 8001614:	00000000 	.word	0x00000000

08001618 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8001618:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800161c:	b086      	sub	sp, #24
 800161e:	af00      	add	r7, sp, #0
 8001620:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001624:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 8001626:	2300      	movs	r3, #0
 8001628:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 800162a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800162e:	a320      	add	r3, pc, #128	; (adr r3, 80016b0 <UTILS_NanosecondsToTimespec+0x98>)
 8001630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001634:	f7fe fe6c 	bl	8000310 <__aeabi_ldivmod>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	6879      	ldr	r1, [r7, #4]
 800163e:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 8001642:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001646:	a31a      	add	r3, pc, #104	; (adr r3, 80016b0 <UTILS_NanosecondsToTimespec+0x98>)
 8001648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800164c:	f7fe fe60 	bl	8000310 <__aeabi_ldivmod>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	2b00      	cmp	r3, #0
 800165a:	da20      	bge.n	800169e <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	4a11      	ldr	r2, [pc, #68]	; (80016a8 <UTILS_NanosecondsToTimespec+0x90>)
 8001662:	fb82 1203 	smull	r1, r2, r2, r3
 8001666:	1712      	asrs	r2, r2, #28
 8001668:	17db      	asrs	r3, r3, #31
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	3301      	adds	r3, #1
 800166e:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001676:	6979      	ldr	r1, [r7, #20]
 8001678:	17c8      	asrs	r0, r1, #31
 800167a:	460c      	mov	r4, r1
 800167c:	4605      	mov	r5, r0
 800167e:	ebb2 0804 	subs.w	r8, r2, r4
 8001682:	eb63 0905 	sbc.w	r9, r3, r5
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	689a      	ldr	r2, [r3, #8]
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	4906      	ldr	r1, [pc, #24]	; (80016ac <UTILS_NanosecondsToTimespec+0x94>)
 8001694:	fb01 f303 	mul.w	r3, r1, r3
 8001698:	441a      	add	r2, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	609a      	str	r2, [r3, #8]
    }
}
 800169e:	bf00      	nop
 80016a0:	3718      	adds	r7, #24
 80016a2:	46bd      	mov	sp, r7
 80016a4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80016a8:	44b82fa1 	.word	0x44b82fa1
 80016ac:	3b9aca00 	.word	0x3b9aca00
 80016b0:	3b9aca00 	.word	0x3b9aca00
 80016b4:	00000000 	.word	0x00000000

080016b8 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 80016b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016bc:	b08e      	sub	sp, #56	; 0x38
 80016be:	af00      	add	r7, sp, #0
 80016c0:	6278      	str	r0, [r7, #36]	; 0x24
 80016c2:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 80016c4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80016c8:	2300      	movs	r3, #0
 80016ca:	6013      	str	r3, [r2, #0]
 80016cc:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 80016ce:	f04f 0200 	mov.w	r2, #0
 80016d2:	f04f 0300 	mov.w	r3, #0
 80016d6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 80016da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016de:	4618      	mov	r0, r3
 80016e0:	f00a f862 	bl	800b7a8 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 80016e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016e6:	17da      	asrs	r2, r3, #31
 80016e8:	61bb      	str	r3, [r7, #24]
 80016ea:	61fa      	str	r2, [r7, #28]
 80016ec:	f04f 0200 	mov.w	r2, #0
 80016f0:	f04f 0300 	mov.w	r3, #0
 80016f4:	69b9      	ldr	r1, [r7, #24]
 80016f6:	000b      	movs	r3, r1
 80016f8:	2200      	movs	r2, #0
 80016fa:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 80016fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001700:	2200      	movs	r2, #0
 8001702:	461c      	mov	r4, r3
 8001704:	4615      	mov	r5, r2
 8001706:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800170a:	1911      	adds	r1, r2, r4
 800170c:	60b9      	str	r1, [r7, #8]
 800170e:	416b      	adcs	r3, r5
 8001710:	60fb      	str	r3, [r7, #12]
 8001712:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001716:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 800171a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800171e:	4602      	mov	r2, r0
 8001720:	460b      	mov	r3, r1
 8001722:	f04f 0400 	mov.w	r4, #0
 8001726:	f04f 0500 	mov.w	r5, #0
 800172a:	015d      	lsls	r5, r3, #5
 800172c:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8001730:	0154      	lsls	r4, r2, #5
 8001732:	4622      	mov	r2, r4
 8001734:	462b      	mov	r3, r5
 8001736:	ebb2 0800 	subs.w	r8, r2, r0
 800173a:	eb63 0901 	sbc.w	r9, r3, r1
 800173e:	f04f 0200 	mov.w	r2, #0
 8001742:	f04f 0300 	mov.w	r3, #0
 8001746:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800174a:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 800174e:	ea4f 2248 	mov.w	r2, r8, lsl #9
 8001752:	4690      	mov	r8, r2
 8001754:	4699      	mov	r9, r3
 8001756:	eb18 0a00 	adds.w	sl, r8, r0
 800175a:	eb49 0b01 	adc.w	fp, r9, r1
 800175e:	f04f 0200 	mov.w	r2, #0
 8001762:	f04f 0300 	mov.w	r3, #0
 8001766:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800176a:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800176e:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001772:	ebb2 040a 	subs.w	r4, r2, sl
 8001776:	603c      	str	r4, [r7, #0]
 8001778:	eb63 030b 	sbc.w	r3, r3, fp
 800177c:	607b      	str	r3, [r7, #4]
 800177e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001782:	4623      	mov	r3, r4
 8001784:	181b      	adds	r3, r3, r0
 8001786:	613b      	str	r3, [r7, #16]
 8001788:	462b      	mov	r3, r5
 800178a:	eb41 0303 	adc.w	r3, r1, r3
 800178e:	617b      	str	r3, [r7, #20]
 8001790:	6a3a      	ldr	r2, [r7, #32]
 8001792:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001796:	f7ff ff3f 	bl	8001618 <UTILS_NanosecondsToTimespec>

    return 0;
 800179a:	2300      	movs	r3, #0
 800179c:	4618      	mov	r0, r3
 800179e:	3738      	adds	r7, #56	; 0x38
 80017a0:	46bd      	mov	sp, r7
 80017a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080017a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80017ae:	4b11      	ldr	r3, [pc, #68]	; (80017f4 <HAL_MspInit+0x4c>)
 80017b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b2:	4a10      	ldr	r2, [pc, #64]	; (80017f4 <HAL_MspInit+0x4c>)
 80017b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017b8:	6413      	str	r3, [r2, #64]	; 0x40
 80017ba:	4b0e      	ldr	r3, [pc, #56]	; (80017f4 <HAL_MspInit+0x4c>)
 80017bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017c2:	607b      	str	r3, [r7, #4]
 80017c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017c6:	4b0b      	ldr	r3, [pc, #44]	; (80017f4 <HAL_MspInit+0x4c>)
 80017c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ca:	4a0a      	ldr	r2, [pc, #40]	; (80017f4 <HAL_MspInit+0x4c>)
 80017cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017d0:	6453      	str	r3, [r2, #68]	; 0x44
 80017d2:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <HAL_MspInit+0x4c>)
 80017d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017da:	603b      	str	r3, [r7, #0]
 80017dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017de:	2200      	movs	r2, #0
 80017e0:	210f      	movs	r1, #15
 80017e2:	f06f 0001 	mvn.w	r0, #1
 80017e6:	f000 fca3 	bl	8002130 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017ea:	bf00      	nop
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40023800 	.word	0x40023800

080017f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08e      	sub	sp, #56	; 0x38
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001800:	2300      	movs	r3, #0
 8001802:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001804:	2300      	movs	r3, #0
 8001806:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001808:	4b34      	ldr	r3, [pc, #208]	; (80018dc <HAL_InitTick+0xe4>)
 800180a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180c:	4a33      	ldr	r2, [pc, #204]	; (80018dc <HAL_InitTick+0xe4>)
 800180e:	f043 0301 	orr.w	r3, r3, #1
 8001812:	6413      	str	r3, [r2, #64]	; 0x40
 8001814:	4b31      	ldr	r3, [pc, #196]	; (80018dc <HAL_InitTick+0xe4>)
 8001816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001818:	f003 0301 	and.w	r3, r3, #1
 800181c:	60fb      	str	r3, [r7, #12]
 800181e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001820:	f107 0210 	add.w	r2, r7, #16
 8001824:	f107 0314 	add.w	r3, r7, #20
 8001828:	4611      	mov	r1, r2
 800182a:	4618      	mov	r0, r3
 800182c:	f002 ffee 	bl	800480c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001830:	6a3b      	ldr	r3, [r7, #32]
 8001832:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001836:	2b00      	cmp	r3, #0
 8001838:	d103      	bne.n	8001842 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800183a:	f002 ffbf 	bl	80047bc <HAL_RCC_GetPCLK1Freq>
 800183e:	6378      	str	r0, [r7, #52]	; 0x34
 8001840:	e004      	b.n	800184c <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001842:	f002 ffbb 	bl	80047bc <HAL_RCC_GetPCLK1Freq>
 8001846:	4603      	mov	r3, r0
 8001848:	005b      	lsls	r3, r3, #1
 800184a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800184c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800184e:	4a24      	ldr	r2, [pc, #144]	; (80018e0 <HAL_InitTick+0xe8>)
 8001850:	fba2 2303 	umull	r2, r3, r2, r3
 8001854:	0c9b      	lsrs	r3, r3, #18
 8001856:	3b01      	subs	r3, #1
 8001858:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800185a:	4b22      	ldr	r3, [pc, #136]	; (80018e4 <HAL_InitTick+0xec>)
 800185c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001860:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001862:	4b20      	ldr	r3, [pc, #128]	; (80018e4 <HAL_InitTick+0xec>)
 8001864:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001868:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 800186a:	4a1e      	ldr	r2, [pc, #120]	; (80018e4 <HAL_InitTick+0xec>)
 800186c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800186e:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001870:	4b1c      	ldr	r3, [pc, #112]	; (80018e4 <HAL_InitTick+0xec>)
 8001872:	2200      	movs	r2, #0
 8001874:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001876:	4b1b      	ldr	r3, [pc, #108]	; (80018e4 <HAL_InitTick+0xec>)
 8001878:	2200      	movs	r2, #0
 800187a:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800187c:	4b19      	ldr	r3, [pc, #100]	; (80018e4 <HAL_InitTick+0xec>)
 800187e:	2200      	movs	r2, #0
 8001880:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8001882:	4818      	ldr	r0, [pc, #96]	; (80018e4 <HAL_InitTick+0xec>)
 8001884:	f003 fc1c 	bl	80050c0 <HAL_TIM_Base_Init>
 8001888:	4603      	mov	r3, r0
 800188a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800188e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001892:	2b00      	cmp	r3, #0
 8001894:	d11b      	bne.n	80018ce <HAL_InitTick+0xd6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001896:	4813      	ldr	r0, [pc, #76]	; (80018e4 <HAL_InitTick+0xec>)
 8001898:	f003 fc74 	bl	8005184 <HAL_TIM_Base_Start_IT>
 800189c:	4603      	mov	r3, r0
 800189e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80018a2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d111      	bne.n	80018ce <HAL_InitTick+0xd6>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018aa:	201c      	movs	r0, #28
 80018ac:	f000 fc5c 	bl	8002168 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2b0f      	cmp	r3, #15
 80018b4:	d808      	bhi.n	80018c8 <HAL_InitTick+0xd0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80018b6:	2200      	movs	r2, #0
 80018b8:	6879      	ldr	r1, [r7, #4]
 80018ba:	201c      	movs	r0, #28
 80018bc:	f000 fc38 	bl	8002130 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018c0:	4a09      	ldr	r2, [pc, #36]	; (80018e8 <HAL_InitTick+0xf0>)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6013      	str	r3, [r2, #0]
 80018c6:	e002      	b.n	80018ce <HAL_InitTick+0xd6>
      }
      else
      {
        status = HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80018ce:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3738      	adds	r7, #56	; 0x38
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40023800 	.word	0x40023800
 80018e0:	431bde83 	.word	0x431bde83
 80018e4:	200077c0 	.word	0x200077c0
 80018e8:	20000008 	.word	0x20000008

080018ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018f0:	e7fe      	b.n	80018f0 <NMI_Handler+0x4>

080018f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018f2:	b480      	push	{r7}
 80018f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018f6:	e7fe      	b.n	80018f6 <HardFault_Handler+0x4>

080018f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018fc:	e7fe      	b.n	80018fc <MemManage_Handler+0x4>

080018fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018fe:	b480      	push	{r7}
 8001900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001902:	e7fe      	b.n	8001902 <BusFault_Handler+0x4>

08001904 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001908:	e7fe      	b.n	8001908 <UsageFault_Handler+0x4>

0800190a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800190a:	b480      	push	{r7}
 800190c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800190e:	bf00      	nop
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr

08001918 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800191c:	4802      	ldr	r0, [pc, #8]	; (8001928 <DMA1_Stream1_IRQHandler+0x10>)
 800191e:	f000 fdd1 	bl	80024c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001922:	bf00      	nop
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	200078e8 	.word	0x200078e8

0800192c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001930:	4802      	ldr	r0, [pc, #8]	; (800193c <DMA1_Stream3_IRQHandler+0x10>)
 8001932:	f000 fdc7 	bl	80024c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001936:	bf00      	nop
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	20007948 	.word	0x20007948

08001940 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001944:	4802      	ldr	r0, [pc, #8]	; (8001950 <TIM2_IRQHandler+0x10>)
 8001946:	f003 fde7 	bl	8005518 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800194a:	bf00      	nop
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	200077c0 	.word	0x200077c0

08001954 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001958:	4802      	ldr	r0, [pc, #8]	; (8001964 <USART3_IRQHandler+0x10>)
 800195a:	f004 feab 	bl	80066b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	20007860 	.word	0x20007860

08001968 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800196c:	4802      	ldr	r0, [pc, #8]	; (8001978 <OTG_FS_IRQHandler+0x10>)
 800196e:	f001 f9e4 	bl	8002d3a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001972:	bf00      	nop
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	2000c2f8 	.word	0x2000c2f8

0800197c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  return 1;
 8001980:	2301      	movs	r3, #1
}
 8001982:	4618      	mov	r0, r3
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <_kill>:

int _kill(int pid, int sig)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001996:	f019 ffad 	bl	801b8f4 <__errno>
 800199a:	4603      	mov	r3, r0
 800199c:	2216      	movs	r2, #22
 800199e:	601a      	str	r2, [r3, #0]
  return -1;
 80019a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3708      	adds	r7, #8
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}

080019ac <_exit>:

void _exit (int status)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019b4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f7ff ffe7 	bl	800198c <_kill>
  while (1) {}    /* Make sure we hang here */
 80019be:	e7fe      	b.n	80019be <_exit+0x12>

080019c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b086      	sub	sp, #24
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019cc:	2300      	movs	r3, #0
 80019ce:	617b      	str	r3, [r7, #20]
 80019d0:	e00a      	b.n	80019e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019d2:	f3af 8000 	nop.w
 80019d6:	4601      	mov	r1, r0
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	1c5a      	adds	r2, r3, #1
 80019dc:	60ba      	str	r2, [r7, #8]
 80019de:	b2ca      	uxtb	r2, r1
 80019e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	3301      	adds	r3, #1
 80019e6:	617b      	str	r3, [r7, #20]
 80019e8:	697a      	ldr	r2, [r7, #20]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	dbf0      	blt.n	80019d2 <_read+0x12>
  }

  return len;
 80019f0:	687b      	ldr	r3, [r7, #4]
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3718      	adds	r7, #24
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b086      	sub	sp, #24
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	60f8      	str	r0, [r7, #12]
 8001a02:	60b9      	str	r1, [r7, #8]
 8001a04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a06:	2300      	movs	r3, #0
 8001a08:	617b      	str	r3, [r7, #20]
 8001a0a:	e009      	b.n	8001a20 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	1c5a      	adds	r2, r3, #1
 8001a10:	60ba      	str	r2, [r7, #8]
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7ff fc8b 	bl	8001330 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	3301      	adds	r3, #1
 8001a1e:	617b      	str	r3, [r7, #20]
 8001a20:	697a      	ldr	r2, [r7, #20]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	dbf1      	blt.n	8001a0c <_write+0x12>
  }
  return len;
 8001a28:	687b      	ldr	r3, [r7, #4]
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3718      	adds	r7, #24
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <_close>:

int _close(int file)
{
 8001a32:	b480      	push	{r7}
 8001a34:	b083      	sub	sp, #12
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	370c      	adds	r7, #12
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr

08001a4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	b083      	sub	sp, #12
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
 8001a52:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a5a:	605a      	str	r2, [r3, #4]
  return 0;
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <_isatty>:

int _isatty(int file)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	b083      	sub	sp, #12
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a72:	2301      	movs	r3, #1
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a8c:	2300      	movs	r3, #0
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3714      	adds	r7, #20
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
	...

08001a9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001aa4:	4a14      	ldr	r2, [pc, #80]	; (8001af8 <_sbrk+0x5c>)
 8001aa6:	4b15      	ldr	r3, [pc, #84]	; (8001afc <_sbrk+0x60>)
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ab0:	4b13      	ldr	r3, [pc, #76]	; (8001b00 <_sbrk+0x64>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d102      	bne.n	8001abe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ab8:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <_sbrk+0x64>)
 8001aba:	4a12      	ldr	r2, [pc, #72]	; (8001b04 <_sbrk+0x68>)
 8001abc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001abe:	4b10      	ldr	r3, [pc, #64]	; (8001b00 <_sbrk+0x64>)
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	4413      	add	r3, r2
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d207      	bcs.n	8001adc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001acc:	f019 ff12 	bl	801b8f4 <__errno>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	220c      	movs	r2, #12
 8001ad4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ad6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ada:	e009      	b.n	8001af0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001adc:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <_sbrk+0x64>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ae2:	4b07      	ldr	r3, [pc, #28]	; (8001b00 <_sbrk+0x64>)
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4413      	add	r3, r2
 8001aea:	4a05      	ldr	r2, [pc, #20]	; (8001b00 <_sbrk+0x64>)
 8001aec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001aee:	68fb      	ldr	r3, [r7, #12]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3718      	adds	r7, #24
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	20080000 	.word	0x20080000
 8001afc:	00000400 	.word	0x00000400
 8001b00:	20007810 	.word	0x20007810
 8001b04:	20011670 	.word	0x20011670

08001b08 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b0c:	4b06      	ldr	r3, [pc, #24]	; (8001b28 <SystemInit+0x20>)
 8001b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b12:	4a05      	ldr	r2, [pc, #20]	; (8001b28 <SystemInit+0x20>)
 8001b14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b1c:	bf00      	nop
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	e000ed00 	.word	0xe000ed00

08001b2c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b096      	sub	sp, #88	; 0x58
 8001b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b32:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001b36:	2200      	movs	r2, #0
 8001b38:	601a      	str	r2, [r3, #0]
 8001b3a:	605a      	str	r2, [r3, #4]
 8001b3c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b3e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	605a      	str	r2, [r3, #4]
 8001b48:	609a      	str	r2, [r3, #8]
 8001b4a:	60da      	str	r2, [r3, #12]
 8001b4c:	611a      	str	r2, [r3, #16]
 8001b4e:	615a      	str	r2, [r3, #20]
 8001b50:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b52:	1d3b      	adds	r3, r7, #4
 8001b54:	222c      	movs	r2, #44	; 0x2c
 8001b56:	2100      	movs	r1, #0
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f019 fe37 	bl	801b7cc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b5e:	4b3f      	ldr	r3, [pc, #252]	; (8001c5c <MX_TIM1_Init+0x130>)
 8001b60:	4a3f      	ldr	r2, [pc, #252]	; (8001c60 <MX_TIM1_Init+0x134>)
 8001b62:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8001b64:	4b3d      	ldr	r3, [pc, #244]	; (8001c5c <MX_TIM1_Init+0x130>)
 8001b66:	2201      	movs	r2, #1
 8001b68:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b6a:	4b3c      	ldr	r3, [pc, #240]	; (8001c5c <MX_TIM1_Init+0x130>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500;
 8001b70:	4b3a      	ldr	r3, [pc, #232]	; (8001c5c <MX_TIM1_Init+0x130>)
 8001b72:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001b76:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b78:	4b38      	ldr	r3, [pc, #224]	; (8001c5c <MX_TIM1_Init+0x130>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b7e:	4b37      	ldr	r3, [pc, #220]	; (8001c5c <MX_TIM1_Init+0x130>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b84:	4b35      	ldr	r3, [pc, #212]	; (8001c5c <MX_TIM1_Init+0x130>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b8a:	4834      	ldr	r0, [pc, #208]	; (8001c5c <MX_TIM1_Init+0x130>)
 8001b8c:	f003 fb72 	bl	8005274 <HAL_TIM_PWM_Init>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001b96:	f7ff fc9c 	bl	80014d2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ba6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001baa:	4619      	mov	r1, r3
 8001bac:	482b      	ldr	r0, [pc, #172]	; (8001c5c <MX_TIM1_Init+0x130>)
 8001bae:	f004 fa33 	bl	8006018 <HAL_TIMEx_MasterConfigSynchronization>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001bb8:	f7ff fc8b 	bl	80014d2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bbc:	2360      	movs	r3, #96	; 0x60
 8001bbe:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bd8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001bdc:	2200      	movs	r2, #0
 8001bde:	4619      	mov	r1, r3
 8001be0:	481e      	ldr	r0, [pc, #120]	; (8001c5c <MX_TIM1_Init+0x130>)
 8001be2:	f003 fdb9 	bl	8005758 <HAL_TIM_PWM_ConfigChannel>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001bec:	f7ff fc71 	bl	80014d2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bf0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001bf4:	2204      	movs	r2, #4
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	4818      	ldr	r0, [pc, #96]	; (8001c5c <MX_TIM1_Init+0x130>)
 8001bfa:	f003 fdad 	bl	8005758 <HAL_TIM_PWM_ConfigChannel>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001c04:	f7ff fc65 	bl	80014d2 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c10:	2300      	movs	r3, #0
 8001c12:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c1c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c20:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001c22:	2300      	movs	r3, #0
 8001c24:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001c26:	2300      	movs	r3, #0
 8001c28:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001c2a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c2e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001c30:	2300      	movs	r3, #0
 8001c32:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c34:	2300      	movs	r3, #0
 8001c36:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c38:	1d3b      	adds	r3, r7, #4
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4807      	ldr	r0, [pc, #28]	; (8001c5c <MX_TIM1_Init+0x130>)
 8001c3e:	f004 fa79 	bl	8006134 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 8001c48:	f7ff fc43 	bl	80014d2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c4c:	4803      	ldr	r0, [pc, #12]	; (8001c5c <MX_TIM1_Init+0x130>)
 8001c4e:	f000 f829 	bl	8001ca4 <HAL_TIM_MspPostInit>

}
 8001c52:	bf00      	nop
 8001c54:	3758      	adds	r7, #88	; 0x58
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20007814 	.word	0x20007814
 8001c60:	40010000 	.word	0x40010000

08001c64 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b085      	sub	sp, #20
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a0a      	ldr	r2, [pc, #40]	; (8001c9c <HAL_TIM_PWM_MspInit+0x38>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d10b      	bne.n	8001c8e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c76:	4b0a      	ldr	r3, [pc, #40]	; (8001ca0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c7a:	4a09      	ldr	r2, [pc, #36]	; (8001ca0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c7c:	f043 0301 	orr.w	r3, r3, #1
 8001c80:	6453      	str	r3, [r2, #68]	; 0x44
 8001c82:	4b07      	ldr	r3, [pc, #28]	; (8001ca0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	60fb      	str	r3, [r7, #12]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001c8e:	bf00      	nop
 8001c90:	3714      	adds	r7, #20
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	40010000 	.word	0x40010000
 8001ca0:	40023800 	.word	0x40023800

08001ca4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b088      	sub	sp, #32
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cac:	f107 030c 	add.w	r3, r7, #12
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	605a      	str	r2, [r3, #4]
 8001cb6:	609a      	str	r2, [r3, #8]
 8001cb8:	60da      	str	r2, [r3, #12]
 8001cba:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a11      	ldr	r2, [pc, #68]	; (8001d08 <HAL_TIM_MspPostInit+0x64>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d11c      	bne.n	8001d00 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cc6:	4b11      	ldr	r3, [pc, #68]	; (8001d0c <HAL_TIM_MspPostInit+0x68>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cca:	4a10      	ldr	r2, [pc, #64]	; (8001d0c <HAL_TIM_MspPostInit+0x68>)
 8001ccc:	f043 0310 	orr.w	r3, r3, #16
 8001cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd2:	4b0e      	ldr	r3, [pc, #56]	; (8001d0c <HAL_TIM_MspPostInit+0x68>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd6:	f003 0310 	and.w	r3, r3, #16
 8001cda:	60bb      	str	r3, [r7, #8]
 8001cdc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001cde:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001ce2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cec:	2300      	movs	r3, #0
 8001cee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cf4:	f107 030c 	add.w	r3, r7, #12
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4805      	ldr	r0, [pc, #20]	; (8001d10 <HAL_TIM_MspPostInit+0x6c>)
 8001cfc:	f000 fe58 	bl	80029b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d00:	bf00      	nop
 8001d02:	3720      	adds	r7, #32
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	40010000 	.word	0x40010000
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	40021000 	.word	0x40021000

08001d14 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d18:	4b14      	ldr	r3, [pc, #80]	; (8001d6c <MX_USART3_UART_Init+0x58>)
 8001d1a:	4a15      	ldr	r2, [pc, #84]	; (8001d70 <MX_USART3_UART_Init+0x5c>)
 8001d1c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001d1e:	4b13      	ldr	r3, [pc, #76]	; (8001d6c <MX_USART3_UART_Init+0x58>)
 8001d20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d24:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d26:	4b11      	ldr	r3, [pc, #68]	; (8001d6c <MX_USART3_UART_Init+0x58>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d2c:	4b0f      	ldr	r3, [pc, #60]	; (8001d6c <MX_USART3_UART_Init+0x58>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d32:	4b0e      	ldr	r3, [pc, #56]	; (8001d6c <MX_USART3_UART_Init+0x58>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d38:	4b0c      	ldr	r3, [pc, #48]	; (8001d6c <MX_USART3_UART_Init+0x58>)
 8001d3a:	220c      	movs	r2, #12
 8001d3c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d3e:	4b0b      	ldr	r3, [pc, #44]	; (8001d6c <MX_USART3_UART_Init+0x58>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d44:	4b09      	ldr	r3, [pc, #36]	; (8001d6c <MX_USART3_UART_Init+0x58>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d4a:	4b08      	ldr	r3, [pc, #32]	; (8001d6c <MX_USART3_UART_Init+0x58>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d50:	4b06      	ldr	r3, [pc, #24]	; (8001d6c <MX_USART3_UART_Init+0x58>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d56:	4805      	ldr	r0, [pc, #20]	; (8001d6c <MX_USART3_UART_Init+0x58>)
 8001d58:	f004 fa88 	bl	800626c <HAL_UART_Init>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001d62:	f7ff fbb6 	bl	80014d2 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d66:	bf00      	nop
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	20007860 	.word	0x20007860
 8001d70:	40004800 	.word	0x40004800

08001d74 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b0ae      	sub	sp, #184	; 0xb8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d7c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	605a      	str	r2, [r3, #4]
 8001d86:	609a      	str	r2, [r3, #8]
 8001d88:	60da      	str	r2, [r3, #12]
 8001d8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d8c:	f107 0314 	add.w	r3, r7, #20
 8001d90:	2290      	movs	r2, #144	; 0x90
 8001d92:	2100      	movs	r1, #0
 8001d94:	4618      	mov	r0, r3
 8001d96:	f019 fd19 	bl	801b7cc <memset>
  if(uartHandle->Instance==USART3)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a56      	ldr	r2, [pc, #344]	; (8001ef8 <HAL_UART_MspInit+0x184>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	f040 80a4 	bne.w	8001eee <HAL_UART_MspInit+0x17a>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001da6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001daa:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001dac:	2300      	movs	r3, #0
 8001dae:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001db0:	f107 0314 	add.w	r3, r7, #20
 8001db4:	4618      	mov	r0, r3
 8001db6:	f002 fd5b 	bl	8004870 <HAL_RCCEx_PeriphCLKConfig>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8001dc0:	f7ff fb87 	bl	80014d2 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001dc4:	4b4d      	ldr	r3, [pc, #308]	; (8001efc <HAL_UART_MspInit+0x188>)
 8001dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc8:	4a4c      	ldr	r2, [pc, #304]	; (8001efc <HAL_UART_MspInit+0x188>)
 8001dca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dce:	6413      	str	r3, [r2, #64]	; 0x40
 8001dd0:	4b4a      	ldr	r3, [pc, #296]	; (8001efc <HAL_UART_MspInit+0x188>)
 8001dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001dd8:	613b      	str	r3, [r7, #16]
 8001dda:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ddc:	4b47      	ldr	r3, [pc, #284]	; (8001efc <HAL_UART_MspInit+0x188>)
 8001dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de0:	4a46      	ldr	r2, [pc, #280]	; (8001efc <HAL_UART_MspInit+0x188>)
 8001de2:	f043 0308 	orr.w	r3, r3, #8
 8001de6:	6313      	str	r3, [r2, #48]	; 0x30
 8001de8:	4b44      	ldr	r3, [pc, #272]	; (8001efc <HAL_UART_MspInit+0x188>)
 8001dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dec:	f003 0308 	and.w	r3, r3, #8
 8001df0:	60fb      	str	r3, [r7, #12]
 8001df2:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001df4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001df8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e02:	2300      	movs	r3, #0
 8001e04:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001e0e:	2307      	movs	r3, #7
 8001e10:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e14:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4839      	ldr	r0, [pc, #228]	; (8001f00 <HAL_UART_MspInit+0x18c>)
 8001e1c:	f000 fdc8 	bl	80029b0 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8001e20:	4b38      	ldr	r3, [pc, #224]	; (8001f04 <HAL_UART_MspInit+0x190>)
 8001e22:	4a39      	ldr	r2, [pc, #228]	; (8001f08 <HAL_UART_MspInit+0x194>)
 8001e24:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8001e26:	4b37      	ldr	r3, [pc, #220]	; (8001f04 <HAL_UART_MspInit+0x190>)
 8001e28:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e2c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e2e:	4b35      	ldr	r3, [pc, #212]	; (8001f04 <HAL_UART_MspInit+0x190>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e34:	4b33      	ldr	r3, [pc, #204]	; (8001f04 <HAL_UART_MspInit+0x190>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e3a:	4b32      	ldr	r3, [pc, #200]	; (8001f04 <HAL_UART_MspInit+0x190>)
 8001e3c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e40:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e42:	4b30      	ldr	r3, [pc, #192]	; (8001f04 <HAL_UART_MspInit+0x190>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e48:	4b2e      	ldr	r3, [pc, #184]	; (8001f04 <HAL_UART_MspInit+0x190>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8001e4e:	4b2d      	ldr	r3, [pc, #180]	; (8001f04 <HAL_UART_MspInit+0x190>)
 8001e50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e54:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001e56:	4b2b      	ldr	r3, [pc, #172]	; (8001f04 <HAL_UART_MspInit+0x190>)
 8001e58:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001e5c:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e5e:	4b29      	ldr	r3, [pc, #164]	; (8001f04 <HAL_UART_MspInit+0x190>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001e64:	4827      	ldr	r0, [pc, #156]	; (8001f04 <HAL_UART_MspInit+0x190>)
 8001e66:	f000 f98d 	bl	8002184 <HAL_DMA_Init>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <HAL_UART_MspInit+0x100>
    {
      Error_Handler();
 8001e70:	f7ff fb2f 	bl	80014d2 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	4a23      	ldr	r2, [pc, #140]	; (8001f04 <HAL_UART_MspInit+0x190>)
 8001e78:	675a      	str	r2, [r3, #116]	; 0x74
 8001e7a:	4a22      	ldr	r2, [pc, #136]	; (8001f04 <HAL_UART_MspInit+0x190>)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8001e80:	4b22      	ldr	r3, [pc, #136]	; (8001f0c <HAL_UART_MspInit+0x198>)
 8001e82:	4a23      	ldr	r2, [pc, #140]	; (8001f10 <HAL_UART_MspInit+0x19c>)
 8001e84:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8001e86:	4b21      	ldr	r3, [pc, #132]	; (8001f0c <HAL_UART_MspInit+0x198>)
 8001e88:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e8c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e8e:	4b1f      	ldr	r3, [pc, #124]	; (8001f0c <HAL_UART_MspInit+0x198>)
 8001e90:	2240      	movs	r2, #64	; 0x40
 8001e92:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e94:	4b1d      	ldr	r3, [pc, #116]	; (8001f0c <HAL_UART_MspInit+0x198>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e9a:	4b1c      	ldr	r3, [pc, #112]	; (8001f0c <HAL_UART_MspInit+0x198>)
 8001e9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ea0:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ea2:	4b1a      	ldr	r3, [pc, #104]	; (8001f0c <HAL_UART_MspInit+0x198>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ea8:	4b18      	ldr	r3, [pc, #96]	; (8001f0c <HAL_UART_MspInit+0x198>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001eae:	4b17      	ldr	r3, [pc, #92]	; (8001f0c <HAL_UART_MspInit+0x198>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001eb4:	4b15      	ldr	r3, [pc, #84]	; (8001f0c <HAL_UART_MspInit+0x198>)
 8001eb6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001eba:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ebc:	4b13      	ldr	r3, [pc, #76]	; (8001f0c <HAL_UART_MspInit+0x198>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001ec2:	4812      	ldr	r0, [pc, #72]	; (8001f0c <HAL_UART_MspInit+0x198>)
 8001ec4:	f000 f95e 	bl	8002184 <HAL_DMA_Init>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <HAL_UART_MspInit+0x15e>
    {
      Error_Handler();
 8001ece:	f7ff fb00 	bl	80014d2 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a0d      	ldr	r2, [pc, #52]	; (8001f0c <HAL_UART_MspInit+0x198>)
 8001ed6:	671a      	str	r2, [r3, #112]	; 0x70
 8001ed8:	4a0c      	ldr	r2, [pc, #48]	; (8001f0c <HAL_UART_MspInit+0x198>)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001ede:	2200      	movs	r2, #0
 8001ee0:	2105      	movs	r1, #5
 8001ee2:	2027      	movs	r0, #39	; 0x27
 8001ee4:	f000 f924 	bl	8002130 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001ee8:	2027      	movs	r0, #39	; 0x27
 8001eea:	f000 f93d 	bl	8002168 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001eee:	bf00      	nop
 8001ef0:	37b8      	adds	r7, #184	; 0xb8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	40004800 	.word	0x40004800
 8001efc:	40023800 	.word	0x40023800
 8001f00:	40020c00 	.word	0x40020c00
 8001f04:	200078e8 	.word	0x200078e8
 8001f08:	40026028 	.word	0x40026028
 8001f0c:	20007948 	.word	0x20007948
 8001f10:	40026058 	.word	0x40026058

08001f14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f4c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f18:	480d      	ldr	r0, [pc, #52]	; (8001f50 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f1a:	490e      	ldr	r1, [pc, #56]	; (8001f54 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f1c:	4a0e      	ldr	r2, [pc, #56]	; (8001f58 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f20:	e002      	b.n	8001f28 <LoopCopyDataInit>

08001f22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f26:	3304      	adds	r3, #4

08001f28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f2c:	d3f9      	bcc.n	8001f22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f2e:	4a0b      	ldr	r2, [pc, #44]	; (8001f5c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f30:	4c0b      	ldr	r4, [pc, #44]	; (8001f60 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f34:	e001      	b.n	8001f3a <LoopFillZerobss>

08001f36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f38:	3204      	adds	r2, #4

08001f3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f3c:	d3fb      	bcc.n	8001f36 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001f3e:	f7ff fde3 	bl	8001b08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f42:	f019 fcdd 	bl	801b900 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f46:	f7ff fa07 	bl	8001358 <main>
  bx  lr    
 8001f4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f4c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001f50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f54:	200003d8 	.word	0x200003d8
  ldr r2, =_sidata
 8001f58:	0801db60 	.word	0x0801db60
  ldr r2, =_sbss
 8001f5c:	200003d8 	.word	0x200003d8
  ldr r4, =_ebss
 8001f60:	20011670 	.word	0x20011670

08001f64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f64:	e7fe      	b.n	8001f64 <ADC_IRQHandler>

08001f66 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f66:	b580      	push	{r7, lr}
 8001f68:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f6a:	2003      	movs	r0, #3
 8001f6c:	f000 f8d5 	bl	800211a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f70:	200f      	movs	r0, #15
 8001f72:	f7ff fc41 	bl	80017f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f76:	f7ff fc17 	bl	80017a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f7a:	2300      	movs	r3, #0
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f84:	4b06      	ldr	r3, [pc, #24]	; (8001fa0 <HAL_IncTick+0x20>)
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	461a      	mov	r2, r3
 8001f8a:	4b06      	ldr	r3, [pc, #24]	; (8001fa4 <HAL_IncTick+0x24>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4413      	add	r3, r2
 8001f90:	4a04      	ldr	r2, [pc, #16]	; (8001fa4 <HAL_IncTick+0x24>)
 8001f92:	6013      	str	r3, [r2, #0]
}
 8001f94:	bf00      	nop
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	2000000c 	.word	0x2000000c
 8001fa4:	200079a8 	.word	0x200079a8

08001fa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  return uwTick;
 8001fac:	4b03      	ldr	r3, [pc, #12]	; (8001fbc <HAL_GetTick+0x14>)
 8001fae:	681b      	ldr	r3, [r3, #0]
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	200079a8 	.word	0x200079a8

08001fc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b085      	sub	sp, #20
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	f003 0307 	and.w	r3, r3, #7
 8001fce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fd0:	4b0b      	ldr	r3, [pc, #44]	; (8002000 <__NVIC_SetPriorityGrouping+0x40>)
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fd6:	68ba      	ldr	r2, [r7, #8]
 8001fd8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001fdc:	4013      	ands	r3, r2
 8001fde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001fe8:	4b06      	ldr	r3, [pc, #24]	; (8002004 <__NVIC_SetPriorityGrouping+0x44>)
 8001fea:	4313      	orrs	r3, r2
 8001fec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fee:	4a04      	ldr	r2, [pc, #16]	; (8002000 <__NVIC_SetPriorityGrouping+0x40>)
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	60d3      	str	r3, [r2, #12]
}
 8001ff4:	bf00      	nop
 8001ff6:	3714      	adds	r7, #20
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr
 8002000:	e000ed00 	.word	0xe000ed00
 8002004:	05fa0000 	.word	0x05fa0000

08002008 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800200c:	4b04      	ldr	r3, [pc, #16]	; (8002020 <__NVIC_GetPriorityGrouping+0x18>)
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	0a1b      	lsrs	r3, r3, #8
 8002012:	f003 0307 	and.w	r3, r3, #7
}
 8002016:	4618      	mov	r0, r3
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr
 8002020:	e000ed00 	.word	0xe000ed00

08002024 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	4603      	mov	r3, r0
 800202c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800202e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002032:	2b00      	cmp	r3, #0
 8002034:	db0b      	blt.n	800204e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002036:	79fb      	ldrb	r3, [r7, #7]
 8002038:	f003 021f 	and.w	r2, r3, #31
 800203c:	4907      	ldr	r1, [pc, #28]	; (800205c <__NVIC_EnableIRQ+0x38>)
 800203e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002042:	095b      	lsrs	r3, r3, #5
 8002044:	2001      	movs	r0, #1
 8002046:	fa00 f202 	lsl.w	r2, r0, r2
 800204a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800204e:	bf00      	nop
 8002050:	370c      	adds	r7, #12
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	e000e100 	.word	0xe000e100

08002060 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
 8002066:	4603      	mov	r3, r0
 8002068:	6039      	str	r1, [r7, #0]
 800206a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800206c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002070:	2b00      	cmp	r3, #0
 8002072:	db0a      	blt.n	800208a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	b2da      	uxtb	r2, r3
 8002078:	490c      	ldr	r1, [pc, #48]	; (80020ac <__NVIC_SetPriority+0x4c>)
 800207a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207e:	0112      	lsls	r2, r2, #4
 8002080:	b2d2      	uxtb	r2, r2
 8002082:	440b      	add	r3, r1
 8002084:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002088:	e00a      	b.n	80020a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	b2da      	uxtb	r2, r3
 800208e:	4908      	ldr	r1, [pc, #32]	; (80020b0 <__NVIC_SetPriority+0x50>)
 8002090:	79fb      	ldrb	r3, [r7, #7]
 8002092:	f003 030f 	and.w	r3, r3, #15
 8002096:	3b04      	subs	r3, #4
 8002098:	0112      	lsls	r2, r2, #4
 800209a:	b2d2      	uxtb	r2, r2
 800209c:	440b      	add	r3, r1
 800209e:	761a      	strb	r2, [r3, #24]
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr
 80020ac:	e000e100 	.word	0xe000e100
 80020b0:	e000ed00 	.word	0xe000ed00

080020b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b089      	sub	sp, #36	; 0x24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	f003 0307 	and.w	r3, r3, #7
 80020c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	f1c3 0307 	rsb	r3, r3, #7
 80020ce:	2b04      	cmp	r3, #4
 80020d0:	bf28      	it	cs
 80020d2:	2304      	movcs	r3, #4
 80020d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	3304      	adds	r3, #4
 80020da:	2b06      	cmp	r3, #6
 80020dc:	d902      	bls.n	80020e4 <NVIC_EncodePriority+0x30>
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	3b03      	subs	r3, #3
 80020e2:	e000      	b.n	80020e6 <NVIC_EncodePriority+0x32>
 80020e4:	2300      	movs	r3, #0
 80020e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	43da      	mvns	r2, r3
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	401a      	ands	r2, r3
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020fc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	fa01 f303 	lsl.w	r3, r1, r3
 8002106:	43d9      	mvns	r1, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800210c:	4313      	orrs	r3, r2
         );
}
 800210e:	4618      	mov	r0, r3
 8002110:	3724      	adds	r7, #36	; 0x24
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr

0800211a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b082      	sub	sp, #8
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f7ff ff4c 	bl	8001fc0 <__NVIC_SetPriorityGrouping>
}
 8002128:	bf00      	nop
 800212a:	3708      	adds	r7, #8
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}

08002130 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002130:	b580      	push	{r7, lr}
 8002132:	b086      	sub	sp, #24
 8002134:	af00      	add	r7, sp, #0
 8002136:	4603      	mov	r3, r0
 8002138:	60b9      	str	r1, [r7, #8]
 800213a:	607a      	str	r2, [r7, #4]
 800213c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800213e:	2300      	movs	r3, #0
 8002140:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002142:	f7ff ff61 	bl	8002008 <__NVIC_GetPriorityGrouping>
 8002146:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	68b9      	ldr	r1, [r7, #8]
 800214c:	6978      	ldr	r0, [r7, #20]
 800214e:	f7ff ffb1 	bl	80020b4 <NVIC_EncodePriority>
 8002152:	4602      	mov	r2, r0
 8002154:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002158:	4611      	mov	r1, r2
 800215a:	4618      	mov	r0, r3
 800215c:	f7ff ff80 	bl	8002060 <__NVIC_SetPriority>
}
 8002160:	bf00      	nop
 8002162:	3718      	adds	r7, #24
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}

08002168 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	4603      	mov	r3, r0
 8002170:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002176:	4618      	mov	r0, r3
 8002178:	f7ff ff54 	bl	8002024 <__NVIC_EnableIRQ>
}
 800217c:	bf00      	nop
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b086      	sub	sp, #24
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800218c:	2300      	movs	r3, #0
 800218e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002190:	f7ff ff0a 	bl	8001fa8 <HAL_GetTick>
 8002194:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d101      	bne.n	80021a0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e099      	b.n	80022d4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2202      	movs	r2, #2
 80021a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2200      	movs	r2, #0
 80021ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f022 0201 	bic.w	r2, r2, #1
 80021be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021c0:	e00f      	b.n	80021e2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80021c2:	f7ff fef1 	bl	8001fa8 <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	2b05      	cmp	r3, #5
 80021ce:	d908      	bls.n	80021e2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2220      	movs	r2, #32
 80021d4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2203      	movs	r2, #3
 80021da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e078      	b.n	80022d4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0301 	and.w	r3, r3, #1
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d1e8      	bne.n	80021c2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80021f8:	697a      	ldr	r2, [r7, #20]
 80021fa:	4b38      	ldr	r3, [pc, #224]	; (80022dc <HAL_DMA_Init+0x158>)
 80021fc:	4013      	ands	r3, r2
 80021fe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685a      	ldr	r2, [r3, #4]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800220e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	691b      	ldr	r3, [r3, #16]
 8002214:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800221a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	699b      	ldr	r3, [r3, #24]
 8002220:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002226:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a1b      	ldr	r3, [r3, #32]
 800222c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800222e:	697a      	ldr	r2, [r7, #20]
 8002230:	4313      	orrs	r3, r2
 8002232:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002238:	2b04      	cmp	r3, #4
 800223a:	d107      	bne.n	800224c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002244:	4313      	orrs	r3, r2
 8002246:	697a      	ldr	r2, [r7, #20]
 8002248:	4313      	orrs	r3, r2
 800224a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	697a      	ldr	r2, [r7, #20]
 8002252:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	695b      	ldr	r3, [r3, #20]
 800225a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	f023 0307 	bic.w	r3, r3, #7
 8002262:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002268:	697a      	ldr	r2, [r7, #20]
 800226a:	4313      	orrs	r3, r2
 800226c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002272:	2b04      	cmp	r3, #4
 8002274:	d117      	bne.n	80022a6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800227a:	697a      	ldr	r2, [r7, #20]
 800227c:	4313      	orrs	r3, r2
 800227e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002284:	2b00      	cmp	r3, #0
 8002286:	d00e      	beq.n	80022a6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f000 fb15 	bl	80028b8 <DMA_CheckFifoParam>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d008      	beq.n	80022a6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2240      	movs	r2, #64	; 0x40
 8002298:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2201      	movs	r2, #1
 800229e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80022a2:	2301      	movs	r3, #1
 80022a4:	e016      	b.n	80022d4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	697a      	ldr	r2, [r7, #20]
 80022ac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f000 facc 	bl	800284c <DMA_CalcBaseAndBitshift>
 80022b4:	4603      	mov	r3, r0
 80022b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022bc:	223f      	movs	r2, #63	; 0x3f
 80022be:	409a      	lsls	r2, r3
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2201      	movs	r2, #1
 80022ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80022d2:	2300      	movs	r3, #0
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3718      	adds	r7, #24
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	e010803f 	.word	0xe010803f

080022e0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b086      	sub	sp, #24
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	60f8      	str	r0, [r7, #12]
 80022e8:	60b9      	str	r1, [r7, #8]
 80022ea:	607a      	str	r2, [r7, #4]
 80022ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022ee:	2300      	movs	r3, #0
 80022f0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022f6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d101      	bne.n	8002306 <HAL_DMA_Start_IT+0x26>
 8002302:	2302      	movs	r3, #2
 8002304:	e048      	b.n	8002398 <HAL_DMA_Start_IT+0xb8>
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2201      	movs	r2, #1
 800230a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002314:	b2db      	uxtb	r3, r3
 8002316:	2b01      	cmp	r3, #1
 8002318:	d137      	bne.n	800238a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2202      	movs	r2, #2
 800231e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	2200      	movs	r2, #0
 8002326:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	68b9      	ldr	r1, [r7, #8]
 800232e:	68f8      	ldr	r0, [r7, #12]
 8002330:	f000 fa5e 	bl	80027f0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002338:	223f      	movs	r2, #63	; 0x3f
 800233a:	409a      	lsls	r2, r3
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f042 0216 	orr.w	r2, r2, #22
 800234e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	695a      	ldr	r2, [r3, #20]
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800235e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002364:	2b00      	cmp	r3, #0
 8002366:	d007      	beq.n	8002378 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f042 0208 	orr.w	r2, r2, #8
 8002376:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f042 0201 	orr.w	r2, r2, #1
 8002386:	601a      	str	r2, [r3, #0]
 8002388:	e005      	b.n	8002396 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2200      	movs	r2, #0
 800238e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002392:	2302      	movs	r3, #2
 8002394:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002396:	7dfb      	ldrb	r3, [r7, #23]
}
 8002398:	4618      	mov	r0, r3
 800239a:	3718      	adds	r7, #24
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}

080023a0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ac:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80023ae:	f7ff fdfb 	bl	8001fa8 <HAL_GetTick>
 80023b2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d008      	beq.n	80023d2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2280      	movs	r2, #128	; 0x80
 80023c4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e052      	b.n	8002478 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f022 0216 	bic.w	r2, r2, #22
 80023e0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	695a      	ldr	r2, [r3, #20]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023f0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d103      	bne.n	8002402 <HAL_DMA_Abort+0x62>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d007      	beq.n	8002412 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f022 0208 	bic.w	r2, r2, #8
 8002410:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f022 0201 	bic.w	r2, r2, #1
 8002420:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002422:	e013      	b.n	800244c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002424:	f7ff fdc0 	bl	8001fa8 <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	2b05      	cmp	r3, #5
 8002430:	d90c      	bls.n	800244c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2220      	movs	r2, #32
 8002436:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2203      	movs	r2, #3
 800243c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2200      	movs	r2, #0
 8002444:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002448:	2303      	movs	r3, #3
 800244a:	e015      	b.n	8002478 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 0301 	and.w	r3, r3, #1
 8002456:	2b00      	cmp	r3, #0
 8002458:	d1e4      	bne.n	8002424 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800245e:	223f      	movs	r2, #63	; 0x3f
 8002460:	409a      	lsls	r2, r3
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2201      	movs	r2, #1
 800246a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8002476:	2300      	movs	r3, #0
}
 8002478:	4618      	mov	r0, r3
 800247a:	3710      	adds	r7, #16
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}

08002480 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800248e:	b2db      	uxtb	r3, r3
 8002490:	2b02      	cmp	r3, #2
 8002492:	d004      	beq.n	800249e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2280      	movs	r2, #128	; 0x80
 8002498:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e00c      	b.n	80024b8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2205      	movs	r2, #5
 80024a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f022 0201 	bic.w	r2, r2, #1
 80024b4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80024b6:	2300      	movs	r3, #0
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr

080024c4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80024cc:	2300      	movs	r3, #0
 80024ce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80024d0:	4b8e      	ldr	r3, [pc, #568]	; (800270c <HAL_DMA_IRQHandler+0x248>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a8e      	ldr	r2, [pc, #568]	; (8002710 <HAL_DMA_IRQHandler+0x24c>)
 80024d6:	fba2 2303 	umull	r2, r3, r2, r3
 80024da:	0a9b      	lsrs	r3, r3, #10
 80024dc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024e2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ee:	2208      	movs	r2, #8
 80024f0:	409a      	lsls	r2, r3
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	4013      	ands	r3, r2
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d01a      	beq.n	8002530 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 0304 	and.w	r3, r3, #4
 8002504:	2b00      	cmp	r3, #0
 8002506:	d013      	beq.n	8002530 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f022 0204 	bic.w	r2, r2, #4
 8002516:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800251c:	2208      	movs	r2, #8
 800251e:	409a      	lsls	r2, r3
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002528:	f043 0201 	orr.w	r2, r3, #1
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002534:	2201      	movs	r2, #1
 8002536:	409a      	lsls	r2, r3
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	4013      	ands	r3, r2
 800253c:	2b00      	cmp	r3, #0
 800253e:	d012      	beq.n	8002566 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	695b      	ldr	r3, [r3, #20]
 8002546:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800254a:	2b00      	cmp	r3, #0
 800254c:	d00b      	beq.n	8002566 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002552:	2201      	movs	r2, #1
 8002554:	409a      	lsls	r2, r3
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800255e:	f043 0202 	orr.w	r2, r3, #2
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800256a:	2204      	movs	r2, #4
 800256c:	409a      	lsls	r2, r3
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	4013      	ands	r3, r2
 8002572:	2b00      	cmp	r3, #0
 8002574:	d012      	beq.n	800259c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0302 	and.w	r3, r3, #2
 8002580:	2b00      	cmp	r3, #0
 8002582:	d00b      	beq.n	800259c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002588:	2204      	movs	r2, #4
 800258a:	409a      	lsls	r2, r3
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002594:	f043 0204 	orr.w	r2, r3, #4
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025a0:	2210      	movs	r2, #16
 80025a2:	409a      	lsls	r2, r3
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	4013      	ands	r3, r2
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d043      	beq.n	8002634 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0308 	and.w	r3, r3, #8
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d03c      	beq.n	8002634 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025be:	2210      	movs	r2, #16
 80025c0:	409a      	lsls	r2, r3
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d018      	beq.n	8002606 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d108      	bne.n	80025f4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d024      	beq.n	8002634 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	4798      	blx	r3
 80025f2:	e01f      	b.n	8002634 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d01b      	beq.n	8002634 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	4798      	blx	r3
 8002604:	e016      	b.n	8002634 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002610:	2b00      	cmp	r3, #0
 8002612:	d107      	bne.n	8002624 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f022 0208 	bic.w	r2, r2, #8
 8002622:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002628:	2b00      	cmp	r3, #0
 800262a:	d003      	beq.n	8002634 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002638:	2220      	movs	r2, #32
 800263a:	409a      	lsls	r2, r3
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	4013      	ands	r3, r2
 8002640:	2b00      	cmp	r3, #0
 8002642:	f000 808f 	beq.w	8002764 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0310 	and.w	r3, r3, #16
 8002650:	2b00      	cmp	r3, #0
 8002652:	f000 8087 	beq.w	8002764 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800265a:	2220      	movs	r2, #32
 800265c:	409a      	lsls	r2, r3
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002668:	b2db      	uxtb	r3, r3
 800266a:	2b05      	cmp	r3, #5
 800266c:	d136      	bne.n	80026dc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f022 0216 	bic.w	r2, r2, #22
 800267c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	695a      	ldr	r2, [r3, #20]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800268c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002692:	2b00      	cmp	r3, #0
 8002694:	d103      	bne.n	800269e <HAL_DMA_IRQHandler+0x1da>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800269a:	2b00      	cmp	r3, #0
 800269c:	d007      	beq.n	80026ae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f022 0208 	bic.w	r2, r2, #8
 80026ac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026b2:	223f      	movs	r2, #63	; 0x3f
 80026b4:	409a      	lsls	r2, r3
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2201      	movs	r2, #1
 80026be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d07e      	beq.n	80027d0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	4798      	blx	r3
        }
        return;
 80026da:	e079      	b.n	80027d0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d01d      	beq.n	8002726 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d10d      	bne.n	8002714 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d031      	beq.n	8002764 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	4798      	blx	r3
 8002708:	e02c      	b.n	8002764 <HAL_DMA_IRQHandler+0x2a0>
 800270a:	bf00      	nop
 800270c:	20000004 	.word	0x20000004
 8002710:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002718:	2b00      	cmp	r3, #0
 800271a:	d023      	beq.n	8002764 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	4798      	blx	r3
 8002724:	e01e      	b.n	8002764 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002730:	2b00      	cmp	r3, #0
 8002732:	d10f      	bne.n	8002754 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f022 0210 	bic.w	r2, r2, #16
 8002742:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2201      	movs	r2, #1
 8002748:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002758:	2b00      	cmp	r3, #0
 800275a:	d003      	beq.n	8002764 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002768:	2b00      	cmp	r3, #0
 800276a:	d032      	beq.n	80027d2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002770:	f003 0301 	and.w	r3, r3, #1
 8002774:	2b00      	cmp	r3, #0
 8002776:	d022      	beq.n	80027be <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2205      	movs	r2, #5
 800277c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f022 0201 	bic.w	r2, r2, #1
 800278e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	3301      	adds	r3, #1
 8002794:	60bb      	str	r3, [r7, #8]
 8002796:	697a      	ldr	r2, [r7, #20]
 8002798:	429a      	cmp	r2, r3
 800279a:	d307      	bcc.n	80027ac <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d1f2      	bne.n	8002790 <HAL_DMA_IRQHandler+0x2cc>
 80027aa:	e000      	b.n	80027ae <HAL_DMA_IRQHandler+0x2ea>
          break;
 80027ac:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2201      	movs	r2, #1
 80027b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d005      	beq.n	80027d2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	4798      	blx	r3
 80027ce:	e000      	b.n	80027d2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80027d0:	bf00      	nop
    }
  }
}
 80027d2:	3718      	adds	r7, #24
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80027d8:	b480      	push	{r7}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr

080027f0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b085      	sub	sp, #20
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	60b9      	str	r1, [r7, #8]
 80027fa:	607a      	str	r2, [r7, #4]
 80027fc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800280c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	683a      	ldr	r2, [r7, #0]
 8002814:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	2b40      	cmp	r3, #64	; 0x40
 800281c:	d108      	bne.n	8002830 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	68ba      	ldr	r2, [r7, #8]
 800282c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800282e:	e007      	b.n	8002840 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	68ba      	ldr	r2, [r7, #8]
 8002836:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	60da      	str	r2, [r3, #12]
}
 8002840:	bf00      	nop
 8002842:	3714      	adds	r7, #20
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800284c:	b480      	push	{r7}
 800284e:	b085      	sub	sp, #20
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	b2db      	uxtb	r3, r3
 800285a:	3b10      	subs	r3, #16
 800285c:	4a13      	ldr	r2, [pc, #76]	; (80028ac <DMA_CalcBaseAndBitshift+0x60>)
 800285e:	fba2 2303 	umull	r2, r3, r2, r3
 8002862:	091b      	lsrs	r3, r3, #4
 8002864:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002866:	4a12      	ldr	r2, [pc, #72]	; (80028b0 <DMA_CalcBaseAndBitshift+0x64>)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	4413      	add	r3, r2
 800286c:	781b      	ldrb	r3, [r3, #0]
 800286e:	461a      	mov	r2, r3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2b03      	cmp	r3, #3
 8002878:	d908      	bls.n	800288c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	461a      	mov	r2, r3
 8002880:	4b0c      	ldr	r3, [pc, #48]	; (80028b4 <DMA_CalcBaseAndBitshift+0x68>)
 8002882:	4013      	ands	r3, r2
 8002884:	1d1a      	adds	r2, r3, #4
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	659a      	str	r2, [r3, #88]	; 0x58
 800288a:	e006      	b.n	800289a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	461a      	mov	r2, r3
 8002892:	4b08      	ldr	r3, [pc, #32]	; (80028b4 <DMA_CalcBaseAndBitshift+0x68>)
 8002894:	4013      	ands	r3, r2
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3714      	adds	r7, #20
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	aaaaaaab 	.word	0xaaaaaaab
 80028b0:	0801c78c 	.word	0x0801c78c
 80028b4:	fffffc00 	.word	0xfffffc00

080028b8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b085      	sub	sp, #20
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028c0:	2300      	movs	r3, #0
 80028c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028c8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d11f      	bne.n	8002912 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	2b03      	cmp	r3, #3
 80028d6:	d856      	bhi.n	8002986 <DMA_CheckFifoParam+0xce>
 80028d8:	a201      	add	r2, pc, #4	; (adr r2, 80028e0 <DMA_CheckFifoParam+0x28>)
 80028da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028de:	bf00      	nop
 80028e0:	080028f1 	.word	0x080028f1
 80028e4:	08002903 	.word	0x08002903
 80028e8:	080028f1 	.word	0x080028f1
 80028ec:	08002987 	.word	0x08002987
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d046      	beq.n	800298a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002900:	e043      	b.n	800298a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002906:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800290a:	d140      	bne.n	800298e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002910:	e03d      	b.n	800298e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	699b      	ldr	r3, [r3, #24]
 8002916:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800291a:	d121      	bne.n	8002960 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	2b03      	cmp	r3, #3
 8002920:	d837      	bhi.n	8002992 <DMA_CheckFifoParam+0xda>
 8002922:	a201      	add	r2, pc, #4	; (adr r2, 8002928 <DMA_CheckFifoParam+0x70>)
 8002924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002928:	08002939 	.word	0x08002939
 800292c:	0800293f 	.word	0x0800293f
 8002930:	08002939 	.word	0x08002939
 8002934:	08002951 	.word	0x08002951
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	73fb      	strb	r3, [r7, #15]
      break;
 800293c:	e030      	b.n	80029a0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002942:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d025      	beq.n	8002996 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800294e:	e022      	b.n	8002996 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002954:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002958:	d11f      	bne.n	800299a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800295e:	e01c      	b.n	800299a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	2b02      	cmp	r3, #2
 8002964:	d903      	bls.n	800296e <DMA_CheckFifoParam+0xb6>
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	2b03      	cmp	r3, #3
 800296a:	d003      	beq.n	8002974 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800296c:	e018      	b.n	80029a0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	73fb      	strb	r3, [r7, #15]
      break;
 8002972:	e015      	b.n	80029a0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002978:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d00e      	beq.n	800299e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	73fb      	strb	r3, [r7, #15]
      break;
 8002984:	e00b      	b.n	800299e <DMA_CheckFifoParam+0xe6>
      break;
 8002986:	bf00      	nop
 8002988:	e00a      	b.n	80029a0 <DMA_CheckFifoParam+0xe8>
      break;
 800298a:	bf00      	nop
 800298c:	e008      	b.n	80029a0 <DMA_CheckFifoParam+0xe8>
      break;
 800298e:	bf00      	nop
 8002990:	e006      	b.n	80029a0 <DMA_CheckFifoParam+0xe8>
      break;
 8002992:	bf00      	nop
 8002994:	e004      	b.n	80029a0 <DMA_CheckFifoParam+0xe8>
      break;
 8002996:	bf00      	nop
 8002998:	e002      	b.n	80029a0 <DMA_CheckFifoParam+0xe8>
      break;   
 800299a:	bf00      	nop
 800299c:	e000      	b.n	80029a0 <DMA_CheckFifoParam+0xe8>
      break;
 800299e:	bf00      	nop
    }
  } 
  
  return status; 
 80029a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3714      	adds	r7, #20
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop

080029b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b089      	sub	sp, #36	; 0x24
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80029ba:	2300      	movs	r3, #0
 80029bc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80029be:	2300      	movs	r3, #0
 80029c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80029c2:	2300      	movs	r3, #0
 80029c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80029c6:	2300      	movs	r3, #0
 80029c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80029ca:	2300      	movs	r3, #0
 80029cc:	61fb      	str	r3, [r7, #28]
 80029ce:	e175      	b.n	8002cbc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80029d0:	2201      	movs	r2, #1
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	fa02 f303 	lsl.w	r3, r2, r3
 80029d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	697a      	ldr	r2, [r7, #20]
 80029e0:	4013      	ands	r3, r2
 80029e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029e4:	693a      	ldr	r2, [r7, #16]
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	f040 8164 	bne.w	8002cb6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f003 0303 	and.w	r3, r3, #3
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d005      	beq.n	8002a06 <HAL_GPIO_Init+0x56>
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f003 0303 	and.w	r3, r3, #3
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d130      	bne.n	8002a68 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	005b      	lsls	r3, r3, #1
 8002a10:	2203      	movs	r2, #3
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	43db      	mvns	r3, r3
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	68da      	ldr	r2, [r3, #12]
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2a:	69ba      	ldr	r2, [r7, #24]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	fa02 f303 	lsl.w	r3, r2, r3
 8002a44:	43db      	mvns	r3, r3
 8002a46:	69ba      	ldr	r2, [r7, #24]
 8002a48:	4013      	ands	r3, r2
 8002a4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	091b      	lsrs	r3, r3, #4
 8002a52:	f003 0201 	and.w	r2, r3, #1
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f003 0303 	and.w	r3, r3, #3
 8002a70:	2b03      	cmp	r3, #3
 8002a72:	d017      	beq.n	8002aa4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	005b      	lsls	r3, r3, #1
 8002a7e:	2203      	movs	r2, #3
 8002a80:	fa02 f303 	lsl.w	r3, r2, r3
 8002a84:	43db      	mvns	r3, r3
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	689a      	ldr	r2, [r3, #8]
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	fa02 f303 	lsl.w	r3, r2, r3
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f003 0303 	and.w	r3, r3, #3
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d123      	bne.n	8002af8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	08da      	lsrs	r2, r3, #3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	3208      	adds	r2, #8
 8002ab8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002abc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	f003 0307 	and.w	r3, r3, #7
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	220f      	movs	r2, #15
 8002ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8002acc:	43db      	mvns	r3, r3
 8002ace:	69ba      	ldr	r2, [r7, #24]
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	691a      	ldr	r2, [r3, #16]
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	f003 0307 	and.w	r3, r3, #7
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	08da      	lsrs	r2, r3, #3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	3208      	adds	r2, #8
 8002af2:	69b9      	ldr	r1, [r7, #24]
 8002af4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	005b      	lsls	r3, r3, #1
 8002b02:	2203      	movs	r2, #3
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f003 0203 	and.w	r2, r3, #3
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	005b      	lsls	r3, r3, #1
 8002b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b20:	69ba      	ldr	r2, [r7, #24]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	f000 80be 	beq.w	8002cb6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b3a:	4b66      	ldr	r3, [pc, #408]	; (8002cd4 <HAL_GPIO_Init+0x324>)
 8002b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b3e:	4a65      	ldr	r2, [pc, #404]	; (8002cd4 <HAL_GPIO_Init+0x324>)
 8002b40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b44:	6453      	str	r3, [r2, #68]	; 0x44
 8002b46:	4b63      	ldr	r3, [pc, #396]	; (8002cd4 <HAL_GPIO_Init+0x324>)
 8002b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b4e:	60fb      	str	r3, [r7, #12]
 8002b50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002b52:	4a61      	ldr	r2, [pc, #388]	; (8002cd8 <HAL_GPIO_Init+0x328>)
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	089b      	lsrs	r3, r3, #2
 8002b58:	3302      	adds	r3, #2
 8002b5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	f003 0303 	and.w	r3, r3, #3
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	220f      	movs	r2, #15
 8002b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6e:	43db      	mvns	r3, r3
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	4013      	ands	r3, r2
 8002b74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a58      	ldr	r2, [pc, #352]	; (8002cdc <HAL_GPIO_Init+0x32c>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d037      	beq.n	8002bee <HAL_GPIO_Init+0x23e>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a57      	ldr	r2, [pc, #348]	; (8002ce0 <HAL_GPIO_Init+0x330>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d031      	beq.n	8002bea <HAL_GPIO_Init+0x23a>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a56      	ldr	r2, [pc, #344]	; (8002ce4 <HAL_GPIO_Init+0x334>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d02b      	beq.n	8002be6 <HAL_GPIO_Init+0x236>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a55      	ldr	r2, [pc, #340]	; (8002ce8 <HAL_GPIO_Init+0x338>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d025      	beq.n	8002be2 <HAL_GPIO_Init+0x232>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a54      	ldr	r2, [pc, #336]	; (8002cec <HAL_GPIO_Init+0x33c>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d01f      	beq.n	8002bde <HAL_GPIO_Init+0x22e>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4a53      	ldr	r2, [pc, #332]	; (8002cf0 <HAL_GPIO_Init+0x340>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d019      	beq.n	8002bda <HAL_GPIO_Init+0x22a>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4a52      	ldr	r2, [pc, #328]	; (8002cf4 <HAL_GPIO_Init+0x344>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d013      	beq.n	8002bd6 <HAL_GPIO_Init+0x226>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	4a51      	ldr	r2, [pc, #324]	; (8002cf8 <HAL_GPIO_Init+0x348>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d00d      	beq.n	8002bd2 <HAL_GPIO_Init+0x222>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4a50      	ldr	r2, [pc, #320]	; (8002cfc <HAL_GPIO_Init+0x34c>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d007      	beq.n	8002bce <HAL_GPIO_Init+0x21e>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4a4f      	ldr	r2, [pc, #316]	; (8002d00 <HAL_GPIO_Init+0x350>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d101      	bne.n	8002bca <HAL_GPIO_Init+0x21a>
 8002bc6:	2309      	movs	r3, #9
 8002bc8:	e012      	b.n	8002bf0 <HAL_GPIO_Init+0x240>
 8002bca:	230a      	movs	r3, #10
 8002bcc:	e010      	b.n	8002bf0 <HAL_GPIO_Init+0x240>
 8002bce:	2308      	movs	r3, #8
 8002bd0:	e00e      	b.n	8002bf0 <HAL_GPIO_Init+0x240>
 8002bd2:	2307      	movs	r3, #7
 8002bd4:	e00c      	b.n	8002bf0 <HAL_GPIO_Init+0x240>
 8002bd6:	2306      	movs	r3, #6
 8002bd8:	e00a      	b.n	8002bf0 <HAL_GPIO_Init+0x240>
 8002bda:	2305      	movs	r3, #5
 8002bdc:	e008      	b.n	8002bf0 <HAL_GPIO_Init+0x240>
 8002bde:	2304      	movs	r3, #4
 8002be0:	e006      	b.n	8002bf0 <HAL_GPIO_Init+0x240>
 8002be2:	2303      	movs	r3, #3
 8002be4:	e004      	b.n	8002bf0 <HAL_GPIO_Init+0x240>
 8002be6:	2302      	movs	r3, #2
 8002be8:	e002      	b.n	8002bf0 <HAL_GPIO_Init+0x240>
 8002bea:	2301      	movs	r3, #1
 8002bec:	e000      	b.n	8002bf0 <HAL_GPIO_Init+0x240>
 8002bee:	2300      	movs	r3, #0
 8002bf0:	69fa      	ldr	r2, [r7, #28]
 8002bf2:	f002 0203 	and.w	r2, r2, #3
 8002bf6:	0092      	lsls	r2, r2, #2
 8002bf8:	4093      	lsls	r3, r2
 8002bfa:	69ba      	ldr	r2, [r7, #24]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002c00:	4935      	ldr	r1, [pc, #212]	; (8002cd8 <HAL_GPIO_Init+0x328>)
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	089b      	lsrs	r3, r3, #2
 8002c06:	3302      	adds	r3, #2
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c0e:	4b3d      	ldr	r3, [pc, #244]	; (8002d04 <HAL_GPIO_Init+0x354>)
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	43db      	mvns	r3, r3
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d003      	beq.n	8002c32 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002c2a:	69ba      	ldr	r2, [r7, #24]
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c32:	4a34      	ldr	r2, [pc, #208]	; (8002d04 <HAL_GPIO_Init+0x354>)
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c38:	4b32      	ldr	r3, [pc, #200]	; (8002d04 <HAL_GPIO_Init+0x354>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	43db      	mvns	r3, r3
 8002c42:	69ba      	ldr	r2, [r7, #24]
 8002c44:	4013      	ands	r3, r2
 8002c46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d003      	beq.n	8002c5c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c5c:	4a29      	ldr	r2, [pc, #164]	; (8002d04 <HAL_GPIO_Init+0x354>)
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c62:	4b28      	ldr	r3, [pc, #160]	; (8002d04 <HAL_GPIO_Init+0x354>)
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	43db      	mvns	r3, r3
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	4013      	ands	r3, r2
 8002c70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d003      	beq.n	8002c86 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002c7e:	69ba      	ldr	r2, [r7, #24]
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	4313      	orrs	r3, r2
 8002c84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c86:	4a1f      	ldr	r2, [pc, #124]	; (8002d04 <HAL_GPIO_Init+0x354>)
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c8c:	4b1d      	ldr	r3, [pc, #116]	; (8002d04 <HAL_GPIO_Init+0x354>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	43db      	mvns	r3, r3
 8002c96:	69ba      	ldr	r2, [r7, #24]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d003      	beq.n	8002cb0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002ca8:	69ba      	ldr	r2, [r7, #24]
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	4313      	orrs	r3, r2
 8002cae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002cb0:	4a14      	ldr	r2, [pc, #80]	; (8002d04 <HAL_GPIO_Init+0x354>)
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	3301      	adds	r3, #1
 8002cba:	61fb      	str	r3, [r7, #28]
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	2b0f      	cmp	r3, #15
 8002cc0:	f67f ae86 	bls.w	80029d0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002cc4:	bf00      	nop
 8002cc6:	bf00      	nop
 8002cc8:	3724      	adds	r7, #36	; 0x24
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	40023800 	.word	0x40023800
 8002cd8:	40013800 	.word	0x40013800
 8002cdc:	40020000 	.word	0x40020000
 8002ce0:	40020400 	.word	0x40020400
 8002ce4:	40020800 	.word	0x40020800
 8002ce8:	40020c00 	.word	0x40020c00
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	40021400 	.word	0x40021400
 8002cf4:	40021800 	.word	0x40021800
 8002cf8:	40021c00 	.word	0x40021c00
 8002cfc:	40022000 	.word	0x40022000
 8002d00:	40022400 	.word	0x40022400
 8002d04:	40013c00 	.word	0x40013c00

08002d08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	460b      	mov	r3, r1
 8002d12:	807b      	strh	r3, [r7, #2]
 8002d14:	4613      	mov	r3, r2
 8002d16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d18:	787b      	ldrb	r3, [r7, #1]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d003      	beq.n	8002d26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d1e:	887a      	ldrh	r2, [r7, #2]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002d24:	e003      	b.n	8002d2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002d26:	887b      	ldrh	r3, [r7, #2]
 8002d28:	041a      	lsls	r2, r3, #16
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	619a      	str	r2, [r3, #24]
}
 8002d2e:	bf00      	nop
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr

08002d3a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002d3a:	b590      	push	{r4, r7, lr}
 8002d3c:	b08d      	sub	sp, #52	; 0x34
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d48:	6a3b      	ldr	r3, [r7, #32]
 8002d4a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4618      	mov	r0, r3
 8002d52:	f005 feac 	bl	8008aae <USB_GetMode>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	f040 84b7 	bne.w	80036cc <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4618      	mov	r0, r3
 8002d64:	f005 fe10 	bl	8008988 <USB_ReadInterrupts>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	f000 84ad 	beq.w	80036ca <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	0a1b      	lsrs	r3, r3, #8
 8002d7a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f005 fdfd 	bl	8008988 <USB_ReadInterrupts>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	f003 0302 	and.w	r3, r3, #2
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	d107      	bne.n	8002da8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	695a      	ldr	r2, [r3, #20]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f002 0202 	and.w	r2, r2, #2
 8002da6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4618      	mov	r0, r3
 8002dae:	f005 fdeb 	bl	8008988 <USB_ReadInterrupts>
 8002db2:	4603      	mov	r3, r0
 8002db4:	f003 0310 	and.w	r3, r3, #16
 8002db8:	2b10      	cmp	r3, #16
 8002dba:	d161      	bne.n	8002e80 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	699a      	ldr	r2, [r3, #24]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f022 0210 	bic.w	r2, r2, #16
 8002dca:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002dcc:	6a3b      	ldr	r3, [r7, #32]
 8002dce:	6a1b      	ldr	r3, [r3, #32]
 8002dd0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	f003 020f 	and.w	r2, r3, #15
 8002dd8:	4613      	mov	r3, r2
 8002dda:	00db      	lsls	r3, r3, #3
 8002ddc:	4413      	add	r3, r2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	4413      	add	r3, r2
 8002de8:	3304      	adds	r3, #4
 8002dea:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002dec:	69bb      	ldr	r3, [r7, #24]
 8002dee:	0c5b      	lsrs	r3, r3, #17
 8002df0:	f003 030f 	and.w	r3, r3, #15
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d124      	bne.n	8002e42 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002df8:	69ba      	ldr	r2, [r7, #24]
 8002dfa:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002dfe:	4013      	ands	r3, r2
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d035      	beq.n	8002e70 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	091b      	lsrs	r3, r3, #4
 8002e0c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002e0e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	461a      	mov	r2, r3
 8002e16:	6a38      	ldr	r0, [r7, #32]
 8002e18:	f005 fc64 	bl	80086e4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	691a      	ldr	r2, [r3, #16]
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	091b      	lsrs	r3, r3, #4
 8002e24:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e28:	441a      	add	r2, r3
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	6a1a      	ldr	r2, [r3, #32]
 8002e32:	69bb      	ldr	r3, [r7, #24]
 8002e34:	091b      	lsrs	r3, r3, #4
 8002e36:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e3a:	441a      	add	r2, r3
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	621a      	str	r2, [r3, #32]
 8002e40:	e016      	b.n	8002e70 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	0c5b      	lsrs	r3, r3, #17
 8002e46:	f003 030f 	and.w	r3, r3, #15
 8002e4a:	2b06      	cmp	r3, #6
 8002e4c:	d110      	bne.n	8002e70 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002e54:	2208      	movs	r2, #8
 8002e56:	4619      	mov	r1, r3
 8002e58:	6a38      	ldr	r0, [r7, #32]
 8002e5a:	f005 fc43 	bl	80086e4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	6a1a      	ldr	r2, [r3, #32]
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	091b      	lsrs	r3, r3, #4
 8002e66:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e6a:	441a      	add	r2, r3
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	699a      	ldr	r2, [r3, #24]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f042 0210 	orr.w	r2, r2, #16
 8002e7e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4618      	mov	r0, r3
 8002e86:	f005 fd7f 	bl	8008988 <USB_ReadInterrupts>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e90:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002e94:	f040 80a7 	bne.w	8002fe6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f005 fd84 	bl	80089ae <USB_ReadDevAllOutEpInterrupt>
 8002ea6:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002ea8:	e099      	b.n	8002fde <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eac:	f003 0301 	and.w	r3, r3, #1
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	f000 808e 	beq.w	8002fd2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ebc:	b2d2      	uxtb	r2, r2
 8002ebe:	4611      	mov	r1, r2
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f005 fda8 	bl	8008a16 <USB_ReadDevOutEPInterrupt>
 8002ec6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	f003 0301 	and.w	r3, r3, #1
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d00c      	beq.n	8002eec <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed4:	015a      	lsls	r2, r3, #5
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	4413      	add	r3, r2
 8002eda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ede:	461a      	mov	r2, r3
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002ee4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f000 fe8e 	bl	8003c08 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	f003 0308 	and.w	r3, r3, #8
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d00c      	beq.n	8002f10 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef8:	015a      	lsls	r2, r3, #5
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	4413      	add	r3, r2
 8002efe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f02:	461a      	mov	r2, r3
 8002f04:	2308      	movs	r3, #8
 8002f06:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002f08:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f000 ff64 	bl	8003dd8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	f003 0310 	and.w	r3, r3, #16
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d008      	beq.n	8002f2c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f1c:	015a      	lsls	r2, r3, #5
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	4413      	add	r3, r2
 8002f22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f26:	461a      	mov	r2, r3
 8002f28:	2310      	movs	r3, #16
 8002f2a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d030      	beq.n	8002f98 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002f36:	6a3b      	ldr	r3, [r7, #32]
 8002f38:	695b      	ldr	r3, [r3, #20]
 8002f3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f3e:	2b80      	cmp	r3, #128	; 0x80
 8002f40:	d109      	bne.n	8002f56 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	69fa      	ldr	r2, [r7, #28]
 8002f4c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002f50:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f54:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002f56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f58:	4613      	mov	r3, r2
 8002f5a:	00db      	lsls	r3, r3, #3
 8002f5c:	4413      	add	r3, r2
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	4413      	add	r3, r2
 8002f68:	3304      	adds	r3, #4
 8002f6a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	78db      	ldrb	r3, [r3, #3]
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d108      	bne.n	8002f86 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	2200      	movs	r2, #0
 8002f78:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	4619      	mov	r1, r3
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f009 fea5 	bl	800ccd0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f88:	015a      	lsls	r2, r3, #5
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	4413      	add	r3, r2
 8002f8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f92:	461a      	mov	r2, r3
 8002f94:	2302      	movs	r3, #2
 8002f96:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	f003 0320 	and.w	r3, r3, #32
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d008      	beq.n	8002fb4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa4:	015a      	lsls	r2, r3, #5
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	4413      	add	r3, r2
 8002faa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002fae:	461a      	mov	r2, r3
 8002fb0:	2320      	movs	r3, #32
 8002fb2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d009      	beq.n	8002fd2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc0:	015a      	lsls	r2, r3, #5
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	4413      	add	r3, r2
 8002fc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002fca:	461a      	mov	r2, r3
 8002fcc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002fd0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd4:	3301      	adds	r3, #1
 8002fd6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fda:	085b      	lsrs	r3, r3, #1
 8002fdc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f47f af62 	bne.w	8002eaa <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4618      	mov	r0, r3
 8002fec:	f005 fccc 	bl	8008988 <USB_ReadInterrupts>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ff6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002ffa:	f040 80db 	bne.w	80031b4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4618      	mov	r0, r3
 8003004:	f005 fced 	bl	80089e2 <USB_ReadDevAllInEpInterrupt>
 8003008:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800300a:	2300      	movs	r3, #0
 800300c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800300e:	e0cd      	b.n	80031ac <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003012:	f003 0301 	and.w	r3, r3, #1
 8003016:	2b00      	cmp	r3, #0
 8003018:	f000 80c2 	beq.w	80031a0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003022:	b2d2      	uxtb	r2, r2
 8003024:	4611      	mov	r1, r2
 8003026:	4618      	mov	r0, r3
 8003028:	f005 fd13 	bl	8008a52 <USB_ReadDevInEPInterrupt>
 800302c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	f003 0301 	and.w	r3, r3, #1
 8003034:	2b00      	cmp	r3, #0
 8003036:	d057      	beq.n	80030e8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303a:	f003 030f 	and.w	r3, r3, #15
 800303e:	2201      	movs	r2, #1
 8003040:	fa02 f303 	lsl.w	r3, r2, r3
 8003044:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800304c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	43db      	mvns	r3, r3
 8003052:	69f9      	ldr	r1, [r7, #28]
 8003054:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003058:	4013      	ands	r3, r2
 800305a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800305c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305e:	015a      	lsls	r2, r3, #5
 8003060:	69fb      	ldr	r3, [r7, #28]
 8003062:	4413      	add	r3, r2
 8003064:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003068:	461a      	mov	r2, r3
 800306a:	2301      	movs	r3, #1
 800306c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d132      	bne.n	80030dc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003076:	6879      	ldr	r1, [r7, #4]
 8003078:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800307a:	4613      	mov	r3, r2
 800307c:	00db      	lsls	r3, r3, #3
 800307e:	4413      	add	r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	440b      	add	r3, r1
 8003084:	334c      	adds	r3, #76	; 0x4c
 8003086:	6819      	ldr	r1, [r3, #0]
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800308c:	4613      	mov	r3, r2
 800308e:	00db      	lsls	r3, r3, #3
 8003090:	4413      	add	r3, r2
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	4403      	add	r3, r0
 8003096:	3348      	adds	r3, #72	; 0x48
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4419      	add	r1, r3
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030a0:	4613      	mov	r3, r2
 80030a2:	00db      	lsls	r3, r3, #3
 80030a4:	4413      	add	r3, r2
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	4403      	add	r3, r0
 80030aa:	334c      	adds	r3, #76	; 0x4c
 80030ac:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80030ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d113      	bne.n	80030dc <HAL_PCD_IRQHandler+0x3a2>
 80030b4:	6879      	ldr	r1, [r7, #4]
 80030b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030b8:	4613      	mov	r3, r2
 80030ba:	00db      	lsls	r3, r3, #3
 80030bc:	4413      	add	r3, r2
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	440b      	add	r3, r1
 80030c2:	3354      	adds	r3, #84	; 0x54
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d108      	bne.n	80030dc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6818      	ldr	r0, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80030d4:	461a      	mov	r2, r3
 80030d6:	2101      	movs	r1, #1
 80030d8:	f005 fd1c 	bl	8008b14 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80030dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	4619      	mov	r1, r3
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f009 fd6f 	bl	800cbc6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	f003 0308 	and.w	r3, r3, #8
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d008      	beq.n	8003104 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80030f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f4:	015a      	lsls	r2, r3, #5
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	4413      	add	r3, r2
 80030fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80030fe:	461a      	mov	r2, r3
 8003100:	2308      	movs	r3, #8
 8003102:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	f003 0310 	and.w	r3, r3, #16
 800310a:	2b00      	cmp	r3, #0
 800310c:	d008      	beq.n	8003120 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800310e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003110:	015a      	lsls	r2, r3, #5
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	4413      	add	r3, r2
 8003116:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800311a:	461a      	mov	r2, r3
 800311c:	2310      	movs	r3, #16
 800311e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003126:	2b00      	cmp	r3, #0
 8003128:	d008      	beq.n	800313c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800312a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312c:	015a      	lsls	r2, r3, #5
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	4413      	add	r3, r2
 8003132:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003136:	461a      	mov	r2, r3
 8003138:	2340      	movs	r3, #64	; 0x40
 800313a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	f003 0302 	and.w	r3, r3, #2
 8003142:	2b00      	cmp	r3, #0
 8003144:	d023      	beq.n	800318e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003146:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003148:	6a38      	ldr	r0, [r7, #32]
 800314a:	f004 fd55 	bl	8007bf8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800314e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003150:	4613      	mov	r3, r2
 8003152:	00db      	lsls	r3, r3, #3
 8003154:	4413      	add	r3, r2
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	3338      	adds	r3, #56	; 0x38
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	4413      	add	r3, r2
 800315e:	3304      	adds	r3, #4
 8003160:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	78db      	ldrb	r3, [r3, #3]
 8003166:	2b01      	cmp	r3, #1
 8003168:	d108      	bne.n	800317c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	2200      	movs	r2, #0
 800316e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003172:	b2db      	uxtb	r3, r3
 8003174:	4619      	mov	r1, r3
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f009 fdbc 	bl	800ccf4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800317c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800317e:	015a      	lsls	r2, r3, #5
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	4413      	add	r3, r2
 8003184:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003188:	461a      	mov	r2, r3
 800318a:	2302      	movs	r3, #2
 800318c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003194:	2b00      	cmp	r3, #0
 8003196:	d003      	beq.n	80031a0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003198:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f000 fca6 	bl	8003aec <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80031a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a2:	3301      	adds	r3, #1
 80031a4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80031a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031a8:	085b      	lsrs	r3, r3, #1
 80031aa:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80031ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	f47f af2e 	bne.w	8003010 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4618      	mov	r0, r3
 80031ba:	f005 fbe5 	bl	8008988 <USB_ReadInterrupts>
 80031be:	4603      	mov	r3, r0
 80031c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80031c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80031c8:	d122      	bne.n	8003210 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	69fa      	ldr	r2, [r7, #28]
 80031d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80031d8:	f023 0301 	bic.w	r3, r3, #1
 80031dc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d108      	bne.n	80031fa <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80031f0:	2100      	movs	r1, #0
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	f009 fe9e 	bl	800cf34 <HAL_PCDEx_LPM_Callback>
 80031f8:	e002      	b.n	8003200 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f009 fd5a 	bl	800ccb4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	695a      	ldr	r2, [r3, #20]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800320e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4618      	mov	r0, r3
 8003216:	f005 fbb7 	bl	8008988 <USB_ReadInterrupts>
 800321a:	4603      	mov	r3, r0
 800321c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003220:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003224:	d112      	bne.n	800324c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f003 0301 	and.w	r3, r3, #1
 8003232:	2b01      	cmp	r3, #1
 8003234:	d102      	bne.n	800323c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f009 fd16 	bl	800cc68 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	695a      	ldr	r2, [r3, #20]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800324a:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4618      	mov	r0, r3
 8003252:	f005 fb99 	bl	8008988 <USB_ReadInterrupts>
 8003256:	4603      	mov	r3, r0
 8003258:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800325c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003260:	d121      	bne.n	80032a6 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	695a      	ldr	r2, [r3, #20]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8003270:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003278:	2b00      	cmp	r3, #0
 800327a:	d111      	bne.n	80032a0 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800328a:	089b      	lsrs	r3, r3, #2
 800328c:	f003 020f 	and.w	r2, r3, #15
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003296:	2101      	movs	r1, #1
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	f009 fe4b 	bl	800cf34 <HAL_PCDEx_LPM_Callback>
 800329e:	e002      	b.n	80032a6 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f009 fce1 	bl	800cc68 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4618      	mov	r0, r3
 80032ac:	f005 fb6c 	bl	8008988 <USB_ReadInterrupts>
 80032b0:	4603      	mov	r3, r0
 80032b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032ba:	f040 80b7 	bne.w	800342c <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	69fa      	ldr	r2, [r7, #28]
 80032c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80032cc:	f023 0301 	bic.w	r3, r3, #1
 80032d0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	2110      	movs	r1, #16
 80032d8:	4618      	mov	r0, r3
 80032da:	f004 fc8d 	bl	8007bf8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032de:	2300      	movs	r3, #0
 80032e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032e2:	e046      	b.n	8003372 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80032e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032e6:	015a      	lsls	r2, r3, #5
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	4413      	add	r3, r2
 80032ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80032f0:	461a      	mov	r2, r3
 80032f2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80032f6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80032f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032fa:	015a      	lsls	r2, r3, #5
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	4413      	add	r3, r2
 8003300:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003308:	0151      	lsls	r1, r2, #5
 800330a:	69fa      	ldr	r2, [r7, #28]
 800330c:	440a      	add	r2, r1
 800330e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003312:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003316:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800331a:	015a      	lsls	r2, r3, #5
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	4413      	add	r3, r2
 8003320:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003324:	461a      	mov	r2, r3
 8003326:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800332a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800332c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800332e:	015a      	lsls	r2, r3, #5
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	4413      	add	r3, r2
 8003334:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800333c:	0151      	lsls	r1, r2, #5
 800333e:	69fa      	ldr	r2, [r7, #28]
 8003340:	440a      	add	r2, r1
 8003342:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003346:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800334a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800334c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800334e:	015a      	lsls	r2, r3, #5
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	4413      	add	r3, r2
 8003354:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800335c:	0151      	lsls	r1, r2, #5
 800335e:	69fa      	ldr	r2, [r7, #28]
 8003360:	440a      	add	r2, r1
 8003362:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003366:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800336a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800336c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800336e:	3301      	adds	r3, #1
 8003370:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003378:	429a      	cmp	r2, r3
 800337a:	d3b3      	bcc.n	80032e4 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003382:	69db      	ldr	r3, [r3, #28]
 8003384:	69fa      	ldr	r2, [r7, #28]
 8003386:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800338a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800338e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003394:	2b00      	cmp	r3, #0
 8003396:	d016      	beq.n	80033c6 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800339e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033a2:	69fa      	ldr	r2, [r7, #28]
 80033a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80033a8:	f043 030b 	orr.w	r3, r3, #11
 80033ac:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033b8:	69fa      	ldr	r2, [r7, #28]
 80033ba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80033be:	f043 030b 	orr.w	r3, r3, #11
 80033c2:	6453      	str	r3, [r2, #68]	; 0x44
 80033c4:	e015      	b.n	80033f2 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033cc:	695a      	ldr	r2, [r3, #20]
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033d4:	4619      	mov	r1, r3
 80033d6:	f242 032b 	movw	r3, #8235	; 0x202b
 80033da:	4313      	orrs	r3, r2
 80033dc:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033e4:	691b      	ldr	r3, [r3, #16]
 80033e6:	69fa      	ldr	r2, [r7, #28]
 80033e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80033ec:	f043 030b 	orr.w	r3, r3, #11
 80033f0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	69fa      	ldr	r2, [r7, #28]
 80033fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003400:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003404:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6818      	ldr	r0, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	691b      	ldr	r3, [r3, #16]
 800340e:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003416:	461a      	mov	r2, r3
 8003418:	f005 fb7c 	bl	8008b14 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	695a      	ldr	r2, [r3, #20]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800342a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4618      	mov	r0, r3
 8003432:	f005 faa9 	bl	8008988 <USB_ReadInterrupts>
 8003436:	4603      	mov	r3, r0
 8003438:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800343c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003440:	d124      	bne.n	800348c <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4618      	mov	r0, r3
 8003448:	f005 fb40 	bl	8008acc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4618      	mov	r0, r3
 8003452:	f004 fc05 	bl	8007c60 <USB_GetDevSpeed>
 8003456:	4603      	mov	r3, r0
 8003458:	461a      	mov	r2, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681c      	ldr	r4, [r3, #0]
 8003462:	f001 f99f 	bl	80047a4 <HAL_RCC_GetHCLKFreq>
 8003466:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800346c:	b2db      	uxtb	r3, r3
 800346e:	461a      	mov	r2, r3
 8003470:	4620      	mov	r0, r4
 8003472:	f004 fb1f 	bl	8007ab4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f009 fbcd 	bl	800cc16 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	695a      	ldr	r2, [r3, #20]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800348a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4618      	mov	r0, r3
 8003492:	f005 fa79 	bl	8008988 <USB_ReadInterrupts>
 8003496:	4603      	mov	r3, r0
 8003498:	f003 0308 	and.w	r3, r3, #8
 800349c:	2b08      	cmp	r3, #8
 800349e:	d10a      	bne.n	80034b6 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	f009 fbaa 	bl	800cbfa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	695a      	ldr	r2, [r3, #20]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f002 0208 	and.w	r2, r2, #8
 80034b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4618      	mov	r0, r3
 80034bc:	f005 fa64 	bl	8008988 <USB_ReadInterrupts>
 80034c0:	4603      	mov	r3, r0
 80034c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034c6:	2b80      	cmp	r3, #128	; 0x80
 80034c8:	d122      	bne.n	8003510 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80034ca:	6a3b      	ldr	r3, [r7, #32]
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80034d2:	6a3b      	ldr	r3, [r7, #32]
 80034d4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80034d6:	2301      	movs	r3, #1
 80034d8:	627b      	str	r3, [r7, #36]	; 0x24
 80034da:	e014      	b.n	8003506 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80034dc:	6879      	ldr	r1, [r7, #4]
 80034de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034e0:	4613      	mov	r3, r2
 80034e2:	00db      	lsls	r3, r3, #3
 80034e4:	4413      	add	r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	440b      	add	r3, r1
 80034ea:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d105      	bne.n	8003500 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80034f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	4619      	mov	r1, r3
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f000 fac5 	bl	8003a8a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003502:	3301      	adds	r3, #1
 8003504:	627b      	str	r3, [r7, #36]	; 0x24
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800350c:	429a      	cmp	r2, r3
 800350e:	d3e5      	bcc.n	80034dc <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4618      	mov	r0, r3
 8003516:	f005 fa37 	bl	8008988 <USB_ReadInterrupts>
 800351a:	4603      	mov	r3, r0
 800351c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003520:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003524:	d13b      	bne.n	800359e <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003526:	2301      	movs	r3, #1
 8003528:	627b      	str	r3, [r7, #36]	; 0x24
 800352a:	e02b      	b.n	8003584 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800352c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352e:	015a      	lsls	r2, r3, #5
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	4413      	add	r3, r2
 8003534:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800353c:	6879      	ldr	r1, [r7, #4]
 800353e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003540:	4613      	mov	r3, r2
 8003542:	00db      	lsls	r3, r3, #3
 8003544:	4413      	add	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	440b      	add	r3, r1
 800354a:	3340      	adds	r3, #64	; 0x40
 800354c:	781b      	ldrb	r3, [r3, #0]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d115      	bne.n	800357e <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003552:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003554:	2b00      	cmp	r3, #0
 8003556:	da12      	bge.n	800357e <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003558:	6879      	ldr	r1, [r7, #4]
 800355a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800355c:	4613      	mov	r3, r2
 800355e:	00db      	lsls	r3, r3, #3
 8003560:	4413      	add	r3, r2
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	440b      	add	r3, r1
 8003566:	333f      	adds	r3, #63	; 0x3f
 8003568:	2201      	movs	r2, #1
 800356a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800356c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800356e:	b2db      	uxtb	r3, r3
 8003570:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003574:	b2db      	uxtb	r3, r3
 8003576:	4619      	mov	r1, r3
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f000 fa86 	bl	8003a8a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800357e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003580:	3301      	adds	r3, #1
 8003582:	627b      	str	r3, [r7, #36]	; 0x24
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800358a:	429a      	cmp	r2, r3
 800358c:	d3ce      	bcc.n	800352c <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	695a      	ldr	r2, [r3, #20]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800359c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4618      	mov	r0, r3
 80035a4:	f005 f9f0 	bl	8008988 <USB_ReadInterrupts>
 80035a8:	4603      	mov	r3, r0
 80035aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035ae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80035b2:	d155      	bne.n	8003660 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80035b4:	2301      	movs	r3, #1
 80035b6:	627b      	str	r3, [r7, #36]	; 0x24
 80035b8:	e045      	b.n	8003646 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80035ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035bc:	015a      	lsls	r2, r3, #5
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	4413      	add	r3, r2
 80035c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80035ca:	6879      	ldr	r1, [r7, #4]
 80035cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035ce:	4613      	mov	r3, r2
 80035d0:	00db      	lsls	r3, r3, #3
 80035d2:	4413      	add	r3, r2
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	440b      	add	r3, r1
 80035d8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80035dc:	781b      	ldrb	r3, [r3, #0]
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d12e      	bne.n	8003640 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80035e2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	da2b      	bge.n	8003640 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80035e8:	69bb      	ldr	r3, [r7, #24]
 80035ea:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80035f4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d121      	bne.n	8003640 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80035fc:	6879      	ldr	r1, [r7, #4]
 80035fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003600:	4613      	mov	r3, r2
 8003602:	00db      	lsls	r3, r3, #3
 8003604:	4413      	add	r3, r2
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	440b      	add	r3, r1
 800360a:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800360e:	2201      	movs	r2, #1
 8003610:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003612:	6a3b      	ldr	r3, [r7, #32]
 8003614:	699b      	ldr	r3, [r3, #24]
 8003616:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800361a:	6a3b      	ldr	r3, [r7, #32]
 800361c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800361e:	6a3b      	ldr	r3, [r7, #32]
 8003620:	695b      	ldr	r3, [r3, #20]
 8003622:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003626:	2b00      	cmp	r3, #0
 8003628:	d10a      	bne.n	8003640 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	69fa      	ldr	r2, [r7, #28]
 8003634:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003638:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800363c:	6053      	str	r3, [r2, #4]
            break;
 800363e:	e007      	b.n	8003650 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003642:	3301      	adds	r3, #1
 8003644:	627b      	str	r3, [r7, #36]	; 0x24
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800364c:	429a      	cmp	r2, r3
 800364e:	d3b4      	bcc.n	80035ba <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	695a      	ldr	r2, [r3, #20]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800365e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4618      	mov	r0, r3
 8003666:	f005 f98f 	bl	8008988 <USB_ReadInterrupts>
 800366a:	4603      	mov	r3, r0
 800366c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003670:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003674:	d10a      	bne.n	800368c <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f009 fb4e 	bl	800cd18 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	695a      	ldr	r2, [r3, #20]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800368a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4618      	mov	r0, r3
 8003692:	f005 f979 	bl	8008988 <USB_ReadInterrupts>
 8003696:	4603      	mov	r3, r0
 8003698:	f003 0304 	and.w	r3, r3, #4
 800369c:	2b04      	cmp	r3, #4
 800369e:	d115      	bne.n	80036cc <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80036a8:	69bb      	ldr	r3, [r7, #24]
 80036aa:	f003 0304 	and.w	r3, r3, #4
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d002      	beq.n	80036b8 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f009 fb3e 	bl	800cd34 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	6859      	ldr	r1, [r3, #4]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	69ba      	ldr	r2, [r7, #24]
 80036c4:	430a      	orrs	r2, r1
 80036c6:	605a      	str	r2, [r3, #4]
 80036c8:	e000      	b.n	80036cc <HAL_PCD_IRQHandler+0x992>
      return;
 80036ca:	bf00      	nop
    }
  }
}
 80036cc:	3734      	adds	r7, #52	; 0x34
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd90      	pop	{r4, r7, pc}

080036d2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80036d2:	b580      	push	{r7, lr}
 80036d4:	b082      	sub	sp, #8
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
 80036da:	460b      	mov	r3, r1
 80036dc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d101      	bne.n	80036ec <HAL_PCD_SetAddress+0x1a>
 80036e8:	2302      	movs	r3, #2
 80036ea:	e013      	b.n	8003714 <HAL_PCD_SetAddress+0x42>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	78fa      	ldrb	r2, [r7, #3]
 80036f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	78fa      	ldrb	r2, [r7, #3]
 8003702:	4611      	mov	r1, r2
 8003704:	4618      	mov	r0, r3
 8003706:	f005 f919 	bl	800893c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003712:	2300      	movs	r3, #0
}
 8003714:	4618      	mov	r0, r3
 8003716:	3708      	adds	r7, #8
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	4608      	mov	r0, r1
 8003726:	4611      	mov	r1, r2
 8003728:	461a      	mov	r2, r3
 800372a:	4603      	mov	r3, r0
 800372c:	70fb      	strb	r3, [r7, #3]
 800372e:	460b      	mov	r3, r1
 8003730:	803b      	strh	r3, [r7, #0]
 8003732:	4613      	mov	r3, r2
 8003734:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003736:	2300      	movs	r3, #0
 8003738:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800373a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800373e:	2b00      	cmp	r3, #0
 8003740:	da0f      	bge.n	8003762 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003742:	78fb      	ldrb	r3, [r7, #3]
 8003744:	f003 020f 	and.w	r2, r3, #15
 8003748:	4613      	mov	r3, r2
 800374a:	00db      	lsls	r3, r3, #3
 800374c:	4413      	add	r3, r2
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	3338      	adds	r3, #56	; 0x38
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	4413      	add	r3, r2
 8003756:	3304      	adds	r3, #4
 8003758:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2201      	movs	r2, #1
 800375e:	705a      	strb	r2, [r3, #1]
 8003760:	e00f      	b.n	8003782 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003762:	78fb      	ldrb	r3, [r7, #3]
 8003764:	f003 020f 	and.w	r2, r3, #15
 8003768:	4613      	mov	r3, r2
 800376a:	00db      	lsls	r3, r3, #3
 800376c:	4413      	add	r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	4413      	add	r3, r2
 8003778:	3304      	adds	r3, #4
 800377a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2200      	movs	r2, #0
 8003780:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003782:	78fb      	ldrb	r3, [r7, #3]
 8003784:	f003 030f 	and.w	r3, r3, #15
 8003788:	b2da      	uxtb	r2, r3
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800378e:	883a      	ldrh	r2, [r7, #0]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	78ba      	ldrb	r2, [r7, #2]
 8003798:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	785b      	ldrb	r3, [r3, #1]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d004      	beq.n	80037ac <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	781b      	ldrb	r3, [r3, #0]
 80037a6:	b29a      	uxth	r2, r3
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80037ac:	78bb      	ldrb	r3, [r7, #2]
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d102      	bne.n	80037b8 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2200      	movs	r2, #0
 80037b6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d101      	bne.n	80037c6 <HAL_PCD_EP_Open+0xaa>
 80037c2:	2302      	movs	r3, #2
 80037c4:	e00e      	b.n	80037e4 <HAL_PCD_EP_Open+0xc8>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2201      	movs	r2, #1
 80037ca:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	68f9      	ldr	r1, [r7, #12]
 80037d4:	4618      	mov	r0, r3
 80037d6:	f004 fa69 	bl	8007cac <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80037e2:	7afb      	ldrb	r3, [r7, #11]
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3710      	adds	r7, #16
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}

080037ec <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	60f8      	str	r0, [r7, #12]
 80037f4:	607a      	str	r2, [r7, #4]
 80037f6:	603b      	str	r3, [r7, #0]
 80037f8:	460b      	mov	r3, r1
 80037fa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80037fc:	7afb      	ldrb	r3, [r7, #11]
 80037fe:	f003 020f 	and.w	r2, r3, #15
 8003802:	4613      	mov	r3, r2
 8003804:	00db      	lsls	r3, r3, #3
 8003806:	4413      	add	r3, r2
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800380e:	68fa      	ldr	r2, [r7, #12]
 8003810:	4413      	add	r3, r2
 8003812:	3304      	adds	r3, #4
 8003814:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	687a      	ldr	r2, [r7, #4]
 800381a:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	683a      	ldr	r2, [r7, #0]
 8003820:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	2200      	movs	r2, #0
 8003826:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	2200      	movs	r2, #0
 800382c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800382e:	7afb      	ldrb	r3, [r7, #11]
 8003830:	f003 030f 	and.w	r3, r3, #15
 8003834:	b2da      	uxtb	r2, r3
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	2b01      	cmp	r3, #1
 8003840:	d102      	bne.n	8003848 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003848:	7afb      	ldrb	r3, [r7, #11]
 800384a:	f003 030f 	and.w	r3, r3, #15
 800384e:	2b00      	cmp	r3, #0
 8003850:	d109      	bne.n	8003866 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6818      	ldr	r0, [r3, #0]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	691b      	ldr	r3, [r3, #16]
 800385a:	b2db      	uxtb	r3, r3
 800385c:	461a      	mov	r2, r3
 800385e:	6979      	ldr	r1, [r7, #20]
 8003860:	f004 fcfc 	bl	800825c <USB_EP0StartXfer>
 8003864:	e008      	b.n	8003878 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	6818      	ldr	r0, [r3, #0]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	b2db      	uxtb	r3, r3
 8003870:	461a      	mov	r2, r3
 8003872:	6979      	ldr	r1, [r7, #20]
 8003874:	f004 faa2 	bl	8007dbc <USB_EPStartXfer>
  }

  return HAL_OK;
 8003878:	2300      	movs	r3, #0
}
 800387a:	4618      	mov	r0, r3
 800387c:	3718      	adds	r7, #24
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}

08003882 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003882:	b580      	push	{r7, lr}
 8003884:	b086      	sub	sp, #24
 8003886:	af00      	add	r7, sp, #0
 8003888:	60f8      	str	r0, [r7, #12]
 800388a:	607a      	str	r2, [r7, #4]
 800388c:	603b      	str	r3, [r7, #0]
 800388e:	460b      	mov	r3, r1
 8003890:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003892:	7afb      	ldrb	r3, [r7, #11]
 8003894:	f003 020f 	and.w	r2, r3, #15
 8003898:	4613      	mov	r3, r2
 800389a:	00db      	lsls	r3, r3, #3
 800389c:	4413      	add	r3, r2
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	3338      	adds	r3, #56	; 0x38
 80038a2:	68fa      	ldr	r2, [r7, #12]
 80038a4:	4413      	add	r3, r2
 80038a6:	3304      	adds	r3, #4
 80038a8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	683a      	ldr	r2, [r7, #0]
 80038b4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	2200      	movs	r2, #0
 80038ba:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	2201      	movs	r2, #1
 80038c0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80038c2:	7afb      	ldrb	r3, [r7, #11]
 80038c4:	f003 030f 	and.w	r3, r3, #15
 80038c8:	b2da      	uxtb	r2, r3
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d102      	bne.n	80038dc <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80038dc:	7afb      	ldrb	r3, [r7, #11]
 80038de:	f003 030f 	and.w	r3, r3, #15
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d109      	bne.n	80038fa <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	6818      	ldr	r0, [r3, #0]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	691b      	ldr	r3, [r3, #16]
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	461a      	mov	r2, r3
 80038f2:	6979      	ldr	r1, [r7, #20]
 80038f4:	f004 fcb2 	bl	800825c <USB_EP0StartXfer>
 80038f8:	e008      	b.n	800390c <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	6818      	ldr	r0, [r3, #0]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	691b      	ldr	r3, [r3, #16]
 8003902:	b2db      	uxtb	r3, r3
 8003904:	461a      	mov	r2, r3
 8003906:	6979      	ldr	r1, [r7, #20]
 8003908:	f004 fa58 	bl	8007dbc <USB_EPStartXfer>
  }

  return HAL_OK;
 800390c:	2300      	movs	r3, #0
}
 800390e:	4618      	mov	r0, r3
 8003910:	3718      	adds	r7, #24
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}

08003916 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003916:	b580      	push	{r7, lr}
 8003918:	b084      	sub	sp, #16
 800391a:	af00      	add	r7, sp, #0
 800391c:	6078      	str	r0, [r7, #4]
 800391e:	460b      	mov	r3, r1
 8003920:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003922:	78fb      	ldrb	r3, [r7, #3]
 8003924:	f003 020f 	and.w	r2, r3, #15
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	429a      	cmp	r2, r3
 800392e:	d901      	bls.n	8003934 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e050      	b.n	80039d6 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003934:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003938:	2b00      	cmp	r3, #0
 800393a:	da0f      	bge.n	800395c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800393c:	78fb      	ldrb	r3, [r7, #3]
 800393e:	f003 020f 	and.w	r2, r3, #15
 8003942:	4613      	mov	r3, r2
 8003944:	00db      	lsls	r3, r3, #3
 8003946:	4413      	add	r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	3338      	adds	r3, #56	; 0x38
 800394c:	687a      	ldr	r2, [r7, #4]
 800394e:	4413      	add	r3, r2
 8003950:	3304      	adds	r3, #4
 8003952:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2201      	movs	r2, #1
 8003958:	705a      	strb	r2, [r3, #1]
 800395a:	e00d      	b.n	8003978 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800395c:	78fa      	ldrb	r2, [r7, #3]
 800395e:	4613      	mov	r3, r2
 8003960:	00db      	lsls	r3, r3, #3
 8003962:	4413      	add	r3, r2
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	4413      	add	r3, r2
 800396e:	3304      	adds	r3, #4
 8003970:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2200      	movs	r2, #0
 8003976:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2201      	movs	r2, #1
 800397c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800397e:	78fb      	ldrb	r3, [r7, #3]
 8003980:	f003 030f 	and.w	r3, r3, #15
 8003984:	b2da      	uxtb	r2, r3
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003990:	2b01      	cmp	r3, #1
 8003992:	d101      	bne.n	8003998 <HAL_PCD_EP_SetStall+0x82>
 8003994:	2302      	movs	r3, #2
 8003996:	e01e      	b.n	80039d6 <HAL_PCD_EP_SetStall+0xc0>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	68f9      	ldr	r1, [r7, #12]
 80039a6:	4618      	mov	r0, r3
 80039a8:	f004 fef4 	bl	8008794 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80039ac:	78fb      	ldrb	r3, [r7, #3]
 80039ae:	f003 030f 	and.w	r3, r3, #15
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d10a      	bne.n	80039cc <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6818      	ldr	r0, [r3, #0]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	b2d9      	uxtb	r1, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80039c6:	461a      	mov	r2, r3
 80039c8:	f005 f8a4 	bl	8008b14 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3710      	adds	r7, #16
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}

080039de <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80039de:	b580      	push	{r7, lr}
 80039e0:	b084      	sub	sp, #16
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	6078      	str	r0, [r7, #4]
 80039e6:	460b      	mov	r3, r1
 80039e8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80039ea:	78fb      	ldrb	r3, [r7, #3]
 80039ec:	f003 020f 	and.w	r2, r3, #15
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d901      	bls.n	80039fc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e042      	b.n	8003a82 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80039fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	da0f      	bge.n	8003a24 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a04:	78fb      	ldrb	r3, [r7, #3]
 8003a06:	f003 020f 	and.w	r2, r3, #15
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	00db      	lsls	r3, r3, #3
 8003a0e:	4413      	add	r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	3338      	adds	r3, #56	; 0x38
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	4413      	add	r3, r2
 8003a18:	3304      	adds	r3, #4
 8003a1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	705a      	strb	r2, [r3, #1]
 8003a22:	e00f      	b.n	8003a44 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a24:	78fb      	ldrb	r3, [r7, #3]
 8003a26:	f003 020f 	and.w	r2, r3, #15
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	00db      	lsls	r3, r3, #3
 8003a2e:	4413      	add	r3, r2
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	4413      	add	r3, r2
 8003a3a:	3304      	adds	r3, #4
 8003a3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2200      	movs	r2, #0
 8003a42:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2200      	movs	r2, #0
 8003a48:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a4a:	78fb      	ldrb	r3, [r7, #3]
 8003a4c:	f003 030f 	and.w	r3, r3, #15
 8003a50:	b2da      	uxtb	r2, r3
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d101      	bne.n	8003a64 <HAL_PCD_EP_ClrStall+0x86>
 8003a60:	2302      	movs	r3, #2
 8003a62:	e00e      	b.n	8003a82 <HAL_PCD_EP_ClrStall+0xa4>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	68f9      	ldr	r1, [r7, #12]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f004 fefc 	bl	8008870 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003a80:	2300      	movs	r3, #0
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3710      	adds	r7, #16
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a8a:	b580      	push	{r7, lr}
 8003a8c:	b084      	sub	sp, #16
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]
 8003a92:	460b      	mov	r3, r1
 8003a94:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003a96:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	da0c      	bge.n	8003ab8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a9e:	78fb      	ldrb	r3, [r7, #3]
 8003aa0:	f003 020f 	and.w	r2, r3, #15
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	00db      	lsls	r3, r3, #3
 8003aa8:	4413      	add	r3, r2
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	3338      	adds	r3, #56	; 0x38
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	4413      	add	r3, r2
 8003ab2:	3304      	adds	r3, #4
 8003ab4:	60fb      	str	r3, [r7, #12]
 8003ab6:	e00c      	b.n	8003ad2 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003ab8:	78fb      	ldrb	r3, [r7, #3]
 8003aba:	f003 020f 	and.w	r2, r3, #15
 8003abe:	4613      	mov	r3, r2
 8003ac0:	00db      	lsls	r3, r3, #3
 8003ac2:	4413      	add	r3, r2
 8003ac4:	009b      	lsls	r3, r3, #2
 8003ac6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	4413      	add	r3, r2
 8003ace:	3304      	adds	r3, #4
 8003ad0:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	68f9      	ldr	r1, [r7, #12]
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f004 fd1b 	bl	8008514 <USB_EPStopXfer>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003ae2:	7afb      	ldrb	r3, [r7, #11]
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3710      	adds	r7, #16
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}

08003aec <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b08a      	sub	sp, #40	; 0x28
 8003af0:	af02      	add	r7, sp, #8
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003b00:	683a      	ldr	r2, [r7, #0]
 8003b02:	4613      	mov	r3, r2
 8003b04:	00db      	lsls	r3, r3, #3
 8003b06:	4413      	add	r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	3338      	adds	r3, #56	; 0x38
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	4413      	add	r3, r2
 8003b10:	3304      	adds	r3, #4
 8003b12:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6a1a      	ldr	r2, [r3, #32]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d901      	bls.n	8003b24 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e06c      	b.n	8003bfe <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	699a      	ldr	r2, [r3, #24]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	6a1b      	ldr	r3, [r3, #32]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	69fa      	ldr	r2, [r7, #28]
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d902      	bls.n	8003b40 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	3303      	adds	r3, #3
 8003b44:	089b      	lsrs	r3, r3, #2
 8003b46:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003b48:	e02b      	b.n	8003ba2 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	699a      	ldr	r2, [r3, #24]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	6a1b      	ldr	r3, [r3, #32]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	69fa      	ldr	r2, [r7, #28]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d902      	bls.n	8003b66 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	3303      	adds	r3, #3
 8003b6a:	089b      	lsrs	r3, r3, #2
 8003b6c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	6919      	ldr	r1, [r3, #16]
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	b2da      	uxtb	r2, r3
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	9300      	str	r3, [sp, #0]
 8003b82:	4603      	mov	r3, r0
 8003b84:	6978      	ldr	r0, [r7, #20]
 8003b86:	f004 fd6f 	bl	8008668 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	691a      	ldr	r2, [r3, #16]
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	441a      	add	r2, r3
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	6a1a      	ldr	r2, [r3, #32]
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	441a      	add	r2, r3
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	015a      	lsls	r2, r3, #5
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	4413      	add	r3, r2
 8003baa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003bb2:	69ba      	ldr	r2, [r7, #24]
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d809      	bhi.n	8003bcc <PCD_WriteEmptyTxFifo+0xe0>
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6a1a      	ldr	r2, [r3, #32]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d203      	bcs.n	8003bcc <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	699b      	ldr	r3, [r3, #24]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d1be      	bne.n	8003b4a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	699a      	ldr	r2, [r3, #24]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6a1b      	ldr	r3, [r3, #32]
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d811      	bhi.n	8003bfc <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	f003 030f 	and.w	r3, r3, #15
 8003bde:	2201      	movs	r2, #1
 8003be0:	fa02 f303 	lsl.w	r3, r2, r3
 8003be4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	43db      	mvns	r3, r3
 8003bf2:	6939      	ldr	r1, [r7, #16]
 8003bf4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3720      	adds	r7, #32
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
	...

08003c08 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b088      	sub	sp, #32
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	333c      	adds	r3, #60	; 0x3c
 8003c20:	3304      	adds	r3, #4
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	015a      	lsls	r2, r3, #5
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	4413      	add	r3, r2
 8003c2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d17b      	bne.n	8003d36 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	f003 0308 	and.w	r3, r3, #8
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d015      	beq.n	8003c74 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	4a61      	ldr	r2, [pc, #388]	; (8003dd0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	f240 80b9 	bls.w	8003dc4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	f000 80b3 	beq.w	8003dc4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	015a      	lsls	r2, r3, #5
 8003c62:	69bb      	ldr	r3, [r7, #24]
 8003c64:	4413      	add	r3, r2
 8003c66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c70:	6093      	str	r3, [r2, #8]
 8003c72:	e0a7      	b.n	8003dc4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	f003 0320 	and.w	r3, r3, #32
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d009      	beq.n	8003c92 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	015a      	lsls	r2, r3, #5
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	4413      	add	r3, r2
 8003c86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	2320      	movs	r3, #32
 8003c8e:	6093      	str	r3, [r2, #8]
 8003c90:	e098      	b.n	8003dc4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	f040 8093 	bne.w	8003dc4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	4a4b      	ldr	r2, [pc, #300]	; (8003dd0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d90f      	bls.n	8003cc6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d00a      	beq.n	8003cc6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	015a      	lsls	r2, r3, #5
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cc2:	6093      	str	r3, [r2, #8]
 8003cc4:	e07e      	b.n	8003dc4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	4613      	mov	r3, r2
 8003cca:	00db      	lsls	r3, r3, #3
 8003ccc:	4413      	add	r3, r2
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	3304      	adds	r3, #4
 8003cda:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	69da      	ldr	r2, [r3, #28]
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	0159      	lsls	r1, r3, #5
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	440b      	add	r3, r1
 8003ce8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cec:	691b      	ldr	r3, [r3, #16]
 8003cee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cf2:	1ad2      	subs	r2, r2, r3
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d114      	bne.n	8003d28 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	699b      	ldr	r3, [r3, #24]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d109      	bne.n	8003d1a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6818      	ldr	r0, [r3, #0]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003d10:	461a      	mov	r2, r3
 8003d12:	2101      	movs	r1, #1
 8003d14:	f004 fefe 	bl	8008b14 <USB_EP0_OutStart>
 8003d18:	e006      	b.n	8003d28 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	691a      	ldr	r2, [r3, #16]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6a1b      	ldr	r3, [r3, #32]
 8003d22:	441a      	add	r2, r3
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f008 ff2e 	bl	800cb90 <HAL_PCD_DataOutStageCallback>
 8003d34:	e046      	b.n	8003dc4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	4a26      	ldr	r2, [pc, #152]	; (8003dd4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d124      	bne.n	8003d88 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d00a      	beq.n	8003d5e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	015a      	lsls	r2, r3, #5
 8003d4c:	69bb      	ldr	r3, [r7, #24]
 8003d4e:	4413      	add	r3, r2
 8003d50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d54:	461a      	mov	r2, r3
 8003d56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d5a:	6093      	str	r3, [r2, #8]
 8003d5c:	e032      	b.n	8003dc4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	f003 0320 	and.w	r3, r3, #32
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d008      	beq.n	8003d7a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	015a      	lsls	r2, r3, #5
 8003d6c:	69bb      	ldr	r3, [r7, #24]
 8003d6e:	4413      	add	r3, r2
 8003d70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d74:	461a      	mov	r2, r3
 8003d76:	2320      	movs	r3, #32
 8003d78:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	4619      	mov	r1, r3
 8003d80:	6878      	ldr	r0, [r7, #4]
 8003d82:	f008 ff05 	bl	800cb90 <HAL_PCD_DataOutStageCallback>
 8003d86:	e01d      	b.n	8003dc4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d114      	bne.n	8003db8 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003d8e:	6879      	ldr	r1, [r7, #4]
 8003d90:	683a      	ldr	r2, [r7, #0]
 8003d92:	4613      	mov	r3, r2
 8003d94:	00db      	lsls	r3, r3, #3
 8003d96:	4413      	add	r3, r2
 8003d98:	009b      	lsls	r3, r3, #2
 8003d9a:	440b      	add	r3, r1
 8003d9c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d108      	bne.n	8003db8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6818      	ldr	r0, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003db0:	461a      	mov	r2, r3
 8003db2:	2100      	movs	r1, #0
 8003db4:	f004 feae 	bl	8008b14 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	4619      	mov	r1, r3
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f008 fee6 	bl	800cb90 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003dc4:	2300      	movs	r3, #0
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	3720      	adds	r7, #32
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	4f54300a 	.word	0x4f54300a
 8003dd4:	4f54310a 	.word	0x4f54310a

08003dd8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b086      	sub	sp, #24
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	333c      	adds	r3, #60	; 0x3c
 8003df0:	3304      	adds	r3, #4
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	015a      	lsls	r2, r3, #5
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	4413      	add	r3, r2
 8003dfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	4a15      	ldr	r2, [pc, #84]	; (8003e60 <PCD_EP_OutSetupPacket_int+0x88>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d90e      	bls.n	8003e2c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d009      	beq.n	8003e2c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	015a      	lsls	r2, r3, #5
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	4413      	add	r3, r2
 8003e20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e24:	461a      	mov	r2, r3
 8003e26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e2a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f008 fe9d 	bl	800cb6c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	4a0a      	ldr	r2, [pc, #40]	; (8003e60 <PCD_EP_OutSetupPacket_int+0x88>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d90c      	bls.n	8003e54 <PCD_EP_OutSetupPacket_int+0x7c>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	691b      	ldr	r3, [r3, #16]
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d108      	bne.n	8003e54 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6818      	ldr	r0, [r3, #0]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	2101      	movs	r1, #1
 8003e50:	f004 fe60 	bl	8008b14 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003e54:	2300      	movs	r3, #0
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3718      	adds	r7, #24
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	4f54300a 	.word	0x4f54300a

08003e64 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b086      	sub	sp, #24
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d101      	bne.n	8003e7a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e29b      	b.n	80043b2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	f000 8087 	beq.w	8003f96 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e88:	4b96      	ldr	r3, [pc, #600]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f003 030c 	and.w	r3, r3, #12
 8003e90:	2b04      	cmp	r3, #4
 8003e92:	d00c      	beq.n	8003eae <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e94:	4b93      	ldr	r3, [pc, #588]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f003 030c 	and.w	r3, r3, #12
 8003e9c:	2b08      	cmp	r3, #8
 8003e9e:	d112      	bne.n	8003ec6 <HAL_RCC_OscConfig+0x62>
 8003ea0:	4b90      	ldr	r3, [pc, #576]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ea8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003eac:	d10b      	bne.n	8003ec6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003eae:	4b8d      	ldr	r3, [pc, #564]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d06c      	beq.n	8003f94 <HAL_RCC_OscConfig+0x130>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d168      	bne.n	8003f94 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e275      	b.n	80043b2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ece:	d106      	bne.n	8003ede <HAL_RCC_OscConfig+0x7a>
 8003ed0:	4b84      	ldr	r3, [pc, #528]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a83      	ldr	r2, [pc, #524]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003ed6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003eda:	6013      	str	r3, [r2, #0]
 8003edc:	e02e      	b.n	8003f3c <HAL_RCC_OscConfig+0xd8>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d10c      	bne.n	8003f00 <HAL_RCC_OscConfig+0x9c>
 8003ee6:	4b7f      	ldr	r3, [pc, #508]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a7e      	ldr	r2, [pc, #504]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003eec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ef0:	6013      	str	r3, [r2, #0]
 8003ef2:	4b7c      	ldr	r3, [pc, #496]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a7b      	ldr	r2, [pc, #492]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003ef8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003efc:	6013      	str	r3, [r2, #0]
 8003efe:	e01d      	b.n	8003f3c <HAL_RCC_OscConfig+0xd8>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f08:	d10c      	bne.n	8003f24 <HAL_RCC_OscConfig+0xc0>
 8003f0a:	4b76      	ldr	r3, [pc, #472]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a75      	ldr	r2, [pc, #468]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003f10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f14:	6013      	str	r3, [r2, #0]
 8003f16:	4b73      	ldr	r3, [pc, #460]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a72      	ldr	r2, [pc, #456]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003f1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f20:	6013      	str	r3, [r2, #0]
 8003f22:	e00b      	b.n	8003f3c <HAL_RCC_OscConfig+0xd8>
 8003f24:	4b6f      	ldr	r3, [pc, #444]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a6e      	ldr	r2, [pc, #440]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003f2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f2e:	6013      	str	r3, [r2, #0]
 8003f30:	4b6c      	ldr	r3, [pc, #432]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a6b      	ldr	r2, [pc, #428]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003f36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d013      	beq.n	8003f6c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f44:	f7fe f830 	bl	8001fa8 <HAL_GetTick>
 8003f48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f4a:	e008      	b.n	8003f5e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f4c:	f7fe f82c 	bl	8001fa8 <HAL_GetTick>
 8003f50:	4602      	mov	r2, r0
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	2b64      	cmp	r3, #100	; 0x64
 8003f58:	d901      	bls.n	8003f5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	e229      	b.n	80043b2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f5e:	4b61      	ldr	r3, [pc, #388]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d0f0      	beq.n	8003f4c <HAL_RCC_OscConfig+0xe8>
 8003f6a:	e014      	b.n	8003f96 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f6c:	f7fe f81c 	bl	8001fa8 <HAL_GetTick>
 8003f70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f72:	e008      	b.n	8003f86 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f74:	f7fe f818 	bl	8001fa8 <HAL_GetTick>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	2b64      	cmp	r3, #100	; 0x64
 8003f80:	d901      	bls.n	8003f86 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	e215      	b.n	80043b2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f86:	4b57      	ldr	r3, [pc, #348]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1f0      	bne.n	8003f74 <HAL_RCC_OscConfig+0x110>
 8003f92:	e000      	b.n	8003f96 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0302 	and.w	r3, r3, #2
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d069      	beq.n	8004076 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003fa2:	4b50      	ldr	r3, [pc, #320]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	f003 030c 	and.w	r3, r3, #12
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d00b      	beq.n	8003fc6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fae:	4b4d      	ldr	r3, [pc, #308]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f003 030c 	and.w	r3, r3, #12
 8003fb6:	2b08      	cmp	r3, #8
 8003fb8:	d11c      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x190>
 8003fba:	4b4a      	ldr	r3, [pc, #296]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d116      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fc6:	4b47      	ldr	r3, [pc, #284]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0302 	and.w	r3, r3, #2
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d005      	beq.n	8003fde <HAL_RCC_OscConfig+0x17a>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	68db      	ldr	r3, [r3, #12]
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d001      	beq.n	8003fde <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e1e9      	b.n	80043b2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fde:	4b41      	ldr	r3, [pc, #260]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	00db      	lsls	r3, r3, #3
 8003fec:	493d      	ldr	r1, [pc, #244]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ff2:	e040      	b.n	8004076 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d023      	beq.n	8004044 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ffc:	4b39      	ldr	r3, [pc, #228]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a38      	ldr	r2, [pc, #224]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8004002:	f043 0301 	orr.w	r3, r3, #1
 8004006:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004008:	f7fd ffce 	bl	8001fa8 <HAL_GetTick>
 800400c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800400e:	e008      	b.n	8004022 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004010:	f7fd ffca 	bl	8001fa8 <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	2b02      	cmp	r3, #2
 800401c:	d901      	bls.n	8004022 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e1c7      	b.n	80043b2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004022:	4b30      	ldr	r3, [pc, #192]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d0f0      	beq.n	8004010 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800402e:	4b2d      	ldr	r3, [pc, #180]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	00db      	lsls	r3, r3, #3
 800403c:	4929      	ldr	r1, [pc, #164]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 800403e:	4313      	orrs	r3, r2
 8004040:	600b      	str	r3, [r1, #0]
 8004042:	e018      	b.n	8004076 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004044:	4b27      	ldr	r3, [pc, #156]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a26      	ldr	r2, [pc, #152]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 800404a:	f023 0301 	bic.w	r3, r3, #1
 800404e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004050:	f7fd ffaa 	bl	8001fa8 <HAL_GetTick>
 8004054:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004056:	e008      	b.n	800406a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004058:	f7fd ffa6 	bl	8001fa8 <HAL_GetTick>
 800405c:	4602      	mov	r2, r0
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	1ad3      	subs	r3, r2, r3
 8004062:	2b02      	cmp	r3, #2
 8004064:	d901      	bls.n	800406a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004066:	2303      	movs	r3, #3
 8004068:	e1a3      	b.n	80043b2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800406a:	4b1e      	ldr	r3, [pc, #120]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0302 	and.w	r3, r3, #2
 8004072:	2b00      	cmp	r3, #0
 8004074:	d1f0      	bne.n	8004058 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0308 	and.w	r3, r3, #8
 800407e:	2b00      	cmp	r3, #0
 8004080:	d038      	beq.n	80040f4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d019      	beq.n	80040be <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800408a:	4b16      	ldr	r3, [pc, #88]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 800408c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800408e:	4a15      	ldr	r2, [pc, #84]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 8004090:	f043 0301 	orr.w	r3, r3, #1
 8004094:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004096:	f7fd ff87 	bl	8001fa8 <HAL_GetTick>
 800409a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800409c:	e008      	b.n	80040b0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800409e:	f7fd ff83 	bl	8001fa8 <HAL_GetTick>
 80040a2:	4602      	mov	r2, r0
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d901      	bls.n	80040b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80040ac:	2303      	movs	r3, #3
 80040ae:	e180      	b.n	80043b2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040b0:	4b0c      	ldr	r3, [pc, #48]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 80040b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040b4:	f003 0302 	and.w	r3, r3, #2
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d0f0      	beq.n	800409e <HAL_RCC_OscConfig+0x23a>
 80040bc:	e01a      	b.n	80040f4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040be:	4b09      	ldr	r3, [pc, #36]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 80040c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040c2:	4a08      	ldr	r2, [pc, #32]	; (80040e4 <HAL_RCC_OscConfig+0x280>)
 80040c4:	f023 0301 	bic.w	r3, r3, #1
 80040c8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ca:	f7fd ff6d 	bl	8001fa8 <HAL_GetTick>
 80040ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040d0:	e00a      	b.n	80040e8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040d2:	f7fd ff69 	bl	8001fa8 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d903      	bls.n	80040e8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e166      	b.n	80043b2 <HAL_RCC_OscConfig+0x54e>
 80040e4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040e8:	4b92      	ldr	r3, [pc, #584]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 80040ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040ec:	f003 0302 	and.w	r3, r3, #2
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d1ee      	bne.n	80040d2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f003 0304 	and.w	r3, r3, #4
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	f000 80a4 	beq.w	800424a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004102:	4b8c      	ldr	r3, [pc, #560]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 8004104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004106:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d10d      	bne.n	800412a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800410e:	4b89      	ldr	r3, [pc, #548]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 8004110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004112:	4a88      	ldr	r2, [pc, #544]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 8004114:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004118:	6413      	str	r3, [r2, #64]	; 0x40
 800411a:	4b86      	ldr	r3, [pc, #536]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 800411c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004122:	60bb      	str	r3, [r7, #8]
 8004124:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004126:	2301      	movs	r3, #1
 8004128:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800412a:	4b83      	ldr	r3, [pc, #524]	; (8004338 <HAL_RCC_OscConfig+0x4d4>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004132:	2b00      	cmp	r3, #0
 8004134:	d118      	bne.n	8004168 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004136:	4b80      	ldr	r3, [pc, #512]	; (8004338 <HAL_RCC_OscConfig+0x4d4>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a7f      	ldr	r2, [pc, #508]	; (8004338 <HAL_RCC_OscConfig+0x4d4>)
 800413c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004140:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004142:	f7fd ff31 	bl	8001fa8 <HAL_GetTick>
 8004146:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004148:	e008      	b.n	800415c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800414a:	f7fd ff2d 	bl	8001fa8 <HAL_GetTick>
 800414e:	4602      	mov	r2, r0
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	1ad3      	subs	r3, r2, r3
 8004154:	2b64      	cmp	r3, #100	; 0x64
 8004156:	d901      	bls.n	800415c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004158:	2303      	movs	r3, #3
 800415a:	e12a      	b.n	80043b2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800415c:	4b76      	ldr	r3, [pc, #472]	; (8004338 <HAL_RCC_OscConfig+0x4d4>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004164:	2b00      	cmp	r3, #0
 8004166:	d0f0      	beq.n	800414a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d106      	bne.n	800417e <HAL_RCC_OscConfig+0x31a>
 8004170:	4b70      	ldr	r3, [pc, #448]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 8004172:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004174:	4a6f      	ldr	r2, [pc, #444]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 8004176:	f043 0301 	orr.w	r3, r3, #1
 800417a:	6713      	str	r3, [r2, #112]	; 0x70
 800417c:	e02d      	b.n	80041da <HAL_RCC_OscConfig+0x376>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d10c      	bne.n	80041a0 <HAL_RCC_OscConfig+0x33c>
 8004186:	4b6b      	ldr	r3, [pc, #428]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 8004188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800418a:	4a6a      	ldr	r2, [pc, #424]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 800418c:	f023 0301 	bic.w	r3, r3, #1
 8004190:	6713      	str	r3, [r2, #112]	; 0x70
 8004192:	4b68      	ldr	r3, [pc, #416]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 8004194:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004196:	4a67      	ldr	r2, [pc, #412]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 8004198:	f023 0304 	bic.w	r3, r3, #4
 800419c:	6713      	str	r3, [r2, #112]	; 0x70
 800419e:	e01c      	b.n	80041da <HAL_RCC_OscConfig+0x376>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	2b05      	cmp	r3, #5
 80041a6:	d10c      	bne.n	80041c2 <HAL_RCC_OscConfig+0x35e>
 80041a8:	4b62      	ldr	r3, [pc, #392]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 80041aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041ac:	4a61      	ldr	r2, [pc, #388]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 80041ae:	f043 0304 	orr.w	r3, r3, #4
 80041b2:	6713      	str	r3, [r2, #112]	; 0x70
 80041b4:	4b5f      	ldr	r3, [pc, #380]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 80041b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041b8:	4a5e      	ldr	r2, [pc, #376]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 80041ba:	f043 0301 	orr.w	r3, r3, #1
 80041be:	6713      	str	r3, [r2, #112]	; 0x70
 80041c0:	e00b      	b.n	80041da <HAL_RCC_OscConfig+0x376>
 80041c2:	4b5c      	ldr	r3, [pc, #368]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 80041c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041c6:	4a5b      	ldr	r2, [pc, #364]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 80041c8:	f023 0301 	bic.w	r3, r3, #1
 80041cc:	6713      	str	r3, [r2, #112]	; 0x70
 80041ce:	4b59      	ldr	r3, [pc, #356]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 80041d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d2:	4a58      	ldr	r2, [pc, #352]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 80041d4:	f023 0304 	bic.w	r3, r3, #4
 80041d8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d015      	beq.n	800420e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041e2:	f7fd fee1 	bl	8001fa8 <HAL_GetTick>
 80041e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041e8:	e00a      	b.n	8004200 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041ea:	f7fd fedd 	bl	8001fa8 <HAL_GetTick>
 80041ee:	4602      	mov	r2, r0
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d901      	bls.n	8004200 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	e0d8      	b.n	80043b2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004200:	4b4c      	ldr	r3, [pc, #304]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 8004202:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004204:	f003 0302 	and.w	r3, r3, #2
 8004208:	2b00      	cmp	r3, #0
 800420a:	d0ee      	beq.n	80041ea <HAL_RCC_OscConfig+0x386>
 800420c:	e014      	b.n	8004238 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800420e:	f7fd fecb 	bl	8001fa8 <HAL_GetTick>
 8004212:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004214:	e00a      	b.n	800422c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004216:	f7fd fec7 	bl	8001fa8 <HAL_GetTick>
 800421a:	4602      	mov	r2, r0
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	f241 3288 	movw	r2, #5000	; 0x1388
 8004224:	4293      	cmp	r3, r2
 8004226:	d901      	bls.n	800422c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004228:	2303      	movs	r3, #3
 800422a:	e0c2      	b.n	80043b2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800422c:	4b41      	ldr	r3, [pc, #260]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 800422e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004230:	f003 0302 	and.w	r3, r3, #2
 8004234:	2b00      	cmp	r3, #0
 8004236:	d1ee      	bne.n	8004216 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004238:	7dfb      	ldrb	r3, [r7, #23]
 800423a:	2b01      	cmp	r3, #1
 800423c:	d105      	bne.n	800424a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800423e:	4b3d      	ldr	r3, [pc, #244]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 8004240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004242:	4a3c      	ldr	r2, [pc, #240]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 8004244:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004248:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	699b      	ldr	r3, [r3, #24]
 800424e:	2b00      	cmp	r3, #0
 8004250:	f000 80ae 	beq.w	80043b0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004254:	4b37      	ldr	r3, [pc, #220]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	f003 030c 	and.w	r3, r3, #12
 800425c:	2b08      	cmp	r3, #8
 800425e:	d06d      	beq.n	800433c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	699b      	ldr	r3, [r3, #24]
 8004264:	2b02      	cmp	r3, #2
 8004266:	d14b      	bne.n	8004300 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004268:	4b32      	ldr	r3, [pc, #200]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a31      	ldr	r2, [pc, #196]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 800426e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004272:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004274:	f7fd fe98 	bl	8001fa8 <HAL_GetTick>
 8004278:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800427a:	e008      	b.n	800428e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800427c:	f7fd fe94 	bl	8001fa8 <HAL_GetTick>
 8004280:	4602      	mov	r2, r0
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	2b02      	cmp	r3, #2
 8004288:	d901      	bls.n	800428e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e091      	b.n	80043b2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800428e:	4b29      	ldr	r3, [pc, #164]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d1f0      	bne.n	800427c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	69da      	ldr	r2, [r3, #28]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a1b      	ldr	r3, [r3, #32]
 80042a2:	431a      	orrs	r2, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a8:	019b      	lsls	r3, r3, #6
 80042aa:	431a      	orrs	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042b0:	085b      	lsrs	r3, r3, #1
 80042b2:	3b01      	subs	r3, #1
 80042b4:	041b      	lsls	r3, r3, #16
 80042b6:	431a      	orrs	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042bc:	061b      	lsls	r3, r3, #24
 80042be:	431a      	orrs	r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c4:	071b      	lsls	r3, r3, #28
 80042c6:	491b      	ldr	r1, [pc, #108]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042cc:	4b19      	ldr	r3, [pc, #100]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a18      	ldr	r2, [pc, #96]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 80042d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042d8:	f7fd fe66 	bl	8001fa8 <HAL_GetTick>
 80042dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042de:	e008      	b.n	80042f2 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042e0:	f7fd fe62 	bl	8001fa8 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d901      	bls.n	80042f2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e05f      	b.n	80043b2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042f2:	4b10      	ldr	r3, [pc, #64]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d0f0      	beq.n	80042e0 <HAL_RCC_OscConfig+0x47c>
 80042fe:	e057      	b.n	80043b0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004300:	4b0c      	ldr	r3, [pc, #48]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a0b      	ldr	r2, [pc, #44]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 8004306:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800430a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800430c:	f7fd fe4c 	bl	8001fa8 <HAL_GetTick>
 8004310:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004312:	e008      	b.n	8004326 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004314:	f7fd fe48 	bl	8001fa8 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b02      	cmp	r3, #2
 8004320:	d901      	bls.n	8004326 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e045      	b.n	80043b2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004326:	4b03      	ldr	r3, [pc, #12]	; (8004334 <HAL_RCC_OscConfig+0x4d0>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d1f0      	bne.n	8004314 <HAL_RCC_OscConfig+0x4b0>
 8004332:	e03d      	b.n	80043b0 <HAL_RCC_OscConfig+0x54c>
 8004334:	40023800 	.word	0x40023800
 8004338:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800433c:	4b1f      	ldr	r3, [pc, #124]	; (80043bc <HAL_RCC_OscConfig+0x558>)
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	2b01      	cmp	r3, #1
 8004348:	d030      	beq.n	80043ac <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004354:	429a      	cmp	r2, r3
 8004356:	d129      	bne.n	80043ac <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004362:	429a      	cmp	r2, r3
 8004364:	d122      	bne.n	80043ac <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004366:	68fa      	ldr	r2, [r7, #12]
 8004368:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800436c:	4013      	ands	r3, r2
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004372:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004374:	4293      	cmp	r3, r2
 8004376:	d119      	bne.n	80043ac <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004382:	085b      	lsrs	r3, r3, #1
 8004384:	3b01      	subs	r3, #1
 8004386:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004388:	429a      	cmp	r2, r3
 800438a:	d10f      	bne.n	80043ac <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004396:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004398:	429a      	cmp	r2, r3
 800439a:	d107      	bne.n	80043ac <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d001      	beq.n	80043b0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e000      	b.n	80043b2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80043b0:	2300      	movs	r3, #0
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	3718      	adds	r7, #24
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	40023800 	.word	0x40023800

080043c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80043ca:	2300      	movs	r3, #0
 80043cc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d101      	bne.n	80043d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	e0d0      	b.n	800457a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043d8:	4b6a      	ldr	r3, [pc, #424]	; (8004584 <HAL_RCC_ClockConfig+0x1c4>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 030f 	and.w	r3, r3, #15
 80043e0:	683a      	ldr	r2, [r7, #0]
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d910      	bls.n	8004408 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043e6:	4b67      	ldr	r3, [pc, #412]	; (8004584 <HAL_RCC_ClockConfig+0x1c4>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f023 020f 	bic.w	r2, r3, #15
 80043ee:	4965      	ldr	r1, [pc, #404]	; (8004584 <HAL_RCC_ClockConfig+0x1c4>)
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043f6:	4b63      	ldr	r3, [pc, #396]	; (8004584 <HAL_RCC_ClockConfig+0x1c4>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 030f 	and.w	r3, r3, #15
 80043fe:	683a      	ldr	r2, [r7, #0]
 8004400:	429a      	cmp	r2, r3
 8004402:	d001      	beq.n	8004408 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e0b8      	b.n	800457a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0302 	and.w	r3, r3, #2
 8004410:	2b00      	cmp	r3, #0
 8004412:	d020      	beq.n	8004456 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0304 	and.w	r3, r3, #4
 800441c:	2b00      	cmp	r3, #0
 800441e:	d005      	beq.n	800442c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004420:	4b59      	ldr	r3, [pc, #356]	; (8004588 <HAL_RCC_ClockConfig+0x1c8>)
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	4a58      	ldr	r2, [pc, #352]	; (8004588 <HAL_RCC_ClockConfig+0x1c8>)
 8004426:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800442a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 0308 	and.w	r3, r3, #8
 8004434:	2b00      	cmp	r3, #0
 8004436:	d005      	beq.n	8004444 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004438:	4b53      	ldr	r3, [pc, #332]	; (8004588 <HAL_RCC_ClockConfig+0x1c8>)
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	4a52      	ldr	r2, [pc, #328]	; (8004588 <HAL_RCC_ClockConfig+0x1c8>)
 800443e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004442:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004444:	4b50      	ldr	r3, [pc, #320]	; (8004588 <HAL_RCC_ClockConfig+0x1c8>)
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	494d      	ldr	r1, [pc, #308]	; (8004588 <HAL_RCC_ClockConfig+0x1c8>)
 8004452:	4313      	orrs	r3, r2
 8004454:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0301 	and.w	r3, r3, #1
 800445e:	2b00      	cmp	r3, #0
 8004460:	d040      	beq.n	80044e4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	2b01      	cmp	r3, #1
 8004468:	d107      	bne.n	800447a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800446a:	4b47      	ldr	r3, [pc, #284]	; (8004588 <HAL_RCC_ClockConfig+0x1c8>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004472:	2b00      	cmp	r3, #0
 8004474:	d115      	bne.n	80044a2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e07f      	b.n	800457a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	2b02      	cmp	r3, #2
 8004480:	d107      	bne.n	8004492 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004482:	4b41      	ldr	r3, [pc, #260]	; (8004588 <HAL_RCC_ClockConfig+0x1c8>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800448a:	2b00      	cmp	r3, #0
 800448c:	d109      	bne.n	80044a2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e073      	b.n	800457a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004492:	4b3d      	ldr	r3, [pc, #244]	; (8004588 <HAL_RCC_ClockConfig+0x1c8>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0302 	and.w	r3, r3, #2
 800449a:	2b00      	cmp	r3, #0
 800449c:	d101      	bne.n	80044a2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e06b      	b.n	800457a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044a2:	4b39      	ldr	r3, [pc, #228]	; (8004588 <HAL_RCC_ClockConfig+0x1c8>)
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	f023 0203 	bic.w	r2, r3, #3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	4936      	ldr	r1, [pc, #216]	; (8004588 <HAL_RCC_ClockConfig+0x1c8>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044b4:	f7fd fd78 	bl	8001fa8 <HAL_GetTick>
 80044b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044ba:	e00a      	b.n	80044d2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044bc:	f7fd fd74 	bl	8001fa8 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d901      	bls.n	80044d2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e053      	b.n	800457a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044d2:	4b2d      	ldr	r3, [pc, #180]	; (8004588 <HAL_RCC_ClockConfig+0x1c8>)
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	f003 020c 	and.w	r2, r3, #12
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d1eb      	bne.n	80044bc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044e4:	4b27      	ldr	r3, [pc, #156]	; (8004584 <HAL_RCC_ClockConfig+0x1c4>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 030f 	and.w	r3, r3, #15
 80044ec:	683a      	ldr	r2, [r7, #0]
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d210      	bcs.n	8004514 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044f2:	4b24      	ldr	r3, [pc, #144]	; (8004584 <HAL_RCC_ClockConfig+0x1c4>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f023 020f 	bic.w	r2, r3, #15
 80044fa:	4922      	ldr	r1, [pc, #136]	; (8004584 <HAL_RCC_ClockConfig+0x1c4>)
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	4313      	orrs	r3, r2
 8004500:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004502:	4b20      	ldr	r3, [pc, #128]	; (8004584 <HAL_RCC_ClockConfig+0x1c4>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 030f 	and.w	r3, r3, #15
 800450a:	683a      	ldr	r2, [r7, #0]
 800450c:	429a      	cmp	r2, r3
 800450e:	d001      	beq.n	8004514 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e032      	b.n	800457a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 0304 	and.w	r3, r3, #4
 800451c:	2b00      	cmp	r3, #0
 800451e:	d008      	beq.n	8004532 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004520:	4b19      	ldr	r3, [pc, #100]	; (8004588 <HAL_RCC_ClockConfig+0x1c8>)
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	4916      	ldr	r1, [pc, #88]	; (8004588 <HAL_RCC_ClockConfig+0x1c8>)
 800452e:	4313      	orrs	r3, r2
 8004530:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0308 	and.w	r3, r3, #8
 800453a:	2b00      	cmp	r3, #0
 800453c:	d009      	beq.n	8004552 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800453e:	4b12      	ldr	r3, [pc, #72]	; (8004588 <HAL_RCC_ClockConfig+0x1c8>)
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	691b      	ldr	r3, [r3, #16]
 800454a:	00db      	lsls	r3, r3, #3
 800454c:	490e      	ldr	r1, [pc, #56]	; (8004588 <HAL_RCC_ClockConfig+0x1c8>)
 800454e:	4313      	orrs	r3, r2
 8004550:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004552:	f000 f821 	bl	8004598 <HAL_RCC_GetSysClockFreq>
 8004556:	4602      	mov	r2, r0
 8004558:	4b0b      	ldr	r3, [pc, #44]	; (8004588 <HAL_RCC_ClockConfig+0x1c8>)
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	091b      	lsrs	r3, r3, #4
 800455e:	f003 030f 	and.w	r3, r3, #15
 8004562:	490a      	ldr	r1, [pc, #40]	; (800458c <HAL_RCC_ClockConfig+0x1cc>)
 8004564:	5ccb      	ldrb	r3, [r1, r3]
 8004566:	fa22 f303 	lsr.w	r3, r2, r3
 800456a:	4a09      	ldr	r2, [pc, #36]	; (8004590 <HAL_RCC_ClockConfig+0x1d0>)
 800456c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800456e:	4b09      	ldr	r3, [pc, #36]	; (8004594 <HAL_RCC_ClockConfig+0x1d4>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4618      	mov	r0, r3
 8004574:	f7fd f940 	bl	80017f8 <HAL_InitTick>

  return HAL_OK;
 8004578:	2300      	movs	r3, #0
}
 800457a:	4618      	mov	r0, r3
 800457c:	3710      	adds	r7, #16
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	40023c00 	.word	0x40023c00
 8004588:	40023800 	.word	0x40023800
 800458c:	0801c774 	.word	0x0801c774
 8004590:	20000004 	.word	0x20000004
 8004594:	20000008 	.word	0x20000008

08004598 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004598:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800459c:	b094      	sub	sp, #80	; 0x50
 800459e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80045a0:	2300      	movs	r3, #0
 80045a2:	647b      	str	r3, [r7, #68]	; 0x44
 80045a4:	2300      	movs	r3, #0
 80045a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80045a8:	2300      	movs	r3, #0
 80045aa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 80045ac:	2300      	movs	r3, #0
 80045ae:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045b0:	4b79      	ldr	r3, [pc, #484]	; (8004798 <HAL_RCC_GetSysClockFreq+0x200>)
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f003 030c 	and.w	r3, r3, #12
 80045b8:	2b08      	cmp	r3, #8
 80045ba:	d00d      	beq.n	80045d8 <HAL_RCC_GetSysClockFreq+0x40>
 80045bc:	2b08      	cmp	r3, #8
 80045be:	f200 80e1 	bhi.w	8004784 <HAL_RCC_GetSysClockFreq+0x1ec>
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d002      	beq.n	80045cc <HAL_RCC_GetSysClockFreq+0x34>
 80045c6:	2b04      	cmp	r3, #4
 80045c8:	d003      	beq.n	80045d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80045ca:	e0db      	b.n	8004784 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045cc:	4b73      	ldr	r3, [pc, #460]	; (800479c <HAL_RCC_GetSysClockFreq+0x204>)
 80045ce:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80045d0:	e0db      	b.n	800478a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045d2:	4b73      	ldr	r3, [pc, #460]	; (80047a0 <HAL_RCC_GetSysClockFreq+0x208>)
 80045d4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80045d6:	e0d8      	b.n	800478a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045d8:	4b6f      	ldr	r3, [pc, #444]	; (8004798 <HAL_RCC_GetSysClockFreq+0x200>)
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045e0:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80045e2:	4b6d      	ldr	r3, [pc, #436]	; (8004798 <HAL_RCC_GetSysClockFreq+0x200>)
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d063      	beq.n	80046b6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045ee:	4b6a      	ldr	r3, [pc, #424]	; (8004798 <HAL_RCC_GetSysClockFreq+0x200>)
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	099b      	lsrs	r3, r3, #6
 80045f4:	2200      	movs	r2, #0
 80045f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80045f8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80045fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004600:	633b      	str	r3, [r7, #48]	; 0x30
 8004602:	2300      	movs	r3, #0
 8004604:	637b      	str	r3, [r7, #52]	; 0x34
 8004606:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800460a:	4622      	mov	r2, r4
 800460c:	462b      	mov	r3, r5
 800460e:	f04f 0000 	mov.w	r0, #0
 8004612:	f04f 0100 	mov.w	r1, #0
 8004616:	0159      	lsls	r1, r3, #5
 8004618:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800461c:	0150      	lsls	r0, r2, #5
 800461e:	4602      	mov	r2, r0
 8004620:	460b      	mov	r3, r1
 8004622:	4621      	mov	r1, r4
 8004624:	1a51      	subs	r1, r2, r1
 8004626:	6139      	str	r1, [r7, #16]
 8004628:	4629      	mov	r1, r5
 800462a:	eb63 0301 	sbc.w	r3, r3, r1
 800462e:	617b      	str	r3, [r7, #20]
 8004630:	f04f 0200 	mov.w	r2, #0
 8004634:	f04f 0300 	mov.w	r3, #0
 8004638:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800463c:	4659      	mov	r1, fp
 800463e:	018b      	lsls	r3, r1, #6
 8004640:	4651      	mov	r1, sl
 8004642:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004646:	4651      	mov	r1, sl
 8004648:	018a      	lsls	r2, r1, #6
 800464a:	4651      	mov	r1, sl
 800464c:	ebb2 0801 	subs.w	r8, r2, r1
 8004650:	4659      	mov	r1, fp
 8004652:	eb63 0901 	sbc.w	r9, r3, r1
 8004656:	f04f 0200 	mov.w	r2, #0
 800465a:	f04f 0300 	mov.w	r3, #0
 800465e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004662:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004666:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800466a:	4690      	mov	r8, r2
 800466c:	4699      	mov	r9, r3
 800466e:	4623      	mov	r3, r4
 8004670:	eb18 0303 	adds.w	r3, r8, r3
 8004674:	60bb      	str	r3, [r7, #8]
 8004676:	462b      	mov	r3, r5
 8004678:	eb49 0303 	adc.w	r3, r9, r3
 800467c:	60fb      	str	r3, [r7, #12]
 800467e:	f04f 0200 	mov.w	r2, #0
 8004682:	f04f 0300 	mov.w	r3, #0
 8004686:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800468a:	4629      	mov	r1, r5
 800468c:	024b      	lsls	r3, r1, #9
 800468e:	4621      	mov	r1, r4
 8004690:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004694:	4621      	mov	r1, r4
 8004696:	024a      	lsls	r2, r1, #9
 8004698:	4610      	mov	r0, r2
 800469a:	4619      	mov	r1, r3
 800469c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800469e:	2200      	movs	r2, #0
 80046a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80046a2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80046a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80046a8:	f7fb fe82 	bl	80003b0 <__aeabi_uldivmod>
 80046ac:	4602      	mov	r2, r0
 80046ae:	460b      	mov	r3, r1
 80046b0:	4613      	mov	r3, r2
 80046b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046b4:	e058      	b.n	8004768 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046b6:	4b38      	ldr	r3, [pc, #224]	; (8004798 <HAL_RCC_GetSysClockFreq+0x200>)
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	099b      	lsrs	r3, r3, #6
 80046bc:	2200      	movs	r2, #0
 80046be:	4618      	mov	r0, r3
 80046c0:	4611      	mov	r1, r2
 80046c2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80046c6:	623b      	str	r3, [r7, #32]
 80046c8:	2300      	movs	r3, #0
 80046ca:	627b      	str	r3, [r7, #36]	; 0x24
 80046cc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80046d0:	4642      	mov	r2, r8
 80046d2:	464b      	mov	r3, r9
 80046d4:	f04f 0000 	mov.w	r0, #0
 80046d8:	f04f 0100 	mov.w	r1, #0
 80046dc:	0159      	lsls	r1, r3, #5
 80046de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046e2:	0150      	lsls	r0, r2, #5
 80046e4:	4602      	mov	r2, r0
 80046e6:	460b      	mov	r3, r1
 80046e8:	4641      	mov	r1, r8
 80046ea:	ebb2 0a01 	subs.w	sl, r2, r1
 80046ee:	4649      	mov	r1, r9
 80046f0:	eb63 0b01 	sbc.w	fp, r3, r1
 80046f4:	f04f 0200 	mov.w	r2, #0
 80046f8:	f04f 0300 	mov.w	r3, #0
 80046fc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004700:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004704:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004708:	ebb2 040a 	subs.w	r4, r2, sl
 800470c:	eb63 050b 	sbc.w	r5, r3, fp
 8004710:	f04f 0200 	mov.w	r2, #0
 8004714:	f04f 0300 	mov.w	r3, #0
 8004718:	00eb      	lsls	r3, r5, #3
 800471a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800471e:	00e2      	lsls	r2, r4, #3
 8004720:	4614      	mov	r4, r2
 8004722:	461d      	mov	r5, r3
 8004724:	4643      	mov	r3, r8
 8004726:	18e3      	adds	r3, r4, r3
 8004728:	603b      	str	r3, [r7, #0]
 800472a:	464b      	mov	r3, r9
 800472c:	eb45 0303 	adc.w	r3, r5, r3
 8004730:	607b      	str	r3, [r7, #4]
 8004732:	f04f 0200 	mov.w	r2, #0
 8004736:	f04f 0300 	mov.w	r3, #0
 800473a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800473e:	4629      	mov	r1, r5
 8004740:	028b      	lsls	r3, r1, #10
 8004742:	4621      	mov	r1, r4
 8004744:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004748:	4621      	mov	r1, r4
 800474a:	028a      	lsls	r2, r1, #10
 800474c:	4610      	mov	r0, r2
 800474e:	4619      	mov	r1, r3
 8004750:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004752:	2200      	movs	r2, #0
 8004754:	61bb      	str	r3, [r7, #24]
 8004756:	61fa      	str	r2, [r7, #28]
 8004758:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800475c:	f7fb fe28 	bl	80003b0 <__aeabi_uldivmod>
 8004760:	4602      	mov	r2, r0
 8004762:	460b      	mov	r3, r1
 8004764:	4613      	mov	r3, r2
 8004766:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004768:	4b0b      	ldr	r3, [pc, #44]	; (8004798 <HAL_RCC_GetSysClockFreq+0x200>)
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	0c1b      	lsrs	r3, r3, #16
 800476e:	f003 0303 	and.w	r3, r3, #3
 8004772:	3301      	adds	r3, #1
 8004774:	005b      	lsls	r3, r3, #1
 8004776:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004778:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800477a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800477c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004780:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004782:	e002      	b.n	800478a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004784:	4b05      	ldr	r3, [pc, #20]	; (800479c <HAL_RCC_GetSysClockFreq+0x204>)
 8004786:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004788:	bf00      	nop
    }
  }
  return sysclockfreq;
 800478a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800478c:	4618      	mov	r0, r3
 800478e:	3750      	adds	r7, #80	; 0x50
 8004790:	46bd      	mov	sp, r7
 8004792:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004796:	bf00      	nop
 8004798:	40023800 	.word	0x40023800
 800479c:	00f42400 	.word	0x00f42400
 80047a0:	007a1200 	.word	0x007a1200

080047a4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047a4:	b480      	push	{r7}
 80047a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047a8:	4b03      	ldr	r3, [pc, #12]	; (80047b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80047aa:	681b      	ldr	r3, [r3, #0]
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	46bd      	mov	sp, r7
 80047b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b4:	4770      	bx	lr
 80047b6:	bf00      	nop
 80047b8:	20000004 	.word	0x20000004

080047bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80047c0:	f7ff fff0 	bl	80047a4 <HAL_RCC_GetHCLKFreq>
 80047c4:	4602      	mov	r2, r0
 80047c6:	4b05      	ldr	r3, [pc, #20]	; (80047dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	0a9b      	lsrs	r3, r3, #10
 80047cc:	f003 0307 	and.w	r3, r3, #7
 80047d0:	4903      	ldr	r1, [pc, #12]	; (80047e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047d2:	5ccb      	ldrb	r3, [r1, r3]
 80047d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047d8:	4618      	mov	r0, r3
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	40023800 	.word	0x40023800
 80047e0:	0801c784 	.word	0x0801c784

080047e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80047e8:	f7ff ffdc 	bl	80047a4 <HAL_RCC_GetHCLKFreq>
 80047ec:	4602      	mov	r2, r0
 80047ee:	4b05      	ldr	r3, [pc, #20]	; (8004804 <HAL_RCC_GetPCLK2Freq+0x20>)
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	0b5b      	lsrs	r3, r3, #13
 80047f4:	f003 0307 	and.w	r3, r3, #7
 80047f8:	4903      	ldr	r1, [pc, #12]	; (8004808 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047fa:	5ccb      	ldrb	r3, [r1, r3]
 80047fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004800:	4618      	mov	r0, r3
 8004802:	bd80      	pop	{r7, pc}
 8004804:	40023800 	.word	0x40023800
 8004808:	0801c784 	.word	0x0801c784

0800480c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	220f      	movs	r2, #15
 800481a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800481c:	4b12      	ldr	r3, [pc, #72]	; (8004868 <HAL_RCC_GetClockConfig+0x5c>)
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	f003 0203 	and.w	r2, r3, #3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004828:	4b0f      	ldr	r3, [pc, #60]	; (8004868 <HAL_RCC_GetClockConfig+0x5c>)
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004834:	4b0c      	ldr	r3, [pc, #48]	; (8004868 <HAL_RCC_GetClockConfig+0x5c>)
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004840:	4b09      	ldr	r3, [pc, #36]	; (8004868 <HAL_RCC_GetClockConfig+0x5c>)
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	08db      	lsrs	r3, r3, #3
 8004846:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800484e:	4b07      	ldr	r3, [pc, #28]	; (800486c <HAL_RCC_GetClockConfig+0x60>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 020f 	and.w	r2, r3, #15
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	601a      	str	r2, [r3, #0]
}
 800485a:	bf00      	nop
 800485c:	370c      	adds	r7, #12
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	40023800 	.word	0x40023800
 800486c:	40023c00 	.word	0x40023c00

08004870 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b088      	sub	sp, #32
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004878:	2300      	movs	r3, #0
 800487a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800487c:	2300      	movs	r3, #0
 800487e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004880:	2300      	movs	r3, #0
 8004882:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004884:	2300      	movs	r3, #0
 8004886:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004888:	2300      	movs	r3, #0
 800488a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 0301 	and.w	r3, r3, #1
 8004894:	2b00      	cmp	r3, #0
 8004896:	d012      	beq.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004898:	4b69      	ldr	r3, [pc, #420]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	4a68      	ldr	r2, [pc, #416]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800489e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80048a2:	6093      	str	r3, [r2, #8]
 80048a4:	4b66      	ldr	r3, [pc, #408]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048a6:	689a      	ldr	r2, [r3, #8]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048ac:	4964      	ldr	r1, [pc, #400]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048ae:	4313      	orrs	r3, r2
 80048b0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d101      	bne.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80048ba:	2301      	movs	r3, #1
 80048bc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d017      	beq.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80048ca:	4b5d      	ldr	r3, [pc, #372]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80048d0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048d8:	4959      	ldr	r1, [pc, #356]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048da:	4313      	orrs	r3, r2
 80048dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80048e8:	d101      	bne.n	80048ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80048ea:	2301      	movs	r3, #1
 80048ec:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d101      	bne.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80048f6:	2301      	movs	r3, #1
 80048f8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d017      	beq.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004906:	4b4e      	ldr	r3, [pc, #312]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004908:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800490c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004914:	494a      	ldr	r1, [pc, #296]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004916:	4313      	orrs	r3, r2
 8004918:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004920:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004924:	d101      	bne.n	800492a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004926:	2301      	movs	r3, #1
 8004928:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800492e:	2b00      	cmp	r3, #0
 8004930:	d101      	bne.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004932:	2301      	movs	r3, #1
 8004934:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d001      	beq.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004942:	2301      	movs	r3, #1
 8004944:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0320 	and.w	r3, r3, #32
 800494e:	2b00      	cmp	r3, #0
 8004950:	f000 808b 	beq.w	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004954:	4b3a      	ldr	r3, [pc, #232]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004958:	4a39      	ldr	r2, [pc, #228]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800495a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800495e:	6413      	str	r3, [r2, #64]	; 0x40
 8004960:	4b37      	ldr	r3, [pc, #220]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004964:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004968:	60bb      	str	r3, [r7, #8]
 800496a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800496c:	4b35      	ldr	r3, [pc, #212]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a34      	ldr	r2, [pc, #208]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004972:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004976:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004978:	f7fd fb16 	bl	8001fa8 <HAL_GetTick>
 800497c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800497e:	e008      	b.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004980:	f7fd fb12 	bl	8001fa8 <HAL_GetTick>
 8004984:	4602      	mov	r2, r0
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	2b64      	cmp	r3, #100	; 0x64
 800498c:	d901      	bls.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e38f      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004992:	4b2c      	ldr	r3, [pc, #176]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800499a:	2b00      	cmp	r3, #0
 800499c:	d0f0      	beq.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800499e:	4b28      	ldr	r3, [pc, #160]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049a6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d035      	beq.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049b6:	693a      	ldr	r2, [r7, #16]
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d02e      	beq.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80049bc:	4b20      	ldr	r3, [pc, #128]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049c4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80049c6:	4b1e      	ldr	r3, [pc, #120]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049ca:	4a1d      	ldr	r2, [pc, #116]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049d0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80049d2:	4b1b      	ldr	r3, [pc, #108]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049d6:	4a1a      	ldr	r2, [pc, #104]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049dc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80049de:	4a18      	ldr	r2, [pc, #96]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80049e4:	4b16      	ldr	r3, [pc, #88]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049e8:	f003 0301 	and.w	r3, r3, #1
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d114      	bne.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049f0:	f7fd fada 	bl	8001fa8 <HAL_GetTick>
 80049f4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049f6:	e00a      	b.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049f8:	f7fd fad6 	bl	8001fa8 <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d901      	bls.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e351      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a0e:	4b0c      	ldr	r3, [pc, #48]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d0ee      	beq.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a26:	d111      	bne.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004a28:	4b05      	ldr	r3, [pc, #20]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004a34:	4b04      	ldr	r3, [pc, #16]	; (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004a36:	400b      	ands	r3, r1
 8004a38:	4901      	ldr	r1, [pc, #4]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	608b      	str	r3, [r1, #8]
 8004a3e:	e00b      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004a40:	40023800 	.word	0x40023800
 8004a44:	40007000 	.word	0x40007000
 8004a48:	0ffffcff 	.word	0x0ffffcff
 8004a4c:	4bac      	ldr	r3, [pc, #688]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	4aab      	ldr	r2, [pc, #684]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a52:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004a56:	6093      	str	r3, [r2, #8]
 8004a58:	4ba9      	ldr	r3, [pc, #676]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a5a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a64:	49a6      	ldr	r1, [pc, #664]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 0310 	and.w	r3, r3, #16
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d010      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004a76:	4ba2      	ldr	r3, [pc, #648]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a7c:	4aa0      	ldr	r2, [pc, #640]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a7e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a82:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004a86:	4b9e      	ldr	r3, [pc, #632]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a88:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a90:	499b      	ldr	r1, [pc, #620]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a92:	4313      	orrs	r3, r2
 8004a94:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d00a      	beq.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004aa4:	4b96      	ldr	r3, [pc, #600]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004aa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aaa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ab2:	4993      	ldr	r1, [pc, #588]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d00a      	beq.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ac6:	4b8e      	ldr	r3, [pc, #568]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004acc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ad4:	498a      	ldr	r1, [pc, #552]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d00a      	beq.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004ae8:	4b85      	ldr	r3, [pc, #532]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004af6:	4982      	ldr	r1, [pc, #520]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004af8:	4313      	orrs	r3, r2
 8004afa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d00a      	beq.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004b0a:	4b7d      	ldr	r3, [pc, #500]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b10:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b18:	4979      	ldr	r1, [pc, #484]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d00a      	beq.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b2c:	4b74      	ldr	r3, [pc, #464]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b32:	f023 0203 	bic.w	r2, r3, #3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b3a:	4971      	ldr	r1, [pc, #452]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00a      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b4e:	4b6c      	ldr	r3, [pc, #432]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b54:	f023 020c 	bic.w	r2, r3, #12
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b5c:	4968      	ldr	r1, [pc, #416]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d00a      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b70:	4b63      	ldr	r3, [pc, #396]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b76:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b7e:	4960      	ldr	r1, [pc, #384]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b80:	4313      	orrs	r3, r2
 8004b82:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d00a      	beq.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b92:	4b5b      	ldr	r3, [pc, #364]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b98:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ba0:	4957      	ldr	r1, [pc, #348]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d00a      	beq.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004bb4:	4b52      	ldr	r3, [pc, #328]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bc2:	494f      	ldr	r1, [pc, #316]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d00a      	beq.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004bd6:	4b4a      	ldr	r3, [pc, #296]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bdc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004be4:	4946      	ldr	r1, [pc, #280]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004be6:	4313      	orrs	r3, r2
 8004be8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d00a      	beq.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004bf8:	4b41      	ldr	r3, [pc, #260]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bfe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c06:	493e      	ldr	r1, [pc, #248]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00a      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004c1a:	4b39      	ldr	r3, [pc, #228]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c20:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c28:	4935      	ldr	r1, [pc, #212]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d00a      	beq.n	8004c52 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004c3c:	4b30      	ldr	r3, [pc, #192]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c42:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c4a:	492d      	ldr	r1, [pc, #180]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d011      	beq.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004c5e:	4b28      	ldr	r3, [pc, #160]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c64:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c6c:	4924      	ldr	r1, [pc, #144]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c7c:	d101      	bne.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 0308 	and.w	r3, r3, #8
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d001      	beq.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d00a      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004c9e:	4b18      	ldr	r3, [pc, #96]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ca4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cac:	4914      	ldr	r1, [pc, #80]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d00b      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004cc0:	4b0f      	ldr	r3, [pc, #60]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cc6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004cd0:	490b      	ldr	r1, [pc, #44]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d00f      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004ce4:	4b06      	ldr	r3, [pc, #24]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cea:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004cf4:	4902      	ldr	r1, [pc, #8]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004cfc:	e002      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004cfe:	bf00      	nop
 8004d00:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d00b      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004d10:	4b8a      	ldr	r3, [pc, #552]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d16:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d20:	4986      	ldr	r1, [pc, #536]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d22:	4313      	orrs	r3, r2
 8004d24:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d00b      	beq.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004d34:	4b81      	ldr	r3, [pc, #516]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d36:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d3a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d44:	497d      	ldr	r1, [pc, #500]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d46:	4313      	orrs	r3, r2
 8004d48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d006      	beq.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	f000 80d6 	beq.w	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004d60:	4b76      	ldr	r3, [pc, #472]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a75      	ldr	r2, [pc, #468]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d66:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004d6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d6c:	f7fd f91c 	bl	8001fa8 <HAL_GetTick>
 8004d70:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d72:	e008      	b.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d74:	f7fd f918 	bl	8001fa8 <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	2b64      	cmp	r3, #100	; 0x64
 8004d80:	d901      	bls.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e195      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d86:	4b6d      	ldr	r3, [pc, #436]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1f0      	bne.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0301 	and.w	r3, r3, #1
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d021      	beq.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d11d      	bne.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004da6:	4b65      	ldr	r3, [pc, #404]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004da8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dac:	0c1b      	lsrs	r3, r3, #16
 8004dae:	f003 0303 	and.w	r3, r3, #3
 8004db2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004db4:	4b61      	ldr	r3, [pc, #388]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004db6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dba:	0e1b      	lsrs	r3, r3, #24
 8004dbc:	f003 030f 	and.w	r3, r3, #15
 8004dc0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	019a      	lsls	r2, r3, #6
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	041b      	lsls	r3, r3, #16
 8004dcc:	431a      	orrs	r2, r3
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	061b      	lsls	r3, r3, #24
 8004dd2:	431a      	orrs	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	071b      	lsls	r3, r3, #28
 8004dda:	4958      	ldr	r1, [pc, #352]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d004      	beq.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004df2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004df6:	d00a      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d02e      	beq.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e08:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e0c:	d129      	bne.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004e0e:	4b4b      	ldr	r3, [pc, #300]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e14:	0c1b      	lsrs	r3, r3, #16
 8004e16:	f003 0303 	and.w	r3, r3, #3
 8004e1a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004e1c:	4b47      	ldr	r3, [pc, #284]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e22:	0f1b      	lsrs	r3, r3, #28
 8004e24:	f003 0307 	and.w	r3, r3, #7
 8004e28:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	019a      	lsls	r2, r3, #6
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	041b      	lsls	r3, r3, #16
 8004e34:	431a      	orrs	r2, r3
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	061b      	lsls	r3, r3, #24
 8004e3c:	431a      	orrs	r2, r3
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	071b      	lsls	r3, r3, #28
 8004e42:	493e      	ldr	r1, [pc, #248]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e44:	4313      	orrs	r3, r2
 8004e46:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004e4a:	4b3c      	ldr	r3, [pc, #240]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e50:	f023 021f 	bic.w	r2, r3, #31
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e58:	3b01      	subs	r3, #1
 8004e5a:	4938      	ldr	r1, [pc, #224]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d01d      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004e6e:	4b33      	ldr	r3, [pc, #204]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e74:	0e1b      	lsrs	r3, r3, #24
 8004e76:	f003 030f 	and.w	r3, r3, #15
 8004e7a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004e7c:	4b2f      	ldr	r3, [pc, #188]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e82:	0f1b      	lsrs	r3, r3, #28
 8004e84:	f003 0307 	and.w	r3, r3, #7
 8004e88:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	019a      	lsls	r2, r3, #6
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	041b      	lsls	r3, r3, #16
 8004e96:	431a      	orrs	r2, r3
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	061b      	lsls	r3, r3, #24
 8004e9c:	431a      	orrs	r2, r3
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	071b      	lsls	r3, r3, #28
 8004ea2:	4926      	ldr	r1, [pc, #152]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d011      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	019a      	lsls	r2, r3, #6
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	691b      	ldr	r3, [r3, #16]
 8004ec0:	041b      	lsls	r3, r3, #16
 8004ec2:	431a      	orrs	r2, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	061b      	lsls	r3, r3, #24
 8004eca:	431a      	orrs	r2, r3
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	071b      	lsls	r3, r3, #28
 8004ed2:	491a      	ldr	r1, [pc, #104]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004eda:	4b18      	ldr	r3, [pc, #96]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a17      	ldr	r2, [pc, #92]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ee0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004ee4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ee6:	f7fd f85f 	bl	8001fa8 <HAL_GetTick>
 8004eea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004eec:	e008      	b.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004eee:	f7fd f85b 	bl	8001fa8 <HAL_GetTick>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	1ad3      	subs	r3, r2, r3
 8004ef8:	2b64      	cmp	r3, #100	; 0x64
 8004efa:	d901      	bls.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004efc:	2303      	movs	r3, #3
 8004efe:	e0d8      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f00:	4b0e      	ldr	r3, [pc, #56]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d0f0      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004f0c:	69bb      	ldr	r3, [r7, #24]
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	f040 80ce 	bne.w	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004f14:	4b09      	ldr	r3, [pc, #36]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a08      	ldr	r2, [pc, #32]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f20:	f7fd f842 	bl	8001fa8 <HAL_GetTick>
 8004f24:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004f26:	e00b      	b.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004f28:	f7fd f83e 	bl	8001fa8 <HAL_GetTick>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	2b64      	cmp	r3, #100	; 0x64
 8004f34:	d904      	bls.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e0bb      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004f3a:	bf00      	nop
 8004f3c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004f40:	4b5e      	ldr	r3, [pc, #376]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004f48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f4c:	d0ec      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d003      	beq.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d009      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d02e      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d12a      	bne.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004f76:	4b51      	ldr	r3, [pc, #324]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f7c:	0c1b      	lsrs	r3, r3, #16
 8004f7e:	f003 0303 	and.w	r3, r3, #3
 8004f82:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004f84:	4b4d      	ldr	r3, [pc, #308]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f8a:	0f1b      	lsrs	r3, r3, #28
 8004f8c:	f003 0307 	and.w	r3, r3, #7
 8004f90:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	695b      	ldr	r3, [r3, #20]
 8004f96:	019a      	lsls	r2, r3, #6
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	041b      	lsls	r3, r3, #16
 8004f9c:	431a      	orrs	r2, r3
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	699b      	ldr	r3, [r3, #24]
 8004fa2:	061b      	lsls	r3, r3, #24
 8004fa4:	431a      	orrs	r2, r3
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	071b      	lsls	r3, r3, #28
 8004faa:	4944      	ldr	r1, [pc, #272]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fac:	4313      	orrs	r3, r2
 8004fae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004fb2:	4b42      	ldr	r3, [pc, #264]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fb8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fc0:	3b01      	subs	r3, #1
 8004fc2:	021b      	lsls	r3, r3, #8
 8004fc4:	493d      	ldr	r1, [pc, #244]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d022      	beq.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004fdc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004fe0:	d11d      	bne.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004fe2:	4b36      	ldr	r3, [pc, #216]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fe8:	0e1b      	lsrs	r3, r3, #24
 8004fea:	f003 030f 	and.w	r3, r3, #15
 8004fee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004ff0:	4b32      	ldr	r3, [pc, #200]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ff6:	0f1b      	lsrs	r3, r3, #28
 8004ff8:	f003 0307 	and.w	r3, r3, #7
 8004ffc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	695b      	ldr	r3, [r3, #20]
 8005002:	019a      	lsls	r2, r3, #6
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6a1b      	ldr	r3, [r3, #32]
 8005008:	041b      	lsls	r3, r3, #16
 800500a:	431a      	orrs	r2, r3
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	061b      	lsls	r3, r3, #24
 8005010:	431a      	orrs	r2, r3
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	071b      	lsls	r3, r3, #28
 8005016:	4929      	ldr	r1, [pc, #164]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005018:	4313      	orrs	r3, r2
 800501a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0308 	and.w	r3, r3, #8
 8005026:	2b00      	cmp	r3, #0
 8005028:	d028      	beq.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800502a:	4b24      	ldr	r3, [pc, #144]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800502c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005030:	0e1b      	lsrs	r3, r3, #24
 8005032:	f003 030f 	and.w	r3, r3, #15
 8005036:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005038:	4b20      	ldr	r3, [pc, #128]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800503a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800503e:	0c1b      	lsrs	r3, r3, #16
 8005040:	f003 0303 	and.w	r3, r3, #3
 8005044:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	695b      	ldr	r3, [r3, #20]
 800504a:	019a      	lsls	r2, r3, #6
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	041b      	lsls	r3, r3, #16
 8005050:	431a      	orrs	r2, r3
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	061b      	lsls	r3, r3, #24
 8005056:	431a      	orrs	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	69db      	ldr	r3, [r3, #28]
 800505c:	071b      	lsls	r3, r3, #28
 800505e:	4917      	ldr	r1, [pc, #92]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005060:	4313      	orrs	r3, r2
 8005062:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005066:	4b15      	ldr	r3, [pc, #84]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005068:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800506c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005074:	4911      	ldr	r1, [pc, #68]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005076:	4313      	orrs	r3, r2
 8005078:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800507c:	4b0f      	ldr	r3, [pc, #60]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a0e      	ldr	r2, [pc, #56]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005082:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005086:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005088:	f7fc ff8e 	bl	8001fa8 <HAL_GetTick>
 800508c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800508e:	e008      	b.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005090:	f7fc ff8a 	bl	8001fa8 <HAL_GetTick>
 8005094:	4602      	mov	r2, r0
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	1ad3      	subs	r3, r2, r3
 800509a:	2b64      	cmp	r3, #100	; 0x64
 800509c:	d901      	bls.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e007      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80050a2:	4b06      	ldr	r3, [pc, #24]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80050aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80050ae:	d1ef      	bne.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3720      	adds	r7, #32
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	40023800 	.word	0x40023800

080050c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b082      	sub	sp, #8
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d101      	bne.n	80050d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e049      	b.n	8005166 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d106      	bne.n	80050ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f000 f841 	bl	800516e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2202      	movs	r2, #2
 80050f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	3304      	adds	r3, #4
 80050fc:	4619      	mov	r1, r3
 80050fe:	4610      	mov	r0, r2
 8005100:	f000 fc66 	bl	80059d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3708      	adds	r7, #8
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}

0800516e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800516e:	b480      	push	{r7}
 8005170:	b083      	sub	sp, #12
 8005172:	af00      	add	r7, sp, #0
 8005174:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005176:	bf00      	nop
 8005178:	370c      	adds	r7, #12
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr
	...

08005184 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005184:	b480      	push	{r7}
 8005186:	b085      	sub	sp, #20
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005192:	b2db      	uxtb	r3, r3
 8005194:	2b01      	cmp	r3, #1
 8005196:	d001      	beq.n	800519c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	e054      	b.n	8005246 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2202      	movs	r2, #2
 80051a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	68da      	ldr	r2, [r3, #12]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f042 0201 	orr.w	r2, r2, #1
 80051b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a26      	ldr	r2, [pc, #152]	; (8005254 <HAL_TIM_Base_Start_IT+0xd0>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d022      	beq.n	8005204 <HAL_TIM_Base_Start_IT+0x80>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051c6:	d01d      	beq.n	8005204 <HAL_TIM_Base_Start_IT+0x80>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a22      	ldr	r2, [pc, #136]	; (8005258 <HAL_TIM_Base_Start_IT+0xd4>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d018      	beq.n	8005204 <HAL_TIM_Base_Start_IT+0x80>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a21      	ldr	r2, [pc, #132]	; (800525c <HAL_TIM_Base_Start_IT+0xd8>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d013      	beq.n	8005204 <HAL_TIM_Base_Start_IT+0x80>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a1f      	ldr	r2, [pc, #124]	; (8005260 <HAL_TIM_Base_Start_IT+0xdc>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d00e      	beq.n	8005204 <HAL_TIM_Base_Start_IT+0x80>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a1e      	ldr	r2, [pc, #120]	; (8005264 <HAL_TIM_Base_Start_IT+0xe0>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d009      	beq.n	8005204 <HAL_TIM_Base_Start_IT+0x80>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a1c      	ldr	r2, [pc, #112]	; (8005268 <HAL_TIM_Base_Start_IT+0xe4>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d004      	beq.n	8005204 <HAL_TIM_Base_Start_IT+0x80>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a1b      	ldr	r2, [pc, #108]	; (800526c <HAL_TIM_Base_Start_IT+0xe8>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d115      	bne.n	8005230 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	689a      	ldr	r2, [r3, #8]
 800520a:	4b19      	ldr	r3, [pc, #100]	; (8005270 <HAL_TIM_Base_Start_IT+0xec>)
 800520c:	4013      	ands	r3, r2
 800520e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2b06      	cmp	r3, #6
 8005214:	d015      	beq.n	8005242 <HAL_TIM_Base_Start_IT+0xbe>
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800521c:	d011      	beq.n	8005242 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f042 0201 	orr.w	r2, r2, #1
 800522c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800522e:	e008      	b.n	8005242 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f042 0201 	orr.w	r2, r2, #1
 800523e:	601a      	str	r2, [r3, #0]
 8005240:	e000      	b.n	8005244 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005242:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005244:	2300      	movs	r3, #0
}
 8005246:	4618      	mov	r0, r3
 8005248:	3714      	adds	r7, #20
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	40010000 	.word	0x40010000
 8005258:	40000400 	.word	0x40000400
 800525c:	40000800 	.word	0x40000800
 8005260:	40000c00 	.word	0x40000c00
 8005264:	40010400 	.word	0x40010400
 8005268:	40014000 	.word	0x40014000
 800526c:	40001800 	.word	0x40001800
 8005270:	00010007 	.word	0x00010007

08005274 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b082      	sub	sp, #8
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d101      	bne.n	8005286 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e049      	b.n	800531a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800528c:	b2db      	uxtb	r3, r3
 800528e:	2b00      	cmp	r3, #0
 8005290:	d106      	bne.n	80052a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f7fc fce2 	bl	8001c64 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2202      	movs	r2, #2
 80052a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	3304      	adds	r3, #4
 80052b0:	4619      	mov	r1, r3
 80052b2:	4610      	mov	r0, r2
 80052b4:	f000 fb8c 	bl	80059d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005318:	2300      	movs	r3, #0
}
 800531a:	4618      	mov	r0, r3
 800531c:	3708      	adds	r7, #8
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}
	...

08005324 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d109      	bne.n	8005348 <HAL_TIM_PWM_Start+0x24>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800533a:	b2db      	uxtb	r3, r3
 800533c:	2b01      	cmp	r3, #1
 800533e:	bf14      	ite	ne
 8005340:	2301      	movne	r3, #1
 8005342:	2300      	moveq	r3, #0
 8005344:	b2db      	uxtb	r3, r3
 8005346:	e03c      	b.n	80053c2 <HAL_TIM_PWM_Start+0x9e>
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	2b04      	cmp	r3, #4
 800534c:	d109      	bne.n	8005362 <HAL_TIM_PWM_Start+0x3e>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005354:	b2db      	uxtb	r3, r3
 8005356:	2b01      	cmp	r3, #1
 8005358:	bf14      	ite	ne
 800535a:	2301      	movne	r3, #1
 800535c:	2300      	moveq	r3, #0
 800535e:	b2db      	uxtb	r3, r3
 8005360:	e02f      	b.n	80053c2 <HAL_TIM_PWM_Start+0x9e>
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	2b08      	cmp	r3, #8
 8005366:	d109      	bne.n	800537c <HAL_TIM_PWM_Start+0x58>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800536e:	b2db      	uxtb	r3, r3
 8005370:	2b01      	cmp	r3, #1
 8005372:	bf14      	ite	ne
 8005374:	2301      	movne	r3, #1
 8005376:	2300      	moveq	r3, #0
 8005378:	b2db      	uxtb	r3, r3
 800537a:	e022      	b.n	80053c2 <HAL_TIM_PWM_Start+0x9e>
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	2b0c      	cmp	r3, #12
 8005380:	d109      	bne.n	8005396 <HAL_TIM_PWM_Start+0x72>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005388:	b2db      	uxtb	r3, r3
 800538a:	2b01      	cmp	r3, #1
 800538c:	bf14      	ite	ne
 800538e:	2301      	movne	r3, #1
 8005390:	2300      	moveq	r3, #0
 8005392:	b2db      	uxtb	r3, r3
 8005394:	e015      	b.n	80053c2 <HAL_TIM_PWM_Start+0x9e>
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	2b10      	cmp	r3, #16
 800539a:	d109      	bne.n	80053b0 <HAL_TIM_PWM_Start+0x8c>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	bf14      	ite	ne
 80053a8:	2301      	movne	r3, #1
 80053aa:	2300      	moveq	r3, #0
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	e008      	b.n	80053c2 <HAL_TIM_PWM_Start+0x9e>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	bf14      	ite	ne
 80053bc:	2301      	movne	r3, #1
 80053be:	2300      	moveq	r3, #0
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d001      	beq.n	80053ca <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e092      	b.n	80054f0 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d104      	bne.n	80053da <HAL_TIM_PWM_Start+0xb6>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2202      	movs	r2, #2
 80053d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053d8:	e023      	b.n	8005422 <HAL_TIM_PWM_Start+0xfe>
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	2b04      	cmp	r3, #4
 80053de:	d104      	bne.n	80053ea <HAL_TIM_PWM_Start+0xc6>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2202      	movs	r2, #2
 80053e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053e8:	e01b      	b.n	8005422 <HAL_TIM_PWM_Start+0xfe>
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	2b08      	cmp	r3, #8
 80053ee:	d104      	bne.n	80053fa <HAL_TIM_PWM_Start+0xd6>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2202      	movs	r2, #2
 80053f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053f8:	e013      	b.n	8005422 <HAL_TIM_PWM_Start+0xfe>
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	2b0c      	cmp	r3, #12
 80053fe:	d104      	bne.n	800540a <HAL_TIM_PWM_Start+0xe6>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2202      	movs	r2, #2
 8005404:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005408:	e00b      	b.n	8005422 <HAL_TIM_PWM_Start+0xfe>
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	2b10      	cmp	r3, #16
 800540e:	d104      	bne.n	800541a <HAL_TIM_PWM_Start+0xf6>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2202      	movs	r2, #2
 8005414:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005418:	e003      	b.n	8005422 <HAL_TIM_PWM_Start+0xfe>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2202      	movs	r2, #2
 800541e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	2201      	movs	r2, #1
 8005428:	6839      	ldr	r1, [r7, #0]
 800542a:	4618      	mov	r0, r3
 800542c:	f000 fdce 	bl	8005fcc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a30      	ldr	r2, [pc, #192]	; (80054f8 <HAL_TIM_PWM_Start+0x1d4>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d004      	beq.n	8005444 <HAL_TIM_PWM_Start+0x120>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a2f      	ldr	r2, [pc, #188]	; (80054fc <HAL_TIM_PWM_Start+0x1d8>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d101      	bne.n	8005448 <HAL_TIM_PWM_Start+0x124>
 8005444:	2301      	movs	r3, #1
 8005446:	e000      	b.n	800544a <HAL_TIM_PWM_Start+0x126>
 8005448:	2300      	movs	r3, #0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d007      	beq.n	800545e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800545c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a25      	ldr	r2, [pc, #148]	; (80054f8 <HAL_TIM_PWM_Start+0x1d4>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d022      	beq.n	80054ae <HAL_TIM_PWM_Start+0x18a>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005470:	d01d      	beq.n	80054ae <HAL_TIM_PWM_Start+0x18a>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a22      	ldr	r2, [pc, #136]	; (8005500 <HAL_TIM_PWM_Start+0x1dc>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d018      	beq.n	80054ae <HAL_TIM_PWM_Start+0x18a>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a20      	ldr	r2, [pc, #128]	; (8005504 <HAL_TIM_PWM_Start+0x1e0>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d013      	beq.n	80054ae <HAL_TIM_PWM_Start+0x18a>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a1f      	ldr	r2, [pc, #124]	; (8005508 <HAL_TIM_PWM_Start+0x1e4>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d00e      	beq.n	80054ae <HAL_TIM_PWM_Start+0x18a>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a19      	ldr	r2, [pc, #100]	; (80054fc <HAL_TIM_PWM_Start+0x1d8>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d009      	beq.n	80054ae <HAL_TIM_PWM_Start+0x18a>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a1b      	ldr	r2, [pc, #108]	; (800550c <HAL_TIM_PWM_Start+0x1e8>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d004      	beq.n	80054ae <HAL_TIM_PWM_Start+0x18a>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a19      	ldr	r2, [pc, #100]	; (8005510 <HAL_TIM_PWM_Start+0x1ec>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d115      	bne.n	80054da <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	689a      	ldr	r2, [r3, #8]
 80054b4:	4b17      	ldr	r3, [pc, #92]	; (8005514 <HAL_TIM_PWM_Start+0x1f0>)
 80054b6:	4013      	ands	r3, r2
 80054b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2b06      	cmp	r3, #6
 80054be:	d015      	beq.n	80054ec <HAL_TIM_PWM_Start+0x1c8>
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054c6:	d011      	beq.n	80054ec <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f042 0201 	orr.w	r2, r2, #1
 80054d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054d8:	e008      	b.n	80054ec <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f042 0201 	orr.w	r2, r2, #1
 80054e8:	601a      	str	r2, [r3, #0]
 80054ea:	e000      	b.n	80054ee <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80054ee:	2300      	movs	r3, #0
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3710      	adds	r7, #16
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	40010000 	.word	0x40010000
 80054fc:	40010400 	.word	0x40010400
 8005500:	40000400 	.word	0x40000400
 8005504:	40000800 	.word	0x40000800
 8005508:	40000c00 	.word	0x40000c00
 800550c:	40014000 	.word	0x40014000
 8005510:	40001800 	.word	0x40001800
 8005514:	00010007 	.word	0x00010007

08005518 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b082      	sub	sp, #8
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	691b      	ldr	r3, [r3, #16]
 8005526:	f003 0302 	and.w	r3, r3, #2
 800552a:	2b02      	cmp	r3, #2
 800552c:	d122      	bne.n	8005574 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	68db      	ldr	r3, [r3, #12]
 8005534:	f003 0302 	and.w	r3, r3, #2
 8005538:	2b02      	cmp	r3, #2
 800553a:	d11b      	bne.n	8005574 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f06f 0202 	mvn.w	r2, #2
 8005544:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2201      	movs	r2, #1
 800554a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	699b      	ldr	r3, [r3, #24]
 8005552:	f003 0303 	and.w	r3, r3, #3
 8005556:	2b00      	cmp	r3, #0
 8005558:	d003      	beq.n	8005562 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f000 fa1a 	bl	8005994 <HAL_TIM_IC_CaptureCallback>
 8005560:	e005      	b.n	800556e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f000 fa0c 	bl	8005980 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f000 fa1d 	bl	80059a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	691b      	ldr	r3, [r3, #16]
 800557a:	f003 0304 	and.w	r3, r3, #4
 800557e:	2b04      	cmp	r3, #4
 8005580:	d122      	bne.n	80055c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	68db      	ldr	r3, [r3, #12]
 8005588:	f003 0304 	and.w	r3, r3, #4
 800558c:	2b04      	cmp	r3, #4
 800558e:	d11b      	bne.n	80055c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f06f 0204 	mvn.w	r2, #4
 8005598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2202      	movs	r2, #2
 800559e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	699b      	ldr	r3, [r3, #24]
 80055a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d003      	beq.n	80055b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f000 f9f0 	bl	8005994 <HAL_TIM_IC_CaptureCallback>
 80055b4:	e005      	b.n	80055c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f000 f9e2 	bl	8005980 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	f000 f9f3 	bl	80059a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	691b      	ldr	r3, [r3, #16]
 80055ce:	f003 0308 	and.w	r3, r3, #8
 80055d2:	2b08      	cmp	r3, #8
 80055d4:	d122      	bne.n	800561c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	68db      	ldr	r3, [r3, #12]
 80055dc:	f003 0308 	and.w	r3, r3, #8
 80055e0:	2b08      	cmp	r3, #8
 80055e2:	d11b      	bne.n	800561c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f06f 0208 	mvn.w	r2, #8
 80055ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2204      	movs	r2, #4
 80055f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	69db      	ldr	r3, [r3, #28]
 80055fa:	f003 0303 	and.w	r3, r3, #3
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d003      	beq.n	800560a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f000 f9c6 	bl	8005994 <HAL_TIM_IC_CaptureCallback>
 8005608:	e005      	b.n	8005616 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f000 f9b8 	bl	8005980 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f000 f9c9 	bl	80059a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	691b      	ldr	r3, [r3, #16]
 8005622:	f003 0310 	and.w	r3, r3, #16
 8005626:	2b10      	cmp	r3, #16
 8005628:	d122      	bne.n	8005670 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	f003 0310 	and.w	r3, r3, #16
 8005634:	2b10      	cmp	r3, #16
 8005636:	d11b      	bne.n	8005670 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f06f 0210 	mvn.w	r2, #16
 8005640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2208      	movs	r2, #8
 8005646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	69db      	ldr	r3, [r3, #28]
 800564e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005652:	2b00      	cmp	r3, #0
 8005654:	d003      	beq.n	800565e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f000 f99c 	bl	8005994 <HAL_TIM_IC_CaptureCallback>
 800565c:	e005      	b.n	800566a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 f98e 	bl	8005980 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f000 f99f 	bl	80059a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	691b      	ldr	r3, [r3, #16]
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	2b01      	cmp	r3, #1
 800567c:	d10e      	bne.n	800569c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	68db      	ldr	r3, [r3, #12]
 8005684:	f003 0301 	and.w	r3, r3, #1
 8005688:	2b01      	cmp	r3, #1
 800568a:	d107      	bne.n	800569c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f06f 0201 	mvn.w	r2, #1
 8005694:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f7fb ff0c 	bl	80014b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056a6:	2b80      	cmp	r3, #128	; 0x80
 80056a8:	d10e      	bne.n	80056c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056b4:	2b80      	cmp	r3, #128	; 0x80
 80056b6:	d107      	bne.n	80056c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80056c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 fdbe 	bl	8006244 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	691b      	ldr	r3, [r3, #16]
 80056ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056d6:	d10e      	bne.n	80056f6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	68db      	ldr	r3, [r3, #12]
 80056de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056e2:	2b80      	cmp	r3, #128	; 0x80
 80056e4:	d107      	bne.n	80056f6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80056ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	f000 fdb1 	bl	8006258 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	691b      	ldr	r3, [r3, #16]
 80056fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005700:	2b40      	cmp	r3, #64	; 0x40
 8005702:	d10e      	bne.n	8005722 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800570e:	2b40      	cmp	r3, #64	; 0x40
 8005710:	d107      	bne.n	8005722 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800571a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f000 f94d 	bl	80059bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	691b      	ldr	r3, [r3, #16]
 8005728:	f003 0320 	and.w	r3, r3, #32
 800572c:	2b20      	cmp	r3, #32
 800572e:	d10e      	bne.n	800574e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	68db      	ldr	r3, [r3, #12]
 8005736:	f003 0320 	and.w	r3, r3, #32
 800573a:	2b20      	cmp	r3, #32
 800573c:	d107      	bne.n	800574e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f06f 0220 	mvn.w	r2, #32
 8005746:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f000 fd71 	bl	8006230 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800574e:	bf00      	nop
 8005750:	3708      	adds	r7, #8
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}
	...

08005758 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b086      	sub	sp, #24
 800575c:	af00      	add	r7, sp, #0
 800575e:	60f8      	str	r0, [r7, #12]
 8005760:	60b9      	str	r1, [r7, #8]
 8005762:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005764:	2300      	movs	r3, #0
 8005766:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800576e:	2b01      	cmp	r3, #1
 8005770:	d101      	bne.n	8005776 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005772:	2302      	movs	r3, #2
 8005774:	e0ff      	b.n	8005976 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2201      	movs	r2, #1
 800577a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2b14      	cmp	r3, #20
 8005782:	f200 80f0 	bhi.w	8005966 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005786:	a201      	add	r2, pc, #4	; (adr r2, 800578c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800578c:	080057e1 	.word	0x080057e1
 8005790:	08005967 	.word	0x08005967
 8005794:	08005967 	.word	0x08005967
 8005798:	08005967 	.word	0x08005967
 800579c:	08005821 	.word	0x08005821
 80057a0:	08005967 	.word	0x08005967
 80057a4:	08005967 	.word	0x08005967
 80057a8:	08005967 	.word	0x08005967
 80057ac:	08005863 	.word	0x08005863
 80057b0:	08005967 	.word	0x08005967
 80057b4:	08005967 	.word	0x08005967
 80057b8:	08005967 	.word	0x08005967
 80057bc:	080058a3 	.word	0x080058a3
 80057c0:	08005967 	.word	0x08005967
 80057c4:	08005967 	.word	0x08005967
 80057c8:	08005967 	.word	0x08005967
 80057cc:	080058e5 	.word	0x080058e5
 80057d0:	08005967 	.word	0x08005967
 80057d4:	08005967 	.word	0x08005967
 80057d8:	08005967 	.word	0x08005967
 80057dc:	08005925 	.word	0x08005925
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68b9      	ldr	r1, [r7, #8]
 80057e6:	4618      	mov	r0, r3
 80057e8:	f000 f992 	bl	8005b10 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	699a      	ldr	r2, [r3, #24]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f042 0208 	orr.w	r2, r2, #8
 80057fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	699a      	ldr	r2, [r3, #24]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f022 0204 	bic.w	r2, r2, #4
 800580a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	6999      	ldr	r1, [r3, #24]
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	691a      	ldr	r2, [r3, #16]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	430a      	orrs	r2, r1
 800581c:	619a      	str	r2, [r3, #24]
      break;
 800581e:	e0a5      	b.n	800596c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	68b9      	ldr	r1, [r7, #8]
 8005826:	4618      	mov	r0, r3
 8005828:	f000 f9e4 	bl	8005bf4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	699a      	ldr	r2, [r3, #24]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800583a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	699a      	ldr	r2, [r3, #24]
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800584a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	6999      	ldr	r1, [r3, #24]
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	691b      	ldr	r3, [r3, #16]
 8005856:	021a      	lsls	r2, r3, #8
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	430a      	orrs	r2, r1
 800585e:	619a      	str	r2, [r3, #24]
      break;
 8005860:	e084      	b.n	800596c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68b9      	ldr	r1, [r7, #8]
 8005868:	4618      	mov	r0, r3
 800586a:	f000 fa3b 	bl	8005ce4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	69da      	ldr	r2, [r3, #28]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f042 0208 	orr.w	r2, r2, #8
 800587c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	69da      	ldr	r2, [r3, #28]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f022 0204 	bic.w	r2, r2, #4
 800588c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	69d9      	ldr	r1, [r3, #28]
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	691a      	ldr	r2, [r3, #16]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	430a      	orrs	r2, r1
 800589e:	61da      	str	r2, [r3, #28]
      break;
 80058a0:	e064      	b.n	800596c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	68b9      	ldr	r1, [r7, #8]
 80058a8:	4618      	mov	r0, r3
 80058aa:	f000 fa91 	bl	8005dd0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	69da      	ldr	r2, [r3, #28]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	69da      	ldr	r2, [r3, #28]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	69d9      	ldr	r1, [r3, #28]
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	691b      	ldr	r3, [r3, #16]
 80058d8:	021a      	lsls	r2, r3, #8
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	430a      	orrs	r2, r1
 80058e0:	61da      	str	r2, [r3, #28]
      break;
 80058e2:	e043      	b.n	800596c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	68b9      	ldr	r1, [r7, #8]
 80058ea:	4618      	mov	r0, r3
 80058ec:	f000 fac8 	bl	8005e80 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f042 0208 	orr.w	r2, r2, #8
 80058fe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f022 0204 	bic.w	r2, r2, #4
 800590e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	691a      	ldr	r2, [r3, #16]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	430a      	orrs	r2, r1
 8005920:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005922:	e023      	b.n	800596c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68b9      	ldr	r1, [r7, #8]
 800592a:	4618      	mov	r0, r3
 800592c:	f000 fafa 	bl	8005f24 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800593e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800594e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	691b      	ldr	r3, [r3, #16]
 800595a:	021a      	lsls	r2, r3, #8
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	430a      	orrs	r2, r1
 8005962:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005964:	e002      	b.n	800596c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	75fb      	strb	r3, [r7, #23]
      break;
 800596a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2200      	movs	r2, #0
 8005970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005974:	7dfb      	ldrb	r3, [r7, #23]
}
 8005976:	4618      	mov	r0, r3
 8005978:	3718      	adds	r7, #24
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}
 800597e:	bf00      	nop

08005980 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005988:	bf00      	nop
 800598a:	370c      	adds	r7, #12
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr

08005994 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005994:	b480      	push	{r7}
 8005996:	b083      	sub	sp, #12
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800599c:	bf00      	nop
 800599e:	370c      	adds	r7, #12
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr

080059a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b083      	sub	sp, #12
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059b0:	bf00      	nop
 80059b2:	370c      	adds	r7, #12
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr

080059bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059c4:	bf00      	nop
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr

080059d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b085      	sub	sp, #20
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	4a40      	ldr	r2, [pc, #256]	; (8005ae4 <TIM_Base_SetConfig+0x114>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d013      	beq.n	8005a10 <TIM_Base_SetConfig+0x40>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059ee:	d00f      	beq.n	8005a10 <TIM_Base_SetConfig+0x40>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	4a3d      	ldr	r2, [pc, #244]	; (8005ae8 <TIM_Base_SetConfig+0x118>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d00b      	beq.n	8005a10 <TIM_Base_SetConfig+0x40>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	4a3c      	ldr	r2, [pc, #240]	; (8005aec <TIM_Base_SetConfig+0x11c>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d007      	beq.n	8005a10 <TIM_Base_SetConfig+0x40>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	4a3b      	ldr	r2, [pc, #236]	; (8005af0 <TIM_Base_SetConfig+0x120>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d003      	beq.n	8005a10 <TIM_Base_SetConfig+0x40>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	4a3a      	ldr	r2, [pc, #232]	; (8005af4 <TIM_Base_SetConfig+0x124>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d108      	bne.n	8005a22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	68fa      	ldr	r2, [r7, #12]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a2f      	ldr	r2, [pc, #188]	; (8005ae4 <TIM_Base_SetConfig+0x114>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d02b      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a30:	d027      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a2c      	ldr	r2, [pc, #176]	; (8005ae8 <TIM_Base_SetConfig+0x118>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d023      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a2b      	ldr	r2, [pc, #172]	; (8005aec <TIM_Base_SetConfig+0x11c>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d01f      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a2a      	ldr	r2, [pc, #168]	; (8005af0 <TIM_Base_SetConfig+0x120>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d01b      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a29      	ldr	r2, [pc, #164]	; (8005af4 <TIM_Base_SetConfig+0x124>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d017      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a28      	ldr	r2, [pc, #160]	; (8005af8 <TIM_Base_SetConfig+0x128>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d013      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a27      	ldr	r2, [pc, #156]	; (8005afc <TIM_Base_SetConfig+0x12c>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d00f      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a26      	ldr	r2, [pc, #152]	; (8005b00 <TIM_Base_SetConfig+0x130>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d00b      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a25      	ldr	r2, [pc, #148]	; (8005b04 <TIM_Base_SetConfig+0x134>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d007      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a24      	ldr	r2, [pc, #144]	; (8005b08 <TIM_Base_SetConfig+0x138>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d003      	beq.n	8005a82 <TIM_Base_SetConfig+0xb2>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a23      	ldr	r2, [pc, #140]	; (8005b0c <TIM_Base_SetConfig+0x13c>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d108      	bne.n	8005a94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	68db      	ldr	r3, [r3, #12]
 8005a8e:	68fa      	ldr	r2, [r7, #12]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	695b      	ldr	r3, [r3, #20]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	68fa      	ldr	r2, [r7, #12]
 8005aa6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	689a      	ldr	r2, [r3, #8]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4a0a      	ldr	r2, [pc, #40]	; (8005ae4 <TIM_Base_SetConfig+0x114>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d003      	beq.n	8005ac8 <TIM_Base_SetConfig+0xf8>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	4a0c      	ldr	r2, [pc, #48]	; (8005af4 <TIM_Base_SetConfig+0x124>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d103      	bne.n	8005ad0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	691a      	ldr	r2, [r3, #16]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	615a      	str	r2, [r3, #20]
}
 8005ad6:	bf00      	nop
 8005ad8:	3714      	adds	r7, #20
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr
 8005ae2:	bf00      	nop
 8005ae4:	40010000 	.word	0x40010000
 8005ae8:	40000400 	.word	0x40000400
 8005aec:	40000800 	.word	0x40000800
 8005af0:	40000c00 	.word	0x40000c00
 8005af4:	40010400 	.word	0x40010400
 8005af8:	40014000 	.word	0x40014000
 8005afc:	40014400 	.word	0x40014400
 8005b00:	40014800 	.word	0x40014800
 8005b04:	40001800 	.word	0x40001800
 8005b08:	40001c00 	.word	0x40001c00
 8005b0c:	40002000 	.word	0x40002000

08005b10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b087      	sub	sp, #28
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a1b      	ldr	r3, [r3, #32]
 8005b1e:	f023 0201 	bic.w	r2, r3, #1
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a1b      	ldr	r3, [r3, #32]
 8005b2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	699b      	ldr	r3, [r3, #24]
 8005b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b38:	68fa      	ldr	r2, [r7, #12]
 8005b3a:	4b2b      	ldr	r3, [pc, #172]	; (8005be8 <TIM_OC1_SetConfig+0xd8>)
 8005b3c:	4013      	ands	r3, r2
 8005b3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	f023 0303 	bic.w	r3, r3, #3
 8005b46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68fa      	ldr	r2, [r7, #12]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	f023 0302 	bic.w	r3, r3, #2
 8005b58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	689b      	ldr	r3, [r3, #8]
 8005b5e:	697a      	ldr	r2, [r7, #20]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a21      	ldr	r2, [pc, #132]	; (8005bec <TIM_OC1_SetConfig+0xdc>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d003      	beq.n	8005b74 <TIM_OC1_SetConfig+0x64>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a20      	ldr	r2, [pc, #128]	; (8005bf0 <TIM_OC1_SetConfig+0xe0>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d10c      	bne.n	8005b8e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	f023 0308 	bic.w	r3, r3, #8
 8005b7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	68db      	ldr	r3, [r3, #12]
 8005b80:	697a      	ldr	r2, [r7, #20]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	f023 0304 	bic.w	r3, r3, #4
 8005b8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a16      	ldr	r2, [pc, #88]	; (8005bec <TIM_OC1_SetConfig+0xdc>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d003      	beq.n	8005b9e <TIM_OC1_SetConfig+0x8e>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a15      	ldr	r2, [pc, #84]	; (8005bf0 <TIM_OC1_SetConfig+0xe0>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d111      	bne.n	8005bc2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ba4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005bac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	695b      	ldr	r3, [r3, #20]
 8005bb2:	693a      	ldr	r2, [r7, #16]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	699b      	ldr	r3, [r3, #24]
 8005bbc:	693a      	ldr	r2, [r7, #16]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	693a      	ldr	r2, [r7, #16]
 8005bc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	68fa      	ldr	r2, [r7, #12]
 8005bcc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	685a      	ldr	r2, [r3, #4]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	697a      	ldr	r2, [r7, #20]
 8005bda:	621a      	str	r2, [r3, #32]
}
 8005bdc:	bf00      	nop
 8005bde:	371c      	adds	r7, #28
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr
 8005be8:	fffeff8f 	.word	0xfffeff8f
 8005bec:	40010000 	.word	0x40010000
 8005bf0:	40010400 	.word	0x40010400

08005bf4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b087      	sub	sp, #28
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
 8005bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a1b      	ldr	r3, [r3, #32]
 8005c02:	f023 0210 	bic.w	r2, r3, #16
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6a1b      	ldr	r3, [r3, #32]
 8005c0e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	699b      	ldr	r3, [r3, #24]
 8005c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c1c:	68fa      	ldr	r2, [r7, #12]
 8005c1e:	4b2e      	ldr	r3, [pc, #184]	; (8005cd8 <TIM_OC2_SetConfig+0xe4>)
 8005c20:	4013      	ands	r3, r2
 8005c22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	021b      	lsls	r3, r3, #8
 8005c32:	68fa      	ldr	r2, [r7, #12]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	f023 0320 	bic.w	r3, r3, #32
 8005c3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	011b      	lsls	r3, r3, #4
 8005c46:	697a      	ldr	r2, [r7, #20]
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	4a23      	ldr	r2, [pc, #140]	; (8005cdc <TIM_OC2_SetConfig+0xe8>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d003      	beq.n	8005c5c <TIM_OC2_SetConfig+0x68>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a22      	ldr	r2, [pc, #136]	; (8005ce0 <TIM_OC2_SetConfig+0xec>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d10d      	bne.n	8005c78 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	68db      	ldr	r3, [r3, #12]
 8005c68:	011b      	lsls	r3, r3, #4
 8005c6a:	697a      	ldr	r2, [r7, #20]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c76:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4a18      	ldr	r2, [pc, #96]	; (8005cdc <TIM_OC2_SetConfig+0xe8>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d003      	beq.n	8005c88 <TIM_OC2_SetConfig+0x94>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a17      	ldr	r2, [pc, #92]	; (8005ce0 <TIM_OC2_SetConfig+0xec>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d113      	bne.n	8005cb0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	695b      	ldr	r3, [r3, #20]
 8005c9c:	009b      	lsls	r3, r3, #2
 8005c9e:	693a      	ldr	r2, [r7, #16]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	699b      	ldr	r3, [r3, #24]
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	693a      	ldr	r2, [r7, #16]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	693a      	ldr	r2, [r7, #16]
 8005cb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	68fa      	ldr	r2, [r7, #12]
 8005cba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	685a      	ldr	r2, [r3, #4]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	697a      	ldr	r2, [r7, #20]
 8005cc8:	621a      	str	r2, [r3, #32]
}
 8005cca:	bf00      	nop
 8005ccc:	371c      	adds	r7, #28
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	feff8fff 	.word	0xfeff8fff
 8005cdc:	40010000 	.word	0x40010000
 8005ce0:	40010400 	.word	0x40010400

08005ce4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b087      	sub	sp, #28
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a1b      	ldr	r3, [r3, #32]
 8005cf2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a1b      	ldr	r3, [r3, #32]
 8005cfe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	69db      	ldr	r3, [r3, #28]
 8005d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d0c:	68fa      	ldr	r2, [r7, #12]
 8005d0e:	4b2d      	ldr	r3, [pc, #180]	; (8005dc4 <TIM_OC3_SetConfig+0xe0>)
 8005d10:	4013      	ands	r3, r2
 8005d12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f023 0303 	bic.w	r3, r3, #3
 8005d1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	68fa      	ldr	r2, [r7, #12]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	021b      	lsls	r3, r3, #8
 8005d34:	697a      	ldr	r2, [r7, #20]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4a22      	ldr	r2, [pc, #136]	; (8005dc8 <TIM_OC3_SetConfig+0xe4>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d003      	beq.n	8005d4a <TIM_OC3_SetConfig+0x66>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	4a21      	ldr	r2, [pc, #132]	; (8005dcc <TIM_OC3_SetConfig+0xe8>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d10d      	bne.n	8005d66 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	68db      	ldr	r3, [r3, #12]
 8005d56:	021b      	lsls	r3, r3, #8
 8005d58:	697a      	ldr	r2, [r7, #20]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	4a17      	ldr	r2, [pc, #92]	; (8005dc8 <TIM_OC3_SetConfig+0xe4>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d003      	beq.n	8005d76 <TIM_OC3_SetConfig+0x92>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	4a16      	ldr	r2, [pc, #88]	; (8005dcc <TIM_OC3_SetConfig+0xe8>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d113      	bne.n	8005d9e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	695b      	ldr	r3, [r3, #20]
 8005d8a:	011b      	lsls	r3, r3, #4
 8005d8c:	693a      	ldr	r2, [r7, #16]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	699b      	ldr	r3, [r3, #24]
 8005d96:	011b      	lsls	r3, r3, #4
 8005d98:	693a      	ldr	r2, [r7, #16]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	693a      	ldr	r2, [r7, #16]
 8005da2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	68fa      	ldr	r2, [r7, #12]
 8005da8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	685a      	ldr	r2, [r3, #4]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	697a      	ldr	r2, [r7, #20]
 8005db6:	621a      	str	r2, [r3, #32]
}
 8005db8:	bf00      	nop
 8005dba:	371c      	adds	r7, #28
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr
 8005dc4:	fffeff8f 	.word	0xfffeff8f
 8005dc8:	40010000 	.word	0x40010000
 8005dcc:	40010400 	.word	0x40010400

08005dd0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b087      	sub	sp, #28
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6a1b      	ldr	r3, [r3, #32]
 8005dde:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6a1b      	ldr	r3, [r3, #32]
 8005dea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	69db      	ldr	r3, [r3, #28]
 8005df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005df8:	68fa      	ldr	r2, [r7, #12]
 8005dfa:	4b1e      	ldr	r3, [pc, #120]	; (8005e74 <TIM_OC4_SetConfig+0xa4>)
 8005dfc:	4013      	ands	r3, r2
 8005dfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	021b      	lsls	r3, r3, #8
 8005e0e:	68fa      	ldr	r2, [r7, #12]
 8005e10:	4313      	orrs	r3, r2
 8005e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	031b      	lsls	r3, r3, #12
 8005e22:	693a      	ldr	r2, [r7, #16]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	4a13      	ldr	r2, [pc, #76]	; (8005e78 <TIM_OC4_SetConfig+0xa8>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d003      	beq.n	8005e38 <TIM_OC4_SetConfig+0x68>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	4a12      	ldr	r2, [pc, #72]	; (8005e7c <TIM_OC4_SetConfig+0xac>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d109      	bne.n	8005e4c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	695b      	ldr	r3, [r3, #20]
 8005e44:	019b      	lsls	r3, r3, #6
 8005e46:	697a      	ldr	r2, [r7, #20]
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	697a      	ldr	r2, [r7, #20]
 8005e50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	685a      	ldr	r2, [r3, #4]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	693a      	ldr	r2, [r7, #16]
 8005e64:	621a      	str	r2, [r3, #32]
}
 8005e66:	bf00      	nop
 8005e68:	371c      	adds	r7, #28
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop
 8005e74:	feff8fff 	.word	0xfeff8fff
 8005e78:	40010000 	.word	0x40010000
 8005e7c:	40010400 	.word	0x40010400

08005e80 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b087      	sub	sp, #28
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6a1b      	ldr	r3, [r3, #32]
 8005e8e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6a1b      	ldr	r3, [r3, #32]
 8005e9a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005ea8:	68fa      	ldr	r2, [r7, #12]
 8005eaa:	4b1b      	ldr	r3, [pc, #108]	; (8005f18 <TIM_OC5_SetConfig+0x98>)
 8005eac:	4013      	ands	r3, r2
 8005eae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	68fa      	ldr	r2, [r7, #12]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005ec0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	041b      	lsls	r3, r3, #16
 8005ec8:	693a      	ldr	r2, [r7, #16]
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a12      	ldr	r2, [pc, #72]	; (8005f1c <TIM_OC5_SetConfig+0x9c>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d003      	beq.n	8005ede <TIM_OC5_SetConfig+0x5e>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4a11      	ldr	r2, [pc, #68]	; (8005f20 <TIM_OC5_SetConfig+0xa0>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d109      	bne.n	8005ef2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ee4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	695b      	ldr	r3, [r3, #20]
 8005eea:	021b      	lsls	r3, r3, #8
 8005eec:	697a      	ldr	r2, [r7, #20]
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	697a      	ldr	r2, [r7, #20]
 8005ef6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	68fa      	ldr	r2, [r7, #12]
 8005efc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	685a      	ldr	r2, [r3, #4]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	693a      	ldr	r2, [r7, #16]
 8005f0a:	621a      	str	r2, [r3, #32]
}
 8005f0c:	bf00      	nop
 8005f0e:	371c      	adds	r7, #28
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr
 8005f18:	fffeff8f 	.word	0xfffeff8f
 8005f1c:	40010000 	.word	0x40010000
 8005f20:	40010400 	.word	0x40010400

08005f24 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f24:	b480      	push	{r7}
 8005f26:	b087      	sub	sp, #28
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
 8005f2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6a1b      	ldr	r3, [r3, #32]
 8005f32:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a1b      	ldr	r3, [r3, #32]
 8005f3e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005f4c:	68fa      	ldr	r2, [r7, #12]
 8005f4e:	4b1c      	ldr	r3, [pc, #112]	; (8005fc0 <TIM_OC6_SetConfig+0x9c>)
 8005f50:	4013      	ands	r3, r2
 8005f52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	021b      	lsls	r3, r3, #8
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005f66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	051b      	lsls	r3, r3, #20
 8005f6e:	693a      	ldr	r2, [r7, #16]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	4a13      	ldr	r2, [pc, #76]	; (8005fc4 <TIM_OC6_SetConfig+0xa0>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d003      	beq.n	8005f84 <TIM_OC6_SetConfig+0x60>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	4a12      	ldr	r2, [pc, #72]	; (8005fc8 <TIM_OC6_SetConfig+0xa4>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d109      	bne.n	8005f98 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005f8a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	695b      	ldr	r3, [r3, #20]
 8005f90:	029b      	lsls	r3, r3, #10
 8005f92:	697a      	ldr	r2, [r7, #20]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	697a      	ldr	r2, [r7, #20]
 8005f9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	685a      	ldr	r2, [r3, #4]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	693a      	ldr	r2, [r7, #16]
 8005fb0:	621a      	str	r2, [r3, #32]
}
 8005fb2:	bf00      	nop
 8005fb4:	371c      	adds	r7, #28
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr
 8005fbe:	bf00      	nop
 8005fc0:	feff8fff 	.word	0xfeff8fff
 8005fc4:	40010000 	.word	0x40010000
 8005fc8:	40010400 	.word	0x40010400

08005fcc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b087      	sub	sp, #28
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	f003 031f 	and.w	r3, r3, #31
 8005fde:	2201      	movs	r2, #1
 8005fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	6a1a      	ldr	r2, [r3, #32]
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	43db      	mvns	r3, r3
 8005fee:	401a      	ands	r2, r3
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	6a1a      	ldr	r2, [r3, #32]
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	f003 031f 	and.w	r3, r3, #31
 8005ffe:	6879      	ldr	r1, [r7, #4]
 8006000:	fa01 f303 	lsl.w	r3, r1, r3
 8006004:	431a      	orrs	r2, r3
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	621a      	str	r2, [r3, #32]
}
 800600a:	bf00      	nop
 800600c:	371c      	adds	r7, #28
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr
	...

08006018 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006018:	b480      	push	{r7}
 800601a:	b085      	sub	sp, #20
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006028:	2b01      	cmp	r3, #1
 800602a:	d101      	bne.n	8006030 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800602c:	2302      	movs	r3, #2
 800602e:	e06d      	b.n	800610c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2202      	movs	r2, #2
 800603c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a30      	ldr	r2, [pc, #192]	; (8006118 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d004      	beq.n	8006064 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a2f      	ldr	r2, [pc, #188]	; (800611c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d108      	bne.n	8006076 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800606a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	4313      	orrs	r3, r2
 8006074:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800607c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	68fa      	ldr	r2, [r7, #12]
 8006084:	4313      	orrs	r3, r2
 8006086:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	68fa      	ldr	r2, [r7, #12]
 800608e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a20      	ldr	r2, [pc, #128]	; (8006118 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d022      	beq.n	80060e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060a2:	d01d      	beq.n	80060e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a1d      	ldr	r2, [pc, #116]	; (8006120 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d018      	beq.n	80060e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a1c      	ldr	r2, [pc, #112]	; (8006124 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d013      	beq.n	80060e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a1a      	ldr	r2, [pc, #104]	; (8006128 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d00e      	beq.n	80060e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a15      	ldr	r2, [pc, #84]	; (800611c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d009      	beq.n	80060e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a16      	ldr	r2, [pc, #88]	; (800612c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d004      	beq.n	80060e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4a15      	ldr	r2, [pc, #84]	; (8006130 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d10c      	bne.n	80060fa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80060e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	68ba      	ldr	r2, [r7, #8]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	68ba      	ldr	r2, [r7, #8]
 80060f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2201      	movs	r2, #1
 80060fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800610a:	2300      	movs	r3, #0
}
 800610c:	4618      	mov	r0, r3
 800610e:	3714      	adds	r7, #20
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr
 8006118:	40010000 	.word	0x40010000
 800611c:	40010400 	.word	0x40010400
 8006120:	40000400 	.word	0x40000400
 8006124:	40000800 	.word	0x40000800
 8006128:	40000c00 	.word	0x40000c00
 800612c:	40014000 	.word	0x40014000
 8006130:	40001800 	.word	0x40001800

08006134 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006134:	b480      	push	{r7}
 8006136:	b085      	sub	sp, #20
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800613e:	2300      	movs	r3, #0
 8006140:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006148:	2b01      	cmp	r3, #1
 800614a:	d101      	bne.n	8006150 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800614c:	2302      	movs	r3, #2
 800614e:	e065      	b.n	800621c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	4313      	orrs	r3, r2
 8006164:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	4313      	orrs	r3, r2
 8006172:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	4313      	orrs	r3, r2
 8006180:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4313      	orrs	r3, r2
 800618e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	691b      	ldr	r3, [r3, #16]
 800619a:	4313      	orrs	r3, r2
 800619c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	695b      	ldr	r3, [r3, #20]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061b6:	4313      	orrs	r3, r2
 80061b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	699b      	ldr	r3, [r3, #24]
 80061c4:	041b      	lsls	r3, r3, #16
 80061c6:	4313      	orrs	r3, r2
 80061c8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a16      	ldr	r2, [pc, #88]	; (8006228 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d004      	beq.n	80061de <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a14      	ldr	r2, [pc, #80]	; (800622c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d115      	bne.n	800620a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e8:	051b      	lsls	r3, r3, #20
 80061ea:	4313      	orrs	r3, r2
 80061ec:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	69db      	ldr	r3, [r3, #28]
 80061f8:	4313      	orrs	r3, r2
 80061fa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	6a1b      	ldr	r3, [r3, #32]
 8006206:	4313      	orrs	r3, r2
 8006208:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	68fa      	ldr	r2, [r7, #12]
 8006210:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800621a:	2300      	movs	r3, #0
}
 800621c:	4618      	mov	r0, r3
 800621e:	3714      	adds	r7, #20
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr
 8006228:	40010000 	.word	0x40010000
 800622c:	40010400 	.word	0x40010400

08006230 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006230:	b480      	push	{r7}
 8006232:	b083      	sub	sp, #12
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006238:	bf00      	nop
 800623a:	370c      	adds	r7, #12
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr

08006244 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006244:	b480      	push	{r7}
 8006246:	b083      	sub	sp, #12
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800624c:	bf00      	nop
 800624e:	370c      	adds	r7, #12
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr

08006258 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006258:	b480      	push	{r7}
 800625a:	b083      	sub	sp, #12
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006260:	bf00      	nop
 8006262:	370c      	adds	r7, #12
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr

0800626c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b082      	sub	sp, #8
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d101      	bne.n	800627e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	e040      	b.n	8006300 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006282:	2b00      	cmp	r3, #0
 8006284:	d106      	bne.n	8006294 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2200      	movs	r2, #0
 800628a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f7fb fd70 	bl	8001d74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2224      	movs	r2, #36	; 0x24
 8006298:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f022 0201 	bic.w	r2, r2, #1
 80062a8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f000 fd32 	bl	8006d14 <UART_SetConfig>
 80062b0:	4603      	mov	r3, r0
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d101      	bne.n	80062ba <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	e022      	b.n	8006300 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d002      	beq.n	80062c8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f000 ff8a 	bl	80071dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	685a      	ldr	r2, [r3, #4]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80062d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	689a      	ldr	r2, [r3, #8]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80062e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f042 0201 	orr.w	r2, r2, #1
 80062f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f001 f811 	bl	8007320 <UART_CheckIdleState>
 80062fe:	4603      	mov	r3, r0
}
 8006300:	4618      	mov	r0, r3
 8006302:	3708      	adds	r7, #8
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}

08006308 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b08a      	sub	sp, #40	; 0x28
 800630c:	af02      	add	r7, sp, #8
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	603b      	str	r3, [r7, #0]
 8006314:	4613      	mov	r3, r2
 8006316:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800631c:	2b20      	cmp	r3, #32
 800631e:	d171      	bne.n	8006404 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d002      	beq.n	800632c <HAL_UART_Transmit+0x24>
 8006326:	88fb      	ldrh	r3, [r7, #6]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d101      	bne.n	8006330 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	e06a      	b.n	8006406 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2200      	movs	r2, #0
 8006334:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2221      	movs	r2, #33	; 0x21
 800633c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800633e:	f7fb fe33 	bl	8001fa8 <HAL_GetTick>
 8006342:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	88fa      	ldrh	r2, [r7, #6]
 8006348:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	88fa      	ldrh	r2, [r7, #6]
 8006350:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800635c:	d108      	bne.n	8006370 <HAL_UART_Transmit+0x68>
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	691b      	ldr	r3, [r3, #16]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d104      	bne.n	8006370 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006366:	2300      	movs	r3, #0
 8006368:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	61bb      	str	r3, [r7, #24]
 800636e:	e003      	b.n	8006378 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006374:	2300      	movs	r3, #0
 8006376:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006378:	e02c      	b.n	80063d4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	9300      	str	r3, [sp, #0]
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	2200      	movs	r2, #0
 8006382:	2180      	movs	r1, #128	; 0x80
 8006384:	68f8      	ldr	r0, [r7, #12]
 8006386:	f001 f818 	bl	80073ba <UART_WaitOnFlagUntilTimeout>
 800638a:	4603      	mov	r3, r0
 800638c:	2b00      	cmp	r3, #0
 800638e:	d001      	beq.n	8006394 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8006390:	2303      	movs	r3, #3
 8006392:	e038      	b.n	8006406 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8006394:	69fb      	ldr	r3, [r7, #28]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d10b      	bne.n	80063b2 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800639a:	69bb      	ldr	r3, [r7, #24]
 800639c:	881b      	ldrh	r3, [r3, #0]
 800639e:	461a      	mov	r2, r3
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80063a8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	3302      	adds	r3, #2
 80063ae:	61bb      	str	r3, [r7, #24]
 80063b0:	e007      	b.n	80063c2 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80063b2:	69fb      	ldr	r3, [r7, #28]
 80063b4:	781a      	ldrb	r2, [r3, #0]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80063bc:	69fb      	ldr	r3, [r7, #28]
 80063be:	3301      	adds	r3, #1
 80063c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	3b01      	subs	r3, #1
 80063cc:	b29a      	uxth	r2, r3
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80063da:	b29b      	uxth	r3, r3
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d1cc      	bne.n	800637a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	9300      	str	r3, [sp, #0]
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	2200      	movs	r2, #0
 80063e8:	2140      	movs	r1, #64	; 0x40
 80063ea:	68f8      	ldr	r0, [r7, #12]
 80063ec:	f000 ffe5 	bl	80073ba <UART_WaitOnFlagUntilTimeout>
 80063f0:	4603      	mov	r3, r0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d001      	beq.n	80063fa <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80063f6:	2303      	movs	r3, #3
 80063f8:	e005      	b.n	8006406 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2220      	movs	r2, #32
 80063fe:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006400:	2300      	movs	r3, #0
 8006402:	e000      	b.n	8006406 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8006404:	2302      	movs	r3, #2
  }
}
 8006406:	4618      	mov	r0, r3
 8006408:	3720      	adds	r7, #32
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
	...

08006410 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b08a      	sub	sp, #40	; 0x28
 8006414:	af00      	add	r7, sp, #0
 8006416:	60f8      	str	r0, [r7, #12]
 8006418:	60b9      	str	r1, [r7, #8]
 800641a:	4613      	mov	r3, r2
 800641c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006422:	2b20      	cmp	r3, #32
 8006424:	d165      	bne.n	80064f2 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d002      	beq.n	8006432 <HAL_UART_Transmit_DMA+0x22>
 800642c:	88fb      	ldrh	r3, [r7, #6]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d101      	bne.n	8006436 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	e05e      	b.n	80064f4 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	68ba      	ldr	r2, [r7, #8]
 800643a:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	88fa      	ldrh	r2, [r7, #6]
 8006440:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	88fa      	ldrh	r2, [r7, #6]
 8006448:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2200      	movs	r2, #0
 8006450:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2221      	movs	r2, #33	; 0x21
 8006458:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800645e:	2b00      	cmp	r3, #0
 8006460:	d027      	beq.n	80064b2 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006466:	4a25      	ldr	r2, [pc, #148]	; (80064fc <HAL_UART_Transmit_DMA+0xec>)
 8006468:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800646e:	4a24      	ldr	r2, [pc, #144]	; (8006500 <HAL_UART_Transmit_DMA+0xf0>)
 8006470:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006476:	4a23      	ldr	r2, [pc, #140]	; (8006504 <HAL_UART_Transmit_DMA+0xf4>)
 8006478:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800647e:	2200      	movs	r2, #0
 8006480:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800648a:	4619      	mov	r1, r3
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	3328      	adds	r3, #40	; 0x28
 8006492:	461a      	mov	r2, r3
 8006494:	88fb      	ldrh	r3, [r7, #6]
 8006496:	f7fb ff23 	bl	80022e0 <HAL_DMA_Start_IT>
 800649a:	4603      	mov	r3, r0
 800649c:	2b00      	cmp	r3, #0
 800649e:	d008      	beq.n	80064b2 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2210      	movs	r2, #16
 80064a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2220      	movs	r2, #32
 80064ac:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e020      	b.n	80064f4 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	2240      	movs	r2, #64	; 0x40
 80064b8:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	3308      	adds	r3, #8
 80064c0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	e853 3f00 	ldrex	r3, [r3]
 80064c8:	613b      	str	r3, [r7, #16]
   return(result);
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064d0:	627b      	str	r3, [r7, #36]	; 0x24
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	3308      	adds	r3, #8
 80064d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064da:	623a      	str	r2, [r7, #32]
 80064dc:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064de:	69f9      	ldr	r1, [r7, #28]
 80064e0:	6a3a      	ldr	r2, [r7, #32]
 80064e2:	e841 2300 	strex	r3, r2, [r1]
 80064e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80064e8:	69bb      	ldr	r3, [r7, #24]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d1e5      	bne.n	80064ba <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 80064ee:	2300      	movs	r3, #0
 80064f0:	e000      	b.n	80064f4 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 80064f2:	2302      	movs	r3, #2
  }
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	3728      	adds	r7, #40	; 0x28
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}
 80064fc:	0800779d 	.word	0x0800779d
 8006500:	08007833 	.word	0x08007833
 8006504:	080079b5 	.word	0x080079b5

08006508 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b08a      	sub	sp, #40	; 0x28
 800650c:	af00      	add	r7, sp, #0
 800650e:	60f8      	str	r0, [r7, #12]
 8006510:	60b9      	str	r1, [r7, #8]
 8006512:	4613      	mov	r3, r2
 8006514:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800651c:	2b20      	cmp	r3, #32
 800651e:	d132      	bne.n	8006586 <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d002      	beq.n	800652c <HAL_UART_Receive_DMA+0x24>
 8006526:	88fb      	ldrh	r3, [r7, #6]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d101      	bne.n	8006530 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	e02b      	b.n	8006588 <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2200      	movs	r2, #0
 8006534:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006540:	2b00      	cmp	r3, #0
 8006542:	d018      	beq.n	8006576 <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	e853 3f00 	ldrex	r3, [r3]
 8006550:	613b      	str	r3, [r7, #16]
   return(result);
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006558:	627b      	str	r3, [r7, #36]	; 0x24
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	461a      	mov	r2, r3
 8006560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006562:	623b      	str	r3, [r7, #32]
 8006564:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006566:	69f9      	ldr	r1, [r7, #28]
 8006568:	6a3a      	ldr	r2, [r7, #32]
 800656a:	e841 2300 	strex	r3, r2, [r1]
 800656e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d1e6      	bne.n	8006544 <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006576:	88fb      	ldrh	r3, [r7, #6]
 8006578:	461a      	mov	r2, r3
 800657a:	68b9      	ldr	r1, [r7, #8]
 800657c:	68f8      	ldr	r0, [r7, #12]
 800657e:	f000 ffe3 	bl	8007548 <UART_Start_Receive_DMA>
 8006582:	4603      	mov	r3, r0
 8006584:	e000      	b.n	8006588 <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 8006586:	2302      	movs	r3, #2
  }
}
 8006588:	4618      	mov	r0, r3
 800658a:	3728      	adds	r7, #40	; 0x28
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}

08006590 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b090      	sub	sp, #64	; 0x40
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800659c:	63fb      	str	r3, [r7, #60]	; 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80065a4:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065b0:	2b80      	cmp	r3, #128	; 0x80
 80065b2:	d139      	bne.n	8006628 <HAL_UART_DMAStop+0x98>
 80065b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065b6:	2b21      	cmp	r3, #33	; 0x21
 80065b8:	d136      	bne.n	8006628 <HAL_UART_DMAStop+0x98>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	3308      	adds	r3, #8
 80065c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c2:	6a3b      	ldr	r3, [r7, #32]
 80065c4:	e853 3f00 	ldrex	r3, [r3]
 80065c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80065ca:	69fb      	ldr	r3, [r7, #28]
 80065cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065d0:	637b      	str	r3, [r7, #52]	; 0x34
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	3308      	adds	r3, #8
 80065d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80065da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80065dc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80065e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80065e2:	e841 2300 	strex	r3, r2, [r1]
 80065e6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80065e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d1e5      	bne.n	80065ba <HAL_UART_DMAStop+0x2a>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d015      	beq.n	8006622 <HAL_UART_DMAStop+0x92>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065fa:	4618      	mov	r0, r3
 80065fc:	f7fb fed0 	bl	80023a0 <HAL_DMA_Abort>
 8006600:	4603      	mov	r3, r0
 8006602:	2b00      	cmp	r3, #0
 8006604:	d00d      	beq.n	8006622 <HAL_UART_DMAStop+0x92>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800660a:	4618      	mov	r0, r3
 800660c:	f7fc f8e4 	bl	80027d8 <HAL_DMA_GetError>
 8006610:	4603      	mov	r3, r0
 8006612:	2b20      	cmp	r3, #32
 8006614:	d105      	bne.n	8006622 <HAL_UART_DMAStop+0x92>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2210      	movs	r2, #16
 800661a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800661e:	2303      	movs	r3, #3
 8006620:	e044      	b.n	80066ac <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f001 f830 	bl	8007688 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	689b      	ldr	r3, [r3, #8]
 800662e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006632:	2b40      	cmp	r3, #64	; 0x40
 8006634:	d139      	bne.n	80066aa <HAL_UART_DMAStop+0x11a>
 8006636:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006638:	2b22      	cmp	r3, #34	; 0x22
 800663a:	d136      	bne.n	80066aa <HAL_UART_DMAStop+0x11a>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	3308      	adds	r3, #8
 8006642:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	e853 3f00 	ldrex	r3, [r3]
 800664a:	60bb      	str	r3, [r7, #8]
   return(result);
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006652:	633b      	str	r3, [r7, #48]	; 0x30
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	3308      	adds	r3, #8
 800665a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800665c:	61ba      	str	r2, [r7, #24]
 800665e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006660:	6979      	ldr	r1, [r7, #20]
 8006662:	69ba      	ldr	r2, [r7, #24]
 8006664:	e841 2300 	strex	r3, r2, [r1]
 8006668:	613b      	str	r3, [r7, #16]
   return(result);
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d1e5      	bne.n	800663c <HAL_UART_DMAStop+0xac>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006674:	2b00      	cmp	r3, #0
 8006676:	d015      	beq.n	80066a4 <HAL_UART_DMAStop+0x114>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800667c:	4618      	mov	r0, r3
 800667e:	f7fb fe8f 	bl	80023a0 <HAL_DMA_Abort>
 8006682:	4603      	mov	r3, r0
 8006684:	2b00      	cmp	r3, #0
 8006686:	d00d      	beq.n	80066a4 <HAL_UART_DMAStop+0x114>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800668c:	4618      	mov	r0, r3
 800668e:	f7fc f8a3 	bl	80027d8 <HAL_DMA_GetError>
 8006692:	4603      	mov	r3, r0
 8006694:	2b20      	cmp	r3, #32
 8006696:	d105      	bne.n	80066a4 <HAL_UART_DMAStop+0x114>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2210      	movs	r2, #16
 800669c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80066a0:	2303      	movs	r3, #3
 80066a2:	e003      	b.n	80066ac <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndRxTransfer(huart);
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f001 f815 	bl	80076d4 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80066aa:	2300      	movs	r3, #0
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3740      	adds	r7, #64	; 0x40
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b0ba      	sub	sp, #232	; 0xe8
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	69db      	ldr	r3, [r3, #28]
 80066c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80066da:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80066de:	f640 030f 	movw	r3, #2063	; 0x80f
 80066e2:	4013      	ands	r3, r2
 80066e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80066e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d115      	bne.n	800671c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80066f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066f4:	f003 0320 	and.w	r3, r3, #32
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d00f      	beq.n	800671c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80066fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006700:	f003 0320 	and.w	r3, r3, #32
 8006704:	2b00      	cmp	r3, #0
 8006706:	d009      	beq.n	800671c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800670c:	2b00      	cmp	r3, #0
 800670e:	f000 82ac 	beq.w	8006c6a <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	4798      	blx	r3
      }
      return;
 800671a:	e2a6      	b.n	8006c6a <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800671c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006720:	2b00      	cmp	r3, #0
 8006722:	f000 8117 	beq.w	8006954 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006726:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800672a:	f003 0301 	and.w	r3, r3, #1
 800672e:	2b00      	cmp	r3, #0
 8006730:	d106      	bne.n	8006740 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006732:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006736:	4b85      	ldr	r3, [pc, #532]	; (800694c <HAL_UART_IRQHandler+0x298>)
 8006738:	4013      	ands	r3, r2
 800673a:	2b00      	cmp	r3, #0
 800673c:	f000 810a 	beq.w	8006954 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006740:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006744:	f003 0301 	and.w	r3, r3, #1
 8006748:	2b00      	cmp	r3, #0
 800674a:	d011      	beq.n	8006770 <HAL_UART_IRQHandler+0xbc>
 800674c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006750:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006754:	2b00      	cmp	r3, #0
 8006756:	d00b      	beq.n	8006770 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	2201      	movs	r2, #1
 800675e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006766:	f043 0201 	orr.w	r2, r3, #1
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006770:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006774:	f003 0302 	and.w	r3, r3, #2
 8006778:	2b00      	cmp	r3, #0
 800677a:	d011      	beq.n	80067a0 <HAL_UART_IRQHandler+0xec>
 800677c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006780:	f003 0301 	and.w	r3, r3, #1
 8006784:	2b00      	cmp	r3, #0
 8006786:	d00b      	beq.n	80067a0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	2202      	movs	r2, #2
 800678e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006796:	f043 0204 	orr.w	r2, r3, #4
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80067a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067a4:	f003 0304 	and.w	r3, r3, #4
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d011      	beq.n	80067d0 <HAL_UART_IRQHandler+0x11c>
 80067ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80067b0:	f003 0301 	and.w	r3, r3, #1
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d00b      	beq.n	80067d0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	2204      	movs	r2, #4
 80067be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80067c6:	f043 0202 	orr.w	r2, r3, #2
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80067d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067d4:	f003 0308 	and.w	r3, r3, #8
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d017      	beq.n	800680c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80067dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067e0:	f003 0320 	and.w	r3, r3, #32
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d105      	bne.n	80067f4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80067e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80067ec:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d00b      	beq.n	800680c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	2208      	movs	r2, #8
 80067fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006802:	f043 0208 	orr.w	r2, r3, #8
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800680c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006810:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006814:	2b00      	cmp	r3, #0
 8006816:	d012      	beq.n	800683e <HAL_UART_IRQHandler+0x18a>
 8006818:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800681c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006820:	2b00      	cmp	r3, #0
 8006822:	d00c      	beq.n	800683e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800682c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006834:	f043 0220 	orr.w	r2, r3, #32
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006844:	2b00      	cmp	r3, #0
 8006846:	f000 8212 	beq.w	8006c6e <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800684a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800684e:	f003 0320 	and.w	r3, r3, #32
 8006852:	2b00      	cmp	r3, #0
 8006854:	d00d      	beq.n	8006872 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006856:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800685a:	f003 0320 	and.w	r3, r3, #32
 800685e:	2b00      	cmp	r3, #0
 8006860:	d007      	beq.n	8006872 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006866:	2b00      	cmp	r3, #0
 8006868:	d003      	beq.n	8006872 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006878:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006886:	2b40      	cmp	r3, #64	; 0x40
 8006888:	d005      	beq.n	8006896 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800688a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800688e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006892:	2b00      	cmp	r3, #0
 8006894:	d04f      	beq.n	8006936 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f000 ff1c 	bl	80076d4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068a6:	2b40      	cmp	r3, #64	; 0x40
 80068a8:	d141      	bne.n	800692e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	3308      	adds	r3, #8
 80068b0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80068b8:	e853 3f00 	ldrex	r3, [r3]
 80068bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80068c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80068c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	3308      	adds	r3, #8
 80068d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80068d6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80068da:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80068e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80068e6:	e841 2300 	strex	r3, r2, [r1]
 80068ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80068ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d1d9      	bne.n	80068aa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d013      	beq.n	8006926 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006902:	4a13      	ldr	r2, [pc, #76]	; (8006950 <HAL_UART_IRQHandler+0x29c>)
 8006904:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800690a:	4618      	mov	r0, r3
 800690c:	f7fb fdb8 	bl	8002480 <HAL_DMA_Abort_IT>
 8006910:	4603      	mov	r3, r0
 8006912:	2b00      	cmp	r3, #0
 8006914:	d017      	beq.n	8006946 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800691a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800691c:	687a      	ldr	r2, [r7, #4]
 800691e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006920:	4610      	mov	r0, r2
 8006922:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006924:	e00f      	b.n	8006946 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f000 f9d4 	bl	8006cd4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800692c:	e00b      	b.n	8006946 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 f9d0 	bl	8006cd4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006934:	e007      	b.n	8006946 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f000 f9cc 	bl	8006cd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8006944:	e193      	b.n	8006c6e <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006946:	bf00      	nop
    return;
 8006948:	e191      	b.n	8006c6e <HAL_UART_IRQHandler+0x5ba>
 800694a:	bf00      	nop
 800694c:	04000120 	.word	0x04000120
 8006950:	08007a33 	.word	0x08007a33

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006958:	2b01      	cmp	r3, #1
 800695a:	f040 814c 	bne.w	8006bf6 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800695e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006962:	f003 0310 	and.w	r3, r3, #16
 8006966:	2b00      	cmp	r3, #0
 8006968:	f000 8145 	beq.w	8006bf6 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800696c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006970:	f003 0310 	and.w	r3, r3, #16
 8006974:	2b00      	cmp	r3, #0
 8006976:	f000 813e 	beq.w	8006bf6 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	2210      	movs	r2, #16
 8006980:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	689b      	ldr	r3, [r3, #8]
 8006988:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800698c:	2b40      	cmp	r3, #64	; 0x40
 800698e:	f040 80b6 	bne.w	8006afe <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800699e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	f000 8165 	beq.w	8006c72 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80069ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80069b2:	429a      	cmp	r2, r3
 80069b4:	f080 815d 	bcs.w	8006c72 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80069be:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069c6:	69db      	ldr	r3, [r3, #28]
 80069c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069cc:	f000 8086 	beq.w	8006adc <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80069dc:	e853 3f00 	ldrex	r3, [r3]
 80069e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80069e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80069e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80069ec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	461a      	mov	r2, r3
 80069f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80069fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80069fe:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a02:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006a06:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006a0a:	e841 2300 	strex	r3, r2, [r1]
 8006a0e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006a12:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d1da      	bne.n	80069d0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	3308      	adds	r3, #8
 8006a20:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a24:	e853 3f00 	ldrex	r3, [r3]
 8006a28:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006a2a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006a2c:	f023 0301 	bic.w	r3, r3, #1
 8006a30:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	3308      	adds	r3, #8
 8006a3a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006a3e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006a42:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a44:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006a46:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006a4a:	e841 2300 	strex	r3, r2, [r1]
 8006a4e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006a50:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d1e1      	bne.n	8006a1a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	3308      	adds	r3, #8
 8006a5c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a5e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006a60:	e853 3f00 	ldrex	r3, [r3]
 8006a64:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006a66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a6c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	3308      	adds	r3, #8
 8006a76:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006a7a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006a7c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a7e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006a80:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006a82:	e841 2300 	strex	r3, r2, [r1]
 8006a86:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006a88:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d1e3      	bne.n	8006a56 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2220      	movs	r2, #32
 8006a92:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006aa4:	e853 3f00 	ldrex	r3, [r3]
 8006aa8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006aaa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006aac:	f023 0310 	bic.w	r3, r3, #16
 8006ab0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	461a      	mov	r2, r3
 8006aba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006abe:	65bb      	str	r3, [r7, #88]	; 0x58
 8006ac0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006ac4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006ac6:	e841 2300 	strex	r3, r2, [r1]
 8006aca:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006acc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d1e4      	bne.n	8006a9c <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f7fb fc62 	bl	80023a0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2202      	movs	r2, #2
 8006ae0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	1ad3      	subs	r3, r2, r3
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	4619      	mov	r1, r3
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 f8f6 	bl	8006ce8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006afc:	e0b9      	b.n	8006c72 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006b0a:	b29b      	uxth	r3, r3
 8006b0c:	1ad3      	subs	r3, r2, r3
 8006b0e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	f000 80ab 	beq.w	8006c76 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8006b20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	f000 80a6 	beq.w	8006c76 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b32:	e853 3f00 	ldrex	r3, [r3]
 8006b36:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006b38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b3a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b3e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	461a      	mov	r2, r3
 8006b48:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006b4c:	647b      	str	r3, [r7, #68]	; 0x44
 8006b4e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b50:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006b52:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b54:	e841 2300 	strex	r3, r2, [r1]
 8006b58:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006b5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d1e4      	bne.n	8006b2a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	3308      	adds	r3, #8
 8006b66:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b6a:	e853 3f00 	ldrex	r3, [r3]
 8006b6e:	623b      	str	r3, [r7, #32]
   return(result);
 8006b70:	6a3b      	ldr	r3, [r7, #32]
 8006b72:	f023 0301 	bic.w	r3, r3, #1
 8006b76:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	3308      	adds	r3, #8
 8006b80:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006b84:	633a      	str	r2, [r7, #48]	; 0x30
 8006b86:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b88:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006b8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b8c:	e841 2300 	strex	r3, r2, [r1]
 8006b90:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006b92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d1e3      	bne.n	8006b60 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2220      	movs	r2, #32
 8006b9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	e853 3f00 	ldrex	r3, [r3]
 8006bb8:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	f023 0310 	bic.w	r3, r3, #16
 8006bc0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	461a      	mov	r2, r3
 8006bca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006bce:	61fb      	str	r3, [r7, #28]
 8006bd0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd2:	69b9      	ldr	r1, [r7, #24]
 8006bd4:	69fa      	ldr	r2, [r7, #28]
 8006bd6:	e841 2300 	strex	r3, r2, [r1]
 8006bda:	617b      	str	r3, [r7, #20]
   return(result);
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d1e4      	bne.n	8006bac <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2202      	movs	r2, #2
 8006be6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006be8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006bec:	4619      	mov	r1, r3
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 f87a 	bl	8006ce8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006bf4:	e03f      	b.n	8006c76 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bfa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d00e      	beq.n	8006c20 <HAL_UART_IRQHandler+0x56c>
 8006c02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d008      	beq.n	8006c20 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006c16:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f000 f871 	bl	8006d00 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006c1e:	e02d      	b.n	8006c7c <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006c20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d00e      	beq.n	8006c4a <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006c2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d008      	beq.n	8006c4a <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d01c      	beq.n	8006c7a <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	4798      	blx	r3
    }
    return;
 8006c48:	e017      	b.n	8006c7a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006c4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d012      	beq.n	8006c7c <HAL_UART_IRQHandler+0x5c8>
 8006c56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d00c      	beq.n	8006c7c <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f000 fefb 	bl	8007a5e <UART_EndTransmit_IT>
    return;
 8006c68:	e008      	b.n	8006c7c <HAL_UART_IRQHandler+0x5c8>
      return;
 8006c6a:	bf00      	nop
 8006c6c:	e006      	b.n	8006c7c <HAL_UART_IRQHandler+0x5c8>
    return;
 8006c6e:	bf00      	nop
 8006c70:	e004      	b.n	8006c7c <HAL_UART_IRQHandler+0x5c8>
      return;
 8006c72:	bf00      	nop
 8006c74:	e002      	b.n	8006c7c <HAL_UART_IRQHandler+0x5c8>
      return;
 8006c76:	bf00      	nop
 8006c78:	e000      	b.n	8006c7c <HAL_UART_IRQHandler+0x5c8>
    return;
 8006c7a:	bf00      	nop
  }

}
 8006c7c:	37e8      	adds	r7, #232	; 0xe8
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop

08006c84 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b083      	sub	sp, #12
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006c8c:	bf00      	nop
 8006c8e:	370c      	adds	r7, #12
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b083      	sub	sp, #12
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006ca0:	bf00      	nop
 8006ca2:	370c      	adds	r7, #12
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr

08006cac <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b083      	sub	sp, #12
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006cb4:	bf00      	nop
 8006cb6:	370c      	adds	r7, #12
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr

08006cc0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b083      	sub	sp, #12
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006cc8:	bf00      	nop
 8006cca:	370c      	adds	r7, #12
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd2:	4770      	bx	lr

08006cd4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b083      	sub	sp, #12
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006cdc:	bf00      	nop
 8006cde:	370c      	adds	r7, #12
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce6:	4770      	bx	lr

08006ce8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b083      	sub	sp, #12
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
 8006cf0:	460b      	mov	r3, r1
 8006cf2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006cf4:	bf00      	nop
 8006cf6:	370c      	adds	r7, #12
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr

08006d00 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b083      	sub	sp, #12
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006d08:	bf00      	nop
 8006d0a:	370c      	adds	r7, #12
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b088      	sub	sp, #32
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	689a      	ldr	r2, [r3, #8]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	691b      	ldr	r3, [r3, #16]
 8006d28:	431a      	orrs	r2, r3
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	695b      	ldr	r3, [r3, #20]
 8006d2e:	431a      	orrs	r2, r3
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	69db      	ldr	r3, [r3, #28]
 8006d34:	4313      	orrs	r3, r2
 8006d36:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	681a      	ldr	r2, [r3, #0]
 8006d3e:	4ba6      	ldr	r3, [pc, #664]	; (8006fd8 <UART_SetConfig+0x2c4>)
 8006d40:	4013      	ands	r3, r2
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	6812      	ldr	r2, [r2, #0]
 8006d46:	6979      	ldr	r1, [r7, #20]
 8006d48:	430b      	orrs	r3, r1
 8006d4a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	68da      	ldr	r2, [r3, #12]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	430a      	orrs	r2, r1
 8006d60:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	699b      	ldr	r3, [r3, #24]
 8006d66:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	6a1b      	ldr	r3, [r3, #32]
 8006d6c:	697a      	ldr	r2, [r7, #20]
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	697a      	ldr	r2, [r7, #20]
 8006d82:	430a      	orrs	r2, r1
 8006d84:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a94      	ldr	r2, [pc, #592]	; (8006fdc <UART_SetConfig+0x2c8>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d120      	bne.n	8006dd2 <UART_SetConfig+0xbe>
 8006d90:	4b93      	ldr	r3, [pc, #588]	; (8006fe0 <UART_SetConfig+0x2cc>)
 8006d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d96:	f003 0303 	and.w	r3, r3, #3
 8006d9a:	2b03      	cmp	r3, #3
 8006d9c:	d816      	bhi.n	8006dcc <UART_SetConfig+0xb8>
 8006d9e:	a201      	add	r2, pc, #4	; (adr r2, 8006da4 <UART_SetConfig+0x90>)
 8006da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006da4:	08006db5 	.word	0x08006db5
 8006da8:	08006dc1 	.word	0x08006dc1
 8006dac:	08006dbb 	.word	0x08006dbb
 8006db0:	08006dc7 	.word	0x08006dc7
 8006db4:	2301      	movs	r3, #1
 8006db6:	77fb      	strb	r3, [r7, #31]
 8006db8:	e150      	b.n	800705c <UART_SetConfig+0x348>
 8006dba:	2302      	movs	r3, #2
 8006dbc:	77fb      	strb	r3, [r7, #31]
 8006dbe:	e14d      	b.n	800705c <UART_SetConfig+0x348>
 8006dc0:	2304      	movs	r3, #4
 8006dc2:	77fb      	strb	r3, [r7, #31]
 8006dc4:	e14a      	b.n	800705c <UART_SetConfig+0x348>
 8006dc6:	2308      	movs	r3, #8
 8006dc8:	77fb      	strb	r3, [r7, #31]
 8006dca:	e147      	b.n	800705c <UART_SetConfig+0x348>
 8006dcc:	2310      	movs	r3, #16
 8006dce:	77fb      	strb	r3, [r7, #31]
 8006dd0:	e144      	b.n	800705c <UART_SetConfig+0x348>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a83      	ldr	r2, [pc, #524]	; (8006fe4 <UART_SetConfig+0x2d0>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d132      	bne.n	8006e42 <UART_SetConfig+0x12e>
 8006ddc:	4b80      	ldr	r3, [pc, #512]	; (8006fe0 <UART_SetConfig+0x2cc>)
 8006dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006de2:	f003 030c 	and.w	r3, r3, #12
 8006de6:	2b0c      	cmp	r3, #12
 8006de8:	d828      	bhi.n	8006e3c <UART_SetConfig+0x128>
 8006dea:	a201      	add	r2, pc, #4	; (adr r2, 8006df0 <UART_SetConfig+0xdc>)
 8006dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006df0:	08006e25 	.word	0x08006e25
 8006df4:	08006e3d 	.word	0x08006e3d
 8006df8:	08006e3d 	.word	0x08006e3d
 8006dfc:	08006e3d 	.word	0x08006e3d
 8006e00:	08006e31 	.word	0x08006e31
 8006e04:	08006e3d 	.word	0x08006e3d
 8006e08:	08006e3d 	.word	0x08006e3d
 8006e0c:	08006e3d 	.word	0x08006e3d
 8006e10:	08006e2b 	.word	0x08006e2b
 8006e14:	08006e3d 	.word	0x08006e3d
 8006e18:	08006e3d 	.word	0x08006e3d
 8006e1c:	08006e3d 	.word	0x08006e3d
 8006e20:	08006e37 	.word	0x08006e37
 8006e24:	2300      	movs	r3, #0
 8006e26:	77fb      	strb	r3, [r7, #31]
 8006e28:	e118      	b.n	800705c <UART_SetConfig+0x348>
 8006e2a:	2302      	movs	r3, #2
 8006e2c:	77fb      	strb	r3, [r7, #31]
 8006e2e:	e115      	b.n	800705c <UART_SetConfig+0x348>
 8006e30:	2304      	movs	r3, #4
 8006e32:	77fb      	strb	r3, [r7, #31]
 8006e34:	e112      	b.n	800705c <UART_SetConfig+0x348>
 8006e36:	2308      	movs	r3, #8
 8006e38:	77fb      	strb	r3, [r7, #31]
 8006e3a:	e10f      	b.n	800705c <UART_SetConfig+0x348>
 8006e3c:	2310      	movs	r3, #16
 8006e3e:	77fb      	strb	r3, [r7, #31]
 8006e40:	e10c      	b.n	800705c <UART_SetConfig+0x348>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4a68      	ldr	r2, [pc, #416]	; (8006fe8 <UART_SetConfig+0x2d4>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d120      	bne.n	8006e8e <UART_SetConfig+0x17a>
 8006e4c:	4b64      	ldr	r3, [pc, #400]	; (8006fe0 <UART_SetConfig+0x2cc>)
 8006e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e52:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006e56:	2b30      	cmp	r3, #48	; 0x30
 8006e58:	d013      	beq.n	8006e82 <UART_SetConfig+0x16e>
 8006e5a:	2b30      	cmp	r3, #48	; 0x30
 8006e5c:	d814      	bhi.n	8006e88 <UART_SetConfig+0x174>
 8006e5e:	2b20      	cmp	r3, #32
 8006e60:	d009      	beq.n	8006e76 <UART_SetConfig+0x162>
 8006e62:	2b20      	cmp	r3, #32
 8006e64:	d810      	bhi.n	8006e88 <UART_SetConfig+0x174>
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d002      	beq.n	8006e70 <UART_SetConfig+0x15c>
 8006e6a:	2b10      	cmp	r3, #16
 8006e6c:	d006      	beq.n	8006e7c <UART_SetConfig+0x168>
 8006e6e:	e00b      	b.n	8006e88 <UART_SetConfig+0x174>
 8006e70:	2300      	movs	r3, #0
 8006e72:	77fb      	strb	r3, [r7, #31]
 8006e74:	e0f2      	b.n	800705c <UART_SetConfig+0x348>
 8006e76:	2302      	movs	r3, #2
 8006e78:	77fb      	strb	r3, [r7, #31]
 8006e7a:	e0ef      	b.n	800705c <UART_SetConfig+0x348>
 8006e7c:	2304      	movs	r3, #4
 8006e7e:	77fb      	strb	r3, [r7, #31]
 8006e80:	e0ec      	b.n	800705c <UART_SetConfig+0x348>
 8006e82:	2308      	movs	r3, #8
 8006e84:	77fb      	strb	r3, [r7, #31]
 8006e86:	e0e9      	b.n	800705c <UART_SetConfig+0x348>
 8006e88:	2310      	movs	r3, #16
 8006e8a:	77fb      	strb	r3, [r7, #31]
 8006e8c:	e0e6      	b.n	800705c <UART_SetConfig+0x348>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a56      	ldr	r2, [pc, #344]	; (8006fec <UART_SetConfig+0x2d8>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d120      	bne.n	8006eda <UART_SetConfig+0x1c6>
 8006e98:	4b51      	ldr	r3, [pc, #324]	; (8006fe0 <UART_SetConfig+0x2cc>)
 8006e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e9e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006ea2:	2bc0      	cmp	r3, #192	; 0xc0
 8006ea4:	d013      	beq.n	8006ece <UART_SetConfig+0x1ba>
 8006ea6:	2bc0      	cmp	r3, #192	; 0xc0
 8006ea8:	d814      	bhi.n	8006ed4 <UART_SetConfig+0x1c0>
 8006eaa:	2b80      	cmp	r3, #128	; 0x80
 8006eac:	d009      	beq.n	8006ec2 <UART_SetConfig+0x1ae>
 8006eae:	2b80      	cmp	r3, #128	; 0x80
 8006eb0:	d810      	bhi.n	8006ed4 <UART_SetConfig+0x1c0>
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d002      	beq.n	8006ebc <UART_SetConfig+0x1a8>
 8006eb6:	2b40      	cmp	r3, #64	; 0x40
 8006eb8:	d006      	beq.n	8006ec8 <UART_SetConfig+0x1b4>
 8006eba:	e00b      	b.n	8006ed4 <UART_SetConfig+0x1c0>
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	77fb      	strb	r3, [r7, #31]
 8006ec0:	e0cc      	b.n	800705c <UART_SetConfig+0x348>
 8006ec2:	2302      	movs	r3, #2
 8006ec4:	77fb      	strb	r3, [r7, #31]
 8006ec6:	e0c9      	b.n	800705c <UART_SetConfig+0x348>
 8006ec8:	2304      	movs	r3, #4
 8006eca:	77fb      	strb	r3, [r7, #31]
 8006ecc:	e0c6      	b.n	800705c <UART_SetConfig+0x348>
 8006ece:	2308      	movs	r3, #8
 8006ed0:	77fb      	strb	r3, [r7, #31]
 8006ed2:	e0c3      	b.n	800705c <UART_SetConfig+0x348>
 8006ed4:	2310      	movs	r3, #16
 8006ed6:	77fb      	strb	r3, [r7, #31]
 8006ed8:	e0c0      	b.n	800705c <UART_SetConfig+0x348>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a44      	ldr	r2, [pc, #272]	; (8006ff0 <UART_SetConfig+0x2dc>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d125      	bne.n	8006f30 <UART_SetConfig+0x21c>
 8006ee4:	4b3e      	ldr	r3, [pc, #248]	; (8006fe0 <UART_SetConfig+0x2cc>)
 8006ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006eea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006eee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006ef2:	d017      	beq.n	8006f24 <UART_SetConfig+0x210>
 8006ef4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006ef8:	d817      	bhi.n	8006f2a <UART_SetConfig+0x216>
 8006efa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006efe:	d00b      	beq.n	8006f18 <UART_SetConfig+0x204>
 8006f00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f04:	d811      	bhi.n	8006f2a <UART_SetConfig+0x216>
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d003      	beq.n	8006f12 <UART_SetConfig+0x1fe>
 8006f0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f0e:	d006      	beq.n	8006f1e <UART_SetConfig+0x20a>
 8006f10:	e00b      	b.n	8006f2a <UART_SetConfig+0x216>
 8006f12:	2300      	movs	r3, #0
 8006f14:	77fb      	strb	r3, [r7, #31]
 8006f16:	e0a1      	b.n	800705c <UART_SetConfig+0x348>
 8006f18:	2302      	movs	r3, #2
 8006f1a:	77fb      	strb	r3, [r7, #31]
 8006f1c:	e09e      	b.n	800705c <UART_SetConfig+0x348>
 8006f1e:	2304      	movs	r3, #4
 8006f20:	77fb      	strb	r3, [r7, #31]
 8006f22:	e09b      	b.n	800705c <UART_SetConfig+0x348>
 8006f24:	2308      	movs	r3, #8
 8006f26:	77fb      	strb	r3, [r7, #31]
 8006f28:	e098      	b.n	800705c <UART_SetConfig+0x348>
 8006f2a:	2310      	movs	r3, #16
 8006f2c:	77fb      	strb	r3, [r7, #31]
 8006f2e:	e095      	b.n	800705c <UART_SetConfig+0x348>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a2f      	ldr	r2, [pc, #188]	; (8006ff4 <UART_SetConfig+0x2e0>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d125      	bne.n	8006f86 <UART_SetConfig+0x272>
 8006f3a:	4b29      	ldr	r3, [pc, #164]	; (8006fe0 <UART_SetConfig+0x2cc>)
 8006f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f40:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006f44:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006f48:	d017      	beq.n	8006f7a <UART_SetConfig+0x266>
 8006f4a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006f4e:	d817      	bhi.n	8006f80 <UART_SetConfig+0x26c>
 8006f50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f54:	d00b      	beq.n	8006f6e <UART_SetConfig+0x25a>
 8006f56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f5a:	d811      	bhi.n	8006f80 <UART_SetConfig+0x26c>
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d003      	beq.n	8006f68 <UART_SetConfig+0x254>
 8006f60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f64:	d006      	beq.n	8006f74 <UART_SetConfig+0x260>
 8006f66:	e00b      	b.n	8006f80 <UART_SetConfig+0x26c>
 8006f68:	2301      	movs	r3, #1
 8006f6a:	77fb      	strb	r3, [r7, #31]
 8006f6c:	e076      	b.n	800705c <UART_SetConfig+0x348>
 8006f6e:	2302      	movs	r3, #2
 8006f70:	77fb      	strb	r3, [r7, #31]
 8006f72:	e073      	b.n	800705c <UART_SetConfig+0x348>
 8006f74:	2304      	movs	r3, #4
 8006f76:	77fb      	strb	r3, [r7, #31]
 8006f78:	e070      	b.n	800705c <UART_SetConfig+0x348>
 8006f7a:	2308      	movs	r3, #8
 8006f7c:	77fb      	strb	r3, [r7, #31]
 8006f7e:	e06d      	b.n	800705c <UART_SetConfig+0x348>
 8006f80:	2310      	movs	r3, #16
 8006f82:	77fb      	strb	r3, [r7, #31]
 8006f84:	e06a      	b.n	800705c <UART_SetConfig+0x348>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a1b      	ldr	r2, [pc, #108]	; (8006ff8 <UART_SetConfig+0x2e4>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d138      	bne.n	8007002 <UART_SetConfig+0x2ee>
 8006f90:	4b13      	ldr	r3, [pc, #76]	; (8006fe0 <UART_SetConfig+0x2cc>)
 8006f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f96:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006f9a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006f9e:	d017      	beq.n	8006fd0 <UART_SetConfig+0x2bc>
 8006fa0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006fa4:	d82a      	bhi.n	8006ffc <UART_SetConfig+0x2e8>
 8006fa6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006faa:	d00b      	beq.n	8006fc4 <UART_SetConfig+0x2b0>
 8006fac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fb0:	d824      	bhi.n	8006ffc <UART_SetConfig+0x2e8>
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d003      	beq.n	8006fbe <UART_SetConfig+0x2aa>
 8006fb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fba:	d006      	beq.n	8006fca <UART_SetConfig+0x2b6>
 8006fbc:	e01e      	b.n	8006ffc <UART_SetConfig+0x2e8>
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	77fb      	strb	r3, [r7, #31]
 8006fc2:	e04b      	b.n	800705c <UART_SetConfig+0x348>
 8006fc4:	2302      	movs	r3, #2
 8006fc6:	77fb      	strb	r3, [r7, #31]
 8006fc8:	e048      	b.n	800705c <UART_SetConfig+0x348>
 8006fca:	2304      	movs	r3, #4
 8006fcc:	77fb      	strb	r3, [r7, #31]
 8006fce:	e045      	b.n	800705c <UART_SetConfig+0x348>
 8006fd0:	2308      	movs	r3, #8
 8006fd2:	77fb      	strb	r3, [r7, #31]
 8006fd4:	e042      	b.n	800705c <UART_SetConfig+0x348>
 8006fd6:	bf00      	nop
 8006fd8:	efff69f3 	.word	0xefff69f3
 8006fdc:	40011000 	.word	0x40011000
 8006fe0:	40023800 	.word	0x40023800
 8006fe4:	40004400 	.word	0x40004400
 8006fe8:	40004800 	.word	0x40004800
 8006fec:	40004c00 	.word	0x40004c00
 8006ff0:	40005000 	.word	0x40005000
 8006ff4:	40011400 	.word	0x40011400
 8006ff8:	40007800 	.word	0x40007800
 8006ffc:	2310      	movs	r3, #16
 8006ffe:	77fb      	strb	r3, [r7, #31]
 8007000:	e02c      	b.n	800705c <UART_SetConfig+0x348>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4a72      	ldr	r2, [pc, #456]	; (80071d0 <UART_SetConfig+0x4bc>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d125      	bne.n	8007058 <UART_SetConfig+0x344>
 800700c:	4b71      	ldr	r3, [pc, #452]	; (80071d4 <UART_SetConfig+0x4c0>)
 800700e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007012:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007016:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800701a:	d017      	beq.n	800704c <UART_SetConfig+0x338>
 800701c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007020:	d817      	bhi.n	8007052 <UART_SetConfig+0x33e>
 8007022:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007026:	d00b      	beq.n	8007040 <UART_SetConfig+0x32c>
 8007028:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800702c:	d811      	bhi.n	8007052 <UART_SetConfig+0x33e>
 800702e:	2b00      	cmp	r3, #0
 8007030:	d003      	beq.n	800703a <UART_SetConfig+0x326>
 8007032:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007036:	d006      	beq.n	8007046 <UART_SetConfig+0x332>
 8007038:	e00b      	b.n	8007052 <UART_SetConfig+0x33e>
 800703a:	2300      	movs	r3, #0
 800703c:	77fb      	strb	r3, [r7, #31]
 800703e:	e00d      	b.n	800705c <UART_SetConfig+0x348>
 8007040:	2302      	movs	r3, #2
 8007042:	77fb      	strb	r3, [r7, #31]
 8007044:	e00a      	b.n	800705c <UART_SetConfig+0x348>
 8007046:	2304      	movs	r3, #4
 8007048:	77fb      	strb	r3, [r7, #31]
 800704a:	e007      	b.n	800705c <UART_SetConfig+0x348>
 800704c:	2308      	movs	r3, #8
 800704e:	77fb      	strb	r3, [r7, #31]
 8007050:	e004      	b.n	800705c <UART_SetConfig+0x348>
 8007052:	2310      	movs	r3, #16
 8007054:	77fb      	strb	r3, [r7, #31]
 8007056:	e001      	b.n	800705c <UART_SetConfig+0x348>
 8007058:	2310      	movs	r3, #16
 800705a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	69db      	ldr	r3, [r3, #28]
 8007060:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007064:	d15b      	bne.n	800711e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007066:	7ffb      	ldrb	r3, [r7, #31]
 8007068:	2b08      	cmp	r3, #8
 800706a:	d828      	bhi.n	80070be <UART_SetConfig+0x3aa>
 800706c:	a201      	add	r2, pc, #4	; (adr r2, 8007074 <UART_SetConfig+0x360>)
 800706e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007072:	bf00      	nop
 8007074:	08007099 	.word	0x08007099
 8007078:	080070a1 	.word	0x080070a1
 800707c:	080070a9 	.word	0x080070a9
 8007080:	080070bf 	.word	0x080070bf
 8007084:	080070af 	.word	0x080070af
 8007088:	080070bf 	.word	0x080070bf
 800708c:	080070bf 	.word	0x080070bf
 8007090:	080070bf 	.word	0x080070bf
 8007094:	080070b7 	.word	0x080070b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007098:	f7fd fb90 	bl	80047bc <HAL_RCC_GetPCLK1Freq>
 800709c:	61b8      	str	r0, [r7, #24]
        break;
 800709e:	e013      	b.n	80070c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070a0:	f7fd fba0 	bl	80047e4 <HAL_RCC_GetPCLK2Freq>
 80070a4:	61b8      	str	r0, [r7, #24]
        break;
 80070a6:	e00f      	b.n	80070c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070a8:	4b4b      	ldr	r3, [pc, #300]	; (80071d8 <UART_SetConfig+0x4c4>)
 80070aa:	61bb      	str	r3, [r7, #24]
        break;
 80070ac:	e00c      	b.n	80070c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070ae:	f7fd fa73 	bl	8004598 <HAL_RCC_GetSysClockFreq>
 80070b2:	61b8      	str	r0, [r7, #24]
        break;
 80070b4:	e008      	b.n	80070c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80070ba:	61bb      	str	r3, [r7, #24]
        break;
 80070bc:	e004      	b.n	80070c8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80070be:	2300      	movs	r3, #0
 80070c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	77bb      	strb	r3, [r7, #30]
        break;
 80070c6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80070c8:	69bb      	ldr	r3, [r7, #24]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d074      	beq.n	80071b8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80070ce:	69bb      	ldr	r3, [r7, #24]
 80070d0:	005a      	lsls	r2, r3, #1
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	085b      	lsrs	r3, r3, #1
 80070d8:	441a      	add	r2, r3
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	fbb2 f3f3 	udiv	r3, r2, r3
 80070e2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070e4:	693b      	ldr	r3, [r7, #16]
 80070e6:	2b0f      	cmp	r3, #15
 80070e8:	d916      	bls.n	8007118 <UART_SetConfig+0x404>
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070f0:	d212      	bcs.n	8007118 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80070f2:	693b      	ldr	r3, [r7, #16]
 80070f4:	b29b      	uxth	r3, r3
 80070f6:	f023 030f 	bic.w	r3, r3, #15
 80070fa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80070fc:	693b      	ldr	r3, [r7, #16]
 80070fe:	085b      	lsrs	r3, r3, #1
 8007100:	b29b      	uxth	r3, r3
 8007102:	f003 0307 	and.w	r3, r3, #7
 8007106:	b29a      	uxth	r2, r3
 8007108:	89fb      	ldrh	r3, [r7, #14]
 800710a:	4313      	orrs	r3, r2
 800710c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	89fa      	ldrh	r2, [r7, #14]
 8007114:	60da      	str	r2, [r3, #12]
 8007116:	e04f      	b.n	80071b8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007118:	2301      	movs	r3, #1
 800711a:	77bb      	strb	r3, [r7, #30]
 800711c:	e04c      	b.n	80071b8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800711e:	7ffb      	ldrb	r3, [r7, #31]
 8007120:	2b08      	cmp	r3, #8
 8007122:	d828      	bhi.n	8007176 <UART_SetConfig+0x462>
 8007124:	a201      	add	r2, pc, #4	; (adr r2, 800712c <UART_SetConfig+0x418>)
 8007126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800712a:	bf00      	nop
 800712c:	08007151 	.word	0x08007151
 8007130:	08007159 	.word	0x08007159
 8007134:	08007161 	.word	0x08007161
 8007138:	08007177 	.word	0x08007177
 800713c:	08007167 	.word	0x08007167
 8007140:	08007177 	.word	0x08007177
 8007144:	08007177 	.word	0x08007177
 8007148:	08007177 	.word	0x08007177
 800714c:	0800716f 	.word	0x0800716f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007150:	f7fd fb34 	bl	80047bc <HAL_RCC_GetPCLK1Freq>
 8007154:	61b8      	str	r0, [r7, #24]
        break;
 8007156:	e013      	b.n	8007180 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007158:	f7fd fb44 	bl	80047e4 <HAL_RCC_GetPCLK2Freq>
 800715c:	61b8      	str	r0, [r7, #24]
        break;
 800715e:	e00f      	b.n	8007180 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007160:	4b1d      	ldr	r3, [pc, #116]	; (80071d8 <UART_SetConfig+0x4c4>)
 8007162:	61bb      	str	r3, [r7, #24]
        break;
 8007164:	e00c      	b.n	8007180 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007166:	f7fd fa17 	bl	8004598 <HAL_RCC_GetSysClockFreq>
 800716a:	61b8      	str	r0, [r7, #24]
        break;
 800716c:	e008      	b.n	8007180 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800716e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007172:	61bb      	str	r3, [r7, #24]
        break;
 8007174:	e004      	b.n	8007180 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007176:	2300      	movs	r3, #0
 8007178:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800717a:	2301      	movs	r3, #1
 800717c:	77bb      	strb	r3, [r7, #30]
        break;
 800717e:	bf00      	nop
    }

    if (pclk != 0U)
 8007180:	69bb      	ldr	r3, [r7, #24]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d018      	beq.n	80071b8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	085a      	lsrs	r2, r3, #1
 800718c:	69bb      	ldr	r3, [r7, #24]
 800718e:	441a      	add	r2, r3
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	fbb2 f3f3 	udiv	r3, r2, r3
 8007198:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	2b0f      	cmp	r3, #15
 800719e:	d909      	bls.n	80071b4 <UART_SetConfig+0x4a0>
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071a6:	d205      	bcs.n	80071b4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	b29a      	uxth	r2, r3
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	60da      	str	r2, [r3, #12]
 80071b2:	e001      	b.n	80071b8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80071b4:	2301      	movs	r3, #1
 80071b6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2200      	movs	r2, #0
 80071bc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2200      	movs	r2, #0
 80071c2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80071c4:	7fbb      	ldrb	r3, [r7, #30]
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3720      	adds	r7, #32
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}
 80071ce:	bf00      	nop
 80071d0:	40007c00 	.word	0x40007c00
 80071d4:	40023800 	.word	0x40023800
 80071d8:	00f42400 	.word	0x00f42400

080071dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80071dc:	b480      	push	{r7}
 80071de:	b083      	sub	sp, #12
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071e8:	f003 0301 	and.w	r3, r3, #1
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d00a      	beq.n	8007206 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	430a      	orrs	r2, r1
 8007204:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800720a:	f003 0302 	and.w	r3, r3, #2
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00a      	beq.n	8007228 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	430a      	orrs	r2, r1
 8007226:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800722c:	f003 0304 	and.w	r3, r3, #4
 8007230:	2b00      	cmp	r3, #0
 8007232:	d00a      	beq.n	800724a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	430a      	orrs	r2, r1
 8007248:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800724e:	f003 0308 	and.w	r3, r3, #8
 8007252:	2b00      	cmp	r3, #0
 8007254:	d00a      	beq.n	800726c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	430a      	orrs	r2, r1
 800726a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007270:	f003 0310 	and.w	r3, r3, #16
 8007274:	2b00      	cmp	r3, #0
 8007276:	d00a      	beq.n	800728e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	689b      	ldr	r3, [r3, #8]
 800727e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	430a      	orrs	r2, r1
 800728c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007292:	f003 0320 	and.w	r3, r3, #32
 8007296:	2b00      	cmp	r3, #0
 8007298:	d00a      	beq.n	80072b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	689b      	ldr	r3, [r3, #8]
 80072a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	430a      	orrs	r2, r1
 80072ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d01a      	beq.n	80072f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	430a      	orrs	r2, r1
 80072d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80072da:	d10a      	bne.n	80072f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	430a      	orrs	r2, r1
 80072f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d00a      	beq.n	8007314 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	430a      	orrs	r2, r1
 8007312:	605a      	str	r2, [r3, #4]
  }
}
 8007314:	bf00      	nop
 8007316:	370c      	adds	r7, #12
 8007318:	46bd      	mov	sp, r7
 800731a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731e:	4770      	bx	lr

08007320 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b086      	sub	sp, #24
 8007324:	af02      	add	r7, sp, #8
 8007326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2200      	movs	r2, #0
 800732c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007330:	f7fa fe3a 	bl	8001fa8 <HAL_GetTick>
 8007334:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f003 0308 	and.w	r3, r3, #8
 8007340:	2b08      	cmp	r3, #8
 8007342:	d10e      	bne.n	8007362 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007344:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007348:	9300      	str	r3, [sp, #0]
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	2200      	movs	r2, #0
 800734e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 f831 	bl	80073ba <UART_WaitOnFlagUntilTimeout>
 8007358:	4603      	mov	r3, r0
 800735a:	2b00      	cmp	r3, #0
 800735c:	d001      	beq.n	8007362 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800735e:	2303      	movs	r3, #3
 8007360:	e027      	b.n	80073b2 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f003 0304 	and.w	r3, r3, #4
 800736c:	2b04      	cmp	r3, #4
 800736e:	d10e      	bne.n	800738e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007370:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007374:	9300      	str	r3, [sp, #0]
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	2200      	movs	r2, #0
 800737a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	f000 f81b 	bl	80073ba <UART_WaitOnFlagUntilTimeout>
 8007384:	4603      	mov	r3, r0
 8007386:	2b00      	cmp	r3, #0
 8007388:	d001      	beq.n	800738e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800738a:	2303      	movs	r3, #3
 800738c:	e011      	b.n	80073b2 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2220      	movs	r2, #32
 8007392:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2220      	movs	r2, #32
 8007398:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2200      	movs	r2, #0
 80073a0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2200      	movs	r2, #0
 80073a6:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2200      	movs	r2, #0
 80073ac:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80073b0:	2300      	movs	r3, #0
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	3710      	adds	r7, #16
 80073b6:	46bd      	mov	sp, r7
 80073b8:	bd80      	pop	{r7, pc}

080073ba <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80073ba:	b580      	push	{r7, lr}
 80073bc:	b09c      	sub	sp, #112	; 0x70
 80073be:	af00      	add	r7, sp, #0
 80073c0:	60f8      	str	r0, [r7, #12]
 80073c2:	60b9      	str	r1, [r7, #8]
 80073c4:	603b      	str	r3, [r7, #0]
 80073c6:	4613      	mov	r3, r2
 80073c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073ca:	e0a7      	b.n	800751c <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80073ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073d2:	f000 80a3 	beq.w	800751c <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073d6:	f7fa fde7 	bl	8001fa8 <HAL_GetTick>
 80073da:	4602      	mov	r2, r0
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	1ad3      	subs	r3, r2, r3
 80073e0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d302      	bcc.n	80073ec <UART_WaitOnFlagUntilTimeout+0x32>
 80073e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d13f      	bne.n	800746c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073f4:	e853 3f00 	ldrex	r3, [r3]
 80073f8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80073fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073fc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007400:	667b      	str	r3, [r7, #100]	; 0x64
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	461a      	mov	r2, r3
 8007408:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800740a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800740c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800740e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007410:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007412:	e841 2300 	strex	r3, r2, [r1]
 8007416:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007418:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800741a:	2b00      	cmp	r3, #0
 800741c:	d1e6      	bne.n	80073ec <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	3308      	adds	r3, #8
 8007424:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007426:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007428:	e853 3f00 	ldrex	r3, [r3]
 800742c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800742e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007430:	f023 0301 	bic.w	r3, r3, #1
 8007434:	663b      	str	r3, [r7, #96]	; 0x60
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	3308      	adds	r3, #8
 800743c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800743e:	64ba      	str	r2, [r7, #72]	; 0x48
 8007440:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007442:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007444:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007446:	e841 2300 	strex	r3, r2, [r1]
 800744a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800744c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800744e:	2b00      	cmp	r3, #0
 8007450:	d1e5      	bne.n	800741e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2220      	movs	r2, #32
 8007456:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2220      	movs	r2, #32
 800745c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	2200      	movs	r2, #0
 8007464:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007468:	2303      	movs	r3, #3
 800746a:	e068      	b.n	800753e <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f003 0304 	and.w	r3, r3, #4
 8007476:	2b00      	cmp	r3, #0
 8007478:	d050      	beq.n	800751c <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	69db      	ldr	r3, [r3, #28]
 8007480:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007484:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007488:	d148      	bne.n	800751c <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007492:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800749a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800749c:	e853 3f00 	ldrex	r3, [r3]
 80074a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80074a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074a4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80074a8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	461a      	mov	r2, r3
 80074b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074b2:	637b      	str	r3, [r7, #52]	; 0x34
 80074b4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80074b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80074ba:	e841 2300 	strex	r3, r2, [r1]
 80074be:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80074c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d1e6      	bne.n	8007494 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	3308      	adds	r3, #8
 80074cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ce:	697b      	ldr	r3, [r7, #20]
 80074d0:	e853 3f00 	ldrex	r3, [r3]
 80074d4:	613b      	str	r3, [r7, #16]
   return(result);
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	f023 0301 	bic.w	r3, r3, #1
 80074dc:	66bb      	str	r3, [r7, #104]	; 0x68
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	3308      	adds	r3, #8
 80074e4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80074e6:	623a      	str	r2, [r7, #32]
 80074e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ea:	69f9      	ldr	r1, [r7, #28]
 80074ec:	6a3a      	ldr	r2, [r7, #32]
 80074ee:	e841 2300 	strex	r3, r2, [r1]
 80074f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80074f4:	69bb      	ldr	r3, [r7, #24]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d1e5      	bne.n	80074c6 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	2220      	movs	r2, #32
 80074fe:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2220      	movs	r2, #32
 8007504:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	2220      	movs	r2, #32
 800750c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2200      	movs	r2, #0
 8007514:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007518:	2303      	movs	r3, #3
 800751a:	e010      	b.n	800753e <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	69da      	ldr	r2, [r3, #28]
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	4013      	ands	r3, r2
 8007526:	68ba      	ldr	r2, [r7, #8]
 8007528:	429a      	cmp	r2, r3
 800752a:	bf0c      	ite	eq
 800752c:	2301      	moveq	r3, #1
 800752e:	2300      	movne	r3, #0
 8007530:	b2db      	uxtb	r3, r3
 8007532:	461a      	mov	r2, r3
 8007534:	79fb      	ldrb	r3, [r7, #7]
 8007536:	429a      	cmp	r2, r3
 8007538:	f43f af48 	beq.w	80073cc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800753c:	2300      	movs	r3, #0
}
 800753e:	4618      	mov	r0, r3
 8007540:	3770      	adds	r7, #112	; 0x70
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}
	...

08007548 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b096      	sub	sp, #88	; 0x58
 800754c:	af00      	add	r7, sp, #0
 800754e:	60f8      	str	r0, [r7, #12]
 8007550:	60b9      	str	r1, [r7, #8]
 8007552:	4613      	mov	r3, r2
 8007554:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	68ba      	ldr	r2, [r7, #8]
 800755a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	88fa      	ldrh	r2, [r7, #6]
 8007560:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2200      	movs	r2, #0
 8007568:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2222      	movs	r2, #34	; 0x22
 8007570:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if (huart->hdmarx != NULL)
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007578:	2b00      	cmp	r3, #0
 800757a:	d028      	beq.n	80075ce <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007580:	4a3e      	ldr	r2, [pc, #248]	; (800767c <UART_Start_Receive_DMA+0x134>)
 8007582:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007588:	4a3d      	ldr	r2, [pc, #244]	; (8007680 <UART_Start_Receive_DMA+0x138>)
 800758a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007590:	4a3c      	ldr	r2, [pc, #240]	; (8007684 <UART_Start_Receive_DMA+0x13c>)
 8007592:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007598:	2200      	movs	r2, #0
 800759a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6f58      	ldr	r0, [r3, #116]	; 0x74
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	3324      	adds	r3, #36	; 0x24
 80075a6:	4619      	mov	r1, r3
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075ac:	461a      	mov	r2, r3
 80075ae:	88fb      	ldrh	r3, [r7, #6]
 80075b0:	f7fa fe96 	bl	80022e0 <HAL_DMA_Start_IT>
 80075b4:	4603      	mov	r3, r0
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d009      	beq.n	80075ce <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2210      	movs	r2, #16
 80075be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2220      	movs	r2, #32
 80075c6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      return HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
 80075cc:	e051      	b.n	8007672 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	691b      	ldr	r3, [r3, #16]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d018      	beq.n	8007608 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075de:	e853 3f00 	ldrex	r3, [r3]
 80075e2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80075e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80075ea:	657b      	str	r3, [r7, #84]	; 0x54
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	461a      	mov	r2, r3
 80075f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80075f4:	64bb      	str	r3, [r7, #72]	; 0x48
 80075f6:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80075fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80075fc:	e841 2300 	strex	r3, r2, [r1]
 8007600:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007602:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007604:	2b00      	cmp	r3, #0
 8007606:	d1e6      	bne.n	80075d6 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	3308      	adds	r3, #8
 800760e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007612:	e853 3f00 	ldrex	r3, [r3]
 8007616:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800761a:	f043 0301 	orr.w	r3, r3, #1
 800761e:	653b      	str	r3, [r7, #80]	; 0x50
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	3308      	adds	r3, #8
 8007626:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007628:	637a      	str	r2, [r7, #52]	; 0x34
 800762a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800762c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800762e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007630:	e841 2300 	strex	r3, r2, [r1]
 8007634:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007638:	2b00      	cmp	r3, #0
 800763a:	d1e5      	bne.n	8007608 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	3308      	adds	r3, #8
 8007642:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007644:	697b      	ldr	r3, [r7, #20]
 8007646:	e853 3f00 	ldrex	r3, [r3]
 800764a:	613b      	str	r3, [r7, #16]
   return(result);
 800764c:	693b      	ldr	r3, [r7, #16]
 800764e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007652:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	3308      	adds	r3, #8
 800765a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800765c:	623a      	str	r2, [r7, #32]
 800765e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007660:	69f9      	ldr	r1, [r7, #28]
 8007662:	6a3a      	ldr	r2, [r7, #32]
 8007664:	e841 2300 	strex	r3, r2, [r1]
 8007668:	61bb      	str	r3, [r7, #24]
   return(result);
 800766a:	69bb      	ldr	r3, [r7, #24]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d1e5      	bne.n	800763c <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8007670:	2300      	movs	r3, #0
}
 8007672:	4618      	mov	r0, r3
 8007674:	3758      	adds	r7, #88	; 0x58
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}
 800767a:	bf00      	nop
 800767c:	0800784f 	.word	0x0800784f
 8007680:	08007977 	.word	0x08007977
 8007684:	080079b5 	.word	0x080079b5

08007688 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007688:	b480      	push	{r7}
 800768a:	b089      	sub	sp, #36	; 0x24
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	e853 3f00 	ldrex	r3, [r3]
 800769c:	60bb      	str	r3, [r7, #8]
   return(result);
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80076a4:	61fb      	str	r3, [r7, #28]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	461a      	mov	r2, r3
 80076ac:	69fb      	ldr	r3, [r7, #28]
 80076ae:	61bb      	str	r3, [r7, #24]
 80076b0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b2:	6979      	ldr	r1, [r7, #20]
 80076b4:	69ba      	ldr	r2, [r7, #24]
 80076b6:	e841 2300 	strex	r3, r2, [r1]
 80076ba:	613b      	str	r3, [r7, #16]
   return(result);
 80076bc:	693b      	ldr	r3, [r7, #16]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d1e6      	bne.n	8007690 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2220      	movs	r2, #32
 80076c6:	67da      	str	r2, [r3, #124]	; 0x7c
}
 80076c8:	bf00      	nop
 80076ca:	3724      	adds	r7, #36	; 0x24
 80076cc:	46bd      	mov	sp, r7
 80076ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d2:	4770      	bx	lr

080076d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b095      	sub	sp, #84	; 0x54
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076e4:	e853 3f00 	ldrex	r3, [r3]
 80076e8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80076ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80076f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	461a      	mov	r2, r3
 80076f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076fa:	643b      	str	r3, [r7, #64]	; 0x40
 80076fc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007700:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007702:	e841 2300 	strex	r3, r2, [r1]
 8007706:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800770a:	2b00      	cmp	r3, #0
 800770c:	d1e6      	bne.n	80076dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	3308      	adds	r3, #8
 8007714:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007716:	6a3b      	ldr	r3, [r7, #32]
 8007718:	e853 3f00 	ldrex	r3, [r3]
 800771c:	61fb      	str	r3, [r7, #28]
   return(result);
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	f023 0301 	bic.w	r3, r3, #1
 8007724:	64bb      	str	r3, [r7, #72]	; 0x48
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	3308      	adds	r3, #8
 800772c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800772e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007730:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007732:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007734:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007736:	e841 2300 	strex	r3, r2, [r1]
 800773a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800773c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800773e:	2b00      	cmp	r3, #0
 8007740:	d1e5      	bne.n	800770e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007746:	2b01      	cmp	r3, #1
 8007748:	d118      	bne.n	800777c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	e853 3f00 	ldrex	r3, [r3]
 8007756:	60bb      	str	r3, [r7, #8]
   return(result);
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	f023 0310 	bic.w	r3, r3, #16
 800775e:	647b      	str	r3, [r7, #68]	; 0x44
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	461a      	mov	r2, r3
 8007766:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007768:	61bb      	str	r3, [r7, #24]
 800776a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776c:	6979      	ldr	r1, [r7, #20]
 800776e:	69ba      	ldr	r2, [r7, #24]
 8007770:	e841 2300 	strex	r3, r2, [r1]
 8007774:	613b      	str	r3, [r7, #16]
   return(result);
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d1e6      	bne.n	800774a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2220      	movs	r2, #32
 8007780:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2200      	movs	r2, #0
 8007788:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2200      	movs	r2, #0
 800778e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007790:	bf00      	nop
 8007792:	3754      	adds	r7, #84	; 0x54
 8007794:	46bd      	mov	sp, r7
 8007796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779a:	4770      	bx	lr

0800779c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b090      	sub	sp, #64	; 0x40
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077a8:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	69db      	ldr	r3, [r3, #28]
 80077ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077b2:	d037      	beq.n	8007824 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 80077b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077b6:	2200      	movs	r2, #0
 80077b8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80077bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	3308      	adds	r3, #8
 80077c2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077c6:	e853 3f00 	ldrex	r3, [r3]
 80077ca:	623b      	str	r3, [r7, #32]
   return(result);
 80077cc:	6a3b      	ldr	r3, [r7, #32]
 80077ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80077d2:	63bb      	str	r3, [r7, #56]	; 0x38
 80077d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	3308      	adds	r3, #8
 80077da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80077dc:	633a      	str	r2, [r7, #48]	; 0x30
 80077de:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80077e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077e4:	e841 2300 	strex	r3, r2, [r1]
 80077e8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80077ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d1e5      	bne.n	80077bc <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80077f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f6:	693b      	ldr	r3, [r7, #16]
 80077f8:	e853 3f00 	ldrex	r3, [r3]
 80077fc:	60fb      	str	r3, [r7, #12]
   return(result);
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007804:	637b      	str	r3, [r7, #52]	; 0x34
 8007806:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	461a      	mov	r2, r3
 800780c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800780e:	61fb      	str	r3, [r7, #28]
 8007810:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007812:	69b9      	ldr	r1, [r7, #24]
 8007814:	69fa      	ldr	r2, [r7, #28]
 8007816:	e841 2300 	strex	r3, r2, [r1]
 800781a:	617b      	str	r3, [r7, #20]
   return(result);
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d1e6      	bne.n	80077f0 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007822:	e002      	b.n	800782a <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8007824:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007826:	f7ff fa2d 	bl	8006c84 <HAL_UART_TxCpltCallback>
}
 800782a:	bf00      	nop
 800782c:	3740      	adds	r7, #64	; 0x40
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}

08007832 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007832:	b580      	push	{r7, lr}
 8007834:	b084      	sub	sp, #16
 8007836:	af00      	add	r7, sp, #0
 8007838:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800783e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007840:	68f8      	ldr	r0, [r7, #12]
 8007842:	f7ff fa29 	bl	8006c98 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007846:	bf00      	nop
 8007848:	3710      	adds	r7, #16
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}

0800784e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800784e:	b580      	push	{r7, lr}
 8007850:	b09c      	sub	sp, #112	; 0x70
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800785a:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	69db      	ldr	r3, [r3, #28]
 8007860:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007864:	d071      	beq.n	800794a <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8007866:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007868:	2200      	movs	r2, #0
 800786a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800786e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007874:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007876:	e853 3f00 	ldrex	r3, [r3]
 800787a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800787c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800787e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007882:	66bb      	str	r3, [r7, #104]	; 0x68
 8007884:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	461a      	mov	r2, r3
 800788a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800788c:	65bb      	str	r3, [r7, #88]	; 0x58
 800788e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007890:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007892:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007894:	e841 2300 	strex	r3, r2, [r1]
 8007898:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800789a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800789c:	2b00      	cmp	r3, #0
 800789e:	d1e6      	bne.n	800786e <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	3308      	adds	r3, #8
 80078a6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078aa:	e853 3f00 	ldrex	r3, [r3]
 80078ae:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80078b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078b2:	f023 0301 	bic.w	r3, r3, #1
 80078b6:	667b      	str	r3, [r7, #100]	; 0x64
 80078b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	3308      	adds	r3, #8
 80078be:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80078c0:	647a      	str	r2, [r7, #68]	; 0x44
 80078c2:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078c4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80078c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80078c8:	e841 2300 	strex	r3, r2, [r1]
 80078cc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80078ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d1e5      	bne.n	80078a0 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	3308      	adds	r3, #8
 80078da:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078de:	e853 3f00 	ldrex	r3, [r3]
 80078e2:	623b      	str	r3, [r7, #32]
   return(result);
 80078e4:	6a3b      	ldr	r3, [r7, #32]
 80078e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078ea:	663b      	str	r3, [r7, #96]	; 0x60
 80078ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	3308      	adds	r3, #8
 80078f2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80078f4:	633a      	str	r2, [r7, #48]	; 0x30
 80078f6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80078fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80078fc:	e841 2300 	strex	r3, r2, [r1]
 8007900:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007904:	2b00      	cmp	r3, #0
 8007906:	d1e5      	bne.n	80078d4 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007908:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800790a:	2220      	movs	r2, #32
 800790c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007910:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007912:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007914:	2b01      	cmp	r3, #1
 8007916:	d118      	bne.n	800794a <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007918:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	e853 3f00 	ldrex	r3, [r3]
 8007924:	60fb      	str	r3, [r7, #12]
   return(result);
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	f023 0310 	bic.w	r3, r3, #16
 800792c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800792e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	461a      	mov	r2, r3
 8007934:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007936:	61fb      	str	r3, [r7, #28]
 8007938:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800793a:	69b9      	ldr	r1, [r7, #24]
 800793c:	69fa      	ldr	r2, [r7, #28]
 800793e:	e841 2300 	strex	r3, r2, [r1]
 8007942:	617b      	str	r3, [r7, #20]
   return(result);
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d1e6      	bne.n	8007918 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800794a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800794c:	2200      	movs	r2, #0
 800794e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007950:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007952:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007954:	2b01      	cmp	r3, #1
 8007956:	d107      	bne.n	8007968 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007958:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800795a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800795e:	4619      	mov	r1, r3
 8007960:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007962:	f7ff f9c1 	bl	8006ce8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007966:	e002      	b.n	800796e <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8007968:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800796a:	f7ff f99f 	bl	8006cac <HAL_UART_RxCpltCallback>
}
 800796e:	bf00      	nop
 8007970:	3770      	adds	r7, #112	; 0x70
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}

08007976 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007976:	b580      	push	{r7, lr}
 8007978:	b084      	sub	sp, #16
 800797a:	af00      	add	r7, sp, #0
 800797c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007982:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	2201      	movs	r2, #1
 8007988:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800798e:	2b01      	cmp	r3, #1
 8007990:	d109      	bne.n	80079a6 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007998:	085b      	lsrs	r3, r3, #1
 800799a:	b29b      	uxth	r3, r3
 800799c:	4619      	mov	r1, r3
 800799e:	68f8      	ldr	r0, [r7, #12]
 80079a0:	f7ff f9a2 	bl	8006ce8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80079a4:	e002      	b.n	80079ac <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80079a6:	68f8      	ldr	r0, [r7, #12]
 80079a8:	f7ff f98a 	bl	8006cc0 <HAL_UART_RxHalfCpltCallback>
}
 80079ac:	bf00      	nop
 80079ae:	3710      	adds	r7, #16
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}

080079b4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b086      	sub	sp, #24
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079c0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80079c6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80079ce:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80079d0:	697b      	ldr	r3, [r7, #20]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	689b      	ldr	r3, [r3, #8]
 80079d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079da:	2b80      	cmp	r3, #128	; 0x80
 80079dc:	d109      	bne.n	80079f2 <UART_DMAError+0x3e>
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	2b21      	cmp	r3, #33	; 0x21
 80079e2:	d106      	bne.n	80079f2 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	2200      	movs	r2, #0
 80079e8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 80079ec:	6978      	ldr	r0, [r7, #20]
 80079ee:	f7ff fe4b 	bl	8007688 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	689b      	ldr	r3, [r3, #8]
 80079f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079fc:	2b40      	cmp	r3, #64	; 0x40
 80079fe:	d109      	bne.n	8007a14 <UART_DMAError+0x60>
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	2b22      	cmp	r3, #34	; 0x22
 8007a04:	d106      	bne.n	8007a14 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8007a0e:	6978      	ldr	r0, [r7, #20]
 8007a10:	f7ff fe60 	bl	80076d4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a1a:	f043 0210 	orr.w	r2, r3, #16
 8007a1e:	697b      	ldr	r3, [r7, #20]
 8007a20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a24:	6978      	ldr	r0, [r7, #20]
 8007a26:	f7ff f955 	bl	8006cd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a2a:	bf00      	nop
 8007a2c:	3718      	adds	r7, #24
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bd80      	pop	{r7, pc}

08007a32 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007a32:	b580      	push	{r7, lr}
 8007a34:	b084      	sub	sp, #16
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a3e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2200      	movs	r2, #0
 8007a44:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a50:	68f8      	ldr	r0, [r7, #12]
 8007a52:	f7ff f93f 	bl	8006cd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a56:	bf00      	nop
 8007a58:	3710      	adds	r7, #16
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}

08007a5e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a5e:	b580      	push	{r7, lr}
 8007a60:	b088      	sub	sp, #32
 8007a62:	af00      	add	r7, sp, #0
 8007a64:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	e853 3f00 	ldrex	r3, [r3]
 8007a72:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a7a:	61fb      	str	r3, [r7, #28]
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	461a      	mov	r2, r3
 8007a82:	69fb      	ldr	r3, [r7, #28]
 8007a84:	61bb      	str	r3, [r7, #24]
 8007a86:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a88:	6979      	ldr	r1, [r7, #20]
 8007a8a:	69ba      	ldr	r2, [r7, #24]
 8007a8c:	e841 2300 	strex	r3, r2, [r1]
 8007a90:	613b      	str	r3, [r7, #16]
   return(result);
 8007a92:	693b      	ldr	r3, [r7, #16]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d1e6      	bne.n	8007a66 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2220      	movs	r2, #32
 8007a9c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f7ff f8ed 	bl	8006c84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007aaa:	bf00      	nop
 8007aac:	3720      	adds	r7, #32
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}
	...

08007ab4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b087      	sub	sp, #28
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	60f8      	str	r0, [r7, #12]
 8007abc:	60b9      	str	r1, [r7, #8]
 8007abe:	4613      	mov	r3, r2
 8007ac0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007ac2:	79fb      	ldrb	r3, [r7, #7]
 8007ac4:	2b02      	cmp	r3, #2
 8007ac6:	d165      	bne.n	8007b94 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	4a41      	ldr	r2, [pc, #260]	; (8007bd0 <USB_SetTurnaroundTime+0x11c>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	d906      	bls.n	8007ade <USB_SetTurnaroundTime+0x2a>
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	4a40      	ldr	r2, [pc, #256]	; (8007bd4 <USB_SetTurnaroundTime+0x120>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d202      	bcs.n	8007ade <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007ad8:	230f      	movs	r3, #15
 8007ada:	617b      	str	r3, [r7, #20]
 8007adc:	e062      	b.n	8007ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	4a3c      	ldr	r2, [pc, #240]	; (8007bd4 <USB_SetTurnaroundTime+0x120>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d306      	bcc.n	8007af4 <USB_SetTurnaroundTime+0x40>
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	4a3b      	ldr	r2, [pc, #236]	; (8007bd8 <USB_SetTurnaroundTime+0x124>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d202      	bcs.n	8007af4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007aee:	230e      	movs	r3, #14
 8007af0:	617b      	str	r3, [r7, #20]
 8007af2:	e057      	b.n	8007ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	4a38      	ldr	r2, [pc, #224]	; (8007bd8 <USB_SetTurnaroundTime+0x124>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d306      	bcc.n	8007b0a <USB_SetTurnaroundTime+0x56>
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	4a37      	ldr	r2, [pc, #220]	; (8007bdc <USB_SetTurnaroundTime+0x128>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d202      	bcs.n	8007b0a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007b04:	230d      	movs	r3, #13
 8007b06:	617b      	str	r3, [r7, #20]
 8007b08:	e04c      	b.n	8007ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	4a33      	ldr	r2, [pc, #204]	; (8007bdc <USB_SetTurnaroundTime+0x128>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d306      	bcc.n	8007b20 <USB_SetTurnaroundTime+0x6c>
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	4a32      	ldr	r2, [pc, #200]	; (8007be0 <USB_SetTurnaroundTime+0x12c>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d802      	bhi.n	8007b20 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007b1a:	230c      	movs	r3, #12
 8007b1c:	617b      	str	r3, [r7, #20]
 8007b1e:	e041      	b.n	8007ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	4a2f      	ldr	r2, [pc, #188]	; (8007be0 <USB_SetTurnaroundTime+0x12c>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d906      	bls.n	8007b36 <USB_SetTurnaroundTime+0x82>
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	4a2e      	ldr	r2, [pc, #184]	; (8007be4 <USB_SetTurnaroundTime+0x130>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d802      	bhi.n	8007b36 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007b30:	230b      	movs	r3, #11
 8007b32:	617b      	str	r3, [r7, #20]
 8007b34:	e036      	b.n	8007ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	4a2a      	ldr	r2, [pc, #168]	; (8007be4 <USB_SetTurnaroundTime+0x130>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d906      	bls.n	8007b4c <USB_SetTurnaroundTime+0x98>
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	4a29      	ldr	r2, [pc, #164]	; (8007be8 <USB_SetTurnaroundTime+0x134>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d802      	bhi.n	8007b4c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007b46:	230a      	movs	r3, #10
 8007b48:	617b      	str	r3, [r7, #20]
 8007b4a:	e02b      	b.n	8007ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	4a26      	ldr	r2, [pc, #152]	; (8007be8 <USB_SetTurnaroundTime+0x134>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d906      	bls.n	8007b62 <USB_SetTurnaroundTime+0xae>
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	4a25      	ldr	r2, [pc, #148]	; (8007bec <USB_SetTurnaroundTime+0x138>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d202      	bcs.n	8007b62 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007b5c:	2309      	movs	r3, #9
 8007b5e:	617b      	str	r3, [r7, #20]
 8007b60:	e020      	b.n	8007ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	4a21      	ldr	r2, [pc, #132]	; (8007bec <USB_SetTurnaroundTime+0x138>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d306      	bcc.n	8007b78 <USB_SetTurnaroundTime+0xc4>
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	4a20      	ldr	r2, [pc, #128]	; (8007bf0 <USB_SetTurnaroundTime+0x13c>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d802      	bhi.n	8007b78 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007b72:	2308      	movs	r3, #8
 8007b74:	617b      	str	r3, [r7, #20]
 8007b76:	e015      	b.n	8007ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	4a1d      	ldr	r2, [pc, #116]	; (8007bf0 <USB_SetTurnaroundTime+0x13c>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d906      	bls.n	8007b8e <USB_SetTurnaroundTime+0xda>
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	4a1c      	ldr	r2, [pc, #112]	; (8007bf4 <USB_SetTurnaroundTime+0x140>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d202      	bcs.n	8007b8e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007b88:	2307      	movs	r3, #7
 8007b8a:	617b      	str	r3, [r7, #20]
 8007b8c:	e00a      	b.n	8007ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007b8e:	2306      	movs	r3, #6
 8007b90:	617b      	str	r3, [r7, #20]
 8007b92:	e007      	b.n	8007ba4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007b94:	79fb      	ldrb	r3, [r7, #7]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d102      	bne.n	8007ba0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007b9a:	2309      	movs	r3, #9
 8007b9c:	617b      	str	r3, [r7, #20]
 8007b9e:	e001      	b.n	8007ba4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007ba0:	2309      	movs	r3, #9
 8007ba2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	68db      	ldr	r3, [r3, #12]
 8007ba8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	68da      	ldr	r2, [r3, #12]
 8007bb4:	697b      	ldr	r3, [r7, #20]
 8007bb6:	029b      	lsls	r3, r3, #10
 8007bb8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007bbc:	431a      	orrs	r2, r3
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007bc2:	2300      	movs	r3, #0
}
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	371c      	adds	r7, #28
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bce:	4770      	bx	lr
 8007bd0:	00d8acbf 	.word	0x00d8acbf
 8007bd4:	00e4e1c0 	.word	0x00e4e1c0
 8007bd8:	00f42400 	.word	0x00f42400
 8007bdc:	01067380 	.word	0x01067380
 8007be0:	011a499f 	.word	0x011a499f
 8007be4:	01312cff 	.word	0x01312cff
 8007be8:	014ca43f 	.word	0x014ca43f
 8007bec:	016e3600 	.word	0x016e3600
 8007bf0:	01a6ab1f 	.word	0x01a6ab1f
 8007bf4:	01e84800 	.word	0x01e84800

08007bf8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b085      	sub	sp, #20
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007c02:	2300      	movs	r3, #0
 8007c04:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	3301      	adds	r3, #1
 8007c0a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	4a13      	ldr	r2, [pc, #76]	; (8007c5c <USB_FlushTxFifo+0x64>)
 8007c10:	4293      	cmp	r3, r2
 8007c12:	d901      	bls.n	8007c18 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007c14:	2303      	movs	r3, #3
 8007c16:	e01b      	b.n	8007c50 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	691b      	ldr	r3, [r3, #16]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	daf2      	bge.n	8007c06 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007c20:	2300      	movs	r3, #0
 8007c22:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	019b      	lsls	r3, r3, #6
 8007c28:	f043 0220 	orr.w	r2, r3, #32
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	3301      	adds	r3, #1
 8007c34:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	4a08      	ldr	r2, [pc, #32]	; (8007c5c <USB_FlushTxFifo+0x64>)
 8007c3a:	4293      	cmp	r3, r2
 8007c3c:	d901      	bls.n	8007c42 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007c3e:	2303      	movs	r3, #3
 8007c40:	e006      	b.n	8007c50 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	691b      	ldr	r3, [r3, #16]
 8007c46:	f003 0320 	and.w	r3, r3, #32
 8007c4a:	2b20      	cmp	r3, #32
 8007c4c:	d0f0      	beq.n	8007c30 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007c4e:	2300      	movs	r3, #0
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	3714      	adds	r7, #20
 8007c54:	46bd      	mov	sp, r7
 8007c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5a:	4770      	bx	lr
 8007c5c:	00030d40 	.word	0x00030d40

08007c60 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b087      	sub	sp, #28
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c72:	689b      	ldr	r3, [r3, #8]
 8007c74:	f003 0306 	and.w	r3, r3, #6
 8007c78:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d102      	bne.n	8007c86 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007c80:	2300      	movs	r3, #0
 8007c82:	75fb      	strb	r3, [r7, #23]
 8007c84:	e00a      	b.n	8007c9c <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	2b02      	cmp	r3, #2
 8007c8a:	d002      	beq.n	8007c92 <USB_GetDevSpeed+0x32>
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	2b06      	cmp	r3, #6
 8007c90:	d102      	bne.n	8007c98 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007c92:	2302      	movs	r3, #2
 8007c94:	75fb      	strb	r3, [r7, #23]
 8007c96:	e001      	b.n	8007c9c <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007c98:	230f      	movs	r3, #15
 8007c9a:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007c9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	371c      	adds	r7, #28
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca8:	4770      	bx	lr
	...

08007cac <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007cac:	b480      	push	{r7}
 8007cae:	b085      	sub	sp, #20
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
 8007cb4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	781b      	ldrb	r3, [r3, #0]
 8007cbe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	785b      	ldrb	r3, [r3, #1]
 8007cc4:	2b01      	cmp	r3, #1
 8007cc6:	d139      	bne.n	8007d3c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cce:	69da      	ldr	r2, [r3, #28]
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	781b      	ldrb	r3, [r3, #0]
 8007cd4:	f003 030f 	and.w	r3, r3, #15
 8007cd8:	2101      	movs	r1, #1
 8007cda:	fa01 f303 	lsl.w	r3, r1, r3
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	68f9      	ldr	r1, [r7, #12]
 8007ce2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	015a      	lsls	r2, r3, #5
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	4413      	add	r3, r2
 8007cf2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d153      	bne.n	8007da8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	015a      	lsls	r2, r3, #5
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	4413      	add	r3, r2
 8007d08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	68db      	ldr	r3, [r3, #12]
 8007d12:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	791b      	ldrb	r3, [r3, #4]
 8007d1a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d1c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	059b      	lsls	r3, r3, #22
 8007d22:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d24:	431a      	orrs	r2, r3
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	0159      	lsls	r1, r3, #5
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	440b      	add	r3, r1
 8007d2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d32:	4619      	mov	r1, r3
 8007d34:	4b20      	ldr	r3, [pc, #128]	; (8007db8 <USB_ActivateEndpoint+0x10c>)
 8007d36:	4313      	orrs	r3, r2
 8007d38:	600b      	str	r3, [r1, #0]
 8007d3a:	e035      	b.n	8007da8 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d42:	69da      	ldr	r2, [r3, #28]
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	781b      	ldrb	r3, [r3, #0]
 8007d48:	f003 030f 	and.w	r3, r3, #15
 8007d4c:	2101      	movs	r1, #1
 8007d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8007d52:	041b      	lsls	r3, r3, #16
 8007d54:	68f9      	ldr	r1, [r7, #12]
 8007d56:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	015a      	lsls	r2, r3, #5
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	4413      	add	r3, r2
 8007d66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d119      	bne.n	8007da8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	015a      	lsls	r2, r3, #5
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	4413      	add	r3, r2
 8007d7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d80:	681a      	ldr	r2, [r3, #0]
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	791b      	ldrb	r3, [r3, #4]
 8007d8e:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007d90:	430b      	orrs	r3, r1
 8007d92:	431a      	orrs	r2, r3
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	0159      	lsls	r1, r3, #5
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	440b      	add	r3, r1
 8007d9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007da0:	4619      	mov	r1, r3
 8007da2:	4b05      	ldr	r3, [pc, #20]	; (8007db8 <USB_ActivateEndpoint+0x10c>)
 8007da4:	4313      	orrs	r3, r2
 8007da6:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007da8:	2300      	movs	r3, #0
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3714      	adds	r7, #20
 8007dae:	46bd      	mov	sp, r7
 8007db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db4:	4770      	bx	lr
 8007db6:	bf00      	nop
 8007db8:	10008000 	.word	0x10008000

08007dbc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b08a      	sub	sp, #40	; 0x28
 8007dc0:	af02      	add	r7, sp, #8
 8007dc2:	60f8      	str	r0, [r7, #12]
 8007dc4:	60b9      	str	r1, [r7, #8]
 8007dc6:	4613      	mov	r3, r2
 8007dc8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	781b      	ldrb	r3, [r3, #0]
 8007dd2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	785b      	ldrb	r3, [r3, #1]
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	f040 8163 	bne.w	80080a4 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	699b      	ldr	r3, [r3, #24]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d132      	bne.n	8007e4c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007de6:	69bb      	ldr	r3, [r7, #24]
 8007de8:	015a      	lsls	r2, r3, #5
 8007dea:	69fb      	ldr	r3, [r7, #28]
 8007dec:	4413      	add	r3, r2
 8007dee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007df2:	691a      	ldr	r2, [r3, #16]
 8007df4:	69bb      	ldr	r3, [r7, #24]
 8007df6:	0159      	lsls	r1, r3, #5
 8007df8:	69fb      	ldr	r3, [r7, #28]
 8007dfa:	440b      	add	r3, r1
 8007dfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e00:	4619      	mov	r1, r3
 8007e02:	4ba5      	ldr	r3, [pc, #660]	; (8008098 <USB_EPStartXfer+0x2dc>)
 8007e04:	4013      	ands	r3, r2
 8007e06:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007e08:	69bb      	ldr	r3, [r7, #24]
 8007e0a:	015a      	lsls	r2, r3, #5
 8007e0c:	69fb      	ldr	r3, [r7, #28]
 8007e0e:	4413      	add	r3, r2
 8007e10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e14:	691b      	ldr	r3, [r3, #16]
 8007e16:	69ba      	ldr	r2, [r7, #24]
 8007e18:	0151      	lsls	r1, r2, #5
 8007e1a:	69fa      	ldr	r2, [r7, #28]
 8007e1c:	440a      	add	r2, r1
 8007e1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e22:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007e26:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007e28:	69bb      	ldr	r3, [r7, #24]
 8007e2a:	015a      	lsls	r2, r3, #5
 8007e2c:	69fb      	ldr	r3, [r7, #28]
 8007e2e:	4413      	add	r3, r2
 8007e30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e34:	691a      	ldr	r2, [r3, #16]
 8007e36:	69bb      	ldr	r3, [r7, #24]
 8007e38:	0159      	lsls	r1, r3, #5
 8007e3a:	69fb      	ldr	r3, [r7, #28]
 8007e3c:	440b      	add	r3, r1
 8007e3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e42:	4619      	mov	r1, r3
 8007e44:	4b95      	ldr	r3, [pc, #596]	; (800809c <USB_EPStartXfer+0x2e0>)
 8007e46:	4013      	ands	r3, r2
 8007e48:	610b      	str	r3, [r1, #16]
 8007e4a:	e074      	b.n	8007f36 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007e4c:	69bb      	ldr	r3, [r7, #24]
 8007e4e:	015a      	lsls	r2, r3, #5
 8007e50:	69fb      	ldr	r3, [r7, #28]
 8007e52:	4413      	add	r3, r2
 8007e54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e58:	691a      	ldr	r2, [r3, #16]
 8007e5a:	69bb      	ldr	r3, [r7, #24]
 8007e5c:	0159      	lsls	r1, r3, #5
 8007e5e:	69fb      	ldr	r3, [r7, #28]
 8007e60:	440b      	add	r3, r1
 8007e62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e66:	4619      	mov	r1, r3
 8007e68:	4b8c      	ldr	r3, [pc, #560]	; (800809c <USB_EPStartXfer+0x2e0>)
 8007e6a:	4013      	ands	r3, r2
 8007e6c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007e6e:	69bb      	ldr	r3, [r7, #24]
 8007e70:	015a      	lsls	r2, r3, #5
 8007e72:	69fb      	ldr	r3, [r7, #28]
 8007e74:	4413      	add	r3, r2
 8007e76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e7a:	691a      	ldr	r2, [r3, #16]
 8007e7c:	69bb      	ldr	r3, [r7, #24]
 8007e7e:	0159      	lsls	r1, r3, #5
 8007e80:	69fb      	ldr	r3, [r7, #28]
 8007e82:	440b      	add	r3, r1
 8007e84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e88:	4619      	mov	r1, r3
 8007e8a:	4b83      	ldr	r3, [pc, #524]	; (8008098 <USB_EPStartXfer+0x2dc>)
 8007e8c:	4013      	ands	r3, r2
 8007e8e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007e90:	69bb      	ldr	r3, [r7, #24]
 8007e92:	015a      	lsls	r2, r3, #5
 8007e94:	69fb      	ldr	r3, [r7, #28]
 8007e96:	4413      	add	r3, r2
 8007e98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e9c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	6999      	ldr	r1, [r3, #24]
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	68db      	ldr	r3, [r3, #12]
 8007ea6:	440b      	add	r3, r1
 8007ea8:	1e59      	subs	r1, r3, #1
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	68db      	ldr	r3, [r3, #12]
 8007eae:	fbb1 f3f3 	udiv	r3, r1, r3
 8007eb2:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007eb4:	4b7a      	ldr	r3, [pc, #488]	; (80080a0 <USB_EPStartXfer+0x2e4>)
 8007eb6:	400b      	ands	r3, r1
 8007eb8:	69b9      	ldr	r1, [r7, #24]
 8007eba:	0148      	lsls	r0, r1, #5
 8007ebc:	69f9      	ldr	r1, [r7, #28]
 8007ebe:	4401      	add	r1, r0
 8007ec0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007ec8:	69bb      	ldr	r3, [r7, #24]
 8007eca:	015a      	lsls	r2, r3, #5
 8007ecc:	69fb      	ldr	r3, [r7, #28]
 8007ece:	4413      	add	r3, r2
 8007ed0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ed4:	691a      	ldr	r2, [r3, #16]
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	699b      	ldr	r3, [r3, #24]
 8007eda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ede:	69b9      	ldr	r1, [r7, #24]
 8007ee0:	0148      	lsls	r0, r1, #5
 8007ee2:	69f9      	ldr	r1, [r7, #28]
 8007ee4:	4401      	add	r1, r0
 8007ee6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007eea:	4313      	orrs	r3, r2
 8007eec:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	791b      	ldrb	r3, [r3, #4]
 8007ef2:	2b01      	cmp	r3, #1
 8007ef4:	d11f      	bne.n	8007f36 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007ef6:	69bb      	ldr	r3, [r7, #24]
 8007ef8:	015a      	lsls	r2, r3, #5
 8007efa:	69fb      	ldr	r3, [r7, #28]
 8007efc:	4413      	add	r3, r2
 8007efe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f02:	691b      	ldr	r3, [r3, #16]
 8007f04:	69ba      	ldr	r2, [r7, #24]
 8007f06:	0151      	lsls	r1, r2, #5
 8007f08:	69fa      	ldr	r2, [r7, #28]
 8007f0a:	440a      	add	r2, r1
 8007f0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f10:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007f14:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	015a      	lsls	r2, r3, #5
 8007f1a:	69fb      	ldr	r3, [r7, #28]
 8007f1c:	4413      	add	r3, r2
 8007f1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f22:	691b      	ldr	r3, [r3, #16]
 8007f24:	69ba      	ldr	r2, [r7, #24]
 8007f26:	0151      	lsls	r1, r2, #5
 8007f28:	69fa      	ldr	r2, [r7, #28]
 8007f2a:	440a      	add	r2, r1
 8007f2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f30:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007f34:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8007f36:	79fb      	ldrb	r3, [r7, #7]
 8007f38:	2b01      	cmp	r3, #1
 8007f3a:	d14b      	bne.n	8007fd4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	695b      	ldr	r3, [r3, #20]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d009      	beq.n	8007f58 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007f44:	69bb      	ldr	r3, [r7, #24]
 8007f46:	015a      	lsls	r2, r3, #5
 8007f48:	69fb      	ldr	r3, [r7, #28]
 8007f4a:	4413      	add	r3, r2
 8007f4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f50:	461a      	mov	r2, r3
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	695b      	ldr	r3, [r3, #20]
 8007f56:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	791b      	ldrb	r3, [r3, #4]
 8007f5c:	2b01      	cmp	r3, #1
 8007f5e:	d128      	bne.n	8007fb2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007f60:	69fb      	ldr	r3, [r7, #28]
 8007f62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f66:	689b      	ldr	r3, [r3, #8]
 8007f68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d110      	bne.n	8007f92 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007f70:	69bb      	ldr	r3, [r7, #24]
 8007f72:	015a      	lsls	r2, r3, #5
 8007f74:	69fb      	ldr	r3, [r7, #28]
 8007f76:	4413      	add	r3, r2
 8007f78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	69ba      	ldr	r2, [r7, #24]
 8007f80:	0151      	lsls	r1, r2, #5
 8007f82:	69fa      	ldr	r2, [r7, #28]
 8007f84:	440a      	add	r2, r1
 8007f86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f8a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007f8e:	6013      	str	r3, [r2, #0]
 8007f90:	e00f      	b.n	8007fb2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007f92:	69bb      	ldr	r3, [r7, #24]
 8007f94:	015a      	lsls	r2, r3, #5
 8007f96:	69fb      	ldr	r3, [r7, #28]
 8007f98:	4413      	add	r3, r2
 8007f9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	69ba      	ldr	r2, [r7, #24]
 8007fa2:	0151      	lsls	r1, r2, #5
 8007fa4:	69fa      	ldr	r2, [r7, #28]
 8007fa6:	440a      	add	r2, r1
 8007fa8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007fb0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007fb2:	69bb      	ldr	r3, [r7, #24]
 8007fb4:	015a      	lsls	r2, r3, #5
 8007fb6:	69fb      	ldr	r3, [r7, #28]
 8007fb8:	4413      	add	r3, r2
 8007fba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	69ba      	ldr	r2, [r7, #24]
 8007fc2:	0151      	lsls	r1, r2, #5
 8007fc4:	69fa      	ldr	r2, [r7, #28]
 8007fc6:	440a      	add	r2, r1
 8007fc8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fcc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007fd0:	6013      	str	r3, [r2, #0]
 8007fd2:	e137      	b.n	8008244 <USB_EPStartXfer+0x488>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007fd4:	69bb      	ldr	r3, [r7, #24]
 8007fd6:	015a      	lsls	r2, r3, #5
 8007fd8:	69fb      	ldr	r3, [r7, #28]
 8007fda:	4413      	add	r3, r2
 8007fdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	69ba      	ldr	r2, [r7, #24]
 8007fe4:	0151      	lsls	r1, r2, #5
 8007fe6:	69fa      	ldr	r2, [r7, #28]
 8007fe8:	440a      	add	r2, r1
 8007fea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fee:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007ff2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	791b      	ldrb	r3, [r3, #4]
 8007ff8:	2b01      	cmp	r3, #1
 8007ffa:	d015      	beq.n	8008028 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007ffc:	68bb      	ldr	r3, [r7, #8]
 8007ffe:	699b      	ldr	r3, [r3, #24]
 8008000:	2b00      	cmp	r3, #0
 8008002:	f000 811f 	beq.w	8008244 <USB_EPStartXfer+0x488>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008006:	69fb      	ldr	r3, [r7, #28]
 8008008:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800800c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	781b      	ldrb	r3, [r3, #0]
 8008012:	f003 030f 	and.w	r3, r3, #15
 8008016:	2101      	movs	r1, #1
 8008018:	fa01 f303 	lsl.w	r3, r1, r3
 800801c:	69f9      	ldr	r1, [r7, #28]
 800801e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008022:	4313      	orrs	r3, r2
 8008024:	634b      	str	r3, [r1, #52]	; 0x34
 8008026:	e10d      	b.n	8008244 <USB_EPStartXfer+0x488>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008028:	69fb      	ldr	r3, [r7, #28]
 800802a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800802e:	689b      	ldr	r3, [r3, #8]
 8008030:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008034:	2b00      	cmp	r3, #0
 8008036:	d110      	bne.n	800805a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008038:	69bb      	ldr	r3, [r7, #24]
 800803a:	015a      	lsls	r2, r3, #5
 800803c:	69fb      	ldr	r3, [r7, #28]
 800803e:	4413      	add	r3, r2
 8008040:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	69ba      	ldr	r2, [r7, #24]
 8008048:	0151      	lsls	r1, r2, #5
 800804a:	69fa      	ldr	r2, [r7, #28]
 800804c:	440a      	add	r2, r1
 800804e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008052:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008056:	6013      	str	r3, [r2, #0]
 8008058:	e00f      	b.n	800807a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800805a:	69bb      	ldr	r3, [r7, #24]
 800805c:	015a      	lsls	r2, r3, #5
 800805e:	69fb      	ldr	r3, [r7, #28]
 8008060:	4413      	add	r3, r2
 8008062:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	69ba      	ldr	r2, [r7, #24]
 800806a:	0151      	lsls	r1, r2, #5
 800806c:	69fa      	ldr	r2, [r7, #28]
 800806e:	440a      	add	r2, r1
 8008070:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008074:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008078:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	6919      	ldr	r1, [r3, #16]
 800807e:	68bb      	ldr	r3, [r7, #8]
 8008080:	781a      	ldrb	r2, [r3, #0]
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	699b      	ldr	r3, [r3, #24]
 8008086:	b298      	uxth	r0, r3
 8008088:	79fb      	ldrb	r3, [r7, #7]
 800808a:	9300      	str	r3, [sp, #0]
 800808c:	4603      	mov	r3, r0
 800808e:	68f8      	ldr	r0, [r7, #12]
 8008090:	f000 faea 	bl	8008668 <USB_WritePacket>
 8008094:	e0d6      	b.n	8008244 <USB_EPStartXfer+0x488>
 8008096:	bf00      	nop
 8008098:	e007ffff 	.word	0xe007ffff
 800809c:	fff80000 	.word	0xfff80000
 80080a0:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80080a4:	69bb      	ldr	r3, [r7, #24]
 80080a6:	015a      	lsls	r2, r3, #5
 80080a8:	69fb      	ldr	r3, [r7, #28]
 80080aa:	4413      	add	r3, r2
 80080ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080b0:	691a      	ldr	r2, [r3, #16]
 80080b2:	69bb      	ldr	r3, [r7, #24]
 80080b4:	0159      	lsls	r1, r3, #5
 80080b6:	69fb      	ldr	r3, [r7, #28]
 80080b8:	440b      	add	r3, r1
 80080ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080be:	4619      	mov	r1, r3
 80080c0:	4b63      	ldr	r3, [pc, #396]	; (8008250 <USB_EPStartXfer+0x494>)
 80080c2:	4013      	ands	r3, r2
 80080c4:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80080c6:	69bb      	ldr	r3, [r7, #24]
 80080c8:	015a      	lsls	r2, r3, #5
 80080ca:	69fb      	ldr	r3, [r7, #28]
 80080cc:	4413      	add	r3, r2
 80080ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080d2:	691a      	ldr	r2, [r3, #16]
 80080d4:	69bb      	ldr	r3, [r7, #24]
 80080d6:	0159      	lsls	r1, r3, #5
 80080d8:	69fb      	ldr	r3, [r7, #28]
 80080da:	440b      	add	r3, r1
 80080dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080e0:	4619      	mov	r1, r3
 80080e2:	4b5c      	ldr	r3, [pc, #368]	; (8008254 <USB_EPStartXfer+0x498>)
 80080e4:	4013      	ands	r3, r2
 80080e6:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	699b      	ldr	r3, [r3, #24]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d123      	bne.n	8008138 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80080f0:	69bb      	ldr	r3, [r7, #24]
 80080f2:	015a      	lsls	r2, r3, #5
 80080f4:	69fb      	ldr	r3, [r7, #28]
 80080f6:	4413      	add	r3, r2
 80080f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080fc:	691a      	ldr	r2, [r3, #16]
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	68db      	ldr	r3, [r3, #12]
 8008102:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008106:	69b9      	ldr	r1, [r7, #24]
 8008108:	0148      	lsls	r0, r1, #5
 800810a:	69f9      	ldr	r1, [r7, #28]
 800810c:	4401      	add	r1, r0
 800810e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008112:	4313      	orrs	r3, r2
 8008114:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008116:	69bb      	ldr	r3, [r7, #24]
 8008118:	015a      	lsls	r2, r3, #5
 800811a:	69fb      	ldr	r3, [r7, #28]
 800811c:	4413      	add	r3, r2
 800811e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008122:	691b      	ldr	r3, [r3, #16]
 8008124:	69ba      	ldr	r2, [r7, #24]
 8008126:	0151      	lsls	r1, r2, #5
 8008128:	69fa      	ldr	r2, [r7, #28]
 800812a:	440a      	add	r2, r1
 800812c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008130:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008134:	6113      	str	r3, [r2, #16]
 8008136:	e037      	b.n	80081a8 <USB_EPStartXfer+0x3ec>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	699a      	ldr	r2, [r3, #24]
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	68db      	ldr	r3, [r3, #12]
 8008140:	4413      	add	r3, r2
 8008142:	1e5a      	subs	r2, r3, #1
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	68db      	ldr	r3, [r3, #12]
 8008148:	fbb2 f3f3 	udiv	r3, r2, r3
 800814c:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	68db      	ldr	r3, [r3, #12]
 8008152:	8afa      	ldrh	r2, [r7, #22]
 8008154:	fb03 f202 	mul.w	r2, r3, r2
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800815c:	69bb      	ldr	r3, [r7, #24]
 800815e:	015a      	lsls	r2, r3, #5
 8008160:	69fb      	ldr	r3, [r7, #28]
 8008162:	4413      	add	r3, r2
 8008164:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008168:	691a      	ldr	r2, [r3, #16]
 800816a:	8afb      	ldrh	r3, [r7, #22]
 800816c:	04d9      	lsls	r1, r3, #19
 800816e:	4b3a      	ldr	r3, [pc, #232]	; (8008258 <USB_EPStartXfer+0x49c>)
 8008170:	400b      	ands	r3, r1
 8008172:	69b9      	ldr	r1, [r7, #24]
 8008174:	0148      	lsls	r0, r1, #5
 8008176:	69f9      	ldr	r1, [r7, #28]
 8008178:	4401      	add	r1, r0
 800817a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800817e:	4313      	orrs	r3, r2
 8008180:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008182:	69bb      	ldr	r3, [r7, #24]
 8008184:	015a      	lsls	r2, r3, #5
 8008186:	69fb      	ldr	r3, [r7, #28]
 8008188:	4413      	add	r3, r2
 800818a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800818e:	691a      	ldr	r2, [r3, #16]
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	69db      	ldr	r3, [r3, #28]
 8008194:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008198:	69b9      	ldr	r1, [r7, #24]
 800819a:	0148      	lsls	r0, r1, #5
 800819c:	69f9      	ldr	r1, [r7, #28]
 800819e:	4401      	add	r1, r0
 80081a0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80081a4:	4313      	orrs	r3, r2
 80081a6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80081a8:	79fb      	ldrb	r3, [r7, #7]
 80081aa:	2b01      	cmp	r3, #1
 80081ac:	d10d      	bne.n	80081ca <USB_EPStartXfer+0x40e>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	691b      	ldr	r3, [r3, #16]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d009      	beq.n	80081ca <USB_EPStartXfer+0x40e>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	6919      	ldr	r1, [r3, #16]
 80081ba:	69bb      	ldr	r3, [r7, #24]
 80081bc:	015a      	lsls	r2, r3, #5
 80081be:	69fb      	ldr	r3, [r7, #28]
 80081c0:	4413      	add	r3, r2
 80081c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081c6:	460a      	mov	r2, r1
 80081c8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	791b      	ldrb	r3, [r3, #4]
 80081ce:	2b01      	cmp	r3, #1
 80081d0:	d128      	bne.n	8008224 <USB_EPStartXfer+0x468>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80081d2:	69fb      	ldr	r3, [r7, #28]
 80081d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d110      	bne.n	8008204 <USB_EPStartXfer+0x448>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80081e2:	69bb      	ldr	r3, [r7, #24]
 80081e4:	015a      	lsls	r2, r3, #5
 80081e6:	69fb      	ldr	r3, [r7, #28]
 80081e8:	4413      	add	r3, r2
 80081ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	69ba      	ldr	r2, [r7, #24]
 80081f2:	0151      	lsls	r1, r2, #5
 80081f4:	69fa      	ldr	r2, [r7, #28]
 80081f6:	440a      	add	r2, r1
 80081f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80081fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008200:	6013      	str	r3, [r2, #0]
 8008202:	e00f      	b.n	8008224 <USB_EPStartXfer+0x468>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008204:	69bb      	ldr	r3, [r7, #24]
 8008206:	015a      	lsls	r2, r3, #5
 8008208:	69fb      	ldr	r3, [r7, #28]
 800820a:	4413      	add	r3, r2
 800820c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	69ba      	ldr	r2, [r7, #24]
 8008214:	0151      	lsls	r1, r2, #5
 8008216:	69fa      	ldr	r2, [r7, #28]
 8008218:	440a      	add	r2, r1
 800821a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800821e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008222:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008224:	69bb      	ldr	r3, [r7, #24]
 8008226:	015a      	lsls	r2, r3, #5
 8008228:	69fb      	ldr	r3, [r7, #28]
 800822a:	4413      	add	r3, r2
 800822c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	69ba      	ldr	r2, [r7, #24]
 8008234:	0151      	lsls	r1, r2, #5
 8008236:	69fa      	ldr	r2, [r7, #28]
 8008238:	440a      	add	r2, r1
 800823a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800823e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008242:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008244:	2300      	movs	r3, #0
}
 8008246:	4618      	mov	r0, r3
 8008248:	3720      	adds	r7, #32
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}
 800824e:	bf00      	nop
 8008250:	fff80000 	.word	0xfff80000
 8008254:	e007ffff 	.word	0xe007ffff
 8008258:	1ff80000 	.word	0x1ff80000

0800825c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800825c:	b480      	push	{r7}
 800825e:	b087      	sub	sp, #28
 8008260:	af00      	add	r7, sp, #0
 8008262:	60f8      	str	r0, [r7, #12]
 8008264:	60b9      	str	r1, [r7, #8]
 8008266:	4613      	mov	r3, r2
 8008268:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	781b      	ldrb	r3, [r3, #0]
 8008272:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	785b      	ldrb	r3, [r3, #1]
 8008278:	2b01      	cmp	r3, #1
 800827a:	f040 80ce 	bne.w	800841a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	699b      	ldr	r3, [r3, #24]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d132      	bne.n	80082ec <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	015a      	lsls	r2, r3, #5
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	4413      	add	r3, r2
 800828e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008292:	691a      	ldr	r2, [r3, #16]
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	0159      	lsls	r1, r3, #5
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	440b      	add	r3, r1
 800829c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082a0:	4619      	mov	r1, r3
 80082a2:	4b9a      	ldr	r3, [pc, #616]	; (800850c <USB_EP0StartXfer+0x2b0>)
 80082a4:	4013      	ands	r3, r2
 80082a6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	015a      	lsls	r2, r3, #5
 80082ac:	697b      	ldr	r3, [r7, #20]
 80082ae:	4413      	add	r3, r2
 80082b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082b4:	691b      	ldr	r3, [r3, #16]
 80082b6:	693a      	ldr	r2, [r7, #16]
 80082b8:	0151      	lsls	r1, r2, #5
 80082ba:	697a      	ldr	r2, [r7, #20]
 80082bc:	440a      	add	r2, r1
 80082be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082c2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80082c6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	015a      	lsls	r2, r3, #5
 80082cc:	697b      	ldr	r3, [r7, #20]
 80082ce:	4413      	add	r3, r2
 80082d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082d4:	691a      	ldr	r2, [r3, #16]
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	0159      	lsls	r1, r3, #5
 80082da:	697b      	ldr	r3, [r7, #20]
 80082dc:	440b      	add	r3, r1
 80082de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082e2:	4619      	mov	r1, r3
 80082e4:	4b8a      	ldr	r3, [pc, #552]	; (8008510 <USB_EP0StartXfer+0x2b4>)
 80082e6:	4013      	ands	r3, r2
 80082e8:	610b      	str	r3, [r1, #16]
 80082ea:	e04e      	b.n	800838a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	015a      	lsls	r2, r3, #5
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	4413      	add	r3, r2
 80082f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082f8:	691a      	ldr	r2, [r3, #16]
 80082fa:	693b      	ldr	r3, [r7, #16]
 80082fc:	0159      	lsls	r1, r3, #5
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	440b      	add	r3, r1
 8008302:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008306:	4619      	mov	r1, r3
 8008308:	4b81      	ldr	r3, [pc, #516]	; (8008510 <USB_EP0StartXfer+0x2b4>)
 800830a:	4013      	ands	r3, r2
 800830c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800830e:	693b      	ldr	r3, [r7, #16]
 8008310:	015a      	lsls	r2, r3, #5
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	4413      	add	r3, r2
 8008316:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800831a:	691a      	ldr	r2, [r3, #16]
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	0159      	lsls	r1, r3, #5
 8008320:	697b      	ldr	r3, [r7, #20]
 8008322:	440b      	add	r3, r1
 8008324:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008328:	4619      	mov	r1, r3
 800832a:	4b78      	ldr	r3, [pc, #480]	; (800850c <USB_EP0StartXfer+0x2b0>)
 800832c:	4013      	ands	r3, r2
 800832e:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	699a      	ldr	r2, [r3, #24]
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	68db      	ldr	r3, [r3, #12]
 8008338:	429a      	cmp	r2, r3
 800833a:	d903      	bls.n	8008344 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	68da      	ldr	r2, [r3, #12]
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	015a      	lsls	r2, r3, #5
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	4413      	add	r3, r2
 800834c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008350:	691b      	ldr	r3, [r3, #16]
 8008352:	693a      	ldr	r2, [r7, #16]
 8008354:	0151      	lsls	r1, r2, #5
 8008356:	697a      	ldr	r2, [r7, #20]
 8008358:	440a      	add	r2, r1
 800835a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800835e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008362:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	015a      	lsls	r2, r3, #5
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	4413      	add	r3, r2
 800836c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008370:	691a      	ldr	r2, [r3, #16]
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	699b      	ldr	r3, [r3, #24]
 8008376:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800837a:	6939      	ldr	r1, [r7, #16]
 800837c:	0148      	lsls	r0, r1, #5
 800837e:	6979      	ldr	r1, [r7, #20]
 8008380:	4401      	add	r1, r0
 8008382:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008386:	4313      	orrs	r3, r2
 8008388:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800838a:	79fb      	ldrb	r3, [r7, #7]
 800838c:	2b01      	cmp	r3, #1
 800838e:	d11e      	bne.n	80083ce <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	695b      	ldr	r3, [r3, #20]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d009      	beq.n	80083ac <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	015a      	lsls	r2, r3, #5
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	4413      	add	r3, r2
 80083a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083a4:	461a      	mov	r2, r3
 80083a6:	68bb      	ldr	r3, [r7, #8]
 80083a8:	695b      	ldr	r3, [r3, #20]
 80083aa:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80083ac:	693b      	ldr	r3, [r7, #16]
 80083ae:	015a      	lsls	r2, r3, #5
 80083b0:	697b      	ldr	r3, [r7, #20]
 80083b2:	4413      	add	r3, r2
 80083b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	693a      	ldr	r2, [r7, #16]
 80083bc:	0151      	lsls	r1, r2, #5
 80083be:	697a      	ldr	r2, [r7, #20]
 80083c0:	440a      	add	r2, r1
 80083c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083c6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80083ca:	6013      	str	r3, [r2, #0]
 80083cc:	e097      	b.n	80084fe <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	015a      	lsls	r2, r3, #5
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	4413      	add	r3, r2
 80083d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	693a      	ldr	r2, [r7, #16]
 80083de:	0151      	lsls	r1, r2, #5
 80083e0:	697a      	ldr	r2, [r7, #20]
 80083e2:	440a      	add	r2, r1
 80083e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083e8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80083ec:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	699b      	ldr	r3, [r3, #24]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	f000 8083 	beq.w	80084fe <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80083f8:	697b      	ldr	r3, [r7, #20]
 80083fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	781b      	ldrb	r3, [r3, #0]
 8008404:	f003 030f 	and.w	r3, r3, #15
 8008408:	2101      	movs	r1, #1
 800840a:	fa01 f303 	lsl.w	r3, r1, r3
 800840e:	6979      	ldr	r1, [r7, #20]
 8008410:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008414:	4313      	orrs	r3, r2
 8008416:	634b      	str	r3, [r1, #52]	; 0x34
 8008418:	e071      	b.n	80084fe <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800841a:	693b      	ldr	r3, [r7, #16]
 800841c:	015a      	lsls	r2, r3, #5
 800841e:	697b      	ldr	r3, [r7, #20]
 8008420:	4413      	add	r3, r2
 8008422:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008426:	691a      	ldr	r2, [r3, #16]
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	0159      	lsls	r1, r3, #5
 800842c:	697b      	ldr	r3, [r7, #20]
 800842e:	440b      	add	r3, r1
 8008430:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008434:	4619      	mov	r1, r3
 8008436:	4b36      	ldr	r3, [pc, #216]	; (8008510 <USB_EP0StartXfer+0x2b4>)
 8008438:	4013      	ands	r3, r2
 800843a:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800843c:	693b      	ldr	r3, [r7, #16]
 800843e:	015a      	lsls	r2, r3, #5
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	4413      	add	r3, r2
 8008444:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008448:	691a      	ldr	r2, [r3, #16]
 800844a:	693b      	ldr	r3, [r7, #16]
 800844c:	0159      	lsls	r1, r3, #5
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	440b      	add	r3, r1
 8008452:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008456:	4619      	mov	r1, r3
 8008458:	4b2c      	ldr	r3, [pc, #176]	; (800850c <USB_EP0StartXfer+0x2b0>)
 800845a:	4013      	ands	r3, r2
 800845c:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	699b      	ldr	r3, [r3, #24]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d003      	beq.n	800846e <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8008466:	68bb      	ldr	r3, [r7, #8]
 8008468:	68da      	ldr	r2, [r3, #12]
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	68da      	ldr	r2, [r3, #12]
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008476:	693b      	ldr	r3, [r7, #16]
 8008478:	015a      	lsls	r2, r3, #5
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	4413      	add	r3, r2
 800847e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008482:	691b      	ldr	r3, [r3, #16]
 8008484:	693a      	ldr	r2, [r7, #16]
 8008486:	0151      	lsls	r1, r2, #5
 8008488:	697a      	ldr	r2, [r7, #20]
 800848a:	440a      	add	r2, r1
 800848c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008490:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008494:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008496:	693b      	ldr	r3, [r7, #16]
 8008498:	015a      	lsls	r2, r3, #5
 800849a:	697b      	ldr	r3, [r7, #20]
 800849c:	4413      	add	r3, r2
 800849e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084a2:	691a      	ldr	r2, [r3, #16]
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	69db      	ldr	r3, [r3, #28]
 80084a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80084ac:	6939      	ldr	r1, [r7, #16]
 80084ae:	0148      	lsls	r0, r1, #5
 80084b0:	6979      	ldr	r1, [r7, #20]
 80084b2:	4401      	add	r1, r0
 80084b4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80084b8:	4313      	orrs	r3, r2
 80084ba:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80084bc:	79fb      	ldrb	r3, [r7, #7]
 80084be:	2b01      	cmp	r3, #1
 80084c0:	d10d      	bne.n	80084de <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	691b      	ldr	r3, [r3, #16]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d009      	beq.n	80084de <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	6919      	ldr	r1, [r3, #16]
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	015a      	lsls	r2, r3, #5
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	4413      	add	r3, r2
 80084d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084da:	460a      	mov	r2, r1
 80084dc:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80084de:	693b      	ldr	r3, [r7, #16]
 80084e0:	015a      	lsls	r2, r3, #5
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	4413      	add	r3, r2
 80084e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	693a      	ldr	r2, [r7, #16]
 80084ee:	0151      	lsls	r1, r2, #5
 80084f0:	697a      	ldr	r2, [r7, #20]
 80084f2:	440a      	add	r2, r1
 80084f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084f8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80084fc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80084fe:	2300      	movs	r3, #0
}
 8008500:	4618      	mov	r0, r3
 8008502:	371c      	adds	r7, #28
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr
 800850c:	e007ffff 	.word	0xe007ffff
 8008510:	fff80000 	.word	0xfff80000

08008514 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008514:	b480      	push	{r7}
 8008516:	b087      	sub	sp, #28
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
 800851c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800851e:	2300      	movs	r3, #0
 8008520:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008522:	2300      	movs	r3, #0
 8008524:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	785b      	ldrb	r3, [r3, #1]
 800852e:	2b01      	cmp	r3, #1
 8008530:	d14a      	bne.n	80085c8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	781b      	ldrb	r3, [r3, #0]
 8008536:	015a      	lsls	r2, r3, #5
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	4413      	add	r3, r2
 800853c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008546:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800854a:	f040 8086 	bne.w	800865a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	781b      	ldrb	r3, [r3, #0]
 8008552:	015a      	lsls	r2, r3, #5
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	4413      	add	r3, r2
 8008558:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	683a      	ldr	r2, [r7, #0]
 8008560:	7812      	ldrb	r2, [r2, #0]
 8008562:	0151      	lsls	r1, r2, #5
 8008564:	693a      	ldr	r2, [r7, #16]
 8008566:	440a      	add	r2, r1
 8008568:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800856c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008570:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	781b      	ldrb	r3, [r3, #0]
 8008576:	015a      	lsls	r2, r3, #5
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	4413      	add	r3, r2
 800857c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	683a      	ldr	r2, [r7, #0]
 8008584:	7812      	ldrb	r2, [r2, #0]
 8008586:	0151      	lsls	r1, r2, #5
 8008588:	693a      	ldr	r2, [r7, #16]
 800858a:	440a      	add	r2, r1
 800858c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008590:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008594:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	3301      	adds	r3, #1
 800859a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	f242 7210 	movw	r2, #10000	; 0x2710
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d902      	bls.n	80085ac <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80085a6:	2301      	movs	r3, #1
 80085a8:	75fb      	strb	r3, [r7, #23]
          break;
 80085aa:	e056      	b.n	800865a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	015a      	lsls	r2, r3, #5
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	4413      	add	r3, r2
 80085b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80085c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80085c4:	d0e7      	beq.n	8008596 <USB_EPStopXfer+0x82>
 80085c6:	e048      	b.n	800865a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	781b      	ldrb	r3, [r3, #0]
 80085cc:	015a      	lsls	r2, r3, #5
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	4413      	add	r3, r2
 80085d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80085dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80085e0:	d13b      	bne.n	800865a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	781b      	ldrb	r3, [r3, #0]
 80085e6:	015a      	lsls	r2, r3, #5
 80085e8:	693b      	ldr	r3, [r7, #16]
 80085ea:	4413      	add	r3, r2
 80085ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	683a      	ldr	r2, [r7, #0]
 80085f4:	7812      	ldrb	r2, [r2, #0]
 80085f6:	0151      	lsls	r1, r2, #5
 80085f8:	693a      	ldr	r2, [r7, #16]
 80085fa:	440a      	add	r2, r1
 80085fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008600:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008604:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	781b      	ldrb	r3, [r3, #0]
 800860a:	015a      	lsls	r2, r3, #5
 800860c:	693b      	ldr	r3, [r7, #16]
 800860e:	4413      	add	r3, r2
 8008610:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	683a      	ldr	r2, [r7, #0]
 8008618:	7812      	ldrb	r2, [r2, #0]
 800861a:	0151      	lsls	r1, r2, #5
 800861c:	693a      	ldr	r2, [r7, #16]
 800861e:	440a      	add	r2, r1
 8008620:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008624:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008628:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	3301      	adds	r3, #1
 800862e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	f242 7210 	movw	r2, #10000	; 0x2710
 8008636:	4293      	cmp	r3, r2
 8008638:	d902      	bls.n	8008640 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800863a:	2301      	movs	r3, #1
 800863c:	75fb      	strb	r3, [r7, #23]
          break;
 800863e:	e00c      	b.n	800865a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	781b      	ldrb	r3, [r3, #0]
 8008644:	015a      	lsls	r2, r3, #5
 8008646:	693b      	ldr	r3, [r7, #16]
 8008648:	4413      	add	r3, r2
 800864a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008654:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008658:	d0e7      	beq.n	800862a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800865a:	7dfb      	ldrb	r3, [r7, #23]
}
 800865c:	4618      	mov	r0, r3
 800865e:	371c      	adds	r7, #28
 8008660:	46bd      	mov	sp, r7
 8008662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008666:	4770      	bx	lr

08008668 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008668:	b480      	push	{r7}
 800866a:	b089      	sub	sp, #36	; 0x24
 800866c:	af00      	add	r7, sp, #0
 800866e:	60f8      	str	r0, [r7, #12]
 8008670:	60b9      	str	r1, [r7, #8]
 8008672:	4611      	mov	r1, r2
 8008674:	461a      	mov	r2, r3
 8008676:	460b      	mov	r3, r1
 8008678:	71fb      	strb	r3, [r7, #7]
 800867a:	4613      	mov	r3, r2
 800867c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008682:	68bb      	ldr	r3, [r7, #8]
 8008684:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008686:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800868a:	2b00      	cmp	r3, #0
 800868c:	d123      	bne.n	80086d6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800868e:	88bb      	ldrh	r3, [r7, #4]
 8008690:	3303      	adds	r3, #3
 8008692:	089b      	lsrs	r3, r3, #2
 8008694:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008696:	2300      	movs	r3, #0
 8008698:	61bb      	str	r3, [r7, #24]
 800869a:	e018      	b.n	80086ce <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800869c:	79fb      	ldrb	r3, [r7, #7]
 800869e:	031a      	lsls	r2, r3, #12
 80086a0:	697b      	ldr	r3, [r7, #20]
 80086a2:	4413      	add	r3, r2
 80086a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086a8:	461a      	mov	r2, r3
 80086aa:	69fb      	ldr	r3, [r7, #28]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	6013      	str	r3, [r2, #0]
      pSrc++;
 80086b0:	69fb      	ldr	r3, [r7, #28]
 80086b2:	3301      	adds	r3, #1
 80086b4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80086b6:	69fb      	ldr	r3, [r7, #28]
 80086b8:	3301      	adds	r3, #1
 80086ba:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80086bc:	69fb      	ldr	r3, [r7, #28]
 80086be:	3301      	adds	r3, #1
 80086c0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80086c2:	69fb      	ldr	r3, [r7, #28]
 80086c4:	3301      	adds	r3, #1
 80086c6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80086c8:	69bb      	ldr	r3, [r7, #24]
 80086ca:	3301      	adds	r3, #1
 80086cc:	61bb      	str	r3, [r7, #24]
 80086ce:	69ba      	ldr	r2, [r7, #24]
 80086d0:	693b      	ldr	r3, [r7, #16]
 80086d2:	429a      	cmp	r2, r3
 80086d4:	d3e2      	bcc.n	800869c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80086d6:	2300      	movs	r3, #0
}
 80086d8:	4618      	mov	r0, r3
 80086da:	3724      	adds	r7, #36	; 0x24
 80086dc:	46bd      	mov	sp, r7
 80086de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e2:	4770      	bx	lr

080086e4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b08b      	sub	sp, #44	; 0x2c
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	60f8      	str	r0, [r7, #12]
 80086ec:	60b9      	str	r1, [r7, #8]
 80086ee:	4613      	mov	r3, r2
 80086f0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80086fa:	88fb      	ldrh	r3, [r7, #6]
 80086fc:	089b      	lsrs	r3, r3, #2
 80086fe:	b29b      	uxth	r3, r3
 8008700:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008702:	88fb      	ldrh	r3, [r7, #6]
 8008704:	f003 0303 	and.w	r3, r3, #3
 8008708:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800870a:	2300      	movs	r3, #0
 800870c:	623b      	str	r3, [r7, #32]
 800870e:	e014      	b.n	800873a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008710:	69bb      	ldr	r3, [r7, #24]
 8008712:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008716:	681a      	ldr	r2, [r3, #0]
 8008718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800871a:	601a      	str	r2, [r3, #0]
    pDest++;
 800871c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800871e:	3301      	adds	r3, #1
 8008720:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008724:	3301      	adds	r3, #1
 8008726:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800872a:	3301      	adds	r3, #1
 800872c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800872e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008730:	3301      	adds	r3, #1
 8008732:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008734:	6a3b      	ldr	r3, [r7, #32]
 8008736:	3301      	adds	r3, #1
 8008738:	623b      	str	r3, [r7, #32]
 800873a:	6a3a      	ldr	r2, [r7, #32]
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	429a      	cmp	r2, r3
 8008740:	d3e6      	bcc.n	8008710 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008742:	8bfb      	ldrh	r3, [r7, #30]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d01e      	beq.n	8008786 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008748:	2300      	movs	r3, #0
 800874a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800874c:	69bb      	ldr	r3, [r7, #24]
 800874e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008752:	461a      	mov	r2, r3
 8008754:	f107 0310 	add.w	r3, r7, #16
 8008758:	6812      	ldr	r2, [r2, #0]
 800875a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800875c:	693a      	ldr	r2, [r7, #16]
 800875e:	6a3b      	ldr	r3, [r7, #32]
 8008760:	b2db      	uxtb	r3, r3
 8008762:	00db      	lsls	r3, r3, #3
 8008764:	fa22 f303 	lsr.w	r3, r2, r3
 8008768:	b2da      	uxtb	r2, r3
 800876a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800876c:	701a      	strb	r2, [r3, #0]
      i++;
 800876e:	6a3b      	ldr	r3, [r7, #32]
 8008770:	3301      	adds	r3, #1
 8008772:	623b      	str	r3, [r7, #32]
      pDest++;
 8008774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008776:	3301      	adds	r3, #1
 8008778:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800877a:	8bfb      	ldrh	r3, [r7, #30]
 800877c:	3b01      	subs	r3, #1
 800877e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008780:	8bfb      	ldrh	r3, [r7, #30]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d1ea      	bne.n	800875c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008788:	4618      	mov	r0, r3
 800878a:	372c      	adds	r7, #44	; 0x2c
 800878c:	46bd      	mov	sp, r7
 800878e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008792:	4770      	bx	lr

08008794 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008794:	b480      	push	{r7}
 8008796:	b085      	sub	sp, #20
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
 800879c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	785b      	ldrb	r3, [r3, #1]
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	d12c      	bne.n	800880a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	015a      	lsls	r2, r3, #5
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	4413      	add	r3, r2
 80087b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	db12      	blt.n	80087e8 <USB_EPSetStall+0x54>
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d00f      	beq.n	80087e8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	015a      	lsls	r2, r3, #5
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	4413      	add	r3, r2
 80087d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	68ba      	ldr	r2, [r7, #8]
 80087d8:	0151      	lsls	r1, r2, #5
 80087da:	68fa      	ldr	r2, [r7, #12]
 80087dc:	440a      	add	r2, r1
 80087de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087e2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80087e6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	015a      	lsls	r2, r3, #5
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	4413      	add	r3, r2
 80087f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	68ba      	ldr	r2, [r7, #8]
 80087f8:	0151      	lsls	r1, r2, #5
 80087fa:	68fa      	ldr	r2, [r7, #12]
 80087fc:	440a      	add	r2, r1
 80087fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008802:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008806:	6013      	str	r3, [r2, #0]
 8008808:	e02b      	b.n	8008862 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	015a      	lsls	r2, r3, #5
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	4413      	add	r3, r2
 8008812:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	2b00      	cmp	r3, #0
 800881a:	db12      	blt.n	8008842 <USB_EPSetStall+0xae>
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d00f      	beq.n	8008842 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008822:	68bb      	ldr	r3, [r7, #8]
 8008824:	015a      	lsls	r2, r3, #5
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	4413      	add	r3, r2
 800882a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	68ba      	ldr	r2, [r7, #8]
 8008832:	0151      	lsls	r1, r2, #5
 8008834:	68fa      	ldr	r2, [r7, #12]
 8008836:	440a      	add	r2, r1
 8008838:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800883c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008840:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	015a      	lsls	r2, r3, #5
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	4413      	add	r3, r2
 800884a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	68ba      	ldr	r2, [r7, #8]
 8008852:	0151      	lsls	r1, r2, #5
 8008854:	68fa      	ldr	r2, [r7, #12]
 8008856:	440a      	add	r2, r1
 8008858:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800885c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008860:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008862:	2300      	movs	r3, #0
}
 8008864:	4618      	mov	r0, r3
 8008866:	3714      	adds	r7, #20
 8008868:	46bd      	mov	sp, r7
 800886a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886e:	4770      	bx	lr

08008870 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008870:	b480      	push	{r7}
 8008872:	b085      	sub	sp, #20
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
 8008878:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	781b      	ldrb	r3, [r3, #0]
 8008882:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	785b      	ldrb	r3, [r3, #1]
 8008888:	2b01      	cmp	r3, #1
 800888a:	d128      	bne.n	80088de <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	015a      	lsls	r2, r3, #5
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	4413      	add	r3, r2
 8008894:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	68ba      	ldr	r2, [r7, #8]
 800889c:	0151      	lsls	r1, r2, #5
 800889e:	68fa      	ldr	r2, [r7, #12]
 80088a0:	440a      	add	r2, r1
 80088a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088a6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80088aa:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	791b      	ldrb	r3, [r3, #4]
 80088b0:	2b03      	cmp	r3, #3
 80088b2:	d003      	beq.n	80088bc <USB_EPClearStall+0x4c>
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	791b      	ldrb	r3, [r3, #4]
 80088b8:	2b02      	cmp	r3, #2
 80088ba:	d138      	bne.n	800892e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	015a      	lsls	r2, r3, #5
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	4413      	add	r3, r2
 80088c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	68ba      	ldr	r2, [r7, #8]
 80088cc:	0151      	lsls	r1, r2, #5
 80088ce:	68fa      	ldr	r2, [r7, #12]
 80088d0:	440a      	add	r2, r1
 80088d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80088da:	6013      	str	r3, [r2, #0]
 80088dc:	e027      	b.n	800892e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	015a      	lsls	r2, r3, #5
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	4413      	add	r3, r2
 80088e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	68ba      	ldr	r2, [r7, #8]
 80088ee:	0151      	lsls	r1, r2, #5
 80088f0:	68fa      	ldr	r2, [r7, #12]
 80088f2:	440a      	add	r2, r1
 80088f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088f8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80088fc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	791b      	ldrb	r3, [r3, #4]
 8008902:	2b03      	cmp	r3, #3
 8008904:	d003      	beq.n	800890e <USB_EPClearStall+0x9e>
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	791b      	ldrb	r3, [r3, #4]
 800890a:	2b02      	cmp	r3, #2
 800890c:	d10f      	bne.n	800892e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	015a      	lsls	r2, r3, #5
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	4413      	add	r3, r2
 8008916:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	68ba      	ldr	r2, [r7, #8]
 800891e:	0151      	lsls	r1, r2, #5
 8008920:	68fa      	ldr	r2, [r7, #12]
 8008922:	440a      	add	r2, r1
 8008924:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008928:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800892c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800892e:	2300      	movs	r3, #0
}
 8008930:	4618      	mov	r0, r3
 8008932:	3714      	adds	r7, #20
 8008934:	46bd      	mov	sp, r7
 8008936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893a:	4770      	bx	lr

0800893c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800893c:	b480      	push	{r7}
 800893e:	b085      	sub	sp, #20
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	460b      	mov	r3, r1
 8008946:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	68fa      	ldr	r2, [r7, #12]
 8008956:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800895a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800895e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008966:	681a      	ldr	r2, [r3, #0]
 8008968:	78fb      	ldrb	r3, [r7, #3]
 800896a:	011b      	lsls	r3, r3, #4
 800896c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008970:	68f9      	ldr	r1, [r7, #12]
 8008972:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008976:	4313      	orrs	r3, r2
 8008978:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800897a:	2300      	movs	r3, #0
}
 800897c:	4618      	mov	r0, r3
 800897e:	3714      	adds	r7, #20
 8008980:	46bd      	mov	sp, r7
 8008982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008986:	4770      	bx	lr

08008988 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008988:	b480      	push	{r7}
 800898a:	b085      	sub	sp, #20
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	695b      	ldr	r3, [r3, #20]
 8008994:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	699b      	ldr	r3, [r3, #24]
 800899a:	68fa      	ldr	r2, [r7, #12]
 800899c:	4013      	ands	r3, r2
 800899e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80089a0:	68fb      	ldr	r3, [r7, #12]
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	3714      	adds	r7, #20
 80089a6:	46bd      	mov	sp, r7
 80089a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ac:	4770      	bx	lr

080089ae <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80089ae:	b480      	push	{r7}
 80089b0:	b085      	sub	sp, #20
 80089b2:	af00      	add	r7, sp, #0
 80089b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089c0:	699b      	ldr	r3, [r3, #24]
 80089c2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089ca:	69db      	ldr	r3, [r3, #28]
 80089cc:	68ba      	ldr	r2, [r7, #8]
 80089ce:	4013      	ands	r3, r2
 80089d0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80089d2:	68bb      	ldr	r3, [r7, #8]
 80089d4:	0c1b      	lsrs	r3, r3, #16
}
 80089d6:	4618      	mov	r0, r3
 80089d8:	3714      	adds	r7, #20
 80089da:	46bd      	mov	sp, r7
 80089dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e0:	4770      	bx	lr

080089e2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80089e2:	b480      	push	{r7}
 80089e4:	b085      	sub	sp, #20
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089f4:	699b      	ldr	r3, [r3, #24]
 80089f6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089fe:	69db      	ldr	r3, [r3, #28]
 8008a00:	68ba      	ldr	r2, [r7, #8]
 8008a02:	4013      	ands	r3, r2
 8008a04:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008a06:	68bb      	ldr	r3, [r7, #8]
 8008a08:	b29b      	uxth	r3, r3
}
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	3714      	adds	r7, #20
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a14:	4770      	bx	lr

08008a16 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008a16:	b480      	push	{r7}
 8008a18:	b085      	sub	sp, #20
 8008a1a:	af00      	add	r7, sp, #0
 8008a1c:	6078      	str	r0, [r7, #4]
 8008a1e:	460b      	mov	r3, r1
 8008a20:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008a26:	78fb      	ldrb	r3, [r7, #3]
 8008a28:	015a      	lsls	r2, r3, #5
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	4413      	add	r3, r2
 8008a2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a32:	689b      	ldr	r3, [r3, #8]
 8008a34:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a3c:	695b      	ldr	r3, [r3, #20]
 8008a3e:	68ba      	ldr	r2, [r7, #8]
 8008a40:	4013      	ands	r3, r2
 8008a42:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008a44:	68bb      	ldr	r3, [r7, #8]
}
 8008a46:	4618      	mov	r0, r3
 8008a48:	3714      	adds	r7, #20
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a50:	4770      	bx	lr

08008a52 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008a52:	b480      	push	{r7}
 8008a54:	b087      	sub	sp, #28
 8008a56:	af00      	add	r7, sp, #0
 8008a58:	6078      	str	r0, [r7, #4]
 8008a5a:	460b      	mov	r3, r1
 8008a5c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a68:	691b      	ldr	r3, [r3, #16]
 8008a6a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a74:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008a76:	78fb      	ldrb	r3, [r7, #3]
 8008a78:	f003 030f 	and.w	r3, r3, #15
 8008a7c:	68fa      	ldr	r2, [r7, #12]
 8008a7e:	fa22 f303 	lsr.w	r3, r2, r3
 8008a82:	01db      	lsls	r3, r3, #7
 8008a84:	b2db      	uxtb	r3, r3
 8008a86:	693a      	ldr	r2, [r7, #16]
 8008a88:	4313      	orrs	r3, r2
 8008a8a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008a8c:	78fb      	ldrb	r3, [r7, #3]
 8008a8e:	015a      	lsls	r2, r3, #5
 8008a90:	697b      	ldr	r3, [r7, #20]
 8008a92:	4413      	add	r3, r2
 8008a94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a98:	689b      	ldr	r3, [r3, #8]
 8008a9a:	693a      	ldr	r2, [r7, #16]
 8008a9c:	4013      	ands	r3, r2
 8008a9e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008aa0:	68bb      	ldr	r3, [r7, #8]
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	371c      	adds	r7, #28
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aac:	4770      	bx	lr

08008aae <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008aae:	b480      	push	{r7}
 8008ab0:	b083      	sub	sp, #12
 8008ab2:	af00      	add	r7, sp, #0
 8008ab4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	695b      	ldr	r3, [r3, #20]
 8008aba:	f003 0301 	and.w	r3, r3, #1
}
 8008abe:	4618      	mov	r0, r3
 8008ac0:	370c      	adds	r7, #12
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac8:	4770      	bx	lr
	...

08008acc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008acc:	b480      	push	{r7}
 8008ace:	b085      	sub	sp, #20
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ade:	681a      	ldr	r2, [r3, #0]
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ae6:	4619      	mov	r1, r3
 8008ae8:	4b09      	ldr	r3, [pc, #36]	; (8008b10 <USB_ActivateSetup+0x44>)
 8008aea:	4013      	ands	r3, r2
 8008aec:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008af4:	685b      	ldr	r3, [r3, #4]
 8008af6:	68fa      	ldr	r2, [r7, #12]
 8008af8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b00:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008b02:	2300      	movs	r3, #0
}
 8008b04:	4618      	mov	r0, r3
 8008b06:	3714      	adds	r7, #20
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0e:	4770      	bx	lr
 8008b10:	fffff800 	.word	0xfffff800

08008b14 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008b14:	b480      	push	{r7}
 8008b16:	b087      	sub	sp, #28
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	60f8      	str	r0, [r7, #12]
 8008b1c:	460b      	mov	r3, r1
 8008b1e:	607a      	str	r2, [r7, #4]
 8008b20:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	333c      	adds	r3, #60	; 0x3c
 8008b2a:	3304      	adds	r3, #4
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008b30:	693b      	ldr	r3, [r7, #16]
 8008b32:	4a26      	ldr	r2, [pc, #152]	; (8008bcc <USB_EP0_OutStart+0xb8>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d90a      	bls.n	8008b4e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008b38:	697b      	ldr	r3, [r7, #20]
 8008b3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008b44:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008b48:	d101      	bne.n	8008b4e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	e037      	b.n	8008bbe <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b54:	461a      	mov	r2, r3
 8008b56:	2300      	movs	r3, #0
 8008b58:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b60:	691b      	ldr	r3, [r3, #16]
 8008b62:	697a      	ldr	r2, [r7, #20]
 8008b64:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b68:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008b6c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b74:	691b      	ldr	r3, [r3, #16]
 8008b76:	697a      	ldr	r2, [r7, #20]
 8008b78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b7c:	f043 0318 	orr.w	r3, r3, #24
 8008b80:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008b82:	697b      	ldr	r3, [r7, #20]
 8008b84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b88:	691b      	ldr	r3, [r3, #16]
 8008b8a:	697a      	ldr	r2, [r7, #20]
 8008b8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b90:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008b94:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008b96:	7afb      	ldrb	r3, [r7, #11]
 8008b98:	2b01      	cmp	r3, #1
 8008b9a:	d10f      	bne.n	8008bbc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008b9c:	697b      	ldr	r3, [r7, #20]
 8008b9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ba2:	461a      	mov	r2, r3
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008ba8:	697b      	ldr	r3, [r7, #20]
 8008baa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	697a      	ldr	r2, [r7, #20]
 8008bb2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008bb6:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008bba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008bbc:	2300      	movs	r3, #0
}
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	371c      	adds	r7, #28
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc8:	4770      	bx	lr
 8008bca:	bf00      	nop
 8008bcc:	4f54300a 	.word	0x4f54300a

08008bd0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b083      	sub	sp, #12
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008bd8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	370c      	adds	r7, #12
 8008bde:	46bd      	mov	sp, r7
 8008be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be4:	4770      	bx	lr

08008be6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008be6:	b580      	push	{r7, lr}
 8008be8:	b084      	sub	sp, #16
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	6078      	str	r0, [r7, #4]
 8008bee:	460b      	mov	r3, r1
 8008bf0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d009      	beq.n	8008c14 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	78fa      	ldrb	r2, [r7, #3]
 8008c0a:	4611      	mov	r1, r2
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	4798      	blx	r3
 8008c10:	4603      	mov	r3, r0
 8008c12:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008c14:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c16:	4618      	mov	r0, r3
 8008c18:	3710      	adds	r7, #16
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	bd80      	pop	{r7, pc}

08008c1e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008c1e:	b580      	push	{r7, lr}
 8008c20:	b084      	sub	sp, #16
 8008c22:	af00      	add	r7, sp, #0
 8008c24:	6078      	str	r0, [r7, #4]
 8008c26:	460b      	mov	r3, r1
 8008c28:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c34:	685b      	ldr	r3, [r3, #4]
 8008c36:	78fa      	ldrb	r2, [r7, #3]
 8008c38:	4611      	mov	r1, r2
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	4798      	blx	r3
 8008c3e:	4603      	mov	r3, r0
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d001      	beq.n	8008c48 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008c44:	2303      	movs	r3, #3
 8008c46:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	3710      	adds	r7, #16
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	bd80      	pop	{r7, pc}

08008c52 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008c52:	b580      	push	{r7, lr}
 8008c54:	b084      	sub	sp, #16
 8008c56:	af00      	add	r7, sp, #0
 8008c58:	6078      	str	r0, [r7, #4]
 8008c5a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008c62:	6839      	ldr	r1, [r7, #0]
 8008c64:	4618      	mov	r0, r3
 8008c66:	f001 f8dc 	bl	8009e22 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2201      	movs	r2, #1
 8008c6e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8008c78:	461a      	mov	r2, r3
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008c86:	f003 031f 	and.w	r3, r3, #31
 8008c8a:	2b02      	cmp	r3, #2
 8008c8c:	d01a      	beq.n	8008cc4 <USBD_LL_SetupStage+0x72>
 8008c8e:	2b02      	cmp	r3, #2
 8008c90:	d822      	bhi.n	8008cd8 <USBD_LL_SetupStage+0x86>
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d002      	beq.n	8008c9c <USBD_LL_SetupStage+0x4a>
 8008c96:	2b01      	cmp	r3, #1
 8008c98:	d00a      	beq.n	8008cb0 <USBD_LL_SetupStage+0x5e>
 8008c9a:	e01d      	b.n	8008cd8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008ca2:	4619      	mov	r1, r3
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f000 fb09 	bl	80092bc <USBD_StdDevReq>
 8008caa:	4603      	mov	r3, r0
 8008cac:	73fb      	strb	r3, [r7, #15]
      break;
 8008cae:	e020      	b.n	8008cf2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008cb6:	4619      	mov	r1, r3
 8008cb8:	6878      	ldr	r0, [r7, #4]
 8008cba:	f000 fb71 	bl	80093a0 <USBD_StdItfReq>
 8008cbe:	4603      	mov	r3, r0
 8008cc0:	73fb      	strb	r3, [r7, #15]
      break;
 8008cc2:	e016      	b.n	8008cf2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008cca:	4619      	mov	r1, r3
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f000 fbd3 	bl	8009478 <USBD_StdEPReq>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	73fb      	strb	r3, [r7, #15]
      break;
 8008cd6:	e00c      	b.n	8008cf2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008cde:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008ce2:	b2db      	uxtb	r3, r3
 8008ce4:	4619      	mov	r1, r3
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f004 f858 	bl	800cd9c <USBD_LL_StallEP>
 8008cec:	4603      	mov	r3, r0
 8008cee:	73fb      	strb	r3, [r7, #15]
      break;
 8008cf0:	bf00      	nop
  }

  return ret;
 8008cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	3710      	adds	r7, #16
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}

08008cfc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b086      	sub	sp, #24
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	60f8      	str	r0, [r7, #12]
 8008d04:	460b      	mov	r3, r1
 8008d06:	607a      	str	r2, [r7, #4]
 8008d08:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8008d0e:	7afb      	ldrb	r3, [r7, #11]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d16e      	bne.n	8008df2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008d1a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008d22:	2b03      	cmp	r3, #3
 8008d24:	f040 8098 	bne.w	8008e58 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008d28:	693b      	ldr	r3, [r7, #16]
 8008d2a:	689a      	ldr	r2, [r3, #8]
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	68db      	ldr	r3, [r3, #12]
 8008d30:	429a      	cmp	r2, r3
 8008d32:	d913      	bls.n	8008d5c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008d34:	693b      	ldr	r3, [r7, #16]
 8008d36:	689a      	ldr	r2, [r3, #8]
 8008d38:	693b      	ldr	r3, [r7, #16]
 8008d3a:	68db      	ldr	r3, [r3, #12]
 8008d3c:	1ad2      	subs	r2, r2, r3
 8008d3e:	693b      	ldr	r3, [r7, #16]
 8008d40:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008d42:	693b      	ldr	r3, [r7, #16]
 8008d44:	68da      	ldr	r2, [r3, #12]
 8008d46:	693b      	ldr	r3, [r7, #16]
 8008d48:	689b      	ldr	r3, [r3, #8]
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	bf28      	it	cs
 8008d4e:	4613      	movcs	r3, r2
 8008d50:	461a      	mov	r2, r3
 8008d52:	6879      	ldr	r1, [r7, #4]
 8008d54:	68f8      	ldr	r0, [r7, #12]
 8008d56:	f001 f8db 	bl	8009f10 <USBD_CtlContinueRx>
 8008d5a:	e07d      	b.n	8008e58 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008d62:	f003 031f 	and.w	r3, r3, #31
 8008d66:	2b02      	cmp	r3, #2
 8008d68:	d014      	beq.n	8008d94 <USBD_LL_DataOutStage+0x98>
 8008d6a:	2b02      	cmp	r3, #2
 8008d6c:	d81d      	bhi.n	8008daa <USBD_LL_DataOutStage+0xae>
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d002      	beq.n	8008d78 <USBD_LL_DataOutStage+0x7c>
 8008d72:	2b01      	cmp	r3, #1
 8008d74:	d003      	beq.n	8008d7e <USBD_LL_DataOutStage+0x82>
 8008d76:	e018      	b.n	8008daa <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008d78:	2300      	movs	r3, #0
 8008d7a:	75bb      	strb	r3, [r7, #22]
            break;
 8008d7c:	e018      	b.n	8008db0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008d84:	b2db      	uxtb	r3, r3
 8008d86:	4619      	mov	r1, r3
 8008d88:	68f8      	ldr	r0, [r7, #12]
 8008d8a:	f000 fa5e 	bl	800924a <USBD_CoreFindIF>
 8008d8e:	4603      	mov	r3, r0
 8008d90:	75bb      	strb	r3, [r7, #22]
            break;
 8008d92:	e00d      	b.n	8008db0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008d9a:	b2db      	uxtb	r3, r3
 8008d9c:	4619      	mov	r1, r3
 8008d9e:	68f8      	ldr	r0, [r7, #12]
 8008da0:	f000 fa60 	bl	8009264 <USBD_CoreFindEP>
 8008da4:	4603      	mov	r3, r0
 8008da6:	75bb      	strb	r3, [r7, #22]
            break;
 8008da8:	e002      	b.n	8008db0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008daa:	2300      	movs	r3, #0
 8008dac:	75bb      	strb	r3, [r7, #22]
            break;
 8008dae:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008db0:	7dbb      	ldrb	r3, [r7, #22]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d119      	bne.n	8008dea <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008dbc:	b2db      	uxtb	r3, r3
 8008dbe:	2b03      	cmp	r3, #3
 8008dc0:	d113      	bne.n	8008dea <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008dc2:	7dba      	ldrb	r2, [r7, #22]
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	32ae      	adds	r2, #174	; 0xae
 8008dc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008dcc:	691b      	ldr	r3, [r3, #16]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d00b      	beq.n	8008dea <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008dd2:	7dba      	ldrb	r2, [r7, #22]
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008dda:	7dba      	ldrb	r2, [r7, #22]
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	32ae      	adds	r2, #174	; 0xae
 8008de0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008de4:	691b      	ldr	r3, [r3, #16]
 8008de6:	68f8      	ldr	r0, [r7, #12]
 8008de8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008dea:	68f8      	ldr	r0, [r7, #12]
 8008dec:	f001 f8a1 	bl	8009f32 <USBD_CtlSendStatus>
 8008df0:	e032      	b.n	8008e58 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008df2:	7afb      	ldrb	r3, [r7, #11]
 8008df4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008df8:	b2db      	uxtb	r3, r3
 8008dfa:	4619      	mov	r1, r3
 8008dfc:	68f8      	ldr	r0, [r7, #12]
 8008dfe:	f000 fa31 	bl	8009264 <USBD_CoreFindEP>
 8008e02:	4603      	mov	r3, r0
 8008e04:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008e06:	7dbb      	ldrb	r3, [r7, #22]
 8008e08:	2bff      	cmp	r3, #255	; 0xff
 8008e0a:	d025      	beq.n	8008e58 <USBD_LL_DataOutStage+0x15c>
 8008e0c:	7dbb      	ldrb	r3, [r7, #22]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d122      	bne.n	8008e58 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e18:	b2db      	uxtb	r3, r3
 8008e1a:	2b03      	cmp	r3, #3
 8008e1c:	d117      	bne.n	8008e4e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008e1e:	7dba      	ldrb	r2, [r7, #22]
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	32ae      	adds	r2, #174	; 0xae
 8008e24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e28:	699b      	ldr	r3, [r3, #24]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d00f      	beq.n	8008e4e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008e2e:	7dba      	ldrb	r2, [r7, #22]
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008e36:	7dba      	ldrb	r2, [r7, #22]
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	32ae      	adds	r2, #174	; 0xae
 8008e3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e40:	699b      	ldr	r3, [r3, #24]
 8008e42:	7afa      	ldrb	r2, [r7, #11]
 8008e44:	4611      	mov	r1, r2
 8008e46:	68f8      	ldr	r0, [r7, #12]
 8008e48:	4798      	blx	r3
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008e4e:	7dfb      	ldrb	r3, [r7, #23]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d001      	beq.n	8008e58 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8008e54:	7dfb      	ldrb	r3, [r7, #23]
 8008e56:	e000      	b.n	8008e5a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008e58:	2300      	movs	r3, #0
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	3718      	adds	r7, #24
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd80      	pop	{r7, pc}

08008e62 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008e62:	b580      	push	{r7, lr}
 8008e64:	b086      	sub	sp, #24
 8008e66:	af00      	add	r7, sp, #0
 8008e68:	60f8      	str	r0, [r7, #12]
 8008e6a:	460b      	mov	r3, r1
 8008e6c:	607a      	str	r2, [r7, #4]
 8008e6e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008e70:	7afb      	ldrb	r3, [r7, #11]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d16f      	bne.n	8008f56 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	3314      	adds	r3, #20
 8008e7a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008e82:	2b02      	cmp	r3, #2
 8008e84:	d15a      	bne.n	8008f3c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8008e86:	693b      	ldr	r3, [r7, #16]
 8008e88:	689a      	ldr	r2, [r3, #8]
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	68db      	ldr	r3, [r3, #12]
 8008e8e:	429a      	cmp	r2, r3
 8008e90:	d914      	bls.n	8008ebc <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008e92:	693b      	ldr	r3, [r7, #16]
 8008e94:	689a      	ldr	r2, [r3, #8]
 8008e96:	693b      	ldr	r3, [r7, #16]
 8008e98:	68db      	ldr	r3, [r3, #12]
 8008e9a:	1ad2      	subs	r2, r2, r3
 8008e9c:	693b      	ldr	r3, [r7, #16]
 8008e9e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008ea0:	693b      	ldr	r3, [r7, #16]
 8008ea2:	689b      	ldr	r3, [r3, #8]
 8008ea4:	461a      	mov	r2, r3
 8008ea6:	6879      	ldr	r1, [r7, #4]
 8008ea8:	68f8      	ldr	r0, [r7, #12]
 8008eaa:	f001 f820 	bl	8009eee <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008eae:	2300      	movs	r3, #0
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	2100      	movs	r1, #0
 8008eb4:	68f8      	ldr	r0, [r7, #12]
 8008eb6:	f004 f81b 	bl	800cef0 <USBD_LL_PrepareReceive>
 8008eba:	e03f      	b.n	8008f3c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008ebc:	693b      	ldr	r3, [r7, #16]
 8008ebe:	68da      	ldr	r2, [r3, #12]
 8008ec0:	693b      	ldr	r3, [r7, #16]
 8008ec2:	689b      	ldr	r3, [r3, #8]
 8008ec4:	429a      	cmp	r2, r3
 8008ec6:	d11c      	bne.n	8008f02 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	685a      	ldr	r2, [r3, #4]
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008ed0:	429a      	cmp	r2, r3
 8008ed2:	d316      	bcc.n	8008f02 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008ed4:	693b      	ldr	r3, [r7, #16]
 8008ed6:	685a      	ldr	r2, [r3, #4]
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008ede:	429a      	cmp	r2, r3
 8008ee0:	d20f      	bcs.n	8008f02 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	2100      	movs	r1, #0
 8008ee6:	68f8      	ldr	r0, [r7, #12]
 8008ee8:	f001 f801 	bl	8009eee <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	2200      	movs	r2, #0
 8008ef0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	2100      	movs	r1, #0
 8008efa:	68f8      	ldr	r0, [r7, #12]
 8008efc:	f003 fff8 	bl	800cef0 <USBD_LL_PrepareReceive>
 8008f00:	e01c      	b.n	8008f3c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f08:	b2db      	uxtb	r3, r3
 8008f0a:	2b03      	cmp	r3, #3
 8008f0c:	d10f      	bne.n	8008f2e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f14:	68db      	ldr	r3, [r3, #12]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d009      	beq.n	8008f2e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f28:	68db      	ldr	r3, [r3, #12]
 8008f2a:	68f8      	ldr	r0, [r7, #12]
 8008f2c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f2e:	2180      	movs	r1, #128	; 0x80
 8008f30:	68f8      	ldr	r0, [r7, #12]
 8008f32:	f003 ff33 	bl	800cd9c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008f36:	68f8      	ldr	r0, [r7, #12]
 8008f38:	f001 f80e 	bl	8009f58 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d03a      	beq.n	8008fbc <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8008f46:	68f8      	ldr	r0, [r7, #12]
 8008f48:	f7ff fe42 	bl	8008bd0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	2200      	movs	r2, #0
 8008f50:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008f54:	e032      	b.n	8008fbc <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008f56:	7afb      	ldrb	r3, [r7, #11]
 8008f58:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008f5c:	b2db      	uxtb	r3, r3
 8008f5e:	4619      	mov	r1, r3
 8008f60:	68f8      	ldr	r0, [r7, #12]
 8008f62:	f000 f97f 	bl	8009264 <USBD_CoreFindEP>
 8008f66:	4603      	mov	r3, r0
 8008f68:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f6a:	7dfb      	ldrb	r3, [r7, #23]
 8008f6c:	2bff      	cmp	r3, #255	; 0xff
 8008f6e:	d025      	beq.n	8008fbc <USBD_LL_DataInStage+0x15a>
 8008f70:	7dfb      	ldrb	r3, [r7, #23]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d122      	bne.n	8008fbc <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f7c:	b2db      	uxtb	r3, r3
 8008f7e:	2b03      	cmp	r3, #3
 8008f80:	d11c      	bne.n	8008fbc <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008f82:	7dfa      	ldrb	r2, [r7, #23]
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	32ae      	adds	r2, #174	; 0xae
 8008f88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f8c:	695b      	ldr	r3, [r3, #20]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d014      	beq.n	8008fbc <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8008f92:	7dfa      	ldrb	r2, [r7, #23]
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008f9a:	7dfa      	ldrb	r2, [r7, #23]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	32ae      	adds	r2, #174	; 0xae
 8008fa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fa4:	695b      	ldr	r3, [r3, #20]
 8008fa6:	7afa      	ldrb	r2, [r7, #11]
 8008fa8:	4611      	mov	r1, r2
 8008faa:	68f8      	ldr	r0, [r7, #12]
 8008fac:	4798      	blx	r3
 8008fae:	4603      	mov	r3, r0
 8008fb0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008fb2:	7dbb      	ldrb	r3, [r7, #22]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d001      	beq.n	8008fbc <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008fb8:	7dbb      	ldrb	r3, [r7, #22]
 8008fba:	e000      	b.n	8008fbe <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008fbc:	2300      	movs	r3, #0
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	3718      	adds	r7, #24
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}

08008fc6 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008fc6:	b580      	push	{r7, lr}
 8008fc8:	b084      	sub	sp, #16
 8008fca:	af00      	add	r7, sp, #0
 8008fcc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008fce:	2300      	movs	r3, #0
 8008fd0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2200      	movs	r2, #0
 8008fec:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d014      	beq.n	800902c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009008:	685b      	ldr	r3, [r3, #4]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d00e      	beq.n	800902c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	687a      	ldr	r2, [r7, #4]
 8009018:	6852      	ldr	r2, [r2, #4]
 800901a:	b2d2      	uxtb	r2, r2
 800901c:	4611      	mov	r1, r2
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	4798      	blx	r3
 8009022:	4603      	mov	r3, r0
 8009024:	2b00      	cmp	r3, #0
 8009026:	d001      	beq.n	800902c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009028:	2303      	movs	r3, #3
 800902a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800902c:	2340      	movs	r3, #64	; 0x40
 800902e:	2200      	movs	r2, #0
 8009030:	2100      	movs	r1, #0
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f003 fe8c 	bl	800cd50 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2201      	movs	r2, #1
 800903c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2240      	movs	r2, #64	; 0x40
 8009044:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009048:	2340      	movs	r3, #64	; 0x40
 800904a:	2200      	movs	r2, #0
 800904c:	2180      	movs	r1, #128	; 0x80
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f003 fe7e 	bl	800cd50 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2201      	movs	r2, #1
 8009058:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	2240      	movs	r2, #64	; 0x40
 800905e:	621a      	str	r2, [r3, #32]

  return ret;
 8009060:	7bfb      	ldrb	r3, [r7, #15]
}
 8009062:	4618      	mov	r0, r3
 8009064:	3710      	adds	r7, #16
 8009066:	46bd      	mov	sp, r7
 8009068:	bd80      	pop	{r7, pc}

0800906a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800906a:	b480      	push	{r7}
 800906c:	b083      	sub	sp, #12
 800906e:	af00      	add	r7, sp, #0
 8009070:	6078      	str	r0, [r7, #4]
 8009072:	460b      	mov	r3, r1
 8009074:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	78fa      	ldrb	r2, [r7, #3]
 800907a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800907c:	2300      	movs	r3, #0
}
 800907e:	4618      	mov	r0, r3
 8009080:	370c      	adds	r7, #12
 8009082:	46bd      	mov	sp, r7
 8009084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009088:	4770      	bx	lr

0800908a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800908a:	b480      	push	{r7}
 800908c:	b083      	sub	sp, #12
 800908e:	af00      	add	r7, sp, #0
 8009090:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009098:	b2da      	uxtb	r2, r3
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2204      	movs	r2, #4
 80090a4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80090a8:	2300      	movs	r3, #0
}
 80090aa:	4618      	mov	r0, r3
 80090ac:	370c      	adds	r7, #12
 80090ae:	46bd      	mov	sp, r7
 80090b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b4:	4770      	bx	lr

080090b6 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80090b6:	b480      	push	{r7}
 80090b8:	b083      	sub	sp, #12
 80090ba:	af00      	add	r7, sp, #0
 80090bc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090c4:	b2db      	uxtb	r3, r3
 80090c6:	2b04      	cmp	r3, #4
 80090c8:	d106      	bne.n	80090d8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80090d0:	b2da      	uxtb	r2, r3
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80090d8:	2300      	movs	r3, #0
}
 80090da:	4618      	mov	r0, r3
 80090dc:	370c      	adds	r7, #12
 80090de:	46bd      	mov	sp, r7
 80090e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e4:	4770      	bx	lr

080090e6 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80090e6:	b580      	push	{r7, lr}
 80090e8:	b082      	sub	sp, #8
 80090ea:	af00      	add	r7, sp, #0
 80090ec:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090f4:	b2db      	uxtb	r3, r3
 80090f6:	2b03      	cmp	r3, #3
 80090f8:	d110      	bne.n	800911c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009100:	2b00      	cmp	r3, #0
 8009102:	d00b      	beq.n	800911c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800910a:	69db      	ldr	r3, [r3, #28]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d005      	beq.n	800911c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009116:	69db      	ldr	r3, [r3, #28]
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800911c:	2300      	movs	r3, #0
}
 800911e:	4618      	mov	r0, r3
 8009120:	3708      	adds	r7, #8
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}

08009126 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009126:	b580      	push	{r7, lr}
 8009128:	b082      	sub	sp, #8
 800912a:	af00      	add	r7, sp, #0
 800912c:	6078      	str	r0, [r7, #4]
 800912e:	460b      	mov	r3, r1
 8009130:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	32ae      	adds	r2, #174	; 0xae
 800913c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d101      	bne.n	8009148 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009144:	2303      	movs	r3, #3
 8009146:	e01c      	b.n	8009182 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800914e:	b2db      	uxtb	r3, r3
 8009150:	2b03      	cmp	r3, #3
 8009152:	d115      	bne.n	8009180 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	32ae      	adds	r2, #174	; 0xae
 800915e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009162:	6a1b      	ldr	r3, [r3, #32]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d00b      	beq.n	8009180 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	32ae      	adds	r2, #174	; 0xae
 8009172:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009176:	6a1b      	ldr	r3, [r3, #32]
 8009178:	78fa      	ldrb	r2, [r7, #3]
 800917a:	4611      	mov	r1, r2
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009180:	2300      	movs	r3, #0
}
 8009182:	4618      	mov	r0, r3
 8009184:	3708      	adds	r7, #8
 8009186:	46bd      	mov	sp, r7
 8009188:	bd80      	pop	{r7, pc}

0800918a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800918a:	b580      	push	{r7, lr}
 800918c:	b082      	sub	sp, #8
 800918e:	af00      	add	r7, sp, #0
 8009190:	6078      	str	r0, [r7, #4]
 8009192:	460b      	mov	r3, r1
 8009194:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	32ae      	adds	r2, #174	; 0xae
 80091a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d101      	bne.n	80091ac <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80091a8:	2303      	movs	r3, #3
 80091aa:	e01c      	b.n	80091e6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80091b2:	b2db      	uxtb	r3, r3
 80091b4:	2b03      	cmp	r3, #3
 80091b6:	d115      	bne.n	80091e4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	32ae      	adds	r2, #174	; 0xae
 80091c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d00b      	beq.n	80091e4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	32ae      	adds	r2, #174	; 0xae
 80091d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091dc:	78fa      	ldrb	r2, [r7, #3]
 80091de:	4611      	mov	r1, r2
 80091e0:	6878      	ldr	r0, [r7, #4]
 80091e2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80091e4:	2300      	movs	r3, #0
}
 80091e6:	4618      	mov	r0, r3
 80091e8:	3708      	adds	r7, #8
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}

080091ee <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80091ee:	b480      	push	{r7}
 80091f0:	b083      	sub	sp, #12
 80091f2:	af00      	add	r7, sp, #0
 80091f4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80091f6:	2300      	movs	r3, #0
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	370c      	adds	r7, #12
 80091fc:	46bd      	mov	sp, r7
 80091fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009202:	4770      	bx	lr

08009204 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b084      	sub	sp, #16
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800920c:	2300      	movs	r3, #0
 800920e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2201      	movs	r2, #1
 8009214:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800921e:	2b00      	cmp	r3, #0
 8009220:	d00e      	beq.n	8009240 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009228:	685b      	ldr	r3, [r3, #4]
 800922a:	687a      	ldr	r2, [r7, #4]
 800922c:	6852      	ldr	r2, [r2, #4]
 800922e:	b2d2      	uxtb	r2, r2
 8009230:	4611      	mov	r1, r2
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	4798      	blx	r3
 8009236:	4603      	mov	r3, r0
 8009238:	2b00      	cmp	r3, #0
 800923a:	d001      	beq.n	8009240 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800923c:	2303      	movs	r3, #3
 800923e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009240:	7bfb      	ldrb	r3, [r7, #15]
}
 8009242:	4618      	mov	r0, r3
 8009244:	3710      	adds	r7, #16
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}

0800924a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800924a:	b480      	push	{r7}
 800924c:	b083      	sub	sp, #12
 800924e:	af00      	add	r7, sp, #0
 8009250:	6078      	str	r0, [r7, #4]
 8009252:	460b      	mov	r3, r1
 8009254:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009256:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009258:	4618      	mov	r0, r3
 800925a:	370c      	adds	r7, #12
 800925c:	46bd      	mov	sp, r7
 800925e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009262:	4770      	bx	lr

08009264 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009264:	b480      	push	{r7}
 8009266:	b083      	sub	sp, #12
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
 800926c:	460b      	mov	r3, r1
 800926e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009270:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009272:	4618      	mov	r0, r3
 8009274:	370c      	adds	r7, #12
 8009276:	46bd      	mov	sp, r7
 8009278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927c:	4770      	bx	lr

0800927e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800927e:	b480      	push	{r7}
 8009280:	b087      	sub	sp, #28
 8009282:	af00      	add	r7, sp, #0
 8009284:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800928a:	697b      	ldr	r3, [r7, #20]
 800928c:	781b      	ldrb	r3, [r3, #0]
 800928e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	3301      	adds	r3, #1
 8009294:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	781b      	ldrb	r3, [r3, #0]
 800929a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800929c:	8a3b      	ldrh	r3, [r7, #16]
 800929e:	021b      	lsls	r3, r3, #8
 80092a0:	b21a      	sxth	r2, r3
 80092a2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80092a6:	4313      	orrs	r3, r2
 80092a8:	b21b      	sxth	r3, r3
 80092aa:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80092ac:	89fb      	ldrh	r3, [r7, #14]
}
 80092ae:	4618      	mov	r0, r3
 80092b0:	371c      	adds	r7, #28
 80092b2:	46bd      	mov	sp, r7
 80092b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b8:	4770      	bx	lr
	...

080092bc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b084      	sub	sp, #16
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
 80092c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80092c6:	2300      	movs	r3, #0
 80092c8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	781b      	ldrb	r3, [r3, #0]
 80092ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80092d2:	2b40      	cmp	r3, #64	; 0x40
 80092d4:	d005      	beq.n	80092e2 <USBD_StdDevReq+0x26>
 80092d6:	2b40      	cmp	r3, #64	; 0x40
 80092d8:	d857      	bhi.n	800938a <USBD_StdDevReq+0xce>
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d00f      	beq.n	80092fe <USBD_StdDevReq+0x42>
 80092de:	2b20      	cmp	r3, #32
 80092e0:	d153      	bne.n	800938a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	32ae      	adds	r2, #174	; 0xae
 80092ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092f0:	689b      	ldr	r3, [r3, #8]
 80092f2:	6839      	ldr	r1, [r7, #0]
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	4798      	blx	r3
 80092f8:	4603      	mov	r3, r0
 80092fa:	73fb      	strb	r3, [r7, #15]
      break;
 80092fc:	e04a      	b.n	8009394 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	785b      	ldrb	r3, [r3, #1]
 8009302:	2b09      	cmp	r3, #9
 8009304:	d83b      	bhi.n	800937e <USBD_StdDevReq+0xc2>
 8009306:	a201      	add	r2, pc, #4	; (adr r2, 800930c <USBD_StdDevReq+0x50>)
 8009308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800930c:	08009361 	.word	0x08009361
 8009310:	08009375 	.word	0x08009375
 8009314:	0800937f 	.word	0x0800937f
 8009318:	0800936b 	.word	0x0800936b
 800931c:	0800937f 	.word	0x0800937f
 8009320:	0800933f 	.word	0x0800933f
 8009324:	08009335 	.word	0x08009335
 8009328:	0800937f 	.word	0x0800937f
 800932c:	08009357 	.word	0x08009357
 8009330:	08009349 	.word	0x08009349
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009334:	6839      	ldr	r1, [r7, #0]
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f000 fa3c 	bl	80097b4 <USBD_GetDescriptor>
          break;
 800933c:	e024      	b.n	8009388 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800933e:	6839      	ldr	r1, [r7, #0]
 8009340:	6878      	ldr	r0, [r7, #4]
 8009342:	f000 fbcb 	bl	8009adc <USBD_SetAddress>
          break;
 8009346:	e01f      	b.n	8009388 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009348:	6839      	ldr	r1, [r7, #0]
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f000 fc0a 	bl	8009b64 <USBD_SetConfig>
 8009350:	4603      	mov	r3, r0
 8009352:	73fb      	strb	r3, [r7, #15]
          break;
 8009354:	e018      	b.n	8009388 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009356:	6839      	ldr	r1, [r7, #0]
 8009358:	6878      	ldr	r0, [r7, #4]
 800935a:	f000 fcad 	bl	8009cb8 <USBD_GetConfig>
          break;
 800935e:	e013      	b.n	8009388 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009360:	6839      	ldr	r1, [r7, #0]
 8009362:	6878      	ldr	r0, [r7, #4]
 8009364:	f000 fcde 	bl	8009d24 <USBD_GetStatus>
          break;
 8009368:	e00e      	b.n	8009388 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800936a:	6839      	ldr	r1, [r7, #0]
 800936c:	6878      	ldr	r0, [r7, #4]
 800936e:	f000 fd0d 	bl	8009d8c <USBD_SetFeature>
          break;
 8009372:	e009      	b.n	8009388 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009374:	6839      	ldr	r1, [r7, #0]
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	f000 fd31 	bl	8009dde <USBD_ClrFeature>
          break;
 800937c:	e004      	b.n	8009388 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800937e:	6839      	ldr	r1, [r7, #0]
 8009380:	6878      	ldr	r0, [r7, #4]
 8009382:	f000 fd88 	bl	8009e96 <USBD_CtlError>
          break;
 8009386:	bf00      	nop
      }
      break;
 8009388:	e004      	b.n	8009394 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800938a:	6839      	ldr	r1, [r7, #0]
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f000 fd82 	bl	8009e96 <USBD_CtlError>
      break;
 8009392:	bf00      	nop
  }

  return ret;
 8009394:	7bfb      	ldrb	r3, [r7, #15]
}
 8009396:	4618      	mov	r0, r3
 8009398:	3710      	adds	r7, #16
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}
 800939e:	bf00      	nop

080093a0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b084      	sub	sp, #16
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
 80093a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80093aa:	2300      	movs	r3, #0
 80093ac:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	781b      	ldrb	r3, [r3, #0]
 80093b2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80093b6:	2b40      	cmp	r3, #64	; 0x40
 80093b8:	d005      	beq.n	80093c6 <USBD_StdItfReq+0x26>
 80093ba:	2b40      	cmp	r3, #64	; 0x40
 80093bc:	d852      	bhi.n	8009464 <USBD_StdItfReq+0xc4>
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d001      	beq.n	80093c6 <USBD_StdItfReq+0x26>
 80093c2:	2b20      	cmp	r3, #32
 80093c4:	d14e      	bne.n	8009464 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	3b01      	subs	r3, #1
 80093d0:	2b02      	cmp	r3, #2
 80093d2:	d840      	bhi.n	8009456 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	889b      	ldrh	r3, [r3, #4]
 80093d8:	b2db      	uxtb	r3, r3
 80093da:	2b01      	cmp	r3, #1
 80093dc:	d836      	bhi.n	800944c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	889b      	ldrh	r3, [r3, #4]
 80093e2:	b2db      	uxtb	r3, r3
 80093e4:	4619      	mov	r1, r3
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f7ff ff2f 	bl	800924a <USBD_CoreFindIF>
 80093ec:	4603      	mov	r3, r0
 80093ee:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80093f0:	7bbb      	ldrb	r3, [r7, #14]
 80093f2:	2bff      	cmp	r3, #255	; 0xff
 80093f4:	d01d      	beq.n	8009432 <USBD_StdItfReq+0x92>
 80093f6:	7bbb      	ldrb	r3, [r7, #14]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d11a      	bne.n	8009432 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80093fc:	7bba      	ldrb	r2, [r7, #14]
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	32ae      	adds	r2, #174	; 0xae
 8009402:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009406:	689b      	ldr	r3, [r3, #8]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d00f      	beq.n	800942c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800940c:	7bba      	ldrb	r2, [r7, #14]
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009414:	7bba      	ldrb	r2, [r7, #14]
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	32ae      	adds	r2, #174	; 0xae
 800941a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800941e:	689b      	ldr	r3, [r3, #8]
 8009420:	6839      	ldr	r1, [r7, #0]
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	4798      	blx	r3
 8009426:	4603      	mov	r3, r0
 8009428:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800942a:	e004      	b.n	8009436 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800942c:	2303      	movs	r3, #3
 800942e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009430:	e001      	b.n	8009436 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009432:	2303      	movs	r3, #3
 8009434:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	88db      	ldrh	r3, [r3, #6]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d110      	bne.n	8009460 <USBD_StdItfReq+0xc0>
 800943e:	7bfb      	ldrb	r3, [r7, #15]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d10d      	bne.n	8009460 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009444:	6878      	ldr	r0, [r7, #4]
 8009446:	f000 fd74 	bl	8009f32 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800944a:	e009      	b.n	8009460 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800944c:	6839      	ldr	r1, [r7, #0]
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f000 fd21 	bl	8009e96 <USBD_CtlError>
          break;
 8009454:	e004      	b.n	8009460 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009456:	6839      	ldr	r1, [r7, #0]
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f000 fd1c 	bl	8009e96 <USBD_CtlError>
          break;
 800945e:	e000      	b.n	8009462 <USBD_StdItfReq+0xc2>
          break;
 8009460:	bf00      	nop
      }
      break;
 8009462:	e004      	b.n	800946e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009464:	6839      	ldr	r1, [r7, #0]
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f000 fd15 	bl	8009e96 <USBD_CtlError>
      break;
 800946c:	bf00      	nop
  }

  return ret;
 800946e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009470:	4618      	mov	r0, r3
 8009472:	3710      	adds	r7, #16
 8009474:	46bd      	mov	sp, r7
 8009476:	bd80      	pop	{r7, pc}

08009478 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b084      	sub	sp, #16
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
 8009480:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009482:	2300      	movs	r3, #0
 8009484:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	889b      	ldrh	r3, [r3, #4]
 800948a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	781b      	ldrb	r3, [r3, #0]
 8009490:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009494:	2b40      	cmp	r3, #64	; 0x40
 8009496:	d007      	beq.n	80094a8 <USBD_StdEPReq+0x30>
 8009498:	2b40      	cmp	r3, #64	; 0x40
 800949a:	f200 817f 	bhi.w	800979c <USBD_StdEPReq+0x324>
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d02a      	beq.n	80094f8 <USBD_StdEPReq+0x80>
 80094a2:	2b20      	cmp	r3, #32
 80094a4:	f040 817a 	bne.w	800979c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80094a8:	7bbb      	ldrb	r3, [r7, #14]
 80094aa:	4619      	mov	r1, r3
 80094ac:	6878      	ldr	r0, [r7, #4]
 80094ae:	f7ff fed9 	bl	8009264 <USBD_CoreFindEP>
 80094b2:	4603      	mov	r3, r0
 80094b4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80094b6:	7b7b      	ldrb	r3, [r7, #13]
 80094b8:	2bff      	cmp	r3, #255	; 0xff
 80094ba:	f000 8174 	beq.w	80097a6 <USBD_StdEPReq+0x32e>
 80094be:	7b7b      	ldrb	r3, [r7, #13]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	f040 8170 	bne.w	80097a6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80094c6:	7b7a      	ldrb	r2, [r7, #13]
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80094ce:	7b7a      	ldrb	r2, [r7, #13]
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	32ae      	adds	r2, #174	; 0xae
 80094d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094d8:	689b      	ldr	r3, [r3, #8]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	f000 8163 	beq.w	80097a6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80094e0:	7b7a      	ldrb	r2, [r7, #13]
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	32ae      	adds	r2, #174	; 0xae
 80094e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094ea:	689b      	ldr	r3, [r3, #8]
 80094ec:	6839      	ldr	r1, [r7, #0]
 80094ee:	6878      	ldr	r0, [r7, #4]
 80094f0:	4798      	blx	r3
 80094f2:	4603      	mov	r3, r0
 80094f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80094f6:	e156      	b.n	80097a6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	785b      	ldrb	r3, [r3, #1]
 80094fc:	2b03      	cmp	r3, #3
 80094fe:	d008      	beq.n	8009512 <USBD_StdEPReq+0x9a>
 8009500:	2b03      	cmp	r3, #3
 8009502:	f300 8145 	bgt.w	8009790 <USBD_StdEPReq+0x318>
 8009506:	2b00      	cmp	r3, #0
 8009508:	f000 809b 	beq.w	8009642 <USBD_StdEPReq+0x1ca>
 800950c:	2b01      	cmp	r3, #1
 800950e:	d03c      	beq.n	800958a <USBD_StdEPReq+0x112>
 8009510:	e13e      	b.n	8009790 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009518:	b2db      	uxtb	r3, r3
 800951a:	2b02      	cmp	r3, #2
 800951c:	d002      	beq.n	8009524 <USBD_StdEPReq+0xac>
 800951e:	2b03      	cmp	r3, #3
 8009520:	d016      	beq.n	8009550 <USBD_StdEPReq+0xd8>
 8009522:	e02c      	b.n	800957e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009524:	7bbb      	ldrb	r3, [r7, #14]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d00d      	beq.n	8009546 <USBD_StdEPReq+0xce>
 800952a:	7bbb      	ldrb	r3, [r7, #14]
 800952c:	2b80      	cmp	r3, #128	; 0x80
 800952e:	d00a      	beq.n	8009546 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009530:	7bbb      	ldrb	r3, [r7, #14]
 8009532:	4619      	mov	r1, r3
 8009534:	6878      	ldr	r0, [r7, #4]
 8009536:	f003 fc31 	bl	800cd9c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800953a:	2180      	movs	r1, #128	; 0x80
 800953c:	6878      	ldr	r0, [r7, #4]
 800953e:	f003 fc2d 	bl	800cd9c <USBD_LL_StallEP>
 8009542:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009544:	e020      	b.n	8009588 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009546:	6839      	ldr	r1, [r7, #0]
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f000 fca4 	bl	8009e96 <USBD_CtlError>
              break;
 800954e:	e01b      	b.n	8009588 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	885b      	ldrh	r3, [r3, #2]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d10e      	bne.n	8009576 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009558:	7bbb      	ldrb	r3, [r7, #14]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d00b      	beq.n	8009576 <USBD_StdEPReq+0xfe>
 800955e:	7bbb      	ldrb	r3, [r7, #14]
 8009560:	2b80      	cmp	r3, #128	; 0x80
 8009562:	d008      	beq.n	8009576 <USBD_StdEPReq+0xfe>
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	88db      	ldrh	r3, [r3, #6]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d104      	bne.n	8009576 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800956c:	7bbb      	ldrb	r3, [r7, #14]
 800956e:	4619      	mov	r1, r3
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f003 fc13 	bl	800cd9c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f000 fcdb 	bl	8009f32 <USBD_CtlSendStatus>

              break;
 800957c:	e004      	b.n	8009588 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800957e:	6839      	ldr	r1, [r7, #0]
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f000 fc88 	bl	8009e96 <USBD_CtlError>
              break;
 8009586:	bf00      	nop
          }
          break;
 8009588:	e107      	b.n	800979a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009590:	b2db      	uxtb	r3, r3
 8009592:	2b02      	cmp	r3, #2
 8009594:	d002      	beq.n	800959c <USBD_StdEPReq+0x124>
 8009596:	2b03      	cmp	r3, #3
 8009598:	d016      	beq.n	80095c8 <USBD_StdEPReq+0x150>
 800959a:	e04b      	b.n	8009634 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800959c:	7bbb      	ldrb	r3, [r7, #14]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d00d      	beq.n	80095be <USBD_StdEPReq+0x146>
 80095a2:	7bbb      	ldrb	r3, [r7, #14]
 80095a4:	2b80      	cmp	r3, #128	; 0x80
 80095a6:	d00a      	beq.n	80095be <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80095a8:	7bbb      	ldrb	r3, [r7, #14]
 80095aa:	4619      	mov	r1, r3
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	f003 fbf5 	bl	800cd9c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80095b2:	2180      	movs	r1, #128	; 0x80
 80095b4:	6878      	ldr	r0, [r7, #4]
 80095b6:	f003 fbf1 	bl	800cd9c <USBD_LL_StallEP>
 80095ba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80095bc:	e040      	b.n	8009640 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80095be:	6839      	ldr	r1, [r7, #0]
 80095c0:	6878      	ldr	r0, [r7, #4]
 80095c2:	f000 fc68 	bl	8009e96 <USBD_CtlError>
              break;
 80095c6:	e03b      	b.n	8009640 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	885b      	ldrh	r3, [r3, #2]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d136      	bne.n	800963e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80095d0:	7bbb      	ldrb	r3, [r7, #14]
 80095d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d004      	beq.n	80095e4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80095da:	7bbb      	ldrb	r3, [r7, #14]
 80095dc:	4619      	mov	r1, r3
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	f003 fbfb 	bl	800cdda <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	f000 fca4 	bl	8009f32 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80095ea:	7bbb      	ldrb	r3, [r7, #14]
 80095ec:	4619      	mov	r1, r3
 80095ee:	6878      	ldr	r0, [r7, #4]
 80095f0:	f7ff fe38 	bl	8009264 <USBD_CoreFindEP>
 80095f4:	4603      	mov	r3, r0
 80095f6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80095f8:	7b7b      	ldrb	r3, [r7, #13]
 80095fa:	2bff      	cmp	r3, #255	; 0xff
 80095fc:	d01f      	beq.n	800963e <USBD_StdEPReq+0x1c6>
 80095fe:	7b7b      	ldrb	r3, [r7, #13]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d11c      	bne.n	800963e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009604:	7b7a      	ldrb	r2, [r7, #13]
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800960c:	7b7a      	ldrb	r2, [r7, #13]
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	32ae      	adds	r2, #174	; 0xae
 8009612:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009616:	689b      	ldr	r3, [r3, #8]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d010      	beq.n	800963e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800961c:	7b7a      	ldrb	r2, [r7, #13]
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	32ae      	adds	r2, #174	; 0xae
 8009622:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009626:	689b      	ldr	r3, [r3, #8]
 8009628:	6839      	ldr	r1, [r7, #0]
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	4798      	blx	r3
 800962e:	4603      	mov	r3, r0
 8009630:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009632:	e004      	b.n	800963e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009634:	6839      	ldr	r1, [r7, #0]
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f000 fc2d 	bl	8009e96 <USBD_CtlError>
              break;
 800963c:	e000      	b.n	8009640 <USBD_StdEPReq+0x1c8>
              break;
 800963e:	bf00      	nop
          }
          break;
 8009640:	e0ab      	b.n	800979a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009648:	b2db      	uxtb	r3, r3
 800964a:	2b02      	cmp	r3, #2
 800964c:	d002      	beq.n	8009654 <USBD_StdEPReq+0x1dc>
 800964e:	2b03      	cmp	r3, #3
 8009650:	d032      	beq.n	80096b8 <USBD_StdEPReq+0x240>
 8009652:	e097      	b.n	8009784 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009654:	7bbb      	ldrb	r3, [r7, #14]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d007      	beq.n	800966a <USBD_StdEPReq+0x1f2>
 800965a:	7bbb      	ldrb	r3, [r7, #14]
 800965c:	2b80      	cmp	r3, #128	; 0x80
 800965e:	d004      	beq.n	800966a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009660:	6839      	ldr	r1, [r7, #0]
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f000 fc17 	bl	8009e96 <USBD_CtlError>
                break;
 8009668:	e091      	b.n	800978e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800966a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800966e:	2b00      	cmp	r3, #0
 8009670:	da0b      	bge.n	800968a <USBD_StdEPReq+0x212>
 8009672:	7bbb      	ldrb	r3, [r7, #14]
 8009674:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009678:	4613      	mov	r3, r2
 800967a:	009b      	lsls	r3, r3, #2
 800967c:	4413      	add	r3, r2
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	3310      	adds	r3, #16
 8009682:	687a      	ldr	r2, [r7, #4]
 8009684:	4413      	add	r3, r2
 8009686:	3304      	adds	r3, #4
 8009688:	e00b      	b.n	80096a2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800968a:	7bbb      	ldrb	r3, [r7, #14]
 800968c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009690:	4613      	mov	r3, r2
 8009692:	009b      	lsls	r3, r3, #2
 8009694:	4413      	add	r3, r2
 8009696:	009b      	lsls	r3, r3, #2
 8009698:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800969c:	687a      	ldr	r2, [r7, #4]
 800969e:	4413      	add	r3, r2
 80096a0:	3304      	adds	r3, #4
 80096a2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	2200      	movs	r2, #0
 80096a8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	2202      	movs	r2, #2
 80096ae:	4619      	mov	r1, r3
 80096b0:	6878      	ldr	r0, [r7, #4]
 80096b2:	f000 fc01 	bl	8009eb8 <USBD_CtlSendData>
              break;
 80096b6:	e06a      	b.n	800978e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80096b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	da11      	bge.n	80096e4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80096c0:	7bbb      	ldrb	r3, [r7, #14]
 80096c2:	f003 020f 	and.w	r2, r3, #15
 80096c6:	6879      	ldr	r1, [r7, #4]
 80096c8:	4613      	mov	r3, r2
 80096ca:	009b      	lsls	r3, r3, #2
 80096cc:	4413      	add	r3, r2
 80096ce:	009b      	lsls	r3, r3, #2
 80096d0:	440b      	add	r3, r1
 80096d2:	3324      	adds	r3, #36	; 0x24
 80096d4:	881b      	ldrh	r3, [r3, #0]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d117      	bne.n	800970a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80096da:	6839      	ldr	r1, [r7, #0]
 80096dc:	6878      	ldr	r0, [r7, #4]
 80096de:	f000 fbda 	bl	8009e96 <USBD_CtlError>
                  break;
 80096e2:	e054      	b.n	800978e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80096e4:	7bbb      	ldrb	r3, [r7, #14]
 80096e6:	f003 020f 	and.w	r2, r3, #15
 80096ea:	6879      	ldr	r1, [r7, #4]
 80096ec:	4613      	mov	r3, r2
 80096ee:	009b      	lsls	r3, r3, #2
 80096f0:	4413      	add	r3, r2
 80096f2:	009b      	lsls	r3, r3, #2
 80096f4:	440b      	add	r3, r1
 80096f6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80096fa:	881b      	ldrh	r3, [r3, #0]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d104      	bne.n	800970a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009700:	6839      	ldr	r1, [r7, #0]
 8009702:	6878      	ldr	r0, [r7, #4]
 8009704:	f000 fbc7 	bl	8009e96 <USBD_CtlError>
                  break;
 8009708:	e041      	b.n	800978e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800970a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800970e:	2b00      	cmp	r3, #0
 8009710:	da0b      	bge.n	800972a <USBD_StdEPReq+0x2b2>
 8009712:	7bbb      	ldrb	r3, [r7, #14]
 8009714:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009718:	4613      	mov	r3, r2
 800971a:	009b      	lsls	r3, r3, #2
 800971c:	4413      	add	r3, r2
 800971e:	009b      	lsls	r3, r3, #2
 8009720:	3310      	adds	r3, #16
 8009722:	687a      	ldr	r2, [r7, #4]
 8009724:	4413      	add	r3, r2
 8009726:	3304      	adds	r3, #4
 8009728:	e00b      	b.n	8009742 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800972a:	7bbb      	ldrb	r3, [r7, #14]
 800972c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009730:	4613      	mov	r3, r2
 8009732:	009b      	lsls	r3, r3, #2
 8009734:	4413      	add	r3, r2
 8009736:	009b      	lsls	r3, r3, #2
 8009738:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800973c:	687a      	ldr	r2, [r7, #4]
 800973e:	4413      	add	r3, r2
 8009740:	3304      	adds	r3, #4
 8009742:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009744:	7bbb      	ldrb	r3, [r7, #14]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d002      	beq.n	8009750 <USBD_StdEPReq+0x2d8>
 800974a:	7bbb      	ldrb	r3, [r7, #14]
 800974c:	2b80      	cmp	r3, #128	; 0x80
 800974e:	d103      	bne.n	8009758 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	2200      	movs	r2, #0
 8009754:	601a      	str	r2, [r3, #0]
 8009756:	e00e      	b.n	8009776 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009758:	7bbb      	ldrb	r3, [r7, #14]
 800975a:	4619      	mov	r1, r3
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	f003 fb5b 	bl	800ce18 <USBD_LL_IsStallEP>
 8009762:	4603      	mov	r3, r0
 8009764:	2b00      	cmp	r3, #0
 8009766:	d003      	beq.n	8009770 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8009768:	68bb      	ldr	r3, [r7, #8]
 800976a:	2201      	movs	r2, #1
 800976c:	601a      	str	r2, [r3, #0]
 800976e:	e002      	b.n	8009776 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8009770:	68bb      	ldr	r3, [r7, #8]
 8009772:	2200      	movs	r2, #0
 8009774:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	2202      	movs	r2, #2
 800977a:	4619      	mov	r1, r3
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f000 fb9b 	bl	8009eb8 <USBD_CtlSendData>
              break;
 8009782:	e004      	b.n	800978e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009784:	6839      	ldr	r1, [r7, #0]
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	f000 fb85 	bl	8009e96 <USBD_CtlError>
              break;
 800978c:	bf00      	nop
          }
          break;
 800978e:	e004      	b.n	800979a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009790:	6839      	ldr	r1, [r7, #0]
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f000 fb7f 	bl	8009e96 <USBD_CtlError>
          break;
 8009798:	bf00      	nop
      }
      break;
 800979a:	e005      	b.n	80097a8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800979c:	6839      	ldr	r1, [r7, #0]
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f000 fb79 	bl	8009e96 <USBD_CtlError>
      break;
 80097a4:	e000      	b.n	80097a8 <USBD_StdEPReq+0x330>
      break;
 80097a6:	bf00      	nop
  }

  return ret;
 80097a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80097aa:	4618      	mov	r0, r3
 80097ac:	3710      	adds	r7, #16
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bd80      	pop	{r7, pc}
	...

080097b4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b084      	sub	sp, #16
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
 80097bc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80097be:	2300      	movs	r3, #0
 80097c0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80097c2:	2300      	movs	r3, #0
 80097c4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80097c6:	2300      	movs	r3, #0
 80097c8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	885b      	ldrh	r3, [r3, #2]
 80097ce:	0a1b      	lsrs	r3, r3, #8
 80097d0:	b29b      	uxth	r3, r3
 80097d2:	3b01      	subs	r3, #1
 80097d4:	2b0e      	cmp	r3, #14
 80097d6:	f200 8152 	bhi.w	8009a7e <USBD_GetDescriptor+0x2ca>
 80097da:	a201      	add	r2, pc, #4	; (adr r2, 80097e0 <USBD_GetDescriptor+0x2c>)
 80097dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097e0:	08009851 	.word	0x08009851
 80097e4:	08009869 	.word	0x08009869
 80097e8:	080098a9 	.word	0x080098a9
 80097ec:	08009a7f 	.word	0x08009a7f
 80097f0:	08009a7f 	.word	0x08009a7f
 80097f4:	08009a1f 	.word	0x08009a1f
 80097f8:	08009a4b 	.word	0x08009a4b
 80097fc:	08009a7f 	.word	0x08009a7f
 8009800:	08009a7f 	.word	0x08009a7f
 8009804:	08009a7f 	.word	0x08009a7f
 8009808:	08009a7f 	.word	0x08009a7f
 800980c:	08009a7f 	.word	0x08009a7f
 8009810:	08009a7f 	.word	0x08009a7f
 8009814:	08009a7f 	.word	0x08009a7f
 8009818:	0800981d 	.word	0x0800981d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009822:	69db      	ldr	r3, [r3, #28]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d00b      	beq.n	8009840 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800982e:	69db      	ldr	r3, [r3, #28]
 8009830:	687a      	ldr	r2, [r7, #4]
 8009832:	7c12      	ldrb	r2, [r2, #16]
 8009834:	f107 0108 	add.w	r1, r7, #8
 8009838:	4610      	mov	r0, r2
 800983a:	4798      	blx	r3
 800983c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800983e:	e126      	b.n	8009a8e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009840:	6839      	ldr	r1, [r7, #0]
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f000 fb27 	bl	8009e96 <USBD_CtlError>
        err++;
 8009848:	7afb      	ldrb	r3, [r7, #11]
 800984a:	3301      	adds	r3, #1
 800984c:	72fb      	strb	r3, [r7, #11]
      break;
 800984e:	e11e      	b.n	8009a8e <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	687a      	ldr	r2, [r7, #4]
 800985a:	7c12      	ldrb	r2, [r2, #16]
 800985c:	f107 0108 	add.w	r1, r7, #8
 8009860:	4610      	mov	r0, r2
 8009862:	4798      	blx	r3
 8009864:	60f8      	str	r0, [r7, #12]
      break;
 8009866:	e112      	b.n	8009a8e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	7c1b      	ldrb	r3, [r3, #16]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d10d      	bne.n	800988c <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009878:	f107 0208 	add.w	r2, r7, #8
 800987c:	4610      	mov	r0, r2
 800987e:	4798      	blx	r3
 8009880:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	3301      	adds	r3, #1
 8009886:	2202      	movs	r2, #2
 8009888:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800988a:	e100      	b.n	8009a8e <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009894:	f107 0208 	add.w	r2, r7, #8
 8009898:	4610      	mov	r0, r2
 800989a:	4798      	blx	r3
 800989c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	3301      	adds	r3, #1
 80098a2:	2202      	movs	r2, #2
 80098a4:	701a      	strb	r2, [r3, #0]
      break;
 80098a6:	e0f2      	b.n	8009a8e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	885b      	ldrh	r3, [r3, #2]
 80098ac:	b2db      	uxtb	r3, r3
 80098ae:	2b05      	cmp	r3, #5
 80098b0:	f200 80ac 	bhi.w	8009a0c <USBD_GetDescriptor+0x258>
 80098b4:	a201      	add	r2, pc, #4	; (adr r2, 80098bc <USBD_GetDescriptor+0x108>)
 80098b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098ba:	bf00      	nop
 80098bc:	080098d5 	.word	0x080098d5
 80098c0:	08009909 	.word	0x08009909
 80098c4:	0800993d 	.word	0x0800993d
 80098c8:	08009971 	.word	0x08009971
 80098cc:	080099a5 	.word	0x080099a5
 80098d0:	080099d9 	.word	0x080099d9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80098da:	685b      	ldr	r3, [r3, #4]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d00b      	beq.n	80098f8 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80098e6:	685b      	ldr	r3, [r3, #4]
 80098e8:	687a      	ldr	r2, [r7, #4]
 80098ea:	7c12      	ldrb	r2, [r2, #16]
 80098ec:	f107 0108 	add.w	r1, r7, #8
 80098f0:	4610      	mov	r0, r2
 80098f2:	4798      	blx	r3
 80098f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80098f6:	e091      	b.n	8009a1c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80098f8:	6839      	ldr	r1, [r7, #0]
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f000 facb 	bl	8009e96 <USBD_CtlError>
            err++;
 8009900:	7afb      	ldrb	r3, [r7, #11]
 8009902:	3301      	adds	r3, #1
 8009904:	72fb      	strb	r3, [r7, #11]
          break;
 8009906:	e089      	b.n	8009a1c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800990e:	689b      	ldr	r3, [r3, #8]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d00b      	beq.n	800992c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800991a:	689b      	ldr	r3, [r3, #8]
 800991c:	687a      	ldr	r2, [r7, #4]
 800991e:	7c12      	ldrb	r2, [r2, #16]
 8009920:	f107 0108 	add.w	r1, r7, #8
 8009924:	4610      	mov	r0, r2
 8009926:	4798      	blx	r3
 8009928:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800992a:	e077      	b.n	8009a1c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800992c:	6839      	ldr	r1, [r7, #0]
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f000 fab1 	bl	8009e96 <USBD_CtlError>
            err++;
 8009934:	7afb      	ldrb	r3, [r7, #11]
 8009936:	3301      	adds	r3, #1
 8009938:	72fb      	strb	r3, [r7, #11]
          break;
 800993a:	e06f      	b.n	8009a1c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009942:	68db      	ldr	r3, [r3, #12]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d00b      	beq.n	8009960 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800994e:	68db      	ldr	r3, [r3, #12]
 8009950:	687a      	ldr	r2, [r7, #4]
 8009952:	7c12      	ldrb	r2, [r2, #16]
 8009954:	f107 0108 	add.w	r1, r7, #8
 8009958:	4610      	mov	r0, r2
 800995a:	4798      	blx	r3
 800995c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800995e:	e05d      	b.n	8009a1c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009960:	6839      	ldr	r1, [r7, #0]
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f000 fa97 	bl	8009e96 <USBD_CtlError>
            err++;
 8009968:	7afb      	ldrb	r3, [r7, #11]
 800996a:	3301      	adds	r3, #1
 800996c:	72fb      	strb	r3, [r7, #11]
          break;
 800996e:	e055      	b.n	8009a1c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009976:	691b      	ldr	r3, [r3, #16]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d00b      	beq.n	8009994 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009982:	691b      	ldr	r3, [r3, #16]
 8009984:	687a      	ldr	r2, [r7, #4]
 8009986:	7c12      	ldrb	r2, [r2, #16]
 8009988:	f107 0108 	add.w	r1, r7, #8
 800998c:	4610      	mov	r0, r2
 800998e:	4798      	blx	r3
 8009990:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009992:	e043      	b.n	8009a1c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009994:	6839      	ldr	r1, [r7, #0]
 8009996:	6878      	ldr	r0, [r7, #4]
 8009998:	f000 fa7d 	bl	8009e96 <USBD_CtlError>
            err++;
 800999c:	7afb      	ldrb	r3, [r7, #11]
 800999e:	3301      	adds	r3, #1
 80099a0:	72fb      	strb	r3, [r7, #11]
          break;
 80099a2:	e03b      	b.n	8009a1c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80099aa:	695b      	ldr	r3, [r3, #20]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d00b      	beq.n	80099c8 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80099b6:	695b      	ldr	r3, [r3, #20]
 80099b8:	687a      	ldr	r2, [r7, #4]
 80099ba:	7c12      	ldrb	r2, [r2, #16]
 80099bc:	f107 0108 	add.w	r1, r7, #8
 80099c0:	4610      	mov	r0, r2
 80099c2:	4798      	blx	r3
 80099c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099c6:	e029      	b.n	8009a1c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80099c8:	6839      	ldr	r1, [r7, #0]
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f000 fa63 	bl	8009e96 <USBD_CtlError>
            err++;
 80099d0:	7afb      	ldrb	r3, [r7, #11]
 80099d2:	3301      	adds	r3, #1
 80099d4:	72fb      	strb	r3, [r7, #11]
          break;
 80099d6:	e021      	b.n	8009a1c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80099de:	699b      	ldr	r3, [r3, #24]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d00b      	beq.n	80099fc <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80099ea:	699b      	ldr	r3, [r3, #24]
 80099ec:	687a      	ldr	r2, [r7, #4]
 80099ee:	7c12      	ldrb	r2, [r2, #16]
 80099f0:	f107 0108 	add.w	r1, r7, #8
 80099f4:	4610      	mov	r0, r2
 80099f6:	4798      	blx	r3
 80099f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099fa:	e00f      	b.n	8009a1c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80099fc:	6839      	ldr	r1, [r7, #0]
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f000 fa49 	bl	8009e96 <USBD_CtlError>
            err++;
 8009a04:	7afb      	ldrb	r3, [r7, #11]
 8009a06:	3301      	adds	r3, #1
 8009a08:	72fb      	strb	r3, [r7, #11]
          break;
 8009a0a:	e007      	b.n	8009a1c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009a0c:	6839      	ldr	r1, [r7, #0]
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	f000 fa41 	bl	8009e96 <USBD_CtlError>
          err++;
 8009a14:	7afb      	ldrb	r3, [r7, #11]
 8009a16:	3301      	adds	r3, #1
 8009a18:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009a1a:	bf00      	nop
      }
      break;
 8009a1c:	e037      	b.n	8009a8e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	7c1b      	ldrb	r3, [r3, #16]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d109      	bne.n	8009a3a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a2e:	f107 0208 	add.w	r2, r7, #8
 8009a32:	4610      	mov	r0, r2
 8009a34:	4798      	blx	r3
 8009a36:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009a38:	e029      	b.n	8009a8e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009a3a:	6839      	ldr	r1, [r7, #0]
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	f000 fa2a 	bl	8009e96 <USBD_CtlError>
        err++;
 8009a42:	7afb      	ldrb	r3, [r7, #11]
 8009a44:	3301      	adds	r3, #1
 8009a46:	72fb      	strb	r3, [r7, #11]
      break;
 8009a48:	e021      	b.n	8009a8e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	7c1b      	ldrb	r3, [r3, #16]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d10d      	bne.n	8009a6e <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a5a:	f107 0208 	add.w	r2, r7, #8
 8009a5e:	4610      	mov	r0, r2
 8009a60:	4798      	blx	r3
 8009a62:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	3301      	adds	r3, #1
 8009a68:	2207      	movs	r2, #7
 8009a6a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009a6c:	e00f      	b.n	8009a8e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009a6e:	6839      	ldr	r1, [r7, #0]
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f000 fa10 	bl	8009e96 <USBD_CtlError>
        err++;
 8009a76:	7afb      	ldrb	r3, [r7, #11]
 8009a78:	3301      	adds	r3, #1
 8009a7a:	72fb      	strb	r3, [r7, #11]
      break;
 8009a7c:	e007      	b.n	8009a8e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8009a7e:	6839      	ldr	r1, [r7, #0]
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	f000 fa08 	bl	8009e96 <USBD_CtlError>
      err++;
 8009a86:	7afb      	ldrb	r3, [r7, #11]
 8009a88:	3301      	adds	r3, #1
 8009a8a:	72fb      	strb	r3, [r7, #11]
      break;
 8009a8c:	bf00      	nop
  }

  if (err != 0U)
 8009a8e:	7afb      	ldrb	r3, [r7, #11]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d11e      	bne.n	8009ad2 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	88db      	ldrh	r3, [r3, #6]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d016      	beq.n	8009aca <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8009a9c:	893b      	ldrh	r3, [r7, #8]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d00e      	beq.n	8009ac0 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	88da      	ldrh	r2, [r3, #6]
 8009aa6:	893b      	ldrh	r3, [r7, #8]
 8009aa8:	4293      	cmp	r3, r2
 8009aaa:	bf28      	it	cs
 8009aac:	4613      	movcs	r3, r2
 8009aae:	b29b      	uxth	r3, r3
 8009ab0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009ab2:	893b      	ldrh	r3, [r7, #8]
 8009ab4:	461a      	mov	r2, r3
 8009ab6:	68f9      	ldr	r1, [r7, #12]
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f000 f9fd 	bl	8009eb8 <USBD_CtlSendData>
 8009abe:	e009      	b.n	8009ad4 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009ac0:	6839      	ldr	r1, [r7, #0]
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f000 f9e7 	bl	8009e96 <USBD_CtlError>
 8009ac8:	e004      	b.n	8009ad4 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009aca:	6878      	ldr	r0, [r7, #4]
 8009acc:	f000 fa31 	bl	8009f32 <USBD_CtlSendStatus>
 8009ad0:	e000      	b.n	8009ad4 <USBD_GetDescriptor+0x320>
    return;
 8009ad2:	bf00      	nop
  }
}
 8009ad4:	3710      	adds	r7, #16
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	bd80      	pop	{r7, pc}
 8009ada:	bf00      	nop

08009adc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009adc:	b580      	push	{r7, lr}
 8009ade:	b084      	sub	sp, #16
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
 8009ae4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	889b      	ldrh	r3, [r3, #4]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d131      	bne.n	8009b52 <USBD_SetAddress+0x76>
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	88db      	ldrh	r3, [r3, #6]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d12d      	bne.n	8009b52 <USBD_SetAddress+0x76>
 8009af6:	683b      	ldr	r3, [r7, #0]
 8009af8:	885b      	ldrh	r3, [r3, #2]
 8009afa:	2b7f      	cmp	r3, #127	; 0x7f
 8009afc:	d829      	bhi.n	8009b52 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009afe:	683b      	ldr	r3, [r7, #0]
 8009b00:	885b      	ldrh	r3, [r3, #2]
 8009b02:	b2db      	uxtb	r3, r3
 8009b04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009b08:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b10:	b2db      	uxtb	r3, r3
 8009b12:	2b03      	cmp	r3, #3
 8009b14:	d104      	bne.n	8009b20 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009b16:	6839      	ldr	r1, [r7, #0]
 8009b18:	6878      	ldr	r0, [r7, #4]
 8009b1a:	f000 f9bc 	bl	8009e96 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b1e:	e01d      	b.n	8009b5c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	7bfa      	ldrb	r2, [r7, #15]
 8009b24:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009b28:	7bfb      	ldrb	r3, [r7, #15]
 8009b2a:	4619      	mov	r1, r3
 8009b2c:	6878      	ldr	r0, [r7, #4]
 8009b2e:	f003 f99f 	bl	800ce70 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f000 f9fd 	bl	8009f32 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009b38:	7bfb      	ldrb	r3, [r7, #15]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d004      	beq.n	8009b48 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	2202      	movs	r2, #2
 8009b42:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b46:	e009      	b.n	8009b5c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2201      	movs	r2, #1
 8009b4c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b50:	e004      	b.n	8009b5c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009b52:	6839      	ldr	r1, [r7, #0]
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f000 f99e 	bl	8009e96 <USBD_CtlError>
  }
}
 8009b5a:	bf00      	nop
 8009b5c:	bf00      	nop
 8009b5e:	3710      	adds	r7, #16
 8009b60:	46bd      	mov	sp, r7
 8009b62:	bd80      	pop	{r7, pc}

08009b64 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b084      	sub	sp, #16
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
 8009b6c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009b6e:	2300      	movs	r3, #0
 8009b70:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	885b      	ldrh	r3, [r3, #2]
 8009b76:	b2da      	uxtb	r2, r3
 8009b78:	4b4e      	ldr	r3, [pc, #312]	; (8009cb4 <USBD_SetConfig+0x150>)
 8009b7a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009b7c:	4b4d      	ldr	r3, [pc, #308]	; (8009cb4 <USBD_SetConfig+0x150>)
 8009b7e:	781b      	ldrb	r3, [r3, #0]
 8009b80:	2b01      	cmp	r3, #1
 8009b82:	d905      	bls.n	8009b90 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009b84:	6839      	ldr	r1, [r7, #0]
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f000 f985 	bl	8009e96 <USBD_CtlError>
    return USBD_FAIL;
 8009b8c:	2303      	movs	r3, #3
 8009b8e:	e08c      	b.n	8009caa <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b96:	b2db      	uxtb	r3, r3
 8009b98:	2b02      	cmp	r3, #2
 8009b9a:	d002      	beq.n	8009ba2 <USBD_SetConfig+0x3e>
 8009b9c:	2b03      	cmp	r3, #3
 8009b9e:	d029      	beq.n	8009bf4 <USBD_SetConfig+0x90>
 8009ba0:	e075      	b.n	8009c8e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009ba2:	4b44      	ldr	r3, [pc, #272]	; (8009cb4 <USBD_SetConfig+0x150>)
 8009ba4:	781b      	ldrb	r3, [r3, #0]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d020      	beq.n	8009bec <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009baa:	4b42      	ldr	r3, [pc, #264]	; (8009cb4 <USBD_SetConfig+0x150>)
 8009bac:	781b      	ldrb	r3, [r3, #0]
 8009bae:	461a      	mov	r2, r3
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009bb4:	4b3f      	ldr	r3, [pc, #252]	; (8009cb4 <USBD_SetConfig+0x150>)
 8009bb6:	781b      	ldrb	r3, [r3, #0]
 8009bb8:	4619      	mov	r1, r3
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f7ff f813 	bl	8008be6 <USBD_SetClassConfig>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009bc4:	7bfb      	ldrb	r3, [r7, #15]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d008      	beq.n	8009bdc <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009bca:	6839      	ldr	r1, [r7, #0]
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f000 f962 	bl	8009e96 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2202      	movs	r2, #2
 8009bd6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009bda:	e065      	b.n	8009ca8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f000 f9a8 	bl	8009f32 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	2203      	movs	r2, #3
 8009be6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009bea:	e05d      	b.n	8009ca8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f000 f9a0 	bl	8009f32 <USBD_CtlSendStatus>
      break;
 8009bf2:	e059      	b.n	8009ca8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009bf4:	4b2f      	ldr	r3, [pc, #188]	; (8009cb4 <USBD_SetConfig+0x150>)
 8009bf6:	781b      	ldrb	r3, [r3, #0]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d112      	bne.n	8009c22 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2202      	movs	r2, #2
 8009c00:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8009c04:	4b2b      	ldr	r3, [pc, #172]	; (8009cb4 <USBD_SetConfig+0x150>)
 8009c06:	781b      	ldrb	r3, [r3, #0]
 8009c08:	461a      	mov	r2, r3
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009c0e:	4b29      	ldr	r3, [pc, #164]	; (8009cb4 <USBD_SetConfig+0x150>)
 8009c10:	781b      	ldrb	r3, [r3, #0]
 8009c12:	4619      	mov	r1, r3
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	f7ff f802 	bl	8008c1e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f000 f989 	bl	8009f32 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009c20:	e042      	b.n	8009ca8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009c22:	4b24      	ldr	r3, [pc, #144]	; (8009cb4 <USBD_SetConfig+0x150>)
 8009c24:	781b      	ldrb	r3, [r3, #0]
 8009c26:	461a      	mov	r2, r3
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	685b      	ldr	r3, [r3, #4]
 8009c2c:	429a      	cmp	r2, r3
 8009c2e:	d02a      	beq.n	8009c86 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	685b      	ldr	r3, [r3, #4]
 8009c34:	b2db      	uxtb	r3, r3
 8009c36:	4619      	mov	r1, r3
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f7fe fff0 	bl	8008c1e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009c3e:	4b1d      	ldr	r3, [pc, #116]	; (8009cb4 <USBD_SetConfig+0x150>)
 8009c40:	781b      	ldrb	r3, [r3, #0]
 8009c42:	461a      	mov	r2, r3
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009c48:	4b1a      	ldr	r3, [pc, #104]	; (8009cb4 <USBD_SetConfig+0x150>)
 8009c4a:	781b      	ldrb	r3, [r3, #0]
 8009c4c:	4619      	mov	r1, r3
 8009c4e:	6878      	ldr	r0, [r7, #4]
 8009c50:	f7fe ffc9 	bl	8008be6 <USBD_SetClassConfig>
 8009c54:	4603      	mov	r3, r0
 8009c56:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009c58:	7bfb      	ldrb	r3, [r7, #15]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d00f      	beq.n	8009c7e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009c5e:	6839      	ldr	r1, [r7, #0]
 8009c60:	6878      	ldr	r0, [r7, #4]
 8009c62:	f000 f918 	bl	8009e96 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	685b      	ldr	r3, [r3, #4]
 8009c6a:	b2db      	uxtb	r3, r3
 8009c6c:	4619      	mov	r1, r3
 8009c6e:	6878      	ldr	r0, [r7, #4]
 8009c70:	f7fe ffd5 	bl	8008c1e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2202      	movs	r2, #2
 8009c78:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009c7c:	e014      	b.n	8009ca8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f000 f957 	bl	8009f32 <USBD_CtlSendStatus>
      break;
 8009c84:	e010      	b.n	8009ca8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f000 f953 	bl	8009f32 <USBD_CtlSendStatus>
      break;
 8009c8c:	e00c      	b.n	8009ca8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009c8e:	6839      	ldr	r1, [r7, #0]
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f000 f900 	bl	8009e96 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009c96:	4b07      	ldr	r3, [pc, #28]	; (8009cb4 <USBD_SetConfig+0x150>)
 8009c98:	781b      	ldrb	r3, [r3, #0]
 8009c9a:	4619      	mov	r1, r3
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	f7fe ffbe 	bl	8008c1e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009ca2:	2303      	movs	r3, #3
 8009ca4:	73fb      	strb	r3, [r7, #15]
      break;
 8009ca6:	bf00      	nop
  }

  return ret;
 8009ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009caa:	4618      	mov	r0, r3
 8009cac:	3710      	adds	r7, #16
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bd80      	pop	{r7, pc}
 8009cb2:	bf00      	nop
 8009cb4:	200079ac 	.word	0x200079ac

08009cb8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b082      	sub	sp, #8
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
 8009cc0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	88db      	ldrh	r3, [r3, #6]
 8009cc6:	2b01      	cmp	r3, #1
 8009cc8:	d004      	beq.n	8009cd4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009cca:	6839      	ldr	r1, [r7, #0]
 8009ccc:	6878      	ldr	r0, [r7, #4]
 8009cce:	f000 f8e2 	bl	8009e96 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009cd2:	e023      	b.n	8009d1c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009cda:	b2db      	uxtb	r3, r3
 8009cdc:	2b02      	cmp	r3, #2
 8009cde:	dc02      	bgt.n	8009ce6 <USBD_GetConfig+0x2e>
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	dc03      	bgt.n	8009cec <USBD_GetConfig+0x34>
 8009ce4:	e015      	b.n	8009d12 <USBD_GetConfig+0x5a>
 8009ce6:	2b03      	cmp	r3, #3
 8009ce8:	d00b      	beq.n	8009d02 <USBD_GetConfig+0x4a>
 8009cea:	e012      	b.n	8009d12 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2200      	movs	r2, #0
 8009cf0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	3308      	adds	r3, #8
 8009cf6:	2201      	movs	r2, #1
 8009cf8:	4619      	mov	r1, r3
 8009cfa:	6878      	ldr	r0, [r7, #4]
 8009cfc:	f000 f8dc 	bl	8009eb8 <USBD_CtlSendData>
        break;
 8009d00:	e00c      	b.n	8009d1c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	3304      	adds	r3, #4
 8009d06:	2201      	movs	r2, #1
 8009d08:	4619      	mov	r1, r3
 8009d0a:	6878      	ldr	r0, [r7, #4]
 8009d0c:	f000 f8d4 	bl	8009eb8 <USBD_CtlSendData>
        break;
 8009d10:	e004      	b.n	8009d1c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009d12:	6839      	ldr	r1, [r7, #0]
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f000 f8be 	bl	8009e96 <USBD_CtlError>
        break;
 8009d1a:	bf00      	nop
}
 8009d1c:	bf00      	nop
 8009d1e:	3708      	adds	r7, #8
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}

08009d24 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b082      	sub	sp, #8
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
 8009d2c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d34:	b2db      	uxtb	r3, r3
 8009d36:	3b01      	subs	r3, #1
 8009d38:	2b02      	cmp	r3, #2
 8009d3a:	d81e      	bhi.n	8009d7a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	88db      	ldrh	r3, [r3, #6]
 8009d40:	2b02      	cmp	r3, #2
 8009d42:	d004      	beq.n	8009d4e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009d44:	6839      	ldr	r1, [r7, #0]
 8009d46:	6878      	ldr	r0, [r7, #4]
 8009d48:	f000 f8a5 	bl	8009e96 <USBD_CtlError>
        break;
 8009d4c:	e01a      	b.n	8009d84 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2201      	movs	r2, #1
 8009d52:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d005      	beq.n	8009d6a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	68db      	ldr	r3, [r3, #12]
 8009d62:	f043 0202 	orr.w	r2, r3, #2
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	330c      	adds	r3, #12
 8009d6e:	2202      	movs	r2, #2
 8009d70:	4619      	mov	r1, r3
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f000 f8a0 	bl	8009eb8 <USBD_CtlSendData>
      break;
 8009d78:	e004      	b.n	8009d84 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009d7a:	6839      	ldr	r1, [r7, #0]
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f000 f88a 	bl	8009e96 <USBD_CtlError>
      break;
 8009d82:	bf00      	nop
  }
}
 8009d84:	bf00      	nop
 8009d86:	3708      	adds	r7, #8
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	bd80      	pop	{r7, pc}

08009d8c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b082      	sub	sp, #8
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
 8009d94:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	885b      	ldrh	r3, [r3, #2]
 8009d9a:	2b01      	cmp	r3, #1
 8009d9c:	d107      	bne.n	8009dae <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2201      	movs	r2, #1
 8009da2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	f000 f8c3 	bl	8009f32 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009dac:	e013      	b.n	8009dd6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	885b      	ldrh	r3, [r3, #2]
 8009db2:	2b02      	cmp	r3, #2
 8009db4:	d10b      	bne.n	8009dce <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	889b      	ldrh	r3, [r3, #4]
 8009dba:	0a1b      	lsrs	r3, r3, #8
 8009dbc:	b29b      	uxth	r3, r3
 8009dbe:	b2da      	uxtb	r2, r3
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f000 f8b3 	bl	8009f32 <USBD_CtlSendStatus>
}
 8009dcc:	e003      	b.n	8009dd6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009dce:	6839      	ldr	r1, [r7, #0]
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f000 f860 	bl	8009e96 <USBD_CtlError>
}
 8009dd6:	bf00      	nop
 8009dd8:	3708      	adds	r7, #8
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd80      	pop	{r7, pc}

08009dde <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009dde:	b580      	push	{r7, lr}
 8009de0:	b082      	sub	sp, #8
 8009de2:	af00      	add	r7, sp, #0
 8009de4:	6078      	str	r0, [r7, #4]
 8009de6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009dee:	b2db      	uxtb	r3, r3
 8009df0:	3b01      	subs	r3, #1
 8009df2:	2b02      	cmp	r3, #2
 8009df4:	d80b      	bhi.n	8009e0e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	885b      	ldrh	r3, [r3, #2]
 8009dfa:	2b01      	cmp	r3, #1
 8009dfc:	d10c      	bne.n	8009e18 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2200      	movs	r2, #0
 8009e02:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009e06:	6878      	ldr	r0, [r7, #4]
 8009e08:	f000 f893 	bl	8009f32 <USBD_CtlSendStatus>
      }
      break;
 8009e0c:	e004      	b.n	8009e18 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009e0e:	6839      	ldr	r1, [r7, #0]
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	f000 f840 	bl	8009e96 <USBD_CtlError>
      break;
 8009e16:	e000      	b.n	8009e1a <USBD_ClrFeature+0x3c>
      break;
 8009e18:	bf00      	nop
  }
}
 8009e1a:	bf00      	nop
 8009e1c:	3708      	adds	r7, #8
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}

08009e22 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009e22:	b580      	push	{r7, lr}
 8009e24:	b084      	sub	sp, #16
 8009e26:	af00      	add	r7, sp, #0
 8009e28:	6078      	str	r0, [r7, #4]
 8009e2a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	781a      	ldrb	r2, [r3, #0]
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	3301      	adds	r3, #1
 8009e3c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	781a      	ldrb	r2, [r3, #0]
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	3301      	adds	r3, #1
 8009e4a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009e4c:	68f8      	ldr	r0, [r7, #12]
 8009e4e:	f7ff fa16 	bl	800927e <SWAPBYTE>
 8009e52:	4603      	mov	r3, r0
 8009e54:	461a      	mov	r2, r3
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	3301      	adds	r3, #1
 8009e5e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	3301      	adds	r3, #1
 8009e64:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009e66:	68f8      	ldr	r0, [r7, #12]
 8009e68:	f7ff fa09 	bl	800927e <SWAPBYTE>
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	461a      	mov	r2, r3
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	3301      	adds	r3, #1
 8009e78:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	3301      	adds	r3, #1
 8009e7e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009e80:	68f8      	ldr	r0, [r7, #12]
 8009e82:	f7ff f9fc 	bl	800927e <SWAPBYTE>
 8009e86:	4603      	mov	r3, r0
 8009e88:	461a      	mov	r2, r3
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	80da      	strh	r2, [r3, #6]
}
 8009e8e:	bf00      	nop
 8009e90:	3710      	adds	r7, #16
 8009e92:	46bd      	mov	sp, r7
 8009e94:	bd80      	pop	{r7, pc}

08009e96 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e96:	b580      	push	{r7, lr}
 8009e98:	b082      	sub	sp, #8
 8009e9a:	af00      	add	r7, sp, #0
 8009e9c:	6078      	str	r0, [r7, #4]
 8009e9e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009ea0:	2180      	movs	r1, #128	; 0x80
 8009ea2:	6878      	ldr	r0, [r7, #4]
 8009ea4:	f002 ff7a 	bl	800cd9c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009ea8:	2100      	movs	r1, #0
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f002 ff76 	bl	800cd9c <USBD_LL_StallEP>
}
 8009eb0:	bf00      	nop
 8009eb2:	3708      	adds	r7, #8
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}

08009eb8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b084      	sub	sp, #16
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	60f8      	str	r0, [r7, #12]
 8009ec0:	60b9      	str	r1, [r7, #8]
 8009ec2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	2202      	movs	r2, #2
 8009ec8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	687a      	ldr	r2, [r7, #4]
 8009ed0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	687a      	ldr	r2, [r7, #4]
 8009ed6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	68ba      	ldr	r2, [r7, #8]
 8009edc:	2100      	movs	r1, #0
 8009ede:	68f8      	ldr	r0, [r7, #12]
 8009ee0:	f002 ffe5 	bl	800ceae <USBD_LL_Transmit>

  return USBD_OK;
 8009ee4:	2300      	movs	r3, #0
}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	3710      	adds	r7, #16
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd80      	pop	{r7, pc}

08009eee <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009eee:	b580      	push	{r7, lr}
 8009ef0:	b084      	sub	sp, #16
 8009ef2:	af00      	add	r7, sp, #0
 8009ef4:	60f8      	str	r0, [r7, #12]
 8009ef6:	60b9      	str	r1, [r7, #8]
 8009ef8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	68ba      	ldr	r2, [r7, #8]
 8009efe:	2100      	movs	r1, #0
 8009f00:	68f8      	ldr	r0, [r7, #12]
 8009f02:	f002 ffd4 	bl	800ceae <USBD_LL_Transmit>

  return USBD_OK;
 8009f06:	2300      	movs	r3, #0
}
 8009f08:	4618      	mov	r0, r3
 8009f0a:	3710      	adds	r7, #16
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}

08009f10 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b084      	sub	sp, #16
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	60f8      	str	r0, [r7, #12]
 8009f18:	60b9      	str	r1, [r7, #8]
 8009f1a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	68ba      	ldr	r2, [r7, #8]
 8009f20:	2100      	movs	r1, #0
 8009f22:	68f8      	ldr	r0, [r7, #12]
 8009f24:	f002 ffe4 	bl	800cef0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009f28:	2300      	movs	r3, #0
}
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	3710      	adds	r7, #16
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}

08009f32 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009f32:	b580      	push	{r7, lr}
 8009f34:	b082      	sub	sp, #8
 8009f36:	af00      	add	r7, sp, #0
 8009f38:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2204      	movs	r2, #4
 8009f3e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009f42:	2300      	movs	r3, #0
 8009f44:	2200      	movs	r2, #0
 8009f46:	2100      	movs	r1, #0
 8009f48:	6878      	ldr	r0, [r7, #4]
 8009f4a:	f002 ffb0 	bl	800ceae <USBD_LL_Transmit>

  return USBD_OK;
 8009f4e:	2300      	movs	r3, #0
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	3708      	adds	r7, #8
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}

08009f58 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b082      	sub	sp, #8
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2205      	movs	r2, #5
 8009f64:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009f68:	2300      	movs	r3, #0
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	2100      	movs	r1, #0
 8009f6e:	6878      	ldr	r0, [r7, #4]
 8009f70:	f002 ffbe 	bl	800cef0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009f74:	2300      	movs	r3, #0
}
 8009f76:	4618      	mov	r0, r3
 8009f78:	3708      	adds	r7, #8
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	bd80      	pop	{r7, pc}

08009f7e <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009f7e:	b480      	push	{r7}
 8009f80:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8009f82:	bf00      	nop
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr

08009f8c <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009f8c:	b480      	push	{r7}
 8009f8e:	b085      	sub	sp, #20
 8009f90:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009f92:	f3ef 8305 	mrs	r3, IPSR
 8009f96:	60bb      	str	r3, [r7, #8]
  return(result);
 8009f98:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d10f      	bne.n	8009fbe <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009f9e:	f3ef 8310 	mrs	r3, PRIMASK
 8009fa2:	607b      	str	r3, [r7, #4]
  return(result);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d105      	bne.n	8009fb6 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009faa:	f3ef 8311 	mrs	r3, BASEPRI
 8009fae:	603b      	str	r3, [r7, #0]
  return(result);
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d007      	beq.n	8009fc6 <osKernelInitialize+0x3a>
 8009fb6:	4b0e      	ldr	r3, [pc, #56]	; (8009ff0 <osKernelInitialize+0x64>)
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	2b02      	cmp	r3, #2
 8009fbc:	d103      	bne.n	8009fc6 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8009fbe:	f06f 0305 	mvn.w	r3, #5
 8009fc2:	60fb      	str	r3, [r7, #12]
 8009fc4:	e00c      	b.n	8009fe0 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009fc6:	4b0a      	ldr	r3, [pc, #40]	; (8009ff0 <osKernelInitialize+0x64>)
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d105      	bne.n	8009fda <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009fce:	4b08      	ldr	r3, [pc, #32]	; (8009ff0 <osKernelInitialize+0x64>)
 8009fd0:	2201      	movs	r2, #1
 8009fd2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	60fb      	str	r3, [r7, #12]
 8009fd8:	e002      	b.n	8009fe0 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8009fda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009fde:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8009fe0:	68fb      	ldr	r3, [r7, #12]
}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	3714      	adds	r7, #20
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fec:	4770      	bx	lr
 8009fee:	bf00      	nop
 8009ff0:	200079b0 	.word	0x200079b0

08009ff4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b084      	sub	sp, #16
 8009ff8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ffa:	f3ef 8305 	mrs	r3, IPSR
 8009ffe:	60bb      	str	r3, [r7, #8]
  return(result);
 800a000:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a002:	2b00      	cmp	r3, #0
 800a004:	d10f      	bne.n	800a026 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a006:	f3ef 8310 	mrs	r3, PRIMASK
 800a00a:	607b      	str	r3, [r7, #4]
  return(result);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d105      	bne.n	800a01e <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a012:	f3ef 8311 	mrs	r3, BASEPRI
 800a016:	603b      	str	r3, [r7, #0]
  return(result);
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d007      	beq.n	800a02e <osKernelStart+0x3a>
 800a01e:	4b0f      	ldr	r3, [pc, #60]	; (800a05c <osKernelStart+0x68>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	2b02      	cmp	r3, #2
 800a024:	d103      	bne.n	800a02e <osKernelStart+0x3a>
    stat = osErrorISR;
 800a026:	f06f 0305 	mvn.w	r3, #5
 800a02a:	60fb      	str	r3, [r7, #12]
 800a02c:	e010      	b.n	800a050 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a02e:	4b0b      	ldr	r3, [pc, #44]	; (800a05c <osKernelStart+0x68>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	2b01      	cmp	r3, #1
 800a034:	d109      	bne.n	800a04a <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a036:	f7ff ffa2 	bl	8009f7e <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a03a:	4b08      	ldr	r3, [pc, #32]	; (800a05c <osKernelStart+0x68>)
 800a03c:	2202      	movs	r2, #2
 800a03e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a040:	f001 f8b4 	bl	800b1ac <vTaskStartScheduler>
      stat = osOK;
 800a044:	2300      	movs	r3, #0
 800a046:	60fb      	str	r3, [r7, #12]
 800a048:	e002      	b.n	800a050 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800a04a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a04e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800a050:	68fb      	ldr	r3, [r7, #12]
}
 800a052:	4618      	mov	r0, r3
 800a054:	3710      	adds	r7, #16
 800a056:	46bd      	mov	sp, r7
 800a058:	bd80      	pop	{r7, pc}
 800a05a:	bf00      	nop
 800a05c:	200079b0 	.word	0x200079b0

0800a060 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a060:	b580      	push	{r7, lr}
 800a062:	b090      	sub	sp, #64	; 0x40
 800a064:	af04      	add	r7, sp, #16
 800a066:	60f8      	str	r0, [r7, #12]
 800a068:	60b9      	str	r1, [r7, #8]
 800a06a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a06c:	2300      	movs	r3, #0
 800a06e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a070:	f3ef 8305 	mrs	r3, IPSR
 800a074:	61fb      	str	r3, [r7, #28]
  return(result);
 800a076:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800a078:	2b00      	cmp	r3, #0
 800a07a:	f040 808f 	bne.w	800a19c <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a07e:	f3ef 8310 	mrs	r3, PRIMASK
 800a082:	61bb      	str	r3, [r7, #24]
  return(result);
 800a084:	69bb      	ldr	r3, [r7, #24]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d105      	bne.n	800a096 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a08a:	f3ef 8311 	mrs	r3, BASEPRI
 800a08e:	617b      	str	r3, [r7, #20]
  return(result);
 800a090:	697b      	ldr	r3, [r7, #20]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d003      	beq.n	800a09e <osThreadNew+0x3e>
 800a096:	4b44      	ldr	r3, [pc, #272]	; (800a1a8 <osThreadNew+0x148>)
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	2b02      	cmp	r3, #2
 800a09c:	d07e      	beq.n	800a19c <osThreadNew+0x13c>
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d07b      	beq.n	800a19c <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800a0a4:	2380      	movs	r3, #128	; 0x80
 800a0a6:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800a0a8:	2318      	movs	r3, #24
 800a0aa:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800a0b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a0b4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d045      	beq.n	800a148 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d002      	beq.n	800a0ca <osThreadNew+0x6a>
        name = attr->name;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	699b      	ldr	r3, [r3, #24]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d002      	beq.n	800a0d8 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	699b      	ldr	r3, [r3, #24]
 800a0d6:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a0d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d008      	beq.n	800a0f0 <osThreadNew+0x90>
 800a0de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0e0:	2b38      	cmp	r3, #56	; 0x38
 800a0e2:	d805      	bhi.n	800a0f0 <osThreadNew+0x90>
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	685b      	ldr	r3, [r3, #4]
 800a0e8:	f003 0301 	and.w	r3, r3, #1
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d001      	beq.n	800a0f4 <osThreadNew+0x94>
        return (NULL);
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	e054      	b.n	800a19e <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	695b      	ldr	r3, [r3, #20]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d003      	beq.n	800a104 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	695b      	ldr	r3, [r3, #20]
 800a100:	089b      	lsrs	r3, r3, #2
 800a102:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	689b      	ldr	r3, [r3, #8]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d00e      	beq.n	800a12a <osThreadNew+0xca>
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	68db      	ldr	r3, [r3, #12]
 800a110:	2b5b      	cmp	r3, #91	; 0x5b
 800a112:	d90a      	bls.n	800a12a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d006      	beq.n	800a12a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	695b      	ldr	r3, [r3, #20]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d002      	beq.n	800a12a <osThreadNew+0xca>
        mem = 1;
 800a124:	2301      	movs	r3, #1
 800a126:	623b      	str	r3, [r7, #32]
 800a128:	e010      	b.n	800a14c <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	689b      	ldr	r3, [r3, #8]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d10c      	bne.n	800a14c <osThreadNew+0xec>
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	68db      	ldr	r3, [r3, #12]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d108      	bne.n	800a14c <osThreadNew+0xec>
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	691b      	ldr	r3, [r3, #16]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d104      	bne.n	800a14c <osThreadNew+0xec>
          mem = 0;
 800a142:	2300      	movs	r3, #0
 800a144:	623b      	str	r3, [r7, #32]
 800a146:	e001      	b.n	800a14c <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800a148:	2300      	movs	r3, #0
 800a14a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800a14c:	6a3b      	ldr	r3, [r7, #32]
 800a14e:	2b01      	cmp	r3, #1
 800a150:	d110      	bne.n	800a174 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800a156:	687a      	ldr	r2, [r7, #4]
 800a158:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a15a:	9202      	str	r2, [sp, #8]
 800a15c:	9301      	str	r3, [sp, #4]
 800a15e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a160:	9300      	str	r3, [sp, #0]
 800a162:	68bb      	ldr	r3, [r7, #8]
 800a164:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a166:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a168:	68f8      	ldr	r0, [r7, #12]
 800a16a:	f000 fe3f 	bl	800adec <xTaskCreateStatic>
 800a16e:	4603      	mov	r3, r0
 800a170:	613b      	str	r3, [r7, #16]
 800a172:	e013      	b.n	800a19c <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800a174:	6a3b      	ldr	r3, [r7, #32]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d110      	bne.n	800a19c <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a17a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a17c:	b29a      	uxth	r2, r3
 800a17e:	f107 0310 	add.w	r3, r7, #16
 800a182:	9301      	str	r3, [sp, #4]
 800a184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a186:	9300      	str	r3, [sp, #0]
 800a188:	68bb      	ldr	r3, [r7, #8]
 800a18a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a18c:	68f8      	ldr	r0, [r7, #12]
 800a18e:	f000 fe90 	bl	800aeb2 <xTaskCreate>
 800a192:	4603      	mov	r3, r0
 800a194:	2b01      	cmp	r3, #1
 800a196:	d001      	beq.n	800a19c <osThreadNew+0x13c>
          hTask = NULL;
 800a198:	2300      	movs	r3, #0
 800a19a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a19c:	693b      	ldr	r3, [r7, #16]
}
 800a19e:	4618      	mov	r0, r3
 800a1a0:	3730      	adds	r7, #48	; 0x30
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}
 800a1a6:	bf00      	nop
 800a1a8:	200079b0 	.word	0x200079b0

0800a1ac <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b086      	sub	sp, #24
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a1b4:	f3ef 8305 	mrs	r3, IPSR
 800a1b8:	613b      	str	r3, [r7, #16]
  return(result);
 800a1ba:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d10f      	bne.n	800a1e0 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a1c0:	f3ef 8310 	mrs	r3, PRIMASK
 800a1c4:	60fb      	str	r3, [r7, #12]
  return(result);
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d105      	bne.n	800a1d8 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a1cc:	f3ef 8311 	mrs	r3, BASEPRI
 800a1d0:	60bb      	str	r3, [r7, #8]
  return(result);
 800a1d2:	68bb      	ldr	r3, [r7, #8]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d007      	beq.n	800a1e8 <osDelay+0x3c>
 800a1d8:	4b0a      	ldr	r3, [pc, #40]	; (800a204 <osDelay+0x58>)
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	2b02      	cmp	r3, #2
 800a1de:	d103      	bne.n	800a1e8 <osDelay+0x3c>
    stat = osErrorISR;
 800a1e0:	f06f 0305 	mvn.w	r3, #5
 800a1e4:	617b      	str	r3, [r7, #20]
 800a1e6:	e007      	b.n	800a1f8 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d002      	beq.n	800a1f8 <osDelay+0x4c>
      vTaskDelay(ticks);
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	f000 ffa4 	bl	800b140 <vTaskDelay>
    }
  }

  return (stat);
 800a1f8:	697b      	ldr	r3, [r7, #20]
}
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	3718      	adds	r7, #24
 800a1fe:	46bd      	mov	sp, r7
 800a200:	bd80      	pop	{r7, pc}
 800a202:	bf00      	nop
 800a204:	200079b0 	.word	0x200079b0

0800a208 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a208:	b480      	push	{r7}
 800a20a:	b085      	sub	sp, #20
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	60f8      	str	r0, [r7, #12]
 800a210:	60b9      	str	r1, [r7, #8]
 800a212:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	4a07      	ldr	r2, [pc, #28]	; (800a234 <vApplicationGetIdleTaskMemory+0x2c>)
 800a218:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a21a:	68bb      	ldr	r3, [r7, #8]
 800a21c:	4a06      	ldr	r2, [pc, #24]	; (800a238 <vApplicationGetIdleTaskMemory+0x30>)
 800a21e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	2280      	movs	r2, #128	; 0x80
 800a224:	601a      	str	r2, [r3, #0]
}
 800a226:	bf00      	nop
 800a228:	3714      	adds	r7, #20
 800a22a:	46bd      	mov	sp, r7
 800a22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a230:	4770      	bx	lr
 800a232:	bf00      	nop
 800a234:	200079b4 	.word	0x200079b4
 800a238:	20007a10 	.word	0x20007a10

0800a23c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a23c:	b480      	push	{r7}
 800a23e:	b085      	sub	sp, #20
 800a240:	af00      	add	r7, sp, #0
 800a242:	60f8      	str	r0, [r7, #12]
 800a244:	60b9      	str	r1, [r7, #8]
 800a246:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	4a07      	ldr	r2, [pc, #28]	; (800a268 <vApplicationGetTimerTaskMemory+0x2c>)
 800a24c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	4a06      	ldr	r2, [pc, #24]	; (800a26c <vApplicationGetTimerTaskMemory+0x30>)
 800a252:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a25a:	601a      	str	r2, [r3, #0]
}
 800a25c:	bf00      	nop
 800a25e:	3714      	adds	r7, #20
 800a260:	46bd      	mov	sp, r7
 800a262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a266:	4770      	bx	lr
 800a268:	20007c10 	.word	0x20007c10
 800a26c:	20007c6c 	.word	0x20007c6c

0800a270 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a270:	b480      	push	{r7}
 800a272:	b083      	sub	sp, #12
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f103 0208 	add.w	r2, r3, #8
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a288:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	f103 0208 	add.w	r2, r3, #8
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f103 0208 	add.w	r2, r3, #8
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a2a4:	bf00      	nop
 800a2a6:	370c      	adds	r7, #12
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ae:	4770      	bx	lr

0800a2b0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a2b0:	b480      	push	{r7}
 800a2b2:	b083      	sub	sp, #12
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a2be:	bf00      	nop
 800a2c0:	370c      	adds	r7, #12
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c8:	4770      	bx	lr

0800a2ca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a2ca:	b480      	push	{r7}
 800a2cc:	b085      	sub	sp, #20
 800a2ce:	af00      	add	r7, sp, #0
 800a2d0:	6078      	str	r0, [r7, #4]
 800a2d2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	685b      	ldr	r3, [r3, #4]
 800a2d8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	68fa      	ldr	r2, [r7, #12]
 800a2de:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	689a      	ldr	r2, [r3, #8]
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	689b      	ldr	r3, [r3, #8]
 800a2ec:	683a      	ldr	r2, [r7, #0]
 800a2ee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	683a      	ldr	r2, [r7, #0]
 800a2f4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a2f6:	683b      	ldr	r3, [r7, #0]
 800a2f8:	687a      	ldr	r2, [r7, #4]
 800a2fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	1c5a      	adds	r2, r3, #1
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	601a      	str	r2, [r3, #0]
}
 800a306:	bf00      	nop
 800a308:	3714      	adds	r7, #20
 800a30a:	46bd      	mov	sp, r7
 800a30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a310:	4770      	bx	lr

0800a312 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a312:	b480      	push	{r7}
 800a314:	b085      	sub	sp, #20
 800a316:	af00      	add	r7, sp, #0
 800a318:	6078      	str	r0, [r7, #4]
 800a31a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a322:	68bb      	ldr	r3, [r7, #8]
 800a324:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a328:	d103      	bne.n	800a332 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	691b      	ldr	r3, [r3, #16]
 800a32e:	60fb      	str	r3, [r7, #12]
 800a330:	e00c      	b.n	800a34c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	3308      	adds	r3, #8
 800a336:	60fb      	str	r3, [r7, #12]
 800a338:	e002      	b.n	800a340 <vListInsert+0x2e>
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	685b      	ldr	r3, [r3, #4]
 800a33e:	60fb      	str	r3, [r7, #12]
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	685b      	ldr	r3, [r3, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	68ba      	ldr	r2, [r7, #8]
 800a348:	429a      	cmp	r2, r3
 800a34a:	d2f6      	bcs.n	800a33a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	685a      	ldr	r2, [r3, #4]
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	685b      	ldr	r3, [r3, #4]
 800a358:	683a      	ldr	r2, [r7, #0]
 800a35a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a35c:	683b      	ldr	r3, [r7, #0]
 800a35e:	68fa      	ldr	r2, [r7, #12]
 800a360:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	683a      	ldr	r2, [r7, #0]
 800a366:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	687a      	ldr	r2, [r7, #4]
 800a36c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	1c5a      	adds	r2, r3, #1
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	601a      	str	r2, [r3, #0]
}
 800a378:	bf00      	nop
 800a37a:	3714      	adds	r7, #20
 800a37c:	46bd      	mov	sp, r7
 800a37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a382:	4770      	bx	lr

0800a384 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a384:	b480      	push	{r7}
 800a386:	b085      	sub	sp, #20
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	691b      	ldr	r3, [r3, #16]
 800a390:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	685b      	ldr	r3, [r3, #4]
 800a396:	687a      	ldr	r2, [r7, #4]
 800a398:	6892      	ldr	r2, [r2, #8]
 800a39a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	689b      	ldr	r3, [r3, #8]
 800a3a0:	687a      	ldr	r2, [r7, #4]
 800a3a2:	6852      	ldr	r2, [r2, #4]
 800a3a4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	685b      	ldr	r3, [r3, #4]
 800a3aa:	687a      	ldr	r2, [r7, #4]
 800a3ac:	429a      	cmp	r2, r3
 800a3ae:	d103      	bne.n	800a3b8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	689a      	ldr	r2, [r3, #8]
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	1e5a      	subs	r2, r3, #1
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
}
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	3714      	adds	r7, #20
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d6:	4770      	bx	lr

0800a3d8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b084      	sub	sp, #16
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
 800a3e0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d10c      	bne.n	800a406 <xQueueGenericReset+0x2e>
	__asm volatile
 800a3ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3f0:	b672      	cpsid	i
 800a3f2:	f383 8811 	msr	BASEPRI, r3
 800a3f6:	f3bf 8f6f 	isb	sy
 800a3fa:	f3bf 8f4f 	dsb	sy
 800a3fe:	b662      	cpsie	i
 800a400:	60bb      	str	r3, [r7, #8]
}
 800a402:	bf00      	nop
 800a404:	e7fe      	b.n	800a404 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800a406:	f002 f8a1 	bl	800c54c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	681a      	ldr	r2, [r3, #0]
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a412:	68f9      	ldr	r1, [r7, #12]
 800a414:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a416:	fb01 f303 	mul.w	r3, r1, r3
 800a41a:	441a      	add	r2, r3
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	2200      	movs	r2, #0
 800a424:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681a      	ldr	r2, [r3, #0]
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	681a      	ldr	r2, [r3, #0]
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a436:	3b01      	subs	r3, #1
 800a438:	68f9      	ldr	r1, [r7, #12]
 800a43a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a43c:	fb01 f303 	mul.w	r3, r1, r3
 800a440:	441a      	add	r2, r3
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	22ff      	movs	r2, #255	; 0xff
 800a44a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	22ff      	movs	r2, #255	; 0xff
 800a452:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a456:	683b      	ldr	r3, [r7, #0]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d114      	bne.n	800a486 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	691b      	ldr	r3, [r3, #16]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d01a      	beq.n	800a49a <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	3310      	adds	r3, #16
 800a468:	4618      	mov	r0, r3
 800a46a:	f001 f937 	bl	800b6dc <xTaskRemoveFromEventList>
 800a46e:	4603      	mov	r3, r0
 800a470:	2b00      	cmp	r3, #0
 800a472:	d012      	beq.n	800a49a <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a474:	4b0c      	ldr	r3, [pc, #48]	; (800a4a8 <xQueueGenericReset+0xd0>)
 800a476:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a47a:	601a      	str	r2, [r3, #0]
 800a47c:	f3bf 8f4f 	dsb	sy
 800a480:	f3bf 8f6f 	isb	sy
 800a484:	e009      	b.n	800a49a <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	3310      	adds	r3, #16
 800a48a:	4618      	mov	r0, r3
 800a48c:	f7ff fef0 	bl	800a270 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	3324      	adds	r3, #36	; 0x24
 800a494:	4618      	mov	r0, r3
 800a496:	f7ff feeb 	bl	800a270 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a49a:	f002 f88b 	bl	800c5b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a49e:	2301      	movs	r3, #1
}
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	3710      	adds	r7, #16
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	bd80      	pop	{r7, pc}
 800a4a8:	e000ed04 	.word	0xe000ed04

0800a4ac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b08e      	sub	sp, #56	; 0x38
 800a4b0:	af02      	add	r7, sp, #8
 800a4b2:	60f8      	str	r0, [r7, #12]
 800a4b4:	60b9      	str	r1, [r7, #8]
 800a4b6:	607a      	str	r2, [r7, #4]
 800a4b8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d10c      	bne.n	800a4da <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800a4c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4c4:	b672      	cpsid	i
 800a4c6:	f383 8811 	msr	BASEPRI, r3
 800a4ca:	f3bf 8f6f 	isb	sy
 800a4ce:	f3bf 8f4f 	dsb	sy
 800a4d2:	b662      	cpsie	i
 800a4d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a4d6:	bf00      	nop
 800a4d8:	e7fe      	b.n	800a4d8 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a4da:	683b      	ldr	r3, [r7, #0]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d10c      	bne.n	800a4fa <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800a4e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4e4:	b672      	cpsid	i
 800a4e6:	f383 8811 	msr	BASEPRI, r3
 800a4ea:	f3bf 8f6f 	isb	sy
 800a4ee:	f3bf 8f4f 	dsb	sy
 800a4f2:	b662      	cpsie	i
 800a4f4:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a4f6:	bf00      	nop
 800a4f8:	e7fe      	b.n	800a4f8 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d002      	beq.n	800a506 <xQueueGenericCreateStatic+0x5a>
 800a500:	68bb      	ldr	r3, [r7, #8]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d001      	beq.n	800a50a <xQueueGenericCreateStatic+0x5e>
 800a506:	2301      	movs	r3, #1
 800a508:	e000      	b.n	800a50c <xQueueGenericCreateStatic+0x60>
 800a50a:	2300      	movs	r3, #0
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d10c      	bne.n	800a52a <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800a510:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a514:	b672      	cpsid	i
 800a516:	f383 8811 	msr	BASEPRI, r3
 800a51a:	f3bf 8f6f 	isb	sy
 800a51e:	f3bf 8f4f 	dsb	sy
 800a522:	b662      	cpsie	i
 800a524:	623b      	str	r3, [r7, #32]
}
 800a526:	bf00      	nop
 800a528:	e7fe      	b.n	800a528 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d102      	bne.n	800a536 <xQueueGenericCreateStatic+0x8a>
 800a530:	68bb      	ldr	r3, [r7, #8]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d101      	bne.n	800a53a <xQueueGenericCreateStatic+0x8e>
 800a536:	2301      	movs	r3, #1
 800a538:	e000      	b.n	800a53c <xQueueGenericCreateStatic+0x90>
 800a53a:	2300      	movs	r3, #0
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d10c      	bne.n	800a55a <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800a540:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a544:	b672      	cpsid	i
 800a546:	f383 8811 	msr	BASEPRI, r3
 800a54a:	f3bf 8f6f 	isb	sy
 800a54e:	f3bf 8f4f 	dsb	sy
 800a552:	b662      	cpsie	i
 800a554:	61fb      	str	r3, [r7, #28]
}
 800a556:	bf00      	nop
 800a558:	e7fe      	b.n	800a558 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a55a:	2350      	movs	r3, #80	; 0x50
 800a55c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a55e:	697b      	ldr	r3, [r7, #20]
 800a560:	2b50      	cmp	r3, #80	; 0x50
 800a562:	d00c      	beq.n	800a57e <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800a564:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a568:	b672      	cpsid	i
 800a56a:	f383 8811 	msr	BASEPRI, r3
 800a56e:	f3bf 8f6f 	isb	sy
 800a572:	f3bf 8f4f 	dsb	sy
 800a576:	b662      	cpsie	i
 800a578:	61bb      	str	r3, [r7, #24]
}
 800a57a:	bf00      	nop
 800a57c:	e7fe      	b.n	800a57c <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a57e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a580:	683b      	ldr	r3, [r7, #0]
 800a582:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a586:	2b00      	cmp	r3, #0
 800a588:	d00d      	beq.n	800a5a6 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a58a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a58c:	2201      	movs	r2, #1
 800a58e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a592:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a598:	9300      	str	r3, [sp, #0]
 800a59a:	4613      	mov	r3, r2
 800a59c:	687a      	ldr	r2, [r7, #4]
 800a59e:	68b9      	ldr	r1, [r7, #8]
 800a5a0:	68f8      	ldr	r0, [r7, #12]
 800a5a2:	f000 f805 	bl	800a5b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a5a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	3730      	adds	r7, #48	; 0x30
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bd80      	pop	{r7, pc}

0800a5b0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b084      	sub	sp, #16
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	60f8      	str	r0, [r7, #12]
 800a5b8:	60b9      	str	r1, [r7, #8]
 800a5ba:	607a      	str	r2, [r7, #4]
 800a5bc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a5be:	68bb      	ldr	r3, [r7, #8]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d103      	bne.n	800a5cc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a5c4:	69bb      	ldr	r3, [r7, #24]
 800a5c6:	69ba      	ldr	r2, [r7, #24]
 800a5c8:	601a      	str	r2, [r3, #0]
 800a5ca:	e002      	b.n	800a5d2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a5cc:	69bb      	ldr	r3, [r7, #24]
 800a5ce:	687a      	ldr	r2, [r7, #4]
 800a5d0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a5d2:	69bb      	ldr	r3, [r7, #24]
 800a5d4:	68fa      	ldr	r2, [r7, #12]
 800a5d6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a5d8:	69bb      	ldr	r3, [r7, #24]
 800a5da:	68ba      	ldr	r2, [r7, #8]
 800a5dc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a5de:	2101      	movs	r1, #1
 800a5e0:	69b8      	ldr	r0, [r7, #24]
 800a5e2:	f7ff fef9 	bl	800a3d8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a5e6:	69bb      	ldr	r3, [r7, #24]
 800a5e8:	78fa      	ldrb	r2, [r7, #3]
 800a5ea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a5ee:	bf00      	nop
 800a5f0:	3710      	adds	r7, #16
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	bd80      	pop	{r7, pc}
	...

0800a5f8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b08e      	sub	sp, #56	; 0x38
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	60f8      	str	r0, [r7, #12]
 800a600:	60b9      	str	r1, [r7, #8]
 800a602:	607a      	str	r2, [r7, #4]
 800a604:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a606:	2300      	movs	r3, #0
 800a608:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a60e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a610:	2b00      	cmp	r3, #0
 800a612:	d10c      	bne.n	800a62e <xQueueGenericSend+0x36>
	__asm volatile
 800a614:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a618:	b672      	cpsid	i
 800a61a:	f383 8811 	msr	BASEPRI, r3
 800a61e:	f3bf 8f6f 	isb	sy
 800a622:	f3bf 8f4f 	dsb	sy
 800a626:	b662      	cpsie	i
 800a628:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a62a:	bf00      	nop
 800a62c:	e7fe      	b.n	800a62c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d103      	bne.n	800a63c <xQueueGenericSend+0x44>
 800a634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d101      	bne.n	800a640 <xQueueGenericSend+0x48>
 800a63c:	2301      	movs	r3, #1
 800a63e:	e000      	b.n	800a642 <xQueueGenericSend+0x4a>
 800a640:	2300      	movs	r3, #0
 800a642:	2b00      	cmp	r3, #0
 800a644:	d10c      	bne.n	800a660 <xQueueGenericSend+0x68>
	__asm volatile
 800a646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a64a:	b672      	cpsid	i
 800a64c:	f383 8811 	msr	BASEPRI, r3
 800a650:	f3bf 8f6f 	isb	sy
 800a654:	f3bf 8f4f 	dsb	sy
 800a658:	b662      	cpsie	i
 800a65a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a65c:	bf00      	nop
 800a65e:	e7fe      	b.n	800a65e <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a660:	683b      	ldr	r3, [r7, #0]
 800a662:	2b02      	cmp	r3, #2
 800a664:	d103      	bne.n	800a66e <xQueueGenericSend+0x76>
 800a666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a66a:	2b01      	cmp	r3, #1
 800a66c:	d101      	bne.n	800a672 <xQueueGenericSend+0x7a>
 800a66e:	2301      	movs	r3, #1
 800a670:	e000      	b.n	800a674 <xQueueGenericSend+0x7c>
 800a672:	2300      	movs	r3, #0
 800a674:	2b00      	cmp	r3, #0
 800a676:	d10c      	bne.n	800a692 <xQueueGenericSend+0x9a>
	__asm volatile
 800a678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a67c:	b672      	cpsid	i
 800a67e:	f383 8811 	msr	BASEPRI, r3
 800a682:	f3bf 8f6f 	isb	sy
 800a686:	f3bf 8f4f 	dsb	sy
 800a68a:	b662      	cpsie	i
 800a68c:	623b      	str	r3, [r7, #32]
}
 800a68e:	bf00      	nop
 800a690:	e7fe      	b.n	800a690 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a692:	f001 fa11 	bl	800bab8 <xTaskGetSchedulerState>
 800a696:	4603      	mov	r3, r0
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d102      	bne.n	800a6a2 <xQueueGenericSend+0xaa>
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d101      	bne.n	800a6a6 <xQueueGenericSend+0xae>
 800a6a2:	2301      	movs	r3, #1
 800a6a4:	e000      	b.n	800a6a8 <xQueueGenericSend+0xb0>
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d10c      	bne.n	800a6c6 <xQueueGenericSend+0xce>
	__asm volatile
 800a6ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6b0:	b672      	cpsid	i
 800a6b2:	f383 8811 	msr	BASEPRI, r3
 800a6b6:	f3bf 8f6f 	isb	sy
 800a6ba:	f3bf 8f4f 	dsb	sy
 800a6be:	b662      	cpsie	i
 800a6c0:	61fb      	str	r3, [r7, #28]
}
 800a6c2:	bf00      	nop
 800a6c4:	e7fe      	b.n	800a6c4 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a6c6:	f001 ff41 	bl	800c54c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a6ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a6ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6d2:	429a      	cmp	r2, r3
 800a6d4:	d302      	bcc.n	800a6dc <xQueueGenericSend+0xe4>
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	2b02      	cmp	r3, #2
 800a6da:	d129      	bne.n	800a730 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a6dc:	683a      	ldr	r2, [r7, #0]
 800a6de:	68b9      	ldr	r1, [r7, #8]
 800a6e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a6e2:	f000 fa15 	bl	800ab10 <prvCopyDataToQueue>
 800a6e6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a6e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d010      	beq.n	800a712 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a6f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6f2:	3324      	adds	r3, #36	; 0x24
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	f000 fff1 	bl	800b6dc <xTaskRemoveFromEventList>
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d013      	beq.n	800a728 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a700:	4b3f      	ldr	r3, [pc, #252]	; (800a800 <xQueueGenericSend+0x208>)
 800a702:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a706:	601a      	str	r2, [r3, #0]
 800a708:	f3bf 8f4f 	dsb	sy
 800a70c:	f3bf 8f6f 	isb	sy
 800a710:	e00a      	b.n	800a728 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a714:	2b00      	cmp	r3, #0
 800a716:	d007      	beq.n	800a728 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a718:	4b39      	ldr	r3, [pc, #228]	; (800a800 <xQueueGenericSend+0x208>)
 800a71a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a71e:	601a      	str	r2, [r3, #0]
 800a720:	f3bf 8f4f 	dsb	sy
 800a724:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a728:	f001 ff44 	bl	800c5b4 <vPortExitCritical>
				return pdPASS;
 800a72c:	2301      	movs	r3, #1
 800a72e:	e063      	b.n	800a7f8 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d103      	bne.n	800a73e <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a736:	f001 ff3d 	bl	800c5b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a73a:	2300      	movs	r3, #0
 800a73c:	e05c      	b.n	800a7f8 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a73e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a740:	2b00      	cmp	r3, #0
 800a742:	d106      	bne.n	800a752 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a744:	f107 0314 	add.w	r3, r7, #20
 800a748:	4618      	mov	r0, r3
 800a74a:	f001 f855 	bl	800b7f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a74e:	2301      	movs	r3, #1
 800a750:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a752:	f001 ff2f 	bl	800c5b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a756:	f000 fd93 	bl	800b280 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a75a:	f001 fef7 	bl	800c54c <vPortEnterCritical>
 800a75e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a760:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a764:	b25b      	sxtb	r3, r3
 800a766:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a76a:	d103      	bne.n	800a774 <xQueueGenericSend+0x17c>
 800a76c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a76e:	2200      	movs	r2, #0
 800a770:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a776:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a77a:	b25b      	sxtb	r3, r3
 800a77c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a780:	d103      	bne.n	800a78a <xQueueGenericSend+0x192>
 800a782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a784:	2200      	movs	r2, #0
 800a786:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a78a:	f001 ff13 	bl	800c5b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a78e:	1d3a      	adds	r2, r7, #4
 800a790:	f107 0314 	add.w	r3, r7, #20
 800a794:	4611      	mov	r1, r2
 800a796:	4618      	mov	r0, r3
 800a798:	f001 f844 	bl	800b824 <xTaskCheckForTimeOut>
 800a79c:	4603      	mov	r3, r0
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d124      	bne.n	800a7ec <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a7a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a7a4:	f000 faac 	bl	800ad00 <prvIsQueueFull>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d018      	beq.n	800a7e0 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a7ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7b0:	3310      	adds	r3, #16
 800a7b2:	687a      	ldr	r2, [r7, #4]
 800a7b4:	4611      	mov	r1, r2
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	f000 ff3c 	bl	800b634 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a7bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a7be:	f000 fa37 	bl	800ac30 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a7c2:	f000 fd6b 	bl	800b29c <xTaskResumeAll>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	f47f af7c 	bne.w	800a6c6 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800a7ce:	4b0c      	ldr	r3, [pc, #48]	; (800a800 <xQueueGenericSend+0x208>)
 800a7d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7d4:	601a      	str	r2, [r3, #0]
 800a7d6:	f3bf 8f4f 	dsb	sy
 800a7da:	f3bf 8f6f 	isb	sy
 800a7de:	e772      	b.n	800a6c6 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a7e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a7e2:	f000 fa25 	bl	800ac30 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a7e6:	f000 fd59 	bl	800b29c <xTaskResumeAll>
 800a7ea:	e76c      	b.n	800a6c6 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a7ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a7ee:	f000 fa1f 	bl	800ac30 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a7f2:	f000 fd53 	bl	800b29c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a7f6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	3738      	adds	r7, #56	; 0x38
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	bd80      	pop	{r7, pc}
 800a800:	e000ed04 	.word	0xe000ed04

0800a804 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b08e      	sub	sp, #56	; 0x38
 800a808:	af00      	add	r7, sp, #0
 800a80a:	60f8      	str	r0, [r7, #12]
 800a80c:	60b9      	str	r1, [r7, #8]
 800a80e:	607a      	str	r2, [r7, #4]
 800a810:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d10c      	bne.n	800a836 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800a81c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a820:	b672      	cpsid	i
 800a822:	f383 8811 	msr	BASEPRI, r3
 800a826:	f3bf 8f6f 	isb	sy
 800a82a:	f3bf 8f4f 	dsb	sy
 800a82e:	b662      	cpsie	i
 800a830:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a832:	bf00      	nop
 800a834:	e7fe      	b.n	800a834 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a836:	68bb      	ldr	r3, [r7, #8]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d103      	bne.n	800a844 <xQueueGenericSendFromISR+0x40>
 800a83c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a83e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a840:	2b00      	cmp	r3, #0
 800a842:	d101      	bne.n	800a848 <xQueueGenericSendFromISR+0x44>
 800a844:	2301      	movs	r3, #1
 800a846:	e000      	b.n	800a84a <xQueueGenericSendFromISR+0x46>
 800a848:	2300      	movs	r3, #0
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d10c      	bne.n	800a868 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800a84e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a852:	b672      	cpsid	i
 800a854:	f383 8811 	msr	BASEPRI, r3
 800a858:	f3bf 8f6f 	isb	sy
 800a85c:	f3bf 8f4f 	dsb	sy
 800a860:	b662      	cpsie	i
 800a862:	623b      	str	r3, [r7, #32]
}
 800a864:	bf00      	nop
 800a866:	e7fe      	b.n	800a866 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a868:	683b      	ldr	r3, [r7, #0]
 800a86a:	2b02      	cmp	r3, #2
 800a86c:	d103      	bne.n	800a876 <xQueueGenericSendFromISR+0x72>
 800a86e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a872:	2b01      	cmp	r3, #1
 800a874:	d101      	bne.n	800a87a <xQueueGenericSendFromISR+0x76>
 800a876:	2301      	movs	r3, #1
 800a878:	e000      	b.n	800a87c <xQueueGenericSendFromISR+0x78>
 800a87a:	2300      	movs	r3, #0
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d10c      	bne.n	800a89a <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800a880:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a884:	b672      	cpsid	i
 800a886:	f383 8811 	msr	BASEPRI, r3
 800a88a:	f3bf 8f6f 	isb	sy
 800a88e:	f3bf 8f4f 	dsb	sy
 800a892:	b662      	cpsie	i
 800a894:	61fb      	str	r3, [r7, #28]
}
 800a896:	bf00      	nop
 800a898:	e7fe      	b.n	800a898 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a89a:	f001 ff3f 	bl	800c71c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a89e:	f3ef 8211 	mrs	r2, BASEPRI
 800a8a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8a6:	b672      	cpsid	i
 800a8a8:	f383 8811 	msr	BASEPRI, r3
 800a8ac:	f3bf 8f6f 	isb	sy
 800a8b0:	f3bf 8f4f 	dsb	sy
 800a8b4:	b662      	cpsie	i
 800a8b6:	61ba      	str	r2, [r7, #24]
 800a8b8:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a8ba:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a8bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a8be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a8c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8c6:	429a      	cmp	r2, r3
 800a8c8:	d302      	bcc.n	800a8d0 <xQueueGenericSendFromISR+0xcc>
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	2b02      	cmp	r3, #2
 800a8ce:	d12c      	bne.n	800a92a <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a8d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a8d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a8da:	683a      	ldr	r2, [r7, #0]
 800a8dc:	68b9      	ldr	r1, [r7, #8]
 800a8de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a8e0:	f000 f916 	bl	800ab10 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a8e4:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800a8e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a8ec:	d112      	bne.n	800a914 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a8ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d016      	beq.n	800a924 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a8f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8f8:	3324      	adds	r3, #36	; 0x24
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	f000 feee 	bl	800b6dc <xTaskRemoveFromEventList>
 800a900:	4603      	mov	r3, r0
 800a902:	2b00      	cmp	r3, #0
 800a904:	d00e      	beq.n	800a924 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d00b      	beq.n	800a924 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2201      	movs	r2, #1
 800a910:	601a      	str	r2, [r3, #0]
 800a912:	e007      	b.n	800a924 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a914:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a918:	3301      	adds	r3, #1
 800a91a:	b2db      	uxtb	r3, r3
 800a91c:	b25a      	sxtb	r2, r3
 800a91e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a920:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a924:	2301      	movs	r3, #1
 800a926:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800a928:	e001      	b.n	800a92e <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a92a:	2300      	movs	r3, #0
 800a92c:	637b      	str	r3, [r7, #52]	; 0x34
 800a92e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a930:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a932:	693b      	ldr	r3, [r7, #16]
 800a934:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a938:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a93a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a93c:	4618      	mov	r0, r3
 800a93e:	3738      	adds	r7, #56	; 0x38
 800a940:	46bd      	mov	sp, r7
 800a942:	bd80      	pop	{r7, pc}

0800a944 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a944:	b580      	push	{r7, lr}
 800a946:	b08c      	sub	sp, #48	; 0x30
 800a948:	af00      	add	r7, sp, #0
 800a94a:	60f8      	str	r0, [r7, #12]
 800a94c:	60b9      	str	r1, [r7, #8]
 800a94e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a950:	2300      	movs	r3, #0
 800a952:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d10c      	bne.n	800a978 <xQueueReceive+0x34>
	__asm volatile
 800a95e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a962:	b672      	cpsid	i
 800a964:	f383 8811 	msr	BASEPRI, r3
 800a968:	f3bf 8f6f 	isb	sy
 800a96c:	f3bf 8f4f 	dsb	sy
 800a970:	b662      	cpsie	i
 800a972:	623b      	str	r3, [r7, #32]
}
 800a974:	bf00      	nop
 800a976:	e7fe      	b.n	800a976 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a978:	68bb      	ldr	r3, [r7, #8]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d103      	bne.n	800a986 <xQueueReceive+0x42>
 800a97e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a982:	2b00      	cmp	r3, #0
 800a984:	d101      	bne.n	800a98a <xQueueReceive+0x46>
 800a986:	2301      	movs	r3, #1
 800a988:	e000      	b.n	800a98c <xQueueReceive+0x48>
 800a98a:	2300      	movs	r3, #0
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d10c      	bne.n	800a9aa <xQueueReceive+0x66>
	__asm volatile
 800a990:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a994:	b672      	cpsid	i
 800a996:	f383 8811 	msr	BASEPRI, r3
 800a99a:	f3bf 8f6f 	isb	sy
 800a99e:	f3bf 8f4f 	dsb	sy
 800a9a2:	b662      	cpsie	i
 800a9a4:	61fb      	str	r3, [r7, #28]
}
 800a9a6:	bf00      	nop
 800a9a8:	e7fe      	b.n	800a9a8 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a9aa:	f001 f885 	bl	800bab8 <xTaskGetSchedulerState>
 800a9ae:	4603      	mov	r3, r0
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d102      	bne.n	800a9ba <xQueueReceive+0x76>
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d101      	bne.n	800a9be <xQueueReceive+0x7a>
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	e000      	b.n	800a9c0 <xQueueReceive+0x7c>
 800a9be:	2300      	movs	r3, #0
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d10c      	bne.n	800a9de <xQueueReceive+0x9a>
	__asm volatile
 800a9c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9c8:	b672      	cpsid	i
 800a9ca:	f383 8811 	msr	BASEPRI, r3
 800a9ce:	f3bf 8f6f 	isb	sy
 800a9d2:	f3bf 8f4f 	dsb	sy
 800a9d6:	b662      	cpsie	i
 800a9d8:	61bb      	str	r3, [r7, #24]
}
 800a9da:	bf00      	nop
 800a9dc:	e7fe      	b.n	800a9dc <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a9de:	f001 fdb5 	bl	800c54c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a9e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9e6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a9e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d01f      	beq.n	800aa2e <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a9ee:	68b9      	ldr	r1, [r7, #8]
 800a9f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a9f2:	f000 f8f7 	bl	800abe4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a9f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9f8:	1e5a      	subs	r2, r3, #1
 800a9fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9fc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a9fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa00:	691b      	ldr	r3, [r3, #16]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d00f      	beq.n	800aa26 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aa06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa08:	3310      	adds	r3, #16
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	f000 fe66 	bl	800b6dc <xTaskRemoveFromEventList>
 800aa10:	4603      	mov	r3, r0
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d007      	beq.n	800aa26 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800aa16:	4b3d      	ldr	r3, [pc, #244]	; (800ab0c <xQueueReceive+0x1c8>)
 800aa18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa1c:	601a      	str	r2, [r3, #0]
 800aa1e:	f3bf 8f4f 	dsb	sy
 800aa22:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800aa26:	f001 fdc5 	bl	800c5b4 <vPortExitCritical>
				return pdPASS;
 800aa2a:	2301      	movs	r3, #1
 800aa2c:	e069      	b.n	800ab02 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d103      	bne.n	800aa3c <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800aa34:	f001 fdbe 	bl	800c5b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800aa38:	2300      	movs	r3, #0
 800aa3a:	e062      	b.n	800ab02 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aa3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d106      	bne.n	800aa50 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aa42:	f107 0310 	add.w	r3, r7, #16
 800aa46:	4618      	mov	r0, r3
 800aa48:	f000 fed6 	bl	800b7f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aa4c:	2301      	movs	r3, #1
 800aa4e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800aa50:	f001 fdb0 	bl	800c5b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800aa54:	f000 fc14 	bl	800b280 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aa58:	f001 fd78 	bl	800c54c <vPortEnterCritical>
 800aa5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa5e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aa62:	b25b      	sxtb	r3, r3
 800aa64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aa68:	d103      	bne.n	800aa72 <xQueueReceive+0x12e>
 800aa6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aa72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa74:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aa78:	b25b      	sxtb	r3, r3
 800aa7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aa7e:	d103      	bne.n	800aa88 <xQueueReceive+0x144>
 800aa80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa82:	2200      	movs	r2, #0
 800aa84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aa88:	f001 fd94 	bl	800c5b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aa8c:	1d3a      	adds	r2, r7, #4
 800aa8e:	f107 0310 	add.w	r3, r7, #16
 800aa92:	4611      	mov	r1, r2
 800aa94:	4618      	mov	r0, r3
 800aa96:	f000 fec5 	bl	800b824 <xTaskCheckForTimeOut>
 800aa9a:	4603      	mov	r3, r0
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d123      	bne.n	800aae8 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aaa0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aaa2:	f000 f917 	bl	800acd4 <prvIsQueueEmpty>
 800aaa6:	4603      	mov	r3, r0
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d017      	beq.n	800aadc <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800aaac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaae:	3324      	adds	r3, #36	; 0x24
 800aab0:	687a      	ldr	r2, [r7, #4]
 800aab2:	4611      	mov	r1, r2
 800aab4:	4618      	mov	r0, r3
 800aab6:	f000 fdbd 	bl	800b634 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800aaba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aabc:	f000 f8b8 	bl	800ac30 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800aac0:	f000 fbec 	bl	800b29c <xTaskResumeAll>
 800aac4:	4603      	mov	r3, r0
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d189      	bne.n	800a9de <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800aaca:	4b10      	ldr	r3, [pc, #64]	; (800ab0c <xQueueReceive+0x1c8>)
 800aacc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aad0:	601a      	str	r2, [r3, #0]
 800aad2:	f3bf 8f4f 	dsb	sy
 800aad6:	f3bf 8f6f 	isb	sy
 800aada:	e780      	b.n	800a9de <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800aadc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aade:	f000 f8a7 	bl	800ac30 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aae2:	f000 fbdb 	bl	800b29c <xTaskResumeAll>
 800aae6:	e77a      	b.n	800a9de <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800aae8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aaea:	f000 f8a1 	bl	800ac30 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aaee:	f000 fbd5 	bl	800b29c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aaf2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aaf4:	f000 f8ee 	bl	800acd4 <prvIsQueueEmpty>
 800aaf8:	4603      	mov	r3, r0
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	f43f af6f 	beq.w	800a9de <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ab00:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ab02:	4618      	mov	r0, r3
 800ab04:	3730      	adds	r7, #48	; 0x30
 800ab06:	46bd      	mov	sp, r7
 800ab08:	bd80      	pop	{r7, pc}
 800ab0a:	bf00      	nop
 800ab0c:	e000ed04 	.word	0xe000ed04

0800ab10 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b086      	sub	sp, #24
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	60f8      	str	r0, [r7, #12]
 800ab18:	60b9      	str	r1, [r7, #8]
 800ab1a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab24:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d10d      	bne.n	800ab4a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d14d      	bne.n	800abd2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	689b      	ldr	r3, [r3, #8]
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f000 ffda 	bl	800baf4 <xTaskPriorityDisinherit>
 800ab40:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	2200      	movs	r2, #0
 800ab46:	609a      	str	r2, [r3, #8]
 800ab48:	e043      	b.n	800abd2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d119      	bne.n	800ab84 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	6858      	ldr	r0, [r3, #4]
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab58:	461a      	mov	r2, r3
 800ab5a:	68b9      	ldr	r1, [r7, #8]
 800ab5c:	f010 feff 	bl	801b95e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	685a      	ldr	r2, [r3, #4]
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab68:	441a      	add	r2, r3
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	685a      	ldr	r2, [r3, #4]
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	689b      	ldr	r3, [r3, #8]
 800ab76:	429a      	cmp	r2, r3
 800ab78:	d32b      	bcc.n	800abd2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	681a      	ldr	r2, [r3, #0]
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	605a      	str	r2, [r3, #4]
 800ab82:	e026      	b.n	800abd2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	68d8      	ldr	r0, [r3, #12]
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab8c:	461a      	mov	r2, r3
 800ab8e:	68b9      	ldr	r1, [r7, #8]
 800ab90:	f010 fee5 	bl	801b95e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	68da      	ldr	r2, [r3, #12]
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab9c:	425b      	negs	r3, r3
 800ab9e:	441a      	add	r2, r3
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	68da      	ldr	r2, [r3, #12]
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	429a      	cmp	r2, r3
 800abae:	d207      	bcs.n	800abc0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	689a      	ldr	r2, [r3, #8]
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abb8:	425b      	negs	r3, r3
 800abba:	441a      	add	r2, r3
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2b02      	cmp	r3, #2
 800abc4:	d105      	bne.n	800abd2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800abc6:	693b      	ldr	r3, [r7, #16]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d002      	beq.n	800abd2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800abcc:	693b      	ldr	r3, [r7, #16]
 800abce:	3b01      	subs	r3, #1
 800abd0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800abd2:	693b      	ldr	r3, [r7, #16]
 800abd4:	1c5a      	adds	r2, r3, #1
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800abda:	697b      	ldr	r3, [r7, #20]
}
 800abdc:	4618      	mov	r0, r3
 800abde:	3718      	adds	r7, #24
 800abe0:	46bd      	mov	sp, r7
 800abe2:	bd80      	pop	{r7, pc}

0800abe4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b082      	sub	sp, #8
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
 800abec:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d018      	beq.n	800ac28 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	68da      	ldr	r2, [r3, #12]
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abfe:	441a      	add	r2, r3
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	68da      	ldr	r2, [r3, #12]
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	689b      	ldr	r3, [r3, #8]
 800ac0c:	429a      	cmp	r2, r3
 800ac0e:	d303      	bcc.n	800ac18 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681a      	ldr	r2, [r3, #0]
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	68d9      	ldr	r1, [r3, #12]
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac20:	461a      	mov	r2, r3
 800ac22:	6838      	ldr	r0, [r7, #0]
 800ac24:	f010 fe9b 	bl	801b95e <memcpy>
	}
}
 800ac28:	bf00      	nop
 800ac2a:	3708      	adds	r7, #8
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	bd80      	pop	{r7, pc}

0800ac30 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b084      	sub	sp, #16
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ac38:	f001 fc88 	bl	800c54c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ac42:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ac44:	e011      	b.n	800ac6a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d012      	beq.n	800ac74 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	3324      	adds	r3, #36	; 0x24
 800ac52:	4618      	mov	r0, r3
 800ac54:	f000 fd42 	bl	800b6dc <xTaskRemoveFromEventList>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d001      	beq.n	800ac62 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ac5e:	f000 fe47 	bl	800b8f0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ac62:	7bfb      	ldrb	r3, [r7, #15]
 800ac64:	3b01      	subs	r3, #1
 800ac66:	b2db      	uxtb	r3, r3
 800ac68:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ac6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	dce9      	bgt.n	800ac46 <prvUnlockQueue+0x16>
 800ac72:	e000      	b.n	800ac76 <prvUnlockQueue+0x46>
					break;
 800ac74:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	22ff      	movs	r2, #255	; 0xff
 800ac7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800ac7e:	f001 fc99 	bl	800c5b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ac82:	f001 fc63 	bl	800c54c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ac8c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ac8e:	e011      	b.n	800acb4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	691b      	ldr	r3, [r3, #16]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d012      	beq.n	800acbe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	3310      	adds	r3, #16
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	f000 fd1d 	bl	800b6dc <xTaskRemoveFromEventList>
 800aca2:	4603      	mov	r3, r0
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d001      	beq.n	800acac <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800aca8:	f000 fe22 	bl	800b8f0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800acac:	7bbb      	ldrb	r3, [r7, #14]
 800acae:	3b01      	subs	r3, #1
 800acb0:	b2db      	uxtb	r3, r3
 800acb2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800acb4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	dce9      	bgt.n	800ac90 <prvUnlockQueue+0x60>
 800acbc:	e000      	b.n	800acc0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800acbe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	22ff      	movs	r2, #255	; 0xff
 800acc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800acc8:	f001 fc74 	bl	800c5b4 <vPortExitCritical>
}
 800accc:	bf00      	nop
 800acce:	3710      	adds	r7, #16
 800acd0:	46bd      	mov	sp, r7
 800acd2:	bd80      	pop	{r7, pc}

0800acd4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b084      	sub	sp, #16
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800acdc:	f001 fc36 	bl	800c54c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d102      	bne.n	800acee <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ace8:	2301      	movs	r3, #1
 800acea:	60fb      	str	r3, [r7, #12]
 800acec:	e001      	b.n	800acf2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800acee:	2300      	movs	r3, #0
 800acf0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800acf2:	f001 fc5f 	bl	800c5b4 <vPortExitCritical>

	return xReturn;
 800acf6:	68fb      	ldr	r3, [r7, #12]
}
 800acf8:	4618      	mov	r0, r3
 800acfa:	3710      	adds	r7, #16
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}

0800ad00 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b084      	sub	sp, #16
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ad08:	f001 fc20 	bl	800c54c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad14:	429a      	cmp	r2, r3
 800ad16:	d102      	bne.n	800ad1e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ad18:	2301      	movs	r3, #1
 800ad1a:	60fb      	str	r3, [r7, #12]
 800ad1c:	e001      	b.n	800ad22 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ad1e:	2300      	movs	r3, #0
 800ad20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ad22:	f001 fc47 	bl	800c5b4 <vPortExitCritical>

	return xReturn;
 800ad26:	68fb      	ldr	r3, [r7, #12]
}
 800ad28:	4618      	mov	r0, r3
 800ad2a:	3710      	adds	r7, #16
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	bd80      	pop	{r7, pc}

0800ad30 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ad30:	b480      	push	{r7}
 800ad32:	b085      	sub	sp, #20
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
 800ad38:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	60fb      	str	r3, [r7, #12]
 800ad3e:	e014      	b.n	800ad6a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ad40:	4a0f      	ldr	r2, [pc, #60]	; (800ad80 <vQueueAddToRegistry+0x50>)
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d10b      	bne.n	800ad64 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ad4c:	490c      	ldr	r1, [pc, #48]	; (800ad80 <vQueueAddToRegistry+0x50>)
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	683a      	ldr	r2, [r7, #0]
 800ad52:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ad56:	4a0a      	ldr	r2, [pc, #40]	; (800ad80 <vQueueAddToRegistry+0x50>)
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	00db      	lsls	r3, r3, #3
 800ad5c:	4413      	add	r3, r2
 800ad5e:	687a      	ldr	r2, [r7, #4]
 800ad60:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ad62:	e006      	b.n	800ad72 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	3301      	adds	r3, #1
 800ad68:	60fb      	str	r3, [r7, #12]
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	2b07      	cmp	r3, #7
 800ad6e:	d9e7      	bls.n	800ad40 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ad70:	bf00      	nop
 800ad72:	bf00      	nop
 800ad74:	3714      	adds	r7, #20
 800ad76:	46bd      	mov	sp, r7
 800ad78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7c:	4770      	bx	lr
 800ad7e:	bf00      	nop
 800ad80:	2000806c 	.word	0x2000806c

0800ad84 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b086      	sub	sp, #24
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	60f8      	str	r0, [r7, #12]
 800ad8c:	60b9      	str	r1, [r7, #8]
 800ad8e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ad94:	f001 fbda 	bl	800c54c <vPortEnterCritical>
 800ad98:	697b      	ldr	r3, [r7, #20]
 800ad9a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ad9e:	b25b      	sxtb	r3, r3
 800ada0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ada4:	d103      	bne.n	800adae <vQueueWaitForMessageRestricted+0x2a>
 800ada6:	697b      	ldr	r3, [r7, #20]
 800ada8:	2200      	movs	r2, #0
 800adaa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800adae:	697b      	ldr	r3, [r7, #20]
 800adb0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800adb4:	b25b      	sxtb	r3, r3
 800adb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800adba:	d103      	bne.n	800adc4 <vQueueWaitForMessageRestricted+0x40>
 800adbc:	697b      	ldr	r3, [r7, #20]
 800adbe:	2200      	movs	r2, #0
 800adc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800adc4:	f001 fbf6 	bl	800c5b4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d106      	bne.n	800adde <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800add0:	697b      	ldr	r3, [r7, #20]
 800add2:	3324      	adds	r3, #36	; 0x24
 800add4:	687a      	ldr	r2, [r7, #4]
 800add6:	68b9      	ldr	r1, [r7, #8]
 800add8:	4618      	mov	r0, r3
 800adda:	f000 fc51 	bl	800b680 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800adde:	6978      	ldr	r0, [r7, #20]
 800ade0:	f7ff ff26 	bl	800ac30 <prvUnlockQueue>
	}
 800ade4:	bf00      	nop
 800ade6:	3718      	adds	r7, #24
 800ade8:	46bd      	mov	sp, r7
 800adea:	bd80      	pop	{r7, pc}

0800adec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800adec:	b580      	push	{r7, lr}
 800adee:	b08e      	sub	sp, #56	; 0x38
 800adf0:	af04      	add	r7, sp, #16
 800adf2:	60f8      	str	r0, [r7, #12]
 800adf4:	60b9      	str	r1, [r7, #8]
 800adf6:	607a      	str	r2, [r7, #4]
 800adf8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800adfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d10c      	bne.n	800ae1a <xTaskCreateStatic+0x2e>
	__asm volatile
 800ae00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae04:	b672      	cpsid	i
 800ae06:	f383 8811 	msr	BASEPRI, r3
 800ae0a:	f3bf 8f6f 	isb	sy
 800ae0e:	f3bf 8f4f 	dsb	sy
 800ae12:	b662      	cpsie	i
 800ae14:	623b      	str	r3, [r7, #32]
}
 800ae16:	bf00      	nop
 800ae18:	e7fe      	b.n	800ae18 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800ae1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d10c      	bne.n	800ae3a <xTaskCreateStatic+0x4e>
	__asm volatile
 800ae20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae24:	b672      	cpsid	i
 800ae26:	f383 8811 	msr	BASEPRI, r3
 800ae2a:	f3bf 8f6f 	isb	sy
 800ae2e:	f3bf 8f4f 	dsb	sy
 800ae32:	b662      	cpsie	i
 800ae34:	61fb      	str	r3, [r7, #28]
}
 800ae36:	bf00      	nop
 800ae38:	e7fe      	b.n	800ae38 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ae3a:	235c      	movs	r3, #92	; 0x5c
 800ae3c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ae3e:	693b      	ldr	r3, [r7, #16]
 800ae40:	2b5c      	cmp	r3, #92	; 0x5c
 800ae42:	d00c      	beq.n	800ae5e <xTaskCreateStatic+0x72>
	__asm volatile
 800ae44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae48:	b672      	cpsid	i
 800ae4a:	f383 8811 	msr	BASEPRI, r3
 800ae4e:	f3bf 8f6f 	isb	sy
 800ae52:	f3bf 8f4f 	dsb	sy
 800ae56:	b662      	cpsie	i
 800ae58:	61bb      	str	r3, [r7, #24]
}
 800ae5a:	bf00      	nop
 800ae5c:	e7fe      	b.n	800ae5c <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ae5e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ae60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d01e      	beq.n	800aea4 <xTaskCreateStatic+0xb8>
 800ae66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d01b      	beq.n	800aea4 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ae6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae6e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ae70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ae74:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ae76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae78:	2202      	movs	r2, #2
 800ae7a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ae7e:	2300      	movs	r3, #0
 800ae80:	9303      	str	r3, [sp, #12]
 800ae82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae84:	9302      	str	r3, [sp, #8]
 800ae86:	f107 0314 	add.w	r3, r7, #20
 800ae8a:	9301      	str	r3, [sp, #4]
 800ae8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae8e:	9300      	str	r3, [sp, #0]
 800ae90:	683b      	ldr	r3, [r7, #0]
 800ae92:	687a      	ldr	r2, [r7, #4]
 800ae94:	68b9      	ldr	r1, [r7, #8]
 800ae96:	68f8      	ldr	r0, [r7, #12]
 800ae98:	f000 f850 	bl	800af3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ae9c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ae9e:	f000 f8df 	bl	800b060 <prvAddNewTaskToReadyList>
 800aea2:	e001      	b.n	800aea8 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800aea4:	2300      	movs	r3, #0
 800aea6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800aea8:	697b      	ldr	r3, [r7, #20]
	}
 800aeaa:	4618      	mov	r0, r3
 800aeac:	3728      	adds	r7, #40	; 0x28
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	bd80      	pop	{r7, pc}

0800aeb2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800aeb2:	b580      	push	{r7, lr}
 800aeb4:	b08c      	sub	sp, #48	; 0x30
 800aeb6:	af04      	add	r7, sp, #16
 800aeb8:	60f8      	str	r0, [r7, #12]
 800aeba:	60b9      	str	r1, [r7, #8]
 800aebc:	603b      	str	r3, [r7, #0]
 800aebe:	4613      	mov	r3, r2
 800aec0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800aec2:	88fb      	ldrh	r3, [r7, #6]
 800aec4:	009b      	lsls	r3, r3, #2
 800aec6:	4618      	mov	r0, r3
 800aec8:	f001 fc6c 	bl	800c7a4 <pvPortMalloc>
 800aecc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d00e      	beq.n	800aef2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800aed4:	205c      	movs	r0, #92	; 0x5c
 800aed6:	f001 fc65 	bl	800c7a4 <pvPortMalloc>
 800aeda:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800aedc:	69fb      	ldr	r3, [r7, #28]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d003      	beq.n	800aeea <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800aee2:	69fb      	ldr	r3, [r7, #28]
 800aee4:	697a      	ldr	r2, [r7, #20]
 800aee6:	631a      	str	r2, [r3, #48]	; 0x30
 800aee8:	e005      	b.n	800aef6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800aeea:	6978      	ldr	r0, [r7, #20]
 800aeec:	f001 fd24 	bl	800c938 <vPortFree>
 800aef0:	e001      	b.n	800aef6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800aef2:	2300      	movs	r3, #0
 800aef4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800aef6:	69fb      	ldr	r3, [r7, #28]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d017      	beq.n	800af2c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800aefc:	69fb      	ldr	r3, [r7, #28]
 800aefe:	2200      	movs	r2, #0
 800af00:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800af04:	88fa      	ldrh	r2, [r7, #6]
 800af06:	2300      	movs	r3, #0
 800af08:	9303      	str	r3, [sp, #12]
 800af0a:	69fb      	ldr	r3, [r7, #28]
 800af0c:	9302      	str	r3, [sp, #8]
 800af0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af10:	9301      	str	r3, [sp, #4]
 800af12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af14:	9300      	str	r3, [sp, #0]
 800af16:	683b      	ldr	r3, [r7, #0]
 800af18:	68b9      	ldr	r1, [r7, #8]
 800af1a:	68f8      	ldr	r0, [r7, #12]
 800af1c:	f000 f80e 	bl	800af3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800af20:	69f8      	ldr	r0, [r7, #28]
 800af22:	f000 f89d 	bl	800b060 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800af26:	2301      	movs	r3, #1
 800af28:	61bb      	str	r3, [r7, #24]
 800af2a:	e002      	b.n	800af32 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800af2c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800af30:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800af32:	69bb      	ldr	r3, [r7, #24]
	}
 800af34:	4618      	mov	r0, r3
 800af36:	3720      	adds	r7, #32
 800af38:	46bd      	mov	sp, r7
 800af3a:	bd80      	pop	{r7, pc}

0800af3c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b088      	sub	sp, #32
 800af40:	af00      	add	r7, sp, #0
 800af42:	60f8      	str	r0, [r7, #12]
 800af44:	60b9      	str	r1, [r7, #8]
 800af46:	607a      	str	r2, [r7, #4]
 800af48:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800af4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af4c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	009b      	lsls	r3, r3, #2
 800af52:	461a      	mov	r2, r3
 800af54:	21a5      	movs	r1, #165	; 0xa5
 800af56:	f010 fc39 	bl	801b7cc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800af5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800af5e:	6879      	ldr	r1, [r7, #4]
 800af60:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800af64:	440b      	add	r3, r1
 800af66:	009b      	lsls	r3, r3, #2
 800af68:	4413      	add	r3, r2
 800af6a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800af6c:	69bb      	ldr	r3, [r7, #24]
 800af6e:	f023 0307 	bic.w	r3, r3, #7
 800af72:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800af74:	69bb      	ldr	r3, [r7, #24]
 800af76:	f003 0307 	and.w	r3, r3, #7
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d00c      	beq.n	800af98 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800af7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af82:	b672      	cpsid	i
 800af84:	f383 8811 	msr	BASEPRI, r3
 800af88:	f3bf 8f6f 	isb	sy
 800af8c:	f3bf 8f4f 	dsb	sy
 800af90:	b662      	cpsie	i
 800af92:	617b      	str	r3, [r7, #20]
}
 800af94:	bf00      	nop
 800af96:	e7fe      	b.n	800af96 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800af98:	68bb      	ldr	r3, [r7, #8]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d01f      	beq.n	800afde <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800af9e:	2300      	movs	r3, #0
 800afa0:	61fb      	str	r3, [r7, #28]
 800afa2:	e012      	b.n	800afca <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800afa4:	68ba      	ldr	r2, [r7, #8]
 800afa6:	69fb      	ldr	r3, [r7, #28]
 800afa8:	4413      	add	r3, r2
 800afaa:	7819      	ldrb	r1, [r3, #0]
 800afac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800afae:	69fb      	ldr	r3, [r7, #28]
 800afb0:	4413      	add	r3, r2
 800afb2:	3334      	adds	r3, #52	; 0x34
 800afb4:	460a      	mov	r2, r1
 800afb6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800afb8:	68ba      	ldr	r2, [r7, #8]
 800afba:	69fb      	ldr	r3, [r7, #28]
 800afbc:	4413      	add	r3, r2
 800afbe:	781b      	ldrb	r3, [r3, #0]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d006      	beq.n	800afd2 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800afc4:	69fb      	ldr	r3, [r7, #28]
 800afc6:	3301      	adds	r3, #1
 800afc8:	61fb      	str	r3, [r7, #28]
 800afca:	69fb      	ldr	r3, [r7, #28]
 800afcc:	2b0f      	cmp	r3, #15
 800afce:	d9e9      	bls.n	800afa4 <prvInitialiseNewTask+0x68>
 800afd0:	e000      	b.n	800afd4 <prvInitialiseNewTask+0x98>
			{
				break;
 800afd2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800afd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afd6:	2200      	movs	r2, #0
 800afd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800afdc:	e003      	b.n	800afe6 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800afde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afe0:	2200      	movs	r2, #0
 800afe2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800afe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afe8:	2b37      	cmp	r3, #55	; 0x37
 800afea:	d901      	bls.n	800aff0 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800afec:	2337      	movs	r3, #55	; 0x37
 800afee:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800aff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aff2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aff4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800aff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aff8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800affa:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800affc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800affe:	2200      	movs	r2, #0
 800b000:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b004:	3304      	adds	r3, #4
 800b006:	4618      	mov	r0, r3
 800b008:	f7ff f952 	bl	800a2b0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b00c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b00e:	3318      	adds	r3, #24
 800b010:	4618      	mov	r0, r3
 800b012:	f7ff f94d 	bl	800a2b0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b018:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b01a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b01c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b01e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b024:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b028:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b02a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b02c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b02e:	2200      	movs	r2, #0
 800b030:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b034:	2200      	movs	r2, #0
 800b036:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b03a:	683a      	ldr	r2, [r7, #0]
 800b03c:	68f9      	ldr	r1, [r7, #12]
 800b03e:	69b8      	ldr	r0, [r7, #24]
 800b040:	f001 f97a 	bl	800c338 <pxPortInitialiseStack>
 800b044:	4602      	mov	r2, r0
 800b046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b048:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b04a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d002      	beq.n	800b056 <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b052:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b054:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b056:	bf00      	nop
 800b058:	3720      	adds	r7, #32
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}
	...

0800b060 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b082      	sub	sp, #8
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b068:	f001 fa70 	bl	800c54c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b06c:	4b2d      	ldr	r3, [pc, #180]	; (800b124 <prvAddNewTaskToReadyList+0xc4>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	3301      	adds	r3, #1
 800b072:	4a2c      	ldr	r2, [pc, #176]	; (800b124 <prvAddNewTaskToReadyList+0xc4>)
 800b074:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b076:	4b2c      	ldr	r3, [pc, #176]	; (800b128 <prvAddNewTaskToReadyList+0xc8>)
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d109      	bne.n	800b092 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b07e:	4a2a      	ldr	r2, [pc, #168]	; (800b128 <prvAddNewTaskToReadyList+0xc8>)
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b084:	4b27      	ldr	r3, [pc, #156]	; (800b124 <prvAddNewTaskToReadyList+0xc4>)
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	2b01      	cmp	r3, #1
 800b08a:	d110      	bne.n	800b0ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b08c:	f000 fc54 	bl	800b938 <prvInitialiseTaskLists>
 800b090:	e00d      	b.n	800b0ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b092:	4b26      	ldr	r3, [pc, #152]	; (800b12c <prvAddNewTaskToReadyList+0xcc>)
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	2b00      	cmp	r3, #0
 800b098:	d109      	bne.n	800b0ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b09a:	4b23      	ldr	r3, [pc, #140]	; (800b128 <prvAddNewTaskToReadyList+0xc8>)
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0a4:	429a      	cmp	r2, r3
 800b0a6:	d802      	bhi.n	800b0ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b0a8:	4a1f      	ldr	r2, [pc, #124]	; (800b128 <prvAddNewTaskToReadyList+0xc8>)
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b0ae:	4b20      	ldr	r3, [pc, #128]	; (800b130 <prvAddNewTaskToReadyList+0xd0>)
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	3301      	adds	r3, #1
 800b0b4:	4a1e      	ldr	r2, [pc, #120]	; (800b130 <prvAddNewTaskToReadyList+0xd0>)
 800b0b6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b0b8:	4b1d      	ldr	r3, [pc, #116]	; (800b130 <prvAddNewTaskToReadyList+0xd0>)
 800b0ba:	681a      	ldr	r2, [r3, #0]
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0c4:	4b1b      	ldr	r3, [pc, #108]	; (800b134 <prvAddNewTaskToReadyList+0xd4>)
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	429a      	cmp	r2, r3
 800b0ca:	d903      	bls.n	800b0d4 <prvAddNewTaskToReadyList+0x74>
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0d0:	4a18      	ldr	r2, [pc, #96]	; (800b134 <prvAddNewTaskToReadyList+0xd4>)
 800b0d2:	6013      	str	r3, [r2, #0]
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0d8:	4613      	mov	r3, r2
 800b0da:	009b      	lsls	r3, r3, #2
 800b0dc:	4413      	add	r3, r2
 800b0de:	009b      	lsls	r3, r3, #2
 800b0e0:	4a15      	ldr	r2, [pc, #84]	; (800b138 <prvAddNewTaskToReadyList+0xd8>)
 800b0e2:	441a      	add	r2, r3
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	3304      	adds	r3, #4
 800b0e8:	4619      	mov	r1, r3
 800b0ea:	4610      	mov	r0, r2
 800b0ec:	f7ff f8ed 	bl	800a2ca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b0f0:	f001 fa60 	bl	800c5b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b0f4:	4b0d      	ldr	r3, [pc, #52]	; (800b12c <prvAddNewTaskToReadyList+0xcc>)
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d00e      	beq.n	800b11a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b0fc:	4b0a      	ldr	r3, [pc, #40]	; (800b128 <prvAddNewTaskToReadyList+0xc8>)
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b106:	429a      	cmp	r2, r3
 800b108:	d207      	bcs.n	800b11a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b10a:	4b0c      	ldr	r3, [pc, #48]	; (800b13c <prvAddNewTaskToReadyList+0xdc>)
 800b10c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b110:	601a      	str	r2, [r3, #0]
 800b112:	f3bf 8f4f 	dsb	sy
 800b116:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b11a:	bf00      	nop
 800b11c:	3708      	adds	r7, #8
 800b11e:	46bd      	mov	sp, r7
 800b120:	bd80      	pop	{r7, pc}
 800b122:	bf00      	nop
 800b124:	20008580 	.word	0x20008580
 800b128:	200080ac 	.word	0x200080ac
 800b12c:	2000858c 	.word	0x2000858c
 800b130:	2000859c 	.word	0x2000859c
 800b134:	20008588 	.word	0x20008588
 800b138:	200080b0 	.word	0x200080b0
 800b13c:	e000ed04 	.word	0xe000ed04

0800b140 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b140:	b580      	push	{r7, lr}
 800b142:	b084      	sub	sp, #16
 800b144:	af00      	add	r7, sp, #0
 800b146:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b148:	2300      	movs	r3, #0
 800b14a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d019      	beq.n	800b186 <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b152:	4b14      	ldr	r3, [pc, #80]	; (800b1a4 <vTaskDelay+0x64>)
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d00c      	beq.n	800b174 <vTaskDelay+0x34>
	__asm volatile
 800b15a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b15e:	b672      	cpsid	i
 800b160:	f383 8811 	msr	BASEPRI, r3
 800b164:	f3bf 8f6f 	isb	sy
 800b168:	f3bf 8f4f 	dsb	sy
 800b16c:	b662      	cpsie	i
 800b16e:	60bb      	str	r3, [r7, #8]
}
 800b170:	bf00      	nop
 800b172:	e7fe      	b.n	800b172 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800b174:	f000 f884 	bl	800b280 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b178:	2100      	movs	r1, #0
 800b17a:	6878      	ldr	r0, [r7, #4]
 800b17c:	f000 fd2c 	bl	800bbd8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b180:	f000 f88c 	bl	800b29c <xTaskResumeAll>
 800b184:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d107      	bne.n	800b19c <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800b18c:	4b06      	ldr	r3, [pc, #24]	; (800b1a8 <vTaskDelay+0x68>)
 800b18e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b192:	601a      	str	r2, [r3, #0]
 800b194:	f3bf 8f4f 	dsb	sy
 800b198:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b19c:	bf00      	nop
 800b19e:	3710      	adds	r7, #16
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	bd80      	pop	{r7, pc}
 800b1a4:	200085a8 	.word	0x200085a8
 800b1a8:	e000ed04 	.word	0xe000ed04

0800b1ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b08a      	sub	sp, #40	; 0x28
 800b1b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b1ba:	463a      	mov	r2, r7
 800b1bc:	1d39      	adds	r1, r7, #4
 800b1be:	f107 0308 	add.w	r3, r7, #8
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	f7ff f820 	bl	800a208 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b1c8:	6839      	ldr	r1, [r7, #0]
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	68ba      	ldr	r2, [r7, #8]
 800b1ce:	9202      	str	r2, [sp, #8]
 800b1d0:	9301      	str	r3, [sp, #4]
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	9300      	str	r3, [sp, #0]
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	460a      	mov	r2, r1
 800b1da:	4923      	ldr	r1, [pc, #140]	; (800b268 <vTaskStartScheduler+0xbc>)
 800b1dc:	4823      	ldr	r0, [pc, #140]	; (800b26c <vTaskStartScheduler+0xc0>)
 800b1de:	f7ff fe05 	bl	800adec <xTaskCreateStatic>
 800b1e2:	4603      	mov	r3, r0
 800b1e4:	4a22      	ldr	r2, [pc, #136]	; (800b270 <vTaskStartScheduler+0xc4>)
 800b1e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b1e8:	4b21      	ldr	r3, [pc, #132]	; (800b270 <vTaskStartScheduler+0xc4>)
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d002      	beq.n	800b1f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b1f0:	2301      	movs	r3, #1
 800b1f2:	617b      	str	r3, [r7, #20]
 800b1f4:	e001      	b.n	800b1fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b1fa:	697b      	ldr	r3, [r7, #20]
 800b1fc:	2b01      	cmp	r3, #1
 800b1fe:	d102      	bne.n	800b206 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b200:	f000 fd3e 	bl	800bc80 <xTimerCreateTimerTask>
 800b204:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b206:	697b      	ldr	r3, [r7, #20]
 800b208:	2b01      	cmp	r3, #1
 800b20a:	d118      	bne.n	800b23e <vTaskStartScheduler+0x92>
	__asm volatile
 800b20c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b210:	b672      	cpsid	i
 800b212:	f383 8811 	msr	BASEPRI, r3
 800b216:	f3bf 8f6f 	isb	sy
 800b21a:	f3bf 8f4f 	dsb	sy
 800b21e:	b662      	cpsie	i
 800b220:	613b      	str	r3, [r7, #16]
}
 800b222:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b224:	4b13      	ldr	r3, [pc, #76]	; (800b274 <vTaskStartScheduler+0xc8>)
 800b226:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b22a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b22c:	4b12      	ldr	r3, [pc, #72]	; (800b278 <vTaskStartScheduler+0xcc>)
 800b22e:	2201      	movs	r2, #1
 800b230:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b232:	4b12      	ldr	r3, [pc, #72]	; (800b27c <vTaskStartScheduler+0xd0>)
 800b234:	2200      	movs	r2, #0
 800b236:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b238:	f001 f90a 	bl	800c450 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b23c:	e010      	b.n	800b260 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b23e:	697b      	ldr	r3, [r7, #20]
 800b240:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b244:	d10c      	bne.n	800b260 <vTaskStartScheduler+0xb4>
	__asm volatile
 800b246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b24a:	b672      	cpsid	i
 800b24c:	f383 8811 	msr	BASEPRI, r3
 800b250:	f3bf 8f6f 	isb	sy
 800b254:	f3bf 8f4f 	dsb	sy
 800b258:	b662      	cpsie	i
 800b25a:	60fb      	str	r3, [r7, #12]
}
 800b25c:	bf00      	nop
 800b25e:	e7fe      	b.n	800b25e <vTaskStartScheduler+0xb2>
}
 800b260:	bf00      	nop
 800b262:	3718      	adds	r7, #24
 800b264:	46bd      	mov	sp, r7
 800b266:	bd80      	pop	{r7, pc}
 800b268:	0801c718 	.word	0x0801c718
 800b26c:	0800b909 	.word	0x0800b909
 800b270:	200085a4 	.word	0x200085a4
 800b274:	200085a0 	.word	0x200085a0
 800b278:	2000858c 	.word	0x2000858c
 800b27c:	20008584 	.word	0x20008584

0800b280 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b280:	b480      	push	{r7}
 800b282:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b284:	4b04      	ldr	r3, [pc, #16]	; (800b298 <vTaskSuspendAll+0x18>)
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	3301      	adds	r3, #1
 800b28a:	4a03      	ldr	r2, [pc, #12]	; (800b298 <vTaskSuspendAll+0x18>)
 800b28c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800b28e:	bf00      	nop
 800b290:	46bd      	mov	sp, r7
 800b292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b296:	4770      	bx	lr
 800b298:	200085a8 	.word	0x200085a8

0800b29c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b29c:	b580      	push	{r7, lr}
 800b29e:	b084      	sub	sp, #16
 800b2a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b2aa:	4b43      	ldr	r3, [pc, #268]	; (800b3b8 <xTaskResumeAll+0x11c>)
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d10c      	bne.n	800b2cc <xTaskResumeAll+0x30>
	__asm volatile
 800b2b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2b6:	b672      	cpsid	i
 800b2b8:	f383 8811 	msr	BASEPRI, r3
 800b2bc:	f3bf 8f6f 	isb	sy
 800b2c0:	f3bf 8f4f 	dsb	sy
 800b2c4:	b662      	cpsie	i
 800b2c6:	603b      	str	r3, [r7, #0]
}
 800b2c8:	bf00      	nop
 800b2ca:	e7fe      	b.n	800b2ca <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b2cc:	f001 f93e 	bl	800c54c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b2d0:	4b39      	ldr	r3, [pc, #228]	; (800b3b8 <xTaskResumeAll+0x11c>)
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	3b01      	subs	r3, #1
 800b2d6:	4a38      	ldr	r2, [pc, #224]	; (800b3b8 <xTaskResumeAll+0x11c>)
 800b2d8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b2da:	4b37      	ldr	r3, [pc, #220]	; (800b3b8 <xTaskResumeAll+0x11c>)
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d162      	bne.n	800b3a8 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b2e2:	4b36      	ldr	r3, [pc, #216]	; (800b3bc <xTaskResumeAll+0x120>)
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d05e      	beq.n	800b3a8 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b2ea:	e02f      	b.n	800b34c <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2ec:	4b34      	ldr	r3, [pc, #208]	; (800b3c0 <xTaskResumeAll+0x124>)
 800b2ee:	68db      	ldr	r3, [r3, #12]
 800b2f0:	68db      	ldr	r3, [r3, #12]
 800b2f2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	3318      	adds	r3, #24
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	f7ff f843 	bl	800a384 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	3304      	adds	r3, #4
 800b302:	4618      	mov	r0, r3
 800b304:	f7ff f83e 	bl	800a384 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b30c:	4b2d      	ldr	r3, [pc, #180]	; (800b3c4 <xTaskResumeAll+0x128>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	429a      	cmp	r2, r3
 800b312:	d903      	bls.n	800b31c <xTaskResumeAll+0x80>
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b318:	4a2a      	ldr	r2, [pc, #168]	; (800b3c4 <xTaskResumeAll+0x128>)
 800b31a:	6013      	str	r3, [r2, #0]
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b320:	4613      	mov	r3, r2
 800b322:	009b      	lsls	r3, r3, #2
 800b324:	4413      	add	r3, r2
 800b326:	009b      	lsls	r3, r3, #2
 800b328:	4a27      	ldr	r2, [pc, #156]	; (800b3c8 <xTaskResumeAll+0x12c>)
 800b32a:	441a      	add	r2, r3
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	3304      	adds	r3, #4
 800b330:	4619      	mov	r1, r3
 800b332:	4610      	mov	r0, r2
 800b334:	f7fe ffc9 	bl	800a2ca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b33c:	4b23      	ldr	r3, [pc, #140]	; (800b3cc <xTaskResumeAll+0x130>)
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b342:	429a      	cmp	r2, r3
 800b344:	d302      	bcc.n	800b34c <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800b346:	4b22      	ldr	r3, [pc, #136]	; (800b3d0 <xTaskResumeAll+0x134>)
 800b348:	2201      	movs	r2, #1
 800b34a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b34c:	4b1c      	ldr	r3, [pc, #112]	; (800b3c0 <xTaskResumeAll+0x124>)
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d1cb      	bne.n	800b2ec <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d001      	beq.n	800b35e <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b35a:	f000 fb8d 	bl	800ba78 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b35e:	4b1d      	ldr	r3, [pc, #116]	; (800b3d4 <xTaskResumeAll+0x138>)
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d010      	beq.n	800b38c <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b36a:	f000 f847 	bl	800b3fc <xTaskIncrementTick>
 800b36e:	4603      	mov	r3, r0
 800b370:	2b00      	cmp	r3, #0
 800b372:	d002      	beq.n	800b37a <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800b374:	4b16      	ldr	r3, [pc, #88]	; (800b3d0 <xTaskResumeAll+0x134>)
 800b376:	2201      	movs	r2, #1
 800b378:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	3b01      	subs	r3, #1
 800b37e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2b00      	cmp	r3, #0
 800b384:	d1f1      	bne.n	800b36a <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800b386:	4b13      	ldr	r3, [pc, #76]	; (800b3d4 <xTaskResumeAll+0x138>)
 800b388:	2200      	movs	r2, #0
 800b38a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b38c:	4b10      	ldr	r3, [pc, #64]	; (800b3d0 <xTaskResumeAll+0x134>)
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d009      	beq.n	800b3a8 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b394:	2301      	movs	r3, #1
 800b396:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b398:	4b0f      	ldr	r3, [pc, #60]	; (800b3d8 <xTaskResumeAll+0x13c>)
 800b39a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b39e:	601a      	str	r2, [r3, #0]
 800b3a0:	f3bf 8f4f 	dsb	sy
 800b3a4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b3a8:	f001 f904 	bl	800c5b4 <vPortExitCritical>

	return xAlreadyYielded;
 800b3ac:	68bb      	ldr	r3, [r7, #8]
}
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	3710      	adds	r7, #16
 800b3b2:	46bd      	mov	sp, r7
 800b3b4:	bd80      	pop	{r7, pc}
 800b3b6:	bf00      	nop
 800b3b8:	200085a8 	.word	0x200085a8
 800b3bc:	20008580 	.word	0x20008580
 800b3c0:	20008540 	.word	0x20008540
 800b3c4:	20008588 	.word	0x20008588
 800b3c8:	200080b0 	.word	0x200080b0
 800b3cc:	200080ac 	.word	0x200080ac
 800b3d0:	20008594 	.word	0x20008594
 800b3d4:	20008590 	.word	0x20008590
 800b3d8:	e000ed04 	.word	0xe000ed04

0800b3dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b3dc:	b480      	push	{r7}
 800b3de:	b083      	sub	sp, #12
 800b3e0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b3e2:	4b05      	ldr	r3, [pc, #20]	; (800b3f8 <xTaskGetTickCount+0x1c>)
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b3e8:	687b      	ldr	r3, [r7, #4]
}
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	370c      	adds	r7, #12
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f4:	4770      	bx	lr
 800b3f6:	bf00      	nop
 800b3f8:	20008584 	.word	0x20008584

0800b3fc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b086      	sub	sp, #24
 800b400:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b402:	2300      	movs	r3, #0
 800b404:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b406:	4b50      	ldr	r3, [pc, #320]	; (800b548 <xTaskIncrementTick+0x14c>)
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	f040 808b 	bne.w	800b526 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b410:	4b4e      	ldr	r3, [pc, #312]	; (800b54c <xTaskIncrementTick+0x150>)
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	3301      	adds	r3, #1
 800b416:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b418:	4a4c      	ldr	r2, [pc, #304]	; (800b54c <xTaskIncrementTick+0x150>)
 800b41a:	693b      	ldr	r3, [r7, #16]
 800b41c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b41e:	693b      	ldr	r3, [r7, #16]
 800b420:	2b00      	cmp	r3, #0
 800b422:	d122      	bne.n	800b46a <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800b424:	4b4a      	ldr	r3, [pc, #296]	; (800b550 <xTaskIncrementTick+0x154>)
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d00c      	beq.n	800b448 <xTaskIncrementTick+0x4c>
	__asm volatile
 800b42e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b432:	b672      	cpsid	i
 800b434:	f383 8811 	msr	BASEPRI, r3
 800b438:	f3bf 8f6f 	isb	sy
 800b43c:	f3bf 8f4f 	dsb	sy
 800b440:	b662      	cpsie	i
 800b442:	603b      	str	r3, [r7, #0]
}
 800b444:	bf00      	nop
 800b446:	e7fe      	b.n	800b446 <xTaskIncrementTick+0x4a>
 800b448:	4b41      	ldr	r3, [pc, #260]	; (800b550 <xTaskIncrementTick+0x154>)
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	60fb      	str	r3, [r7, #12]
 800b44e:	4b41      	ldr	r3, [pc, #260]	; (800b554 <xTaskIncrementTick+0x158>)
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	4a3f      	ldr	r2, [pc, #252]	; (800b550 <xTaskIncrementTick+0x154>)
 800b454:	6013      	str	r3, [r2, #0]
 800b456:	4a3f      	ldr	r2, [pc, #252]	; (800b554 <xTaskIncrementTick+0x158>)
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	6013      	str	r3, [r2, #0]
 800b45c:	4b3e      	ldr	r3, [pc, #248]	; (800b558 <xTaskIncrementTick+0x15c>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	3301      	adds	r3, #1
 800b462:	4a3d      	ldr	r2, [pc, #244]	; (800b558 <xTaskIncrementTick+0x15c>)
 800b464:	6013      	str	r3, [r2, #0]
 800b466:	f000 fb07 	bl	800ba78 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b46a:	4b3c      	ldr	r3, [pc, #240]	; (800b55c <xTaskIncrementTick+0x160>)
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	693a      	ldr	r2, [r7, #16]
 800b470:	429a      	cmp	r2, r3
 800b472:	d349      	bcc.n	800b508 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b474:	4b36      	ldr	r3, [pc, #216]	; (800b550 <xTaskIncrementTick+0x154>)
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d104      	bne.n	800b488 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b47e:	4b37      	ldr	r3, [pc, #220]	; (800b55c <xTaskIncrementTick+0x160>)
 800b480:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b484:	601a      	str	r2, [r3, #0]
					break;
 800b486:	e03f      	b.n	800b508 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b488:	4b31      	ldr	r3, [pc, #196]	; (800b550 <xTaskIncrementTick+0x154>)
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	68db      	ldr	r3, [r3, #12]
 800b48e:	68db      	ldr	r3, [r3, #12]
 800b490:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b492:	68bb      	ldr	r3, [r7, #8]
 800b494:	685b      	ldr	r3, [r3, #4]
 800b496:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b498:	693a      	ldr	r2, [r7, #16]
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	429a      	cmp	r2, r3
 800b49e:	d203      	bcs.n	800b4a8 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b4a0:	4a2e      	ldr	r2, [pc, #184]	; (800b55c <xTaskIncrementTick+0x160>)
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b4a6:	e02f      	b.n	800b508 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b4a8:	68bb      	ldr	r3, [r7, #8]
 800b4aa:	3304      	adds	r3, #4
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	f7fe ff69 	bl	800a384 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b4b2:	68bb      	ldr	r3, [r7, #8]
 800b4b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d004      	beq.n	800b4c4 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	3318      	adds	r3, #24
 800b4be:	4618      	mov	r0, r3
 800b4c0:	f7fe ff60 	bl	800a384 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b4c4:	68bb      	ldr	r3, [r7, #8]
 800b4c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4c8:	4b25      	ldr	r3, [pc, #148]	; (800b560 <xTaskIncrementTick+0x164>)
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	429a      	cmp	r2, r3
 800b4ce:	d903      	bls.n	800b4d8 <xTaskIncrementTick+0xdc>
 800b4d0:	68bb      	ldr	r3, [r7, #8]
 800b4d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4d4:	4a22      	ldr	r2, [pc, #136]	; (800b560 <xTaskIncrementTick+0x164>)
 800b4d6:	6013      	str	r3, [r2, #0]
 800b4d8:	68bb      	ldr	r3, [r7, #8]
 800b4da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4dc:	4613      	mov	r3, r2
 800b4de:	009b      	lsls	r3, r3, #2
 800b4e0:	4413      	add	r3, r2
 800b4e2:	009b      	lsls	r3, r3, #2
 800b4e4:	4a1f      	ldr	r2, [pc, #124]	; (800b564 <xTaskIncrementTick+0x168>)
 800b4e6:	441a      	add	r2, r3
 800b4e8:	68bb      	ldr	r3, [r7, #8]
 800b4ea:	3304      	adds	r3, #4
 800b4ec:	4619      	mov	r1, r3
 800b4ee:	4610      	mov	r0, r2
 800b4f0:	f7fe feeb 	bl	800a2ca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4f8:	4b1b      	ldr	r3, [pc, #108]	; (800b568 <xTaskIncrementTick+0x16c>)
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4fe:	429a      	cmp	r2, r3
 800b500:	d3b8      	bcc.n	800b474 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800b502:	2301      	movs	r3, #1
 800b504:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b506:	e7b5      	b.n	800b474 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b508:	4b17      	ldr	r3, [pc, #92]	; (800b568 <xTaskIncrementTick+0x16c>)
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b50e:	4915      	ldr	r1, [pc, #84]	; (800b564 <xTaskIncrementTick+0x168>)
 800b510:	4613      	mov	r3, r2
 800b512:	009b      	lsls	r3, r3, #2
 800b514:	4413      	add	r3, r2
 800b516:	009b      	lsls	r3, r3, #2
 800b518:	440b      	add	r3, r1
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	2b01      	cmp	r3, #1
 800b51e:	d907      	bls.n	800b530 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800b520:	2301      	movs	r3, #1
 800b522:	617b      	str	r3, [r7, #20]
 800b524:	e004      	b.n	800b530 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b526:	4b11      	ldr	r3, [pc, #68]	; (800b56c <xTaskIncrementTick+0x170>)
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	3301      	adds	r3, #1
 800b52c:	4a0f      	ldr	r2, [pc, #60]	; (800b56c <xTaskIncrementTick+0x170>)
 800b52e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b530:	4b0f      	ldr	r3, [pc, #60]	; (800b570 <xTaskIncrementTick+0x174>)
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	2b00      	cmp	r3, #0
 800b536:	d001      	beq.n	800b53c <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800b538:	2301      	movs	r3, #1
 800b53a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b53c:	697b      	ldr	r3, [r7, #20]
}
 800b53e:	4618      	mov	r0, r3
 800b540:	3718      	adds	r7, #24
 800b542:	46bd      	mov	sp, r7
 800b544:	bd80      	pop	{r7, pc}
 800b546:	bf00      	nop
 800b548:	200085a8 	.word	0x200085a8
 800b54c:	20008584 	.word	0x20008584
 800b550:	20008538 	.word	0x20008538
 800b554:	2000853c 	.word	0x2000853c
 800b558:	20008598 	.word	0x20008598
 800b55c:	200085a0 	.word	0x200085a0
 800b560:	20008588 	.word	0x20008588
 800b564:	200080b0 	.word	0x200080b0
 800b568:	200080ac 	.word	0x200080ac
 800b56c:	20008590 	.word	0x20008590
 800b570:	20008594 	.word	0x20008594

0800b574 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b574:	b480      	push	{r7}
 800b576:	b085      	sub	sp, #20
 800b578:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b57a:	4b29      	ldr	r3, [pc, #164]	; (800b620 <vTaskSwitchContext+0xac>)
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d003      	beq.n	800b58a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b582:	4b28      	ldr	r3, [pc, #160]	; (800b624 <vTaskSwitchContext+0xb0>)
 800b584:	2201      	movs	r2, #1
 800b586:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b588:	e043      	b.n	800b612 <vTaskSwitchContext+0x9e>
		xYieldPending = pdFALSE;
 800b58a:	4b26      	ldr	r3, [pc, #152]	; (800b624 <vTaskSwitchContext+0xb0>)
 800b58c:	2200      	movs	r2, #0
 800b58e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b590:	4b25      	ldr	r3, [pc, #148]	; (800b628 <vTaskSwitchContext+0xb4>)
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	60fb      	str	r3, [r7, #12]
 800b596:	e012      	b.n	800b5be <vTaskSwitchContext+0x4a>
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d10c      	bne.n	800b5b8 <vTaskSwitchContext+0x44>
	__asm volatile
 800b59e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5a2:	b672      	cpsid	i
 800b5a4:	f383 8811 	msr	BASEPRI, r3
 800b5a8:	f3bf 8f6f 	isb	sy
 800b5ac:	f3bf 8f4f 	dsb	sy
 800b5b0:	b662      	cpsie	i
 800b5b2:	607b      	str	r3, [r7, #4]
}
 800b5b4:	bf00      	nop
 800b5b6:	e7fe      	b.n	800b5b6 <vTaskSwitchContext+0x42>
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	3b01      	subs	r3, #1
 800b5bc:	60fb      	str	r3, [r7, #12]
 800b5be:	491b      	ldr	r1, [pc, #108]	; (800b62c <vTaskSwitchContext+0xb8>)
 800b5c0:	68fa      	ldr	r2, [r7, #12]
 800b5c2:	4613      	mov	r3, r2
 800b5c4:	009b      	lsls	r3, r3, #2
 800b5c6:	4413      	add	r3, r2
 800b5c8:	009b      	lsls	r3, r3, #2
 800b5ca:	440b      	add	r3, r1
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d0e2      	beq.n	800b598 <vTaskSwitchContext+0x24>
 800b5d2:	68fa      	ldr	r2, [r7, #12]
 800b5d4:	4613      	mov	r3, r2
 800b5d6:	009b      	lsls	r3, r3, #2
 800b5d8:	4413      	add	r3, r2
 800b5da:	009b      	lsls	r3, r3, #2
 800b5dc:	4a13      	ldr	r2, [pc, #76]	; (800b62c <vTaskSwitchContext+0xb8>)
 800b5de:	4413      	add	r3, r2
 800b5e0:	60bb      	str	r3, [r7, #8]
 800b5e2:	68bb      	ldr	r3, [r7, #8]
 800b5e4:	685b      	ldr	r3, [r3, #4]
 800b5e6:	685a      	ldr	r2, [r3, #4]
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	605a      	str	r2, [r3, #4]
 800b5ec:	68bb      	ldr	r3, [r7, #8]
 800b5ee:	685a      	ldr	r2, [r3, #4]
 800b5f0:	68bb      	ldr	r3, [r7, #8]
 800b5f2:	3308      	adds	r3, #8
 800b5f4:	429a      	cmp	r2, r3
 800b5f6:	d104      	bne.n	800b602 <vTaskSwitchContext+0x8e>
 800b5f8:	68bb      	ldr	r3, [r7, #8]
 800b5fa:	685b      	ldr	r3, [r3, #4]
 800b5fc:	685a      	ldr	r2, [r3, #4]
 800b5fe:	68bb      	ldr	r3, [r7, #8]
 800b600:	605a      	str	r2, [r3, #4]
 800b602:	68bb      	ldr	r3, [r7, #8]
 800b604:	685b      	ldr	r3, [r3, #4]
 800b606:	68db      	ldr	r3, [r3, #12]
 800b608:	4a09      	ldr	r2, [pc, #36]	; (800b630 <vTaskSwitchContext+0xbc>)
 800b60a:	6013      	str	r3, [r2, #0]
 800b60c:	4a06      	ldr	r2, [pc, #24]	; (800b628 <vTaskSwitchContext+0xb4>)
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	6013      	str	r3, [r2, #0]
}
 800b612:	bf00      	nop
 800b614:	3714      	adds	r7, #20
 800b616:	46bd      	mov	sp, r7
 800b618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61c:	4770      	bx	lr
 800b61e:	bf00      	nop
 800b620:	200085a8 	.word	0x200085a8
 800b624:	20008594 	.word	0x20008594
 800b628:	20008588 	.word	0x20008588
 800b62c:	200080b0 	.word	0x200080b0
 800b630:	200080ac 	.word	0x200080ac

0800b634 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b634:	b580      	push	{r7, lr}
 800b636:	b084      	sub	sp, #16
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]
 800b63c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d10c      	bne.n	800b65e <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800b644:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b648:	b672      	cpsid	i
 800b64a:	f383 8811 	msr	BASEPRI, r3
 800b64e:	f3bf 8f6f 	isb	sy
 800b652:	f3bf 8f4f 	dsb	sy
 800b656:	b662      	cpsie	i
 800b658:	60fb      	str	r3, [r7, #12]
}
 800b65a:	bf00      	nop
 800b65c:	e7fe      	b.n	800b65c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b65e:	4b07      	ldr	r3, [pc, #28]	; (800b67c <vTaskPlaceOnEventList+0x48>)
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	3318      	adds	r3, #24
 800b664:	4619      	mov	r1, r3
 800b666:	6878      	ldr	r0, [r7, #4]
 800b668:	f7fe fe53 	bl	800a312 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b66c:	2101      	movs	r1, #1
 800b66e:	6838      	ldr	r0, [r7, #0]
 800b670:	f000 fab2 	bl	800bbd8 <prvAddCurrentTaskToDelayedList>
}
 800b674:	bf00      	nop
 800b676:	3710      	adds	r7, #16
 800b678:	46bd      	mov	sp, r7
 800b67a:	bd80      	pop	{r7, pc}
 800b67c:	200080ac 	.word	0x200080ac

0800b680 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b680:	b580      	push	{r7, lr}
 800b682:	b086      	sub	sp, #24
 800b684:	af00      	add	r7, sp, #0
 800b686:	60f8      	str	r0, [r7, #12]
 800b688:	60b9      	str	r1, [r7, #8]
 800b68a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d10c      	bne.n	800b6ac <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800b692:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b696:	b672      	cpsid	i
 800b698:	f383 8811 	msr	BASEPRI, r3
 800b69c:	f3bf 8f6f 	isb	sy
 800b6a0:	f3bf 8f4f 	dsb	sy
 800b6a4:	b662      	cpsie	i
 800b6a6:	617b      	str	r3, [r7, #20]
}
 800b6a8:	bf00      	nop
 800b6aa:	e7fe      	b.n	800b6aa <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b6ac:	4b0a      	ldr	r3, [pc, #40]	; (800b6d8 <vTaskPlaceOnEventListRestricted+0x58>)
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	3318      	adds	r3, #24
 800b6b2:	4619      	mov	r1, r3
 800b6b4:	68f8      	ldr	r0, [r7, #12]
 800b6b6:	f7fe fe08 	bl	800a2ca <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d002      	beq.n	800b6c6 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800b6c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b6c4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b6c6:	6879      	ldr	r1, [r7, #4]
 800b6c8:	68b8      	ldr	r0, [r7, #8]
 800b6ca:	f000 fa85 	bl	800bbd8 <prvAddCurrentTaskToDelayedList>
	}
 800b6ce:	bf00      	nop
 800b6d0:	3718      	adds	r7, #24
 800b6d2:	46bd      	mov	sp, r7
 800b6d4:	bd80      	pop	{r7, pc}
 800b6d6:	bf00      	nop
 800b6d8:	200080ac 	.word	0x200080ac

0800b6dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b086      	sub	sp, #24
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	68db      	ldr	r3, [r3, #12]
 800b6e8:	68db      	ldr	r3, [r3, #12]
 800b6ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b6ec:	693b      	ldr	r3, [r7, #16]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d10c      	bne.n	800b70c <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800b6f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6f6:	b672      	cpsid	i
 800b6f8:	f383 8811 	msr	BASEPRI, r3
 800b6fc:	f3bf 8f6f 	isb	sy
 800b700:	f3bf 8f4f 	dsb	sy
 800b704:	b662      	cpsie	i
 800b706:	60fb      	str	r3, [r7, #12]
}
 800b708:	bf00      	nop
 800b70a:	e7fe      	b.n	800b70a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b70c:	693b      	ldr	r3, [r7, #16]
 800b70e:	3318      	adds	r3, #24
 800b710:	4618      	mov	r0, r3
 800b712:	f7fe fe37 	bl	800a384 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b716:	4b1e      	ldr	r3, [pc, #120]	; (800b790 <xTaskRemoveFromEventList+0xb4>)
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d11d      	bne.n	800b75a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b71e:	693b      	ldr	r3, [r7, #16]
 800b720:	3304      	adds	r3, #4
 800b722:	4618      	mov	r0, r3
 800b724:	f7fe fe2e 	bl	800a384 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b728:	693b      	ldr	r3, [r7, #16]
 800b72a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b72c:	4b19      	ldr	r3, [pc, #100]	; (800b794 <xTaskRemoveFromEventList+0xb8>)
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	429a      	cmp	r2, r3
 800b732:	d903      	bls.n	800b73c <xTaskRemoveFromEventList+0x60>
 800b734:	693b      	ldr	r3, [r7, #16]
 800b736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b738:	4a16      	ldr	r2, [pc, #88]	; (800b794 <xTaskRemoveFromEventList+0xb8>)
 800b73a:	6013      	str	r3, [r2, #0]
 800b73c:	693b      	ldr	r3, [r7, #16]
 800b73e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b740:	4613      	mov	r3, r2
 800b742:	009b      	lsls	r3, r3, #2
 800b744:	4413      	add	r3, r2
 800b746:	009b      	lsls	r3, r3, #2
 800b748:	4a13      	ldr	r2, [pc, #76]	; (800b798 <xTaskRemoveFromEventList+0xbc>)
 800b74a:	441a      	add	r2, r3
 800b74c:	693b      	ldr	r3, [r7, #16]
 800b74e:	3304      	adds	r3, #4
 800b750:	4619      	mov	r1, r3
 800b752:	4610      	mov	r0, r2
 800b754:	f7fe fdb9 	bl	800a2ca <vListInsertEnd>
 800b758:	e005      	b.n	800b766 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b75a:	693b      	ldr	r3, [r7, #16]
 800b75c:	3318      	adds	r3, #24
 800b75e:	4619      	mov	r1, r3
 800b760:	480e      	ldr	r0, [pc, #56]	; (800b79c <xTaskRemoveFromEventList+0xc0>)
 800b762:	f7fe fdb2 	bl	800a2ca <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b766:	693b      	ldr	r3, [r7, #16]
 800b768:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b76a:	4b0d      	ldr	r3, [pc, #52]	; (800b7a0 <xTaskRemoveFromEventList+0xc4>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b770:	429a      	cmp	r2, r3
 800b772:	d905      	bls.n	800b780 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b774:	2301      	movs	r3, #1
 800b776:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b778:	4b0a      	ldr	r3, [pc, #40]	; (800b7a4 <xTaskRemoveFromEventList+0xc8>)
 800b77a:	2201      	movs	r2, #1
 800b77c:	601a      	str	r2, [r3, #0]
 800b77e:	e001      	b.n	800b784 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800b780:	2300      	movs	r3, #0
 800b782:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b784:	697b      	ldr	r3, [r7, #20]
}
 800b786:	4618      	mov	r0, r3
 800b788:	3718      	adds	r7, #24
 800b78a:	46bd      	mov	sp, r7
 800b78c:	bd80      	pop	{r7, pc}
 800b78e:	bf00      	nop
 800b790:	200085a8 	.word	0x200085a8
 800b794:	20008588 	.word	0x20008588
 800b798:	200080b0 	.word	0x200080b0
 800b79c:	20008540 	.word	0x20008540
 800b7a0:	200080ac 	.word	0x200080ac
 800b7a4:	20008594 	.word	0x20008594

0800b7a8 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b084      	sub	sp, #16
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d10c      	bne.n	800b7d0 <vTaskSetTimeOutState+0x28>
	__asm volatile
 800b7b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7ba:	b672      	cpsid	i
 800b7bc:	f383 8811 	msr	BASEPRI, r3
 800b7c0:	f3bf 8f6f 	isb	sy
 800b7c4:	f3bf 8f4f 	dsb	sy
 800b7c8:	b662      	cpsie	i
 800b7ca:	60fb      	str	r3, [r7, #12]
}
 800b7cc:	bf00      	nop
 800b7ce:	e7fe      	b.n	800b7ce <vTaskSetTimeOutState+0x26>
	taskENTER_CRITICAL();
 800b7d0:	f000 febc 	bl	800c54c <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b7d4:	4b06      	ldr	r3, [pc, #24]	; (800b7f0 <vTaskSetTimeOutState+0x48>)
 800b7d6:	681a      	ldr	r2, [r3, #0]
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800b7dc:	4b05      	ldr	r3, [pc, #20]	; (800b7f4 <vTaskSetTimeOutState+0x4c>)
 800b7de:	681a      	ldr	r2, [r3, #0]
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800b7e4:	f000 fee6 	bl	800c5b4 <vPortExitCritical>
}
 800b7e8:	bf00      	nop
 800b7ea:	3710      	adds	r7, #16
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd80      	pop	{r7, pc}
 800b7f0:	20008598 	.word	0x20008598
 800b7f4:	20008584 	.word	0x20008584

0800b7f8 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b7f8:	b480      	push	{r7}
 800b7fa:	b083      	sub	sp, #12
 800b7fc:	af00      	add	r7, sp, #0
 800b7fe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b800:	4b06      	ldr	r3, [pc, #24]	; (800b81c <vTaskInternalSetTimeOutState+0x24>)
 800b802:	681a      	ldr	r2, [r3, #0]
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b808:	4b05      	ldr	r3, [pc, #20]	; (800b820 <vTaskInternalSetTimeOutState+0x28>)
 800b80a:	681a      	ldr	r2, [r3, #0]
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	605a      	str	r2, [r3, #4]
}
 800b810:	bf00      	nop
 800b812:	370c      	adds	r7, #12
 800b814:	46bd      	mov	sp, r7
 800b816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81a:	4770      	bx	lr
 800b81c:	20008598 	.word	0x20008598
 800b820:	20008584 	.word	0x20008584

0800b824 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b824:	b580      	push	{r7, lr}
 800b826:	b088      	sub	sp, #32
 800b828:	af00      	add	r7, sp, #0
 800b82a:	6078      	str	r0, [r7, #4]
 800b82c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d10c      	bne.n	800b84e <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800b834:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b838:	b672      	cpsid	i
 800b83a:	f383 8811 	msr	BASEPRI, r3
 800b83e:	f3bf 8f6f 	isb	sy
 800b842:	f3bf 8f4f 	dsb	sy
 800b846:	b662      	cpsie	i
 800b848:	613b      	str	r3, [r7, #16]
}
 800b84a:	bf00      	nop
 800b84c:	e7fe      	b.n	800b84c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800b84e:	683b      	ldr	r3, [r7, #0]
 800b850:	2b00      	cmp	r3, #0
 800b852:	d10c      	bne.n	800b86e <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800b854:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b858:	b672      	cpsid	i
 800b85a:	f383 8811 	msr	BASEPRI, r3
 800b85e:	f3bf 8f6f 	isb	sy
 800b862:	f3bf 8f4f 	dsb	sy
 800b866:	b662      	cpsie	i
 800b868:	60fb      	str	r3, [r7, #12]
}
 800b86a:	bf00      	nop
 800b86c:	e7fe      	b.n	800b86c <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800b86e:	f000 fe6d 	bl	800c54c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b872:	4b1d      	ldr	r3, [pc, #116]	; (800b8e8 <xTaskCheckForTimeOut+0xc4>)
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	685b      	ldr	r3, [r3, #4]
 800b87c:	69ba      	ldr	r2, [r7, #24]
 800b87e:	1ad3      	subs	r3, r2, r3
 800b880:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b882:	683b      	ldr	r3, [r7, #0]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b88a:	d102      	bne.n	800b892 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b88c:	2300      	movs	r3, #0
 800b88e:	61fb      	str	r3, [r7, #28]
 800b890:	e023      	b.n	800b8da <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681a      	ldr	r2, [r3, #0]
 800b896:	4b15      	ldr	r3, [pc, #84]	; (800b8ec <xTaskCheckForTimeOut+0xc8>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	429a      	cmp	r2, r3
 800b89c:	d007      	beq.n	800b8ae <xTaskCheckForTimeOut+0x8a>
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	685b      	ldr	r3, [r3, #4]
 800b8a2:	69ba      	ldr	r2, [r7, #24]
 800b8a4:	429a      	cmp	r2, r3
 800b8a6:	d302      	bcc.n	800b8ae <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	61fb      	str	r3, [r7, #28]
 800b8ac:	e015      	b.n	800b8da <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	697a      	ldr	r2, [r7, #20]
 800b8b4:	429a      	cmp	r2, r3
 800b8b6:	d20b      	bcs.n	800b8d0 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	681a      	ldr	r2, [r3, #0]
 800b8bc:	697b      	ldr	r3, [r7, #20]
 800b8be:	1ad2      	subs	r2, r2, r3
 800b8c0:	683b      	ldr	r3, [r7, #0]
 800b8c2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b8c4:	6878      	ldr	r0, [r7, #4]
 800b8c6:	f7ff ff97 	bl	800b7f8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	61fb      	str	r3, [r7, #28]
 800b8ce:	e004      	b.n	800b8da <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800b8d0:	683b      	ldr	r3, [r7, #0]
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b8d6:	2301      	movs	r3, #1
 800b8d8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b8da:	f000 fe6b 	bl	800c5b4 <vPortExitCritical>

	return xReturn;
 800b8de:	69fb      	ldr	r3, [r7, #28]
}
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	3720      	adds	r7, #32
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bd80      	pop	{r7, pc}
 800b8e8:	20008584 	.word	0x20008584
 800b8ec:	20008598 	.word	0x20008598

0800b8f0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b8f0:	b480      	push	{r7}
 800b8f2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b8f4:	4b03      	ldr	r3, [pc, #12]	; (800b904 <vTaskMissedYield+0x14>)
 800b8f6:	2201      	movs	r2, #1
 800b8f8:	601a      	str	r2, [r3, #0]
}
 800b8fa:	bf00      	nop
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b902:	4770      	bx	lr
 800b904:	20008594 	.word	0x20008594

0800b908 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b082      	sub	sp, #8
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b910:	f000 f852 	bl	800b9b8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b914:	4b06      	ldr	r3, [pc, #24]	; (800b930 <prvIdleTask+0x28>)
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	2b01      	cmp	r3, #1
 800b91a:	d9f9      	bls.n	800b910 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b91c:	4b05      	ldr	r3, [pc, #20]	; (800b934 <prvIdleTask+0x2c>)
 800b91e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b922:	601a      	str	r2, [r3, #0]
 800b924:	f3bf 8f4f 	dsb	sy
 800b928:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b92c:	e7f0      	b.n	800b910 <prvIdleTask+0x8>
 800b92e:	bf00      	nop
 800b930:	200080b0 	.word	0x200080b0
 800b934:	e000ed04 	.word	0xe000ed04

0800b938 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b082      	sub	sp, #8
 800b93c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b93e:	2300      	movs	r3, #0
 800b940:	607b      	str	r3, [r7, #4]
 800b942:	e00c      	b.n	800b95e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b944:	687a      	ldr	r2, [r7, #4]
 800b946:	4613      	mov	r3, r2
 800b948:	009b      	lsls	r3, r3, #2
 800b94a:	4413      	add	r3, r2
 800b94c:	009b      	lsls	r3, r3, #2
 800b94e:	4a12      	ldr	r2, [pc, #72]	; (800b998 <prvInitialiseTaskLists+0x60>)
 800b950:	4413      	add	r3, r2
 800b952:	4618      	mov	r0, r3
 800b954:	f7fe fc8c 	bl	800a270 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	3301      	adds	r3, #1
 800b95c:	607b      	str	r3, [r7, #4]
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	2b37      	cmp	r3, #55	; 0x37
 800b962:	d9ef      	bls.n	800b944 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b964:	480d      	ldr	r0, [pc, #52]	; (800b99c <prvInitialiseTaskLists+0x64>)
 800b966:	f7fe fc83 	bl	800a270 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b96a:	480d      	ldr	r0, [pc, #52]	; (800b9a0 <prvInitialiseTaskLists+0x68>)
 800b96c:	f7fe fc80 	bl	800a270 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b970:	480c      	ldr	r0, [pc, #48]	; (800b9a4 <prvInitialiseTaskLists+0x6c>)
 800b972:	f7fe fc7d 	bl	800a270 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b976:	480c      	ldr	r0, [pc, #48]	; (800b9a8 <prvInitialiseTaskLists+0x70>)
 800b978:	f7fe fc7a 	bl	800a270 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b97c:	480b      	ldr	r0, [pc, #44]	; (800b9ac <prvInitialiseTaskLists+0x74>)
 800b97e:	f7fe fc77 	bl	800a270 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b982:	4b0b      	ldr	r3, [pc, #44]	; (800b9b0 <prvInitialiseTaskLists+0x78>)
 800b984:	4a05      	ldr	r2, [pc, #20]	; (800b99c <prvInitialiseTaskLists+0x64>)
 800b986:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b988:	4b0a      	ldr	r3, [pc, #40]	; (800b9b4 <prvInitialiseTaskLists+0x7c>)
 800b98a:	4a05      	ldr	r2, [pc, #20]	; (800b9a0 <prvInitialiseTaskLists+0x68>)
 800b98c:	601a      	str	r2, [r3, #0]
}
 800b98e:	bf00      	nop
 800b990:	3708      	adds	r7, #8
 800b992:	46bd      	mov	sp, r7
 800b994:	bd80      	pop	{r7, pc}
 800b996:	bf00      	nop
 800b998:	200080b0 	.word	0x200080b0
 800b99c:	20008510 	.word	0x20008510
 800b9a0:	20008524 	.word	0x20008524
 800b9a4:	20008540 	.word	0x20008540
 800b9a8:	20008554 	.word	0x20008554
 800b9ac:	2000856c 	.word	0x2000856c
 800b9b0:	20008538 	.word	0x20008538
 800b9b4:	2000853c 	.word	0x2000853c

0800b9b8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b082      	sub	sp, #8
 800b9bc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b9be:	e019      	b.n	800b9f4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b9c0:	f000 fdc4 	bl	800c54c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b9c4:	4b10      	ldr	r3, [pc, #64]	; (800ba08 <prvCheckTasksWaitingTermination+0x50>)
 800b9c6:	68db      	ldr	r3, [r3, #12]
 800b9c8:	68db      	ldr	r3, [r3, #12]
 800b9ca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	3304      	adds	r3, #4
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	f7fe fcd7 	bl	800a384 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b9d6:	4b0d      	ldr	r3, [pc, #52]	; (800ba0c <prvCheckTasksWaitingTermination+0x54>)
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	3b01      	subs	r3, #1
 800b9dc:	4a0b      	ldr	r2, [pc, #44]	; (800ba0c <prvCheckTasksWaitingTermination+0x54>)
 800b9de:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b9e0:	4b0b      	ldr	r3, [pc, #44]	; (800ba10 <prvCheckTasksWaitingTermination+0x58>)
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	3b01      	subs	r3, #1
 800b9e6:	4a0a      	ldr	r2, [pc, #40]	; (800ba10 <prvCheckTasksWaitingTermination+0x58>)
 800b9e8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b9ea:	f000 fde3 	bl	800c5b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b9ee:	6878      	ldr	r0, [r7, #4]
 800b9f0:	f000 f810 	bl	800ba14 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b9f4:	4b06      	ldr	r3, [pc, #24]	; (800ba10 <prvCheckTasksWaitingTermination+0x58>)
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d1e1      	bne.n	800b9c0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b9fc:	bf00      	nop
 800b9fe:	bf00      	nop
 800ba00:	3708      	adds	r7, #8
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}
 800ba06:	bf00      	nop
 800ba08:	20008554 	.word	0x20008554
 800ba0c:	20008580 	.word	0x20008580
 800ba10:	20008568 	.word	0x20008568

0800ba14 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	b084      	sub	sp, #16
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d108      	bne.n	800ba38 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba2a:	4618      	mov	r0, r3
 800ba2c:	f000 ff84 	bl	800c938 <vPortFree>
				vPortFree( pxTCB );
 800ba30:	6878      	ldr	r0, [r7, #4]
 800ba32:	f000 ff81 	bl	800c938 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ba36:	e01a      	b.n	800ba6e <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800ba3e:	2b01      	cmp	r3, #1
 800ba40:	d103      	bne.n	800ba4a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800ba42:	6878      	ldr	r0, [r7, #4]
 800ba44:	f000 ff78 	bl	800c938 <vPortFree>
	}
 800ba48:	e011      	b.n	800ba6e <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800ba50:	2b02      	cmp	r3, #2
 800ba52:	d00c      	beq.n	800ba6e <prvDeleteTCB+0x5a>
	__asm volatile
 800ba54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba58:	b672      	cpsid	i
 800ba5a:	f383 8811 	msr	BASEPRI, r3
 800ba5e:	f3bf 8f6f 	isb	sy
 800ba62:	f3bf 8f4f 	dsb	sy
 800ba66:	b662      	cpsie	i
 800ba68:	60fb      	str	r3, [r7, #12]
}
 800ba6a:	bf00      	nop
 800ba6c:	e7fe      	b.n	800ba6c <prvDeleteTCB+0x58>
	}
 800ba6e:	bf00      	nop
 800ba70:	3710      	adds	r7, #16
 800ba72:	46bd      	mov	sp, r7
 800ba74:	bd80      	pop	{r7, pc}
	...

0800ba78 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ba78:	b480      	push	{r7}
 800ba7a:	b083      	sub	sp, #12
 800ba7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ba7e:	4b0c      	ldr	r3, [pc, #48]	; (800bab0 <prvResetNextTaskUnblockTime+0x38>)
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d104      	bne.n	800ba92 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ba88:	4b0a      	ldr	r3, [pc, #40]	; (800bab4 <prvResetNextTaskUnblockTime+0x3c>)
 800ba8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ba8e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ba90:	e008      	b.n	800baa4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba92:	4b07      	ldr	r3, [pc, #28]	; (800bab0 <prvResetNextTaskUnblockTime+0x38>)
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	68db      	ldr	r3, [r3, #12]
 800ba98:	68db      	ldr	r3, [r3, #12]
 800ba9a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	685b      	ldr	r3, [r3, #4]
 800baa0:	4a04      	ldr	r2, [pc, #16]	; (800bab4 <prvResetNextTaskUnblockTime+0x3c>)
 800baa2:	6013      	str	r3, [r2, #0]
}
 800baa4:	bf00      	nop
 800baa6:	370c      	adds	r7, #12
 800baa8:	46bd      	mov	sp, r7
 800baaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baae:	4770      	bx	lr
 800bab0:	20008538 	.word	0x20008538
 800bab4:	200085a0 	.word	0x200085a0

0800bab8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bab8:	b480      	push	{r7}
 800baba:	b083      	sub	sp, #12
 800babc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800babe:	4b0b      	ldr	r3, [pc, #44]	; (800baec <xTaskGetSchedulerState+0x34>)
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d102      	bne.n	800bacc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bac6:	2301      	movs	r3, #1
 800bac8:	607b      	str	r3, [r7, #4]
 800baca:	e008      	b.n	800bade <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bacc:	4b08      	ldr	r3, [pc, #32]	; (800baf0 <xTaskGetSchedulerState+0x38>)
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d102      	bne.n	800bada <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bad4:	2302      	movs	r3, #2
 800bad6:	607b      	str	r3, [r7, #4]
 800bad8:	e001      	b.n	800bade <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bada:	2300      	movs	r3, #0
 800badc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bade:	687b      	ldr	r3, [r7, #4]
	}
 800bae0:	4618      	mov	r0, r3
 800bae2:	370c      	adds	r7, #12
 800bae4:	46bd      	mov	sp, r7
 800bae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baea:	4770      	bx	lr
 800baec:	2000858c 	.word	0x2000858c
 800baf0:	200085a8 	.word	0x200085a8

0800baf4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b086      	sub	sp, #24
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bb00:	2300      	movs	r3, #0
 800bb02:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d05a      	beq.n	800bbc0 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bb0a:	4b30      	ldr	r3, [pc, #192]	; (800bbcc <xTaskPriorityDisinherit+0xd8>)
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	693a      	ldr	r2, [r7, #16]
 800bb10:	429a      	cmp	r2, r3
 800bb12:	d00c      	beq.n	800bb2e <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800bb14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb18:	b672      	cpsid	i
 800bb1a:	f383 8811 	msr	BASEPRI, r3
 800bb1e:	f3bf 8f6f 	isb	sy
 800bb22:	f3bf 8f4f 	dsb	sy
 800bb26:	b662      	cpsie	i
 800bb28:	60fb      	str	r3, [r7, #12]
}
 800bb2a:	bf00      	nop
 800bb2c:	e7fe      	b.n	800bb2c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800bb2e:	693b      	ldr	r3, [r7, #16]
 800bb30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d10c      	bne.n	800bb50 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800bb36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb3a:	b672      	cpsid	i
 800bb3c:	f383 8811 	msr	BASEPRI, r3
 800bb40:	f3bf 8f6f 	isb	sy
 800bb44:	f3bf 8f4f 	dsb	sy
 800bb48:	b662      	cpsie	i
 800bb4a:	60bb      	str	r3, [r7, #8]
}
 800bb4c:	bf00      	nop
 800bb4e:	e7fe      	b.n	800bb4e <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800bb50:	693b      	ldr	r3, [r7, #16]
 800bb52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb54:	1e5a      	subs	r2, r3, #1
 800bb56:	693b      	ldr	r3, [r7, #16]
 800bb58:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bb5a:	693b      	ldr	r3, [r7, #16]
 800bb5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb5e:	693b      	ldr	r3, [r7, #16]
 800bb60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb62:	429a      	cmp	r2, r3
 800bb64:	d02c      	beq.n	800bbc0 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bb66:	693b      	ldr	r3, [r7, #16]
 800bb68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d128      	bne.n	800bbc0 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bb6e:	693b      	ldr	r3, [r7, #16]
 800bb70:	3304      	adds	r3, #4
 800bb72:	4618      	mov	r0, r3
 800bb74:	f7fe fc06 	bl	800a384 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bb78:	693b      	ldr	r3, [r7, #16]
 800bb7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bb7c:	693b      	ldr	r3, [r7, #16]
 800bb7e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bb80:	693b      	ldr	r3, [r7, #16]
 800bb82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb84:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bb88:	693b      	ldr	r3, [r7, #16]
 800bb8a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bb8c:	693b      	ldr	r3, [r7, #16]
 800bb8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb90:	4b0f      	ldr	r3, [pc, #60]	; (800bbd0 <xTaskPriorityDisinherit+0xdc>)
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	429a      	cmp	r2, r3
 800bb96:	d903      	bls.n	800bba0 <xTaskPriorityDisinherit+0xac>
 800bb98:	693b      	ldr	r3, [r7, #16]
 800bb9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb9c:	4a0c      	ldr	r2, [pc, #48]	; (800bbd0 <xTaskPriorityDisinherit+0xdc>)
 800bb9e:	6013      	str	r3, [r2, #0]
 800bba0:	693b      	ldr	r3, [r7, #16]
 800bba2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bba4:	4613      	mov	r3, r2
 800bba6:	009b      	lsls	r3, r3, #2
 800bba8:	4413      	add	r3, r2
 800bbaa:	009b      	lsls	r3, r3, #2
 800bbac:	4a09      	ldr	r2, [pc, #36]	; (800bbd4 <xTaskPriorityDisinherit+0xe0>)
 800bbae:	441a      	add	r2, r3
 800bbb0:	693b      	ldr	r3, [r7, #16]
 800bbb2:	3304      	adds	r3, #4
 800bbb4:	4619      	mov	r1, r3
 800bbb6:	4610      	mov	r0, r2
 800bbb8:	f7fe fb87 	bl	800a2ca <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bbbc:	2301      	movs	r3, #1
 800bbbe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bbc0:	697b      	ldr	r3, [r7, #20]
	}
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	3718      	adds	r7, #24
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}
 800bbca:	bf00      	nop
 800bbcc:	200080ac 	.word	0x200080ac
 800bbd0:	20008588 	.word	0x20008588
 800bbd4:	200080b0 	.word	0x200080b0

0800bbd8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bbd8:	b580      	push	{r7, lr}
 800bbda:	b084      	sub	sp, #16
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
 800bbe0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bbe2:	4b21      	ldr	r3, [pc, #132]	; (800bc68 <prvAddCurrentTaskToDelayedList+0x90>)
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bbe8:	4b20      	ldr	r3, [pc, #128]	; (800bc6c <prvAddCurrentTaskToDelayedList+0x94>)
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	3304      	adds	r3, #4
 800bbee:	4618      	mov	r0, r3
 800bbf0:	f7fe fbc8 	bl	800a384 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bbfa:	d10a      	bne.n	800bc12 <prvAddCurrentTaskToDelayedList+0x3a>
 800bbfc:	683b      	ldr	r3, [r7, #0]
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d007      	beq.n	800bc12 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bc02:	4b1a      	ldr	r3, [pc, #104]	; (800bc6c <prvAddCurrentTaskToDelayedList+0x94>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	3304      	adds	r3, #4
 800bc08:	4619      	mov	r1, r3
 800bc0a:	4819      	ldr	r0, [pc, #100]	; (800bc70 <prvAddCurrentTaskToDelayedList+0x98>)
 800bc0c:	f7fe fb5d 	bl	800a2ca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bc10:	e026      	b.n	800bc60 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bc12:	68fa      	ldr	r2, [r7, #12]
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	4413      	add	r3, r2
 800bc18:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bc1a:	4b14      	ldr	r3, [pc, #80]	; (800bc6c <prvAddCurrentTaskToDelayedList+0x94>)
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	68ba      	ldr	r2, [r7, #8]
 800bc20:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bc22:	68ba      	ldr	r2, [r7, #8]
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	429a      	cmp	r2, r3
 800bc28:	d209      	bcs.n	800bc3e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bc2a:	4b12      	ldr	r3, [pc, #72]	; (800bc74 <prvAddCurrentTaskToDelayedList+0x9c>)
 800bc2c:	681a      	ldr	r2, [r3, #0]
 800bc2e:	4b0f      	ldr	r3, [pc, #60]	; (800bc6c <prvAddCurrentTaskToDelayedList+0x94>)
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	3304      	adds	r3, #4
 800bc34:	4619      	mov	r1, r3
 800bc36:	4610      	mov	r0, r2
 800bc38:	f7fe fb6b 	bl	800a312 <vListInsert>
}
 800bc3c:	e010      	b.n	800bc60 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bc3e:	4b0e      	ldr	r3, [pc, #56]	; (800bc78 <prvAddCurrentTaskToDelayedList+0xa0>)
 800bc40:	681a      	ldr	r2, [r3, #0]
 800bc42:	4b0a      	ldr	r3, [pc, #40]	; (800bc6c <prvAddCurrentTaskToDelayedList+0x94>)
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	3304      	adds	r3, #4
 800bc48:	4619      	mov	r1, r3
 800bc4a:	4610      	mov	r0, r2
 800bc4c:	f7fe fb61 	bl	800a312 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bc50:	4b0a      	ldr	r3, [pc, #40]	; (800bc7c <prvAddCurrentTaskToDelayedList+0xa4>)
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	68ba      	ldr	r2, [r7, #8]
 800bc56:	429a      	cmp	r2, r3
 800bc58:	d202      	bcs.n	800bc60 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800bc5a:	4a08      	ldr	r2, [pc, #32]	; (800bc7c <prvAddCurrentTaskToDelayedList+0xa4>)
 800bc5c:	68bb      	ldr	r3, [r7, #8]
 800bc5e:	6013      	str	r3, [r2, #0]
}
 800bc60:	bf00      	nop
 800bc62:	3710      	adds	r7, #16
 800bc64:	46bd      	mov	sp, r7
 800bc66:	bd80      	pop	{r7, pc}
 800bc68:	20008584 	.word	0x20008584
 800bc6c:	200080ac 	.word	0x200080ac
 800bc70:	2000856c 	.word	0x2000856c
 800bc74:	2000853c 	.word	0x2000853c
 800bc78:	20008538 	.word	0x20008538
 800bc7c:	200085a0 	.word	0x200085a0

0800bc80 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800bc80:	b580      	push	{r7, lr}
 800bc82:	b08a      	sub	sp, #40	; 0x28
 800bc84:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800bc86:	2300      	movs	r3, #0
 800bc88:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800bc8a:	f000 fb15 	bl	800c2b8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800bc8e:	4b1d      	ldr	r3, [pc, #116]	; (800bd04 <xTimerCreateTimerTask+0x84>)
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d021      	beq.n	800bcda <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bc96:	2300      	movs	r3, #0
 800bc98:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800bc9e:	1d3a      	adds	r2, r7, #4
 800bca0:	f107 0108 	add.w	r1, r7, #8
 800bca4:	f107 030c 	add.w	r3, r7, #12
 800bca8:	4618      	mov	r0, r3
 800bcaa:	f7fe fac7 	bl	800a23c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800bcae:	6879      	ldr	r1, [r7, #4]
 800bcb0:	68bb      	ldr	r3, [r7, #8]
 800bcb2:	68fa      	ldr	r2, [r7, #12]
 800bcb4:	9202      	str	r2, [sp, #8]
 800bcb6:	9301      	str	r3, [sp, #4]
 800bcb8:	2302      	movs	r3, #2
 800bcba:	9300      	str	r3, [sp, #0]
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	460a      	mov	r2, r1
 800bcc0:	4911      	ldr	r1, [pc, #68]	; (800bd08 <xTimerCreateTimerTask+0x88>)
 800bcc2:	4812      	ldr	r0, [pc, #72]	; (800bd0c <xTimerCreateTimerTask+0x8c>)
 800bcc4:	f7ff f892 	bl	800adec <xTaskCreateStatic>
 800bcc8:	4603      	mov	r3, r0
 800bcca:	4a11      	ldr	r2, [pc, #68]	; (800bd10 <xTimerCreateTimerTask+0x90>)
 800bccc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bcce:	4b10      	ldr	r3, [pc, #64]	; (800bd10 <xTimerCreateTimerTask+0x90>)
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d001      	beq.n	800bcda <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800bcda:	697b      	ldr	r3, [r7, #20]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d10c      	bne.n	800bcfa <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800bce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bce4:	b672      	cpsid	i
 800bce6:	f383 8811 	msr	BASEPRI, r3
 800bcea:	f3bf 8f6f 	isb	sy
 800bcee:	f3bf 8f4f 	dsb	sy
 800bcf2:	b662      	cpsie	i
 800bcf4:	613b      	str	r3, [r7, #16]
}
 800bcf6:	bf00      	nop
 800bcf8:	e7fe      	b.n	800bcf8 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800bcfa:	697b      	ldr	r3, [r7, #20]
}
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	3718      	adds	r7, #24
 800bd00:	46bd      	mov	sp, r7
 800bd02:	bd80      	pop	{r7, pc}
 800bd04:	200085dc 	.word	0x200085dc
 800bd08:	0801c720 	.word	0x0801c720
 800bd0c:	0800be51 	.word	0x0800be51
 800bd10:	200085e0 	.word	0x200085e0

0800bd14 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b08a      	sub	sp, #40	; 0x28
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	60f8      	str	r0, [r7, #12]
 800bd1c:	60b9      	str	r1, [r7, #8]
 800bd1e:	607a      	str	r2, [r7, #4]
 800bd20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bd22:	2300      	movs	r3, #0
 800bd24:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d10c      	bne.n	800bd46 <xTimerGenericCommand+0x32>
	__asm volatile
 800bd2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd30:	b672      	cpsid	i
 800bd32:	f383 8811 	msr	BASEPRI, r3
 800bd36:	f3bf 8f6f 	isb	sy
 800bd3a:	f3bf 8f4f 	dsb	sy
 800bd3e:	b662      	cpsie	i
 800bd40:	623b      	str	r3, [r7, #32]
}
 800bd42:	bf00      	nop
 800bd44:	e7fe      	b.n	800bd44 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bd46:	4b1a      	ldr	r3, [pc, #104]	; (800bdb0 <xTimerGenericCommand+0x9c>)
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d02a      	beq.n	800bda4 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bd4e:	68bb      	ldr	r3, [r7, #8]
 800bd50:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bd5a:	68bb      	ldr	r3, [r7, #8]
 800bd5c:	2b05      	cmp	r3, #5
 800bd5e:	dc18      	bgt.n	800bd92 <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bd60:	f7ff feaa 	bl	800bab8 <xTaskGetSchedulerState>
 800bd64:	4603      	mov	r3, r0
 800bd66:	2b02      	cmp	r3, #2
 800bd68:	d109      	bne.n	800bd7e <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bd6a:	4b11      	ldr	r3, [pc, #68]	; (800bdb0 <xTimerGenericCommand+0x9c>)
 800bd6c:	6818      	ldr	r0, [r3, #0]
 800bd6e:	f107 0110 	add.w	r1, r7, #16
 800bd72:	2300      	movs	r3, #0
 800bd74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bd76:	f7fe fc3f 	bl	800a5f8 <xQueueGenericSend>
 800bd7a:	6278      	str	r0, [r7, #36]	; 0x24
 800bd7c:	e012      	b.n	800bda4 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bd7e:	4b0c      	ldr	r3, [pc, #48]	; (800bdb0 <xTimerGenericCommand+0x9c>)
 800bd80:	6818      	ldr	r0, [r3, #0]
 800bd82:	f107 0110 	add.w	r1, r7, #16
 800bd86:	2300      	movs	r3, #0
 800bd88:	2200      	movs	r2, #0
 800bd8a:	f7fe fc35 	bl	800a5f8 <xQueueGenericSend>
 800bd8e:	6278      	str	r0, [r7, #36]	; 0x24
 800bd90:	e008      	b.n	800bda4 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bd92:	4b07      	ldr	r3, [pc, #28]	; (800bdb0 <xTimerGenericCommand+0x9c>)
 800bd94:	6818      	ldr	r0, [r3, #0]
 800bd96:	f107 0110 	add.w	r1, r7, #16
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	683a      	ldr	r2, [r7, #0]
 800bd9e:	f7fe fd31 	bl	800a804 <xQueueGenericSendFromISR>
 800bda2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800bda4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bda6:	4618      	mov	r0, r3
 800bda8:	3728      	adds	r7, #40	; 0x28
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	bd80      	pop	{r7, pc}
 800bdae:	bf00      	nop
 800bdb0:	200085dc 	.word	0x200085dc

0800bdb4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b088      	sub	sp, #32
 800bdb8:	af02      	add	r7, sp, #8
 800bdba:	6078      	str	r0, [r7, #4]
 800bdbc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bdbe:	4b23      	ldr	r3, [pc, #140]	; (800be4c <prvProcessExpiredTimer+0x98>)
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	68db      	ldr	r3, [r3, #12]
 800bdc4:	68db      	ldr	r3, [r3, #12]
 800bdc6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bdc8:	697b      	ldr	r3, [r7, #20]
 800bdca:	3304      	adds	r3, #4
 800bdcc:	4618      	mov	r0, r3
 800bdce:	f7fe fad9 	bl	800a384 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bdd2:	697b      	ldr	r3, [r7, #20]
 800bdd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bdd8:	f003 0304 	and.w	r3, r3, #4
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d024      	beq.n	800be2a <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bde0:	697b      	ldr	r3, [r7, #20]
 800bde2:	699a      	ldr	r2, [r3, #24]
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	18d1      	adds	r1, r2, r3
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	683a      	ldr	r2, [r7, #0]
 800bdec:	6978      	ldr	r0, [r7, #20]
 800bdee:	f000 f8d3 	bl	800bf98 <prvInsertTimerInActiveList>
 800bdf2:	4603      	mov	r3, r0
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d021      	beq.n	800be3c <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	9300      	str	r3, [sp, #0]
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	687a      	ldr	r2, [r7, #4]
 800be00:	2100      	movs	r1, #0
 800be02:	6978      	ldr	r0, [r7, #20]
 800be04:	f7ff ff86 	bl	800bd14 <xTimerGenericCommand>
 800be08:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800be0a:	693b      	ldr	r3, [r7, #16]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d115      	bne.n	800be3c <prvProcessExpiredTimer+0x88>
	__asm volatile
 800be10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be14:	b672      	cpsid	i
 800be16:	f383 8811 	msr	BASEPRI, r3
 800be1a:	f3bf 8f6f 	isb	sy
 800be1e:	f3bf 8f4f 	dsb	sy
 800be22:	b662      	cpsie	i
 800be24:	60fb      	str	r3, [r7, #12]
}
 800be26:	bf00      	nop
 800be28:	e7fe      	b.n	800be28 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800be2a:	697b      	ldr	r3, [r7, #20]
 800be2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be30:	f023 0301 	bic.w	r3, r3, #1
 800be34:	b2da      	uxtb	r2, r3
 800be36:	697b      	ldr	r3, [r7, #20]
 800be38:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800be3c:	697b      	ldr	r3, [r7, #20]
 800be3e:	6a1b      	ldr	r3, [r3, #32]
 800be40:	6978      	ldr	r0, [r7, #20]
 800be42:	4798      	blx	r3
}
 800be44:	bf00      	nop
 800be46:	3718      	adds	r7, #24
 800be48:	46bd      	mov	sp, r7
 800be4a:	bd80      	pop	{r7, pc}
 800be4c:	200085d4 	.word	0x200085d4

0800be50 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800be50:	b580      	push	{r7, lr}
 800be52:	b084      	sub	sp, #16
 800be54:	af00      	add	r7, sp, #0
 800be56:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800be58:	f107 0308 	add.w	r3, r7, #8
 800be5c:	4618      	mov	r0, r3
 800be5e:	f000 f857 	bl	800bf10 <prvGetNextExpireTime>
 800be62:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800be64:	68bb      	ldr	r3, [r7, #8]
 800be66:	4619      	mov	r1, r3
 800be68:	68f8      	ldr	r0, [r7, #12]
 800be6a:	f000 f803 	bl	800be74 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800be6e:	f000 f8d5 	bl	800c01c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800be72:	e7f1      	b.n	800be58 <prvTimerTask+0x8>

0800be74 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800be74:	b580      	push	{r7, lr}
 800be76:	b084      	sub	sp, #16
 800be78:	af00      	add	r7, sp, #0
 800be7a:	6078      	str	r0, [r7, #4]
 800be7c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800be7e:	f7ff f9ff 	bl	800b280 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800be82:	f107 0308 	add.w	r3, r7, #8
 800be86:	4618      	mov	r0, r3
 800be88:	f000 f866 	bl	800bf58 <prvSampleTimeNow>
 800be8c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800be8e:	68bb      	ldr	r3, [r7, #8]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d130      	bne.n	800bef6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800be94:	683b      	ldr	r3, [r7, #0]
 800be96:	2b00      	cmp	r3, #0
 800be98:	d10a      	bne.n	800beb0 <prvProcessTimerOrBlockTask+0x3c>
 800be9a:	687a      	ldr	r2, [r7, #4]
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	429a      	cmp	r2, r3
 800bea0:	d806      	bhi.n	800beb0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bea2:	f7ff f9fb 	bl	800b29c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bea6:	68f9      	ldr	r1, [r7, #12]
 800bea8:	6878      	ldr	r0, [r7, #4]
 800beaa:	f7ff ff83 	bl	800bdb4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800beae:	e024      	b.n	800befa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800beb0:	683b      	ldr	r3, [r7, #0]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d008      	beq.n	800bec8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800beb6:	4b13      	ldr	r3, [pc, #76]	; (800bf04 <prvProcessTimerOrBlockTask+0x90>)
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d101      	bne.n	800bec4 <prvProcessTimerOrBlockTask+0x50>
 800bec0:	2301      	movs	r3, #1
 800bec2:	e000      	b.n	800bec6 <prvProcessTimerOrBlockTask+0x52>
 800bec4:	2300      	movs	r3, #0
 800bec6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bec8:	4b0f      	ldr	r3, [pc, #60]	; (800bf08 <prvProcessTimerOrBlockTask+0x94>)
 800beca:	6818      	ldr	r0, [r3, #0]
 800becc:	687a      	ldr	r2, [r7, #4]
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	1ad3      	subs	r3, r2, r3
 800bed2:	683a      	ldr	r2, [r7, #0]
 800bed4:	4619      	mov	r1, r3
 800bed6:	f7fe ff55 	bl	800ad84 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800beda:	f7ff f9df 	bl	800b29c <xTaskResumeAll>
 800bede:	4603      	mov	r3, r0
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d10a      	bne.n	800befa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bee4:	4b09      	ldr	r3, [pc, #36]	; (800bf0c <prvProcessTimerOrBlockTask+0x98>)
 800bee6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800beea:	601a      	str	r2, [r3, #0]
 800beec:	f3bf 8f4f 	dsb	sy
 800bef0:	f3bf 8f6f 	isb	sy
}
 800bef4:	e001      	b.n	800befa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bef6:	f7ff f9d1 	bl	800b29c <xTaskResumeAll>
}
 800befa:	bf00      	nop
 800befc:	3710      	adds	r7, #16
 800befe:	46bd      	mov	sp, r7
 800bf00:	bd80      	pop	{r7, pc}
 800bf02:	bf00      	nop
 800bf04:	200085d8 	.word	0x200085d8
 800bf08:	200085dc 	.word	0x200085dc
 800bf0c:	e000ed04 	.word	0xe000ed04

0800bf10 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bf10:	b480      	push	{r7}
 800bf12:	b085      	sub	sp, #20
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bf18:	4b0e      	ldr	r3, [pc, #56]	; (800bf54 <prvGetNextExpireTime+0x44>)
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d101      	bne.n	800bf26 <prvGetNextExpireTime+0x16>
 800bf22:	2201      	movs	r2, #1
 800bf24:	e000      	b.n	800bf28 <prvGetNextExpireTime+0x18>
 800bf26:	2200      	movs	r2, #0
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d105      	bne.n	800bf40 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bf34:	4b07      	ldr	r3, [pc, #28]	; (800bf54 <prvGetNextExpireTime+0x44>)
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	68db      	ldr	r3, [r3, #12]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	60fb      	str	r3, [r7, #12]
 800bf3e:	e001      	b.n	800bf44 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bf40:	2300      	movs	r3, #0
 800bf42:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bf44:	68fb      	ldr	r3, [r7, #12]
}
 800bf46:	4618      	mov	r0, r3
 800bf48:	3714      	adds	r7, #20
 800bf4a:	46bd      	mov	sp, r7
 800bf4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf50:	4770      	bx	lr
 800bf52:	bf00      	nop
 800bf54:	200085d4 	.word	0x200085d4

0800bf58 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bf58:	b580      	push	{r7, lr}
 800bf5a:	b084      	sub	sp, #16
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bf60:	f7ff fa3c 	bl	800b3dc <xTaskGetTickCount>
 800bf64:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bf66:	4b0b      	ldr	r3, [pc, #44]	; (800bf94 <prvSampleTimeNow+0x3c>)
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	68fa      	ldr	r2, [r7, #12]
 800bf6c:	429a      	cmp	r2, r3
 800bf6e:	d205      	bcs.n	800bf7c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bf70:	f000 f93c 	bl	800c1ec <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	2201      	movs	r2, #1
 800bf78:	601a      	str	r2, [r3, #0]
 800bf7a:	e002      	b.n	800bf82 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	2200      	movs	r2, #0
 800bf80:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bf82:	4a04      	ldr	r2, [pc, #16]	; (800bf94 <prvSampleTimeNow+0x3c>)
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bf88:	68fb      	ldr	r3, [r7, #12]
}
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	3710      	adds	r7, #16
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	bd80      	pop	{r7, pc}
 800bf92:	bf00      	nop
 800bf94:	200085e4 	.word	0x200085e4

0800bf98 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b086      	sub	sp, #24
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	60f8      	str	r0, [r7, #12]
 800bfa0:	60b9      	str	r1, [r7, #8]
 800bfa2:	607a      	str	r2, [r7, #4]
 800bfa4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bfa6:	2300      	movs	r3, #0
 800bfa8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	68ba      	ldr	r2, [r7, #8]
 800bfae:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	68fa      	ldr	r2, [r7, #12]
 800bfb4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bfb6:	68ba      	ldr	r2, [r7, #8]
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	429a      	cmp	r2, r3
 800bfbc:	d812      	bhi.n	800bfe4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bfbe:	687a      	ldr	r2, [r7, #4]
 800bfc0:	683b      	ldr	r3, [r7, #0]
 800bfc2:	1ad2      	subs	r2, r2, r3
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	699b      	ldr	r3, [r3, #24]
 800bfc8:	429a      	cmp	r2, r3
 800bfca:	d302      	bcc.n	800bfd2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bfcc:	2301      	movs	r3, #1
 800bfce:	617b      	str	r3, [r7, #20]
 800bfd0:	e01b      	b.n	800c00a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bfd2:	4b10      	ldr	r3, [pc, #64]	; (800c014 <prvInsertTimerInActiveList+0x7c>)
 800bfd4:	681a      	ldr	r2, [r3, #0]
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	3304      	adds	r3, #4
 800bfda:	4619      	mov	r1, r3
 800bfdc:	4610      	mov	r0, r2
 800bfde:	f7fe f998 	bl	800a312 <vListInsert>
 800bfe2:	e012      	b.n	800c00a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bfe4:	687a      	ldr	r2, [r7, #4]
 800bfe6:	683b      	ldr	r3, [r7, #0]
 800bfe8:	429a      	cmp	r2, r3
 800bfea:	d206      	bcs.n	800bffa <prvInsertTimerInActiveList+0x62>
 800bfec:	68ba      	ldr	r2, [r7, #8]
 800bfee:	683b      	ldr	r3, [r7, #0]
 800bff0:	429a      	cmp	r2, r3
 800bff2:	d302      	bcc.n	800bffa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bff4:	2301      	movs	r3, #1
 800bff6:	617b      	str	r3, [r7, #20]
 800bff8:	e007      	b.n	800c00a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bffa:	4b07      	ldr	r3, [pc, #28]	; (800c018 <prvInsertTimerInActiveList+0x80>)
 800bffc:	681a      	ldr	r2, [r3, #0]
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	3304      	adds	r3, #4
 800c002:	4619      	mov	r1, r3
 800c004:	4610      	mov	r0, r2
 800c006:	f7fe f984 	bl	800a312 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c00a:	697b      	ldr	r3, [r7, #20]
}
 800c00c:	4618      	mov	r0, r3
 800c00e:	3718      	adds	r7, #24
 800c010:	46bd      	mov	sp, r7
 800c012:	bd80      	pop	{r7, pc}
 800c014:	200085d8 	.word	0x200085d8
 800c018:	200085d4 	.word	0x200085d4

0800c01c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c01c:	b580      	push	{r7, lr}
 800c01e:	b08e      	sub	sp, #56	; 0x38
 800c020:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c022:	e0d0      	b.n	800c1c6 <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	2b00      	cmp	r3, #0
 800c028:	da1a      	bge.n	800c060 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c02a:	1d3b      	adds	r3, r7, #4
 800c02c:	3304      	adds	r3, #4
 800c02e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c032:	2b00      	cmp	r3, #0
 800c034:	d10c      	bne.n	800c050 <prvProcessReceivedCommands+0x34>
	__asm volatile
 800c036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c03a:	b672      	cpsid	i
 800c03c:	f383 8811 	msr	BASEPRI, r3
 800c040:	f3bf 8f6f 	isb	sy
 800c044:	f3bf 8f4f 	dsb	sy
 800c048:	b662      	cpsie	i
 800c04a:	61fb      	str	r3, [r7, #28]
}
 800c04c:	bf00      	nop
 800c04e:	e7fe      	b.n	800c04e <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c056:	6850      	ldr	r0, [r2, #4]
 800c058:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c05a:	6892      	ldr	r2, [r2, #8]
 800c05c:	4611      	mov	r1, r2
 800c05e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	2b00      	cmp	r3, #0
 800c064:	f2c0 80af 	blt.w	800c1c6 <prvProcessReceivedCommands+0x1aa>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c06c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c06e:	695b      	ldr	r3, [r3, #20]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d004      	beq.n	800c07e <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c076:	3304      	adds	r3, #4
 800c078:	4618      	mov	r0, r3
 800c07a:	f7fe f983 	bl	800a384 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c07e:	463b      	mov	r3, r7
 800c080:	4618      	mov	r0, r3
 800c082:	f7ff ff69 	bl	800bf58 <prvSampleTimeNow>
 800c086:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	2b09      	cmp	r3, #9
 800c08c:	f200 809a 	bhi.w	800c1c4 <prvProcessReceivedCommands+0x1a8>
 800c090:	a201      	add	r2, pc, #4	; (adr r2, 800c098 <prvProcessReceivedCommands+0x7c>)
 800c092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c096:	bf00      	nop
 800c098:	0800c0c1 	.word	0x0800c0c1
 800c09c:	0800c0c1 	.word	0x0800c0c1
 800c0a0:	0800c0c1 	.word	0x0800c0c1
 800c0a4:	0800c139 	.word	0x0800c139
 800c0a8:	0800c14d 	.word	0x0800c14d
 800c0ac:	0800c19b 	.word	0x0800c19b
 800c0b0:	0800c0c1 	.word	0x0800c0c1
 800c0b4:	0800c0c1 	.word	0x0800c0c1
 800c0b8:	0800c139 	.word	0x0800c139
 800c0bc:	0800c14d 	.word	0x0800c14d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c0c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c0c6:	f043 0301 	orr.w	r3, r3, #1
 800c0ca:	b2da      	uxtb	r2, r3
 800c0cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c0d2:	68ba      	ldr	r2, [r7, #8]
 800c0d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0d6:	699b      	ldr	r3, [r3, #24]
 800c0d8:	18d1      	adds	r1, r2, r3
 800c0da:	68bb      	ldr	r3, [r7, #8]
 800c0dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c0de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c0e0:	f7ff ff5a 	bl	800bf98 <prvInsertTimerInActiveList>
 800c0e4:	4603      	mov	r3, r0
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d06d      	beq.n	800c1c6 <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c0ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0ec:	6a1b      	ldr	r3, [r3, #32]
 800c0ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c0f0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c0f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c0f8:	f003 0304 	and.w	r3, r3, #4
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d062      	beq.n	800c1c6 <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c100:	68ba      	ldr	r2, [r7, #8]
 800c102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c104:	699b      	ldr	r3, [r3, #24]
 800c106:	441a      	add	r2, r3
 800c108:	2300      	movs	r3, #0
 800c10a:	9300      	str	r3, [sp, #0]
 800c10c:	2300      	movs	r3, #0
 800c10e:	2100      	movs	r1, #0
 800c110:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c112:	f7ff fdff 	bl	800bd14 <xTimerGenericCommand>
 800c116:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c118:	6a3b      	ldr	r3, [r7, #32]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d153      	bne.n	800c1c6 <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800c11e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c122:	b672      	cpsid	i
 800c124:	f383 8811 	msr	BASEPRI, r3
 800c128:	f3bf 8f6f 	isb	sy
 800c12c:	f3bf 8f4f 	dsb	sy
 800c130:	b662      	cpsie	i
 800c132:	61bb      	str	r3, [r7, #24]
}
 800c134:	bf00      	nop
 800c136:	e7fe      	b.n	800c136 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c13a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c13e:	f023 0301 	bic.w	r3, r3, #1
 800c142:	b2da      	uxtb	r2, r3
 800c144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c146:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c14a:	e03c      	b.n	800c1c6 <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c14c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c14e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c152:	f043 0301 	orr.w	r3, r3, #1
 800c156:	b2da      	uxtb	r2, r3
 800c158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c15a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c15e:	68ba      	ldr	r2, [r7, #8]
 800c160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c162:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c166:	699b      	ldr	r3, [r3, #24]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d10c      	bne.n	800c186 <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800c16c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c170:	b672      	cpsid	i
 800c172:	f383 8811 	msr	BASEPRI, r3
 800c176:	f3bf 8f6f 	isb	sy
 800c17a:	f3bf 8f4f 	dsb	sy
 800c17e:	b662      	cpsie	i
 800c180:	617b      	str	r3, [r7, #20]
}
 800c182:	bf00      	nop
 800c184:	e7fe      	b.n	800c184 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c188:	699a      	ldr	r2, [r3, #24]
 800c18a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c18c:	18d1      	adds	r1, r2, r3
 800c18e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c190:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c192:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c194:	f7ff ff00 	bl	800bf98 <prvInsertTimerInActiveList>
					break;
 800c198:	e015      	b.n	800c1c6 <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c19a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c19c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c1a0:	f003 0302 	and.w	r3, r3, #2
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d103      	bne.n	800c1b0 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800c1a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c1aa:	f000 fbc5 	bl	800c938 <vPortFree>
 800c1ae:	e00a      	b.n	800c1c6 <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c1b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c1b6:	f023 0301 	bic.w	r3, r3, #1
 800c1ba:	b2da      	uxtb	r2, r3
 800c1bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c1c2:	e000      	b.n	800c1c6 <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
 800c1c4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c1c6:	4b08      	ldr	r3, [pc, #32]	; (800c1e8 <prvProcessReceivedCommands+0x1cc>)
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	1d39      	adds	r1, r7, #4
 800c1cc:	2200      	movs	r2, #0
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	f7fe fbb8 	bl	800a944 <xQueueReceive>
 800c1d4:	4603      	mov	r3, r0
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	f47f af24 	bne.w	800c024 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c1dc:	bf00      	nop
 800c1de:	bf00      	nop
 800c1e0:	3730      	adds	r7, #48	; 0x30
 800c1e2:	46bd      	mov	sp, r7
 800c1e4:	bd80      	pop	{r7, pc}
 800c1e6:	bf00      	nop
 800c1e8:	200085dc 	.word	0x200085dc

0800c1ec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c1ec:	b580      	push	{r7, lr}
 800c1ee:	b088      	sub	sp, #32
 800c1f0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c1f2:	e04a      	b.n	800c28a <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c1f4:	4b2e      	ldr	r3, [pc, #184]	; (800c2b0 <prvSwitchTimerLists+0xc4>)
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	68db      	ldr	r3, [r3, #12]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c1fe:	4b2c      	ldr	r3, [pc, #176]	; (800c2b0 <prvSwitchTimerLists+0xc4>)
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	68db      	ldr	r3, [r3, #12]
 800c204:	68db      	ldr	r3, [r3, #12]
 800c206:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	3304      	adds	r3, #4
 800c20c:	4618      	mov	r0, r3
 800c20e:	f7fe f8b9 	bl	800a384 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	6a1b      	ldr	r3, [r3, #32]
 800c216:	68f8      	ldr	r0, [r7, #12]
 800c218:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c220:	f003 0304 	and.w	r3, r3, #4
 800c224:	2b00      	cmp	r3, #0
 800c226:	d030      	beq.n	800c28a <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	699b      	ldr	r3, [r3, #24]
 800c22c:	693a      	ldr	r2, [r7, #16]
 800c22e:	4413      	add	r3, r2
 800c230:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c232:	68ba      	ldr	r2, [r7, #8]
 800c234:	693b      	ldr	r3, [r7, #16]
 800c236:	429a      	cmp	r2, r3
 800c238:	d90e      	bls.n	800c258 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	68ba      	ldr	r2, [r7, #8]
 800c23e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	68fa      	ldr	r2, [r7, #12]
 800c244:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c246:	4b1a      	ldr	r3, [pc, #104]	; (800c2b0 <prvSwitchTimerLists+0xc4>)
 800c248:	681a      	ldr	r2, [r3, #0]
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	3304      	adds	r3, #4
 800c24e:	4619      	mov	r1, r3
 800c250:	4610      	mov	r0, r2
 800c252:	f7fe f85e 	bl	800a312 <vListInsert>
 800c256:	e018      	b.n	800c28a <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c258:	2300      	movs	r3, #0
 800c25a:	9300      	str	r3, [sp, #0]
 800c25c:	2300      	movs	r3, #0
 800c25e:	693a      	ldr	r2, [r7, #16]
 800c260:	2100      	movs	r1, #0
 800c262:	68f8      	ldr	r0, [r7, #12]
 800c264:	f7ff fd56 	bl	800bd14 <xTimerGenericCommand>
 800c268:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d10c      	bne.n	800c28a <prvSwitchTimerLists+0x9e>
	__asm volatile
 800c270:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c274:	b672      	cpsid	i
 800c276:	f383 8811 	msr	BASEPRI, r3
 800c27a:	f3bf 8f6f 	isb	sy
 800c27e:	f3bf 8f4f 	dsb	sy
 800c282:	b662      	cpsie	i
 800c284:	603b      	str	r3, [r7, #0]
}
 800c286:	bf00      	nop
 800c288:	e7fe      	b.n	800c288 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c28a:	4b09      	ldr	r3, [pc, #36]	; (800c2b0 <prvSwitchTimerLists+0xc4>)
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d1af      	bne.n	800c1f4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c294:	4b06      	ldr	r3, [pc, #24]	; (800c2b0 <prvSwitchTimerLists+0xc4>)
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c29a:	4b06      	ldr	r3, [pc, #24]	; (800c2b4 <prvSwitchTimerLists+0xc8>)
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	4a04      	ldr	r2, [pc, #16]	; (800c2b0 <prvSwitchTimerLists+0xc4>)
 800c2a0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c2a2:	4a04      	ldr	r2, [pc, #16]	; (800c2b4 <prvSwitchTimerLists+0xc8>)
 800c2a4:	697b      	ldr	r3, [r7, #20]
 800c2a6:	6013      	str	r3, [r2, #0]
}
 800c2a8:	bf00      	nop
 800c2aa:	3718      	adds	r7, #24
 800c2ac:	46bd      	mov	sp, r7
 800c2ae:	bd80      	pop	{r7, pc}
 800c2b0:	200085d4 	.word	0x200085d4
 800c2b4:	200085d8 	.word	0x200085d8

0800c2b8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b082      	sub	sp, #8
 800c2bc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c2be:	f000 f945 	bl	800c54c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c2c2:	4b15      	ldr	r3, [pc, #84]	; (800c318 <prvCheckForValidListAndQueue+0x60>)
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d120      	bne.n	800c30c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c2ca:	4814      	ldr	r0, [pc, #80]	; (800c31c <prvCheckForValidListAndQueue+0x64>)
 800c2cc:	f7fd ffd0 	bl	800a270 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c2d0:	4813      	ldr	r0, [pc, #76]	; (800c320 <prvCheckForValidListAndQueue+0x68>)
 800c2d2:	f7fd ffcd 	bl	800a270 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c2d6:	4b13      	ldr	r3, [pc, #76]	; (800c324 <prvCheckForValidListAndQueue+0x6c>)
 800c2d8:	4a10      	ldr	r2, [pc, #64]	; (800c31c <prvCheckForValidListAndQueue+0x64>)
 800c2da:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c2dc:	4b12      	ldr	r3, [pc, #72]	; (800c328 <prvCheckForValidListAndQueue+0x70>)
 800c2de:	4a10      	ldr	r2, [pc, #64]	; (800c320 <prvCheckForValidListAndQueue+0x68>)
 800c2e0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	9300      	str	r3, [sp, #0]
 800c2e6:	4b11      	ldr	r3, [pc, #68]	; (800c32c <prvCheckForValidListAndQueue+0x74>)
 800c2e8:	4a11      	ldr	r2, [pc, #68]	; (800c330 <prvCheckForValidListAndQueue+0x78>)
 800c2ea:	2110      	movs	r1, #16
 800c2ec:	200a      	movs	r0, #10
 800c2ee:	f7fe f8dd 	bl	800a4ac <xQueueGenericCreateStatic>
 800c2f2:	4603      	mov	r3, r0
 800c2f4:	4a08      	ldr	r2, [pc, #32]	; (800c318 <prvCheckForValidListAndQueue+0x60>)
 800c2f6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c2f8:	4b07      	ldr	r3, [pc, #28]	; (800c318 <prvCheckForValidListAndQueue+0x60>)
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d005      	beq.n	800c30c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c300:	4b05      	ldr	r3, [pc, #20]	; (800c318 <prvCheckForValidListAndQueue+0x60>)
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	490b      	ldr	r1, [pc, #44]	; (800c334 <prvCheckForValidListAndQueue+0x7c>)
 800c306:	4618      	mov	r0, r3
 800c308:	f7fe fd12 	bl	800ad30 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c30c:	f000 f952 	bl	800c5b4 <vPortExitCritical>
}
 800c310:	bf00      	nop
 800c312:	46bd      	mov	sp, r7
 800c314:	bd80      	pop	{r7, pc}
 800c316:	bf00      	nop
 800c318:	200085dc 	.word	0x200085dc
 800c31c:	200085ac 	.word	0x200085ac
 800c320:	200085c0 	.word	0x200085c0
 800c324:	200085d4 	.word	0x200085d4
 800c328:	200085d8 	.word	0x200085d8
 800c32c:	20008688 	.word	0x20008688
 800c330:	200085e8 	.word	0x200085e8
 800c334:	0801c728 	.word	0x0801c728

0800c338 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c338:	b480      	push	{r7}
 800c33a:	b085      	sub	sp, #20
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	60f8      	str	r0, [r7, #12]
 800c340:	60b9      	str	r1, [r7, #8]
 800c342:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	3b04      	subs	r3, #4
 800c348:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c350:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	3b04      	subs	r3, #4
 800c356:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c358:	68bb      	ldr	r3, [r7, #8]
 800c35a:	f023 0201 	bic.w	r2, r3, #1
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	3b04      	subs	r3, #4
 800c366:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c368:	4a0c      	ldr	r2, [pc, #48]	; (800c39c <pxPortInitialiseStack+0x64>)
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	3b14      	subs	r3, #20
 800c372:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c374:	687a      	ldr	r2, [r7, #4]
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	3b04      	subs	r3, #4
 800c37e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	f06f 0202 	mvn.w	r2, #2
 800c386:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	3b20      	subs	r3, #32
 800c38c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c38e:	68fb      	ldr	r3, [r7, #12]
}
 800c390:	4618      	mov	r0, r3
 800c392:	3714      	adds	r7, #20
 800c394:	46bd      	mov	sp, r7
 800c396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c39a:	4770      	bx	lr
 800c39c:	0800c3a1 	.word	0x0800c3a1

0800c3a0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c3a0:	b480      	push	{r7}
 800c3a2:	b085      	sub	sp, #20
 800c3a4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c3aa:	4b14      	ldr	r3, [pc, #80]	; (800c3fc <prvTaskExitError+0x5c>)
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c3b2:	d00c      	beq.n	800c3ce <prvTaskExitError+0x2e>
	__asm volatile
 800c3b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3b8:	b672      	cpsid	i
 800c3ba:	f383 8811 	msr	BASEPRI, r3
 800c3be:	f3bf 8f6f 	isb	sy
 800c3c2:	f3bf 8f4f 	dsb	sy
 800c3c6:	b662      	cpsie	i
 800c3c8:	60fb      	str	r3, [r7, #12]
}
 800c3ca:	bf00      	nop
 800c3cc:	e7fe      	b.n	800c3cc <prvTaskExitError+0x2c>
	__asm volatile
 800c3ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3d2:	b672      	cpsid	i
 800c3d4:	f383 8811 	msr	BASEPRI, r3
 800c3d8:	f3bf 8f6f 	isb	sy
 800c3dc:	f3bf 8f4f 	dsb	sy
 800c3e0:	b662      	cpsie	i
 800c3e2:	60bb      	str	r3, [r7, #8]
}
 800c3e4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c3e6:	bf00      	nop
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d0fc      	beq.n	800c3e8 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c3ee:	bf00      	nop
 800c3f0:	bf00      	nop
 800c3f2:	3714      	adds	r7, #20
 800c3f4:	46bd      	mov	sp, r7
 800c3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fa:	4770      	bx	lr
 800c3fc:	20000010 	.word	0x20000010

0800c400 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c400:	4b07      	ldr	r3, [pc, #28]	; (800c420 <pxCurrentTCBConst2>)
 800c402:	6819      	ldr	r1, [r3, #0]
 800c404:	6808      	ldr	r0, [r1, #0]
 800c406:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c40a:	f380 8809 	msr	PSP, r0
 800c40e:	f3bf 8f6f 	isb	sy
 800c412:	f04f 0000 	mov.w	r0, #0
 800c416:	f380 8811 	msr	BASEPRI, r0
 800c41a:	4770      	bx	lr
 800c41c:	f3af 8000 	nop.w

0800c420 <pxCurrentTCBConst2>:
 800c420:	200080ac 	.word	0x200080ac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c424:	bf00      	nop
 800c426:	bf00      	nop

0800c428 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c428:	4808      	ldr	r0, [pc, #32]	; (800c44c <prvPortStartFirstTask+0x24>)
 800c42a:	6800      	ldr	r0, [r0, #0]
 800c42c:	6800      	ldr	r0, [r0, #0]
 800c42e:	f380 8808 	msr	MSP, r0
 800c432:	f04f 0000 	mov.w	r0, #0
 800c436:	f380 8814 	msr	CONTROL, r0
 800c43a:	b662      	cpsie	i
 800c43c:	b661      	cpsie	f
 800c43e:	f3bf 8f4f 	dsb	sy
 800c442:	f3bf 8f6f 	isb	sy
 800c446:	df00      	svc	0
 800c448:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c44a:	bf00      	nop
 800c44c:	e000ed08 	.word	0xe000ed08

0800c450 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b084      	sub	sp, #16
 800c454:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c456:	4b37      	ldr	r3, [pc, #220]	; (800c534 <xPortStartScheduler+0xe4>)
 800c458:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	781b      	ldrb	r3, [r3, #0]
 800c45e:	b2db      	uxtb	r3, r3
 800c460:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	22ff      	movs	r2, #255	; 0xff
 800c466:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	781b      	ldrb	r3, [r3, #0]
 800c46c:	b2db      	uxtb	r3, r3
 800c46e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c470:	78fb      	ldrb	r3, [r7, #3]
 800c472:	b2db      	uxtb	r3, r3
 800c474:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c478:	b2da      	uxtb	r2, r3
 800c47a:	4b2f      	ldr	r3, [pc, #188]	; (800c538 <xPortStartScheduler+0xe8>)
 800c47c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c47e:	4b2f      	ldr	r3, [pc, #188]	; (800c53c <xPortStartScheduler+0xec>)
 800c480:	2207      	movs	r2, #7
 800c482:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c484:	e009      	b.n	800c49a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800c486:	4b2d      	ldr	r3, [pc, #180]	; (800c53c <xPortStartScheduler+0xec>)
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	3b01      	subs	r3, #1
 800c48c:	4a2b      	ldr	r2, [pc, #172]	; (800c53c <xPortStartScheduler+0xec>)
 800c48e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c490:	78fb      	ldrb	r3, [r7, #3]
 800c492:	b2db      	uxtb	r3, r3
 800c494:	005b      	lsls	r3, r3, #1
 800c496:	b2db      	uxtb	r3, r3
 800c498:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c49a:	78fb      	ldrb	r3, [r7, #3]
 800c49c:	b2db      	uxtb	r3, r3
 800c49e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c4a2:	2b80      	cmp	r3, #128	; 0x80
 800c4a4:	d0ef      	beq.n	800c486 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c4a6:	4b25      	ldr	r3, [pc, #148]	; (800c53c <xPortStartScheduler+0xec>)
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	f1c3 0307 	rsb	r3, r3, #7
 800c4ae:	2b04      	cmp	r3, #4
 800c4b0:	d00c      	beq.n	800c4cc <xPortStartScheduler+0x7c>
	__asm volatile
 800c4b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4b6:	b672      	cpsid	i
 800c4b8:	f383 8811 	msr	BASEPRI, r3
 800c4bc:	f3bf 8f6f 	isb	sy
 800c4c0:	f3bf 8f4f 	dsb	sy
 800c4c4:	b662      	cpsie	i
 800c4c6:	60bb      	str	r3, [r7, #8]
}
 800c4c8:	bf00      	nop
 800c4ca:	e7fe      	b.n	800c4ca <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c4cc:	4b1b      	ldr	r3, [pc, #108]	; (800c53c <xPortStartScheduler+0xec>)
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	021b      	lsls	r3, r3, #8
 800c4d2:	4a1a      	ldr	r2, [pc, #104]	; (800c53c <xPortStartScheduler+0xec>)
 800c4d4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c4d6:	4b19      	ldr	r3, [pc, #100]	; (800c53c <xPortStartScheduler+0xec>)
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c4de:	4a17      	ldr	r2, [pc, #92]	; (800c53c <xPortStartScheduler+0xec>)
 800c4e0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	b2da      	uxtb	r2, r3
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c4ea:	4b15      	ldr	r3, [pc, #84]	; (800c540 <xPortStartScheduler+0xf0>)
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	4a14      	ldr	r2, [pc, #80]	; (800c540 <xPortStartScheduler+0xf0>)
 800c4f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c4f4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c4f6:	4b12      	ldr	r3, [pc, #72]	; (800c540 <xPortStartScheduler+0xf0>)
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	4a11      	ldr	r2, [pc, #68]	; (800c540 <xPortStartScheduler+0xf0>)
 800c4fc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c500:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c502:	f000 f8dd 	bl	800c6c0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c506:	4b0f      	ldr	r3, [pc, #60]	; (800c544 <xPortStartScheduler+0xf4>)
 800c508:	2200      	movs	r2, #0
 800c50a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c50c:	f000 f8fc 	bl	800c708 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c510:	4b0d      	ldr	r3, [pc, #52]	; (800c548 <xPortStartScheduler+0xf8>)
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	4a0c      	ldr	r2, [pc, #48]	; (800c548 <xPortStartScheduler+0xf8>)
 800c516:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c51a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c51c:	f7ff ff84 	bl	800c428 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c520:	f7ff f828 	bl	800b574 <vTaskSwitchContext>
	prvTaskExitError();
 800c524:	f7ff ff3c 	bl	800c3a0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c528:	2300      	movs	r3, #0
}
 800c52a:	4618      	mov	r0, r3
 800c52c:	3710      	adds	r7, #16
 800c52e:	46bd      	mov	sp, r7
 800c530:	bd80      	pop	{r7, pc}
 800c532:	bf00      	nop
 800c534:	e000e400 	.word	0xe000e400
 800c538:	200086d8 	.word	0x200086d8
 800c53c:	200086dc 	.word	0x200086dc
 800c540:	e000ed20 	.word	0xe000ed20
 800c544:	20000010 	.word	0x20000010
 800c548:	e000ef34 	.word	0xe000ef34

0800c54c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c54c:	b480      	push	{r7}
 800c54e:	b083      	sub	sp, #12
 800c550:	af00      	add	r7, sp, #0
	__asm volatile
 800c552:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c556:	b672      	cpsid	i
 800c558:	f383 8811 	msr	BASEPRI, r3
 800c55c:	f3bf 8f6f 	isb	sy
 800c560:	f3bf 8f4f 	dsb	sy
 800c564:	b662      	cpsie	i
 800c566:	607b      	str	r3, [r7, #4]
}
 800c568:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c56a:	4b10      	ldr	r3, [pc, #64]	; (800c5ac <vPortEnterCritical+0x60>)
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	3301      	adds	r3, #1
 800c570:	4a0e      	ldr	r2, [pc, #56]	; (800c5ac <vPortEnterCritical+0x60>)
 800c572:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c574:	4b0d      	ldr	r3, [pc, #52]	; (800c5ac <vPortEnterCritical+0x60>)
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	2b01      	cmp	r3, #1
 800c57a:	d111      	bne.n	800c5a0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c57c:	4b0c      	ldr	r3, [pc, #48]	; (800c5b0 <vPortEnterCritical+0x64>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	b2db      	uxtb	r3, r3
 800c582:	2b00      	cmp	r3, #0
 800c584:	d00c      	beq.n	800c5a0 <vPortEnterCritical+0x54>
	__asm volatile
 800c586:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c58a:	b672      	cpsid	i
 800c58c:	f383 8811 	msr	BASEPRI, r3
 800c590:	f3bf 8f6f 	isb	sy
 800c594:	f3bf 8f4f 	dsb	sy
 800c598:	b662      	cpsie	i
 800c59a:	603b      	str	r3, [r7, #0]
}
 800c59c:	bf00      	nop
 800c59e:	e7fe      	b.n	800c59e <vPortEnterCritical+0x52>
	}
}
 800c5a0:	bf00      	nop
 800c5a2:	370c      	adds	r7, #12
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5aa:	4770      	bx	lr
 800c5ac:	20000010 	.word	0x20000010
 800c5b0:	e000ed04 	.word	0xe000ed04

0800c5b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c5b4:	b480      	push	{r7}
 800c5b6:	b083      	sub	sp, #12
 800c5b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c5ba:	4b13      	ldr	r3, [pc, #76]	; (800c608 <vPortExitCritical+0x54>)
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d10c      	bne.n	800c5dc <vPortExitCritical+0x28>
	__asm volatile
 800c5c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5c6:	b672      	cpsid	i
 800c5c8:	f383 8811 	msr	BASEPRI, r3
 800c5cc:	f3bf 8f6f 	isb	sy
 800c5d0:	f3bf 8f4f 	dsb	sy
 800c5d4:	b662      	cpsie	i
 800c5d6:	607b      	str	r3, [r7, #4]
}
 800c5d8:	bf00      	nop
 800c5da:	e7fe      	b.n	800c5da <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800c5dc:	4b0a      	ldr	r3, [pc, #40]	; (800c608 <vPortExitCritical+0x54>)
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	3b01      	subs	r3, #1
 800c5e2:	4a09      	ldr	r2, [pc, #36]	; (800c608 <vPortExitCritical+0x54>)
 800c5e4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c5e6:	4b08      	ldr	r3, [pc, #32]	; (800c608 <vPortExitCritical+0x54>)
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d105      	bne.n	800c5fa <vPortExitCritical+0x46>
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c5f2:	683b      	ldr	r3, [r7, #0]
 800c5f4:	f383 8811 	msr	BASEPRI, r3
}
 800c5f8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c5fa:	bf00      	nop
 800c5fc:	370c      	adds	r7, #12
 800c5fe:	46bd      	mov	sp, r7
 800c600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c604:	4770      	bx	lr
 800c606:	bf00      	nop
 800c608:	20000010 	.word	0x20000010
 800c60c:	00000000 	.word	0x00000000

0800c610 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c610:	f3ef 8009 	mrs	r0, PSP
 800c614:	f3bf 8f6f 	isb	sy
 800c618:	4b15      	ldr	r3, [pc, #84]	; (800c670 <pxCurrentTCBConst>)
 800c61a:	681a      	ldr	r2, [r3, #0]
 800c61c:	f01e 0f10 	tst.w	lr, #16
 800c620:	bf08      	it	eq
 800c622:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c626:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c62a:	6010      	str	r0, [r2, #0]
 800c62c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c630:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c634:	b672      	cpsid	i
 800c636:	f380 8811 	msr	BASEPRI, r0
 800c63a:	f3bf 8f4f 	dsb	sy
 800c63e:	f3bf 8f6f 	isb	sy
 800c642:	b662      	cpsie	i
 800c644:	f7fe ff96 	bl	800b574 <vTaskSwitchContext>
 800c648:	f04f 0000 	mov.w	r0, #0
 800c64c:	f380 8811 	msr	BASEPRI, r0
 800c650:	bc09      	pop	{r0, r3}
 800c652:	6819      	ldr	r1, [r3, #0]
 800c654:	6808      	ldr	r0, [r1, #0]
 800c656:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c65a:	f01e 0f10 	tst.w	lr, #16
 800c65e:	bf08      	it	eq
 800c660:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c664:	f380 8809 	msr	PSP, r0
 800c668:	f3bf 8f6f 	isb	sy
 800c66c:	4770      	bx	lr
 800c66e:	bf00      	nop

0800c670 <pxCurrentTCBConst>:
 800c670:	200080ac 	.word	0x200080ac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c674:	bf00      	nop
 800c676:	bf00      	nop

0800c678 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c678:	b580      	push	{r7, lr}
 800c67a:	b082      	sub	sp, #8
 800c67c:	af00      	add	r7, sp, #0
	__asm volatile
 800c67e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c682:	b672      	cpsid	i
 800c684:	f383 8811 	msr	BASEPRI, r3
 800c688:	f3bf 8f6f 	isb	sy
 800c68c:	f3bf 8f4f 	dsb	sy
 800c690:	b662      	cpsie	i
 800c692:	607b      	str	r3, [r7, #4]
}
 800c694:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c696:	f7fe feb1 	bl	800b3fc <xTaskIncrementTick>
 800c69a:	4603      	mov	r3, r0
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d003      	beq.n	800c6a8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c6a0:	4b06      	ldr	r3, [pc, #24]	; (800c6bc <SysTick_Handler+0x44>)
 800c6a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6a6:	601a      	str	r2, [r3, #0]
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c6ac:	683b      	ldr	r3, [r7, #0]
 800c6ae:	f383 8811 	msr	BASEPRI, r3
}
 800c6b2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c6b4:	bf00      	nop
 800c6b6:	3708      	adds	r7, #8
 800c6b8:	46bd      	mov	sp, r7
 800c6ba:	bd80      	pop	{r7, pc}
 800c6bc:	e000ed04 	.word	0xe000ed04

0800c6c0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c6c0:	b480      	push	{r7}
 800c6c2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c6c4:	4b0b      	ldr	r3, [pc, #44]	; (800c6f4 <vPortSetupTimerInterrupt+0x34>)
 800c6c6:	2200      	movs	r2, #0
 800c6c8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c6ca:	4b0b      	ldr	r3, [pc, #44]	; (800c6f8 <vPortSetupTimerInterrupt+0x38>)
 800c6cc:	2200      	movs	r2, #0
 800c6ce:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c6d0:	4b0a      	ldr	r3, [pc, #40]	; (800c6fc <vPortSetupTimerInterrupt+0x3c>)
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	4a0a      	ldr	r2, [pc, #40]	; (800c700 <vPortSetupTimerInterrupt+0x40>)
 800c6d6:	fba2 2303 	umull	r2, r3, r2, r3
 800c6da:	099b      	lsrs	r3, r3, #6
 800c6dc:	4a09      	ldr	r2, [pc, #36]	; (800c704 <vPortSetupTimerInterrupt+0x44>)
 800c6de:	3b01      	subs	r3, #1
 800c6e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c6e2:	4b04      	ldr	r3, [pc, #16]	; (800c6f4 <vPortSetupTimerInterrupt+0x34>)
 800c6e4:	2207      	movs	r2, #7
 800c6e6:	601a      	str	r2, [r3, #0]
}
 800c6e8:	bf00      	nop
 800c6ea:	46bd      	mov	sp, r7
 800c6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f0:	4770      	bx	lr
 800c6f2:	bf00      	nop
 800c6f4:	e000e010 	.word	0xe000e010
 800c6f8:	e000e018 	.word	0xe000e018
 800c6fc:	20000004 	.word	0x20000004
 800c700:	10624dd3 	.word	0x10624dd3
 800c704:	e000e014 	.word	0xe000e014

0800c708 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c708:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c718 <vPortEnableVFP+0x10>
 800c70c:	6801      	ldr	r1, [r0, #0]
 800c70e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c712:	6001      	str	r1, [r0, #0]
 800c714:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c716:	bf00      	nop
 800c718:	e000ed88 	.word	0xe000ed88

0800c71c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c71c:	b480      	push	{r7}
 800c71e:	b085      	sub	sp, #20
 800c720:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c722:	f3ef 8305 	mrs	r3, IPSR
 800c726:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	2b0f      	cmp	r3, #15
 800c72c:	d916      	bls.n	800c75c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c72e:	4a19      	ldr	r2, [pc, #100]	; (800c794 <vPortValidateInterruptPriority+0x78>)
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	4413      	add	r3, r2
 800c734:	781b      	ldrb	r3, [r3, #0]
 800c736:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c738:	4b17      	ldr	r3, [pc, #92]	; (800c798 <vPortValidateInterruptPriority+0x7c>)
 800c73a:	781b      	ldrb	r3, [r3, #0]
 800c73c:	7afa      	ldrb	r2, [r7, #11]
 800c73e:	429a      	cmp	r2, r3
 800c740:	d20c      	bcs.n	800c75c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800c742:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c746:	b672      	cpsid	i
 800c748:	f383 8811 	msr	BASEPRI, r3
 800c74c:	f3bf 8f6f 	isb	sy
 800c750:	f3bf 8f4f 	dsb	sy
 800c754:	b662      	cpsie	i
 800c756:	607b      	str	r3, [r7, #4]
}
 800c758:	bf00      	nop
 800c75a:	e7fe      	b.n	800c75a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c75c:	4b0f      	ldr	r3, [pc, #60]	; (800c79c <vPortValidateInterruptPriority+0x80>)
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c764:	4b0e      	ldr	r3, [pc, #56]	; (800c7a0 <vPortValidateInterruptPriority+0x84>)
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	429a      	cmp	r2, r3
 800c76a:	d90c      	bls.n	800c786 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800c76c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c770:	b672      	cpsid	i
 800c772:	f383 8811 	msr	BASEPRI, r3
 800c776:	f3bf 8f6f 	isb	sy
 800c77a:	f3bf 8f4f 	dsb	sy
 800c77e:	b662      	cpsie	i
 800c780:	603b      	str	r3, [r7, #0]
}
 800c782:	bf00      	nop
 800c784:	e7fe      	b.n	800c784 <vPortValidateInterruptPriority+0x68>
	}
 800c786:	bf00      	nop
 800c788:	3714      	adds	r7, #20
 800c78a:	46bd      	mov	sp, r7
 800c78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c790:	4770      	bx	lr
 800c792:	bf00      	nop
 800c794:	e000e3f0 	.word	0xe000e3f0
 800c798:	200086d8 	.word	0x200086d8
 800c79c:	e000ed0c 	.word	0xe000ed0c
 800c7a0:	200086dc 	.word	0x200086dc

0800c7a4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c7a4:	b580      	push	{r7, lr}
 800c7a6:	b08a      	sub	sp, #40	; 0x28
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c7b0:	f7fe fd66 	bl	800b280 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c7b4:	4b5b      	ldr	r3, [pc, #364]	; (800c924 <pvPortMalloc+0x180>)
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d101      	bne.n	800c7c0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c7bc:	f000 f91a 	bl	800c9f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c7c0:	4b59      	ldr	r3, [pc, #356]	; (800c928 <pvPortMalloc+0x184>)
 800c7c2:	681a      	ldr	r2, [r3, #0]
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	4013      	ands	r3, r2
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	f040 8092 	bne.w	800c8f2 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d01f      	beq.n	800c814 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800c7d4:	2208      	movs	r2, #8
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	4413      	add	r3, r2
 800c7da:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	f003 0307 	and.w	r3, r3, #7
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d016      	beq.n	800c814 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	f023 0307 	bic.w	r3, r3, #7
 800c7ec:	3308      	adds	r3, #8
 800c7ee:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	f003 0307 	and.w	r3, r3, #7
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d00c      	beq.n	800c814 <pvPortMalloc+0x70>
	__asm volatile
 800c7fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7fe:	b672      	cpsid	i
 800c800:	f383 8811 	msr	BASEPRI, r3
 800c804:	f3bf 8f6f 	isb	sy
 800c808:	f3bf 8f4f 	dsb	sy
 800c80c:	b662      	cpsie	i
 800c80e:	617b      	str	r3, [r7, #20]
}
 800c810:	bf00      	nop
 800c812:	e7fe      	b.n	800c812 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d06b      	beq.n	800c8f2 <pvPortMalloc+0x14e>
 800c81a:	4b44      	ldr	r3, [pc, #272]	; (800c92c <pvPortMalloc+0x188>)
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	687a      	ldr	r2, [r7, #4]
 800c820:	429a      	cmp	r2, r3
 800c822:	d866      	bhi.n	800c8f2 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c824:	4b42      	ldr	r3, [pc, #264]	; (800c930 <pvPortMalloc+0x18c>)
 800c826:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c828:	4b41      	ldr	r3, [pc, #260]	; (800c930 <pvPortMalloc+0x18c>)
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c82e:	e004      	b.n	800c83a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800c830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c832:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c83a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c83c:	685b      	ldr	r3, [r3, #4]
 800c83e:	687a      	ldr	r2, [r7, #4]
 800c840:	429a      	cmp	r2, r3
 800c842:	d903      	bls.n	800c84c <pvPortMalloc+0xa8>
 800c844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d1f1      	bne.n	800c830 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c84c:	4b35      	ldr	r3, [pc, #212]	; (800c924 <pvPortMalloc+0x180>)
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c852:	429a      	cmp	r2, r3
 800c854:	d04d      	beq.n	800c8f2 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c856:	6a3b      	ldr	r3, [r7, #32]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	2208      	movs	r2, #8
 800c85c:	4413      	add	r3, r2
 800c85e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c862:	681a      	ldr	r2, [r3, #0]
 800c864:	6a3b      	ldr	r3, [r7, #32]
 800c866:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c86a:	685a      	ldr	r2, [r3, #4]
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	1ad2      	subs	r2, r2, r3
 800c870:	2308      	movs	r3, #8
 800c872:	005b      	lsls	r3, r3, #1
 800c874:	429a      	cmp	r2, r3
 800c876:	d921      	bls.n	800c8bc <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c878:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	4413      	add	r3, r2
 800c87e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c880:	69bb      	ldr	r3, [r7, #24]
 800c882:	f003 0307 	and.w	r3, r3, #7
 800c886:	2b00      	cmp	r3, #0
 800c888:	d00c      	beq.n	800c8a4 <pvPortMalloc+0x100>
	__asm volatile
 800c88a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c88e:	b672      	cpsid	i
 800c890:	f383 8811 	msr	BASEPRI, r3
 800c894:	f3bf 8f6f 	isb	sy
 800c898:	f3bf 8f4f 	dsb	sy
 800c89c:	b662      	cpsie	i
 800c89e:	613b      	str	r3, [r7, #16]
}
 800c8a0:	bf00      	nop
 800c8a2:	e7fe      	b.n	800c8a2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c8a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8a6:	685a      	ldr	r2, [r3, #4]
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	1ad2      	subs	r2, r2, r3
 800c8ac:	69bb      	ldr	r3, [r7, #24]
 800c8ae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c8b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8b2:	687a      	ldr	r2, [r7, #4]
 800c8b4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c8b6:	69b8      	ldr	r0, [r7, #24]
 800c8b8:	f000 f8fe 	bl	800cab8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c8bc:	4b1b      	ldr	r3, [pc, #108]	; (800c92c <pvPortMalloc+0x188>)
 800c8be:	681a      	ldr	r2, [r3, #0]
 800c8c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8c2:	685b      	ldr	r3, [r3, #4]
 800c8c4:	1ad3      	subs	r3, r2, r3
 800c8c6:	4a19      	ldr	r2, [pc, #100]	; (800c92c <pvPortMalloc+0x188>)
 800c8c8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c8ca:	4b18      	ldr	r3, [pc, #96]	; (800c92c <pvPortMalloc+0x188>)
 800c8cc:	681a      	ldr	r2, [r3, #0]
 800c8ce:	4b19      	ldr	r3, [pc, #100]	; (800c934 <pvPortMalloc+0x190>)
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	429a      	cmp	r2, r3
 800c8d4:	d203      	bcs.n	800c8de <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c8d6:	4b15      	ldr	r3, [pc, #84]	; (800c92c <pvPortMalloc+0x188>)
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	4a16      	ldr	r2, [pc, #88]	; (800c934 <pvPortMalloc+0x190>)
 800c8dc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c8de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8e0:	685a      	ldr	r2, [r3, #4]
 800c8e2:	4b11      	ldr	r3, [pc, #68]	; (800c928 <pvPortMalloc+0x184>)
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	431a      	orrs	r2, r3
 800c8e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8ea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c8ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8ee:	2200      	movs	r2, #0
 800c8f0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c8f2:	f7fe fcd3 	bl	800b29c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c8f6:	69fb      	ldr	r3, [r7, #28]
 800c8f8:	f003 0307 	and.w	r3, r3, #7
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d00c      	beq.n	800c91a <pvPortMalloc+0x176>
	__asm volatile
 800c900:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c904:	b672      	cpsid	i
 800c906:	f383 8811 	msr	BASEPRI, r3
 800c90a:	f3bf 8f6f 	isb	sy
 800c90e:	f3bf 8f4f 	dsb	sy
 800c912:	b662      	cpsie	i
 800c914:	60fb      	str	r3, [r7, #12]
}
 800c916:	bf00      	nop
 800c918:	e7fe      	b.n	800c918 <pvPortMalloc+0x174>
	return pvReturn;
 800c91a:	69fb      	ldr	r3, [r7, #28]
}
 800c91c:	4618      	mov	r0, r3
 800c91e:	3728      	adds	r7, #40	; 0x28
 800c920:	46bd      	mov	sp, r7
 800c922:	bd80      	pop	{r7, pc}
 800c924:	2000c2e8 	.word	0x2000c2e8
 800c928:	2000c2f4 	.word	0x2000c2f4
 800c92c:	2000c2ec 	.word	0x2000c2ec
 800c930:	2000c2e0 	.word	0x2000c2e0
 800c934:	2000c2f0 	.word	0x2000c2f0

0800c938 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c938:	b580      	push	{r7, lr}
 800c93a:	b086      	sub	sp, #24
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d04c      	beq.n	800c9e4 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c94a:	2308      	movs	r3, #8
 800c94c:	425b      	negs	r3, r3
 800c94e:	697a      	ldr	r2, [r7, #20]
 800c950:	4413      	add	r3, r2
 800c952:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c954:	697b      	ldr	r3, [r7, #20]
 800c956:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c958:	693b      	ldr	r3, [r7, #16]
 800c95a:	685a      	ldr	r2, [r3, #4]
 800c95c:	4b23      	ldr	r3, [pc, #140]	; (800c9ec <vPortFree+0xb4>)
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	4013      	ands	r3, r2
 800c962:	2b00      	cmp	r3, #0
 800c964:	d10c      	bne.n	800c980 <vPortFree+0x48>
	__asm volatile
 800c966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c96a:	b672      	cpsid	i
 800c96c:	f383 8811 	msr	BASEPRI, r3
 800c970:	f3bf 8f6f 	isb	sy
 800c974:	f3bf 8f4f 	dsb	sy
 800c978:	b662      	cpsie	i
 800c97a:	60fb      	str	r3, [r7, #12]
}
 800c97c:	bf00      	nop
 800c97e:	e7fe      	b.n	800c97e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c980:	693b      	ldr	r3, [r7, #16]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	2b00      	cmp	r3, #0
 800c986:	d00c      	beq.n	800c9a2 <vPortFree+0x6a>
	__asm volatile
 800c988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c98c:	b672      	cpsid	i
 800c98e:	f383 8811 	msr	BASEPRI, r3
 800c992:	f3bf 8f6f 	isb	sy
 800c996:	f3bf 8f4f 	dsb	sy
 800c99a:	b662      	cpsie	i
 800c99c:	60bb      	str	r3, [r7, #8]
}
 800c99e:	bf00      	nop
 800c9a0:	e7fe      	b.n	800c9a0 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c9a2:	693b      	ldr	r3, [r7, #16]
 800c9a4:	685a      	ldr	r2, [r3, #4]
 800c9a6:	4b11      	ldr	r3, [pc, #68]	; (800c9ec <vPortFree+0xb4>)
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	4013      	ands	r3, r2
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d019      	beq.n	800c9e4 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c9b0:	693b      	ldr	r3, [r7, #16]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d115      	bne.n	800c9e4 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c9b8:	693b      	ldr	r3, [r7, #16]
 800c9ba:	685a      	ldr	r2, [r3, #4]
 800c9bc:	4b0b      	ldr	r3, [pc, #44]	; (800c9ec <vPortFree+0xb4>)
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	43db      	mvns	r3, r3
 800c9c2:	401a      	ands	r2, r3
 800c9c4:	693b      	ldr	r3, [r7, #16]
 800c9c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c9c8:	f7fe fc5a 	bl	800b280 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c9cc:	693b      	ldr	r3, [r7, #16]
 800c9ce:	685a      	ldr	r2, [r3, #4]
 800c9d0:	4b07      	ldr	r3, [pc, #28]	; (800c9f0 <vPortFree+0xb8>)
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	4413      	add	r3, r2
 800c9d6:	4a06      	ldr	r2, [pc, #24]	; (800c9f0 <vPortFree+0xb8>)
 800c9d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c9da:	6938      	ldr	r0, [r7, #16]
 800c9dc:	f000 f86c 	bl	800cab8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800c9e0:	f7fe fc5c 	bl	800b29c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c9e4:	bf00      	nop
 800c9e6:	3718      	adds	r7, #24
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	bd80      	pop	{r7, pc}
 800c9ec:	2000c2f4 	.word	0x2000c2f4
 800c9f0:	2000c2ec 	.word	0x2000c2ec

0800c9f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c9f4:	b480      	push	{r7}
 800c9f6:	b085      	sub	sp, #20
 800c9f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c9fa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800c9fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ca00:	4b27      	ldr	r3, [pc, #156]	; (800caa0 <prvHeapInit+0xac>)
 800ca02:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	f003 0307 	and.w	r3, r3, #7
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d00c      	beq.n	800ca28 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	3307      	adds	r3, #7
 800ca12:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	f023 0307 	bic.w	r3, r3, #7
 800ca1a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ca1c:	68ba      	ldr	r2, [r7, #8]
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	1ad3      	subs	r3, r2, r3
 800ca22:	4a1f      	ldr	r2, [pc, #124]	; (800caa0 <prvHeapInit+0xac>)
 800ca24:	4413      	add	r3, r2
 800ca26:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ca2c:	4a1d      	ldr	r2, [pc, #116]	; (800caa4 <prvHeapInit+0xb0>)
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ca32:	4b1c      	ldr	r3, [pc, #112]	; (800caa4 <prvHeapInit+0xb0>)
 800ca34:	2200      	movs	r2, #0
 800ca36:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	68ba      	ldr	r2, [r7, #8]
 800ca3c:	4413      	add	r3, r2
 800ca3e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ca40:	2208      	movs	r2, #8
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	1a9b      	subs	r3, r3, r2
 800ca46:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	f023 0307 	bic.w	r3, r3, #7
 800ca4e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	4a15      	ldr	r2, [pc, #84]	; (800caa8 <prvHeapInit+0xb4>)
 800ca54:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ca56:	4b14      	ldr	r3, [pc, #80]	; (800caa8 <prvHeapInit+0xb4>)
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ca5e:	4b12      	ldr	r3, [pc, #72]	; (800caa8 <prvHeapInit+0xb4>)
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	2200      	movs	r2, #0
 800ca64:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ca6a:	683b      	ldr	r3, [r7, #0]
 800ca6c:	68fa      	ldr	r2, [r7, #12]
 800ca6e:	1ad2      	subs	r2, r2, r3
 800ca70:	683b      	ldr	r3, [r7, #0]
 800ca72:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ca74:	4b0c      	ldr	r3, [pc, #48]	; (800caa8 <prvHeapInit+0xb4>)
 800ca76:	681a      	ldr	r2, [r3, #0]
 800ca78:	683b      	ldr	r3, [r7, #0]
 800ca7a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ca7c:	683b      	ldr	r3, [r7, #0]
 800ca7e:	685b      	ldr	r3, [r3, #4]
 800ca80:	4a0a      	ldr	r2, [pc, #40]	; (800caac <prvHeapInit+0xb8>)
 800ca82:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ca84:	683b      	ldr	r3, [r7, #0]
 800ca86:	685b      	ldr	r3, [r3, #4]
 800ca88:	4a09      	ldr	r2, [pc, #36]	; (800cab0 <prvHeapInit+0xbc>)
 800ca8a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ca8c:	4b09      	ldr	r3, [pc, #36]	; (800cab4 <prvHeapInit+0xc0>)
 800ca8e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ca92:	601a      	str	r2, [r3, #0]
}
 800ca94:	bf00      	nop
 800ca96:	3714      	adds	r7, #20
 800ca98:	46bd      	mov	sp, r7
 800ca9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9e:	4770      	bx	lr
 800caa0:	200086e0 	.word	0x200086e0
 800caa4:	2000c2e0 	.word	0x2000c2e0
 800caa8:	2000c2e8 	.word	0x2000c2e8
 800caac:	2000c2f0 	.word	0x2000c2f0
 800cab0:	2000c2ec 	.word	0x2000c2ec
 800cab4:	2000c2f4 	.word	0x2000c2f4

0800cab8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800cab8:	b480      	push	{r7}
 800caba:	b085      	sub	sp, #20
 800cabc:	af00      	add	r7, sp, #0
 800cabe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cac0:	4b28      	ldr	r3, [pc, #160]	; (800cb64 <prvInsertBlockIntoFreeList+0xac>)
 800cac2:	60fb      	str	r3, [r7, #12]
 800cac4:	e002      	b.n	800cacc <prvInsertBlockIntoFreeList+0x14>
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	60fb      	str	r3, [r7, #12]
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	687a      	ldr	r2, [r7, #4]
 800cad2:	429a      	cmp	r2, r3
 800cad4:	d8f7      	bhi.n	800cac6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	685b      	ldr	r3, [r3, #4]
 800cade:	68ba      	ldr	r2, [r7, #8]
 800cae0:	4413      	add	r3, r2
 800cae2:	687a      	ldr	r2, [r7, #4]
 800cae4:	429a      	cmp	r2, r3
 800cae6:	d108      	bne.n	800cafa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	685a      	ldr	r2, [r3, #4]
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	685b      	ldr	r3, [r3, #4]
 800caf0:	441a      	add	r2, r3
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	685b      	ldr	r3, [r3, #4]
 800cb02:	68ba      	ldr	r2, [r7, #8]
 800cb04:	441a      	add	r2, r3
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	429a      	cmp	r2, r3
 800cb0c:	d118      	bne.n	800cb40 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	681a      	ldr	r2, [r3, #0]
 800cb12:	4b15      	ldr	r3, [pc, #84]	; (800cb68 <prvInsertBlockIntoFreeList+0xb0>)
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	429a      	cmp	r2, r3
 800cb18:	d00d      	beq.n	800cb36 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	685a      	ldr	r2, [r3, #4]
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	685b      	ldr	r3, [r3, #4]
 800cb24:	441a      	add	r2, r3
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	681a      	ldr	r2, [r3, #0]
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	601a      	str	r2, [r3, #0]
 800cb34:	e008      	b.n	800cb48 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cb36:	4b0c      	ldr	r3, [pc, #48]	; (800cb68 <prvInsertBlockIntoFreeList+0xb0>)
 800cb38:	681a      	ldr	r2, [r3, #0]
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	601a      	str	r2, [r3, #0]
 800cb3e:	e003      	b.n	800cb48 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	681a      	ldr	r2, [r3, #0]
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cb48:	68fa      	ldr	r2, [r7, #12]
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	429a      	cmp	r2, r3
 800cb4e:	d002      	beq.n	800cb56 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	687a      	ldr	r2, [r7, #4]
 800cb54:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cb56:	bf00      	nop
 800cb58:	3714      	adds	r7, #20
 800cb5a:	46bd      	mov	sp, r7
 800cb5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb60:	4770      	bx	lr
 800cb62:	bf00      	nop
 800cb64:	2000c2e0 	.word	0x2000c2e0
 800cb68:	2000c2e8 	.word	0x2000c2e8

0800cb6c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b082      	sub	sp, #8
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800cb80:	4619      	mov	r1, r3
 800cb82:	4610      	mov	r0, r2
 800cb84:	f7fc f865 	bl	8008c52 <USBD_LL_SetupStage>
}
 800cb88:	bf00      	nop
 800cb8a:	3708      	adds	r7, #8
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	bd80      	pop	{r7, pc}

0800cb90 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b082      	sub	sp, #8
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
 800cb98:	460b      	mov	r3, r1
 800cb9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 800cba2:	78fa      	ldrb	r2, [r7, #3]
 800cba4:	6879      	ldr	r1, [r7, #4]
 800cba6:	4613      	mov	r3, r2
 800cba8:	00db      	lsls	r3, r3, #3
 800cbaa:	4413      	add	r3, r2
 800cbac:	009b      	lsls	r3, r3, #2
 800cbae:	440b      	add	r3, r1
 800cbb0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800cbb4:	681a      	ldr	r2, [r3, #0]
 800cbb6:	78fb      	ldrb	r3, [r7, #3]
 800cbb8:	4619      	mov	r1, r3
 800cbba:	f7fc f89f 	bl	8008cfc <USBD_LL_DataOutStage>
}
 800cbbe:	bf00      	nop
 800cbc0:	3708      	adds	r7, #8
 800cbc2:	46bd      	mov	sp, r7
 800cbc4:	bd80      	pop	{r7, pc}

0800cbc6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cbc6:	b580      	push	{r7, lr}
 800cbc8:	b082      	sub	sp, #8
 800cbca:	af00      	add	r7, sp, #0
 800cbcc:	6078      	str	r0, [r7, #4]
 800cbce:	460b      	mov	r3, r1
 800cbd0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 800cbd8:	78fa      	ldrb	r2, [r7, #3]
 800cbda:	6879      	ldr	r1, [r7, #4]
 800cbdc:	4613      	mov	r3, r2
 800cbde:	00db      	lsls	r3, r3, #3
 800cbe0:	4413      	add	r3, r2
 800cbe2:	009b      	lsls	r3, r3, #2
 800cbe4:	440b      	add	r3, r1
 800cbe6:	334c      	adds	r3, #76	; 0x4c
 800cbe8:	681a      	ldr	r2, [r3, #0]
 800cbea:	78fb      	ldrb	r3, [r7, #3]
 800cbec:	4619      	mov	r1, r3
 800cbee:	f7fc f938 	bl	8008e62 <USBD_LL_DataInStage>
}
 800cbf2:	bf00      	nop
 800cbf4:	3708      	adds	r7, #8
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	bd80      	pop	{r7, pc}

0800cbfa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cbfa:	b580      	push	{r7, lr}
 800cbfc:	b082      	sub	sp, #8
 800cbfe:	af00      	add	r7, sp, #0
 800cc00:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800cc08:	4618      	mov	r0, r3
 800cc0a:	f7fc fa6c 	bl	80090e6 <USBD_LL_SOF>
}
 800cc0e:	bf00      	nop
 800cc10:	3708      	adds	r7, #8
 800cc12:	46bd      	mov	sp, r7
 800cc14:	bd80      	pop	{r7, pc}

0800cc16 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc16:	b580      	push	{r7, lr}
 800cc18:	b084      	sub	sp, #16
 800cc1a:	af00      	add	r7, sp, #0
 800cc1c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800cc1e:	2301      	movs	r3, #1
 800cc20:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	68db      	ldr	r3, [r3, #12]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d102      	bne.n	800cc30 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	73fb      	strb	r3, [r7, #15]
 800cc2e:	e008      	b.n	800cc42 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	68db      	ldr	r3, [r3, #12]
 800cc34:	2b02      	cmp	r3, #2
 800cc36:	d102      	bne.n	800cc3e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800cc38:	2301      	movs	r3, #1
 800cc3a:	73fb      	strb	r3, [r7, #15]
 800cc3c:	e001      	b.n	800cc42 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800cc3e:	f7f4 fc48 	bl	80014d2 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800cc48:	7bfa      	ldrb	r2, [r7, #15]
 800cc4a:	4611      	mov	r1, r2
 800cc4c:	4618      	mov	r0, r3
 800cc4e:	f7fc fa0c 	bl	800906a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800cc58:	4618      	mov	r0, r3
 800cc5a:	f7fc f9b4 	bl	8008fc6 <USBD_LL_Reset>
}
 800cc5e:	bf00      	nop
 800cc60:	3710      	adds	r7, #16
 800cc62:	46bd      	mov	sp, r7
 800cc64:	bd80      	pop	{r7, pc}
	...

0800cc68 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b082      	sub	sp, #8
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800cc76:	4618      	mov	r0, r3
 800cc78:	f7fc fa07 	bl	800908a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	687a      	ldr	r2, [r7, #4]
 800cc88:	6812      	ldr	r2, [r2, #0]
 800cc8a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800cc8e:	f043 0301 	orr.w	r3, r3, #1
 800cc92:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	6a1b      	ldr	r3, [r3, #32]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d005      	beq.n	800cca8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cc9c:	4b04      	ldr	r3, [pc, #16]	; (800ccb0 <HAL_PCD_SuspendCallback+0x48>)
 800cc9e:	691b      	ldr	r3, [r3, #16]
 800cca0:	4a03      	ldr	r2, [pc, #12]	; (800ccb0 <HAL_PCD_SuspendCallback+0x48>)
 800cca2:	f043 0306 	orr.w	r3, r3, #6
 800cca6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800cca8:	bf00      	nop
 800ccaa:	3708      	adds	r7, #8
 800ccac:	46bd      	mov	sp, r7
 800ccae:	bd80      	pop	{r7, pc}
 800ccb0:	e000ed00 	.word	0xe000ed00

0800ccb4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ccb4:	b580      	push	{r7, lr}
 800ccb6:	b082      	sub	sp, #8
 800ccb8:	af00      	add	r7, sp, #0
 800ccba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	f7fc f9f7 	bl	80090b6 <USBD_LL_Resume>
}
 800ccc8:	bf00      	nop
 800ccca:	3708      	adds	r7, #8
 800cccc:	46bd      	mov	sp, r7
 800ccce:	bd80      	pop	{r7, pc}

0800ccd0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ccd0:	b580      	push	{r7, lr}
 800ccd2:	b082      	sub	sp, #8
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	6078      	str	r0, [r7, #4]
 800ccd8:	460b      	mov	r3, r1
 800ccda:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800cce2:	78fa      	ldrb	r2, [r7, #3]
 800cce4:	4611      	mov	r1, r2
 800cce6:	4618      	mov	r0, r3
 800cce8:	f7fc fa4f 	bl	800918a <USBD_LL_IsoOUTIncomplete>
}
 800ccec:	bf00      	nop
 800ccee:	3708      	adds	r7, #8
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	bd80      	pop	{r7, pc}

0800ccf4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ccf4:	b580      	push	{r7, lr}
 800ccf6:	b082      	sub	sp, #8
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	6078      	str	r0, [r7, #4]
 800ccfc:	460b      	mov	r3, r1
 800ccfe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800cd06:	78fa      	ldrb	r2, [r7, #3]
 800cd08:	4611      	mov	r1, r2
 800cd0a:	4618      	mov	r0, r3
 800cd0c:	f7fc fa0b 	bl	8009126 <USBD_LL_IsoINIncomplete>
}
 800cd10:	bf00      	nop
 800cd12:	3708      	adds	r7, #8
 800cd14:	46bd      	mov	sp, r7
 800cd16:	bd80      	pop	{r7, pc}

0800cd18 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd18:	b580      	push	{r7, lr}
 800cd1a:	b082      	sub	sp, #8
 800cd1c:	af00      	add	r7, sp, #0
 800cd1e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800cd26:	4618      	mov	r0, r3
 800cd28:	f7fc fa61 	bl	80091ee <USBD_LL_DevConnected>
}
 800cd2c:	bf00      	nop
 800cd2e:	3708      	adds	r7, #8
 800cd30:	46bd      	mov	sp, r7
 800cd32:	bd80      	pop	{r7, pc}

0800cd34 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd34:	b580      	push	{r7, lr}
 800cd36:	b082      	sub	sp, #8
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800cd42:	4618      	mov	r0, r3
 800cd44:	f7fc fa5e 	bl	8009204 <USBD_LL_DevDisconnected>
}
 800cd48:	bf00      	nop
 800cd4a:	3708      	adds	r7, #8
 800cd4c:	46bd      	mov	sp, r7
 800cd4e:	bd80      	pop	{r7, pc}

0800cd50 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800cd50:	b580      	push	{r7, lr}
 800cd52:	b084      	sub	sp, #16
 800cd54:	af00      	add	r7, sp, #0
 800cd56:	6078      	str	r0, [r7, #4]
 800cd58:	4608      	mov	r0, r1
 800cd5a:	4611      	mov	r1, r2
 800cd5c:	461a      	mov	r2, r3
 800cd5e:	4603      	mov	r3, r0
 800cd60:	70fb      	strb	r3, [r7, #3]
 800cd62:	460b      	mov	r3, r1
 800cd64:	70bb      	strb	r3, [r7, #2]
 800cd66:	4613      	mov	r3, r2
 800cd68:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd6e:	2300      	movs	r3, #0
 800cd70:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800cd78:	78bb      	ldrb	r3, [r7, #2]
 800cd7a:	883a      	ldrh	r2, [r7, #0]
 800cd7c:	78f9      	ldrb	r1, [r7, #3]
 800cd7e:	f7f6 fccd 	bl	800371c <HAL_PCD_EP_Open>
 800cd82:	4603      	mov	r3, r0
 800cd84:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cd86:	7bfb      	ldrb	r3, [r7, #15]
 800cd88:	4618      	mov	r0, r3
 800cd8a:	f000 f927 	bl	800cfdc <USBD_Get_USB_Status>
 800cd8e:	4603      	mov	r3, r0
 800cd90:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cd92:	7bbb      	ldrb	r3, [r7, #14]
}
 800cd94:	4618      	mov	r0, r3
 800cd96:	3710      	adds	r7, #16
 800cd98:	46bd      	mov	sp, r7
 800cd9a:	bd80      	pop	{r7, pc}

0800cd9c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cd9c:	b580      	push	{r7, lr}
 800cd9e:	b084      	sub	sp, #16
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	6078      	str	r0, [r7, #4]
 800cda4:	460b      	mov	r3, r1
 800cda6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cda8:	2300      	movs	r3, #0
 800cdaa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cdac:	2300      	movs	r3, #0
 800cdae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800cdb6:	78fa      	ldrb	r2, [r7, #3]
 800cdb8:	4611      	mov	r1, r2
 800cdba:	4618      	mov	r0, r3
 800cdbc:	f7f6 fdab 	bl	8003916 <HAL_PCD_EP_SetStall>
 800cdc0:	4603      	mov	r3, r0
 800cdc2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cdc4:	7bfb      	ldrb	r3, [r7, #15]
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	f000 f908 	bl	800cfdc <USBD_Get_USB_Status>
 800cdcc:	4603      	mov	r3, r0
 800cdce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cdd0:	7bbb      	ldrb	r3, [r7, #14]
}
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	3710      	adds	r7, #16
 800cdd6:	46bd      	mov	sp, r7
 800cdd8:	bd80      	pop	{r7, pc}

0800cdda <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cdda:	b580      	push	{r7, lr}
 800cddc:	b084      	sub	sp, #16
 800cdde:	af00      	add	r7, sp, #0
 800cde0:	6078      	str	r0, [r7, #4]
 800cde2:	460b      	mov	r3, r1
 800cde4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cde6:	2300      	movs	r3, #0
 800cde8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cdea:	2300      	movs	r3, #0
 800cdec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800cdf4:	78fa      	ldrb	r2, [r7, #3]
 800cdf6:	4611      	mov	r1, r2
 800cdf8:	4618      	mov	r0, r3
 800cdfa:	f7f6 fdf0 	bl	80039de <HAL_PCD_EP_ClrStall>
 800cdfe:	4603      	mov	r3, r0
 800ce00:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce02:	7bfb      	ldrb	r3, [r7, #15]
 800ce04:	4618      	mov	r0, r3
 800ce06:	f000 f8e9 	bl	800cfdc <USBD_Get_USB_Status>
 800ce0a:	4603      	mov	r3, r0
 800ce0c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ce0e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ce10:	4618      	mov	r0, r3
 800ce12:	3710      	adds	r7, #16
 800ce14:	46bd      	mov	sp, r7
 800ce16:	bd80      	pop	{r7, pc}

0800ce18 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ce18:	b480      	push	{r7}
 800ce1a:	b085      	sub	sp, #20
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	6078      	str	r0, [r7, #4]
 800ce20:	460b      	mov	r3, r1
 800ce22:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ce2a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ce2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	da0b      	bge.n	800ce4c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ce34:	78fb      	ldrb	r3, [r7, #3]
 800ce36:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ce3a:	68f9      	ldr	r1, [r7, #12]
 800ce3c:	4613      	mov	r3, r2
 800ce3e:	00db      	lsls	r3, r3, #3
 800ce40:	4413      	add	r3, r2
 800ce42:	009b      	lsls	r3, r3, #2
 800ce44:	440b      	add	r3, r1
 800ce46:	333e      	adds	r3, #62	; 0x3e
 800ce48:	781b      	ldrb	r3, [r3, #0]
 800ce4a:	e00b      	b.n	800ce64 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ce4c:	78fb      	ldrb	r3, [r7, #3]
 800ce4e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ce52:	68f9      	ldr	r1, [r7, #12]
 800ce54:	4613      	mov	r3, r2
 800ce56:	00db      	lsls	r3, r3, #3
 800ce58:	4413      	add	r3, r2
 800ce5a:	009b      	lsls	r3, r3, #2
 800ce5c:	440b      	add	r3, r1
 800ce5e:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800ce62:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ce64:	4618      	mov	r0, r3
 800ce66:	3714      	adds	r7, #20
 800ce68:	46bd      	mov	sp, r7
 800ce6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce6e:	4770      	bx	lr

0800ce70 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b084      	sub	sp, #16
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]
 800ce78:	460b      	mov	r3, r1
 800ce7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce80:	2300      	movs	r3, #0
 800ce82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ce8a:	78fa      	ldrb	r2, [r7, #3]
 800ce8c:	4611      	mov	r1, r2
 800ce8e:	4618      	mov	r0, r3
 800ce90:	f7f6 fc1f 	bl	80036d2 <HAL_PCD_SetAddress>
 800ce94:	4603      	mov	r3, r0
 800ce96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce98:	7bfb      	ldrb	r3, [r7, #15]
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	f000 f89e 	bl	800cfdc <USBD_Get_USB_Status>
 800cea0:	4603      	mov	r3, r0
 800cea2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cea4:	7bbb      	ldrb	r3, [r7, #14]
}
 800cea6:	4618      	mov	r0, r3
 800cea8:	3710      	adds	r7, #16
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	bd80      	pop	{r7, pc}

0800ceae <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ceae:	b580      	push	{r7, lr}
 800ceb0:	b086      	sub	sp, #24
 800ceb2:	af00      	add	r7, sp, #0
 800ceb4:	60f8      	str	r0, [r7, #12]
 800ceb6:	607a      	str	r2, [r7, #4]
 800ceb8:	603b      	str	r3, [r7, #0]
 800ceba:	460b      	mov	r3, r1
 800cebc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cebe:	2300      	movs	r3, #0
 800cec0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cec2:	2300      	movs	r3, #0
 800cec4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800cecc:	7af9      	ldrb	r1, [r7, #11]
 800cece:	683b      	ldr	r3, [r7, #0]
 800ced0:	687a      	ldr	r2, [r7, #4]
 800ced2:	f7f6 fcd6 	bl	8003882 <HAL_PCD_EP_Transmit>
 800ced6:	4603      	mov	r3, r0
 800ced8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ceda:	7dfb      	ldrb	r3, [r7, #23]
 800cedc:	4618      	mov	r0, r3
 800cede:	f000 f87d 	bl	800cfdc <USBD_Get_USB_Status>
 800cee2:	4603      	mov	r3, r0
 800cee4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cee6:	7dbb      	ldrb	r3, [r7, #22]
}
 800cee8:	4618      	mov	r0, r3
 800ceea:	3718      	adds	r7, #24
 800ceec:	46bd      	mov	sp, r7
 800ceee:	bd80      	pop	{r7, pc}

0800cef0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cef0:	b580      	push	{r7, lr}
 800cef2:	b086      	sub	sp, #24
 800cef4:	af00      	add	r7, sp, #0
 800cef6:	60f8      	str	r0, [r7, #12]
 800cef8:	607a      	str	r2, [r7, #4]
 800cefa:	603b      	str	r3, [r7, #0]
 800cefc:	460b      	mov	r3, r1
 800cefe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf00:	2300      	movs	r3, #0
 800cf02:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf04:	2300      	movs	r3, #0
 800cf06:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800cf0e:	7af9      	ldrb	r1, [r7, #11]
 800cf10:	683b      	ldr	r3, [r7, #0]
 800cf12:	687a      	ldr	r2, [r7, #4]
 800cf14:	f7f6 fc6a 	bl	80037ec <HAL_PCD_EP_Receive>
 800cf18:	4603      	mov	r3, r0
 800cf1a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf1c:	7dfb      	ldrb	r3, [r7, #23]
 800cf1e:	4618      	mov	r0, r3
 800cf20:	f000 f85c 	bl	800cfdc <USBD_Get_USB_Status>
 800cf24:	4603      	mov	r3, r0
 800cf26:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cf28:	7dbb      	ldrb	r3, [r7, #22]
}
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	3718      	adds	r7, #24
 800cf2e:	46bd      	mov	sp, r7
 800cf30:	bd80      	pop	{r7, pc}
	...

0800cf34 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800cf34:	b580      	push	{r7, lr}
 800cf36:	b082      	sub	sp, #8
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	6078      	str	r0, [r7, #4]
 800cf3c:	460b      	mov	r3, r1
 800cf3e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800cf40:	78fb      	ldrb	r3, [r7, #3]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d002      	beq.n	800cf4c <HAL_PCDEx_LPM_Callback+0x18>
 800cf46:	2b01      	cmp	r3, #1
 800cf48:	d01f      	beq.n	800cf8a <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800cf4a:	e03b      	b.n	800cfc4 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	6a1b      	ldr	r3, [r3, #32]
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d007      	beq.n	800cf64 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800cf54:	f000 f83c 	bl	800cfd0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cf58:	4b1c      	ldr	r3, [pc, #112]	; (800cfcc <HAL_PCDEx_LPM_Callback+0x98>)
 800cf5a:	691b      	ldr	r3, [r3, #16]
 800cf5c:	4a1b      	ldr	r2, [pc, #108]	; (800cfcc <HAL_PCDEx_LPM_Callback+0x98>)
 800cf5e:	f023 0306 	bic.w	r3, r3, #6
 800cf62:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	687a      	ldr	r2, [r7, #4]
 800cf70:	6812      	ldr	r2, [r2, #0]
 800cf72:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800cf76:	f023 0301 	bic.w	r3, r3, #1
 800cf7a:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800cf82:	4618      	mov	r0, r3
 800cf84:	f7fc f897 	bl	80090b6 <USBD_LL_Resume>
    break;
 800cf88:	e01c      	b.n	800cfc4 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	687a      	ldr	r2, [r7, #4]
 800cf96:	6812      	ldr	r2, [r2, #0]
 800cf98:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800cf9c:	f043 0301 	orr.w	r3, r3, #1
 800cfa0:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800cfa8:	4618      	mov	r0, r3
 800cfaa:	f7fc f86e 	bl	800908a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	6a1b      	ldr	r3, [r3, #32]
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d005      	beq.n	800cfc2 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cfb6:	4b05      	ldr	r3, [pc, #20]	; (800cfcc <HAL_PCDEx_LPM_Callback+0x98>)
 800cfb8:	691b      	ldr	r3, [r3, #16]
 800cfba:	4a04      	ldr	r2, [pc, #16]	; (800cfcc <HAL_PCDEx_LPM_Callback+0x98>)
 800cfbc:	f043 0306 	orr.w	r3, r3, #6
 800cfc0:	6113      	str	r3, [r2, #16]
    break;
 800cfc2:	bf00      	nop
}
 800cfc4:	bf00      	nop
 800cfc6:	3708      	adds	r7, #8
 800cfc8:	46bd      	mov	sp, r7
 800cfca:	bd80      	pop	{r7, pc}
 800cfcc:	e000ed00 	.word	0xe000ed00

0800cfd0 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800cfd0:	b580      	push	{r7, lr}
 800cfd2:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800cfd4:	f7f4 fa06 	bl	80013e4 <SystemClock_Config>
}
 800cfd8:	bf00      	nop
 800cfda:	bd80      	pop	{r7, pc}

0800cfdc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cfdc:	b480      	push	{r7}
 800cfde:	b085      	sub	sp, #20
 800cfe0:	af00      	add	r7, sp, #0
 800cfe2:	4603      	mov	r3, r0
 800cfe4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cfe6:	2300      	movs	r3, #0
 800cfe8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800cfea:	79fb      	ldrb	r3, [r7, #7]
 800cfec:	2b03      	cmp	r3, #3
 800cfee:	d817      	bhi.n	800d020 <USBD_Get_USB_Status+0x44>
 800cff0:	a201      	add	r2, pc, #4	; (adr r2, 800cff8 <USBD_Get_USB_Status+0x1c>)
 800cff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cff6:	bf00      	nop
 800cff8:	0800d009 	.word	0x0800d009
 800cffc:	0800d00f 	.word	0x0800d00f
 800d000:	0800d015 	.word	0x0800d015
 800d004:	0800d01b 	.word	0x0800d01b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d008:	2300      	movs	r3, #0
 800d00a:	73fb      	strb	r3, [r7, #15]
    break;
 800d00c:	e00b      	b.n	800d026 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d00e:	2303      	movs	r3, #3
 800d010:	73fb      	strb	r3, [r7, #15]
    break;
 800d012:	e008      	b.n	800d026 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d014:	2301      	movs	r3, #1
 800d016:	73fb      	strb	r3, [r7, #15]
    break;
 800d018:	e005      	b.n	800d026 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d01a:	2303      	movs	r3, #3
 800d01c:	73fb      	strb	r3, [r7, #15]
    break;
 800d01e:	e002      	b.n	800d026 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d020:	2303      	movs	r3, #3
 800d022:	73fb      	strb	r3, [r7, #15]
    break;
 800d024:	bf00      	nop
  }
  return usb_status;
 800d026:	7bfb      	ldrb	r3, [r7, #15]
}
 800d028:	4618      	mov	r0, r3
 800d02a:	3714      	adds	r7, #20
 800d02c:	46bd      	mov	sp, r7
 800d02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d032:	4770      	bx	lr

0800d034 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>:
 800d034:	4b04      	ldr	r3, [pc, #16]	; (800d048 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>)
 800d036:	681a      	ldr	r2, [r3, #0]
 800d038:	b10a      	cbz	r2, 800d03e <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0xa>
 800d03a:	4803      	ldr	r0, [pc, #12]	; (800d048 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>)
 800d03c:	4770      	bx	lr
 800d03e:	4a03      	ldr	r2, [pc, #12]	; (800d04c <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x18>)
 800d040:	4801      	ldr	r0, [pc, #4]	; (800d048 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>)
 800d042:	6812      	ldr	r2, [r2, #0]
 800d044:	601a      	str	r2, [r3, #0]
 800d046:	4770      	bx	lr
 800d048:	2000001c 	.word	0x2000001c
 800d04c:	200002f0 	.word	0x200002f0

0800d050 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request>:
 800d050:	4b04      	ldr	r3, [pc, #16]	; (800d064 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 800d052:	4805      	ldr	r0, [pc, #20]	; (800d068 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x18>)
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	4905      	ldr	r1, [pc, #20]	; (800d06c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x1c>)
 800d058:	4a05      	ldr	r2, [pc, #20]	; (800d070 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x20>)
 800d05a:	6003      	str	r3, [r0, #0]
 800d05c:	600b      	str	r3, [r1, #0]
 800d05e:	6013      	str	r3, [r2, #0]
 800d060:	4770      	bx	lr
 800d062:	bf00      	nop
 800d064:	200002f0 	.word	0x200002f0
 800d068:	20000038 	.word	0x20000038
 800d06c:	20000044 	.word	0x20000044
 800d070:	2000001c 	.word	0x2000001c

0800d074 <custom_test_msgs__srv__AddThreeInts_Request__rosidl_typesupport_introspection_c__AddThreeInts_Request_init_function>:
 800d074:	f005 be0c 	b.w	8012c90 <custom_test_msgs__srv__AddThreeInts_Request__init>

0800d078 <custom_test_msgs__srv__AddThreeInts_Request__rosidl_typesupport_introspection_c__AddThreeInts_Request_fini_function>:
 800d078:	f005 be0e 	b.w	8012c98 <custom_test_msgs__srv__AddThreeInts_Request__fini>

0800d07c <custom_test_msgs__srv__AddThreeInts_Response__rosidl_typesupport_introspection_c__AddThreeInts_Response_init_function>:
 800d07c:	f005 be0e 	b.w	8012c9c <custom_test_msgs__srv__AddThreeInts_Response__init>

0800d080 <custom_test_msgs__srv__AddThreeInts_Response__rosidl_typesupport_introspection_c__AddThreeInts_Response_fini_function>:
 800d080:	f005 be10 	b.w	8012ca4 <custom_test_msgs__srv__AddThreeInts_Response__fini>

0800d084 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request>:
 800d084:	4b04      	ldr	r3, [pc, #16]	; (800d098 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 800d086:	681a      	ldr	r2, [r3, #0]
 800d088:	b10a      	cbz	r2, 800d08e <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0xa>
 800d08a:	4803      	ldr	r0, [pc, #12]	; (800d098 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 800d08c:	4770      	bx	lr
 800d08e:	4a03      	ldr	r2, [pc, #12]	; (800d09c <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x18>)
 800d090:	4801      	ldr	r0, [pc, #4]	; (800d098 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 800d092:	6812      	ldr	r2, [r2, #0]
 800d094:	601a      	str	r2, [r3, #0]
 800d096:	4770      	bx	lr
 800d098:	20000104 	.word	0x20000104
 800d09c:	200002f4 	.word	0x200002f4

0800d0a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response>:
 800d0a0:	4b04      	ldr	r3, [pc, #16]	; (800d0b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x14>)
 800d0a2:	681a      	ldr	r2, [r3, #0]
 800d0a4:	b10a      	cbz	r2, 800d0aa <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0xa>
 800d0a6:	4803      	ldr	r0, [pc, #12]	; (800d0b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x14>)
 800d0a8:	4770      	bx	lr
 800d0aa:	4a03      	ldr	r2, [pc, #12]	; (800d0b8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x18>)
 800d0ac:	4801      	ldr	r0, [pc, #4]	; (800d0b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x14>)
 800d0ae:	6812      	ldr	r2, [r2, #0]
 800d0b0:	601a      	str	r2, [r3, #0]
 800d0b2:	4770      	bx	lr
 800d0b4:	2000014c 	.word	0x2000014c
 800d0b8:	200002f4 	.word	0x200002f4

0800d0bc <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>:
 800d0bc:	4b13      	ldr	r3, [pc, #76]	; (800d10c <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x50>)
 800d0be:	681a      	ldr	r2, [r3, #0]
 800d0c0:	b132      	cbz	r2, 800d0d0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>
 800d0c2:	685b      	ldr	r3, [r3, #4]
 800d0c4:	689a      	ldr	r2, [r3, #8]
 800d0c6:	b152      	cbz	r2, 800d0de <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x22>
 800d0c8:	68da      	ldr	r2, [r3, #12]
 800d0ca:	b182      	cbz	r2, 800d0ee <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x32>
 800d0cc:	480f      	ldr	r0, [pc, #60]	; (800d10c <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x50>)
 800d0ce:	4770      	bx	lr
 800d0d0:	4a0f      	ldr	r2, [pc, #60]	; (800d110 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x54>)
 800d0d2:	6812      	ldr	r2, [r2, #0]
 800d0d4:	601a      	str	r2, [r3, #0]
 800d0d6:	685b      	ldr	r3, [r3, #4]
 800d0d8:	689a      	ldr	r2, [r3, #8]
 800d0da:	2a00      	cmp	r2, #0
 800d0dc:	d1f4      	bne.n	800d0c8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0xc>
 800d0de:	4a0d      	ldr	r2, [pc, #52]	; (800d114 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x58>)
 800d0e0:	6811      	ldr	r1, [r2, #0]
 800d0e2:	b179      	cbz	r1, 800d104 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x48>
 800d0e4:	6852      	ldr	r2, [r2, #4]
 800d0e6:	609a      	str	r2, [r3, #8]
 800d0e8:	68da      	ldr	r2, [r3, #12]
 800d0ea:	2a00      	cmp	r2, #0
 800d0ec:	d1ee      	bne.n	800d0cc <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x10>
 800d0ee:	4a0a      	ldr	r2, [pc, #40]	; (800d118 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x5c>)
 800d0f0:	6811      	ldr	r1, [r2, #0]
 800d0f2:	b119      	cbz	r1, 800d0fc <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x40>
 800d0f4:	6852      	ldr	r2, [r2, #4]
 800d0f6:	4805      	ldr	r0, [pc, #20]	; (800d10c <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x50>)
 800d0f8:	60da      	str	r2, [r3, #12]
 800d0fa:	4770      	bx	lr
 800d0fc:	4904      	ldr	r1, [pc, #16]	; (800d110 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x54>)
 800d0fe:	6809      	ldr	r1, [r1, #0]
 800d100:	6011      	str	r1, [r2, #0]
 800d102:	e7f7      	b.n	800d0f4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x38>
 800d104:	4902      	ldr	r1, [pc, #8]	; (800d110 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x54>)
 800d106:	6809      	ldr	r1, [r1, #0]
 800d108:	6011      	str	r1, [r2, #0]
 800d10a:	e7eb      	b.n	800d0e4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x28>
 800d10c:	20000168 	.word	0x20000168
 800d110:	200002f4 	.word	0x200002f4
 800d114:	20000104 	.word	0x20000104
 800d118:	2000014c 	.word	0x2000014c

0800d11c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request>:
 800d11c:	4800      	ldr	r0, [pc, #0]	; (800d120 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x4>)
 800d11e:	4770      	bx	lr
 800d120:	20000190 	.word	0x20000190

0800d124 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response>:
 800d124:	4800      	ldr	r0, [pc, #0]	; (800d128 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x4>)
 800d126:	4770      	bx	lr
 800d128:	2000019c 	.word	0x2000019c

0800d12c <_AddThreeInts_Response__max_serialized_size>:
 800d12c:	2108      	movs	r1, #8
 800d12e:	2000      	movs	r0, #0
 800d130:	b508      	push	{r3, lr}
 800d132:	f001 fc61 	bl	800e9f8 <ucdr_alignment>
 800d136:	3008      	adds	r0, #8
 800d138:	bd08      	pop	{r3, pc}
 800d13a:	bf00      	nop

0800d13c <_AddThreeInts_Response__cdr_deserialize>:
 800d13c:	b109      	cbz	r1, 800d142 <_AddThreeInts_Response__cdr_deserialize+0x6>
 800d13e:	f001 b9a7 	b.w	800e490 <ucdr_deserialize_int64_t>
 800d142:	4608      	mov	r0, r1
 800d144:	4770      	bx	lr
 800d146:	bf00      	nop

0800d148 <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Request>:
 800d148:	b1b8      	cbz	r0, 800d17a <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Request+0x32>
 800d14a:	b538      	push	{r3, r4, r5, lr}
 800d14c:	460d      	mov	r5, r1
 800d14e:	2108      	movs	r1, #8
 800d150:	4628      	mov	r0, r5
 800d152:	f001 fc51 	bl	800e9f8 <ucdr_alignment>
 800d156:	f105 0308 	add.w	r3, r5, #8
 800d15a:	2108      	movs	r1, #8
 800d15c:	f1c5 0508 	rsb	r5, r5, #8
 800d160:	181c      	adds	r4, r3, r0
 800d162:	4620      	mov	r0, r4
 800d164:	f001 fc48 	bl	800e9f8 <ucdr_alignment>
 800d168:	2108      	movs	r1, #8
 800d16a:	4408      	add	r0, r1
 800d16c:	4404      	add	r4, r0
 800d16e:	4620      	mov	r0, r4
 800d170:	f001 fc42 	bl	800e9f8 <ucdr_alignment>
 800d174:	4428      	add	r0, r5
 800d176:	4420      	add	r0, r4
 800d178:	bd38      	pop	{r3, r4, r5, pc}
 800d17a:	4770      	bx	lr

0800d17c <_AddThreeInts_Response__get_serialized_size>:
 800d17c:	b130      	cbz	r0, 800d18c <_AddThreeInts_Response__get_serialized_size+0x10>
 800d17e:	2108      	movs	r1, #8
 800d180:	2000      	movs	r0, #0
 800d182:	b508      	push	{r3, lr}
 800d184:	f001 fc38 	bl	800e9f8 <ucdr_alignment>
 800d188:	3008      	adds	r0, #8
 800d18a:	bd08      	pop	{r3, pc}
 800d18c:	4770      	bx	lr
 800d18e:	bf00      	nop

0800d190 <_AddThreeInts_Request__cdr_deserialize>:
 800d190:	b538      	push	{r3, r4, r5, lr}
 800d192:	460c      	mov	r4, r1
 800d194:	b171      	cbz	r1, 800d1b4 <_AddThreeInts_Request__cdr_deserialize+0x24>
 800d196:	4605      	mov	r5, r0
 800d198:	f001 f97a 	bl	800e490 <ucdr_deserialize_int64_t>
 800d19c:	f104 0108 	add.w	r1, r4, #8
 800d1a0:	4628      	mov	r0, r5
 800d1a2:	f001 f975 	bl	800e490 <ucdr_deserialize_int64_t>
 800d1a6:	f104 0110 	add.w	r1, r4, #16
 800d1aa:	4628      	mov	r0, r5
 800d1ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d1b0:	f001 b96e 	b.w	800e490 <ucdr_deserialize_int64_t>
 800d1b4:	4608      	mov	r0, r1
 800d1b6:	bd38      	pop	{r3, r4, r5, pc}

0800d1b8 <_AddThreeInts_Request__cdr_serialize>:
 800d1b8:	b198      	cbz	r0, 800d1e2 <_AddThreeInts_Request__cdr_serialize+0x2a>
 800d1ba:	b570      	push	{r4, r5, r6, lr}
 800d1bc:	460d      	mov	r5, r1
 800d1be:	4604      	mov	r4, r0
 800d1c0:	e9d0 2300 	ldrd	r2, r3, [r0]
 800d1c4:	4608      	mov	r0, r1
 800d1c6:	f001 f893 	bl	800e2f0 <ucdr_serialize_int64_t>
 800d1ca:	4628      	mov	r0, r5
 800d1cc:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800d1d0:	f001 f88e 	bl	800e2f0 <ucdr_serialize_int64_t>
 800d1d4:	4628      	mov	r0, r5
 800d1d6:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 800d1da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d1de:	f001 b887 	b.w	800e2f0 <ucdr_serialize_int64_t>
 800d1e2:	4770      	bx	lr

0800d1e4 <_AddThreeInts_Response__cdr_serialize>:
 800d1e4:	b120      	cbz	r0, 800d1f0 <_AddThreeInts_Response__cdr_serialize+0xc>
 800d1e6:	e9d0 2300 	ldrd	r2, r3, [r0]
 800d1ea:	4608      	mov	r0, r1
 800d1ec:	f001 b880 	b.w	800e2f0 <ucdr_serialize_int64_t>
 800d1f0:	4770      	bx	lr
 800d1f2:	bf00      	nop

0800d1f4 <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Response>:
 800d1f4:	b138      	cbz	r0, 800d206 <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Response+0x12>
 800d1f6:	b508      	push	{r3, lr}
 800d1f8:	460b      	mov	r3, r1
 800d1fa:	2108      	movs	r1, #8
 800d1fc:	4618      	mov	r0, r3
 800d1fe:	f001 fbfb 	bl	800e9f8 <ucdr_alignment>
 800d202:	3008      	adds	r0, #8
 800d204:	bd08      	pop	{r3, pc}
 800d206:	4770      	bx	lr

0800d208 <_AddThreeInts_Request__get_serialized_size>:
 800d208:	b190      	cbz	r0, 800d230 <_AddThreeInts_Request__get_serialized_size+0x28>
 800d20a:	2108      	movs	r1, #8
 800d20c:	2000      	movs	r0, #0
 800d20e:	b510      	push	{r4, lr}
 800d210:	f001 fbf2 	bl	800e9f8 <ucdr_alignment>
 800d214:	2108      	movs	r1, #8
 800d216:	1844      	adds	r4, r0, r1
 800d218:	4620      	mov	r0, r4
 800d21a:	f001 fbed 	bl	800e9f8 <ucdr_alignment>
 800d21e:	2108      	movs	r1, #8
 800d220:	4408      	add	r0, r1
 800d222:	4404      	add	r4, r0
 800d224:	4620      	mov	r0, r4
 800d226:	f001 fbe7 	bl	800e9f8 <ucdr_alignment>
 800d22a:	3008      	adds	r0, #8
 800d22c:	4420      	add	r0, r4
 800d22e:	bd10      	pop	{r4, pc}
 800d230:	4770      	bx	lr
 800d232:	bf00      	nop

0800d234 <_AddThreeInts_Request__max_serialized_size>:
 800d234:	b538      	push	{r3, r4, r5, lr}
 800d236:	2108      	movs	r1, #8
 800d238:	2000      	movs	r0, #0
 800d23a:	f001 fbdd 	bl	800e9f8 <ucdr_alignment>
 800d23e:	2108      	movs	r1, #8
 800d240:	1845      	adds	r5, r0, r1
 800d242:	4628      	mov	r0, r5
 800d244:	f001 fbd8 	bl	800e9f8 <ucdr_alignment>
 800d248:	2108      	movs	r1, #8
 800d24a:	1844      	adds	r4, r0, r1
 800d24c:	442c      	add	r4, r5
 800d24e:	4620      	mov	r0, r4
 800d250:	f001 fbd2 	bl	800e9f8 <ucdr_alignment>
 800d254:	3008      	adds	r0, #8
 800d256:	4420      	add	r0, r4
 800d258:	bd38      	pop	{r3, r4, r5, pc}
 800d25a:	bf00      	nop

0800d25c <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>:
 800d25c:	4800      	ldr	r0, [pc, #0]	; (800d260 <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x4>)
 800d25e:	4770      	bx	lr
 800d260:	20000184 	.word	0x20000184

0800d264 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive>:
 800d264:	4b04      	ldr	r3, [pc, #16]	; (800d278 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x14>)
 800d266:	681a      	ldr	r2, [r3, #0]
 800d268:	b10a      	cbz	r2, 800d26e <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0xa>
 800d26a:	4803      	ldr	r0, [pc, #12]	; (800d278 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x14>)
 800d26c:	4770      	bx	lr
 800d26e:	4a03      	ldr	r2, [pc, #12]	; (800d27c <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x18>)
 800d270:	4801      	ldr	r0, [pc, #4]	; (800d278 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x14>)
 800d272:	6812      	ldr	r2, [r2, #0]
 800d274:	601a      	str	r2, [r3, #0]
 800d276:	4770      	bx	lr
 800d278:	200001e8 	.word	0x200001e8
 800d27c:	200002f0 	.word	0x200002f0

0800d280 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive>:
 800d280:	4a02      	ldr	r2, [pc, #8]	; (800d28c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0xc>)
 800d282:	4b03      	ldr	r3, [pc, #12]	; (800d290 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x10>)
 800d284:	6812      	ldr	r2, [r2, #0]
 800d286:	601a      	str	r2, [r3, #0]
 800d288:	4770      	bx	lr
 800d28a:	bf00      	nop
 800d28c:	200002f0 	.word	0x200002f0
 800d290:	200001e8 	.word	0x200001e8

0800d294 <drive_msgs__msg__DiffDrive__rosidl_typesupport_introspection_c__DiffDrive_init_function>:
 800d294:	f005 bd08 	b.w	8012ca8 <drive_msgs__msg__DiffDrive__init>

0800d298 <drive_msgs__msg__DiffDrive__rosidl_typesupport_introspection_c__DiffDrive_fini_function>:
 800d298:	f005 bd18 	b.w	8012ccc <drive_msgs__msg__DiffDrive__fini>

0800d29c <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive>:
 800d29c:	4b04      	ldr	r3, [pc, #16]	; (800d2b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x14>)
 800d29e:	681a      	ldr	r2, [r3, #0]
 800d2a0:	b10a      	cbz	r2, 800d2a6 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0xa>
 800d2a2:	4803      	ldr	r0, [pc, #12]	; (800d2b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x14>)
 800d2a4:	4770      	bx	lr
 800d2a6:	4a03      	ldr	r2, [pc, #12]	; (800d2b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x18>)
 800d2a8:	4801      	ldr	r0, [pc, #4]	; (800d2b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x14>)
 800d2aa:	6812      	ldr	r2, [r2, #0]
 800d2ac:	601a      	str	r2, [r3, #0]
 800d2ae:	4770      	bx	lr
 800d2b0:	200002a8 	.word	0x200002a8
 800d2b4:	200002f4 	.word	0x200002f4

0800d2b8 <_DiffDrive__cdr_serialize>:
 800d2b8:	b1e0      	cbz	r0, 800d2f4 <_DiffDrive__cdr_serialize+0x3c>
 800d2ba:	b570      	push	{r4, r5, r6, lr}
 800d2bc:	6806      	ldr	r6, [r0, #0]
 800d2be:	4604      	mov	r4, r0
 800d2c0:	460d      	mov	r5, r1
 800d2c2:	b1a6      	cbz	r6, 800d2ee <_DiffDrive__cdr_serialize+0x36>
 800d2c4:	4630      	mov	r0, r6
 800d2c6:	f7f2 ffc5 	bl	8000254 <strlen>
 800d2ca:	1c42      	adds	r2, r0, #1
 800d2cc:	4631      	mov	r1, r6
 800d2ce:	6060      	str	r0, [r4, #4]
 800d2d0:	4628      	mov	r0, r5
 800d2d2:	f001 fc01 	bl	800ead8 <ucdr_serialize_sequence_char>
 800d2d6:	4628      	mov	r0, r5
 800d2d8:	ed94 0b04 	vldr	d0, [r4, #16]
 800d2dc:	f001 f99e 	bl	800e61c <ucdr_serialize_double>
 800d2e0:	4628      	mov	r0, r5
 800d2e2:	ed94 0b06 	vldr	d0, [r4, #24]
 800d2e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d2ea:	f001 b997 	b.w	800e61c <ucdr_serialize_double>
 800d2ee:	4632      	mov	r2, r6
 800d2f0:	4630      	mov	r0, r6
 800d2f2:	e7eb      	b.n	800d2cc <_DiffDrive__cdr_serialize+0x14>
 800d2f4:	4770      	bx	lr
 800d2f6:	bf00      	nop

0800d2f8 <get_serialized_size_drive_msgs__msg__DiffDrive>:
 800d2f8:	b570      	push	{r4, r5, r6, lr}
 800d2fa:	4604      	mov	r4, r0
 800d2fc:	b1b0      	cbz	r0, 800d32c <get_serialized_size_drive_msgs__msg__DiffDrive+0x34>
 800d2fe:	460d      	mov	r5, r1
 800d300:	2104      	movs	r1, #4
 800d302:	4628      	mov	r0, r5
 800d304:	f001 fb78 	bl	800e9f8 <ucdr_alignment>
 800d308:	6866      	ldr	r6, [r4, #4]
 800d30a:	1d6b      	adds	r3, r5, #5
 800d30c:	2108      	movs	r1, #8
 800d30e:	f1c5 0508 	rsb	r5, r5, #8
 800d312:	4433      	add	r3, r6
 800d314:	181e      	adds	r6, r3, r0
 800d316:	4630      	mov	r0, r6
 800d318:	f001 fb6e 	bl	800e9f8 <ucdr_alignment>
 800d31c:	2108      	movs	r1, #8
 800d31e:	1844      	adds	r4, r0, r1
 800d320:	4434      	add	r4, r6
 800d322:	4620      	mov	r0, r4
 800d324:	f001 fb68 	bl	800e9f8 <ucdr_alignment>
 800d328:	4428      	add	r0, r5
 800d32a:	4420      	add	r0, r4
 800d32c:	bd70      	pop	{r4, r5, r6, pc}
 800d32e:	bf00      	nop

0800d330 <_DiffDrive__cdr_deserialize>:
 800d330:	b570      	push	{r4, r5, r6, lr}
 800d332:	460c      	mov	r4, r1
 800d334:	b082      	sub	sp, #8
 800d336:	b1d9      	cbz	r1, 800d370 <_DiffDrive__cdr_deserialize+0x40>
 800d338:	688e      	ldr	r6, [r1, #8]
 800d33a:	ab01      	add	r3, sp, #4
 800d33c:	6809      	ldr	r1, [r1, #0]
 800d33e:	4605      	mov	r5, r0
 800d340:	4632      	mov	r2, r6
 800d342:	f001 fbdb 	bl	800eafc <ucdr_deserialize_sequence_char>
 800d346:	9b01      	ldr	r3, [sp, #4]
 800d348:	b970      	cbnz	r0, 800d368 <_DiffDrive__cdr_deserialize+0x38>
 800d34a:	429e      	cmp	r6, r3
 800d34c:	d313      	bcc.n	800d376 <_DiffDrive__cdr_deserialize+0x46>
 800d34e:	f104 0110 	add.w	r1, r4, #16
 800d352:	4628      	mov	r0, r5
 800d354:	f001 fa32 	bl	800e7bc <ucdr_deserialize_double>
 800d358:	f104 0118 	add.w	r1, r4, #24
 800d35c:	4628      	mov	r0, r5
 800d35e:	b002      	add	sp, #8
 800d360:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d364:	f001 ba2a 	b.w	800e7bc <ucdr_deserialize_double>
 800d368:	b103      	cbz	r3, 800d36c <_DiffDrive__cdr_deserialize+0x3c>
 800d36a:	3b01      	subs	r3, #1
 800d36c:	6063      	str	r3, [r4, #4]
 800d36e:	e7ee      	b.n	800d34e <_DiffDrive__cdr_deserialize+0x1e>
 800d370:	4608      	mov	r0, r1
 800d372:	b002      	add	sp, #8
 800d374:	bd70      	pop	{r4, r5, r6, pc}
 800d376:	2101      	movs	r1, #1
 800d378:	75a8      	strb	r0, [r5, #22]
 800d37a:	7569      	strb	r1, [r5, #21]
 800d37c:	6060      	str	r0, [r4, #4]
 800d37e:	4628      	mov	r0, r5
 800d380:	f001 fb52 	bl	800ea28 <ucdr_align_to>
 800d384:	9901      	ldr	r1, [sp, #4]
 800d386:	4628      	mov	r0, r5
 800d388:	f001 fb86 	bl	800ea98 <ucdr_advance_buffer>
 800d38c:	e7df      	b.n	800d34e <_DiffDrive__cdr_deserialize+0x1e>
 800d38e:	bf00      	nop

0800d390 <_DiffDrive__max_serialized_size>:
 800d390:	b510      	push	{r4, lr}
 800d392:	2108      	movs	r1, #8
 800d394:	2000      	movs	r0, #0
 800d396:	f001 fb2f 	bl	800e9f8 <ucdr_alignment>
 800d39a:	2108      	movs	r1, #8
 800d39c:	1844      	adds	r4, r0, r1
 800d39e:	4620      	mov	r0, r4
 800d3a0:	f001 fb2a 	bl	800e9f8 <ucdr_alignment>
 800d3a4:	3008      	adds	r0, #8
 800d3a6:	4420      	add	r0, r4
 800d3a8:	bd10      	pop	{r4, pc}
 800d3aa:	bf00      	nop

0800d3ac <_DiffDrive__get_serialized_size>:
 800d3ac:	b510      	push	{r4, lr}
 800d3ae:	4604      	mov	r4, r0
 800d3b0:	b190      	cbz	r0, 800d3d8 <_DiffDrive__get_serialized_size+0x2c>
 800d3b2:	2104      	movs	r1, #4
 800d3b4:	2000      	movs	r0, #0
 800d3b6:	f001 fb1f 	bl	800e9f8 <ucdr_alignment>
 800d3ba:	6863      	ldr	r3, [r4, #4]
 800d3bc:	2108      	movs	r1, #8
 800d3be:	3305      	adds	r3, #5
 800d3c0:	181c      	adds	r4, r3, r0
 800d3c2:	4620      	mov	r0, r4
 800d3c4:	f001 fb18 	bl	800e9f8 <ucdr_alignment>
 800d3c8:	2108      	movs	r1, #8
 800d3ca:	4408      	add	r0, r1
 800d3cc:	4404      	add	r4, r0
 800d3ce:	4620      	mov	r0, r4
 800d3d0:	f001 fb12 	bl	800e9f8 <ucdr_alignment>
 800d3d4:	3008      	adds	r0, #8
 800d3d6:	4420      	add	r0, r4
 800d3d8:	bd10      	pop	{r4, pc}
 800d3da:	bf00      	nop

0800d3dc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive>:
 800d3dc:	4800      	ldr	r0, [pc, #0]	; (800d3e0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__drive_msgs__msg__DiffDrive+0x4>)
 800d3de:	4770      	bx	lr
 800d3e0:	200002b4 	.word	0x200002b4

0800d3e4 <ucdr_serialize_bool>:
 800d3e4:	b538      	push	{r3, r4, r5, lr}
 800d3e6:	460d      	mov	r5, r1
 800d3e8:	2101      	movs	r1, #1
 800d3ea:	4604      	mov	r4, r0
 800d3ec:	f001 fab8 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800d3f0:	b148      	cbz	r0, 800d406 <ucdr_serialize_bool+0x22>
 800d3f2:	68a3      	ldr	r3, [r4, #8]
 800d3f4:	2101      	movs	r1, #1
 800d3f6:	701d      	strb	r5, [r3, #0]
 800d3f8:	68a2      	ldr	r2, [r4, #8]
 800d3fa:	6923      	ldr	r3, [r4, #16]
 800d3fc:	440a      	add	r2, r1
 800d3fe:	7561      	strb	r1, [r4, #21]
 800d400:	440b      	add	r3, r1
 800d402:	60a2      	str	r2, [r4, #8]
 800d404:	6123      	str	r3, [r4, #16]
 800d406:	7da0      	ldrb	r0, [r4, #22]
 800d408:	f080 0001 	eor.w	r0, r0, #1
 800d40c:	bd38      	pop	{r3, r4, r5, pc}
 800d40e:	bf00      	nop

0800d410 <ucdr_deserialize_bool>:
 800d410:	b538      	push	{r3, r4, r5, lr}
 800d412:	460d      	mov	r5, r1
 800d414:	2101      	movs	r1, #1
 800d416:	4604      	mov	r4, r0
 800d418:	f001 faa2 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800d41c:	b160      	cbz	r0, 800d438 <ucdr_deserialize_bool+0x28>
 800d41e:	68a2      	ldr	r2, [r4, #8]
 800d420:	2101      	movs	r1, #1
 800d422:	6923      	ldr	r3, [r4, #16]
 800d424:	f812 0b01 	ldrb.w	r0, [r2], #1
 800d428:	440b      	add	r3, r1
 800d42a:	3800      	subs	r0, #0
 800d42c:	bf18      	it	ne
 800d42e:	2001      	movne	r0, #1
 800d430:	7028      	strb	r0, [r5, #0]
 800d432:	60a2      	str	r2, [r4, #8]
 800d434:	6123      	str	r3, [r4, #16]
 800d436:	7561      	strb	r1, [r4, #21]
 800d438:	7da0      	ldrb	r0, [r4, #22]
 800d43a:	f080 0001 	eor.w	r0, r0, #1
 800d43e:	bd38      	pop	{r3, r4, r5, pc}

0800d440 <ucdr_serialize_uint8_t>:
 800d440:	b538      	push	{r3, r4, r5, lr}
 800d442:	460d      	mov	r5, r1
 800d444:	2101      	movs	r1, #1
 800d446:	4604      	mov	r4, r0
 800d448:	f001 fa8a 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800d44c:	b148      	cbz	r0, 800d462 <ucdr_serialize_uint8_t+0x22>
 800d44e:	68a3      	ldr	r3, [r4, #8]
 800d450:	2101      	movs	r1, #1
 800d452:	701d      	strb	r5, [r3, #0]
 800d454:	68a2      	ldr	r2, [r4, #8]
 800d456:	6923      	ldr	r3, [r4, #16]
 800d458:	440a      	add	r2, r1
 800d45a:	7561      	strb	r1, [r4, #21]
 800d45c:	440b      	add	r3, r1
 800d45e:	60a2      	str	r2, [r4, #8]
 800d460:	6123      	str	r3, [r4, #16]
 800d462:	7da0      	ldrb	r0, [r4, #22]
 800d464:	f080 0001 	eor.w	r0, r0, #1
 800d468:	bd38      	pop	{r3, r4, r5, pc}
 800d46a:	bf00      	nop

0800d46c <ucdr_deserialize_uint8_t>:
 800d46c:	b538      	push	{r3, r4, r5, lr}
 800d46e:	460d      	mov	r5, r1
 800d470:	2101      	movs	r1, #1
 800d472:	4604      	mov	r4, r0
 800d474:	f001 fa74 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800d478:	b150      	cbz	r0, 800d490 <ucdr_deserialize_uint8_t+0x24>
 800d47a:	68a3      	ldr	r3, [r4, #8]
 800d47c:	2101      	movs	r1, #1
 800d47e:	781b      	ldrb	r3, [r3, #0]
 800d480:	702b      	strb	r3, [r5, #0]
 800d482:	68a2      	ldr	r2, [r4, #8]
 800d484:	6923      	ldr	r3, [r4, #16]
 800d486:	440a      	add	r2, r1
 800d488:	7561      	strb	r1, [r4, #21]
 800d48a:	440b      	add	r3, r1
 800d48c:	60a2      	str	r2, [r4, #8]
 800d48e:	6123      	str	r3, [r4, #16]
 800d490:	7da0      	ldrb	r0, [r4, #22]
 800d492:	f080 0001 	eor.w	r0, r0, #1
 800d496:	bd38      	pop	{r3, r4, r5, pc}

0800d498 <ucdr_serialize_uint16_t>:
 800d498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d49c:	460b      	mov	r3, r1
 800d49e:	b082      	sub	sp, #8
 800d4a0:	4604      	mov	r4, r0
 800d4a2:	2102      	movs	r1, #2
 800d4a4:	f8ad 3006 	strh.w	r3, [sp, #6]
 800d4a8:	f001 faae 	bl	800ea08 <ucdr_buffer_alignment>
 800d4ac:	4601      	mov	r1, r0
 800d4ae:	4620      	mov	r0, r4
 800d4b0:	7d67      	ldrb	r7, [r4, #21]
 800d4b2:	f001 faf1 	bl	800ea98 <ucdr_advance_buffer>
 800d4b6:	2102      	movs	r1, #2
 800d4b8:	4620      	mov	r0, r4
 800d4ba:	f001 fa45 	bl	800e948 <ucdr_check_buffer_available_for>
 800d4be:	bb78      	cbnz	r0, 800d520 <ucdr_serialize_uint16_t+0x88>
 800d4c0:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d4c4:	42ab      	cmp	r3, r5
 800d4c6:	d926      	bls.n	800d516 <ucdr_serialize_uint16_t+0x7e>
 800d4c8:	1b5e      	subs	r6, r3, r5
 800d4ca:	60a3      	str	r3, [r4, #8]
 800d4cc:	6923      	ldr	r3, [r4, #16]
 800d4ce:	4620      	mov	r0, r4
 800d4d0:	f1c6 0802 	rsb	r8, r6, #2
 800d4d4:	4433      	add	r3, r6
 800d4d6:	4641      	mov	r1, r8
 800d4d8:	6123      	str	r3, [r4, #16]
 800d4da:	f001 fa41 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800d4de:	2800      	cmp	r0, #0
 800d4e0:	d03b      	beq.n	800d55a <ucdr_serialize_uint16_t+0xc2>
 800d4e2:	7d23      	ldrb	r3, [r4, #20]
 800d4e4:	2b01      	cmp	r3, #1
 800d4e6:	d04a      	beq.n	800d57e <ucdr_serialize_uint16_t+0xe6>
 800d4e8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d4ec:	702b      	strb	r3, [r5, #0]
 800d4ee:	2e00      	cmp	r6, #0
 800d4f0:	d040      	beq.n	800d574 <ucdr_serialize_uint16_t+0xdc>
 800d4f2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d4f6:	706b      	strb	r3, [r5, #1]
 800d4f8:	6923      	ldr	r3, [r4, #16]
 800d4fa:	2102      	movs	r1, #2
 800d4fc:	68a2      	ldr	r2, [r4, #8]
 800d4fe:	3302      	adds	r3, #2
 800d500:	7da0      	ldrb	r0, [r4, #22]
 800d502:	4442      	add	r2, r8
 800d504:	7561      	strb	r1, [r4, #21]
 800d506:	1b9e      	subs	r6, r3, r6
 800d508:	f080 0001 	eor.w	r0, r0, #1
 800d50c:	60a2      	str	r2, [r4, #8]
 800d50e:	6126      	str	r6, [r4, #16]
 800d510:	b002      	add	sp, #8
 800d512:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d516:	2102      	movs	r1, #2
 800d518:	4620      	mov	r0, r4
 800d51a:	f001 fa21 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800d51e:	b190      	cbz	r0, 800d546 <ucdr_serialize_uint16_t+0xae>
 800d520:	7d23      	ldrb	r3, [r4, #20]
 800d522:	2b01      	cmp	r3, #1
 800d524:	68a3      	ldr	r3, [r4, #8]
 800d526:	d014      	beq.n	800d552 <ucdr_serialize_uint16_t+0xba>
 800d528:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800d52c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d530:	7019      	strb	r1, [r3, #0]
 800d532:	68a3      	ldr	r3, [r4, #8]
 800d534:	705a      	strb	r2, [r3, #1]
 800d536:	2102      	movs	r1, #2
 800d538:	68a2      	ldr	r2, [r4, #8]
 800d53a:	6923      	ldr	r3, [r4, #16]
 800d53c:	440a      	add	r2, r1
 800d53e:	7561      	strb	r1, [r4, #21]
 800d540:	440b      	add	r3, r1
 800d542:	60a2      	str	r2, [r4, #8]
 800d544:	6123      	str	r3, [r4, #16]
 800d546:	7da0      	ldrb	r0, [r4, #22]
 800d548:	f080 0001 	eor.w	r0, r0, #1
 800d54c:	b002      	add	sp, #8
 800d54e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d552:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800d556:	801a      	strh	r2, [r3, #0]
 800d558:	e7ed      	b.n	800d536 <ucdr_serialize_uint16_t+0x9e>
 800d55a:	68a2      	ldr	r2, [r4, #8]
 800d55c:	6923      	ldr	r3, [r4, #16]
 800d55e:	7da0      	ldrb	r0, [r4, #22]
 800d560:	1b92      	subs	r2, r2, r6
 800d562:	1b9b      	subs	r3, r3, r6
 800d564:	7567      	strb	r7, [r4, #21]
 800d566:	f080 0001 	eor.w	r0, r0, #1
 800d56a:	60a2      	str	r2, [r4, #8]
 800d56c:	6123      	str	r3, [r4, #16]
 800d56e:	b002      	add	sp, #8
 800d570:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d574:	68a3      	ldr	r3, [r4, #8]
 800d576:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d57a:	701a      	strb	r2, [r3, #0]
 800d57c:	e7bc      	b.n	800d4f8 <ucdr_serialize_uint16_t+0x60>
 800d57e:	4628      	mov	r0, r5
 800d580:	f10d 0506 	add.w	r5, sp, #6
 800d584:	4632      	mov	r2, r6
 800d586:	4629      	mov	r1, r5
 800d588:	f00e f9e9 	bl	801b95e <memcpy>
 800d58c:	4642      	mov	r2, r8
 800d58e:	19a9      	adds	r1, r5, r6
 800d590:	68a0      	ldr	r0, [r4, #8]
 800d592:	f00e f9e4 	bl	801b95e <memcpy>
 800d596:	e7af      	b.n	800d4f8 <ucdr_serialize_uint16_t+0x60>

0800d598 <ucdr_serialize_endian_uint16_t>:
 800d598:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d59c:	4604      	mov	r4, r0
 800d59e:	b083      	sub	sp, #12
 800d5a0:	460d      	mov	r5, r1
 800d5a2:	2102      	movs	r1, #2
 800d5a4:	f8ad 2006 	strh.w	r2, [sp, #6]
 800d5a8:	f001 fa2e 	bl	800ea08 <ucdr_buffer_alignment>
 800d5ac:	4601      	mov	r1, r0
 800d5ae:	4620      	mov	r0, r4
 800d5b0:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d5b4:	f001 fa70 	bl	800ea98 <ucdr_advance_buffer>
 800d5b8:	2102      	movs	r1, #2
 800d5ba:	4620      	mov	r0, r4
 800d5bc:	f001 f9c4 	bl	800e948 <ucdr_check_buffer_available_for>
 800d5c0:	bb70      	cbnz	r0, 800d620 <ucdr_serialize_endian_uint16_t+0x88>
 800d5c2:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800d5c6:	42be      	cmp	r6, r7
 800d5c8:	d925      	bls.n	800d616 <ucdr_serialize_endian_uint16_t+0x7e>
 800d5ca:	6923      	ldr	r3, [r4, #16]
 800d5cc:	4620      	mov	r0, r4
 800d5ce:	60a6      	str	r6, [r4, #8]
 800d5d0:	1bf6      	subs	r6, r6, r7
 800d5d2:	4433      	add	r3, r6
 800d5d4:	f1c6 0902 	rsb	r9, r6, #2
 800d5d8:	6123      	str	r3, [r4, #16]
 800d5da:	4649      	mov	r1, r9
 800d5dc:	f001 f9c0 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800d5e0:	2800      	cmp	r0, #0
 800d5e2:	d039      	beq.n	800d658 <ucdr_serialize_endian_uint16_t+0xc0>
 800d5e4:	2d01      	cmp	r5, #1
 800d5e6:	d04a      	beq.n	800d67e <ucdr_serialize_endian_uint16_t+0xe6>
 800d5e8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d5ec:	703b      	strb	r3, [r7, #0]
 800d5ee:	2e00      	cmp	r6, #0
 800d5f0:	d040      	beq.n	800d674 <ucdr_serialize_endian_uint16_t+0xdc>
 800d5f2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d5f6:	707b      	strb	r3, [r7, #1]
 800d5f8:	6923      	ldr	r3, [r4, #16]
 800d5fa:	2102      	movs	r1, #2
 800d5fc:	68a2      	ldr	r2, [r4, #8]
 800d5fe:	7da0      	ldrb	r0, [r4, #22]
 800d600:	3302      	adds	r3, #2
 800d602:	444a      	add	r2, r9
 800d604:	7561      	strb	r1, [r4, #21]
 800d606:	1b9b      	subs	r3, r3, r6
 800d608:	f080 0001 	eor.w	r0, r0, #1
 800d60c:	60a2      	str	r2, [r4, #8]
 800d60e:	6123      	str	r3, [r4, #16]
 800d610:	b003      	add	sp, #12
 800d612:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d616:	2102      	movs	r1, #2
 800d618:	4620      	mov	r0, r4
 800d61a:	f001 f9a1 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800d61e:	b188      	cbz	r0, 800d644 <ucdr_serialize_endian_uint16_t+0xac>
 800d620:	2d01      	cmp	r5, #1
 800d622:	68a3      	ldr	r3, [r4, #8]
 800d624:	d014      	beq.n	800d650 <ucdr_serialize_endian_uint16_t+0xb8>
 800d626:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800d62a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d62e:	7019      	strb	r1, [r3, #0]
 800d630:	68a3      	ldr	r3, [r4, #8]
 800d632:	705a      	strb	r2, [r3, #1]
 800d634:	2102      	movs	r1, #2
 800d636:	68a2      	ldr	r2, [r4, #8]
 800d638:	6923      	ldr	r3, [r4, #16]
 800d63a:	440a      	add	r2, r1
 800d63c:	7561      	strb	r1, [r4, #21]
 800d63e:	440b      	add	r3, r1
 800d640:	60a2      	str	r2, [r4, #8]
 800d642:	6123      	str	r3, [r4, #16]
 800d644:	7da0      	ldrb	r0, [r4, #22]
 800d646:	f080 0001 	eor.w	r0, r0, #1
 800d64a:	b003      	add	sp, #12
 800d64c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d650:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800d654:	801a      	strh	r2, [r3, #0]
 800d656:	e7ed      	b.n	800d634 <ucdr_serialize_endian_uint16_t+0x9c>
 800d658:	68a2      	ldr	r2, [r4, #8]
 800d65a:	6923      	ldr	r3, [r4, #16]
 800d65c:	7da0      	ldrb	r0, [r4, #22]
 800d65e:	1b92      	subs	r2, r2, r6
 800d660:	1b9b      	subs	r3, r3, r6
 800d662:	f884 8015 	strb.w	r8, [r4, #21]
 800d666:	f080 0001 	eor.w	r0, r0, #1
 800d66a:	60a2      	str	r2, [r4, #8]
 800d66c:	6123      	str	r3, [r4, #16]
 800d66e:	b003      	add	sp, #12
 800d670:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d674:	68a3      	ldr	r3, [r4, #8]
 800d676:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d67a:	701a      	strb	r2, [r3, #0]
 800d67c:	e7bc      	b.n	800d5f8 <ucdr_serialize_endian_uint16_t+0x60>
 800d67e:	f10d 0506 	add.w	r5, sp, #6
 800d682:	4632      	mov	r2, r6
 800d684:	4638      	mov	r0, r7
 800d686:	4629      	mov	r1, r5
 800d688:	f00e f969 	bl	801b95e <memcpy>
 800d68c:	464a      	mov	r2, r9
 800d68e:	19a9      	adds	r1, r5, r6
 800d690:	68a0      	ldr	r0, [r4, #8]
 800d692:	f00e f964 	bl	801b95e <memcpy>
 800d696:	e7af      	b.n	800d5f8 <ucdr_serialize_endian_uint16_t+0x60>

0800d698 <ucdr_deserialize_uint16_t>:
 800d698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d69c:	4604      	mov	r4, r0
 800d69e:	460d      	mov	r5, r1
 800d6a0:	2102      	movs	r1, #2
 800d6a2:	f001 f9b1 	bl	800ea08 <ucdr_buffer_alignment>
 800d6a6:	4601      	mov	r1, r0
 800d6a8:	4620      	mov	r0, r4
 800d6aa:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d6ae:	f001 f9f3 	bl	800ea98 <ucdr_advance_buffer>
 800d6b2:	2102      	movs	r1, #2
 800d6b4:	4620      	mov	r0, r4
 800d6b6:	f001 f947 	bl	800e948 <ucdr_check_buffer_available_for>
 800d6ba:	bb60      	cbnz	r0, 800d716 <ucdr_deserialize_uint16_t+0x7e>
 800d6bc:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800d6c0:	42be      	cmp	r6, r7
 800d6c2:	d923      	bls.n	800d70c <ucdr_deserialize_uint16_t+0x74>
 800d6c4:	6923      	ldr	r3, [r4, #16]
 800d6c6:	4620      	mov	r0, r4
 800d6c8:	60a6      	str	r6, [r4, #8]
 800d6ca:	1bf6      	subs	r6, r6, r7
 800d6cc:	4433      	add	r3, r6
 800d6ce:	f1c6 0902 	rsb	r9, r6, #2
 800d6d2:	6123      	str	r3, [r4, #16]
 800d6d4:	4649      	mov	r1, r9
 800d6d6:	f001 f943 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800d6da:	2800      	cmp	r0, #0
 800d6dc:	d034      	beq.n	800d748 <ucdr_deserialize_uint16_t+0xb0>
 800d6de:	7d23      	ldrb	r3, [r4, #20]
 800d6e0:	2b01      	cmp	r3, #1
 800d6e2:	d042      	beq.n	800d76a <ucdr_deserialize_uint16_t+0xd2>
 800d6e4:	787b      	ldrb	r3, [r7, #1]
 800d6e6:	702b      	strb	r3, [r5, #0]
 800d6e8:	2e00      	cmp	r6, #0
 800d6ea:	d03a      	beq.n	800d762 <ucdr_deserialize_uint16_t+0xca>
 800d6ec:	783b      	ldrb	r3, [r7, #0]
 800d6ee:	706b      	strb	r3, [r5, #1]
 800d6f0:	6923      	ldr	r3, [r4, #16]
 800d6f2:	2102      	movs	r1, #2
 800d6f4:	68a2      	ldr	r2, [r4, #8]
 800d6f6:	3302      	adds	r3, #2
 800d6f8:	7da0      	ldrb	r0, [r4, #22]
 800d6fa:	444a      	add	r2, r9
 800d6fc:	7561      	strb	r1, [r4, #21]
 800d6fe:	1b9b      	subs	r3, r3, r6
 800d700:	f080 0001 	eor.w	r0, r0, #1
 800d704:	60a2      	str	r2, [r4, #8]
 800d706:	6123      	str	r3, [r4, #16]
 800d708:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d70c:	2102      	movs	r1, #2
 800d70e:	4620      	mov	r0, r4
 800d710:	f001 f926 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800d714:	b180      	cbz	r0, 800d738 <ucdr_deserialize_uint16_t+0xa0>
 800d716:	7d23      	ldrb	r3, [r4, #20]
 800d718:	2b01      	cmp	r3, #1
 800d71a:	68a3      	ldr	r3, [r4, #8]
 800d71c:	d011      	beq.n	800d742 <ucdr_deserialize_uint16_t+0xaa>
 800d71e:	785b      	ldrb	r3, [r3, #1]
 800d720:	702b      	strb	r3, [r5, #0]
 800d722:	68a3      	ldr	r3, [r4, #8]
 800d724:	781b      	ldrb	r3, [r3, #0]
 800d726:	706b      	strb	r3, [r5, #1]
 800d728:	2102      	movs	r1, #2
 800d72a:	68a2      	ldr	r2, [r4, #8]
 800d72c:	6923      	ldr	r3, [r4, #16]
 800d72e:	440a      	add	r2, r1
 800d730:	7561      	strb	r1, [r4, #21]
 800d732:	440b      	add	r3, r1
 800d734:	60a2      	str	r2, [r4, #8]
 800d736:	6123      	str	r3, [r4, #16]
 800d738:	7da0      	ldrb	r0, [r4, #22]
 800d73a:	f080 0001 	eor.w	r0, r0, #1
 800d73e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d742:	881b      	ldrh	r3, [r3, #0]
 800d744:	802b      	strh	r3, [r5, #0]
 800d746:	e7ef      	b.n	800d728 <ucdr_deserialize_uint16_t+0x90>
 800d748:	68a2      	ldr	r2, [r4, #8]
 800d74a:	6923      	ldr	r3, [r4, #16]
 800d74c:	1b92      	subs	r2, r2, r6
 800d74e:	7da0      	ldrb	r0, [r4, #22]
 800d750:	1b9b      	subs	r3, r3, r6
 800d752:	f884 8015 	strb.w	r8, [r4, #21]
 800d756:	f080 0001 	eor.w	r0, r0, #1
 800d75a:	60a2      	str	r2, [r4, #8]
 800d75c:	6123      	str	r3, [r4, #16]
 800d75e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d762:	68a3      	ldr	r3, [r4, #8]
 800d764:	781b      	ldrb	r3, [r3, #0]
 800d766:	706b      	strb	r3, [r5, #1]
 800d768:	e7c2      	b.n	800d6f0 <ucdr_deserialize_uint16_t+0x58>
 800d76a:	4639      	mov	r1, r7
 800d76c:	4632      	mov	r2, r6
 800d76e:	4628      	mov	r0, r5
 800d770:	f00e f8f5 	bl	801b95e <memcpy>
 800d774:	464a      	mov	r2, r9
 800d776:	19a8      	adds	r0, r5, r6
 800d778:	68a1      	ldr	r1, [r4, #8]
 800d77a:	f00e f8f0 	bl	801b95e <memcpy>
 800d77e:	e7b7      	b.n	800d6f0 <ucdr_deserialize_uint16_t+0x58>

0800d780 <ucdr_deserialize_endian_uint16_t>:
 800d780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d784:	4604      	mov	r4, r0
 800d786:	460e      	mov	r6, r1
 800d788:	2102      	movs	r1, #2
 800d78a:	4615      	mov	r5, r2
 800d78c:	f001 f93c 	bl	800ea08 <ucdr_buffer_alignment>
 800d790:	4601      	mov	r1, r0
 800d792:	4620      	mov	r0, r4
 800d794:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d798:	f001 f97e 	bl	800ea98 <ucdr_advance_buffer>
 800d79c:	2102      	movs	r1, #2
 800d79e:	4620      	mov	r0, r4
 800d7a0:	f001 f8d2 	bl	800e948 <ucdr_check_buffer_available_for>
 800d7a4:	bb70      	cbnz	r0, 800d804 <ucdr_deserialize_endian_uint16_t+0x84>
 800d7a6:	e9d4 7901 	ldrd	r7, r9, [r4, #4]
 800d7aa:	454f      	cmp	r7, r9
 800d7ac:	d925      	bls.n	800d7fa <ucdr_deserialize_endian_uint16_t+0x7a>
 800d7ae:	6923      	ldr	r3, [r4, #16]
 800d7b0:	4620      	mov	r0, r4
 800d7b2:	60a7      	str	r7, [r4, #8]
 800d7b4:	eba7 0709 	sub.w	r7, r7, r9
 800d7b8:	443b      	add	r3, r7
 800d7ba:	f1c7 0a02 	rsb	sl, r7, #2
 800d7be:	6123      	str	r3, [r4, #16]
 800d7c0:	4651      	mov	r1, sl
 800d7c2:	f001 f8cd 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800d7c6:	2800      	cmp	r0, #0
 800d7c8:	d034      	beq.n	800d834 <ucdr_deserialize_endian_uint16_t+0xb4>
 800d7ca:	2e01      	cmp	r6, #1
 800d7cc:	d043      	beq.n	800d856 <ucdr_deserialize_endian_uint16_t+0xd6>
 800d7ce:	f899 3001 	ldrb.w	r3, [r9, #1]
 800d7d2:	702b      	strb	r3, [r5, #0]
 800d7d4:	2f00      	cmp	r7, #0
 800d7d6:	d03a      	beq.n	800d84e <ucdr_deserialize_endian_uint16_t+0xce>
 800d7d8:	f899 3000 	ldrb.w	r3, [r9]
 800d7dc:	706b      	strb	r3, [r5, #1]
 800d7de:	6923      	ldr	r3, [r4, #16]
 800d7e0:	2102      	movs	r1, #2
 800d7e2:	68a2      	ldr	r2, [r4, #8]
 800d7e4:	3302      	adds	r3, #2
 800d7e6:	7da0      	ldrb	r0, [r4, #22]
 800d7e8:	4452      	add	r2, sl
 800d7ea:	7561      	strb	r1, [r4, #21]
 800d7ec:	1bdb      	subs	r3, r3, r7
 800d7ee:	f080 0001 	eor.w	r0, r0, #1
 800d7f2:	60a2      	str	r2, [r4, #8]
 800d7f4:	6123      	str	r3, [r4, #16]
 800d7f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7fa:	2102      	movs	r1, #2
 800d7fc:	4620      	mov	r0, r4
 800d7fe:	f001 f8af 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800d802:	b178      	cbz	r0, 800d824 <ucdr_deserialize_endian_uint16_t+0xa4>
 800d804:	2e01      	cmp	r6, #1
 800d806:	68a3      	ldr	r3, [r4, #8]
 800d808:	d011      	beq.n	800d82e <ucdr_deserialize_endian_uint16_t+0xae>
 800d80a:	785b      	ldrb	r3, [r3, #1]
 800d80c:	702b      	strb	r3, [r5, #0]
 800d80e:	68a3      	ldr	r3, [r4, #8]
 800d810:	781b      	ldrb	r3, [r3, #0]
 800d812:	706b      	strb	r3, [r5, #1]
 800d814:	2102      	movs	r1, #2
 800d816:	68a2      	ldr	r2, [r4, #8]
 800d818:	6923      	ldr	r3, [r4, #16]
 800d81a:	440a      	add	r2, r1
 800d81c:	7561      	strb	r1, [r4, #21]
 800d81e:	440b      	add	r3, r1
 800d820:	60a2      	str	r2, [r4, #8]
 800d822:	6123      	str	r3, [r4, #16]
 800d824:	7da0      	ldrb	r0, [r4, #22]
 800d826:	f080 0001 	eor.w	r0, r0, #1
 800d82a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d82e:	881b      	ldrh	r3, [r3, #0]
 800d830:	802b      	strh	r3, [r5, #0]
 800d832:	e7ef      	b.n	800d814 <ucdr_deserialize_endian_uint16_t+0x94>
 800d834:	68a2      	ldr	r2, [r4, #8]
 800d836:	6923      	ldr	r3, [r4, #16]
 800d838:	1bd2      	subs	r2, r2, r7
 800d83a:	7da0      	ldrb	r0, [r4, #22]
 800d83c:	1bdb      	subs	r3, r3, r7
 800d83e:	f884 8015 	strb.w	r8, [r4, #21]
 800d842:	f080 0001 	eor.w	r0, r0, #1
 800d846:	60a2      	str	r2, [r4, #8]
 800d848:	6123      	str	r3, [r4, #16]
 800d84a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d84e:	68a3      	ldr	r3, [r4, #8]
 800d850:	781b      	ldrb	r3, [r3, #0]
 800d852:	706b      	strb	r3, [r5, #1]
 800d854:	e7c3      	b.n	800d7de <ucdr_deserialize_endian_uint16_t+0x5e>
 800d856:	4649      	mov	r1, r9
 800d858:	463a      	mov	r2, r7
 800d85a:	4628      	mov	r0, r5
 800d85c:	f00e f87f 	bl	801b95e <memcpy>
 800d860:	4652      	mov	r2, sl
 800d862:	19e8      	adds	r0, r5, r7
 800d864:	68a1      	ldr	r1, [r4, #8]
 800d866:	f00e f87a 	bl	801b95e <memcpy>
 800d86a:	e7b8      	b.n	800d7de <ucdr_deserialize_endian_uint16_t+0x5e>

0800d86c <ucdr_serialize_uint32_t>:
 800d86c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d870:	b082      	sub	sp, #8
 800d872:	4604      	mov	r4, r0
 800d874:	9101      	str	r1, [sp, #4]
 800d876:	2104      	movs	r1, #4
 800d878:	f001 f8c6 	bl	800ea08 <ucdr_buffer_alignment>
 800d87c:	4601      	mov	r1, r0
 800d87e:	4620      	mov	r0, r4
 800d880:	7d67      	ldrb	r7, [r4, #21]
 800d882:	f001 f909 	bl	800ea98 <ucdr_advance_buffer>
 800d886:	2104      	movs	r1, #4
 800d888:	4620      	mov	r0, r4
 800d88a:	f001 f85d 	bl	800e948 <ucdr_check_buffer_available_for>
 800d88e:	2800      	cmp	r0, #0
 800d890:	d139      	bne.n	800d906 <ucdr_serialize_uint32_t+0x9a>
 800d892:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d896:	42ab      	cmp	r3, r5
 800d898:	d930      	bls.n	800d8fc <ucdr_serialize_uint32_t+0x90>
 800d89a:	1b5e      	subs	r6, r3, r5
 800d89c:	60a3      	str	r3, [r4, #8]
 800d89e:	6923      	ldr	r3, [r4, #16]
 800d8a0:	4620      	mov	r0, r4
 800d8a2:	f1c6 0804 	rsb	r8, r6, #4
 800d8a6:	4433      	add	r3, r6
 800d8a8:	4641      	mov	r1, r8
 800d8aa:	6123      	str	r3, [r4, #16]
 800d8ac:	f001 f858 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800d8b0:	2800      	cmp	r0, #0
 800d8b2:	d04c      	beq.n	800d94e <ucdr_serialize_uint32_t+0xe2>
 800d8b4:	7d23      	ldrb	r3, [r4, #20]
 800d8b6:	2b01      	cmp	r3, #1
 800d8b8:	d063      	beq.n	800d982 <ucdr_serialize_uint32_t+0x116>
 800d8ba:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d8be:	702b      	strb	r3, [r5, #0]
 800d8c0:	2e00      	cmp	r6, #0
 800d8c2:	d051      	beq.n	800d968 <ucdr_serialize_uint32_t+0xfc>
 800d8c4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d8c8:	2e01      	cmp	r6, #1
 800d8ca:	706b      	strb	r3, [r5, #1]
 800d8cc:	d050      	beq.n	800d970 <ucdr_serialize_uint32_t+0x104>
 800d8ce:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d8d2:	2e02      	cmp	r6, #2
 800d8d4:	70ab      	strb	r3, [r5, #2]
 800d8d6:	d04f      	beq.n	800d978 <ucdr_serialize_uint32_t+0x10c>
 800d8d8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d8dc:	70eb      	strb	r3, [r5, #3]
 800d8de:	6923      	ldr	r3, [r4, #16]
 800d8e0:	2104      	movs	r1, #4
 800d8e2:	68a2      	ldr	r2, [r4, #8]
 800d8e4:	3304      	adds	r3, #4
 800d8e6:	7da0      	ldrb	r0, [r4, #22]
 800d8e8:	4442      	add	r2, r8
 800d8ea:	7561      	strb	r1, [r4, #21]
 800d8ec:	1b9e      	subs	r6, r3, r6
 800d8ee:	f080 0001 	eor.w	r0, r0, #1
 800d8f2:	60a2      	str	r2, [r4, #8]
 800d8f4:	6126      	str	r6, [r4, #16]
 800d8f6:	b002      	add	sp, #8
 800d8f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8fc:	2104      	movs	r1, #4
 800d8fe:	4620      	mov	r0, r4
 800d900:	f001 f82e 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800d904:	b1d0      	cbz	r0, 800d93c <ucdr_serialize_uint32_t+0xd0>
 800d906:	7d23      	ldrb	r3, [r4, #20]
 800d908:	2b01      	cmp	r3, #1
 800d90a:	68a3      	ldr	r3, [r4, #8]
 800d90c:	d01c      	beq.n	800d948 <ucdr_serialize_uint32_t+0xdc>
 800d90e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800d912:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d916:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800d91a:	7018      	strb	r0, [r3, #0]
 800d91c:	68a3      	ldr	r3, [r4, #8]
 800d91e:	705a      	strb	r2, [r3, #1]
 800d920:	68a3      	ldr	r3, [r4, #8]
 800d922:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d926:	7099      	strb	r1, [r3, #2]
 800d928:	68a3      	ldr	r3, [r4, #8]
 800d92a:	70da      	strb	r2, [r3, #3]
 800d92c:	2104      	movs	r1, #4
 800d92e:	68a2      	ldr	r2, [r4, #8]
 800d930:	6923      	ldr	r3, [r4, #16]
 800d932:	440a      	add	r2, r1
 800d934:	7561      	strb	r1, [r4, #21]
 800d936:	440b      	add	r3, r1
 800d938:	60a2      	str	r2, [r4, #8]
 800d93a:	6123      	str	r3, [r4, #16]
 800d93c:	7da0      	ldrb	r0, [r4, #22]
 800d93e:	f080 0001 	eor.w	r0, r0, #1
 800d942:	b002      	add	sp, #8
 800d944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d948:	9a01      	ldr	r2, [sp, #4]
 800d94a:	601a      	str	r2, [r3, #0]
 800d94c:	e7ee      	b.n	800d92c <ucdr_serialize_uint32_t+0xc0>
 800d94e:	68a2      	ldr	r2, [r4, #8]
 800d950:	6923      	ldr	r3, [r4, #16]
 800d952:	7da0      	ldrb	r0, [r4, #22]
 800d954:	1b92      	subs	r2, r2, r6
 800d956:	1b9b      	subs	r3, r3, r6
 800d958:	7567      	strb	r7, [r4, #21]
 800d95a:	f080 0001 	eor.w	r0, r0, #1
 800d95e:	60a2      	str	r2, [r4, #8]
 800d960:	6123      	str	r3, [r4, #16]
 800d962:	b002      	add	sp, #8
 800d964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d968:	68a3      	ldr	r3, [r4, #8]
 800d96a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d96e:	701a      	strb	r2, [r3, #0]
 800d970:	68a3      	ldr	r3, [r4, #8]
 800d972:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d976:	701a      	strb	r2, [r3, #0]
 800d978:	68a3      	ldr	r3, [r4, #8]
 800d97a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d97e:	701a      	strb	r2, [r3, #0]
 800d980:	e7ad      	b.n	800d8de <ucdr_serialize_uint32_t+0x72>
 800d982:	4628      	mov	r0, r5
 800d984:	ad01      	add	r5, sp, #4
 800d986:	4632      	mov	r2, r6
 800d988:	4629      	mov	r1, r5
 800d98a:	f00d ffe8 	bl	801b95e <memcpy>
 800d98e:	4642      	mov	r2, r8
 800d990:	19a9      	adds	r1, r5, r6
 800d992:	68a0      	ldr	r0, [r4, #8]
 800d994:	f00d ffe3 	bl	801b95e <memcpy>
 800d998:	e7a1      	b.n	800d8de <ucdr_serialize_uint32_t+0x72>
 800d99a:	bf00      	nop

0800d99c <ucdr_serialize_endian_uint32_t>:
 800d99c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d9a0:	4604      	mov	r4, r0
 800d9a2:	b083      	sub	sp, #12
 800d9a4:	460d      	mov	r5, r1
 800d9a6:	2104      	movs	r1, #4
 800d9a8:	9201      	str	r2, [sp, #4]
 800d9aa:	f001 f82d 	bl	800ea08 <ucdr_buffer_alignment>
 800d9ae:	4601      	mov	r1, r0
 800d9b0:	4620      	mov	r0, r4
 800d9b2:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d9b6:	f001 f86f 	bl	800ea98 <ucdr_advance_buffer>
 800d9ba:	2104      	movs	r1, #4
 800d9bc:	4620      	mov	r0, r4
 800d9be:	f000 ffc3 	bl	800e948 <ucdr_check_buffer_available_for>
 800d9c2:	2800      	cmp	r0, #0
 800d9c4:	d138      	bne.n	800da38 <ucdr_serialize_endian_uint32_t+0x9c>
 800d9c6:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800d9ca:	42b7      	cmp	r7, r6
 800d9cc:	d92f      	bls.n	800da2e <ucdr_serialize_endian_uint32_t+0x92>
 800d9ce:	6923      	ldr	r3, [r4, #16]
 800d9d0:	4620      	mov	r0, r4
 800d9d2:	60a7      	str	r7, [r4, #8]
 800d9d4:	1bbf      	subs	r7, r7, r6
 800d9d6:	443b      	add	r3, r7
 800d9d8:	f1c7 0904 	rsb	r9, r7, #4
 800d9dc:	6123      	str	r3, [r4, #16]
 800d9de:	4649      	mov	r1, r9
 800d9e0:	f000 ffbe 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800d9e4:	2800      	cmp	r0, #0
 800d9e6:	d04a      	beq.n	800da7e <ucdr_serialize_endian_uint32_t+0xe2>
 800d9e8:	2d01      	cmp	r5, #1
 800d9ea:	d063      	beq.n	800dab4 <ucdr_serialize_endian_uint32_t+0x118>
 800d9ec:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d9f0:	7033      	strb	r3, [r6, #0]
 800d9f2:	2f00      	cmp	r7, #0
 800d9f4:	d051      	beq.n	800da9a <ucdr_serialize_endian_uint32_t+0xfe>
 800d9f6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d9fa:	2f01      	cmp	r7, #1
 800d9fc:	7073      	strb	r3, [r6, #1]
 800d9fe:	d050      	beq.n	800daa2 <ucdr_serialize_endian_uint32_t+0x106>
 800da00:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800da04:	2f02      	cmp	r7, #2
 800da06:	70b3      	strb	r3, [r6, #2]
 800da08:	d04f      	beq.n	800daaa <ucdr_serialize_endian_uint32_t+0x10e>
 800da0a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800da0e:	70f3      	strb	r3, [r6, #3]
 800da10:	6923      	ldr	r3, [r4, #16]
 800da12:	2104      	movs	r1, #4
 800da14:	68a2      	ldr	r2, [r4, #8]
 800da16:	7da0      	ldrb	r0, [r4, #22]
 800da18:	3304      	adds	r3, #4
 800da1a:	444a      	add	r2, r9
 800da1c:	7561      	strb	r1, [r4, #21]
 800da1e:	1bdb      	subs	r3, r3, r7
 800da20:	f080 0001 	eor.w	r0, r0, #1
 800da24:	60a2      	str	r2, [r4, #8]
 800da26:	6123      	str	r3, [r4, #16]
 800da28:	b003      	add	sp, #12
 800da2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da2e:	2104      	movs	r1, #4
 800da30:	4620      	mov	r0, r4
 800da32:	f000 ff95 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800da36:	b1c8      	cbz	r0, 800da6c <ucdr_serialize_endian_uint32_t+0xd0>
 800da38:	2d01      	cmp	r5, #1
 800da3a:	68a3      	ldr	r3, [r4, #8]
 800da3c:	d01c      	beq.n	800da78 <ucdr_serialize_endian_uint32_t+0xdc>
 800da3e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800da42:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800da46:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800da4a:	7018      	strb	r0, [r3, #0]
 800da4c:	68a3      	ldr	r3, [r4, #8]
 800da4e:	705a      	strb	r2, [r3, #1]
 800da50:	68a3      	ldr	r3, [r4, #8]
 800da52:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800da56:	7099      	strb	r1, [r3, #2]
 800da58:	68a3      	ldr	r3, [r4, #8]
 800da5a:	70da      	strb	r2, [r3, #3]
 800da5c:	2104      	movs	r1, #4
 800da5e:	68a2      	ldr	r2, [r4, #8]
 800da60:	6923      	ldr	r3, [r4, #16]
 800da62:	440a      	add	r2, r1
 800da64:	7561      	strb	r1, [r4, #21]
 800da66:	440b      	add	r3, r1
 800da68:	60a2      	str	r2, [r4, #8]
 800da6a:	6123      	str	r3, [r4, #16]
 800da6c:	7da0      	ldrb	r0, [r4, #22]
 800da6e:	f080 0001 	eor.w	r0, r0, #1
 800da72:	b003      	add	sp, #12
 800da74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da78:	9a01      	ldr	r2, [sp, #4]
 800da7a:	601a      	str	r2, [r3, #0]
 800da7c:	e7ee      	b.n	800da5c <ucdr_serialize_endian_uint32_t+0xc0>
 800da7e:	68a2      	ldr	r2, [r4, #8]
 800da80:	6923      	ldr	r3, [r4, #16]
 800da82:	7da0      	ldrb	r0, [r4, #22]
 800da84:	1bd2      	subs	r2, r2, r7
 800da86:	1bdb      	subs	r3, r3, r7
 800da88:	f884 8015 	strb.w	r8, [r4, #21]
 800da8c:	f080 0001 	eor.w	r0, r0, #1
 800da90:	60a2      	str	r2, [r4, #8]
 800da92:	6123      	str	r3, [r4, #16]
 800da94:	b003      	add	sp, #12
 800da96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da9a:	68a3      	ldr	r3, [r4, #8]
 800da9c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800daa0:	701a      	strb	r2, [r3, #0]
 800daa2:	68a3      	ldr	r3, [r4, #8]
 800daa4:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800daa8:	701a      	strb	r2, [r3, #0]
 800daaa:	68a3      	ldr	r3, [r4, #8]
 800daac:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800dab0:	701a      	strb	r2, [r3, #0]
 800dab2:	e7ad      	b.n	800da10 <ucdr_serialize_endian_uint32_t+0x74>
 800dab4:	ad01      	add	r5, sp, #4
 800dab6:	463a      	mov	r2, r7
 800dab8:	4630      	mov	r0, r6
 800daba:	4629      	mov	r1, r5
 800dabc:	f00d ff4f 	bl	801b95e <memcpy>
 800dac0:	464a      	mov	r2, r9
 800dac2:	19e9      	adds	r1, r5, r7
 800dac4:	68a0      	ldr	r0, [r4, #8]
 800dac6:	f00d ff4a 	bl	801b95e <memcpy>
 800daca:	e7a1      	b.n	800da10 <ucdr_serialize_endian_uint32_t+0x74>

0800dacc <ucdr_deserialize_uint32_t>:
 800dacc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dad0:	4604      	mov	r4, r0
 800dad2:	460d      	mov	r5, r1
 800dad4:	2104      	movs	r1, #4
 800dad6:	f000 ff97 	bl	800ea08 <ucdr_buffer_alignment>
 800dada:	4601      	mov	r1, r0
 800dadc:	4620      	mov	r0, r4
 800dade:	f894 8015 	ldrb.w	r8, [r4, #21]
 800dae2:	f000 ffd9 	bl	800ea98 <ucdr_advance_buffer>
 800dae6:	2104      	movs	r1, #4
 800dae8:	4620      	mov	r0, r4
 800daea:	f000 ff2d 	bl	800e948 <ucdr_check_buffer_available_for>
 800daee:	2800      	cmp	r0, #0
 800daf0:	d138      	bne.n	800db64 <ucdr_deserialize_uint32_t+0x98>
 800daf2:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800daf6:	42b7      	cmp	r7, r6
 800daf8:	d92f      	bls.n	800db5a <ucdr_deserialize_uint32_t+0x8e>
 800dafa:	6923      	ldr	r3, [r4, #16]
 800dafc:	4620      	mov	r0, r4
 800dafe:	60a7      	str	r7, [r4, #8]
 800db00:	1bbf      	subs	r7, r7, r6
 800db02:	443b      	add	r3, r7
 800db04:	f1c7 0904 	rsb	r9, r7, #4
 800db08:	6123      	str	r3, [r4, #16]
 800db0a:	4649      	mov	r1, r9
 800db0c:	f000 ff28 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800db10:	2800      	cmp	r0, #0
 800db12:	d046      	beq.n	800dba2 <ucdr_deserialize_uint32_t+0xd6>
 800db14:	7d23      	ldrb	r3, [r4, #20]
 800db16:	2b01      	cmp	r3, #1
 800db18:	d05c      	beq.n	800dbd4 <ucdr_deserialize_uint32_t+0x108>
 800db1a:	78f3      	ldrb	r3, [r6, #3]
 800db1c:	702b      	strb	r3, [r5, #0]
 800db1e:	2f00      	cmp	r7, #0
 800db20:	d04c      	beq.n	800dbbc <ucdr_deserialize_uint32_t+0xf0>
 800db22:	78b3      	ldrb	r3, [r6, #2]
 800db24:	2f01      	cmp	r7, #1
 800db26:	706b      	strb	r3, [r5, #1]
 800db28:	f105 0302 	add.w	r3, r5, #2
 800db2c:	d04a      	beq.n	800dbc4 <ucdr_deserialize_uint32_t+0xf8>
 800db2e:	7873      	ldrb	r3, [r6, #1]
 800db30:	2f02      	cmp	r7, #2
 800db32:	70ab      	strb	r3, [r5, #2]
 800db34:	f105 0303 	add.w	r3, r5, #3
 800db38:	d048      	beq.n	800dbcc <ucdr_deserialize_uint32_t+0x100>
 800db3a:	7833      	ldrb	r3, [r6, #0]
 800db3c:	70eb      	strb	r3, [r5, #3]
 800db3e:	6923      	ldr	r3, [r4, #16]
 800db40:	2104      	movs	r1, #4
 800db42:	68a2      	ldr	r2, [r4, #8]
 800db44:	3304      	adds	r3, #4
 800db46:	7da0      	ldrb	r0, [r4, #22]
 800db48:	444a      	add	r2, r9
 800db4a:	7561      	strb	r1, [r4, #21]
 800db4c:	1bdb      	subs	r3, r3, r7
 800db4e:	f080 0001 	eor.w	r0, r0, #1
 800db52:	60a2      	str	r2, [r4, #8]
 800db54:	6123      	str	r3, [r4, #16]
 800db56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db5a:	2104      	movs	r1, #4
 800db5c:	4620      	mov	r0, r4
 800db5e:	f000 feff 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800db62:	b1b0      	cbz	r0, 800db92 <ucdr_deserialize_uint32_t+0xc6>
 800db64:	7d23      	ldrb	r3, [r4, #20]
 800db66:	2b01      	cmp	r3, #1
 800db68:	68a3      	ldr	r3, [r4, #8]
 800db6a:	d017      	beq.n	800db9c <ucdr_deserialize_uint32_t+0xd0>
 800db6c:	78db      	ldrb	r3, [r3, #3]
 800db6e:	702b      	strb	r3, [r5, #0]
 800db70:	68a3      	ldr	r3, [r4, #8]
 800db72:	789b      	ldrb	r3, [r3, #2]
 800db74:	706b      	strb	r3, [r5, #1]
 800db76:	68a3      	ldr	r3, [r4, #8]
 800db78:	785b      	ldrb	r3, [r3, #1]
 800db7a:	70ab      	strb	r3, [r5, #2]
 800db7c:	68a3      	ldr	r3, [r4, #8]
 800db7e:	781b      	ldrb	r3, [r3, #0]
 800db80:	70eb      	strb	r3, [r5, #3]
 800db82:	2104      	movs	r1, #4
 800db84:	68a2      	ldr	r2, [r4, #8]
 800db86:	6923      	ldr	r3, [r4, #16]
 800db88:	440a      	add	r2, r1
 800db8a:	7561      	strb	r1, [r4, #21]
 800db8c:	440b      	add	r3, r1
 800db8e:	60a2      	str	r2, [r4, #8]
 800db90:	6123      	str	r3, [r4, #16]
 800db92:	7da0      	ldrb	r0, [r4, #22]
 800db94:	f080 0001 	eor.w	r0, r0, #1
 800db98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	602b      	str	r3, [r5, #0]
 800dba0:	e7ef      	b.n	800db82 <ucdr_deserialize_uint32_t+0xb6>
 800dba2:	68a2      	ldr	r2, [r4, #8]
 800dba4:	6923      	ldr	r3, [r4, #16]
 800dba6:	1bd2      	subs	r2, r2, r7
 800dba8:	7da0      	ldrb	r0, [r4, #22]
 800dbaa:	1bdb      	subs	r3, r3, r7
 800dbac:	f884 8015 	strb.w	r8, [r4, #21]
 800dbb0:	f080 0001 	eor.w	r0, r0, #1
 800dbb4:	60a2      	str	r2, [r4, #8]
 800dbb6:	6123      	str	r3, [r4, #16]
 800dbb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dbbc:	68a3      	ldr	r3, [r4, #8]
 800dbbe:	789b      	ldrb	r3, [r3, #2]
 800dbc0:	706b      	strb	r3, [r5, #1]
 800dbc2:	1cab      	adds	r3, r5, #2
 800dbc4:	68a2      	ldr	r2, [r4, #8]
 800dbc6:	7852      	ldrb	r2, [r2, #1]
 800dbc8:	f803 2b01 	strb.w	r2, [r3], #1
 800dbcc:	68a2      	ldr	r2, [r4, #8]
 800dbce:	7812      	ldrb	r2, [r2, #0]
 800dbd0:	701a      	strb	r2, [r3, #0]
 800dbd2:	e7b4      	b.n	800db3e <ucdr_deserialize_uint32_t+0x72>
 800dbd4:	4631      	mov	r1, r6
 800dbd6:	463a      	mov	r2, r7
 800dbd8:	4628      	mov	r0, r5
 800dbda:	f00d fec0 	bl	801b95e <memcpy>
 800dbde:	464a      	mov	r2, r9
 800dbe0:	19e8      	adds	r0, r5, r7
 800dbe2:	68a1      	ldr	r1, [r4, #8]
 800dbe4:	f00d febb 	bl	801b95e <memcpy>
 800dbe8:	e7a9      	b.n	800db3e <ucdr_deserialize_uint32_t+0x72>
 800dbea:	bf00      	nop

0800dbec <ucdr_deserialize_endian_uint32_t>:
 800dbec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dbf0:	4604      	mov	r4, r0
 800dbf2:	460e      	mov	r6, r1
 800dbf4:	2104      	movs	r1, #4
 800dbf6:	4615      	mov	r5, r2
 800dbf8:	f000 ff06 	bl	800ea08 <ucdr_buffer_alignment>
 800dbfc:	4601      	mov	r1, r0
 800dbfe:	4620      	mov	r0, r4
 800dc00:	f894 8015 	ldrb.w	r8, [r4, #21]
 800dc04:	f000 ff48 	bl	800ea98 <ucdr_advance_buffer>
 800dc08:	2104      	movs	r1, #4
 800dc0a:	4620      	mov	r0, r4
 800dc0c:	f000 fe9c 	bl	800e948 <ucdr_check_buffer_available_for>
 800dc10:	2800      	cmp	r0, #0
 800dc12:	d13c      	bne.n	800dc8e <ucdr_deserialize_endian_uint32_t+0xa2>
 800dc14:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800dc18:	42bb      	cmp	r3, r7
 800dc1a:	d933      	bls.n	800dc84 <ucdr_deserialize_endian_uint32_t+0x98>
 800dc1c:	eba3 0907 	sub.w	r9, r3, r7
 800dc20:	60a3      	str	r3, [r4, #8]
 800dc22:	6923      	ldr	r3, [r4, #16]
 800dc24:	4620      	mov	r0, r4
 800dc26:	f1c9 0a04 	rsb	sl, r9, #4
 800dc2a:	444b      	add	r3, r9
 800dc2c:	4651      	mov	r1, sl
 800dc2e:	6123      	str	r3, [r4, #16]
 800dc30:	f000 fe96 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800dc34:	2800      	cmp	r0, #0
 800dc36:	d048      	beq.n	800dcca <ucdr_deserialize_endian_uint32_t+0xde>
 800dc38:	2e01      	cmp	r6, #1
 800dc3a:	d061      	beq.n	800dd00 <ucdr_deserialize_endian_uint32_t+0x114>
 800dc3c:	78fb      	ldrb	r3, [r7, #3]
 800dc3e:	702b      	strb	r3, [r5, #0]
 800dc40:	f1b9 0f00 	cmp.w	r9, #0
 800dc44:	d050      	beq.n	800dce8 <ucdr_deserialize_endian_uint32_t+0xfc>
 800dc46:	78bb      	ldrb	r3, [r7, #2]
 800dc48:	f1b9 0f01 	cmp.w	r9, #1
 800dc4c:	706b      	strb	r3, [r5, #1]
 800dc4e:	f105 0302 	add.w	r3, r5, #2
 800dc52:	d04d      	beq.n	800dcf0 <ucdr_deserialize_endian_uint32_t+0x104>
 800dc54:	787b      	ldrb	r3, [r7, #1]
 800dc56:	f1b9 0f02 	cmp.w	r9, #2
 800dc5a:	70ab      	strb	r3, [r5, #2]
 800dc5c:	f105 0303 	add.w	r3, r5, #3
 800dc60:	d04a      	beq.n	800dcf8 <ucdr_deserialize_endian_uint32_t+0x10c>
 800dc62:	783b      	ldrb	r3, [r7, #0]
 800dc64:	70eb      	strb	r3, [r5, #3]
 800dc66:	6923      	ldr	r3, [r4, #16]
 800dc68:	2104      	movs	r1, #4
 800dc6a:	68a2      	ldr	r2, [r4, #8]
 800dc6c:	3304      	adds	r3, #4
 800dc6e:	7da0      	ldrb	r0, [r4, #22]
 800dc70:	4452      	add	r2, sl
 800dc72:	7561      	strb	r1, [r4, #21]
 800dc74:	eba3 0309 	sub.w	r3, r3, r9
 800dc78:	f080 0001 	eor.w	r0, r0, #1
 800dc7c:	60a2      	str	r2, [r4, #8]
 800dc7e:	6123      	str	r3, [r4, #16]
 800dc80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc84:	2104      	movs	r1, #4
 800dc86:	4620      	mov	r0, r4
 800dc88:	f000 fe6a 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800dc8c:	b1a8      	cbz	r0, 800dcba <ucdr_deserialize_endian_uint32_t+0xce>
 800dc8e:	2e01      	cmp	r6, #1
 800dc90:	68a3      	ldr	r3, [r4, #8]
 800dc92:	d017      	beq.n	800dcc4 <ucdr_deserialize_endian_uint32_t+0xd8>
 800dc94:	78db      	ldrb	r3, [r3, #3]
 800dc96:	702b      	strb	r3, [r5, #0]
 800dc98:	68a3      	ldr	r3, [r4, #8]
 800dc9a:	789b      	ldrb	r3, [r3, #2]
 800dc9c:	706b      	strb	r3, [r5, #1]
 800dc9e:	68a3      	ldr	r3, [r4, #8]
 800dca0:	785b      	ldrb	r3, [r3, #1]
 800dca2:	70ab      	strb	r3, [r5, #2]
 800dca4:	68a3      	ldr	r3, [r4, #8]
 800dca6:	781b      	ldrb	r3, [r3, #0]
 800dca8:	70eb      	strb	r3, [r5, #3]
 800dcaa:	2104      	movs	r1, #4
 800dcac:	68a2      	ldr	r2, [r4, #8]
 800dcae:	6923      	ldr	r3, [r4, #16]
 800dcb0:	440a      	add	r2, r1
 800dcb2:	7561      	strb	r1, [r4, #21]
 800dcb4:	440b      	add	r3, r1
 800dcb6:	60a2      	str	r2, [r4, #8]
 800dcb8:	6123      	str	r3, [r4, #16]
 800dcba:	7da0      	ldrb	r0, [r4, #22]
 800dcbc:	f080 0001 	eor.w	r0, r0, #1
 800dcc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	602b      	str	r3, [r5, #0]
 800dcc8:	e7ef      	b.n	800dcaa <ucdr_deserialize_endian_uint32_t+0xbe>
 800dcca:	68a2      	ldr	r2, [r4, #8]
 800dccc:	6923      	ldr	r3, [r4, #16]
 800dcce:	eba2 0209 	sub.w	r2, r2, r9
 800dcd2:	7da0      	ldrb	r0, [r4, #22]
 800dcd4:	eba3 0309 	sub.w	r3, r3, r9
 800dcd8:	f884 8015 	strb.w	r8, [r4, #21]
 800dcdc:	f080 0001 	eor.w	r0, r0, #1
 800dce0:	60a2      	str	r2, [r4, #8]
 800dce2:	6123      	str	r3, [r4, #16]
 800dce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dce8:	68a3      	ldr	r3, [r4, #8]
 800dcea:	789b      	ldrb	r3, [r3, #2]
 800dcec:	706b      	strb	r3, [r5, #1]
 800dcee:	1cab      	adds	r3, r5, #2
 800dcf0:	68a2      	ldr	r2, [r4, #8]
 800dcf2:	7852      	ldrb	r2, [r2, #1]
 800dcf4:	f803 2b01 	strb.w	r2, [r3], #1
 800dcf8:	68a2      	ldr	r2, [r4, #8]
 800dcfa:	7812      	ldrb	r2, [r2, #0]
 800dcfc:	701a      	strb	r2, [r3, #0]
 800dcfe:	e7b2      	b.n	800dc66 <ucdr_deserialize_endian_uint32_t+0x7a>
 800dd00:	4639      	mov	r1, r7
 800dd02:	464a      	mov	r2, r9
 800dd04:	4628      	mov	r0, r5
 800dd06:	f00d fe2a 	bl	801b95e <memcpy>
 800dd0a:	4652      	mov	r2, sl
 800dd0c:	eb05 0009 	add.w	r0, r5, r9
 800dd10:	68a1      	ldr	r1, [r4, #8]
 800dd12:	f00d fe24 	bl	801b95e <memcpy>
 800dd16:	e7a6      	b.n	800dc66 <ucdr_deserialize_endian_uint32_t+0x7a>

0800dd18 <ucdr_serialize_uint64_t>:
 800dd18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd1c:	4604      	mov	r4, r0
 800dd1e:	b082      	sub	sp, #8
 800dd20:	2108      	movs	r1, #8
 800dd22:	e9cd 2300 	strd	r2, r3, [sp]
 800dd26:	f000 fe6f 	bl	800ea08 <ucdr_buffer_alignment>
 800dd2a:	4601      	mov	r1, r0
 800dd2c:	4620      	mov	r0, r4
 800dd2e:	7d67      	ldrb	r7, [r4, #21]
 800dd30:	f000 feb2 	bl	800ea98 <ucdr_advance_buffer>
 800dd34:	2108      	movs	r1, #8
 800dd36:	4620      	mov	r0, r4
 800dd38:	f000 fe06 	bl	800e948 <ucdr_check_buffer_available_for>
 800dd3c:	2800      	cmp	r0, #0
 800dd3e:	d14e      	bne.n	800ddde <ucdr_serialize_uint64_t+0xc6>
 800dd40:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800dd44:	42ab      	cmp	r3, r5
 800dd46:	d945      	bls.n	800ddd4 <ucdr_serialize_uint64_t+0xbc>
 800dd48:	1b5e      	subs	r6, r3, r5
 800dd4a:	60a3      	str	r3, [r4, #8]
 800dd4c:	6923      	ldr	r3, [r4, #16]
 800dd4e:	4620      	mov	r0, r4
 800dd50:	f1c6 0808 	rsb	r8, r6, #8
 800dd54:	4433      	add	r3, r6
 800dd56:	4641      	mov	r1, r8
 800dd58:	6123      	str	r3, [r4, #16]
 800dd5a:	f000 fe01 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800dd5e:	2800      	cmp	r0, #0
 800dd60:	d074      	beq.n	800de4c <ucdr_serialize_uint64_t+0x134>
 800dd62:	7d23      	ldrb	r3, [r4, #20]
 800dd64:	2b01      	cmp	r3, #1
 800dd66:	f000 809b 	beq.w	800dea0 <ucdr_serialize_uint64_t+0x188>
 800dd6a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800dd6e:	702b      	strb	r3, [r5, #0]
 800dd70:	2e00      	cmp	r6, #0
 800dd72:	d078      	beq.n	800de66 <ucdr_serialize_uint64_t+0x14e>
 800dd74:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800dd78:	2e01      	cmp	r6, #1
 800dd7a:	706b      	strb	r3, [r5, #1]
 800dd7c:	d077      	beq.n	800de6e <ucdr_serialize_uint64_t+0x156>
 800dd7e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800dd82:	2e02      	cmp	r6, #2
 800dd84:	70ab      	strb	r3, [r5, #2]
 800dd86:	d076      	beq.n	800de76 <ucdr_serialize_uint64_t+0x15e>
 800dd88:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800dd8c:	2e03      	cmp	r6, #3
 800dd8e:	70eb      	strb	r3, [r5, #3]
 800dd90:	d075      	beq.n	800de7e <ucdr_serialize_uint64_t+0x166>
 800dd92:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800dd96:	2e04      	cmp	r6, #4
 800dd98:	712b      	strb	r3, [r5, #4]
 800dd9a:	d074      	beq.n	800de86 <ucdr_serialize_uint64_t+0x16e>
 800dd9c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800dda0:	2e05      	cmp	r6, #5
 800dda2:	716b      	strb	r3, [r5, #5]
 800dda4:	d073      	beq.n	800de8e <ucdr_serialize_uint64_t+0x176>
 800dda6:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800ddaa:	2e06      	cmp	r6, #6
 800ddac:	71ab      	strb	r3, [r5, #6]
 800ddae:	d072      	beq.n	800de96 <ucdr_serialize_uint64_t+0x17e>
 800ddb0:	f89d 3000 	ldrb.w	r3, [sp]
 800ddb4:	71eb      	strb	r3, [r5, #7]
 800ddb6:	6923      	ldr	r3, [r4, #16]
 800ddb8:	2108      	movs	r1, #8
 800ddba:	68a2      	ldr	r2, [r4, #8]
 800ddbc:	3308      	adds	r3, #8
 800ddbe:	7da0      	ldrb	r0, [r4, #22]
 800ddc0:	4442      	add	r2, r8
 800ddc2:	7561      	strb	r1, [r4, #21]
 800ddc4:	1b9e      	subs	r6, r3, r6
 800ddc6:	f080 0001 	eor.w	r0, r0, #1
 800ddca:	60a2      	str	r2, [r4, #8]
 800ddcc:	6126      	str	r6, [r4, #16]
 800ddce:	b002      	add	sp, #8
 800ddd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ddd4:	2108      	movs	r1, #8
 800ddd6:	4620      	mov	r0, r4
 800ddd8:	f000 fdc2 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800dddc:	b350      	cbz	r0, 800de34 <ucdr_serialize_uint64_t+0x11c>
 800ddde:	7d23      	ldrb	r3, [r4, #20]
 800dde0:	2b01      	cmp	r3, #1
 800dde2:	d02d      	beq.n	800de40 <ucdr_serialize_uint64_t+0x128>
 800dde4:	68a3      	ldr	r3, [r4, #8]
 800dde6:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800ddea:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ddee:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800ddf2:	7018      	strb	r0, [r3, #0]
 800ddf4:	68a3      	ldr	r3, [r4, #8]
 800ddf6:	705a      	strb	r2, [r3, #1]
 800ddf8:	68a3      	ldr	r3, [r4, #8]
 800ddfa:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ddfe:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800de02:	7099      	strb	r1, [r3, #2]
 800de04:	68a3      	ldr	r3, [r4, #8]
 800de06:	70da      	strb	r2, [r3, #3]
 800de08:	68a3      	ldr	r3, [r4, #8]
 800de0a:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800de0e:	f89d 1001 	ldrb.w	r1, [sp, #1]
 800de12:	7118      	strb	r0, [r3, #4]
 800de14:	68a3      	ldr	r3, [r4, #8]
 800de16:	715a      	strb	r2, [r3, #5]
 800de18:	68a3      	ldr	r3, [r4, #8]
 800de1a:	f89d 2000 	ldrb.w	r2, [sp]
 800de1e:	7199      	strb	r1, [r3, #6]
 800de20:	68a3      	ldr	r3, [r4, #8]
 800de22:	71da      	strb	r2, [r3, #7]
 800de24:	2108      	movs	r1, #8
 800de26:	68a2      	ldr	r2, [r4, #8]
 800de28:	6923      	ldr	r3, [r4, #16]
 800de2a:	440a      	add	r2, r1
 800de2c:	7561      	strb	r1, [r4, #21]
 800de2e:	440b      	add	r3, r1
 800de30:	60a2      	str	r2, [r4, #8]
 800de32:	6123      	str	r3, [r4, #16]
 800de34:	7da0      	ldrb	r0, [r4, #22]
 800de36:	f080 0001 	eor.w	r0, r0, #1
 800de3a:	b002      	add	sp, #8
 800de3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de40:	466b      	mov	r3, sp
 800de42:	68a2      	ldr	r2, [r4, #8]
 800de44:	cb03      	ldmia	r3!, {r0, r1}
 800de46:	6010      	str	r0, [r2, #0]
 800de48:	6051      	str	r1, [r2, #4]
 800de4a:	e7eb      	b.n	800de24 <ucdr_serialize_uint64_t+0x10c>
 800de4c:	68a2      	ldr	r2, [r4, #8]
 800de4e:	6923      	ldr	r3, [r4, #16]
 800de50:	7da0      	ldrb	r0, [r4, #22]
 800de52:	1b92      	subs	r2, r2, r6
 800de54:	1b9b      	subs	r3, r3, r6
 800de56:	7567      	strb	r7, [r4, #21]
 800de58:	f080 0001 	eor.w	r0, r0, #1
 800de5c:	60a2      	str	r2, [r4, #8]
 800de5e:	6123      	str	r3, [r4, #16]
 800de60:	b002      	add	sp, #8
 800de62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de66:	68a3      	ldr	r3, [r4, #8]
 800de68:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800de6c:	701a      	strb	r2, [r3, #0]
 800de6e:	68a3      	ldr	r3, [r4, #8]
 800de70:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800de74:	701a      	strb	r2, [r3, #0]
 800de76:	68a3      	ldr	r3, [r4, #8]
 800de78:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800de7c:	701a      	strb	r2, [r3, #0]
 800de7e:	68a3      	ldr	r3, [r4, #8]
 800de80:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800de84:	701a      	strb	r2, [r3, #0]
 800de86:	68a3      	ldr	r3, [r4, #8]
 800de88:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800de8c:	701a      	strb	r2, [r3, #0]
 800de8e:	68a3      	ldr	r3, [r4, #8]
 800de90:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800de94:	701a      	strb	r2, [r3, #0]
 800de96:	68a3      	ldr	r3, [r4, #8]
 800de98:	f89d 2000 	ldrb.w	r2, [sp]
 800de9c:	701a      	strb	r2, [r3, #0]
 800de9e:	e78a      	b.n	800ddb6 <ucdr_serialize_uint64_t+0x9e>
 800dea0:	4628      	mov	r0, r5
 800dea2:	466d      	mov	r5, sp
 800dea4:	4632      	mov	r2, r6
 800dea6:	4629      	mov	r1, r5
 800dea8:	f00d fd59 	bl	801b95e <memcpy>
 800deac:	4642      	mov	r2, r8
 800deae:	19a9      	adds	r1, r5, r6
 800deb0:	68a0      	ldr	r0, [r4, #8]
 800deb2:	f00d fd54 	bl	801b95e <memcpy>
 800deb6:	e77e      	b.n	800ddb6 <ucdr_serialize_uint64_t+0x9e>

0800deb8 <ucdr_serialize_int16_t>:
 800deb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800debc:	460b      	mov	r3, r1
 800debe:	b082      	sub	sp, #8
 800dec0:	4604      	mov	r4, r0
 800dec2:	2102      	movs	r1, #2
 800dec4:	f8ad 3006 	strh.w	r3, [sp, #6]
 800dec8:	f000 fd9e 	bl	800ea08 <ucdr_buffer_alignment>
 800decc:	4601      	mov	r1, r0
 800dece:	4620      	mov	r0, r4
 800ded0:	7d67      	ldrb	r7, [r4, #21]
 800ded2:	f000 fde1 	bl	800ea98 <ucdr_advance_buffer>
 800ded6:	2102      	movs	r1, #2
 800ded8:	4620      	mov	r0, r4
 800deda:	f000 fd35 	bl	800e948 <ucdr_check_buffer_available_for>
 800dede:	bb78      	cbnz	r0, 800df40 <ucdr_serialize_int16_t+0x88>
 800dee0:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800dee4:	42ab      	cmp	r3, r5
 800dee6:	d926      	bls.n	800df36 <ucdr_serialize_int16_t+0x7e>
 800dee8:	1b5e      	subs	r6, r3, r5
 800deea:	60a3      	str	r3, [r4, #8]
 800deec:	6923      	ldr	r3, [r4, #16]
 800deee:	4620      	mov	r0, r4
 800def0:	f1c6 0802 	rsb	r8, r6, #2
 800def4:	4433      	add	r3, r6
 800def6:	4641      	mov	r1, r8
 800def8:	6123      	str	r3, [r4, #16]
 800defa:	f000 fd31 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800defe:	2800      	cmp	r0, #0
 800df00:	d03b      	beq.n	800df7a <ucdr_serialize_int16_t+0xc2>
 800df02:	7d23      	ldrb	r3, [r4, #20]
 800df04:	2b01      	cmp	r3, #1
 800df06:	d04a      	beq.n	800df9e <ucdr_serialize_int16_t+0xe6>
 800df08:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800df0c:	702b      	strb	r3, [r5, #0]
 800df0e:	2e00      	cmp	r6, #0
 800df10:	d040      	beq.n	800df94 <ucdr_serialize_int16_t+0xdc>
 800df12:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800df16:	706b      	strb	r3, [r5, #1]
 800df18:	6923      	ldr	r3, [r4, #16]
 800df1a:	2102      	movs	r1, #2
 800df1c:	68a2      	ldr	r2, [r4, #8]
 800df1e:	3302      	adds	r3, #2
 800df20:	7da0      	ldrb	r0, [r4, #22]
 800df22:	4442      	add	r2, r8
 800df24:	7561      	strb	r1, [r4, #21]
 800df26:	1b9e      	subs	r6, r3, r6
 800df28:	f080 0001 	eor.w	r0, r0, #1
 800df2c:	60a2      	str	r2, [r4, #8]
 800df2e:	6126      	str	r6, [r4, #16]
 800df30:	b002      	add	sp, #8
 800df32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df36:	2102      	movs	r1, #2
 800df38:	4620      	mov	r0, r4
 800df3a:	f000 fd11 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800df3e:	b190      	cbz	r0, 800df66 <ucdr_serialize_int16_t+0xae>
 800df40:	7d23      	ldrb	r3, [r4, #20]
 800df42:	2b01      	cmp	r3, #1
 800df44:	68a3      	ldr	r3, [r4, #8]
 800df46:	d014      	beq.n	800df72 <ucdr_serialize_int16_t+0xba>
 800df48:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800df4c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800df50:	7019      	strb	r1, [r3, #0]
 800df52:	68a3      	ldr	r3, [r4, #8]
 800df54:	705a      	strb	r2, [r3, #1]
 800df56:	2102      	movs	r1, #2
 800df58:	68a2      	ldr	r2, [r4, #8]
 800df5a:	6923      	ldr	r3, [r4, #16]
 800df5c:	440a      	add	r2, r1
 800df5e:	7561      	strb	r1, [r4, #21]
 800df60:	440b      	add	r3, r1
 800df62:	60a2      	str	r2, [r4, #8]
 800df64:	6123      	str	r3, [r4, #16]
 800df66:	7da0      	ldrb	r0, [r4, #22]
 800df68:	f080 0001 	eor.w	r0, r0, #1
 800df6c:	b002      	add	sp, #8
 800df6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df72:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800df76:	801a      	strh	r2, [r3, #0]
 800df78:	e7ed      	b.n	800df56 <ucdr_serialize_int16_t+0x9e>
 800df7a:	68a2      	ldr	r2, [r4, #8]
 800df7c:	6923      	ldr	r3, [r4, #16]
 800df7e:	7da0      	ldrb	r0, [r4, #22]
 800df80:	1b92      	subs	r2, r2, r6
 800df82:	1b9b      	subs	r3, r3, r6
 800df84:	7567      	strb	r7, [r4, #21]
 800df86:	f080 0001 	eor.w	r0, r0, #1
 800df8a:	60a2      	str	r2, [r4, #8]
 800df8c:	6123      	str	r3, [r4, #16]
 800df8e:	b002      	add	sp, #8
 800df90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df94:	68a3      	ldr	r3, [r4, #8]
 800df96:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800df9a:	701a      	strb	r2, [r3, #0]
 800df9c:	e7bc      	b.n	800df18 <ucdr_serialize_int16_t+0x60>
 800df9e:	4628      	mov	r0, r5
 800dfa0:	f10d 0506 	add.w	r5, sp, #6
 800dfa4:	4632      	mov	r2, r6
 800dfa6:	4629      	mov	r1, r5
 800dfa8:	f00d fcd9 	bl	801b95e <memcpy>
 800dfac:	4642      	mov	r2, r8
 800dfae:	19a9      	adds	r1, r5, r6
 800dfb0:	68a0      	ldr	r0, [r4, #8]
 800dfb2:	f00d fcd4 	bl	801b95e <memcpy>
 800dfb6:	e7af      	b.n	800df18 <ucdr_serialize_int16_t+0x60>

0800dfb8 <ucdr_deserialize_int16_t>:
 800dfb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dfbc:	4604      	mov	r4, r0
 800dfbe:	460d      	mov	r5, r1
 800dfc0:	2102      	movs	r1, #2
 800dfc2:	f000 fd21 	bl	800ea08 <ucdr_buffer_alignment>
 800dfc6:	4601      	mov	r1, r0
 800dfc8:	4620      	mov	r0, r4
 800dfca:	f894 8015 	ldrb.w	r8, [r4, #21]
 800dfce:	f000 fd63 	bl	800ea98 <ucdr_advance_buffer>
 800dfd2:	2102      	movs	r1, #2
 800dfd4:	4620      	mov	r0, r4
 800dfd6:	f000 fcb7 	bl	800e948 <ucdr_check_buffer_available_for>
 800dfda:	bb60      	cbnz	r0, 800e036 <ucdr_deserialize_int16_t+0x7e>
 800dfdc:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800dfe0:	42be      	cmp	r6, r7
 800dfe2:	d923      	bls.n	800e02c <ucdr_deserialize_int16_t+0x74>
 800dfe4:	6923      	ldr	r3, [r4, #16]
 800dfe6:	4620      	mov	r0, r4
 800dfe8:	60a6      	str	r6, [r4, #8]
 800dfea:	1bf6      	subs	r6, r6, r7
 800dfec:	4433      	add	r3, r6
 800dfee:	f1c6 0902 	rsb	r9, r6, #2
 800dff2:	6123      	str	r3, [r4, #16]
 800dff4:	4649      	mov	r1, r9
 800dff6:	f000 fcb3 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800dffa:	2800      	cmp	r0, #0
 800dffc:	d034      	beq.n	800e068 <ucdr_deserialize_int16_t+0xb0>
 800dffe:	7d23      	ldrb	r3, [r4, #20]
 800e000:	2b01      	cmp	r3, #1
 800e002:	d042      	beq.n	800e08a <ucdr_deserialize_int16_t+0xd2>
 800e004:	787b      	ldrb	r3, [r7, #1]
 800e006:	702b      	strb	r3, [r5, #0]
 800e008:	2e00      	cmp	r6, #0
 800e00a:	d03a      	beq.n	800e082 <ucdr_deserialize_int16_t+0xca>
 800e00c:	783b      	ldrb	r3, [r7, #0]
 800e00e:	706b      	strb	r3, [r5, #1]
 800e010:	6923      	ldr	r3, [r4, #16]
 800e012:	2102      	movs	r1, #2
 800e014:	68a2      	ldr	r2, [r4, #8]
 800e016:	3302      	adds	r3, #2
 800e018:	7da0      	ldrb	r0, [r4, #22]
 800e01a:	444a      	add	r2, r9
 800e01c:	7561      	strb	r1, [r4, #21]
 800e01e:	1b9b      	subs	r3, r3, r6
 800e020:	f080 0001 	eor.w	r0, r0, #1
 800e024:	60a2      	str	r2, [r4, #8]
 800e026:	6123      	str	r3, [r4, #16]
 800e028:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e02c:	2102      	movs	r1, #2
 800e02e:	4620      	mov	r0, r4
 800e030:	f000 fc96 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800e034:	b180      	cbz	r0, 800e058 <ucdr_deserialize_int16_t+0xa0>
 800e036:	7d23      	ldrb	r3, [r4, #20]
 800e038:	2b01      	cmp	r3, #1
 800e03a:	68a3      	ldr	r3, [r4, #8]
 800e03c:	d011      	beq.n	800e062 <ucdr_deserialize_int16_t+0xaa>
 800e03e:	785b      	ldrb	r3, [r3, #1]
 800e040:	702b      	strb	r3, [r5, #0]
 800e042:	68a3      	ldr	r3, [r4, #8]
 800e044:	781b      	ldrb	r3, [r3, #0]
 800e046:	706b      	strb	r3, [r5, #1]
 800e048:	2102      	movs	r1, #2
 800e04a:	68a2      	ldr	r2, [r4, #8]
 800e04c:	6923      	ldr	r3, [r4, #16]
 800e04e:	440a      	add	r2, r1
 800e050:	7561      	strb	r1, [r4, #21]
 800e052:	440b      	add	r3, r1
 800e054:	60a2      	str	r2, [r4, #8]
 800e056:	6123      	str	r3, [r4, #16]
 800e058:	7da0      	ldrb	r0, [r4, #22]
 800e05a:	f080 0001 	eor.w	r0, r0, #1
 800e05e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e062:	881b      	ldrh	r3, [r3, #0]
 800e064:	802b      	strh	r3, [r5, #0]
 800e066:	e7ef      	b.n	800e048 <ucdr_deserialize_int16_t+0x90>
 800e068:	68a2      	ldr	r2, [r4, #8]
 800e06a:	6923      	ldr	r3, [r4, #16]
 800e06c:	1b92      	subs	r2, r2, r6
 800e06e:	7da0      	ldrb	r0, [r4, #22]
 800e070:	1b9b      	subs	r3, r3, r6
 800e072:	f884 8015 	strb.w	r8, [r4, #21]
 800e076:	f080 0001 	eor.w	r0, r0, #1
 800e07a:	60a2      	str	r2, [r4, #8]
 800e07c:	6123      	str	r3, [r4, #16]
 800e07e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e082:	68a3      	ldr	r3, [r4, #8]
 800e084:	781b      	ldrb	r3, [r3, #0]
 800e086:	706b      	strb	r3, [r5, #1]
 800e088:	e7c2      	b.n	800e010 <ucdr_deserialize_int16_t+0x58>
 800e08a:	4639      	mov	r1, r7
 800e08c:	4632      	mov	r2, r6
 800e08e:	4628      	mov	r0, r5
 800e090:	f00d fc65 	bl	801b95e <memcpy>
 800e094:	464a      	mov	r2, r9
 800e096:	19a8      	adds	r0, r5, r6
 800e098:	68a1      	ldr	r1, [r4, #8]
 800e09a:	f00d fc60 	bl	801b95e <memcpy>
 800e09e:	e7b7      	b.n	800e010 <ucdr_deserialize_int16_t+0x58>

0800e0a0 <ucdr_serialize_int32_t>:
 800e0a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0a4:	b082      	sub	sp, #8
 800e0a6:	4604      	mov	r4, r0
 800e0a8:	9101      	str	r1, [sp, #4]
 800e0aa:	2104      	movs	r1, #4
 800e0ac:	f000 fcac 	bl	800ea08 <ucdr_buffer_alignment>
 800e0b0:	4601      	mov	r1, r0
 800e0b2:	4620      	mov	r0, r4
 800e0b4:	7d67      	ldrb	r7, [r4, #21]
 800e0b6:	f000 fcef 	bl	800ea98 <ucdr_advance_buffer>
 800e0ba:	2104      	movs	r1, #4
 800e0bc:	4620      	mov	r0, r4
 800e0be:	f000 fc43 	bl	800e948 <ucdr_check_buffer_available_for>
 800e0c2:	2800      	cmp	r0, #0
 800e0c4:	d139      	bne.n	800e13a <ucdr_serialize_int32_t+0x9a>
 800e0c6:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800e0ca:	42ab      	cmp	r3, r5
 800e0cc:	d930      	bls.n	800e130 <ucdr_serialize_int32_t+0x90>
 800e0ce:	1b5e      	subs	r6, r3, r5
 800e0d0:	60a3      	str	r3, [r4, #8]
 800e0d2:	6923      	ldr	r3, [r4, #16]
 800e0d4:	4620      	mov	r0, r4
 800e0d6:	f1c6 0804 	rsb	r8, r6, #4
 800e0da:	4433      	add	r3, r6
 800e0dc:	4641      	mov	r1, r8
 800e0de:	6123      	str	r3, [r4, #16]
 800e0e0:	f000 fc3e 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800e0e4:	2800      	cmp	r0, #0
 800e0e6:	d04c      	beq.n	800e182 <ucdr_serialize_int32_t+0xe2>
 800e0e8:	7d23      	ldrb	r3, [r4, #20]
 800e0ea:	2b01      	cmp	r3, #1
 800e0ec:	d063      	beq.n	800e1b6 <ucdr_serialize_int32_t+0x116>
 800e0ee:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800e0f2:	702b      	strb	r3, [r5, #0]
 800e0f4:	2e00      	cmp	r6, #0
 800e0f6:	d051      	beq.n	800e19c <ucdr_serialize_int32_t+0xfc>
 800e0f8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800e0fc:	2e01      	cmp	r6, #1
 800e0fe:	706b      	strb	r3, [r5, #1]
 800e100:	d050      	beq.n	800e1a4 <ucdr_serialize_int32_t+0x104>
 800e102:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800e106:	2e02      	cmp	r6, #2
 800e108:	70ab      	strb	r3, [r5, #2]
 800e10a:	d04f      	beq.n	800e1ac <ucdr_serialize_int32_t+0x10c>
 800e10c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800e110:	70eb      	strb	r3, [r5, #3]
 800e112:	6923      	ldr	r3, [r4, #16]
 800e114:	2104      	movs	r1, #4
 800e116:	68a2      	ldr	r2, [r4, #8]
 800e118:	3304      	adds	r3, #4
 800e11a:	7da0      	ldrb	r0, [r4, #22]
 800e11c:	4442      	add	r2, r8
 800e11e:	7561      	strb	r1, [r4, #21]
 800e120:	1b9e      	subs	r6, r3, r6
 800e122:	f080 0001 	eor.w	r0, r0, #1
 800e126:	60a2      	str	r2, [r4, #8]
 800e128:	6126      	str	r6, [r4, #16]
 800e12a:	b002      	add	sp, #8
 800e12c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e130:	2104      	movs	r1, #4
 800e132:	4620      	mov	r0, r4
 800e134:	f000 fc14 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800e138:	b1d0      	cbz	r0, 800e170 <ucdr_serialize_int32_t+0xd0>
 800e13a:	7d23      	ldrb	r3, [r4, #20]
 800e13c:	2b01      	cmp	r3, #1
 800e13e:	68a3      	ldr	r3, [r4, #8]
 800e140:	d01c      	beq.n	800e17c <ucdr_serialize_int32_t+0xdc>
 800e142:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800e146:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e14a:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800e14e:	7018      	strb	r0, [r3, #0]
 800e150:	68a3      	ldr	r3, [r4, #8]
 800e152:	705a      	strb	r2, [r3, #1]
 800e154:	68a3      	ldr	r3, [r4, #8]
 800e156:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e15a:	7099      	strb	r1, [r3, #2]
 800e15c:	68a3      	ldr	r3, [r4, #8]
 800e15e:	70da      	strb	r2, [r3, #3]
 800e160:	2104      	movs	r1, #4
 800e162:	68a2      	ldr	r2, [r4, #8]
 800e164:	6923      	ldr	r3, [r4, #16]
 800e166:	440a      	add	r2, r1
 800e168:	7561      	strb	r1, [r4, #21]
 800e16a:	440b      	add	r3, r1
 800e16c:	60a2      	str	r2, [r4, #8]
 800e16e:	6123      	str	r3, [r4, #16]
 800e170:	7da0      	ldrb	r0, [r4, #22]
 800e172:	f080 0001 	eor.w	r0, r0, #1
 800e176:	b002      	add	sp, #8
 800e178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e17c:	9a01      	ldr	r2, [sp, #4]
 800e17e:	601a      	str	r2, [r3, #0]
 800e180:	e7ee      	b.n	800e160 <ucdr_serialize_int32_t+0xc0>
 800e182:	68a2      	ldr	r2, [r4, #8]
 800e184:	6923      	ldr	r3, [r4, #16]
 800e186:	7da0      	ldrb	r0, [r4, #22]
 800e188:	1b92      	subs	r2, r2, r6
 800e18a:	1b9b      	subs	r3, r3, r6
 800e18c:	7567      	strb	r7, [r4, #21]
 800e18e:	f080 0001 	eor.w	r0, r0, #1
 800e192:	60a2      	str	r2, [r4, #8]
 800e194:	6123      	str	r3, [r4, #16]
 800e196:	b002      	add	sp, #8
 800e198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e19c:	68a3      	ldr	r3, [r4, #8]
 800e19e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e1a2:	701a      	strb	r2, [r3, #0]
 800e1a4:	68a3      	ldr	r3, [r4, #8]
 800e1a6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800e1aa:	701a      	strb	r2, [r3, #0]
 800e1ac:	68a3      	ldr	r3, [r4, #8]
 800e1ae:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e1b2:	701a      	strb	r2, [r3, #0]
 800e1b4:	e7ad      	b.n	800e112 <ucdr_serialize_int32_t+0x72>
 800e1b6:	4628      	mov	r0, r5
 800e1b8:	ad01      	add	r5, sp, #4
 800e1ba:	4632      	mov	r2, r6
 800e1bc:	4629      	mov	r1, r5
 800e1be:	f00d fbce 	bl	801b95e <memcpy>
 800e1c2:	4642      	mov	r2, r8
 800e1c4:	19a9      	adds	r1, r5, r6
 800e1c6:	68a0      	ldr	r0, [r4, #8]
 800e1c8:	f00d fbc9 	bl	801b95e <memcpy>
 800e1cc:	e7a1      	b.n	800e112 <ucdr_serialize_int32_t+0x72>
 800e1ce:	bf00      	nop

0800e1d0 <ucdr_deserialize_int32_t>:
 800e1d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e1d4:	4604      	mov	r4, r0
 800e1d6:	460d      	mov	r5, r1
 800e1d8:	2104      	movs	r1, #4
 800e1da:	f000 fc15 	bl	800ea08 <ucdr_buffer_alignment>
 800e1de:	4601      	mov	r1, r0
 800e1e0:	4620      	mov	r0, r4
 800e1e2:	f894 8015 	ldrb.w	r8, [r4, #21]
 800e1e6:	f000 fc57 	bl	800ea98 <ucdr_advance_buffer>
 800e1ea:	2104      	movs	r1, #4
 800e1ec:	4620      	mov	r0, r4
 800e1ee:	f000 fbab 	bl	800e948 <ucdr_check_buffer_available_for>
 800e1f2:	2800      	cmp	r0, #0
 800e1f4:	d138      	bne.n	800e268 <ucdr_deserialize_int32_t+0x98>
 800e1f6:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800e1fa:	42b7      	cmp	r7, r6
 800e1fc:	d92f      	bls.n	800e25e <ucdr_deserialize_int32_t+0x8e>
 800e1fe:	6923      	ldr	r3, [r4, #16]
 800e200:	4620      	mov	r0, r4
 800e202:	60a7      	str	r7, [r4, #8]
 800e204:	1bbf      	subs	r7, r7, r6
 800e206:	443b      	add	r3, r7
 800e208:	f1c7 0904 	rsb	r9, r7, #4
 800e20c:	6123      	str	r3, [r4, #16]
 800e20e:	4649      	mov	r1, r9
 800e210:	f000 fba6 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800e214:	2800      	cmp	r0, #0
 800e216:	d046      	beq.n	800e2a6 <ucdr_deserialize_int32_t+0xd6>
 800e218:	7d23      	ldrb	r3, [r4, #20]
 800e21a:	2b01      	cmp	r3, #1
 800e21c:	d05c      	beq.n	800e2d8 <ucdr_deserialize_int32_t+0x108>
 800e21e:	78f3      	ldrb	r3, [r6, #3]
 800e220:	702b      	strb	r3, [r5, #0]
 800e222:	2f00      	cmp	r7, #0
 800e224:	d04c      	beq.n	800e2c0 <ucdr_deserialize_int32_t+0xf0>
 800e226:	78b3      	ldrb	r3, [r6, #2]
 800e228:	2f01      	cmp	r7, #1
 800e22a:	706b      	strb	r3, [r5, #1]
 800e22c:	f105 0302 	add.w	r3, r5, #2
 800e230:	d04a      	beq.n	800e2c8 <ucdr_deserialize_int32_t+0xf8>
 800e232:	7873      	ldrb	r3, [r6, #1]
 800e234:	2f02      	cmp	r7, #2
 800e236:	70ab      	strb	r3, [r5, #2]
 800e238:	f105 0303 	add.w	r3, r5, #3
 800e23c:	d048      	beq.n	800e2d0 <ucdr_deserialize_int32_t+0x100>
 800e23e:	7833      	ldrb	r3, [r6, #0]
 800e240:	70eb      	strb	r3, [r5, #3]
 800e242:	6923      	ldr	r3, [r4, #16]
 800e244:	2104      	movs	r1, #4
 800e246:	68a2      	ldr	r2, [r4, #8]
 800e248:	3304      	adds	r3, #4
 800e24a:	7da0      	ldrb	r0, [r4, #22]
 800e24c:	444a      	add	r2, r9
 800e24e:	7561      	strb	r1, [r4, #21]
 800e250:	1bdb      	subs	r3, r3, r7
 800e252:	f080 0001 	eor.w	r0, r0, #1
 800e256:	60a2      	str	r2, [r4, #8]
 800e258:	6123      	str	r3, [r4, #16]
 800e25a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e25e:	2104      	movs	r1, #4
 800e260:	4620      	mov	r0, r4
 800e262:	f000 fb7d 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800e266:	b1b0      	cbz	r0, 800e296 <ucdr_deserialize_int32_t+0xc6>
 800e268:	7d23      	ldrb	r3, [r4, #20]
 800e26a:	2b01      	cmp	r3, #1
 800e26c:	68a3      	ldr	r3, [r4, #8]
 800e26e:	d017      	beq.n	800e2a0 <ucdr_deserialize_int32_t+0xd0>
 800e270:	78db      	ldrb	r3, [r3, #3]
 800e272:	702b      	strb	r3, [r5, #0]
 800e274:	68a3      	ldr	r3, [r4, #8]
 800e276:	789b      	ldrb	r3, [r3, #2]
 800e278:	706b      	strb	r3, [r5, #1]
 800e27a:	68a3      	ldr	r3, [r4, #8]
 800e27c:	785b      	ldrb	r3, [r3, #1]
 800e27e:	70ab      	strb	r3, [r5, #2]
 800e280:	68a3      	ldr	r3, [r4, #8]
 800e282:	781b      	ldrb	r3, [r3, #0]
 800e284:	70eb      	strb	r3, [r5, #3]
 800e286:	2104      	movs	r1, #4
 800e288:	68a2      	ldr	r2, [r4, #8]
 800e28a:	6923      	ldr	r3, [r4, #16]
 800e28c:	440a      	add	r2, r1
 800e28e:	7561      	strb	r1, [r4, #21]
 800e290:	440b      	add	r3, r1
 800e292:	60a2      	str	r2, [r4, #8]
 800e294:	6123      	str	r3, [r4, #16]
 800e296:	7da0      	ldrb	r0, [r4, #22]
 800e298:	f080 0001 	eor.w	r0, r0, #1
 800e29c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	602b      	str	r3, [r5, #0]
 800e2a4:	e7ef      	b.n	800e286 <ucdr_deserialize_int32_t+0xb6>
 800e2a6:	68a2      	ldr	r2, [r4, #8]
 800e2a8:	6923      	ldr	r3, [r4, #16]
 800e2aa:	1bd2      	subs	r2, r2, r7
 800e2ac:	7da0      	ldrb	r0, [r4, #22]
 800e2ae:	1bdb      	subs	r3, r3, r7
 800e2b0:	f884 8015 	strb.w	r8, [r4, #21]
 800e2b4:	f080 0001 	eor.w	r0, r0, #1
 800e2b8:	60a2      	str	r2, [r4, #8]
 800e2ba:	6123      	str	r3, [r4, #16]
 800e2bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e2c0:	68a3      	ldr	r3, [r4, #8]
 800e2c2:	789b      	ldrb	r3, [r3, #2]
 800e2c4:	706b      	strb	r3, [r5, #1]
 800e2c6:	1cab      	adds	r3, r5, #2
 800e2c8:	68a2      	ldr	r2, [r4, #8]
 800e2ca:	7852      	ldrb	r2, [r2, #1]
 800e2cc:	f803 2b01 	strb.w	r2, [r3], #1
 800e2d0:	68a2      	ldr	r2, [r4, #8]
 800e2d2:	7812      	ldrb	r2, [r2, #0]
 800e2d4:	701a      	strb	r2, [r3, #0]
 800e2d6:	e7b4      	b.n	800e242 <ucdr_deserialize_int32_t+0x72>
 800e2d8:	4631      	mov	r1, r6
 800e2da:	463a      	mov	r2, r7
 800e2dc:	4628      	mov	r0, r5
 800e2de:	f00d fb3e 	bl	801b95e <memcpy>
 800e2e2:	464a      	mov	r2, r9
 800e2e4:	19e8      	adds	r0, r5, r7
 800e2e6:	68a1      	ldr	r1, [r4, #8]
 800e2e8:	f00d fb39 	bl	801b95e <memcpy>
 800e2ec:	e7a9      	b.n	800e242 <ucdr_deserialize_int32_t+0x72>
 800e2ee:	bf00      	nop

0800e2f0 <ucdr_serialize_int64_t>:
 800e2f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2f4:	4604      	mov	r4, r0
 800e2f6:	b082      	sub	sp, #8
 800e2f8:	2108      	movs	r1, #8
 800e2fa:	e9cd 2300 	strd	r2, r3, [sp]
 800e2fe:	f000 fb83 	bl	800ea08 <ucdr_buffer_alignment>
 800e302:	4601      	mov	r1, r0
 800e304:	4620      	mov	r0, r4
 800e306:	7d67      	ldrb	r7, [r4, #21]
 800e308:	f000 fbc6 	bl	800ea98 <ucdr_advance_buffer>
 800e30c:	2108      	movs	r1, #8
 800e30e:	4620      	mov	r0, r4
 800e310:	f000 fb1a 	bl	800e948 <ucdr_check_buffer_available_for>
 800e314:	2800      	cmp	r0, #0
 800e316:	d14e      	bne.n	800e3b6 <ucdr_serialize_int64_t+0xc6>
 800e318:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800e31c:	42ab      	cmp	r3, r5
 800e31e:	d945      	bls.n	800e3ac <ucdr_serialize_int64_t+0xbc>
 800e320:	1b5e      	subs	r6, r3, r5
 800e322:	60a3      	str	r3, [r4, #8]
 800e324:	6923      	ldr	r3, [r4, #16]
 800e326:	4620      	mov	r0, r4
 800e328:	f1c6 0808 	rsb	r8, r6, #8
 800e32c:	4433      	add	r3, r6
 800e32e:	4641      	mov	r1, r8
 800e330:	6123      	str	r3, [r4, #16]
 800e332:	f000 fb15 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800e336:	2800      	cmp	r0, #0
 800e338:	d074      	beq.n	800e424 <ucdr_serialize_int64_t+0x134>
 800e33a:	7d23      	ldrb	r3, [r4, #20]
 800e33c:	2b01      	cmp	r3, #1
 800e33e:	f000 809b 	beq.w	800e478 <ucdr_serialize_int64_t+0x188>
 800e342:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800e346:	702b      	strb	r3, [r5, #0]
 800e348:	2e00      	cmp	r6, #0
 800e34a:	d078      	beq.n	800e43e <ucdr_serialize_int64_t+0x14e>
 800e34c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800e350:	2e01      	cmp	r6, #1
 800e352:	706b      	strb	r3, [r5, #1]
 800e354:	d077      	beq.n	800e446 <ucdr_serialize_int64_t+0x156>
 800e356:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800e35a:	2e02      	cmp	r6, #2
 800e35c:	70ab      	strb	r3, [r5, #2]
 800e35e:	d076      	beq.n	800e44e <ucdr_serialize_int64_t+0x15e>
 800e360:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800e364:	2e03      	cmp	r6, #3
 800e366:	70eb      	strb	r3, [r5, #3]
 800e368:	d075      	beq.n	800e456 <ucdr_serialize_int64_t+0x166>
 800e36a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800e36e:	2e04      	cmp	r6, #4
 800e370:	712b      	strb	r3, [r5, #4]
 800e372:	d074      	beq.n	800e45e <ucdr_serialize_int64_t+0x16e>
 800e374:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800e378:	2e05      	cmp	r6, #5
 800e37a:	716b      	strb	r3, [r5, #5]
 800e37c:	d073      	beq.n	800e466 <ucdr_serialize_int64_t+0x176>
 800e37e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800e382:	2e06      	cmp	r6, #6
 800e384:	71ab      	strb	r3, [r5, #6]
 800e386:	d072      	beq.n	800e46e <ucdr_serialize_int64_t+0x17e>
 800e388:	f89d 3000 	ldrb.w	r3, [sp]
 800e38c:	71eb      	strb	r3, [r5, #7]
 800e38e:	6923      	ldr	r3, [r4, #16]
 800e390:	2108      	movs	r1, #8
 800e392:	68a2      	ldr	r2, [r4, #8]
 800e394:	3308      	adds	r3, #8
 800e396:	7da0      	ldrb	r0, [r4, #22]
 800e398:	4442      	add	r2, r8
 800e39a:	7561      	strb	r1, [r4, #21]
 800e39c:	1b9e      	subs	r6, r3, r6
 800e39e:	f080 0001 	eor.w	r0, r0, #1
 800e3a2:	60a2      	str	r2, [r4, #8]
 800e3a4:	6126      	str	r6, [r4, #16]
 800e3a6:	b002      	add	sp, #8
 800e3a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e3ac:	2108      	movs	r1, #8
 800e3ae:	4620      	mov	r0, r4
 800e3b0:	f000 fad6 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800e3b4:	b350      	cbz	r0, 800e40c <ucdr_serialize_int64_t+0x11c>
 800e3b6:	7d23      	ldrb	r3, [r4, #20]
 800e3b8:	2b01      	cmp	r3, #1
 800e3ba:	d02d      	beq.n	800e418 <ucdr_serialize_int64_t+0x128>
 800e3bc:	68a3      	ldr	r3, [r4, #8]
 800e3be:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800e3c2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e3c6:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800e3ca:	7018      	strb	r0, [r3, #0]
 800e3cc:	68a3      	ldr	r3, [r4, #8]
 800e3ce:	705a      	strb	r2, [r3, #1]
 800e3d0:	68a3      	ldr	r3, [r4, #8]
 800e3d2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e3d6:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800e3da:	7099      	strb	r1, [r3, #2]
 800e3dc:	68a3      	ldr	r3, [r4, #8]
 800e3de:	70da      	strb	r2, [r3, #3]
 800e3e0:	68a3      	ldr	r3, [r4, #8]
 800e3e2:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800e3e6:	f89d 1001 	ldrb.w	r1, [sp, #1]
 800e3ea:	7118      	strb	r0, [r3, #4]
 800e3ec:	68a3      	ldr	r3, [r4, #8]
 800e3ee:	715a      	strb	r2, [r3, #5]
 800e3f0:	68a3      	ldr	r3, [r4, #8]
 800e3f2:	f89d 2000 	ldrb.w	r2, [sp]
 800e3f6:	7199      	strb	r1, [r3, #6]
 800e3f8:	68a3      	ldr	r3, [r4, #8]
 800e3fa:	71da      	strb	r2, [r3, #7]
 800e3fc:	2108      	movs	r1, #8
 800e3fe:	68a2      	ldr	r2, [r4, #8]
 800e400:	6923      	ldr	r3, [r4, #16]
 800e402:	440a      	add	r2, r1
 800e404:	7561      	strb	r1, [r4, #21]
 800e406:	440b      	add	r3, r1
 800e408:	60a2      	str	r2, [r4, #8]
 800e40a:	6123      	str	r3, [r4, #16]
 800e40c:	7da0      	ldrb	r0, [r4, #22]
 800e40e:	f080 0001 	eor.w	r0, r0, #1
 800e412:	b002      	add	sp, #8
 800e414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e418:	466b      	mov	r3, sp
 800e41a:	68a2      	ldr	r2, [r4, #8]
 800e41c:	cb03      	ldmia	r3!, {r0, r1}
 800e41e:	6010      	str	r0, [r2, #0]
 800e420:	6051      	str	r1, [r2, #4]
 800e422:	e7eb      	b.n	800e3fc <ucdr_serialize_int64_t+0x10c>
 800e424:	68a2      	ldr	r2, [r4, #8]
 800e426:	6923      	ldr	r3, [r4, #16]
 800e428:	7da0      	ldrb	r0, [r4, #22]
 800e42a:	1b92      	subs	r2, r2, r6
 800e42c:	1b9b      	subs	r3, r3, r6
 800e42e:	7567      	strb	r7, [r4, #21]
 800e430:	f080 0001 	eor.w	r0, r0, #1
 800e434:	60a2      	str	r2, [r4, #8]
 800e436:	6123      	str	r3, [r4, #16]
 800e438:	b002      	add	sp, #8
 800e43a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e43e:	68a3      	ldr	r3, [r4, #8]
 800e440:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e444:	701a      	strb	r2, [r3, #0]
 800e446:	68a3      	ldr	r3, [r4, #8]
 800e448:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800e44c:	701a      	strb	r2, [r3, #0]
 800e44e:	68a3      	ldr	r3, [r4, #8]
 800e450:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e454:	701a      	strb	r2, [r3, #0]
 800e456:	68a3      	ldr	r3, [r4, #8]
 800e458:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800e45c:	701a      	strb	r2, [r3, #0]
 800e45e:	68a3      	ldr	r3, [r4, #8]
 800e460:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800e464:	701a      	strb	r2, [r3, #0]
 800e466:	68a3      	ldr	r3, [r4, #8]
 800e468:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800e46c:	701a      	strb	r2, [r3, #0]
 800e46e:	68a3      	ldr	r3, [r4, #8]
 800e470:	f89d 2000 	ldrb.w	r2, [sp]
 800e474:	701a      	strb	r2, [r3, #0]
 800e476:	e78a      	b.n	800e38e <ucdr_serialize_int64_t+0x9e>
 800e478:	4628      	mov	r0, r5
 800e47a:	466d      	mov	r5, sp
 800e47c:	4632      	mov	r2, r6
 800e47e:	4629      	mov	r1, r5
 800e480:	f00d fa6d 	bl	801b95e <memcpy>
 800e484:	4642      	mov	r2, r8
 800e486:	19a9      	adds	r1, r5, r6
 800e488:	68a0      	ldr	r0, [r4, #8]
 800e48a:	f00d fa68 	bl	801b95e <memcpy>
 800e48e:	e77e      	b.n	800e38e <ucdr_serialize_int64_t+0x9e>

0800e490 <ucdr_deserialize_int64_t>:
 800e490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e494:	4604      	mov	r4, r0
 800e496:	460d      	mov	r5, r1
 800e498:	2108      	movs	r1, #8
 800e49a:	f000 fab5 	bl	800ea08 <ucdr_buffer_alignment>
 800e49e:	4601      	mov	r1, r0
 800e4a0:	4620      	mov	r0, r4
 800e4a2:	f894 8015 	ldrb.w	r8, [r4, #21]
 800e4a6:	f000 faf7 	bl	800ea98 <ucdr_advance_buffer>
 800e4aa:	2108      	movs	r1, #8
 800e4ac:	4620      	mov	r0, r4
 800e4ae:	f000 fa4b 	bl	800e948 <ucdr_check_buffer_available_for>
 800e4b2:	2800      	cmp	r0, #0
 800e4b4:	d151      	bne.n	800e55a <ucdr_deserialize_int64_t+0xca>
 800e4b6:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800e4ba:	42be      	cmp	r6, r7
 800e4bc:	d948      	bls.n	800e550 <ucdr_deserialize_int64_t+0xc0>
 800e4be:	6923      	ldr	r3, [r4, #16]
 800e4c0:	4620      	mov	r0, r4
 800e4c2:	60a6      	str	r6, [r4, #8]
 800e4c4:	1bf6      	subs	r6, r6, r7
 800e4c6:	4433      	add	r3, r6
 800e4c8:	f1c6 0908 	rsb	r9, r6, #8
 800e4cc:	6123      	str	r3, [r4, #16]
 800e4ce:	4649      	mov	r1, r9
 800e4d0:	f000 fa46 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800e4d4:	2800      	cmp	r0, #0
 800e4d6:	d06d      	beq.n	800e5b4 <ucdr_deserialize_int64_t+0x124>
 800e4d8:	7d23      	ldrb	r3, [r4, #20]
 800e4da:	2b01      	cmp	r3, #1
 800e4dc:	f000 8093 	beq.w	800e606 <ucdr_deserialize_int64_t+0x176>
 800e4e0:	79fb      	ldrb	r3, [r7, #7]
 800e4e2:	702b      	strb	r3, [r5, #0]
 800e4e4:	2e00      	cmp	r6, #0
 800e4e6:	d072      	beq.n	800e5ce <ucdr_deserialize_int64_t+0x13e>
 800e4e8:	79bb      	ldrb	r3, [r7, #6]
 800e4ea:	2e01      	cmp	r6, #1
 800e4ec:	706b      	strb	r3, [r5, #1]
 800e4ee:	f105 0302 	add.w	r3, r5, #2
 800e4f2:	d070      	beq.n	800e5d6 <ucdr_deserialize_int64_t+0x146>
 800e4f4:	797b      	ldrb	r3, [r7, #5]
 800e4f6:	2e02      	cmp	r6, #2
 800e4f8:	70ab      	strb	r3, [r5, #2]
 800e4fa:	f105 0303 	add.w	r3, r5, #3
 800e4fe:	d06e      	beq.n	800e5de <ucdr_deserialize_int64_t+0x14e>
 800e500:	793b      	ldrb	r3, [r7, #4]
 800e502:	2e03      	cmp	r6, #3
 800e504:	70eb      	strb	r3, [r5, #3]
 800e506:	f105 0304 	add.w	r3, r5, #4
 800e50a:	d06c      	beq.n	800e5e6 <ucdr_deserialize_int64_t+0x156>
 800e50c:	78fb      	ldrb	r3, [r7, #3]
 800e50e:	2e04      	cmp	r6, #4
 800e510:	712b      	strb	r3, [r5, #4]
 800e512:	f105 0305 	add.w	r3, r5, #5
 800e516:	d06a      	beq.n	800e5ee <ucdr_deserialize_int64_t+0x15e>
 800e518:	78bb      	ldrb	r3, [r7, #2]
 800e51a:	2e05      	cmp	r6, #5
 800e51c:	716b      	strb	r3, [r5, #5]
 800e51e:	f105 0306 	add.w	r3, r5, #6
 800e522:	d068      	beq.n	800e5f6 <ucdr_deserialize_int64_t+0x166>
 800e524:	787b      	ldrb	r3, [r7, #1]
 800e526:	2e06      	cmp	r6, #6
 800e528:	71ab      	strb	r3, [r5, #6]
 800e52a:	f105 0307 	add.w	r3, r5, #7
 800e52e:	d066      	beq.n	800e5fe <ucdr_deserialize_int64_t+0x16e>
 800e530:	783b      	ldrb	r3, [r7, #0]
 800e532:	71eb      	strb	r3, [r5, #7]
 800e534:	6923      	ldr	r3, [r4, #16]
 800e536:	2108      	movs	r1, #8
 800e538:	68a2      	ldr	r2, [r4, #8]
 800e53a:	3308      	adds	r3, #8
 800e53c:	7da0      	ldrb	r0, [r4, #22]
 800e53e:	444a      	add	r2, r9
 800e540:	7561      	strb	r1, [r4, #21]
 800e542:	1b9e      	subs	r6, r3, r6
 800e544:	f080 0001 	eor.w	r0, r0, #1
 800e548:	60a2      	str	r2, [r4, #8]
 800e54a:	6126      	str	r6, [r4, #16]
 800e54c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e550:	2108      	movs	r1, #8
 800e552:	4620      	mov	r0, r4
 800e554:	f000 fa04 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800e558:	b310      	cbz	r0, 800e5a0 <ucdr_deserialize_int64_t+0x110>
 800e55a:	7d23      	ldrb	r3, [r4, #20]
 800e55c:	2b01      	cmp	r3, #1
 800e55e:	68a3      	ldr	r3, [r4, #8]
 800e560:	d023      	beq.n	800e5aa <ucdr_deserialize_int64_t+0x11a>
 800e562:	79db      	ldrb	r3, [r3, #7]
 800e564:	702b      	strb	r3, [r5, #0]
 800e566:	68a3      	ldr	r3, [r4, #8]
 800e568:	799b      	ldrb	r3, [r3, #6]
 800e56a:	706b      	strb	r3, [r5, #1]
 800e56c:	68a3      	ldr	r3, [r4, #8]
 800e56e:	795b      	ldrb	r3, [r3, #5]
 800e570:	70ab      	strb	r3, [r5, #2]
 800e572:	68a3      	ldr	r3, [r4, #8]
 800e574:	791b      	ldrb	r3, [r3, #4]
 800e576:	70eb      	strb	r3, [r5, #3]
 800e578:	68a3      	ldr	r3, [r4, #8]
 800e57a:	78db      	ldrb	r3, [r3, #3]
 800e57c:	712b      	strb	r3, [r5, #4]
 800e57e:	68a3      	ldr	r3, [r4, #8]
 800e580:	789b      	ldrb	r3, [r3, #2]
 800e582:	716b      	strb	r3, [r5, #5]
 800e584:	68a3      	ldr	r3, [r4, #8]
 800e586:	785b      	ldrb	r3, [r3, #1]
 800e588:	71ab      	strb	r3, [r5, #6]
 800e58a:	68a3      	ldr	r3, [r4, #8]
 800e58c:	781b      	ldrb	r3, [r3, #0]
 800e58e:	71eb      	strb	r3, [r5, #7]
 800e590:	2108      	movs	r1, #8
 800e592:	68a2      	ldr	r2, [r4, #8]
 800e594:	6923      	ldr	r3, [r4, #16]
 800e596:	440a      	add	r2, r1
 800e598:	7561      	strb	r1, [r4, #21]
 800e59a:	440b      	add	r3, r1
 800e59c:	60a2      	str	r2, [r4, #8]
 800e59e:	6123      	str	r3, [r4, #16]
 800e5a0:	7da0      	ldrb	r0, [r4, #22]
 800e5a2:	f080 0001 	eor.w	r0, r0, #1
 800e5a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e5aa:	681a      	ldr	r2, [r3, #0]
 800e5ac:	685b      	ldr	r3, [r3, #4]
 800e5ae:	602a      	str	r2, [r5, #0]
 800e5b0:	606b      	str	r3, [r5, #4]
 800e5b2:	e7ed      	b.n	800e590 <ucdr_deserialize_int64_t+0x100>
 800e5b4:	68a2      	ldr	r2, [r4, #8]
 800e5b6:	6923      	ldr	r3, [r4, #16]
 800e5b8:	1b92      	subs	r2, r2, r6
 800e5ba:	7da0      	ldrb	r0, [r4, #22]
 800e5bc:	1b9b      	subs	r3, r3, r6
 800e5be:	f884 8015 	strb.w	r8, [r4, #21]
 800e5c2:	f080 0001 	eor.w	r0, r0, #1
 800e5c6:	60a2      	str	r2, [r4, #8]
 800e5c8:	6123      	str	r3, [r4, #16]
 800e5ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e5ce:	68a3      	ldr	r3, [r4, #8]
 800e5d0:	799b      	ldrb	r3, [r3, #6]
 800e5d2:	706b      	strb	r3, [r5, #1]
 800e5d4:	1cab      	adds	r3, r5, #2
 800e5d6:	68a2      	ldr	r2, [r4, #8]
 800e5d8:	7952      	ldrb	r2, [r2, #5]
 800e5da:	f803 2b01 	strb.w	r2, [r3], #1
 800e5de:	68a2      	ldr	r2, [r4, #8]
 800e5e0:	7912      	ldrb	r2, [r2, #4]
 800e5e2:	f803 2b01 	strb.w	r2, [r3], #1
 800e5e6:	68a2      	ldr	r2, [r4, #8]
 800e5e8:	78d2      	ldrb	r2, [r2, #3]
 800e5ea:	f803 2b01 	strb.w	r2, [r3], #1
 800e5ee:	68a2      	ldr	r2, [r4, #8]
 800e5f0:	7892      	ldrb	r2, [r2, #2]
 800e5f2:	f803 2b01 	strb.w	r2, [r3], #1
 800e5f6:	68a2      	ldr	r2, [r4, #8]
 800e5f8:	7852      	ldrb	r2, [r2, #1]
 800e5fa:	f803 2b01 	strb.w	r2, [r3], #1
 800e5fe:	68a2      	ldr	r2, [r4, #8]
 800e600:	7812      	ldrb	r2, [r2, #0]
 800e602:	701a      	strb	r2, [r3, #0]
 800e604:	e796      	b.n	800e534 <ucdr_deserialize_int64_t+0xa4>
 800e606:	4639      	mov	r1, r7
 800e608:	4632      	mov	r2, r6
 800e60a:	4628      	mov	r0, r5
 800e60c:	f00d f9a7 	bl	801b95e <memcpy>
 800e610:	464a      	mov	r2, r9
 800e612:	19a8      	adds	r0, r5, r6
 800e614:	68a1      	ldr	r1, [r4, #8]
 800e616:	f00d f9a2 	bl	801b95e <memcpy>
 800e61a:	e78b      	b.n	800e534 <ucdr_deserialize_int64_t+0xa4>

0800e61c <ucdr_serialize_double>:
 800e61c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e620:	4604      	mov	r4, r0
 800e622:	b082      	sub	sp, #8
 800e624:	2108      	movs	r1, #8
 800e626:	ed8d 0b00 	vstr	d0, [sp]
 800e62a:	f000 f9ed 	bl	800ea08 <ucdr_buffer_alignment>
 800e62e:	4601      	mov	r1, r0
 800e630:	4620      	mov	r0, r4
 800e632:	7d67      	ldrb	r7, [r4, #21]
 800e634:	f000 fa30 	bl	800ea98 <ucdr_advance_buffer>
 800e638:	2108      	movs	r1, #8
 800e63a:	4620      	mov	r0, r4
 800e63c:	f000 f984 	bl	800e948 <ucdr_check_buffer_available_for>
 800e640:	2800      	cmp	r0, #0
 800e642:	d14e      	bne.n	800e6e2 <ucdr_serialize_double+0xc6>
 800e644:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800e648:	42ab      	cmp	r3, r5
 800e64a:	d945      	bls.n	800e6d8 <ucdr_serialize_double+0xbc>
 800e64c:	1b5e      	subs	r6, r3, r5
 800e64e:	60a3      	str	r3, [r4, #8]
 800e650:	6923      	ldr	r3, [r4, #16]
 800e652:	4620      	mov	r0, r4
 800e654:	f1c6 0808 	rsb	r8, r6, #8
 800e658:	4433      	add	r3, r6
 800e65a:	4641      	mov	r1, r8
 800e65c:	6123      	str	r3, [r4, #16]
 800e65e:	f000 f97f 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800e662:	2800      	cmp	r0, #0
 800e664:	d074      	beq.n	800e750 <ucdr_serialize_double+0x134>
 800e666:	7d23      	ldrb	r3, [r4, #20]
 800e668:	2b01      	cmp	r3, #1
 800e66a:	f000 809b 	beq.w	800e7a4 <ucdr_serialize_double+0x188>
 800e66e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800e672:	702b      	strb	r3, [r5, #0]
 800e674:	2e00      	cmp	r6, #0
 800e676:	d078      	beq.n	800e76a <ucdr_serialize_double+0x14e>
 800e678:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800e67c:	2e01      	cmp	r6, #1
 800e67e:	706b      	strb	r3, [r5, #1]
 800e680:	d077      	beq.n	800e772 <ucdr_serialize_double+0x156>
 800e682:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800e686:	2e02      	cmp	r6, #2
 800e688:	70ab      	strb	r3, [r5, #2]
 800e68a:	d076      	beq.n	800e77a <ucdr_serialize_double+0x15e>
 800e68c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800e690:	2e03      	cmp	r6, #3
 800e692:	70eb      	strb	r3, [r5, #3]
 800e694:	d075      	beq.n	800e782 <ucdr_serialize_double+0x166>
 800e696:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800e69a:	2e04      	cmp	r6, #4
 800e69c:	712b      	strb	r3, [r5, #4]
 800e69e:	d074      	beq.n	800e78a <ucdr_serialize_double+0x16e>
 800e6a0:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800e6a4:	2e05      	cmp	r6, #5
 800e6a6:	716b      	strb	r3, [r5, #5]
 800e6a8:	d073      	beq.n	800e792 <ucdr_serialize_double+0x176>
 800e6aa:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800e6ae:	2e06      	cmp	r6, #6
 800e6b0:	71ab      	strb	r3, [r5, #6]
 800e6b2:	d072      	beq.n	800e79a <ucdr_serialize_double+0x17e>
 800e6b4:	f89d 3000 	ldrb.w	r3, [sp]
 800e6b8:	71eb      	strb	r3, [r5, #7]
 800e6ba:	6923      	ldr	r3, [r4, #16]
 800e6bc:	2108      	movs	r1, #8
 800e6be:	68a2      	ldr	r2, [r4, #8]
 800e6c0:	3308      	adds	r3, #8
 800e6c2:	7da0      	ldrb	r0, [r4, #22]
 800e6c4:	4442      	add	r2, r8
 800e6c6:	7561      	strb	r1, [r4, #21]
 800e6c8:	1b9e      	subs	r6, r3, r6
 800e6ca:	f080 0001 	eor.w	r0, r0, #1
 800e6ce:	60a2      	str	r2, [r4, #8]
 800e6d0:	6126      	str	r6, [r4, #16]
 800e6d2:	b002      	add	sp, #8
 800e6d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e6d8:	2108      	movs	r1, #8
 800e6da:	4620      	mov	r0, r4
 800e6dc:	f000 f940 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800e6e0:	b350      	cbz	r0, 800e738 <ucdr_serialize_double+0x11c>
 800e6e2:	7d23      	ldrb	r3, [r4, #20]
 800e6e4:	2b01      	cmp	r3, #1
 800e6e6:	d02d      	beq.n	800e744 <ucdr_serialize_double+0x128>
 800e6e8:	68a3      	ldr	r3, [r4, #8]
 800e6ea:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800e6ee:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e6f2:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800e6f6:	7018      	strb	r0, [r3, #0]
 800e6f8:	68a3      	ldr	r3, [r4, #8]
 800e6fa:	705a      	strb	r2, [r3, #1]
 800e6fc:	68a3      	ldr	r3, [r4, #8]
 800e6fe:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e702:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800e706:	7099      	strb	r1, [r3, #2]
 800e708:	68a3      	ldr	r3, [r4, #8]
 800e70a:	70da      	strb	r2, [r3, #3]
 800e70c:	68a3      	ldr	r3, [r4, #8]
 800e70e:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800e712:	f89d 1001 	ldrb.w	r1, [sp, #1]
 800e716:	7118      	strb	r0, [r3, #4]
 800e718:	68a3      	ldr	r3, [r4, #8]
 800e71a:	715a      	strb	r2, [r3, #5]
 800e71c:	68a3      	ldr	r3, [r4, #8]
 800e71e:	f89d 2000 	ldrb.w	r2, [sp]
 800e722:	7199      	strb	r1, [r3, #6]
 800e724:	68a3      	ldr	r3, [r4, #8]
 800e726:	71da      	strb	r2, [r3, #7]
 800e728:	2108      	movs	r1, #8
 800e72a:	68a2      	ldr	r2, [r4, #8]
 800e72c:	6923      	ldr	r3, [r4, #16]
 800e72e:	440a      	add	r2, r1
 800e730:	7561      	strb	r1, [r4, #21]
 800e732:	440b      	add	r3, r1
 800e734:	60a2      	str	r2, [r4, #8]
 800e736:	6123      	str	r3, [r4, #16]
 800e738:	7da0      	ldrb	r0, [r4, #22]
 800e73a:	f080 0001 	eor.w	r0, r0, #1
 800e73e:	b002      	add	sp, #8
 800e740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e744:	466b      	mov	r3, sp
 800e746:	68a2      	ldr	r2, [r4, #8]
 800e748:	cb03      	ldmia	r3!, {r0, r1}
 800e74a:	6010      	str	r0, [r2, #0]
 800e74c:	6051      	str	r1, [r2, #4]
 800e74e:	e7eb      	b.n	800e728 <ucdr_serialize_double+0x10c>
 800e750:	68a2      	ldr	r2, [r4, #8]
 800e752:	6923      	ldr	r3, [r4, #16]
 800e754:	7da0      	ldrb	r0, [r4, #22]
 800e756:	1b92      	subs	r2, r2, r6
 800e758:	1b9b      	subs	r3, r3, r6
 800e75a:	7567      	strb	r7, [r4, #21]
 800e75c:	f080 0001 	eor.w	r0, r0, #1
 800e760:	60a2      	str	r2, [r4, #8]
 800e762:	6123      	str	r3, [r4, #16]
 800e764:	b002      	add	sp, #8
 800e766:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e76a:	68a3      	ldr	r3, [r4, #8]
 800e76c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e770:	701a      	strb	r2, [r3, #0]
 800e772:	68a3      	ldr	r3, [r4, #8]
 800e774:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800e778:	701a      	strb	r2, [r3, #0]
 800e77a:	68a3      	ldr	r3, [r4, #8]
 800e77c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e780:	701a      	strb	r2, [r3, #0]
 800e782:	68a3      	ldr	r3, [r4, #8]
 800e784:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800e788:	701a      	strb	r2, [r3, #0]
 800e78a:	68a3      	ldr	r3, [r4, #8]
 800e78c:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800e790:	701a      	strb	r2, [r3, #0]
 800e792:	68a3      	ldr	r3, [r4, #8]
 800e794:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800e798:	701a      	strb	r2, [r3, #0]
 800e79a:	68a3      	ldr	r3, [r4, #8]
 800e79c:	f89d 2000 	ldrb.w	r2, [sp]
 800e7a0:	701a      	strb	r2, [r3, #0]
 800e7a2:	e78a      	b.n	800e6ba <ucdr_serialize_double+0x9e>
 800e7a4:	4628      	mov	r0, r5
 800e7a6:	466d      	mov	r5, sp
 800e7a8:	4632      	mov	r2, r6
 800e7aa:	4629      	mov	r1, r5
 800e7ac:	f00d f8d7 	bl	801b95e <memcpy>
 800e7b0:	4642      	mov	r2, r8
 800e7b2:	19a9      	adds	r1, r5, r6
 800e7b4:	68a0      	ldr	r0, [r4, #8]
 800e7b6:	f00d f8d2 	bl	801b95e <memcpy>
 800e7ba:	e77e      	b.n	800e6ba <ucdr_serialize_double+0x9e>

0800e7bc <ucdr_deserialize_double>:
 800e7bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7c0:	4604      	mov	r4, r0
 800e7c2:	460d      	mov	r5, r1
 800e7c4:	2108      	movs	r1, #8
 800e7c6:	f000 f91f 	bl	800ea08 <ucdr_buffer_alignment>
 800e7ca:	4601      	mov	r1, r0
 800e7cc:	4620      	mov	r0, r4
 800e7ce:	f894 8015 	ldrb.w	r8, [r4, #21]
 800e7d2:	f000 f961 	bl	800ea98 <ucdr_advance_buffer>
 800e7d6:	2108      	movs	r1, #8
 800e7d8:	4620      	mov	r0, r4
 800e7da:	f000 f8b5 	bl	800e948 <ucdr_check_buffer_available_for>
 800e7de:	2800      	cmp	r0, #0
 800e7e0:	d151      	bne.n	800e886 <ucdr_deserialize_double+0xca>
 800e7e2:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800e7e6:	42be      	cmp	r6, r7
 800e7e8:	d948      	bls.n	800e87c <ucdr_deserialize_double+0xc0>
 800e7ea:	6923      	ldr	r3, [r4, #16]
 800e7ec:	4620      	mov	r0, r4
 800e7ee:	60a6      	str	r6, [r4, #8]
 800e7f0:	1bf6      	subs	r6, r6, r7
 800e7f2:	4433      	add	r3, r6
 800e7f4:	f1c6 0908 	rsb	r9, r6, #8
 800e7f8:	6123      	str	r3, [r4, #16]
 800e7fa:	4649      	mov	r1, r9
 800e7fc:	f000 f8b0 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800e800:	2800      	cmp	r0, #0
 800e802:	d06d      	beq.n	800e8e0 <ucdr_deserialize_double+0x124>
 800e804:	7d23      	ldrb	r3, [r4, #20]
 800e806:	2b01      	cmp	r3, #1
 800e808:	f000 8093 	beq.w	800e932 <ucdr_deserialize_double+0x176>
 800e80c:	79fb      	ldrb	r3, [r7, #7]
 800e80e:	702b      	strb	r3, [r5, #0]
 800e810:	2e00      	cmp	r6, #0
 800e812:	d072      	beq.n	800e8fa <ucdr_deserialize_double+0x13e>
 800e814:	79bb      	ldrb	r3, [r7, #6]
 800e816:	2e01      	cmp	r6, #1
 800e818:	706b      	strb	r3, [r5, #1]
 800e81a:	f105 0302 	add.w	r3, r5, #2
 800e81e:	d070      	beq.n	800e902 <ucdr_deserialize_double+0x146>
 800e820:	797b      	ldrb	r3, [r7, #5]
 800e822:	2e02      	cmp	r6, #2
 800e824:	70ab      	strb	r3, [r5, #2]
 800e826:	f105 0303 	add.w	r3, r5, #3
 800e82a:	d06e      	beq.n	800e90a <ucdr_deserialize_double+0x14e>
 800e82c:	793b      	ldrb	r3, [r7, #4]
 800e82e:	2e03      	cmp	r6, #3
 800e830:	70eb      	strb	r3, [r5, #3]
 800e832:	f105 0304 	add.w	r3, r5, #4
 800e836:	d06c      	beq.n	800e912 <ucdr_deserialize_double+0x156>
 800e838:	78fb      	ldrb	r3, [r7, #3]
 800e83a:	2e04      	cmp	r6, #4
 800e83c:	712b      	strb	r3, [r5, #4]
 800e83e:	f105 0305 	add.w	r3, r5, #5
 800e842:	d06a      	beq.n	800e91a <ucdr_deserialize_double+0x15e>
 800e844:	78bb      	ldrb	r3, [r7, #2]
 800e846:	2e05      	cmp	r6, #5
 800e848:	716b      	strb	r3, [r5, #5]
 800e84a:	f105 0306 	add.w	r3, r5, #6
 800e84e:	d068      	beq.n	800e922 <ucdr_deserialize_double+0x166>
 800e850:	787b      	ldrb	r3, [r7, #1]
 800e852:	2e06      	cmp	r6, #6
 800e854:	71ab      	strb	r3, [r5, #6]
 800e856:	f105 0307 	add.w	r3, r5, #7
 800e85a:	d066      	beq.n	800e92a <ucdr_deserialize_double+0x16e>
 800e85c:	783b      	ldrb	r3, [r7, #0]
 800e85e:	71eb      	strb	r3, [r5, #7]
 800e860:	6923      	ldr	r3, [r4, #16]
 800e862:	2108      	movs	r1, #8
 800e864:	68a2      	ldr	r2, [r4, #8]
 800e866:	3308      	adds	r3, #8
 800e868:	7da0      	ldrb	r0, [r4, #22]
 800e86a:	444a      	add	r2, r9
 800e86c:	7561      	strb	r1, [r4, #21]
 800e86e:	1b9e      	subs	r6, r3, r6
 800e870:	f080 0001 	eor.w	r0, r0, #1
 800e874:	60a2      	str	r2, [r4, #8]
 800e876:	6126      	str	r6, [r4, #16]
 800e878:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e87c:	2108      	movs	r1, #8
 800e87e:	4620      	mov	r0, r4
 800e880:	f000 f86e 	bl	800e960 <ucdr_check_final_buffer_behavior>
 800e884:	b310      	cbz	r0, 800e8cc <ucdr_deserialize_double+0x110>
 800e886:	7d23      	ldrb	r3, [r4, #20]
 800e888:	2b01      	cmp	r3, #1
 800e88a:	68a3      	ldr	r3, [r4, #8]
 800e88c:	d023      	beq.n	800e8d6 <ucdr_deserialize_double+0x11a>
 800e88e:	79db      	ldrb	r3, [r3, #7]
 800e890:	702b      	strb	r3, [r5, #0]
 800e892:	68a3      	ldr	r3, [r4, #8]
 800e894:	799b      	ldrb	r3, [r3, #6]
 800e896:	706b      	strb	r3, [r5, #1]
 800e898:	68a3      	ldr	r3, [r4, #8]
 800e89a:	795b      	ldrb	r3, [r3, #5]
 800e89c:	70ab      	strb	r3, [r5, #2]
 800e89e:	68a3      	ldr	r3, [r4, #8]
 800e8a0:	791b      	ldrb	r3, [r3, #4]
 800e8a2:	70eb      	strb	r3, [r5, #3]
 800e8a4:	68a3      	ldr	r3, [r4, #8]
 800e8a6:	78db      	ldrb	r3, [r3, #3]
 800e8a8:	712b      	strb	r3, [r5, #4]
 800e8aa:	68a3      	ldr	r3, [r4, #8]
 800e8ac:	789b      	ldrb	r3, [r3, #2]
 800e8ae:	716b      	strb	r3, [r5, #5]
 800e8b0:	68a3      	ldr	r3, [r4, #8]
 800e8b2:	785b      	ldrb	r3, [r3, #1]
 800e8b4:	71ab      	strb	r3, [r5, #6]
 800e8b6:	68a3      	ldr	r3, [r4, #8]
 800e8b8:	781b      	ldrb	r3, [r3, #0]
 800e8ba:	71eb      	strb	r3, [r5, #7]
 800e8bc:	2108      	movs	r1, #8
 800e8be:	68a2      	ldr	r2, [r4, #8]
 800e8c0:	6923      	ldr	r3, [r4, #16]
 800e8c2:	440a      	add	r2, r1
 800e8c4:	7561      	strb	r1, [r4, #21]
 800e8c6:	440b      	add	r3, r1
 800e8c8:	60a2      	str	r2, [r4, #8]
 800e8ca:	6123      	str	r3, [r4, #16]
 800e8cc:	7da0      	ldrb	r0, [r4, #22]
 800e8ce:	f080 0001 	eor.w	r0, r0, #1
 800e8d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e8d6:	681a      	ldr	r2, [r3, #0]
 800e8d8:	685b      	ldr	r3, [r3, #4]
 800e8da:	602a      	str	r2, [r5, #0]
 800e8dc:	606b      	str	r3, [r5, #4]
 800e8de:	e7ed      	b.n	800e8bc <ucdr_deserialize_double+0x100>
 800e8e0:	68a2      	ldr	r2, [r4, #8]
 800e8e2:	6923      	ldr	r3, [r4, #16]
 800e8e4:	1b92      	subs	r2, r2, r6
 800e8e6:	7da0      	ldrb	r0, [r4, #22]
 800e8e8:	1b9b      	subs	r3, r3, r6
 800e8ea:	f884 8015 	strb.w	r8, [r4, #21]
 800e8ee:	f080 0001 	eor.w	r0, r0, #1
 800e8f2:	60a2      	str	r2, [r4, #8]
 800e8f4:	6123      	str	r3, [r4, #16]
 800e8f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e8fa:	68a3      	ldr	r3, [r4, #8]
 800e8fc:	799b      	ldrb	r3, [r3, #6]
 800e8fe:	706b      	strb	r3, [r5, #1]
 800e900:	1cab      	adds	r3, r5, #2
 800e902:	68a2      	ldr	r2, [r4, #8]
 800e904:	7952      	ldrb	r2, [r2, #5]
 800e906:	f803 2b01 	strb.w	r2, [r3], #1
 800e90a:	68a2      	ldr	r2, [r4, #8]
 800e90c:	7912      	ldrb	r2, [r2, #4]
 800e90e:	f803 2b01 	strb.w	r2, [r3], #1
 800e912:	68a2      	ldr	r2, [r4, #8]
 800e914:	78d2      	ldrb	r2, [r2, #3]
 800e916:	f803 2b01 	strb.w	r2, [r3], #1
 800e91a:	68a2      	ldr	r2, [r4, #8]
 800e91c:	7892      	ldrb	r2, [r2, #2]
 800e91e:	f803 2b01 	strb.w	r2, [r3], #1
 800e922:	68a2      	ldr	r2, [r4, #8]
 800e924:	7852      	ldrb	r2, [r2, #1]
 800e926:	f803 2b01 	strb.w	r2, [r3], #1
 800e92a:	68a2      	ldr	r2, [r4, #8]
 800e92c:	7812      	ldrb	r2, [r2, #0]
 800e92e:	701a      	strb	r2, [r3, #0]
 800e930:	e796      	b.n	800e860 <ucdr_deserialize_double+0xa4>
 800e932:	4639      	mov	r1, r7
 800e934:	4632      	mov	r2, r6
 800e936:	4628      	mov	r0, r5
 800e938:	f00d f811 	bl	801b95e <memcpy>
 800e93c:	464a      	mov	r2, r9
 800e93e:	19a8      	adds	r0, r5, r6
 800e940:	68a1      	ldr	r1, [r4, #8]
 800e942:	f00d f80c 	bl	801b95e <memcpy>
 800e946:	e78b      	b.n	800e860 <ucdr_deserialize_double+0xa4>

0800e948 <ucdr_check_buffer_available_for>:
 800e948:	7d83      	ldrb	r3, [r0, #22]
 800e94a:	b93b      	cbnz	r3, 800e95c <ucdr_check_buffer_available_for+0x14>
 800e94c:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800e950:	4419      	add	r1, r3
 800e952:	4288      	cmp	r0, r1
 800e954:	bf34      	ite	cc
 800e956:	2000      	movcc	r0, #0
 800e958:	2001      	movcs	r0, #1
 800e95a:	4770      	bx	lr
 800e95c:	2000      	movs	r0, #0
 800e95e:	4770      	bx	lr

0800e960 <ucdr_check_final_buffer_behavior>:
 800e960:	7d83      	ldrb	r3, [r0, #22]
 800e962:	b943      	cbnz	r3, 800e976 <ucdr_check_final_buffer_behavior+0x16>
 800e964:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800e968:	b510      	push	{r4, lr}
 800e96a:	4291      	cmp	r1, r2
 800e96c:	4604      	mov	r4, r0
 800e96e:	d205      	bcs.n	800e97c <ucdr_check_final_buffer_behavior+0x1c>
 800e970:	2301      	movs	r3, #1
 800e972:	4618      	mov	r0, r3
 800e974:	bd10      	pop	{r4, pc}
 800e976:	2300      	movs	r3, #0
 800e978:	4618      	mov	r0, r3
 800e97a:	4770      	bx	lr
 800e97c:	6982      	ldr	r2, [r0, #24]
 800e97e:	b13a      	cbz	r2, 800e990 <ucdr_check_final_buffer_behavior+0x30>
 800e980:	69c1      	ldr	r1, [r0, #28]
 800e982:	4790      	blx	r2
 800e984:	f080 0301 	eor.w	r3, r0, #1
 800e988:	75a0      	strb	r0, [r4, #22]
 800e98a:	b2db      	uxtb	r3, r3
 800e98c:	4618      	mov	r0, r3
 800e98e:	bd10      	pop	{r4, pc}
 800e990:	2001      	movs	r0, #1
 800e992:	75a0      	strb	r0, [r4, #22]
 800e994:	e7fa      	b.n	800e98c <ucdr_check_final_buffer_behavior+0x2c>
 800e996:	bf00      	nop

0800e998 <ucdr_set_on_full_buffer_callback>:
 800e998:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800e99c:	4770      	bx	lr
 800e99e:	bf00      	nop

0800e9a0 <ucdr_init_buffer_origin_offset_endian>:
 800e9a0:	b410      	push	{r4}
 800e9a2:	9c01      	ldr	r4, [sp, #4]
 800e9a4:	440a      	add	r2, r1
 800e9a6:	6001      	str	r1, [r0, #0]
 800e9a8:	6042      	str	r2, [r0, #4]
 800e9aa:	190a      	adds	r2, r1, r4
 800e9ac:	441c      	add	r4, r3
 800e9ae:	6082      	str	r2, [r0, #8]
 800e9b0:	2200      	movs	r2, #0
 800e9b2:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800e9b6:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800e9ba:	7542      	strb	r2, [r0, #21]
 800e9bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e9c0:	7582      	strb	r2, [r0, #22]
 800e9c2:	7503      	strb	r3, [r0, #20]
 800e9c4:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800e9c8:	4770      	bx	lr
 800e9ca:	bf00      	nop

0800e9cc <ucdr_init_buffer_origin_offset>:
 800e9cc:	b510      	push	{r4, lr}
 800e9ce:	b082      	sub	sp, #8
 800e9d0:	9c04      	ldr	r4, [sp, #16]
 800e9d2:	9400      	str	r4, [sp, #0]
 800e9d4:	2401      	movs	r4, #1
 800e9d6:	9401      	str	r4, [sp, #4]
 800e9d8:	f7ff ffe2 	bl	800e9a0 <ucdr_init_buffer_origin_offset_endian>
 800e9dc:	b002      	add	sp, #8
 800e9de:	bd10      	pop	{r4, pc}

0800e9e0 <ucdr_init_buffer_origin>:
 800e9e0:	b510      	push	{r4, lr}
 800e9e2:	2400      	movs	r4, #0
 800e9e4:	b082      	sub	sp, #8
 800e9e6:	9400      	str	r4, [sp, #0]
 800e9e8:	f7ff fff0 	bl	800e9cc <ucdr_init_buffer_origin_offset>
 800e9ec:	b002      	add	sp, #8
 800e9ee:	bd10      	pop	{r4, pc}

0800e9f0 <ucdr_init_buffer>:
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	f7ff bff5 	b.w	800e9e0 <ucdr_init_buffer_origin>
 800e9f6:	bf00      	nop

0800e9f8 <ucdr_alignment>:
 800e9f8:	fbb0 f2f1 	udiv	r2, r0, r1
 800e9fc:	fb02 0011 	mls	r0, r2, r1, r0
 800ea00:	1e4b      	subs	r3, r1, #1
 800ea02:	1a08      	subs	r0, r1, r0
 800ea04:	4018      	ands	r0, r3
 800ea06:	4770      	bx	lr

0800ea08 <ucdr_buffer_alignment>:
 800ea08:	7d43      	ldrb	r3, [r0, #21]
 800ea0a:	428b      	cmp	r3, r1
 800ea0c:	d209      	bcs.n	800ea22 <ucdr_buffer_alignment+0x1a>
 800ea0e:	6903      	ldr	r3, [r0, #16]
 800ea10:	1e4a      	subs	r2, r1, #1
 800ea12:	fbb3 f0f1 	udiv	r0, r3, r1
 800ea16:	fb01 3010 	mls	r0, r1, r0, r3
 800ea1a:	1a09      	subs	r1, r1, r0
 800ea1c:	ea01 0002 	and.w	r0, r1, r2
 800ea20:	4770      	bx	lr
 800ea22:	2000      	movs	r0, #0
 800ea24:	4770      	bx	lr
 800ea26:	bf00      	nop

0800ea28 <ucdr_align_to>:
 800ea28:	b538      	push	{r3, r4, r5, lr}
 800ea2a:	4604      	mov	r4, r0
 800ea2c:	460d      	mov	r5, r1
 800ea2e:	f7ff ffeb 	bl	800ea08 <ucdr_buffer_alignment>
 800ea32:	68a3      	ldr	r3, [r4, #8]
 800ea34:	7565      	strb	r5, [r4, #21]
 800ea36:	181a      	adds	r2, r3, r0
 800ea38:	6923      	ldr	r3, [r4, #16]
 800ea3a:	4418      	add	r0, r3
 800ea3c:	6863      	ldr	r3, [r4, #4]
 800ea3e:	4293      	cmp	r3, r2
 800ea40:	6120      	str	r0, [r4, #16]
 800ea42:	bf28      	it	cs
 800ea44:	4613      	movcs	r3, r2
 800ea46:	60a3      	str	r3, [r4, #8]
 800ea48:	bd38      	pop	{r3, r4, r5, pc}
 800ea4a:	bf00      	nop

0800ea4c <ucdr_buffer_length>:
 800ea4c:	6882      	ldr	r2, [r0, #8]
 800ea4e:	6800      	ldr	r0, [r0, #0]
 800ea50:	1a10      	subs	r0, r2, r0
 800ea52:	4770      	bx	lr

0800ea54 <ucdr_buffer_remaining>:
 800ea54:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800ea58:	1a10      	subs	r0, r2, r0
 800ea5a:	4770      	bx	lr

0800ea5c <ucdr_check_final_buffer_behavior_array>:
 800ea5c:	b538      	push	{r3, r4, r5, lr}
 800ea5e:	7d83      	ldrb	r3, [r0, #22]
 800ea60:	b9a3      	cbnz	r3, 800ea8c <ucdr_check_final_buffer_behavior_array+0x30>
 800ea62:	4604      	mov	r4, r0
 800ea64:	460d      	mov	r5, r1
 800ea66:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800ea6a:	429a      	cmp	r2, r3
 800ea6c:	d300      	bcc.n	800ea70 <ucdr_check_final_buffer_behavior_array+0x14>
 800ea6e:	b931      	cbnz	r1, 800ea7e <ucdr_check_final_buffer_behavior_array+0x22>
 800ea70:	4620      	mov	r0, r4
 800ea72:	f7ff ffef 	bl	800ea54 <ucdr_buffer_remaining>
 800ea76:	42a8      	cmp	r0, r5
 800ea78:	bf28      	it	cs
 800ea7a:	4628      	movcs	r0, r5
 800ea7c:	bd38      	pop	{r3, r4, r5, pc}
 800ea7e:	6983      	ldr	r3, [r0, #24]
 800ea80:	b133      	cbz	r3, 800ea90 <ucdr_check_final_buffer_behavior_array+0x34>
 800ea82:	69c1      	ldr	r1, [r0, #28]
 800ea84:	4798      	blx	r3
 800ea86:	75a0      	strb	r0, [r4, #22]
 800ea88:	2800      	cmp	r0, #0
 800ea8a:	d0f1      	beq.n	800ea70 <ucdr_check_final_buffer_behavior_array+0x14>
 800ea8c:	2000      	movs	r0, #0
 800ea8e:	bd38      	pop	{r3, r4, r5, pc}
 800ea90:	2301      	movs	r3, #1
 800ea92:	7583      	strb	r3, [r0, #22]
 800ea94:	e7fa      	b.n	800ea8c <ucdr_check_final_buffer_behavior_array+0x30>
 800ea96:	bf00      	nop

0800ea98 <ucdr_advance_buffer>:
 800ea98:	b538      	push	{r3, r4, r5, lr}
 800ea9a:	4604      	mov	r4, r0
 800ea9c:	460d      	mov	r5, r1
 800ea9e:	f7ff ff53 	bl	800e948 <ucdr_check_buffer_available_for>
 800eaa2:	b178      	cbz	r0, 800eac4 <ucdr_advance_buffer+0x2c>
 800eaa4:	6923      	ldr	r3, [r4, #16]
 800eaa6:	68a2      	ldr	r2, [r4, #8]
 800eaa8:	442b      	add	r3, r5
 800eaaa:	442a      	add	r2, r5
 800eaac:	6123      	str	r3, [r4, #16]
 800eaae:	2301      	movs	r3, #1
 800eab0:	60a2      	str	r2, [r4, #8]
 800eab2:	7563      	strb	r3, [r4, #21]
 800eab4:	bd38      	pop	{r3, r4, r5, pc}
 800eab6:	68a2      	ldr	r2, [r4, #8]
 800eab8:	1a2d      	subs	r5, r5, r0
 800eaba:	6923      	ldr	r3, [r4, #16]
 800eabc:	4402      	add	r2, r0
 800eabe:	4418      	add	r0, r3
 800eac0:	60a2      	str	r2, [r4, #8]
 800eac2:	6120      	str	r0, [r4, #16]
 800eac4:	4629      	mov	r1, r5
 800eac6:	2201      	movs	r2, #1
 800eac8:	4620      	mov	r0, r4
 800eaca:	f7ff ffc7 	bl	800ea5c <ucdr_check_final_buffer_behavior_array>
 800eace:	2800      	cmp	r0, #0
 800ead0:	d1f1      	bne.n	800eab6 <ucdr_advance_buffer+0x1e>
 800ead2:	2301      	movs	r3, #1
 800ead4:	7563      	strb	r3, [r4, #21]
 800ead6:	bd38      	pop	{r3, r4, r5, pc}

0800ead8 <ucdr_serialize_sequence_char>:
 800ead8:	b570      	push	{r4, r5, r6, lr}
 800eada:	4615      	mov	r5, r2
 800eadc:	460e      	mov	r6, r1
 800eade:	7d01      	ldrb	r1, [r0, #20]
 800eae0:	4604      	mov	r4, r0
 800eae2:	f7fe ff5b 	bl	800d99c <ucdr_serialize_endian_uint32_t>
 800eae6:	b90d      	cbnz	r5, 800eaec <ucdr_serialize_sequence_char+0x14>
 800eae8:	2001      	movs	r0, #1
 800eaea:	bd70      	pop	{r4, r5, r6, pc}
 800eaec:	462b      	mov	r3, r5
 800eaee:	4632      	mov	r2, r6
 800eaf0:	7d21      	ldrb	r1, [r4, #20]
 800eaf2:	4620      	mov	r0, r4
 800eaf4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800eaf8:	f004 b8ec 	b.w	8012cd4 <ucdr_serialize_endian_array_char>

0800eafc <ucdr_deserialize_sequence_char>:
 800eafc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb00:	461d      	mov	r5, r3
 800eb02:	4616      	mov	r6, r2
 800eb04:	460f      	mov	r7, r1
 800eb06:	461a      	mov	r2, r3
 800eb08:	7d01      	ldrb	r1, [r0, #20]
 800eb0a:	4604      	mov	r4, r0
 800eb0c:	f7ff f86e 	bl	800dbec <ucdr_deserialize_endian_uint32_t>
 800eb10:	682b      	ldr	r3, [r5, #0]
 800eb12:	429e      	cmp	r6, r3
 800eb14:	d201      	bcs.n	800eb1a <ucdr_deserialize_sequence_char+0x1e>
 800eb16:	2201      	movs	r2, #1
 800eb18:	75a2      	strb	r2, [r4, #22]
 800eb1a:	b913      	cbnz	r3, 800eb22 <ucdr_deserialize_sequence_char+0x26>
 800eb1c:	2001      	movs	r0, #1
 800eb1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb22:	463a      	mov	r2, r7
 800eb24:	7d21      	ldrb	r1, [r4, #20]
 800eb26:	4620      	mov	r0, r4
 800eb28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eb2c:	f004 b904 	b.w	8012d38 <ucdr_deserialize_endian_array_char>

0800eb30 <ucdr_serialize_sequence_uint8_t>:
 800eb30:	b570      	push	{r4, r5, r6, lr}
 800eb32:	4615      	mov	r5, r2
 800eb34:	460e      	mov	r6, r1
 800eb36:	7d01      	ldrb	r1, [r0, #20]
 800eb38:	4604      	mov	r4, r0
 800eb3a:	f7fe ff2f 	bl	800d99c <ucdr_serialize_endian_uint32_t>
 800eb3e:	b90d      	cbnz	r5, 800eb44 <ucdr_serialize_sequence_uint8_t+0x14>
 800eb40:	2001      	movs	r0, #1
 800eb42:	bd70      	pop	{r4, r5, r6, pc}
 800eb44:	462b      	mov	r3, r5
 800eb46:	4632      	mov	r2, r6
 800eb48:	7d21      	ldrb	r1, [r4, #20]
 800eb4a:	4620      	mov	r0, r4
 800eb4c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800eb50:	f004 b958 	b.w	8012e04 <ucdr_serialize_endian_array_uint8_t>

0800eb54 <ucdr_deserialize_sequence_uint8_t>:
 800eb54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb58:	461d      	mov	r5, r3
 800eb5a:	4616      	mov	r6, r2
 800eb5c:	460f      	mov	r7, r1
 800eb5e:	461a      	mov	r2, r3
 800eb60:	7d01      	ldrb	r1, [r0, #20]
 800eb62:	4604      	mov	r4, r0
 800eb64:	f7ff f842 	bl	800dbec <ucdr_deserialize_endian_uint32_t>
 800eb68:	682b      	ldr	r3, [r5, #0]
 800eb6a:	429e      	cmp	r6, r3
 800eb6c:	d201      	bcs.n	800eb72 <ucdr_deserialize_sequence_uint8_t+0x1e>
 800eb6e:	2201      	movs	r2, #1
 800eb70:	75a2      	strb	r2, [r4, #22]
 800eb72:	b913      	cbnz	r3, 800eb7a <ucdr_deserialize_sequence_uint8_t+0x26>
 800eb74:	2001      	movs	r0, #1
 800eb76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb7a:	463a      	mov	r2, r7
 800eb7c:	7d21      	ldrb	r1, [r4, #20]
 800eb7e:	4620      	mov	r0, r4
 800eb80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eb84:	f004 b9a4 	b.w	8012ed0 <ucdr_deserialize_endian_array_uint8_t>

0800eb88 <rcl_get_zero_initialized_init_options>:
 800eb88:	2000      	movs	r0, #0
 800eb8a:	4770      	bx	lr

0800eb8c <rcl_init_options_init>:
 800eb8c:	b084      	sub	sp, #16
 800eb8e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb90:	b097      	sub	sp, #92	; 0x5c
 800eb92:	ae1d      	add	r6, sp, #116	; 0x74
 800eb94:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800eb98:	2800      	cmp	r0, #0
 800eb9a:	d058      	beq.n	800ec4e <rcl_init_options_init+0xc2>
 800eb9c:	6803      	ldr	r3, [r0, #0]
 800eb9e:	4605      	mov	r5, r0
 800eba0:	b133      	cbz	r3, 800ebb0 <rcl_init_options_init+0x24>
 800eba2:	2464      	movs	r4, #100	; 0x64
 800eba4:	4620      	mov	r0, r4
 800eba6:	b017      	add	sp, #92	; 0x5c
 800eba8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800ebac:	b004      	add	sp, #16
 800ebae:	4770      	bx	lr
 800ebb0:	4630      	mov	r0, r6
 800ebb2:	f001 fdf3 	bl	801079c <rcutils_allocator_is_valid>
 800ebb6:	2800      	cmp	r0, #0
 800ebb8:	d049      	beq.n	800ec4e <rcl_init_options_init+0xc2>
 800ebba:	46b4      	mov	ip, r6
 800ebbc:	ac11      	add	r4, sp, #68	; 0x44
 800ebbe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ebc2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ebc4:	f8dc 3000 	ldr.w	r3, [ip]
 800ebc8:	2050      	movs	r0, #80	; 0x50
 800ebca:	9921      	ldr	r1, [sp, #132]	; 0x84
 800ebcc:	6023      	str	r3, [r4, #0]
 800ebce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ebd0:	4798      	blx	r3
 800ebd2:	4604      	mov	r4, r0
 800ebd4:	6028      	str	r0, [r5, #0]
 800ebd6:	2800      	cmp	r0, #0
 800ebd8:	d03b      	beq.n	800ec52 <rcl_init_options_init+0xc6>
 800ebda:	f10d 0c44 	add.w	ip, sp, #68	; 0x44
 800ebde:	4686      	mov	lr, r0
 800ebe0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ebe4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ebe8:	f8dc 3000 	ldr.w	r3, [ip]
 800ebec:	a802      	add	r0, sp, #8
 800ebee:	f8ce 3000 	str.w	r3, [lr]
 800ebf2:	f001 fff1 	bl	8010bd8 <rmw_get_zero_initialized_init_options>
 800ebf6:	f10d 0e08 	add.w	lr, sp, #8
 800ebfa:	f104 0c18 	add.w	ip, r4, #24
 800ebfe:	682f      	ldr	r7, [r5, #0]
 800ec00:	ac20      	add	r4, sp, #128	; 0x80
 800ec02:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ec06:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ec0a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ec0e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ec12:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ec16:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ec1a:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800ec1e:	e88c 0003 	stmia.w	ip, {r0, r1}
 800ec22:	e894 0003 	ldmia.w	r4, {r0, r1}
 800ec26:	e88d 0003 	stmia.w	sp, {r0, r1}
 800ec2a:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800ec2e:	f107 0018 	add.w	r0, r7, #24
 800ec32:	f002 f8f9 	bl	8010e28 <rmw_init_options_init>
 800ec36:	4604      	mov	r4, r0
 800ec38:	2800      	cmp	r0, #0
 800ec3a:	d0b3      	beq.n	800eba4 <rcl_init_options_init+0x18>
 800ec3c:	9921      	ldr	r1, [sp, #132]	; 0x84
 800ec3e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ec40:	6828      	ldr	r0, [r5, #0]
 800ec42:	4798      	blx	r3
 800ec44:	4620      	mov	r0, r4
 800ec46:	f007 ff71 	bl	8016b2c <rcl_convert_rmw_ret_to_rcl_ret>
 800ec4a:	4604      	mov	r4, r0
 800ec4c:	e7aa      	b.n	800eba4 <rcl_init_options_init+0x18>
 800ec4e:	240b      	movs	r4, #11
 800ec50:	e7a8      	b.n	800eba4 <rcl_init_options_init+0x18>
 800ec52:	240a      	movs	r4, #10
 800ec54:	e7a6      	b.n	800eba4 <rcl_init_options_init+0x18>
 800ec56:	bf00      	nop

0800ec58 <rcl_init_options_fini>:
 800ec58:	b530      	push	{r4, r5, lr}
 800ec5a:	b087      	sub	sp, #28
 800ec5c:	b1f0      	cbz	r0, 800ec9c <rcl_init_options_fini+0x44>
 800ec5e:	6803      	ldr	r3, [r0, #0]
 800ec60:	4604      	mov	r4, r0
 800ec62:	b1db      	cbz	r3, 800ec9c <rcl_init_options_fini+0x44>
 800ec64:	469c      	mov	ip, r3
 800ec66:	f10d 0e04 	add.w	lr, sp, #4
 800ec6a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ec6e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ec72:	f8dc 3000 	ldr.w	r3, [ip]
 800ec76:	a801      	add	r0, sp, #4
 800ec78:	f8ce 3000 	str.w	r3, [lr]
 800ec7c:	f001 fd8e 	bl	801079c <rcutils_allocator_is_valid>
 800ec80:	b160      	cbz	r0, 800ec9c <rcl_init_options_fini+0x44>
 800ec82:	6820      	ldr	r0, [r4, #0]
 800ec84:	3018      	adds	r0, #24
 800ec86:	f002 f989 	bl	8010f9c <rmw_init_options_fini>
 800ec8a:	4605      	mov	r5, r0
 800ec8c:	b950      	cbnz	r0, 800eca4 <rcl_init_options_fini+0x4c>
 800ec8e:	6820      	ldr	r0, [r4, #0]
 800ec90:	9b02      	ldr	r3, [sp, #8]
 800ec92:	9905      	ldr	r1, [sp, #20]
 800ec94:	4798      	blx	r3
 800ec96:	4628      	mov	r0, r5
 800ec98:	b007      	add	sp, #28
 800ec9a:	bd30      	pop	{r4, r5, pc}
 800ec9c:	250b      	movs	r5, #11
 800ec9e:	4628      	mov	r0, r5
 800eca0:	b007      	add	sp, #28
 800eca2:	bd30      	pop	{r4, r5, pc}
 800eca4:	f007 ff42 	bl	8016b2c <rcl_convert_rmw_ret_to_rcl_ret>
 800eca8:	4605      	mov	r5, r0
 800ecaa:	e7f8      	b.n	800ec9e <rcl_init_options_fini+0x46>

0800ecac <rcl_init_options_copy>:
 800ecac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ecb0:	b094      	sub	sp, #80	; 0x50
 800ecb2:	2800      	cmp	r0, #0
 800ecb4:	d05b      	beq.n	800ed6e <rcl_init_options_copy+0xc2>
 800ecb6:	4604      	mov	r4, r0
 800ecb8:	6800      	ldr	r0, [r0, #0]
 800ecba:	2800      	cmp	r0, #0
 800ecbc:	d057      	beq.n	800ed6e <rcl_init_options_copy+0xc2>
 800ecbe:	460e      	mov	r6, r1
 800ecc0:	f001 fd6c 	bl	801079c <rcutils_allocator_is_valid>
 800ecc4:	2e00      	cmp	r6, #0
 800ecc6:	d052      	beq.n	800ed6e <rcl_init_options_copy+0xc2>
 800ecc8:	f080 0001 	eor.w	r0, r0, #1
 800eccc:	b2c0      	uxtb	r0, r0
 800ecce:	2800      	cmp	r0, #0
 800ecd0:	d14d      	bne.n	800ed6e <rcl_init_options_copy+0xc2>
 800ecd2:	6833      	ldr	r3, [r6, #0]
 800ecd4:	b123      	cbz	r3, 800ece0 <rcl_init_options_copy+0x34>
 800ecd6:	2464      	movs	r4, #100	; 0x64
 800ecd8:	4620      	mov	r0, r4
 800ecda:	b014      	add	sp, #80	; 0x50
 800ecdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ece0:	6827      	ldr	r7, [r4, #0]
 800ece2:	ad0f      	add	r5, sp, #60	; 0x3c
 800ece4:	46bc      	mov	ip, r7
 800ece6:	f8d7 8000 	ldr.w	r8, [r7]
 800ecea:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ecee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800ecf0:	f8dc 3000 	ldr.w	r3, [ip]
 800ecf4:	2050      	movs	r0, #80	; 0x50
 800ecf6:	4619      	mov	r1, r3
 800ecf8:	602b      	str	r3, [r5, #0]
 800ecfa:	47c0      	blx	r8
 800ecfc:	4605      	mov	r5, r0
 800ecfe:	6030      	str	r0, [r6, #0]
 800ed00:	b3d0      	cbz	r0, 800ed78 <rcl_init_options_copy+0xcc>
 800ed02:	f10d 0c3c 	add.w	ip, sp, #60	; 0x3c
 800ed06:	4686      	mov	lr, r0
 800ed08:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ed0c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ed10:	f8dc 3000 	ldr.w	r3, [ip]
 800ed14:	4668      	mov	r0, sp
 800ed16:	f8ce 3000 	str.w	r3, [lr]
 800ed1a:	f001 ff5d 	bl	8010bd8 <rmw_get_zero_initialized_init_options>
 800ed1e:	46ee      	mov	lr, sp
 800ed20:	f105 0c18 	add.w	ip, r5, #24
 800ed24:	6824      	ldr	r4, [r4, #0]
 800ed26:	6835      	ldr	r5, [r6, #0]
 800ed28:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ed2c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ed30:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ed34:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ed38:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ed3c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ed40:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800ed44:	e88c 0003 	stmia.w	ip, {r0, r1}
 800ed48:	f104 0018 	add.w	r0, r4, #24
 800ed4c:	f105 0118 	add.w	r1, r5, #24
 800ed50:	f002 f8d2 	bl	8010ef8 <rmw_init_options_copy>
 800ed54:	4604      	mov	r4, r0
 800ed56:	2800      	cmp	r0, #0
 800ed58:	d0be      	beq.n	800ecd8 <rcl_init_options_copy+0x2c>
 800ed5a:	f001 fd45 	bl	80107e8 <rcutils_get_error_string>
 800ed5e:	f001 fd5b 	bl	8010818 <rcutils_reset_error>
 800ed62:	4630      	mov	r0, r6
 800ed64:	f7ff ff78 	bl	800ec58 <rcl_init_options_fini>
 800ed68:	b140      	cbz	r0, 800ed7c <rcl_init_options_copy+0xd0>
 800ed6a:	4604      	mov	r4, r0
 800ed6c:	e7b4      	b.n	800ecd8 <rcl_init_options_copy+0x2c>
 800ed6e:	240b      	movs	r4, #11
 800ed70:	4620      	mov	r0, r4
 800ed72:	b014      	add	sp, #80	; 0x50
 800ed74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed78:	240a      	movs	r4, #10
 800ed7a:	e7ad      	b.n	800ecd8 <rcl_init_options_copy+0x2c>
 800ed7c:	4620      	mov	r0, r4
 800ed7e:	b014      	add	sp, #80	; 0x50
 800ed80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ed84:	f007 bed2 	b.w	8016b2c <rcl_convert_rmw_ret_to_rcl_ret>

0800ed88 <rcl_init_options_set_domain_id>:
 800ed88:	b120      	cbz	r0, 800ed94 <rcl_init_options_set_domain_id+0xc>
 800ed8a:	6803      	ldr	r3, [r0, #0]
 800ed8c:	b113      	cbz	r3, 800ed94 <rcl_init_options_set_domain_id+0xc>
 800ed8e:	2000      	movs	r0, #0
 800ed90:	6259      	str	r1, [r3, #36]	; 0x24
 800ed92:	4770      	bx	lr
 800ed94:	200b      	movs	r0, #11
 800ed96:	4770      	bx	lr

0800ed98 <rcl_get_zero_initialized_node>:
 800ed98:	4a03      	ldr	r2, [pc, #12]	; (800eda8 <rcl_get_zero_initialized_node+0x10>)
 800ed9a:	4603      	mov	r3, r0
 800ed9c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800eda0:	e883 0003 	stmia.w	r3, {r0, r1}
 800eda4:	4618      	mov	r0, r3
 800eda6:	4770      	bx	lr
 800eda8:	0801ccd4 	.word	0x0801ccd4

0800edac <rcl_node_init>:
 800edac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edb0:	b0a9      	sub	sp, #164	; 0xa4
 800edb2:	4604      	mov	r4, r0
 800edb4:	460e      	mov	r6, r1
 800edb6:	4615      	mov	r5, r2
 800edb8:	f8dd 80c8 	ldr.w	r8, [sp, #200]	; 0xc8
 800edbc:	a823      	add	r0, sp, #140	; 0x8c
 800edbe:	461f      	mov	r7, r3
 800edc0:	f007 ffc4 	bl	8016d4c <rcl_guard_condition_get_default_options>
 800edc4:	f1b8 0f00 	cmp.w	r8, #0
 800edc8:	f000 80f3 	beq.w	800efb2 <rcl_node_init+0x206>
 800edcc:	4640      	mov	r0, r8
 800edce:	f001 fce5 	bl	801079c <rcutils_allocator_is_valid>
 800edd2:	2d00      	cmp	r5, #0
 800edd4:	bf18      	it	ne
 800edd6:	2c00      	cmpne	r4, #0
 800edd8:	f080 0001 	eor.w	r0, r0, #1
 800eddc:	bf0c      	ite	eq
 800edde:	f04f 0c01 	moveq.w	ip, #1
 800ede2:	f04f 0c00 	movne.w	ip, #0
 800ede6:	2e00      	cmp	r6, #0
 800ede8:	bf08      	it	eq
 800edea:	f04c 0c01 	orreq.w	ip, ip, #1
 800edee:	ea4c 0c00 	orr.w	ip, ip, r0
 800edf2:	f01c 09ff 	ands.w	r9, ip, #255	; 0xff
 800edf6:	f040 80dc 	bne.w	800efb2 <rcl_node_init+0x206>
 800edfa:	f8d4 a004 	ldr.w	sl, [r4, #4]
 800edfe:	f1ba 0f00 	cmp.w	sl, #0
 800ee02:	f040 80fc 	bne.w	800effe <rcl_node_init+0x252>
 800ee06:	2f00      	cmp	r7, #0
 800ee08:	f000 80d3 	beq.w	800efb2 <rcl_node_init+0x206>
 800ee0c:	4638      	mov	r0, r7
 800ee0e:	f007 feab 	bl	8016b68 <rcl_context_is_valid>
 800ee12:	4683      	mov	fp, r0
 800ee14:	2800      	cmp	r0, #0
 800ee16:	f000 80d2 	beq.w	800efbe <rcl_node_init+0x212>
 800ee1a:	4652      	mov	r2, sl
 800ee1c:	4630      	mov	r0, r6
 800ee1e:	a922      	add	r1, sp, #136	; 0x88
 800ee20:	f8cd a088 	str.w	sl, [sp, #136]	; 0x88
 800ee24:	f001 ff8a 	bl	8010d3c <rmw_validate_node_name>
 800ee28:	4682      	mov	sl, r0
 800ee2a:	2800      	cmp	r0, #0
 800ee2c:	f040 80c3 	bne.w	800efb6 <rcl_node_init+0x20a>
 800ee30:	9822      	ldr	r0, [sp, #136]	; 0x88
 800ee32:	2800      	cmp	r0, #0
 800ee34:	f040 80f1 	bne.w	800f01a <rcl_node_init+0x26e>
 800ee38:	4628      	mov	r0, r5
 800ee3a:	f7f1 fa0b 	bl	8000254 <strlen>
 800ee3e:	2800      	cmp	r0, #0
 800ee40:	f040 80c0 	bne.w	800efc4 <rcl_node_init+0x218>
 800ee44:	4d79      	ldr	r5, [pc, #484]	; (800f02c <rcl_node_init+0x280>)
 800ee46:	a922      	add	r1, sp, #136	; 0x88
 800ee48:	2200      	movs	r2, #0
 800ee4a:	4628      	mov	r0, r5
 800ee4c:	f001 ff58 	bl	8010d00 <rmw_validate_namespace>
 800ee50:	4682      	mov	sl, r0
 800ee52:	2800      	cmp	r0, #0
 800ee54:	f040 80af 	bne.w	800efb6 <rcl_node_init+0x20a>
 800ee58:	9822      	ldr	r0, [sp, #136]	; 0x88
 800ee5a:	2800      	cmp	r0, #0
 800ee5c:	f040 80d5 	bne.w	800f00a <rcl_node_init+0x25e>
 800ee60:	f8d8 3000 	ldr.w	r3, [r8]
 800ee64:	2078      	movs	r0, #120	; 0x78
 800ee66:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800ee6a:	4798      	blx	r3
 800ee6c:	4682      	mov	sl, r0
 800ee6e:	6060      	str	r0, [r4, #4]
 800ee70:	2800      	cmp	r0, #0
 800ee72:	f000 80cf 	beq.w	800f014 <rcl_node_init+0x268>
 800ee76:	2200      	movs	r2, #0
 800ee78:	2300      	movs	r3, #0
 800ee7a:	a808      	add	r0, sp, #32
 800ee7c:	e9ca 231a 	strd	r2, r3, [sl, #104]	; 0x68
 800ee80:	e9ca 231c 	strd	r2, r3, [sl, #112]	; 0x70
 800ee84:	f000 f902 	bl	800f08c <rcl_node_get_default_options>
 800ee88:	a908      	add	r1, sp, #32
 800ee8a:	4650      	mov	r0, sl
 800ee8c:	2268      	movs	r2, #104	; 0x68
 800ee8e:	f00c fd66 	bl	801b95e <memcpy>
 800ee92:	6861      	ldr	r1, [r4, #4]
 800ee94:	4640      	mov	r0, r8
 800ee96:	6027      	str	r7, [r4, #0]
 800ee98:	f000 f906 	bl	800f0a8 <rcl_node_options_copy>
 800ee9c:	2800      	cmp	r0, #0
 800ee9e:	d158      	bne.n	800ef52 <rcl_node_init+0x1a6>
 800eea0:	4628      	mov	r0, r5
 800eea2:	f7f1 f9d7 	bl	8000254 <strlen>
 800eea6:	4428      	add	r0, r5
 800eea8:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 800eeac:	e9cd 5603 	strd	r5, r6, [sp, #12]
 800eeb0:	2b2f      	cmp	r3, #47	; 0x2f
 800eeb2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800eeb6:	9300      	str	r3, [sp, #0]
 800eeb8:	bf0c      	ite	eq
 800eeba:	4b5d      	ldreq	r3, [pc, #372]	; (800f030 <rcl_node_init+0x284>)
 800eebc:	4b5d      	ldrne	r3, [pc, #372]	; (800f034 <rcl_node_init+0x288>)
 800eebe:	9302      	str	r3, [sp, #8]
 800eec0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800eec4:	9301      	str	r3, [sp, #4]
 800eec6:	f8d4 a004 	ldr.w	sl, [r4, #4]
 800eeca:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800eece:	f001 fcbf 	bl	8010850 <rcutils_format_string_limit>
 800eed2:	6823      	ldr	r3, [r4, #0]
 800eed4:	f8ca 0074 	str.w	r0, [sl, #116]	; 0x74
 800eed8:	4631      	mov	r1, r6
 800eeda:	6818      	ldr	r0, [r3, #0]
 800eedc:	462a      	mov	r2, r5
 800eede:	6866      	ldr	r6, [r4, #4]
 800eee0:	3028      	adds	r0, #40	; 0x28
 800eee2:	f002 fa87 	bl	80113f4 <rmw_create_node>
 800eee6:	6863      	ldr	r3, [r4, #4]
 800eee8:	66b0      	str	r0, [r6, #104]	; 0x68
 800eeea:	6e98      	ldr	r0, [r3, #104]	; 0x68
 800eeec:	2800      	cmp	r0, #0
 800eeee:	d032      	beq.n	800ef56 <rcl_node_init+0x1aa>
 800eef0:	f002 fb10 	bl	8011514 <rmw_node_get_graph_guard_condition>
 800eef4:	4682      	mov	sl, r0
 800eef6:	b360      	cbz	r0, 800ef52 <rcl_node_init+0x1a6>
 800eef8:	f8d8 3000 	ldr.w	r3, [r8]
 800eefc:	2008      	movs	r0, #8
 800eefe:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800ef02:	6866      	ldr	r6, [r4, #4]
 800ef04:	4798      	blx	r3
 800ef06:	6863      	ldr	r3, [r4, #4]
 800ef08:	66f0      	str	r0, [r6, #108]	; 0x6c
 800ef0a:	f8d3 b06c 	ldr.w	fp, [r3, #108]	; 0x6c
 800ef0e:	f1bb 0f00 	cmp.w	fp, #0
 800ef12:	d020      	beq.n	800ef56 <rcl_node_init+0x1aa>
 800ef14:	a806      	add	r0, sp, #24
 800ef16:	ae23      	add	r6, sp, #140	; 0x8c
 800ef18:	f007 fe8c 	bl	8016c34 <rcl_get_zero_initialized_guard_condition>
 800ef1c:	a806      	add	r0, sp, #24
 800ef1e:	6863      	ldr	r3, [r4, #4]
 800ef20:	46c4      	mov	ip, r8
 800ef22:	c803      	ldmia	r0, {r0, r1}
 800ef24:	f8d3 e06c 	ldr.w	lr, [r3, #108]	; 0x6c
 800ef28:	e88b 0003 	stmia.w	fp, {r0, r1}
 800ef2c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ef30:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800ef32:	f8dc 3000 	ldr.w	r3, [ip]
 800ef36:	6033      	str	r3, [r6, #0]
 800ef38:	ab28      	add	r3, sp, #160	; 0xa0
 800ef3a:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 800ef3e:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800ef42:	4651      	mov	r1, sl
 800ef44:	463a      	mov	r2, r7
 800ef46:	4670      	mov	r0, lr
 800ef48:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ef4a:	f007 fe7d 	bl	8016c48 <rcl_guard_condition_init_from_rmw>
 800ef4e:	4682      	mov	sl, r0
 800ef50:	b328      	cbz	r0, 800ef9e <rcl_node_init+0x1f2>
 800ef52:	6863      	ldr	r3, [r4, #4]
 800ef54:	b1f3      	cbz	r3, 800ef94 <rcl_node_init+0x1e8>
 800ef56:	6f58      	ldr	r0, [r3, #116]	; 0x74
 800ef58:	b128      	cbz	r0, 800ef66 <rcl_node_init+0x1ba>
 800ef5a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ef5e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800ef62:	4798      	blx	r3
 800ef64:	6863      	ldr	r3, [r4, #4]
 800ef66:	6e98      	ldr	r0, [r3, #104]	; 0x68
 800ef68:	b110      	cbz	r0, 800ef70 <rcl_node_init+0x1c4>
 800ef6a:	f002 fa55 	bl	8011418 <rmw_destroy_node>
 800ef6e:	6863      	ldr	r3, [r4, #4]
 800ef70:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800ef72:	b148      	cbz	r0, 800ef88 <rcl_node_init+0x1dc>
 800ef74:	f007 fec4 	bl	8016d00 <rcl_guard_condition_fini>
 800ef78:	6863      	ldr	r3, [r4, #4]
 800ef7a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800ef7e:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800ef80:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ef84:	4798      	blx	r3
 800ef86:	6863      	ldr	r3, [r4, #4]
 800ef88:	4618      	mov	r0, r3
 800ef8a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800ef8e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ef92:	4798      	blx	r3
 800ef94:	2300      	movs	r3, #0
 800ef96:	f04f 0a01 	mov.w	sl, #1
 800ef9a:	e9c4 3300 	strd	r3, r3, [r4]
 800ef9e:	f1b9 0f00 	cmp.w	r9, #0
 800efa2:	d008      	beq.n	800efb6 <rcl_node_init+0x20a>
 800efa4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800efa8:	4628      	mov	r0, r5
 800efaa:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800efae:	4798      	blx	r3
 800efb0:	e001      	b.n	800efb6 <rcl_node_init+0x20a>
 800efb2:	f04f 0a0b 	mov.w	sl, #11
 800efb6:	4650      	mov	r0, sl
 800efb8:	b029      	add	sp, #164	; 0xa4
 800efba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efbe:	f04f 0a65 	mov.w	sl, #101	; 0x65
 800efc2:	e7f8      	b.n	800efb6 <rcl_node_init+0x20a>
 800efc4:	782b      	ldrb	r3, [r5, #0]
 800efc6:	2b2f      	cmp	r3, #47	; 0x2f
 800efc8:	f43f af3d 	beq.w	800ee46 <rcl_node_init+0x9a>
 800efcc:	9503      	str	r5, [sp, #12]
 800efce:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800efd2:	9300      	str	r3, [sp, #0]
 800efd4:	4b18      	ldr	r3, [pc, #96]	; (800f038 <rcl_node_init+0x28c>)
 800efd6:	9302      	str	r3, [sp, #8]
 800efd8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800efdc:	9301      	str	r3, [sp, #4]
 800efde:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800efe2:	f001 fc35 	bl	8010850 <rcutils_format_string_limit>
 800efe6:	4605      	mov	r5, r0
 800efe8:	b1e0      	cbz	r0, 800f024 <rcl_node_init+0x278>
 800efea:	2200      	movs	r2, #0
 800efec:	a922      	add	r1, sp, #136	; 0x88
 800efee:	9222      	str	r2, [sp, #136]	; 0x88
 800eff0:	f001 fe86 	bl	8010d00 <rmw_validate_namespace>
 800eff4:	4682      	mov	sl, r0
 800eff6:	2800      	cmp	r0, #0
 800eff8:	d1d4      	bne.n	800efa4 <rcl_node_init+0x1f8>
 800effa:	46d9      	mov	r9, fp
 800effc:	e72c      	b.n	800ee58 <rcl_node_init+0xac>
 800effe:	f04f 0a64 	mov.w	sl, #100	; 0x64
 800f002:	4650      	mov	r0, sl
 800f004:	b029      	add	sp, #164	; 0xa4
 800f006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f00a:	f04f 0aca 	mov.w	sl, #202	; 0xca
 800f00e:	f001 fe89 	bl	8010d24 <rmw_namespace_validation_result_string>
 800f012:	e7c4      	b.n	800ef9e <rcl_node_init+0x1f2>
 800f014:	f04f 0a0a 	mov.w	sl, #10
 800f018:	e7c1      	b.n	800ef9e <rcl_node_init+0x1f2>
 800f01a:	f04f 0ac9 	mov.w	sl, #201	; 0xc9
 800f01e:	f001 fee1 	bl	8010de4 <rmw_node_name_validation_result_string>
 800f022:	e7c8      	b.n	800efb6 <rcl_node_init+0x20a>
 800f024:	f04f 0a0a 	mov.w	sl, #10
 800f028:	e7c5      	b.n	800efb6 <rcl_node_init+0x20a>
 800f02a:	bf00      	nop
 800f02c:	0801ccbc 	.word	0x0801ccbc
 800f030:	0801ccc4 	.word	0x0801ccc4
 800f034:	0801cccc 	.word	0x0801cccc
 800f038:	0801ccc0 	.word	0x0801ccc0

0800f03c <rcl_node_is_valid>:
 800f03c:	b130      	cbz	r0, 800f04c <rcl_node_is_valid+0x10>
 800f03e:	6843      	ldr	r3, [r0, #4]
 800f040:	b123      	cbz	r3, 800f04c <rcl_node_is_valid+0x10>
 800f042:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f044:	b113      	cbz	r3, 800f04c <rcl_node_is_valid+0x10>
 800f046:	6800      	ldr	r0, [r0, #0]
 800f048:	f007 bd8e 	b.w	8016b68 <rcl_context_is_valid>
 800f04c:	2000      	movs	r0, #0
 800f04e:	4770      	bx	lr

0800f050 <rcl_node_get_name>:
 800f050:	b120      	cbz	r0, 800f05c <rcl_node_get_name+0xc>
 800f052:	6840      	ldr	r0, [r0, #4]
 800f054:	b110      	cbz	r0, 800f05c <rcl_node_get_name+0xc>
 800f056:	6e80      	ldr	r0, [r0, #104]	; 0x68
 800f058:	b100      	cbz	r0, 800f05c <rcl_node_get_name+0xc>
 800f05a:	6880      	ldr	r0, [r0, #8]
 800f05c:	4770      	bx	lr
 800f05e:	bf00      	nop

0800f060 <rcl_node_get_namespace>:
 800f060:	b120      	cbz	r0, 800f06c <rcl_node_get_namespace+0xc>
 800f062:	6840      	ldr	r0, [r0, #4]
 800f064:	b110      	cbz	r0, 800f06c <rcl_node_get_namespace+0xc>
 800f066:	6e80      	ldr	r0, [r0, #104]	; 0x68
 800f068:	b100      	cbz	r0, 800f06c <rcl_node_get_namespace+0xc>
 800f06a:	68c0      	ldr	r0, [r0, #12]
 800f06c:	4770      	bx	lr
 800f06e:	bf00      	nop

0800f070 <rcl_node_get_options>:
 800f070:	b128      	cbz	r0, 800f07e <rcl_node_get_options+0xe>
 800f072:	6840      	ldr	r0, [r0, #4]
 800f074:	b118      	cbz	r0, 800f07e <rcl_node_get_options+0xe>
 800f076:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800f078:	2b00      	cmp	r3, #0
 800f07a:	bf08      	it	eq
 800f07c:	2000      	moveq	r0, #0
 800f07e:	4770      	bx	lr

0800f080 <rcl_node_get_rmw_handle>:
 800f080:	b110      	cbz	r0, 800f088 <rcl_node_get_rmw_handle+0x8>
 800f082:	6840      	ldr	r0, [r0, #4]
 800f084:	b100      	cbz	r0, 800f088 <rcl_node_get_rmw_handle+0x8>
 800f086:	6e80      	ldr	r0, [r0, #104]	; 0x68
 800f088:	4770      	bx	lr
 800f08a:	bf00      	nop

0800f08c <rcl_node_get_default_options>:
 800f08c:	b510      	push	{r4, lr}
 800f08e:	4604      	mov	r4, r0
 800f090:	2268      	movs	r2, #104	; 0x68
 800f092:	2100      	movs	r1, #0
 800f094:	f00c fb9a 	bl	801b7cc <memset>
 800f098:	4620      	mov	r0, r4
 800f09a:	f001 fb71 	bl	8010780 <rcutils_get_default_allocator>
 800f09e:	2301      	movs	r3, #1
 800f0a0:	4620      	mov	r0, r4
 800f0a2:	7523      	strb	r3, [r4, #20]
 800f0a4:	bd10      	pop	{r4, pc}
 800f0a6:	bf00      	nop

0800f0a8 <rcl_node_options_copy>:
 800f0a8:	2800      	cmp	r0, #0
 800f0aa:	bf18      	it	ne
 800f0ac:	4288      	cmpne	r0, r1
 800f0ae:	d01b      	beq.n	800f0e8 <rcl_node_options_copy+0x40>
 800f0b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0b2:	fab1 f681 	clz	r6, r1
 800f0b6:	460c      	mov	r4, r1
 800f0b8:	0976      	lsrs	r6, r6, #5
 800f0ba:	b199      	cbz	r1, 800f0e4 <rcl_node_options_copy+0x3c>
 800f0bc:	4605      	mov	r5, r0
 800f0be:	8a87      	ldrh	r7, [r0, #20]
 800f0c0:	4684      	mov	ip, r0
 800f0c2:	468e      	mov	lr, r1
 800f0c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f0c6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f0ca:	682b      	ldr	r3, [r5, #0]
 800f0cc:	2250      	movs	r2, #80	; 0x50
 800f0ce:	f10c 0118 	add.w	r1, ip, #24
 800f0d2:	f104 0018 	add.w	r0, r4, #24
 800f0d6:	f8ce 3000 	str.w	r3, [lr]
 800f0da:	82a7      	strh	r7, [r4, #20]
 800f0dc:	f00c fc3f 	bl	801b95e <memcpy>
 800f0e0:	4630      	mov	r0, r6
 800f0e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f0e4:	200b      	movs	r0, #11
 800f0e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f0e8:	200b      	movs	r0, #11
 800f0ea:	4770      	bx	lr

0800f0ec <rcl_get_zero_initialized_publisher>:
 800f0ec:	4b01      	ldr	r3, [pc, #4]	; (800f0f4 <rcl_get_zero_initialized_publisher+0x8>)
 800f0ee:	6818      	ldr	r0, [r3, #0]
 800f0f0:	4770      	bx	lr
 800f0f2:	bf00      	nop
 800f0f4:	0801ccdc 	.word	0x0801ccdc

0800f0f8 <rcl_publisher_init>:
 800f0f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0fc:	b088      	sub	sp, #32
 800f0fe:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800f100:	2e00      	cmp	r6, #0
 800f102:	d06b      	beq.n	800f1dc <rcl_publisher_init+0xe4>
 800f104:	f106 0a50 	add.w	sl, r6, #80	; 0x50
 800f108:	4605      	mov	r5, r0
 800f10a:	460f      	mov	r7, r1
 800f10c:	4690      	mov	r8, r2
 800f10e:	4650      	mov	r0, sl
 800f110:	4699      	mov	r9, r3
 800f112:	f001 fb43 	bl	801079c <rcutils_allocator_is_valid>
 800f116:	f080 0401 	eor.w	r4, r0, #1
 800f11a:	b2e4      	uxtb	r4, r4
 800f11c:	2c00      	cmp	r4, #0
 800f11e:	d15d      	bne.n	800f1dc <rcl_publisher_init+0xe4>
 800f120:	2d00      	cmp	r5, #0
 800f122:	d05b      	beq.n	800f1dc <rcl_publisher_init+0xe4>
 800f124:	682b      	ldr	r3, [r5, #0]
 800f126:	b123      	cbz	r3, 800f132 <rcl_publisher_init+0x3a>
 800f128:	2464      	movs	r4, #100	; 0x64
 800f12a:	4620      	mov	r0, r4
 800f12c:	b008      	add	sp, #32
 800f12e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f132:	4638      	mov	r0, r7
 800f134:	f7ff ff82 	bl	800f03c <rcl_node_is_valid>
 800f138:	2800      	cmp	r0, #0
 800f13a:	d054      	beq.n	800f1e6 <rcl_publisher_init+0xee>
 800f13c:	f1b8 0f00 	cmp.w	r8, #0
 800f140:	d04c      	beq.n	800f1dc <rcl_publisher_init+0xe4>
 800f142:	fab9 f389 	clz	r3, r9
 800f146:	095b      	lsrs	r3, r3, #5
 800f148:	f1b9 0f00 	cmp.w	r9, #0
 800f14c:	d046      	beq.n	800f1dc <rcl_publisher_init+0xe4>
 800f14e:	aa07      	add	r2, sp, #28
 800f150:	9307      	str	r3, [sp, #28]
 800f152:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800f156:	f106 0358 	add.w	r3, r6, #88	; 0x58
 800f15a:	9205      	str	r2, [sp, #20]
 800f15c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f160:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800f164:	4649      	mov	r1, r9
 800f166:	4638      	mov	r0, r7
 800f168:	e89a 000c 	ldmia.w	sl, {r2, r3}
 800f16c:	f007 ff38 	bl	8016fe0 <rcl_node_resolve_name>
 800f170:	2800      	cmp	r0, #0
 800f172:	d14f      	bne.n	800f214 <rcl_publisher_init+0x11c>
 800f174:	6d33      	ldr	r3, [r6, #80]	; 0x50
 800f176:	20c8      	movs	r0, #200	; 0xc8
 800f178:	6e31      	ldr	r1, [r6, #96]	; 0x60
 800f17a:	4798      	blx	r3
 800f17c:	6028      	str	r0, [r5, #0]
 800f17e:	2800      	cmp	r0, #0
 800f180:	d050      	beq.n	800f224 <rcl_publisher_init+0x12c>
 800f182:	4638      	mov	r0, r7
 800f184:	f7ff ff7c 	bl	800f080 <rcl_node_get_rmw_handle>
 800f188:	f106 0364 	add.w	r3, r6, #100	; 0x64
 800f18c:	4641      	mov	r1, r8
 800f18e:	9a07      	ldr	r2, [sp, #28]
 800f190:	9300      	str	r3, [sp, #0]
 800f192:	4633      	mov	r3, r6
 800f194:	682c      	ldr	r4, [r5, #0]
 800f196:	f002 fa27 	bl	80115e8 <rmw_create_publisher>
 800f19a:	682b      	ldr	r3, [r5, #0]
 800f19c:	f8c4 00c4 	str.w	r0, [r4, #196]	; 0xc4
 800f1a0:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 800f1a4:	b370      	cbz	r0, 800f204 <rcl_publisher_init+0x10c>
 800f1a6:	f103 0170 	add.w	r1, r3, #112	; 0x70
 800f1aa:	f002 fb01 	bl	80117b0 <rmw_publisher_get_actual_qos>
 800f1ae:	682b      	ldr	r3, [r5, #0]
 800f1b0:	4604      	mov	r4, r0
 800f1b2:	b9d0      	cbnz	r0, 800f1ea <rcl_publisher_init+0xf2>
 800f1b4:	f896 2048 	ldrb.w	r2, [r6, #72]	; 0x48
 800f1b8:	4631      	mov	r1, r6
 800f1ba:	4618      	mov	r0, r3
 800f1bc:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 800f1c0:	2270      	movs	r2, #112	; 0x70
 800f1c2:	f00c fbcc 	bl	801b95e <memcpy>
 800f1c6:	683a      	ldr	r2, [r7, #0]
 800f1c8:	f8c0 20c0 	str.w	r2, [r0, #192]	; 0xc0
 800f1cc:	9807      	ldr	r0, [sp, #28]
 800f1ce:	6d73      	ldr	r3, [r6, #84]	; 0x54
 800f1d0:	6e31      	ldr	r1, [r6, #96]	; 0x60
 800f1d2:	4798      	blx	r3
 800f1d4:	4620      	mov	r0, r4
 800f1d6:	b008      	add	sp, #32
 800f1d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1dc:	240b      	movs	r4, #11
 800f1de:	4620      	mov	r0, r4
 800f1e0:	b008      	add	sp, #32
 800f1e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1e6:	24c8      	movs	r4, #200	; 0xc8
 800f1e8:	e79f      	b.n	800f12a <rcl_publisher_init+0x32>
 800f1ea:	b1cb      	cbz	r3, 800f220 <rcl_publisher_init+0x128>
 800f1ec:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800f1f0:	b142      	cbz	r2, 800f204 <rcl_publisher_init+0x10c>
 800f1f2:	4638      	mov	r0, r7
 800f1f4:	f7ff ff44 	bl	800f080 <rcl_node_get_rmw_handle>
 800f1f8:	682b      	ldr	r3, [r5, #0]
 800f1fa:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 800f1fe:	f002 faeb 	bl	80117d8 <rmw_destroy_publisher>
 800f202:	682b      	ldr	r3, [r5, #0]
 800f204:	4618      	mov	r0, r3
 800f206:	6d72      	ldr	r2, [r6, #84]	; 0x54
 800f208:	6e31      	ldr	r1, [r6, #96]	; 0x60
 800f20a:	2401      	movs	r4, #1
 800f20c:	4790      	blx	r2
 800f20e:	2300      	movs	r3, #0
 800f210:	602b      	str	r3, [r5, #0]
 800f212:	e7db      	b.n	800f1cc <rcl_publisher_init+0xd4>
 800f214:	2867      	cmp	r0, #103	; 0x67
 800f216:	d007      	beq.n	800f228 <rcl_publisher_init+0x130>
 800f218:	2869      	cmp	r0, #105	; 0x69
 800f21a:	d005      	beq.n	800f228 <rcl_publisher_init+0x130>
 800f21c:	280a      	cmp	r0, #10
 800f21e:	d001      	beq.n	800f224 <rcl_publisher_init+0x12c>
 800f220:	2401      	movs	r4, #1
 800f222:	e7d3      	b.n	800f1cc <rcl_publisher_init+0xd4>
 800f224:	240a      	movs	r4, #10
 800f226:	e7d1      	b.n	800f1cc <rcl_publisher_init+0xd4>
 800f228:	2467      	movs	r4, #103	; 0x67
 800f22a:	e7cf      	b.n	800f1cc <rcl_publisher_init+0xd4>

0800f22c <rcl_publisher_get_default_options>:
 800f22c:	b570      	push	{r4, r5, r6, lr}
 800f22e:	4d14      	ldr	r5, [pc, #80]	; (800f280 <rcl_publisher_get_default_options+0x54>)
 800f230:	b088      	sub	sp, #32
 800f232:	4604      	mov	r4, r0
 800f234:	2250      	movs	r2, #80	; 0x50
 800f236:	4913      	ldr	r1, [pc, #76]	; (800f284 <rcl_publisher_get_default_options+0x58>)
 800f238:	4628      	mov	r0, r5
 800f23a:	f00c fb90 	bl	801b95e <memcpy>
 800f23e:	a802      	add	r0, sp, #8
 800f240:	f001 fa9e 	bl	8010780 <rcutils_get_default_allocator>
 800f244:	f10d 0c08 	add.w	ip, sp, #8
 800f248:	f105 0e50 	add.w	lr, r5, #80	; 0x50
 800f24c:	466e      	mov	r6, sp
 800f24e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f252:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f256:	f8dc 3000 	ldr.w	r3, [ip]
 800f25a:	4630      	mov	r0, r6
 800f25c:	f8ce 3000 	str.w	r3, [lr]
 800f260:	f001 fcca 	bl	8010bf8 <rmw_get_default_publisher_options>
 800f264:	f105 0364 	add.w	r3, r5, #100	; 0x64
 800f268:	2270      	movs	r2, #112	; 0x70
 800f26a:	e896 0003 	ldmia.w	r6, {r0, r1}
 800f26e:	e883 0003 	stmia.w	r3, {r0, r1}
 800f272:	4629      	mov	r1, r5
 800f274:	4620      	mov	r0, r4
 800f276:	f00c fb72 	bl	801b95e <memcpy>
 800f27a:	4620      	mov	r0, r4
 800f27c:	b008      	add	sp, #32
 800f27e:	bd70      	pop	{r4, r5, r6, pc}
 800f280:	2000c800 	.word	0x2000c800
 800f284:	0801cce0 	.word	0x0801cce0

0800f288 <rcl_publish>:
 800f288:	b1f8      	cbz	r0, 800f2ca <rcl_publish+0x42>
 800f28a:	6803      	ldr	r3, [r0, #0]
 800f28c:	b570      	push	{r4, r5, r6, lr}
 800f28e:	4604      	mov	r4, r0
 800f290:	b1b3      	cbz	r3, 800f2c0 <rcl_publish+0x38>
 800f292:	4616      	mov	r6, r2
 800f294:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800f298:	b192      	cbz	r2, 800f2c0 <rcl_publish+0x38>
 800f29a:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 800f29e:	460d      	mov	r5, r1
 800f2a0:	f007 fc62 	bl	8016b68 <rcl_context_is_valid>
 800f2a4:	b160      	cbz	r0, 800f2c0 <rcl_publish+0x38>
 800f2a6:	6823      	ldr	r3, [r4, #0]
 800f2a8:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 800f2ac:	b140      	cbz	r0, 800f2c0 <rcl_publish+0x38>
 800f2ae:	b155      	cbz	r5, 800f2c6 <rcl_publish+0x3e>
 800f2b0:	4632      	mov	r2, r6
 800f2b2:	4629      	mov	r1, r5
 800f2b4:	f002 f938 	bl	8011528 <rmw_publish>
 800f2b8:	3800      	subs	r0, #0
 800f2ba:	bf18      	it	ne
 800f2bc:	2001      	movne	r0, #1
 800f2be:	bd70      	pop	{r4, r5, r6, pc}
 800f2c0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800f2c4:	bd70      	pop	{r4, r5, r6, pc}
 800f2c6:	200b      	movs	r0, #11
 800f2c8:	bd70      	pop	{r4, r5, r6, pc}
 800f2ca:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800f2ce:	4770      	bx	lr

0800f2d0 <rcl_publisher_is_valid>:
 800f2d0:	b1a0      	cbz	r0, 800f2fc <rcl_publisher_is_valid+0x2c>
 800f2d2:	6803      	ldr	r3, [r0, #0]
 800f2d4:	b510      	push	{r4, lr}
 800f2d6:	4604      	mov	r4, r0
 800f2d8:	b173      	cbz	r3, 800f2f8 <rcl_publisher_is_valid+0x28>
 800f2da:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800f2de:	b15a      	cbz	r2, 800f2f8 <rcl_publisher_is_valid+0x28>
 800f2e0:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 800f2e4:	f007 fc40 	bl	8016b68 <rcl_context_is_valid>
 800f2e8:	b130      	cbz	r0, 800f2f8 <rcl_publisher_is_valid+0x28>
 800f2ea:	6823      	ldr	r3, [r4, #0]
 800f2ec:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 800f2f0:	3800      	subs	r0, #0
 800f2f2:	bf18      	it	ne
 800f2f4:	2001      	movne	r0, #1
 800f2f6:	bd10      	pop	{r4, pc}
 800f2f8:	2000      	movs	r0, #0
 800f2fa:	bd10      	pop	{r4, pc}
 800f2fc:	2000      	movs	r0, #0
 800f2fe:	4770      	bx	lr

0800f300 <rcl_publisher_is_valid_except_context>:
 800f300:	b130      	cbz	r0, 800f310 <rcl_publisher_is_valid_except_context+0x10>
 800f302:	6800      	ldr	r0, [r0, #0]
 800f304:	b120      	cbz	r0, 800f310 <rcl_publisher_is_valid_except_context+0x10>
 800f306:	f8d0 00c4 	ldr.w	r0, [r0, #196]	; 0xc4
 800f30a:	3800      	subs	r0, #0
 800f30c:	bf18      	it	ne
 800f30e:	2001      	movne	r0, #1
 800f310:	4770      	bx	lr
 800f312:	bf00      	nop

0800f314 <rcl_get_zero_initialized_service>:
 800f314:	4b01      	ldr	r3, [pc, #4]	; (800f31c <rcl_get_zero_initialized_service+0x8>)
 800f316:	6818      	ldr	r0, [r3, #0]
 800f318:	4770      	bx	lr
 800f31a:	bf00      	nop
 800f31c:	0801cd30 	.word	0x0801cd30

0800f320 <rcl_service_init>:
 800f320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f324:	b088      	sub	sp, #32
 800f326:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800f328:	b1ff      	cbz	r7, 800f36a <rcl_service_init+0x4a>
 800f32a:	f107 0a50 	add.w	sl, r7, #80	; 0x50
 800f32e:	4605      	mov	r5, r0
 800f330:	460e      	mov	r6, r1
 800f332:	4691      	mov	r9, r2
 800f334:	4650      	mov	r0, sl
 800f336:	4698      	mov	r8, r3
 800f338:	f001 fa30 	bl	801079c <rcutils_allocator_is_valid>
 800f33c:	f080 0401 	eor.w	r4, r0, #1
 800f340:	b2e4      	uxtb	r4, r4
 800f342:	b994      	cbnz	r4, 800f36a <rcl_service_init+0x4a>
 800f344:	b18d      	cbz	r5, 800f36a <rcl_service_init+0x4a>
 800f346:	4630      	mov	r0, r6
 800f348:	f7ff fe78 	bl	800f03c <rcl_node_is_valid>
 800f34c:	2800      	cmp	r0, #0
 800f34e:	d05d      	beq.n	800f40c <rcl_service_init+0xec>
 800f350:	f1b8 0f00 	cmp.w	r8, #0
 800f354:	d009      	beq.n	800f36a <rcl_service_init+0x4a>
 800f356:	f1b9 0f00 	cmp.w	r9, #0
 800f35a:	d006      	beq.n	800f36a <rcl_service_init+0x4a>
 800f35c:	682b      	ldr	r3, [r5, #0]
 800f35e:	b14b      	cbz	r3, 800f374 <rcl_service_init+0x54>
 800f360:	2464      	movs	r4, #100	; 0x64
 800f362:	4620      	mov	r0, r4
 800f364:	b008      	add	sp, #32
 800f366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f36a:	240b      	movs	r4, #11
 800f36c:	4620      	mov	r0, r4
 800f36e:	b008      	add	sp, #32
 800f370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f374:	aa07      	add	r2, sp, #28
 800f376:	9304      	str	r3, [sp, #16]
 800f378:	9307      	str	r3, [sp, #28]
 800f37a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f37e:	9205      	str	r2, [sp, #20]
 800f380:	2201      	movs	r2, #1
 800f382:	9203      	str	r2, [sp, #12]
 800f384:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f388:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800f38c:	4641      	mov	r1, r8
 800f38e:	4630      	mov	r0, r6
 800f390:	e89a 000c 	ldmia.w	sl, {r2, r3}
 800f394:	f007 fe24 	bl	8016fe0 <rcl_node_resolve_name>
 800f398:	2800      	cmp	r0, #0
 800f39a:	d146      	bne.n	800f42a <rcl_service_init+0x10a>
 800f39c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f39e:	f44f 7088 	mov.w	r0, #272	; 0x110
 800f3a2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800f3a4:	4798      	blx	r3
 800f3a6:	6028      	str	r0, [r5, #0]
 800f3a8:	2800      	cmp	r0, #0
 800f3aa:	d046      	beq.n	800f43a <rcl_service_init+0x11a>
 800f3ac:	4630      	mov	r0, r6
 800f3ae:	f7ff fe67 	bl	800f080 <rcl_node_get_rmw_handle>
 800f3b2:	463b      	mov	r3, r7
 800f3b4:	4649      	mov	r1, r9
 800f3b6:	9a07      	ldr	r2, [sp, #28]
 800f3b8:	682c      	ldr	r4, [r5, #0]
 800f3ba:	f002 fbb1 	bl	8011b20 <rmw_create_service>
 800f3be:	682b      	ldr	r3, [r5, #0]
 800f3c0:	f8c4 0108 	str.w	r0, [r4, #264]	; 0x108
 800f3c4:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 800f3c8:	b338      	cbz	r0, 800f41a <rcl_service_init+0xfa>
 800f3ca:	f103 0168 	add.w	r1, r3, #104	; 0x68
 800f3ce:	f002 fcd9 	bl	8011d84 <rmw_service_request_subscription_get_actual_qos>
 800f3d2:	bb00      	cbnz	r0, 800f416 <rcl_service_init+0xf6>
 800f3d4:	682b      	ldr	r3, [r5, #0]
 800f3d6:	f103 01b8 	add.w	r1, r3, #184	; 0xb8
 800f3da:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 800f3de:	f002 fcbd 	bl	8011d5c <rmw_service_response_publisher_get_actual_qos>
 800f3e2:	4604      	mov	r4, r0
 800f3e4:	b9b8      	cbnz	r0, 800f416 <rcl_service_init+0xf6>
 800f3e6:	6828      	ldr	r0, [r5, #0]
 800f3e8:	2268      	movs	r2, #104	; 0x68
 800f3ea:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800f3ee:	4639      	mov	r1, r7
 800f3f0:	f880 30b0 	strb.w	r3, [r0, #176]	; 0xb0
 800f3f4:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
 800f3f8:	f00c fab1 	bl	801b95e <memcpy>
 800f3fc:	9807      	ldr	r0, [sp, #28]
 800f3fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f400:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800f402:	4798      	blx	r3
 800f404:	4620      	mov	r0, r4
 800f406:	b008      	add	sp, #32
 800f408:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f40c:	24c8      	movs	r4, #200	; 0xc8
 800f40e:	4620      	mov	r0, r4
 800f410:	b008      	add	sp, #32
 800f412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f416:	682b      	ldr	r3, [r5, #0]
 800f418:	b16b      	cbz	r3, 800f436 <rcl_service_init+0x116>
 800f41a:	4618      	mov	r0, r3
 800f41c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f41e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800f420:	2401      	movs	r4, #1
 800f422:	4790      	blx	r2
 800f424:	2300      	movs	r3, #0
 800f426:	602b      	str	r3, [r5, #0]
 800f428:	e7e8      	b.n	800f3fc <rcl_service_init+0xdc>
 800f42a:	f1a0 0368 	sub.w	r3, r0, #104	; 0x68
 800f42e:	2b01      	cmp	r3, #1
 800f430:	d905      	bls.n	800f43e <rcl_service_init+0x11e>
 800f432:	280a      	cmp	r0, #10
 800f434:	d001      	beq.n	800f43a <rcl_service_init+0x11a>
 800f436:	2401      	movs	r4, #1
 800f438:	e7e0      	b.n	800f3fc <rcl_service_init+0xdc>
 800f43a:	240a      	movs	r4, #10
 800f43c:	e7de      	b.n	800f3fc <rcl_service_init+0xdc>
 800f43e:	2468      	movs	r4, #104	; 0x68
 800f440:	e7dc      	b.n	800f3fc <rcl_service_init+0xdc>
 800f442:	bf00      	nop

0800f444 <rcl_service_get_default_options>:
 800f444:	b530      	push	{r4, r5, lr}
 800f446:	4d0f      	ldr	r5, [pc, #60]	; (800f484 <rcl_service_get_default_options+0x40>)
 800f448:	b087      	sub	sp, #28
 800f44a:	4604      	mov	r4, r0
 800f44c:	2250      	movs	r2, #80	; 0x50
 800f44e:	490e      	ldr	r1, [pc, #56]	; (800f488 <rcl_service_get_default_options+0x44>)
 800f450:	4628      	mov	r0, r5
 800f452:	f00c fa84 	bl	801b95e <memcpy>
 800f456:	4668      	mov	r0, sp
 800f458:	f001 f992 	bl	8010780 <rcutils_get_default_allocator>
 800f45c:	46ec      	mov	ip, sp
 800f45e:	f105 0e50 	add.w	lr, r5, #80	; 0x50
 800f462:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f466:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f46a:	f8dc 3000 	ldr.w	r3, [ip]
 800f46e:	2268      	movs	r2, #104	; 0x68
 800f470:	4629      	mov	r1, r5
 800f472:	4620      	mov	r0, r4
 800f474:	f8ce 3000 	str.w	r3, [lr]
 800f478:	f00c fa71 	bl	801b95e <memcpy>
 800f47c:	4620      	mov	r0, r4
 800f47e:	b007      	add	sp, #28
 800f480:	bd30      	pop	{r4, r5, pc}
 800f482:	bf00      	nop
 800f484:	2000c870 	.word	0x2000c870
 800f488:	0801cd38 	.word	0x0801cd38

0800f48c <rcl_service_get_rmw_handle>:
 800f48c:	b118      	cbz	r0, 800f496 <rcl_service_get_rmw_handle+0xa>
 800f48e:	6800      	ldr	r0, [r0, #0]
 800f490:	b108      	cbz	r0, 800f496 <rcl_service_get_rmw_handle+0xa>
 800f492:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 800f496:	4770      	bx	lr

0800f498 <rcl_take_request>:
 800f498:	b570      	push	{r4, r5, r6, lr}
 800f49a:	468e      	mov	lr, r1
 800f49c:	b08c      	sub	sp, #48	; 0x30
 800f49e:	460c      	mov	r4, r1
 800f4a0:	4616      	mov	r6, r2
 800f4a2:	f10d 0c18 	add.w	ip, sp, #24
 800f4a6:	4605      	mov	r5, r0
 800f4a8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800f4ac:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f4b0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800f4b4:	e88c 0003 	stmia.w	ip, {r0, r1}
 800f4b8:	b30d      	cbz	r5, 800f4fe <rcl_take_request+0x66>
 800f4ba:	682b      	ldr	r3, [r5, #0]
 800f4bc:	b1fb      	cbz	r3, 800f4fe <rcl_take_request+0x66>
 800f4be:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 800f4c2:	b1e0      	cbz	r0, 800f4fe <rcl_take_request+0x66>
 800f4c4:	b336      	cbz	r6, 800f514 <rcl_take_request+0x7c>
 800f4c6:	2300      	movs	r3, #0
 800f4c8:	4632      	mov	r2, r6
 800f4ca:	a902      	add	r1, sp, #8
 800f4cc:	f88d 3007 	strb.w	r3, [sp, #7]
 800f4d0:	f10d 0307 	add.w	r3, sp, #7
 800f4d4:	f002 fa22 	bl	801191c <rmw_take_request>
 800f4d8:	4605      	mov	r5, r0
 800f4da:	b198      	cbz	r0, 800f504 <rcl_take_request+0x6c>
 800f4dc:	280a      	cmp	r0, #10
 800f4de:	bf18      	it	ne
 800f4e0:	2501      	movne	r5, #1
 800f4e2:	f10d 0e18 	add.w	lr, sp, #24
 800f4e6:	46a4      	mov	ip, r4
 800f4e8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800f4ec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f4f0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800f4f4:	e88c 0003 	stmia.w	ip, {r0, r1}
 800f4f8:	4628      	mov	r0, r5
 800f4fa:	b00c      	add	sp, #48	; 0x30
 800f4fc:	bd70      	pop	{r4, r5, r6, pc}
 800f4fe:	f44f 7516 	mov.w	r5, #600	; 0x258
 800f502:	e7ee      	b.n	800f4e2 <rcl_take_request+0x4a>
 800f504:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f508:	f240 2359 	movw	r3, #601	; 0x259
 800f50c:	2a00      	cmp	r2, #0
 800f50e:	bf08      	it	eq
 800f510:	461d      	moveq	r5, r3
 800f512:	e7e6      	b.n	800f4e2 <rcl_take_request+0x4a>
 800f514:	250b      	movs	r5, #11
 800f516:	e7e4      	b.n	800f4e2 <rcl_take_request+0x4a>

0800f518 <rcl_send_response>:
 800f518:	b170      	cbz	r0, 800f538 <rcl_send_response+0x20>
 800f51a:	6800      	ldr	r0, [r0, #0]
 800f51c:	b160      	cbz	r0, 800f538 <rcl_send_response+0x20>
 800f51e:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 800f522:	b148      	cbz	r0, 800f538 <rcl_send_response+0x20>
 800f524:	b169      	cbz	r1, 800f542 <rcl_send_response+0x2a>
 800f526:	b510      	push	{r4, lr}
 800f528:	b14a      	cbz	r2, 800f53e <rcl_send_response+0x26>
 800f52a:	f002 fa55 	bl	80119d8 <rmw_send_response>
 800f52e:	b110      	cbz	r0, 800f536 <rcl_send_response+0x1e>
 800f530:	2802      	cmp	r0, #2
 800f532:	bf18      	it	ne
 800f534:	2001      	movne	r0, #1
 800f536:	bd10      	pop	{r4, pc}
 800f538:	f44f 7016 	mov.w	r0, #600	; 0x258
 800f53c:	4770      	bx	lr
 800f53e:	200b      	movs	r0, #11
 800f540:	bd10      	pop	{r4, pc}
 800f542:	200b      	movs	r0, #11
 800f544:	4770      	bx	lr
 800f546:	bf00      	nop

0800f548 <rcl_service_is_valid>:
 800f548:	b130      	cbz	r0, 800f558 <rcl_service_is_valid+0x10>
 800f54a:	6800      	ldr	r0, [r0, #0]
 800f54c:	b120      	cbz	r0, 800f558 <rcl_service_is_valid+0x10>
 800f54e:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 800f552:	3800      	subs	r0, #0
 800f554:	bf18      	it	ne
 800f556:	2001      	movne	r0, #1
 800f558:	4770      	bx	lr
 800f55a:	bf00      	nop

0800f55c <rcl_get_zero_initialized_subscription>:
 800f55c:	4b01      	ldr	r3, [pc, #4]	; (800f564 <rcl_get_zero_initialized_subscription+0x8>)
 800f55e:	6818      	ldr	r0, [r3, #0]
 800f560:	4770      	bx	lr
 800f562:	bf00      	nop
 800f564:	0801cd88 	.word	0x0801cd88

0800f568 <rcl_subscription_init>:
 800f568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f56c:	b088      	sub	sp, #32
 800f56e:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800f570:	b1ff      	cbz	r7, 800f5b2 <rcl_subscription_init+0x4a>
 800f572:	f107 0a50 	add.w	sl, r7, #80	; 0x50
 800f576:	4605      	mov	r5, r0
 800f578:	460e      	mov	r6, r1
 800f57a:	4691      	mov	r9, r2
 800f57c:	4650      	mov	r0, sl
 800f57e:	4698      	mov	r8, r3
 800f580:	f001 f90c 	bl	801079c <rcutils_allocator_is_valid>
 800f584:	f080 0401 	eor.w	r4, r0, #1
 800f588:	b2e4      	uxtb	r4, r4
 800f58a:	b994      	cbnz	r4, 800f5b2 <rcl_subscription_init+0x4a>
 800f58c:	b18d      	cbz	r5, 800f5b2 <rcl_subscription_init+0x4a>
 800f58e:	4630      	mov	r0, r6
 800f590:	f7ff fd54 	bl	800f03c <rcl_node_is_valid>
 800f594:	2800      	cmp	r0, #0
 800f596:	d055      	beq.n	800f644 <rcl_subscription_init+0xdc>
 800f598:	f1b9 0f00 	cmp.w	r9, #0
 800f59c:	d009      	beq.n	800f5b2 <rcl_subscription_init+0x4a>
 800f59e:	f1b8 0f00 	cmp.w	r8, #0
 800f5a2:	d006      	beq.n	800f5b2 <rcl_subscription_init+0x4a>
 800f5a4:	682b      	ldr	r3, [r5, #0]
 800f5a6:	b14b      	cbz	r3, 800f5bc <rcl_subscription_init+0x54>
 800f5a8:	2464      	movs	r4, #100	; 0x64
 800f5aa:	4620      	mov	r0, r4
 800f5ac:	b008      	add	sp, #32
 800f5ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5b2:	240b      	movs	r4, #11
 800f5b4:	4620      	mov	r0, r4
 800f5b6:	b008      	add	sp, #32
 800f5b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5bc:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800f5c0:	aa07      	add	r2, sp, #28
 800f5c2:	9307      	str	r3, [sp, #28]
 800f5c4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f5c8:	9205      	str	r2, [sp, #20]
 800f5ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f5ce:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800f5d2:	4641      	mov	r1, r8
 800f5d4:	4630      	mov	r0, r6
 800f5d6:	e89a 000c 	ldmia.w	sl, {r2, r3}
 800f5da:	f007 fd01 	bl	8016fe0 <rcl_node_resolve_name>
 800f5de:	2800      	cmp	r0, #0
 800f5e0:	d15f      	bne.n	800f6a2 <rcl_subscription_init+0x13a>
 800f5e2:	21c8      	movs	r1, #200	; 0xc8
 800f5e4:	2001      	movs	r0, #1
 800f5e6:	e9d7 3217 	ldrd	r3, r2, [r7, #92]	; 0x5c
 800f5ea:	4798      	blx	r3
 800f5ec:	6028      	str	r0, [r5, #0]
 800f5ee:	2800      	cmp	r0, #0
 800f5f0:	d05f      	beq.n	800f6b2 <rcl_subscription_init+0x14a>
 800f5f2:	4630      	mov	r0, r6
 800f5f4:	f7ff fd44 	bl	800f080 <rcl_node_get_rmw_handle>
 800f5f8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800f5fc:	4649      	mov	r1, r9
 800f5fe:	9a07      	ldr	r2, [sp, #28]
 800f600:	9300      	str	r3, [sp, #0]
 800f602:	463b      	mov	r3, r7
 800f604:	682c      	ldr	r4, [r5, #0]
 800f606:	f002 fbd1 	bl	8011dac <rmw_create_subscription>
 800f60a:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
 800f60e:	682c      	ldr	r4, [r5, #0]
 800f610:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
 800f614:	b348      	cbz	r0, 800f66a <rcl_subscription_init+0x102>
 800f616:	f104 0170 	add.w	r1, r4, #112	; 0x70
 800f61a:	f002 fcbd 	bl	8011f98 <rmw_subscription_get_actual_qos>
 800f61e:	4604      	mov	r4, r0
 800f620:	b9a8      	cbnz	r0, 800f64e <rcl_subscription_init+0xe6>
 800f622:	6828      	ldr	r0, [r5, #0]
 800f624:	2270      	movs	r2, #112	; 0x70
 800f626:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800f62a:	4639      	mov	r1, r7
 800f62c:	f880 30b8 	strb.w	r3, [r0, #184]	; 0xb8
 800f630:	f00c f995 	bl	801b95e <memcpy>
 800f634:	9807      	ldr	r0, [sp, #28]
 800f636:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f638:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800f63a:	4798      	blx	r3
 800f63c:	4620      	mov	r0, r4
 800f63e:	b008      	add	sp, #32
 800f640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f644:	24c8      	movs	r4, #200	; 0xc8
 800f646:	4620      	mov	r0, r4
 800f648:	b008      	add	sp, #32
 800f64a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f64e:	682c      	ldr	r4, [r5, #0]
 800f650:	b36c      	cbz	r4, 800f6ae <rcl_subscription_init+0x146>
 800f652:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 800f656:	b14b      	cbz	r3, 800f66c <rcl_subscription_init+0x104>
 800f658:	4630      	mov	r0, r6
 800f65a:	f7ff fd11 	bl	800f080 <rcl_node_get_rmw_handle>
 800f65e:	682b      	ldr	r3, [r5, #0]
 800f660:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 800f664:	f002 fcac 	bl	8011fc0 <rmw_destroy_subscription>
 800f668:	682c      	ldr	r4, [r5, #0]
 800f66a:	b194      	cbz	r4, 800f692 <rcl_subscription_init+0x12a>
 800f66c:	f104 0650 	add.w	r6, r4, #80	; 0x50
 800f670:	4630      	mov	r0, r6
 800f672:	f001 f893 	bl	801079c <rcutils_allocator_is_valid>
 800f676:	b158      	cbz	r0, 800f690 <rcl_subscription_init+0x128>
 800f678:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800f67a:	b148      	cbz	r0, 800f690 <rcl_subscription_init+0x128>
 800f67c:	4631      	mov	r1, r6
 800f67e:	f001 fac3 	bl	8010c08 <rmw_subscription_content_filter_options_fini>
 800f682:	4606      	mov	r6, r0
 800f684:	b9c8      	cbnz	r0, 800f6ba <rcl_subscription_init+0x152>
 800f686:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800f688:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800f68a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800f68c:	4798      	blx	r3
 800f68e:	66e6      	str	r6, [r4, #108]	; 0x6c
 800f690:	682c      	ldr	r4, [r5, #0]
 800f692:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f694:	4620      	mov	r0, r4
 800f696:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800f698:	2401      	movs	r4, #1
 800f69a:	4798      	blx	r3
 800f69c:	2300      	movs	r3, #0
 800f69e:	602b      	str	r3, [r5, #0]
 800f6a0:	e7c8      	b.n	800f634 <rcl_subscription_init+0xcc>
 800f6a2:	2867      	cmp	r0, #103	; 0x67
 800f6a4:	d007      	beq.n	800f6b6 <rcl_subscription_init+0x14e>
 800f6a6:	2869      	cmp	r0, #105	; 0x69
 800f6a8:	d005      	beq.n	800f6b6 <rcl_subscription_init+0x14e>
 800f6aa:	280a      	cmp	r0, #10
 800f6ac:	d001      	beq.n	800f6b2 <rcl_subscription_init+0x14a>
 800f6ae:	2401      	movs	r4, #1
 800f6b0:	e7c0      	b.n	800f634 <rcl_subscription_init+0xcc>
 800f6b2:	240a      	movs	r4, #10
 800f6b4:	e7be      	b.n	800f634 <rcl_subscription_init+0xcc>
 800f6b6:	2467      	movs	r4, #103	; 0x67
 800f6b8:	e7bc      	b.n	800f634 <rcl_subscription_init+0xcc>
 800f6ba:	f007 fa37 	bl	8016b2c <rcl_convert_rmw_ret_to_rcl_ret>
 800f6be:	682c      	ldr	r4, [r5, #0]
 800f6c0:	e7e7      	b.n	800f692 <rcl_subscription_init+0x12a>
 800f6c2:	bf00      	nop

0800f6c4 <rcl_subscription_get_default_options>:
 800f6c4:	b570      	push	{r4, r5, r6, lr}
 800f6c6:	4d14      	ldr	r5, [pc, #80]	; (800f718 <rcl_subscription_get_default_options+0x54>)
 800f6c8:	b08a      	sub	sp, #40	; 0x28
 800f6ca:	4604      	mov	r4, r0
 800f6cc:	2250      	movs	r2, #80	; 0x50
 800f6ce:	4913      	ldr	r1, [pc, #76]	; (800f71c <rcl_subscription_get_default_options+0x58>)
 800f6d0:	4628      	mov	r0, r5
 800f6d2:	f00c f944 	bl	801b95e <memcpy>
 800f6d6:	a804      	add	r0, sp, #16
 800f6d8:	f001 f852 	bl	8010780 <rcutils_get_default_allocator>
 800f6dc:	f10d 0c10 	add.w	ip, sp, #16
 800f6e0:	f105 0e50 	add.w	lr, r5, #80	; 0x50
 800f6e4:	466e      	mov	r6, sp
 800f6e6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f6ea:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f6ee:	f8dc 3000 	ldr.w	r3, [ip]
 800f6f2:	4630      	mov	r0, r6
 800f6f4:	f8ce 3000 	str.w	r3, [lr]
 800f6f8:	f001 faa0 	bl	8010c3c <rmw_get_default_subscription_options>
 800f6fc:	f105 0364 	add.w	r3, r5, #100	; 0x64
 800f700:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800f704:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f708:	2270      	movs	r2, #112	; 0x70
 800f70a:	4629      	mov	r1, r5
 800f70c:	4620      	mov	r0, r4
 800f70e:	f00c f926 	bl	801b95e <memcpy>
 800f712:	4620      	mov	r0, r4
 800f714:	b00a      	add	sp, #40	; 0x28
 800f716:	bd70      	pop	{r4, r5, r6, pc}
 800f718:	2000c8d8 	.word	0x2000c8d8
 800f71c:	0801cd90 	.word	0x0801cd90

0800f720 <rcl_take>:
 800f720:	2800      	cmp	r0, #0
 800f722:	d049      	beq.n	800f7b8 <rcl_take+0x98>
 800f724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f728:	4615      	mov	r5, r2
 800f72a:	6802      	ldr	r2, [r0, #0]
 800f72c:	b0a4      	sub	sp, #144	; 0x90
 800f72e:	4604      	mov	r4, r0
 800f730:	2a00      	cmp	r2, #0
 800f732:	d039      	beq.n	800f7a8 <rcl_take+0x88>
 800f734:	461f      	mov	r7, r3
 800f736:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 800f73a:	b3ab      	cbz	r3, 800f7a8 <rcl_take+0x88>
 800f73c:	460e      	mov	r6, r1
 800f73e:	2900      	cmp	r1, #0
 800f740:	d038      	beq.n	800f7b4 <rcl_take+0x94>
 800f742:	2d00      	cmp	r5, #0
 800f744:	d03c      	beq.n	800f7c0 <rcl_take+0xa0>
 800f746:	a802      	add	r0, sp, #8
 800f748:	f04f 0800 	mov.w	r8, #0
 800f74c:	f001 fa7c 	bl	8010c48 <rmw_get_zero_initialized_message_info>
 800f750:	f10d 0c08 	add.w	ip, sp, #8
 800f754:	46ae      	mov	lr, r5
 800f756:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f75a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f75e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f762:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f766:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f76a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f76e:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800f772:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 800f776:	f88d 804f 	strb.w	r8, [sp, #79]	; 0x4f
 800f77a:	462b      	mov	r3, r5
 800f77c:	6820      	ldr	r0, [r4, #0]
 800f77e:	f10d 024f 	add.w	r2, sp, #79	; 0x4f
 800f782:	4631      	mov	r1, r6
 800f784:	f8d0 00c0 	ldr.w	r0, [r0, #192]	; 0xc0
 800f788:	9700      	str	r7, [sp, #0]
 800f78a:	f002 fc7b 	bl	8012084 <rmw_take_with_info>
 800f78e:	4603      	mov	r3, r0
 800f790:	b9c0      	cbnz	r0, 800f7c4 <rcl_take+0xa4>
 800f792:	f89d 104f 	ldrb.w	r1, [sp, #79]	; 0x4f
 800f796:	f240 1291 	movw	r2, #401	; 0x191
 800f79a:	2900      	cmp	r1, #0
 800f79c:	bf08      	it	eq
 800f79e:	4613      	moveq	r3, r2
 800f7a0:	4618      	mov	r0, r3
 800f7a2:	b024      	add	sp, #144	; 0x90
 800f7a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f7a8:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800f7ac:	4618      	mov	r0, r3
 800f7ae:	b024      	add	sp, #144	; 0x90
 800f7b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f7b4:	230b      	movs	r3, #11
 800f7b6:	e7f3      	b.n	800f7a0 <rcl_take+0x80>
 800f7b8:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800f7bc:	4618      	mov	r0, r3
 800f7be:	4770      	bx	lr
 800f7c0:	ad14      	add	r5, sp, #80	; 0x50
 800f7c2:	e7c0      	b.n	800f746 <rcl_take+0x26>
 800f7c4:	f007 f9b2 	bl	8016b2c <rcl_convert_rmw_ret_to_rcl_ret>
 800f7c8:	4603      	mov	r3, r0
 800f7ca:	e7e9      	b.n	800f7a0 <rcl_take+0x80>

0800f7cc <rcl_subscription_get_rmw_handle>:
 800f7cc:	b118      	cbz	r0, 800f7d6 <rcl_subscription_get_rmw_handle+0xa>
 800f7ce:	6800      	ldr	r0, [r0, #0]
 800f7d0:	b108      	cbz	r0, 800f7d6 <rcl_subscription_get_rmw_handle+0xa>
 800f7d2:	f8d0 00c0 	ldr.w	r0, [r0, #192]	; 0xc0
 800f7d6:	4770      	bx	lr

0800f7d8 <rcl_subscription_is_valid>:
 800f7d8:	b130      	cbz	r0, 800f7e8 <rcl_subscription_is_valid+0x10>
 800f7da:	6800      	ldr	r0, [r0, #0]
 800f7dc:	b120      	cbz	r0, 800f7e8 <rcl_subscription_is_valid+0x10>
 800f7de:	f8d0 00c0 	ldr.w	r0, [r0, #192]	; 0xc0
 800f7e2:	3800      	subs	r0, #0
 800f7e4:	bf18      	it	ne
 800f7e6:	2001      	movne	r0, #1
 800f7e8:	4770      	bx	lr
 800f7ea:	bf00      	nop

0800f7ec <_rclc_check_for_new_data>:
 800f7ec:	2800      	cmp	r0, #0
 800f7ee:	d046      	beq.n	800f87e <_rclc_check_for_new_data+0x92>
 800f7f0:	4603      	mov	r3, r0
 800f7f2:	b530      	push	{r4, r5, lr}
 800f7f4:	7802      	ldrb	r2, [r0, #0]
 800f7f6:	b085      	sub	sp, #20
 800f7f8:	2a0a      	cmp	r2, #10
 800f7fa:	d842      	bhi.n	800f882 <_rclc_check_for_new_data+0x96>
 800f7fc:	e8df f002 	tbb	[pc, r2]
 800f800:	14181212 	.word	0x14181212
 800f804:	06060614 	.word	0x06060614
 800f808:	2e1a      	.short	0x2e1a
 800f80a:	16          	.byte	0x16
 800f80b:	00          	.byte	0x00
 800f80c:	6a0a      	ldr	r2, [r1, #32]
 800f80e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800f810:	2000      	movs	r0, #0
 800f812:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800f816:	1a12      	subs	r2, r2, r0
 800f818:	bf18      	it	ne
 800f81a:	2201      	movne	r2, #1
 800f81c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800f820:	b005      	add	sp, #20
 800f822:	bd30      	pop	{r4, r5, pc}
 800f824:	680a      	ldr	r2, [r1, #0]
 800f826:	e7f2      	b.n	800f80e <_rclc_check_for_new_data+0x22>
 800f828:	698a      	ldr	r2, [r1, #24]
 800f82a:	e7f0      	b.n	800f80e <_rclc_check_for_new_data+0x22>
 800f82c:	688a      	ldr	r2, [r1, #8]
 800f82e:	e7ee      	b.n	800f80e <_rclc_check_for_new_data+0x22>
 800f830:	690a      	ldr	r2, [r1, #16]
 800f832:	e7ec      	b.n	800f80e <_rclc_check_for_new_data+0x22>
 800f834:	685c      	ldr	r4, [r3, #4]
 800f836:	4608      	mov	r0, r1
 800f838:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f83c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f840:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f844:	f104 0110 	add.w	r1, r4, #16
 800f848:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800f84c:	9500      	str	r5, [sp, #0]
 800f84e:	f104 0341 	add.w	r3, r4, #65	; 0x41
 800f852:	f104 0240 	add.w	r2, r4, #64	; 0x40
 800f856:	f008 ff2f 	bl	80186b8 <rcl_action_client_wait_set_get_entities_ready>
 800f85a:	e7e1      	b.n	800f820 <_rclc_check_for_new_data+0x34>
 800f85c:	685c      	ldr	r4, [r3, #4]
 800f85e:	4608      	mov	r0, r1
 800f860:	f104 0222 	add.w	r2, r4, #34	; 0x22
 800f864:	f104 0123 	add.w	r1, r4, #35	; 0x23
 800f868:	f104 0321 	add.w	r3, r4, #33	; 0x21
 800f86c:	e9cd 2100 	strd	r2, r1, [sp]
 800f870:	f104 0220 	add.w	r2, r4, #32
 800f874:	f104 0110 	add.w	r1, r4, #16
 800f878:	f009 f936 	bl	8018ae8 <rcl_action_server_wait_set_get_entities_ready>
 800f87c:	e7d0      	b.n	800f820 <_rclc_check_for_new_data+0x34>
 800f87e:	200b      	movs	r0, #11
 800f880:	4770      	bx	lr
 800f882:	2001      	movs	r0, #1
 800f884:	e7cc      	b.n	800f820 <_rclc_check_for_new_data+0x34>
 800f886:	bf00      	nop

0800f888 <_rclc_take_new_data>:
 800f888:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f88a:	b09b      	sub	sp, #108	; 0x6c
 800f88c:	2800      	cmp	r0, #0
 800f88e:	f000 8088 	beq.w	800f9a2 <_rclc_take_new_data+0x11a>
 800f892:	7803      	ldrb	r3, [r0, #0]
 800f894:	4604      	mov	r4, r0
 800f896:	2b0a      	cmp	r3, #10
 800f898:	f200 8167 	bhi.w	800fb6a <_rclc_take_new_data+0x2e2>
 800f89c:	e8df f003 	tbb	[pc, r3]
 800f8a0:	44152d2d 	.word	0x44152d2d
 800f8a4:	19191944 	.word	0x19191944
 800f8a8:	065a      	.short	0x065a
 800f8aa:	15          	.byte	0x15
 800f8ab:	00          	.byte	0x00
 800f8ac:	6840      	ldr	r0, [r0, #4]
 800f8ae:	f890 3020 	ldrb.w	r3, [r0, #32]
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	f040 80b2 	bne.w	800fa1c <_rclc_take_new_data+0x194>
 800f8b8:	f890 3022 	ldrb.w	r3, [r0, #34]	; 0x22
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	f040 80e4 	bne.w	800fa8a <_rclc_take_new_data+0x202>
 800f8c2:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d16f      	bne.n	800f9aa <_rclc_take_new_data+0x122>
 800f8ca:	2500      	movs	r5, #0
 800f8cc:	4628      	mov	r0, r5
 800f8ce:	b01b      	add	sp, #108	; 0x6c
 800f8d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f8d2:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800f8d4:	6a0b      	ldr	r3, [r1, #32]
 800f8d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	d0f5      	beq.n	800f8ca <_rclc_take_new_data+0x42>
 800f8de:	6882      	ldr	r2, [r0, #8]
 800f8e0:	f100 0110 	add.w	r1, r0, #16
 800f8e4:	6840      	ldr	r0, [r0, #4]
 800f8e6:	f7ff fdd7 	bl	800f498 <rcl_take_request>
 800f8ea:	4605      	mov	r5, r0
 800f8ec:	2800      	cmp	r0, #0
 800f8ee:	d0ec      	beq.n	800f8ca <_rclc_take_new_data+0x42>
 800f8f0:	f240 2359 	movw	r3, #601	; 0x259
 800f8f4:	4298      	cmp	r0, r3
 800f8f6:	d013      	beq.n	800f920 <_rclc_take_new_data+0x98>
 800f8f8:	e029      	b.n	800f94e <_rclc_take_new_data+0xc6>
 800f8fa:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800f8fc:	680b      	ldr	r3, [r1, #0]
 800f8fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f902:	2b00      	cmp	r3, #0
 800f904:	d0e1      	beq.n	800f8ca <_rclc_take_new_data+0x42>
 800f906:	2300      	movs	r3, #0
 800f908:	aa0a      	add	r2, sp, #40	; 0x28
 800f90a:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800f90e:	f7ff ff07 	bl	800f720 <rcl_take>
 800f912:	4605      	mov	r5, r0
 800f914:	2800      	cmp	r0, #0
 800f916:	d0d9      	beq.n	800f8cc <_rclc_take_new_data+0x44>
 800f918:	f240 1391 	movw	r3, #401	; 0x191
 800f91c:	4298      	cmp	r0, r3
 800f91e:	d116      	bne.n	800f94e <_rclc_take_new_data+0xc6>
 800f920:	2300      	movs	r3, #0
 800f922:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 800f926:	e7d1      	b.n	800f8cc <_rclc_take_new_data+0x44>
 800f928:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800f92a:	698b      	ldr	r3, [r1, #24]
 800f92c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f930:	2b00      	cmp	r3, #0
 800f932:	d0ca      	beq.n	800f8ca <_rclc_take_new_data+0x42>
 800f934:	6882      	ldr	r2, [r0, #8]
 800f936:	f100 0110 	add.w	r1, r0, #16
 800f93a:	6840      	ldr	r0, [r0, #4]
 800f93c:	f007 f8a4 	bl	8016a88 <rcl_take_response>
 800f940:	4605      	mov	r5, r0
 800f942:	2800      	cmp	r0, #0
 800f944:	d0c1      	beq.n	800f8ca <_rclc_take_new_data+0x42>
 800f946:	f240 13f5 	movw	r3, #501	; 0x1f5
 800f94a:	4298      	cmp	r0, r3
 800f94c:	d0be      	beq.n	800f8cc <_rclc_take_new_data+0x44>
 800f94e:	f000 ff63 	bl	8010818 <rcutils_reset_error>
 800f952:	e7bb      	b.n	800f8cc <_rclc_take_new_data+0x44>
 800f954:	6840      	ldr	r0, [r0, #4]
 800f956:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d17d      	bne.n	800fa5a <_rclc_take_new_data+0x1d2>
 800f95e:	69c3      	ldr	r3, [r0, #28]
 800f960:	b11b      	cbz	r3, 800f96a <_rclc_take_new_data+0xe2>
 800f962:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800f966:	2b00      	cmp	r3, #0
 800f968:	d144      	bne.n	800f9f4 <_rclc_take_new_data+0x16c>
 800f96a:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 800f96e:	2b00      	cmp	r3, #0
 800f970:	f040 80ac 	bne.w	800facc <_rclc_take_new_data+0x244>
 800f974:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 800f978:	2b00      	cmp	r3, #0
 800f97a:	d0a6      	beq.n	800f8ca <_rclc_take_new_data+0x42>
 800f97c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800f97e:	a90a      	add	r1, sp, #40	; 0x28
 800f980:	3010      	adds	r0, #16
 800f982:	f008 fd71 	bl	8018468 <rcl_action_take_result_response>
 800f986:	4605      	mov	r5, r0
 800f988:	2800      	cmp	r0, #0
 800f98a:	d1e0      	bne.n	800f94e <_rclc_take_new_data+0xc6>
 800f98c:	6860      	ldr	r0, [r4, #4]
 800f98e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800f992:	f009 f9d9 	bl	8018d48 <rclc_action_find_handle_by_result_request_sequence_number>
 800f996:	2800      	cmp	r0, #0
 800f998:	d098      	beq.n	800f8cc <_rclc_take_new_data+0x44>
 800f99a:	2301      	movs	r3, #1
 800f99c:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
 800f9a0:	e794      	b.n	800f8cc <_rclc_take_new_data+0x44>
 800f9a2:	250b      	movs	r5, #11
 800f9a4:	4628      	mov	r0, r5
 800f9a6:	b01b      	add	sp, #108	; 0x6c
 800f9a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f9aa:	ae04      	add	r6, sp, #16
 800f9ac:	3010      	adds	r0, #16
 800f9ae:	aa0a      	add	r2, sp, #40	; 0x28
 800f9b0:	4631      	mov	r1, r6
 800f9b2:	f008 ffcd 	bl	8018950 <rcl_action_take_cancel_request>
 800f9b6:	4605      	mov	r5, r0
 800f9b8:	2800      	cmp	r0, #0
 800f9ba:	d1c8      	bne.n	800f94e <_rclc_take_new_data+0xc6>
 800f9bc:	a90a      	add	r1, sp, #40	; 0x28
 800f9be:	6860      	ldr	r0, [r4, #4]
 800f9c0:	f009 f982 	bl	8018cc8 <rclc_action_find_goal_handle_by_uuid>
 800f9c4:	4607      	mov	r7, r0
 800f9c6:	2800      	cmp	r0, #0
 800f9c8:	f000 80bb 	beq.w	800fb42 <_rclc_take_new_data+0x2ba>
 800f9cc:	2101      	movs	r1, #1
 800f9ce:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800f9d2:	f009 f903 	bl	8018bdc <rcl_action_transition_goal_state>
 800f9d6:	2803      	cmp	r0, #3
 800f9d8:	4684      	mov	ip, r0
 800f9da:	f040 80a7 	bne.w	800fb2c <_rclc_take_new_data+0x2a4>
 800f9de:	f107 0458 	add.w	r4, r7, #88	; 0x58
 800f9e2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800f9e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f9e6:	e896 0003 	ldmia.w	r6, {r0, r1}
 800f9ea:	e884 0003 	stmia.w	r4, {r0, r1}
 800f9ee:	f887 c008 	strb.w	ip, [r7, #8]
 800f9f2:	e76b      	b.n	800f8cc <_rclc_take_new_data+0x44>
 800f9f4:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800f9f6:	3010      	adds	r0, #16
 800f9f8:	f008 fdb6 	bl	8018568 <rcl_action_take_feedback>
 800f9fc:	4605      	mov	r5, r0
 800f9fe:	2800      	cmp	r0, #0
 800fa00:	d1a5      	bne.n	800f94e <_rclc_take_new_data+0xc6>
 800fa02:	6860      	ldr	r0, [r4, #4]
 800fa04:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800fa06:	f009 f95f 	bl	8018cc8 <rclc_action_find_goal_handle_by_uuid>
 800fa0a:	4603      	mov	r3, r0
 800fa0c:	2800      	cmp	r0, #0
 800fa0e:	f000 80a3 	beq.w	800fb58 <_rclc_take_new_data+0x2d0>
 800fa12:	2201      	movs	r2, #1
 800fa14:	6860      	ldr	r0, [r4, #4]
 800fa16:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 800fa1a:	e7a6      	b.n	800f96a <_rclc_take_new_data+0xe2>
 800fa1c:	f009 f92e 	bl	8018c7c <rclc_action_take_goal_handle>
 800fa20:	4606      	mov	r6, r0
 800fa22:	6860      	ldr	r0, [r4, #4]
 800fa24:	2e00      	cmp	r6, #0
 800fa26:	f43f af47 	beq.w	800f8b8 <_rclc_take_new_data+0x30>
 800fa2a:	6070      	str	r0, [r6, #4]
 800fa2c:	f106 0128 	add.w	r1, r6, #40	; 0x28
 800fa30:	69f2      	ldr	r2, [r6, #28]
 800fa32:	3010      	adds	r0, #16
 800fa34:	f008 fed6 	bl	80187e4 <rcl_action_take_goal_request>
 800fa38:	4605      	mov	r5, r0
 800fa3a:	2800      	cmp	r0, #0
 800fa3c:	f040 808e 	bne.w	800fb5c <_rclc_take_new_data+0x2d4>
 800fa40:	69f7      	ldr	r7, [r6, #28]
 800fa42:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800fa44:	7235      	strb	r5, [r6, #8]
 800fa46:	f8c6 0009 	str.w	r0, [r6, #9]
 800fa4a:	f8c6 100d 	str.w	r1, [r6, #13]
 800fa4e:	6860      	ldr	r0, [r4, #4]
 800fa50:	f8c6 2011 	str.w	r2, [r6, #17]
 800fa54:	f8c6 3015 	str.w	r3, [r6, #21]
 800fa58:	e72e      	b.n	800f8b8 <_rclc_take_new_data+0x30>
 800fa5a:	aa04      	add	r2, sp, #16
 800fa5c:	a90a      	add	r1, sp, #40	; 0x28
 800fa5e:	3010      	adds	r0, #16
 800fa60:	f008 fc8a 	bl	8018378 <rcl_action_take_goal_response>
 800fa64:	4605      	mov	r5, r0
 800fa66:	2800      	cmp	r0, #0
 800fa68:	f47f af71 	bne.w	800f94e <_rclc_take_new_data+0xc6>
 800fa6c:	6860      	ldr	r0, [r4, #4]
 800fa6e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800fa72:	f009 f957 	bl	8018d24 <rclc_action_find_handle_by_goal_request_sequence_number>
 800fa76:	b130      	cbz	r0, 800fa86 <_rclc_take_new_data+0x1fe>
 800fa78:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800fa7c:	2201      	movs	r2, #1
 800fa7e:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
 800fa82:	f880 2020 	strb.w	r2, [r0, #32]
 800fa86:	6860      	ldr	r0, [r4, #4]
 800fa88:	e769      	b.n	800f95e <_rclc_take_new_data+0xd6>
 800fa8a:	3010      	adds	r0, #16
 800fa8c:	aa04      	add	r2, sp, #16
 800fa8e:	a90a      	add	r1, sp, #40	; 0x28
 800fa90:	f008 ff1e 	bl	80188d0 <rcl_action_take_result_request>
 800fa94:	4605      	mov	r5, r0
 800fa96:	2800      	cmp	r0, #0
 800fa98:	f47f af59 	bne.w	800f94e <_rclc_take_new_data+0xc6>
 800fa9c:	a904      	add	r1, sp, #16
 800fa9e:	6860      	ldr	r0, [r4, #4]
 800faa0:	f009 f912 	bl	8018cc8 <rclc_action_find_goal_handle_by_uuid>
 800faa4:	4607      	mov	r7, r0
 800faa6:	b160      	cbz	r0, 800fac2 <_rclc_take_new_data+0x23a>
 800faa8:	ad0a      	add	r5, sp, #40	; 0x28
 800faaa:	f100 0640 	add.w	r6, r0, #64	; 0x40
 800faae:	f04f 0c02 	mov.w	ip, #2
 800fab2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fab4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800fab6:	e895 0003 	ldmia.w	r5, {r0, r1}
 800faba:	e886 0003 	stmia.w	r6, {r0, r1}
 800fabe:	f887 c008 	strb.w	ip, [r7, #8]
 800fac2:	6860      	ldr	r0, [r4, #4]
 800fac4:	2300      	movs	r3, #0
 800fac6:	f880 3022 	strb.w	r3, [r0, #34]	; 0x22
 800faca:	e6fa      	b.n	800f8c2 <_rclc_take_new_data+0x3a>
 800facc:	f100 0230 	add.w	r2, r0, #48	; 0x30
 800fad0:	a90a      	add	r1, sp, #40	; 0x28
 800fad2:	3010      	adds	r0, #16
 800fad4:	f008 fd08 	bl	80184e8 <rcl_action_take_cancel_response>
 800fad8:	4605      	mov	r5, r0
 800fada:	2800      	cmp	r0, #0
 800fadc:	f47f af37 	bne.w	800f94e <_rclc_take_new_data+0xc6>
 800fae0:	6860      	ldr	r0, [r4, #4]
 800fae2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800fae6:	f009 f941 	bl	8018d6c <rclc_action_find_handle_by_cancel_request_sequence_number>
 800faea:	4606      	mov	r6, r0
 800faec:	6860      	ldr	r0, [r4, #4]
 800faee:	2e00      	cmp	r6, #0
 800faf0:	f43f af40 	beq.w	800f974 <_rclc_take_new_data+0xec>
 800faf4:	2701      	movs	r7, #1
 800faf6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800faf8:	84b7      	strh	r7, [r6, #36]	; 0x24
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	f43f af3a 	beq.w	800f974 <_rclc_take_new_data+0xec>
 800fb00:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800fb02:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800fb06:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800fb0a:	f009 f8dd 	bl	8018cc8 <rclc_action_find_goal_handle_by_uuid>
 800fb0e:	b138      	cbz	r0, 800fb20 <_rclc_take_new_data+0x298>
 800fb10:	6860      	ldr	r0, [r4, #4]
 800fb12:	3501      	adds	r5, #1
 800fb14:	f886 7025 	strb.w	r7, [r6, #37]	; 0x25
 800fb18:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800fb1a:	42ab      	cmp	r3, r5
 800fb1c:	d8f0      	bhi.n	800fb00 <_rclc_take_new_data+0x278>
 800fb1e:	e729      	b.n	800f974 <_rclc_take_new_data+0xec>
 800fb20:	6860      	ldr	r0, [r4, #4]
 800fb22:	3501      	adds	r5, #1
 800fb24:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800fb26:	42ab      	cmp	r3, r5
 800fb28:	d8ea      	bhi.n	800fb00 <_rclc_take_new_data+0x278>
 800fb2a:	e723      	b.n	800f974 <_rclc_take_new_data+0xec>
 800fb2c:	ab06      	add	r3, sp, #24
 800fb2e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fb30:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800fb34:	2103      	movs	r1, #3
 800fb36:	6860      	ldr	r0, [r4, #4]
 800fb38:	e896 000c 	ldmia.w	r6, {r2, r3}
 800fb3c:	f009 f98c 	bl	8018e58 <rclc_action_server_goal_cancel_reject>
 800fb40:	e6c4      	b.n	800f8cc <_rclc_take_new_data+0x44>
 800fb42:	ab06      	add	r3, sp, #24
 800fb44:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fb46:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800fb4a:	2102      	movs	r1, #2
 800fb4c:	6860      	ldr	r0, [r4, #4]
 800fb4e:	e896 000c 	ldmia.w	r6, {r2, r3}
 800fb52:	f009 f981 	bl	8018e58 <rclc_action_server_goal_cancel_reject>
 800fb56:	e6b9      	b.n	800f8cc <_rclc_take_new_data+0x44>
 800fb58:	6860      	ldr	r0, [r4, #4]
 800fb5a:	e706      	b.n	800f96a <_rclc_take_new_data+0xe2>
 800fb5c:	4631      	mov	r1, r6
 800fb5e:	6860      	ldr	r0, [r4, #4]
 800fb60:	f009 f89c 	bl	8018c9c <rclc_action_remove_used_goal_handle>
 800fb64:	f000 fe58 	bl	8010818 <rcutils_reset_error>
 800fb68:	e6b0      	b.n	800f8cc <_rclc_take_new_data+0x44>
 800fb6a:	2501      	movs	r5, #1
 800fb6c:	e6ae      	b.n	800f8cc <_rclc_take_new_data+0x44>
 800fb6e:	bf00      	nop

0800fb70 <_rclc_execute.part.0>:
 800fb70:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fb72:	7803      	ldrb	r3, [r0, #0]
 800fb74:	b085      	sub	sp, #20
 800fb76:	4604      	mov	r4, r0
 800fb78:	2b0a      	cmp	r3, #10
 800fb7a:	f200 8139 	bhi.w	800fdf0 <_rclc_execute.part.0+0x280>
 800fb7e:	e8df f003 	tbb	[pc, r3]
 800fb82:	4268      	.short	0x4268
 800fb84:	06a75b4d 	.word	0x06a75b4d
 800fb88:	721d0606 	.word	0x721d0606
 800fb8c:	62          	.byte	0x62
 800fb8d:	00          	.byte	0x00
 800fb8e:	2b06      	cmp	r3, #6
 800fb90:	f000 8126 	beq.w	800fde0 <_rclc_execute.part.0+0x270>
 800fb94:	2b07      	cmp	r3, #7
 800fb96:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800fb98:	f040 811c 	bne.w	800fdd4 <_rclc_execute.part.0+0x264>
 800fb9c:	f104 0510 	add.w	r5, r4, #16
 800fba0:	e9d0 120a 	ldrd	r1, r2, [r0, #40]	; 0x28
 800fba4:	6880      	ldr	r0, [r0, #8]
 800fba6:	4798      	blx	r3
 800fba8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800fbaa:	4629      	mov	r1, r5
 800fbac:	6860      	ldr	r0, [r4, #4]
 800fbae:	f7ff fcb3 	bl	800f518 <rcl_send_response>
 800fbb2:	4604      	mov	r4, r0
 800fbb4:	b378      	cbz	r0, 800fc16 <_rclc_execute.part.0+0xa6>
 800fbb6:	f000 fe2f 	bl	8010818 <rcutils_reset_error>
 800fbba:	e02c      	b.n	800fc16 <_rclc_execute.part.0+0xa6>
 800fbbc:	6840      	ldr	r0, [r0, #4]
 800fbbe:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	f000 808e 	beq.w	800fce4 <_rclc_execute.part.0+0x174>
 800fbc8:	2600      	movs	r6, #0
 800fbca:	2701      	movs	r7, #1
 800fbcc:	e004      	b.n	800fbd8 <_rclc_execute.part.0+0x68>
 800fbce:	f009 f82f 	bl	8018c30 <rclc_action_send_result_request>
 800fbd2:	b998      	cbnz	r0, 800fbfc <_rclc_execute.part.0+0x8c>
 800fbd4:	722f      	strb	r7, [r5, #8]
 800fbd6:	6860      	ldr	r0, [r4, #4]
 800fbd8:	f009 f8da 	bl	8018d90 <rclc_action_find_first_handle_with_goal_response>
 800fbdc:	4605      	mov	r5, r0
 800fbde:	2800      	cmp	r0, #0
 800fbe0:	d07f      	beq.n	800fce2 <_rclc_execute.part.0+0x172>
 800fbe2:	6863      	ldr	r3, [r4, #4]
 800fbe4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800fbe6:	699b      	ldr	r3, [r3, #24]
 800fbe8:	f895 1021 	ldrb.w	r1, [r5, #33]	; 0x21
 800fbec:	f885 6020 	strb.w	r6, [r5, #32]
 800fbf0:	4798      	blx	r3
 800fbf2:	f895 3021 	ldrb.w	r3, [r5, #33]	; 0x21
 800fbf6:	4628      	mov	r0, r5
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d1e8      	bne.n	800fbce <_rclc_execute.part.0+0x5e>
 800fbfc:	6860      	ldr	r0, [r4, #4]
 800fbfe:	4629      	mov	r1, r5
 800fc00:	f009 f84c 	bl	8018c9c <rclc_action_remove_used_goal_handle>
 800fc04:	e7e7      	b.n	800fbd6 <_rclc_execute.part.0+0x66>
 800fc06:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 800fc0a:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	; 0x2c
 800fc0e:	b100      	cbz	r0, 800fc12 <_rclc_execute.part.0+0xa2>
 800fc10:	68a0      	ldr	r0, [r4, #8]
 800fc12:	2400      	movs	r4, #0
 800fc14:	4798      	blx	r3
 800fc16:	4620      	mov	r0, r4
 800fc18:	b005      	add	sp, #20
 800fc1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc1c:	6840      	ldr	r0, [r0, #4]
 800fc1e:	f007 fc61 	bl	80174e4 <rcl_timer_call>
 800fc22:	f240 3321 	movw	r3, #801	; 0x321
 800fc26:	4604      	mov	r4, r0
 800fc28:	4298      	cmp	r0, r3
 800fc2a:	d001      	beq.n	800fc30 <_rclc_execute.part.0+0xc0>
 800fc2c:	2800      	cmp	r0, #0
 800fc2e:	d1c2      	bne.n	800fbb6 <_rclc_execute.part.0+0x46>
 800fc30:	2400      	movs	r4, #0
 800fc32:	4620      	mov	r0, r4
 800fc34:	b005      	add	sp, #20
 800fc36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc38:	2400      	movs	r4, #0
 800fc3a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800fc3c:	6880      	ldr	r0, [r0, #8]
 800fc3e:	4798      	blx	r3
 800fc40:	4620      	mov	r0, r4
 800fc42:	b005      	add	sp, #20
 800fc44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc46:	2400      	movs	r4, #0
 800fc48:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800fc4a:	4798      	blx	r3
 800fc4c:	4620      	mov	r0, r4
 800fc4e:	b005      	add	sp, #20
 800fc50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc52:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 800fc56:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800fc58:	b100      	cbz	r0, 800fc5c <_rclc_execute.part.0+0xec>
 800fc5a:	68a0      	ldr	r0, [r4, #8]
 800fc5c:	2400      	movs	r4, #0
 800fc5e:	4798      	blx	r3
 800fc60:	4620      	mov	r0, r4
 800fc62:	b005      	add	sp, #20
 800fc64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc66:	6840      	ldr	r0, [r0, #4]
 800fc68:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800fc6c:	bb3b      	cbnz	r3, 800fcbe <_rclc_execute.part.0+0x14e>
 800fc6e:	f890 3020 	ldrb.w	r3, [r0, #32]
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d07d      	beq.n	800fd72 <_rclc_execute.part.0+0x202>
 800fc76:	f640 0634 	movw	r6, #2100	; 0x834
 800fc7a:	2701      	movs	r7, #1
 800fc7c:	e007      	b.n	800fc8e <_rclc_execute.part.0+0x11e>
 800fc7e:	4628      	mov	r0, r5
 800fc80:	f009 f89e 	bl	8018dc0 <rclc_action_server_response_goal_request>
 800fc84:	4629      	mov	r1, r5
 800fc86:	6860      	ldr	r0, [r4, #4]
 800fc88:	f009 f808 	bl	8018c9c <rclc_action_remove_used_goal_handle>
 800fc8c:	6860      	ldr	r0, [r4, #4]
 800fc8e:	2100      	movs	r1, #0
 800fc90:	f009 f830 	bl	8018cf4 <rclc_action_find_first_handle_by_status>
 800fc94:	4605      	mov	r5, r0
 800fc96:	2800      	cmp	r0, #0
 800fc98:	d068      	beq.n	800fd6c <_rclc_execute.part.0+0x1fc>
 800fc9a:	6863      	ldr	r3, [r4, #4]
 800fc9c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800fc9e:	699b      	ldr	r3, [r3, #24]
 800fca0:	4798      	blx	r3
 800fca2:	42b0      	cmp	r0, r6
 800fca4:	f04f 0100 	mov.w	r1, #0
 800fca8:	d1e9      	bne.n	800fc7e <_rclc_execute.part.0+0x10e>
 800fcaa:	2101      	movs	r1, #1
 800fcac:	4628      	mov	r0, r5
 800fcae:	f009 f887 	bl	8018dc0 <rclc_action_server_response_goal_request>
 800fcb2:	722f      	strb	r7, [r5, #8]
 800fcb4:	e7ea      	b.n	800fc8c <_rclc_execute.part.0+0x11c>
 800fcb6:	6848      	ldr	r0, [r1, #4]
 800fcb8:	f008 fff0 	bl	8018c9c <rclc_action_remove_used_goal_handle>
 800fcbc:	6860      	ldr	r0, [r4, #4]
 800fcbe:	f009 f825 	bl	8018d0c <rclc_action_find_first_terminated_handle>
 800fcc2:	4601      	mov	r1, r0
 800fcc4:	2800      	cmp	r0, #0
 800fcc6:	d1f6      	bne.n	800fcb6 <_rclc_execute.part.0+0x146>
 800fcc8:	6860      	ldr	r0, [r4, #4]
 800fcca:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
 800fcce:	e7ce      	b.n	800fc6e <_rclc_execute.part.0+0xfe>
 800fcd0:	2400      	movs	r4, #0
 800fcd2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800fcd4:	f100 0110 	add.w	r1, r0, #16
 800fcd8:	6880      	ldr	r0, [r0, #8]
 800fcda:	4798      	blx	r3
 800fcdc:	4620      	mov	r0, r4
 800fcde:	b005      	add	sp, #20
 800fce0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fce2:	6860      	ldr	r0, [r4, #4]
 800fce4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800fce8:	b18b      	cbz	r3, 800fd0e <_rclc_execute.part.0+0x19e>
 800fcea:	68c5      	ldr	r5, [r0, #12]
 800fcec:	b32d      	cbz	r5, 800fd3a <_rclc_execute.part.0+0x1ca>
 800fcee:	2600      	movs	r6, #0
 800fcf0:	f895 3022 	ldrb.w	r3, [r5, #34]	; 0x22
 800fcf4:	b143      	cbz	r3, 800fd08 <_rclc_execute.part.0+0x198>
 800fcf6:	69c3      	ldr	r3, [r0, #28]
 800fcf8:	f885 6022 	strb.w	r6, [r5, #34]	; 0x22
 800fcfc:	b123      	cbz	r3, 800fd08 <_rclc_execute.part.0+0x198>
 800fcfe:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800fd00:	4628      	mov	r0, r5
 800fd02:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800fd04:	4798      	blx	r3
 800fd06:	6860      	ldr	r0, [r4, #4]
 800fd08:	682d      	ldr	r5, [r5, #0]
 800fd0a:	2d00      	cmp	r5, #0
 800fd0c:	d1f0      	bne.n	800fcf0 <_rclc_execute.part.0+0x180>
 800fd0e:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 800fd12:	b193      	cbz	r3, 800fd3a <_rclc_execute.part.0+0x1ca>
 800fd14:	68c5      	ldr	r5, [r0, #12]
 800fd16:	b185      	cbz	r5, 800fd3a <_rclc_execute.part.0+0x1ca>
 800fd18:	2600      	movs	r6, #0
 800fd1a:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 800fd1e:	b14b      	cbz	r3, 800fd34 <_rclc_execute.part.0+0x1c4>
 800fd20:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800fd22:	f885 6024 	strb.w	r6, [r5, #36]	; 0x24
 800fd26:	b12b      	cbz	r3, 800fd34 <_rclc_execute.part.0+0x1c4>
 800fd28:	4628      	mov	r0, r5
 800fd2a:	f895 1025 	ldrb.w	r1, [r5, #37]	; 0x25
 800fd2e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800fd30:	4798      	blx	r3
 800fd32:	6860      	ldr	r0, [r4, #4]
 800fd34:	682d      	ldr	r5, [r5, #0]
 800fd36:	2d00      	cmp	r5, #0
 800fd38:	d1ef      	bne.n	800fd1a <_rclc_execute.part.0+0x1aa>
 800fd3a:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	f43f af76 	beq.w	800fc30 <_rclc_execute.part.0+0xc0>
 800fd44:	2700      	movs	r7, #0
 800fd46:	e00b      	b.n	800fd60 <_rclc_execute.part.0+0x1f0>
 800fd48:	6863      	ldr	r3, [r4, #4]
 800fd4a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800fd4c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800fd4e:	6a1e      	ldr	r6, [r3, #32]
 800fd50:	f885 7023 	strb.w	r7, [r5, #35]	; 0x23
 800fd54:	47b0      	blx	r6
 800fd56:	6860      	ldr	r0, [r4, #4]
 800fd58:	4629      	mov	r1, r5
 800fd5a:	f008 ff9f 	bl	8018c9c <rclc_action_remove_used_goal_handle>
 800fd5e:	6860      	ldr	r0, [r4, #4]
 800fd60:	f009 f822 	bl	8018da8 <rclc_action_find_first_handle_with_result_response>
 800fd64:	4605      	mov	r5, r0
 800fd66:	2800      	cmp	r0, #0
 800fd68:	d1ee      	bne.n	800fd48 <_rclc_execute.part.0+0x1d8>
 800fd6a:	e761      	b.n	800fc30 <_rclc_execute.part.0+0xc0>
 800fd6c:	6860      	ldr	r0, [r4, #4]
 800fd6e:	f880 5020 	strb.w	r5, [r0, #32]
 800fd72:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	f43f af5a 	beq.w	800fc30 <_rclc_execute.part.0+0xc0>
 800fd7c:	68c5      	ldr	r5, [r0, #12]
 800fd7e:	b1b5      	cbz	r5, 800fdae <_rclc_execute.part.0+0x23e>
 800fd80:	2602      	movs	r6, #2
 800fd82:	e001      	b.n	800fd88 <_rclc_execute.part.0+0x218>
 800fd84:	682d      	ldr	r5, [r5, #0]
 800fd86:	b195      	cbz	r5, 800fdae <_rclc_execute.part.0+0x23e>
 800fd88:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800fd8c:	2b03      	cmp	r3, #3
 800fd8e:	d1f9      	bne.n	800fd84 <_rclc_execute.part.0+0x214>
 800fd90:	69c3      	ldr	r3, [r0, #28]
 800fd92:	4628      	mov	r0, r5
 800fd94:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800fd96:	4798      	blx	r3
 800fd98:	4603      	mov	r3, r0
 800fd9a:	f105 0260 	add.w	r2, r5, #96	; 0x60
 800fd9e:	4628      	mov	r0, r5
 800fda0:	f885 3025 	strb.w	r3, [r5, #37]	; 0x25
 800fda4:	b143      	cbz	r3, 800fdb8 <_rclc_execute.part.0+0x248>
 800fda6:	f009 f82b 	bl	8018e00 <rclc_action_server_goal_cancel_accept>
 800fdaa:	6860      	ldr	r0, [r4, #4]
 800fdac:	e7ea      	b.n	800fd84 <_rclc_execute.part.0+0x214>
 800fdae:	2300      	movs	r3, #0
 800fdb0:	461c      	mov	r4, r3
 800fdb2:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
 800fdb6:	e72e      	b.n	800fc16 <_rclc_execute.part.0+0xa6>
 800fdb8:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800fdba:	f105 0758 	add.w	r7, r5, #88	; 0x58
 800fdbe:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800fdc2:	2101      	movs	r1, #1
 800fdc4:	6860      	ldr	r0, [r4, #4]
 800fdc6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fdca:	f009 f845 	bl	8018e58 <rclc_action_server_goal_cancel_reject>
 800fdce:	722e      	strb	r6, [r5, #8]
 800fdd0:	6860      	ldr	r0, [r4, #4]
 800fdd2:	e7d7      	b.n	800fd84 <_rclc_execute.part.0+0x214>
 800fdd4:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800fdd6:	f104 0510 	add.w	r5, r4, #16
 800fdda:	6880      	ldr	r0, [r0, #8]
 800fddc:	4798      	blx	r3
 800fdde:	e6e3      	b.n	800fba8 <_rclc_execute.part.0+0x38>
 800fde0:	f100 0510 	add.w	r5, r0, #16
 800fde4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800fde6:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800fde8:	4629      	mov	r1, r5
 800fdea:	6880      	ldr	r0, [r0, #8]
 800fdec:	4798      	blx	r3
 800fdee:	e6db      	b.n	800fba8 <_rclc_execute.part.0+0x38>
 800fdf0:	2401      	movs	r4, #1
 800fdf2:	e710      	b.n	800fc16 <_rclc_execute.part.0+0xa6>

0800fdf4 <rclc_executor_trigger_any>:
 800fdf4:	2800      	cmp	r0, #0
 800fdf6:	d03d      	beq.n	800fe74 <rclc_executor_trigger_any+0x80>
 800fdf8:	2900      	cmp	r1, #0
 800fdfa:	d03c      	beq.n	800fe76 <rclc_executor_trigger_any+0x82>
 800fdfc:	4603      	mov	r3, r0
 800fdfe:	f890 0038 	ldrb.w	r0, [r0, #56]	; 0x38
 800fe02:	2200      	movs	r2, #0
 800fe04:	2800      	cmp	r0, #0
 800fe06:	d035      	beq.n	800fe74 <rclc_executor_trigger_any+0x80>
 800fe08:	b430      	push	{r4, r5}
 800fe0a:	f893 c000 	ldrb.w	ip, [r3]
 800fe0e:	f1bc 0f08 	cmp.w	ip, #8
 800fe12:	d11d      	bne.n	800fe50 <rclc_executor_trigger_any+0x5c>
 800fe14:	685c      	ldr	r4, [r3, #4]
 800fe16:	6c25      	ldr	r5, [r4, #64]	; 0x40
 800fe18:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
 800fe1c:	d105      	bne.n	800fe2a <rclc_executor_trigger_any+0x36>
 800fe1e:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 800fe22:	b910      	cbnz	r0, 800fe2a <rclc_executor_trigger_any+0x36>
 800fe24:	f894 0043 	ldrb.w	r0, [r4, #67]	; 0x43
 800fe28:	b128      	cbz	r0, 800fe36 <rclc_executor_trigger_any+0x42>
 800fe2a:	bc30      	pop	{r4, r5}
 800fe2c:	4770      	bx	lr
 800fe2e:	f893 0039 	ldrb.w	r0, [r3, #57]	; 0x39
 800fe32:	2800      	cmp	r0, #0
 800fe34:	d1f9      	bne.n	800fe2a <rclc_executor_trigger_any+0x36>
 800fe36:	3201      	adds	r2, #1
 800fe38:	3340      	adds	r3, #64	; 0x40
 800fe3a:	4291      	cmp	r1, r2
 800fe3c:	d017      	beq.n	800fe6e <rclc_executor_trigger_any+0x7a>
 800fe3e:	f893 0038 	ldrb.w	r0, [r3, #56]	; 0x38
 800fe42:	2800      	cmp	r0, #0
 800fe44:	d0f1      	beq.n	800fe2a <rclc_executor_trigger_any+0x36>
 800fe46:	f893 c000 	ldrb.w	ip, [r3]
 800fe4a:	f1bc 0f08 	cmp.w	ip, #8
 800fe4e:	d0e1      	beq.n	800fe14 <rclc_executor_trigger_any+0x20>
 800fe50:	f1bc 0f09 	cmp.w	ip, #9
 800fe54:	d1eb      	bne.n	800fe2e <rclc_executor_trigger_any+0x3a>
 800fe56:	685c      	ldr	r4, [r3, #4]
 800fe58:	6a25      	ldr	r5, [r4, #32]
 800fe5a:	2d00      	cmp	r5, #0
 800fe5c:	d1e5      	bne.n	800fe2a <rclc_executor_trigger_any+0x36>
 800fe5e:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
 800fe62:	2800      	cmp	r0, #0
 800fe64:	d1e1      	bne.n	800fe2a <rclc_executor_trigger_any+0x36>
 800fe66:	3201      	adds	r2, #1
 800fe68:	3340      	adds	r3, #64	; 0x40
 800fe6a:	4291      	cmp	r1, r2
 800fe6c:	d1e7      	bne.n	800fe3e <rclc_executor_trigger_any+0x4a>
 800fe6e:	2000      	movs	r0, #0
 800fe70:	bc30      	pop	{r4, r5}
 800fe72:	4770      	bx	lr
 800fe74:	4770      	bx	lr
 800fe76:	4608      	mov	r0, r1
 800fe78:	4770      	bx	lr
 800fe7a:	bf00      	nop

0800fe7c <rclc_executor_get_zero_initialized_executor>:
 800fe7c:	b510      	push	{r4, lr}
 800fe7e:	4604      	mov	r4, r0
 800fe80:	2288      	movs	r2, #136	; 0x88
 800fe82:	4902      	ldr	r1, [pc, #8]	; (800fe8c <rclc_executor_get_zero_initialized_executor+0x10>)
 800fe84:	f00b fd6b 	bl	801b95e <memcpy>
 800fe88:	4620      	mov	r0, r4
 800fe8a:	bd10      	pop	{r4, pc}
 800fe8c:	0801cde0 	.word	0x0801cde0

0800fe90 <rclc_executor_init>:
 800fe90:	2900      	cmp	r1, #0
 800fe92:	d06a      	beq.n	800ff6a <rclc_executor_init+0xda>
 800fe94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe98:	4605      	mov	r5, r0
 800fe9a:	b0b0      	sub	sp, #192	; 0xc0
 800fe9c:	2800      	cmp	r0, #0
 800fe9e:	d05c      	beq.n	800ff5a <rclc_executor_init+0xca>
 800fea0:	4616      	mov	r6, r2
 800fea2:	4618      	mov	r0, r3
 800fea4:	4688      	mov	r8, r1
 800fea6:	461f      	mov	r7, r3
 800fea8:	f000 fc78 	bl	801079c <rcutils_allocator_is_valid>
 800feac:	2e00      	cmp	r6, #0
 800feae:	d054      	beq.n	800ff5a <rclc_executor_init+0xca>
 800feb0:	f080 0401 	eor.w	r4, r0, #1
 800feb4:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 800feb8:	d14f      	bne.n	800ff5a <rclc_executor_init+0xca>
 800feba:	2288      	movs	r2, #136	; 0x88
 800febc:	4930      	ldr	r1, [pc, #192]	; (800ff80 <rclc_executor_init+0xf0>)
 800febe:	a80e      	add	r0, sp, #56	; 0x38
 800fec0:	f00b fd4d 	bl	801b95e <memcpy>
 800fec4:	a90e      	add	r1, sp, #56	; 0x38
 800fec6:	2288      	movs	r2, #136	; 0x88
 800fec8:	4628      	mov	r0, r5
 800feca:	f00b fd48 	bl	801b95e <memcpy>
 800fece:	4668      	mov	r0, sp
 800fed0:	f8c5 8000 	str.w	r8, [r5]
 800fed4:	60ae      	str	r6, [r5, #8]
 800fed6:	f007 fc7b 	bl	80177d0 <rcl_get_zero_initialized_wait_set>
 800feda:	46ec      	mov	ip, sp
 800fedc:	f105 0e14 	add.w	lr, r5, #20
 800fee0:	f8d7 8000 	ldr.w	r8, [r7]
 800fee4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fee8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800feec:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fef0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800fef4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fef8:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 800ff78 <rclc_executor_init+0xe8>
 800fefc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ff00:	f8dc 3000 	ldr.w	r3, [ip]
 800ff04:	01b0      	lsls	r0, r6, #6
 800ff06:	6939      	ldr	r1, [r7, #16]
 800ff08:	f8ce 3000 	str.w	r3, [lr]
 800ff0c:	612f      	str	r7, [r5, #16]
 800ff0e:	ed85 7b1a 	vstr	d7, [r5, #104]	; 0x68
 800ff12:	47c0      	blx	r8
 800ff14:	6068      	str	r0, [r5, #4]
 800ff16:	b908      	cbnz	r0, 800ff1c <rclc_executor_init+0x8c>
 800ff18:	e029      	b.n	800ff6e <rclc_executor_init+0xde>
 800ff1a:	6868      	ldr	r0, [r5, #4]
 800ff1c:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 800ff20:	3401      	adds	r4, #1
 800ff22:	4631      	mov	r1, r6
 800ff24:	f000 fac0 	bl	80104a8 <rclc_executor_handle_init>
 800ff28:	42a6      	cmp	r6, r4
 800ff2a:	d8f6      	bhi.n	800ff1a <rclc_executor_init+0x8a>
 800ff2c:	f105 0048 	add.w	r0, r5, #72	; 0x48
 800ff30:	f000 faae 	bl	8010490 <rclc_executor_handle_counters_zero_init>
 800ff34:	4a13      	ldr	r2, [pc, #76]	; (800ff84 <rclc_executor_init+0xf4>)
 800ff36:	2300      	movs	r3, #0
 800ff38:	6868      	ldr	r0, [r5, #4]
 800ff3a:	e9c5 231e 	strd	r2, r3, [r5, #120]	; 0x78
 800ff3e:	b168      	cbz	r0, 800ff5c <rclc_executor_init+0xcc>
 800ff40:	68ab      	ldr	r3, [r5, #8]
 800ff42:	b173      	cbz	r3, 800ff62 <rclc_executor_init+0xd2>
 800ff44:	692a      	ldr	r2, [r5, #16]
 800ff46:	fab2 f382 	clz	r3, r2
 800ff4a:	095b      	lsrs	r3, r3, #5
 800ff4c:	b14a      	cbz	r2, 800ff62 <rclc_executor_init+0xd2>
 800ff4e:	4618      	mov	r0, r3
 800ff50:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
 800ff54:	b030      	add	sp, #192	; 0xc0
 800ff56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff5a:	200b      	movs	r0, #11
 800ff5c:	b030      	add	sp, #192	; 0xc0
 800ff5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff62:	2000      	movs	r0, #0
 800ff64:	b030      	add	sp, #192	; 0xc0
 800ff66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff6a:	200b      	movs	r0, #11
 800ff6c:	4770      	bx	lr
 800ff6e:	200a      	movs	r0, #10
 800ff70:	e7f4      	b.n	800ff5c <rclc_executor_init+0xcc>
 800ff72:	bf00      	nop
 800ff74:	f3af 8000 	nop.w
 800ff78:	3b9aca00 	.word	0x3b9aca00
 800ff7c:	00000000 	.word	0x00000000
 800ff80:	0801cde0 	.word	0x0801cde0
 800ff84:	0800fdf5 	.word	0x0800fdf5

0800ff88 <rclc_executor_add_subscription>:
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	bf18      	it	ne
 800ff8c:	2a00      	cmpne	r2, #0
 800ff8e:	b570      	push	{r4, r5, r6, lr}
 800ff90:	4604      	mov	r4, r0
 800ff92:	bf0c      	ite	eq
 800ff94:	2001      	moveq	r0, #1
 800ff96:	2000      	movne	r0, #0
 800ff98:	f89d c010 	ldrb.w	ip, [sp, #16]
 800ff9c:	2900      	cmp	r1, #0
 800ff9e:	bf08      	it	eq
 800ffa0:	f040 0001 	orreq.w	r0, r0, #1
 800ffa4:	bb28      	cbnz	r0, 800fff2 <rclc_executor_add_subscription+0x6a>
 800ffa6:	fab4 f584 	clz	r5, r4
 800ffaa:	096d      	lsrs	r5, r5, #5
 800ffac:	b30c      	cbz	r4, 800fff2 <rclc_executor_add_subscription+0x6a>
 800ffae:	e9d4 0602 	ldrd	r0, r6, [r4, #8]
 800ffb2:	4286      	cmp	r6, r0
 800ffb4:	d301      	bcc.n	800ffba <rclc_executor_add_subscription+0x32>
 800ffb6:	2001      	movs	r0, #1
 800ffb8:	bd70      	pop	{r4, r5, r6, pc}
 800ffba:	6860      	ldr	r0, [r4, #4]
 800ffbc:	ea4f 1e86 	mov.w	lr, r6, lsl #6
 800ffc0:	f800 500e 	strb.w	r5, [r0, lr]
 800ffc4:	eb00 1086 	add.w	r0, r0, r6, lsl #6
 800ffc8:	3601      	adds	r6, #1
 800ffca:	6303      	str	r3, [r0, #48]	; 0x30
 800ffcc:	2301      	movs	r3, #1
 800ffce:	62c5      	str	r5, [r0, #44]	; 0x2c
 800ffd0:	f104 0514 	add.w	r5, r4, #20
 800ffd4:	f880 c001 	strb.w	ip, [r0, #1]
 800ffd8:	8703      	strh	r3, [r0, #56]	; 0x38
 800ffda:	e9c0 1201 	strd	r1, r2, [r0, #4]
 800ffde:	4628      	mov	r0, r5
 800ffe0:	60e6      	str	r6, [r4, #12]
 800ffe2:	f007 fc09 	bl	80177f8 <rcl_wait_set_is_valid>
 800ffe6:	b930      	cbnz	r0, 800fff6 <rclc_executor_add_subscription+0x6e>
 800ffe8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800ffea:	2000      	movs	r0, #0
 800ffec:	3301      	adds	r3, #1
 800ffee:	64a3      	str	r3, [r4, #72]	; 0x48
 800fff0:	bd70      	pop	{r4, r5, r6, pc}
 800fff2:	200b      	movs	r0, #11
 800fff4:	bd70      	pop	{r4, r5, r6, pc}
 800fff6:	4628      	mov	r0, r5
 800fff8:	f007 fc04 	bl	8017804 <rcl_wait_set_fini>
 800fffc:	2800      	cmp	r0, #0
 800fffe:	d0f3      	beq.n	800ffe8 <rclc_executor_add_subscription+0x60>
 8010000:	bd70      	pop	{r4, r5, r6, pc}
 8010002:	bf00      	nop

08010004 <rclc_executor_add_service>:
 8010004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010006:	9d06      	ldr	r5, [sp, #24]
 8010008:	4604      	mov	r4, r0
 801000a:	2b00      	cmp	r3, #0
 801000c:	bf18      	it	ne
 801000e:	2d00      	cmpne	r5, #0
 8010010:	bf0c      	ite	eq
 8010012:	2001      	moveq	r0, #1
 8010014:	2000      	movne	r0, #0
 8010016:	2a00      	cmp	r2, #0
 8010018:	bf08      	it	eq
 801001a:	f040 0001 	orreq.w	r0, r0, #1
 801001e:	2900      	cmp	r1, #0
 8010020:	bf08      	it	eq
 8010022:	f040 0001 	orreq.w	r0, r0, #1
 8010026:	bb40      	cbnz	r0, 801007a <rclc_executor_add_service+0x76>
 8010028:	fab4 f684 	clz	r6, r4
 801002c:	0976      	lsrs	r6, r6, #5
 801002e:	b324      	cbz	r4, 801007a <rclc_executor_add_service+0x76>
 8010030:	e9d4 7002 	ldrd	r7, r0, [r4, #8]
 8010034:	42b8      	cmp	r0, r7
 8010036:	d301      	bcc.n	801003c <rclc_executor_add_service+0x38>
 8010038:	2001      	movs	r0, #1
 801003a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801003c:	6867      	ldr	r7, [r4, #4]
 801003e:	ea4f 1e80 	mov.w	lr, r0, lsl #6
 8010042:	f100 0c01 	add.w	ip, r0, #1
 8010046:	eb07 1080 	add.w	r0, r7, r0, lsl #6
 801004a:	6283      	str	r3, [r0, #40]	; 0x28
 801004c:	2305      	movs	r3, #5
 801004e:	6305      	str	r5, [r0, #48]	; 0x30
 8010050:	f104 0514 	add.w	r5, r4, #20
 8010054:	e9c0 1201 	strd	r1, r2, [r0, #4]
 8010058:	f827 300e 	strh.w	r3, [r7, lr]
 801005c:	2301      	movs	r3, #1
 801005e:	62c6      	str	r6, [r0, #44]	; 0x2c
 8010060:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 8010064:	4628      	mov	r0, r5
 8010066:	f8c4 c00c 	str.w	ip, [r4, #12]
 801006a:	f007 fbc5 	bl	80177f8 <rcl_wait_set_is_valid>
 801006e:	b930      	cbnz	r0, 801007e <rclc_executor_add_service+0x7a>
 8010070:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8010072:	2000      	movs	r0, #0
 8010074:	3301      	adds	r3, #1
 8010076:	6563      	str	r3, [r4, #84]	; 0x54
 8010078:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801007a:	200b      	movs	r0, #11
 801007c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801007e:	4628      	mov	r0, r5
 8010080:	f007 fbc0 	bl	8017804 <rcl_wait_set_fini>
 8010084:	2800      	cmp	r0, #0
 8010086:	d0f3      	beq.n	8010070 <rclc_executor_add_service+0x6c>
 8010088:	e7d7      	b.n	801003a <rclc_executor_add_service+0x36>
 801008a:	bf00      	nop

0801008c <rclc_executor_prepare>:
 801008c:	2800      	cmp	r0, #0
 801008e:	d044      	beq.n	801011a <rclc_executor_prepare+0x8e>
 8010090:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010092:	f100 0514 	add.w	r5, r0, #20
 8010096:	b09b      	sub	sp, #108	; 0x6c
 8010098:	4604      	mov	r4, r0
 801009a:	4628      	mov	r0, r5
 801009c:	f007 fbac 	bl	80177f8 <rcl_wait_set_is_valid>
 80100a0:	b110      	cbz	r0, 80100a8 <rclc_executor_prepare+0x1c>
 80100a2:	2000      	movs	r0, #0
 80100a4:	b01b      	add	sp, #108	; 0x6c
 80100a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80100a8:	4628      	mov	r0, r5
 80100aa:	f007 fbab 	bl	8017804 <rcl_wait_set_fini>
 80100ae:	2800      	cmp	r0, #0
 80100b0:	d130      	bne.n	8010114 <rclc_executor_prepare+0x88>
 80100b2:	a80c      	add	r0, sp, #48	; 0x30
 80100b4:	ae04      	add	r6, sp, #16
 80100b6:	f007 fb8b 	bl	80177d0 <rcl_get_zero_initialized_wait_set>
 80100ba:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
 80100be:	46ae      	mov	lr, r5
 80100c0:	6927      	ldr	r7, [r4, #16]
 80100c2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80100c6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80100ca:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80100ce:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80100d2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80100d6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80100da:	f8dc 3000 	ldr.w	r3, [ip]
 80100de:	f8ce 3000 	str.w	r3, [lr]
 80100e2:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80100e4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80100e6:	683b      	ldr	r3, [r7, #0]
 80100e8:	4628      	mov	r0, r5
 80100ea:	6822      	ldr	r2, [r4, #0]
 80100ec:	6033      	str	r3, [r6, #0]
 80100ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80100f0:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80100f2:	e9cd 3202 	strd	r3, r2, [sp, #8]
 80100f6:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	; 0x4c
 80100fa:	e9cd 2100 	strd	r2, r1, [sp]
 80100fe:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8010100:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8010102:	f007 fe7f 	bl	8017e04 <rcl_wait_set_init>
 8010106:	2800      	cmp	r0, #0
 8010108:	d0cc      	beq.n	80100a4 <rclc_executor_prepare+0x18>
 801010a:	900b      	str	r0, [sp, #44]	; 0x2c
 801010c:	f000 fb84 	bl	8010818 <rcutils_reset_error>
 8010110:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8010112:	e7c7      	b.n	80100a4 <rclc_executor_prepare+0x18>
 8010114:	f000 fb80 	bl	8010818 <rcutils_reset_error>
 8010118:	e7cb      	b.n	80100b2 <rclc_executor_prepare+0x26>
 801011a:	200b      	movs	r0, #11
 801011c:	4770      	bx	lr
 801011e:	bf00      	nop

08010120 <rclc_executor_spin_some.part.0>:
 8010120:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010124:	4605      	mov	r5, r0
 8010126:	4691      	mov	r9, r2
 8010128:	4698      	mov	r8, r3
 801012a:	f7ff ffaf 	bl	801008c <rclc_executor_prepare>
 801012e:	f105 0614 	add.w	r6, r5, #20
 8010132:	4630      	mov	r0, r6
 8010134:	f007 fc32 	bl	801799c <rcl_wait_set_clear>
 8010138:	4607      	mov	r7, r0
 801013a:	2800      	cmp	r0, #0
 801013c:	f040 80a8 	bne.w	8010290 <rclc_executor_spin_some.part.0+0x170>
 8010140:	68ab      	ldr	r3, [r5, #8]
 8010142:	b30b      	cbz	r3, 8010188 <rclc_executor_spin_some.part.0+0x68>
 8010144:	4604      	mov	r4, r0
 8010146:	6869      	ldr	r1, [r5, #4]
 8010148:	01a2      	lsls	r2, r4, #6
 801014a:	eb01 1c84 	add.w	ip, r1, r4, lsl #6
 801014e:	f89c 3038 	ldrb.w	r3, [ip, #56]	; 0x38
 8010152:	b1cb      	cbz	r3, 8010188 <rclc_executor_spin_some.part.0+0x68>
 8010154:	5c8b      	ldrb	r3, [r1, r2]
 8010156:	2b0a      	cmp	r3, #10
 8010158:	f200 80de 	bhi.w	8010318 <rclc_executor_spin_some.part.0+0x1f8>
 801015c:	e8df f003 	tbb	[pc, r3]
 8010160:	8da99d9d 	.word	0x8da99d9d
 8010164:	0606068d 	.word	0x0606068d
 8010168:	c1ce      	.short	0xc1ce
 801016a:	b5          	.byte	0xb5
 801016b:	00          	.byte	0x00
 801016c:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 8010170:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8010174:	4630      	mov	r0, r6
 8010176:	f007 ff61 	bl	801803c <rcl_wait_set_add_service>
 801017a:	2800      	cmp	r0, #0
 801017c:	f040 8087 	bne.w	801028e <rclc_executor_spin_some.part.0+0x16e>
 8010180:	3401      	adds	r4, #1
 8010182:	68ab      	ldr	r3, [r5, #8]
 8010184:	429c      	cmp	r4, r3
 8010186:	d3de      	bcc.n	8010146 <rclc_executor_spin_some.part.0+0x26>
 8010188:	4643      	mov	r3, r8
 801018a:	464a      	mov	r2, r9
 801018c:	4630      	mov	r0, r6
 801018e:	f007 ff83 	bl	8018098 <rcl_wait>
 8010192:	f895 3080 	ldrb.w	r3, [r5, #128]	; 0x80
 8010196:	2b00      	cmp	r3, #0
 8010198:	f000 80c6 	beq.w	8010328 <rclc_executor_spin_some.part.0+0x208>
 801019c:	2b01      	cmp	r3, #1
 801019e:	f040 80bb 	bne.w	8010318 <rclc_executor_spin_some.part.0+0x1f8>
 80101a2:	68ab      	ldr	r3, [r5, #8]
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	f000 8159 	beq.w	801045c <rclc_executor_spin_some.part.0+0x33c>
 80101aa:	2400      	movs	r4, #0
 80101ac:	f240 1991 	movw	r9, #401	; 0x191
 80101b0:	46a0      	mov	r8, r4
 80101b2:	e00a      	b.n	80101ca <rclc_executor_spin_some.part.0+0xaa>
 80101b4:	f7ff fb1a 	bl	800f7ec <_rclc_check_for_new_data>
 80101b8:	4604      	mov	r4, r0
 80101ba:	b110      	cbz	r0, 80101c2 <rclc_executor_spin_some.part.0+0xa2>
 80101bc:	4548      	cmp	r0, r9
 80101be:	f040 80b1 	bne.w	8010324 <rclc_executor_spin_some.part.0+0x204>
 80101c2:	68ab      	ldr	r3, [r5, #8]
 80101c4:	4598      	cmp	r8, r3
 80101c6:	f080 8126 	bcs.w	8010416 <rclc_executor_spin_some.part.0+0x2f6>
 80101ca:	686a      	ldr	r2, [r5, #4]
 80101cc:	4631      	mov	r1, r6
 80101ce:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 80101d2:	f108 0801 	add.w	r8, r8, #1
 80101d6:	f890 c038 	ldrb.w	ip, [r0, #56]	; 0x38
 80101da:	f1bc 0f00 	cmp.w	ip, #0
 80101de:	d1e9      	bne.n	80101b4 <rclc_executor_spin_some.part.0+0x94>
 80101e0:	4619      	mov	r1, r3
 80101e2:	4610      	mov	r0, r2
 80101e4:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	; 0x78
 80101e8:	4798      	blx	r3
 80101ea:	2800      	cmp	r0, #0
 80101ec:	f000 809a 	beq.w	8010324 <rclc_executor_spin_some.part.0+0x204>
 80101f0:	68ab      	ldr	r3, [r5, #8]
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	f000 8096 	beq.w	8010324 <rclc_executor_spin_some.part.0+0x204>
 80101f8:	f04f 0800 	mov.w	r8, #0
 80101fc:	f240 1991 	movw	r9, #401	; 0x191
 8010200:	e009      	b.n	8010216 <rclc_executor_spin_some.part.0+0xf6>
 8010202:	f7ff fb41 	bl	800f888 <_rclc_take_new_data>
 8010206:	4604      	mov	r4, r0
 8010208:	b110      	cbz	r0, 8010210 <rclc_executor_spin_some.part.0+0xf0>
 801020a:	4548      	cmp	r0, r9
 801020c:	f040 808a 	bne.w	8010324 <rclc_executor_spin_some.part.0+0x204>
 8010210:	68ab      	ldr	r3, [r5, #8]
 8010212:	4598      	cmp	r8, r3
 8010214:	d209      	bcs.n	801022a <rclc_executor_spin_some.part.0+0x10a>
 8010216:	6868      	ldr	r0, [r5, #4]
 8010218:	4631      	mov	r1, r6
 801021a:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 801021e:	f108 0801 	add.w	r8, r8, #1
 8010222:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8010226:	2a00      	cmp	r2, #0
 8010228:	d1eb      	bne.n	8010202 <rclc_executor_spin_some.part.0+0xe2>
 801022a:	2b00      	cmp	r3, #0
 801022c:	d07a      	beq.n	8010324 <rclc_executor_spin_some.part.0+0x204>
 801022e:	2600      	movs	r6, #0
 8010230:	e00e      	b.n	8010250 <rclc_executor_spin_some.part.0+0x130>
 8010232:	f812 200c 	ldrb.w	r2, [r2, ip]
 8010236:	2a08      	cmp	r2, #8
 8010238:	f000 80fc 	beq.w	8010434 <rclc_executor_spin_some.part.0+0x314>
 801023c:	2a09      	cmp	r2, #9
 801023e:	f000 80ee 	beq.w	801041e <rclc_executor_spin_some.part.0+0x2fe>
 8010242:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
 8010246:	b98a      	cbnz	r2, 801026c <rclc_executor_spin_some.part.0+0x14c>
 8010248:	3601      	adds	r6, #1
 801024a:	429e      	cmp	r6, r3
 801024c:	d267      	bcs.n	801031e <rclc_executor_spin_some.part.0+0x1fe>
 801024e:	2400      	movs	r4, #0
 8010250:	686a      	ldr	r2, [r5, #4]
 8010252:	ea4f 1c86 	mov.w	ip, r6, lsl #6
 8010256:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 801025a:	f890 1038 	ldrb.w	r1, [r0, #56]	; 0x38
 801025e:	2900      	cmp	r1, #0
 8010260:	d060      	beq.n	8010324 <rclc_executor_spin_some.part.0+0x204>
 8010262:	7841      	ldrb	r1, [r0, #1]
 8010264:	2900      	cmp	r1, #0
 8010266:	d0e4      	beq.n	8010232 <rclc_executor_spin_some.part.0+0x112>
 8010268:	2901      	cmp	r1, #1
 801026a:	d1ed      	bne.n	8010248 <rclc_executor_spin_some.part.0+0x128>
 801026c:	f7ff fc80 	bl	800fb70 <_rclc_execute.part.0>
 8010270:	2800      	cmp	r0, #0
 8010272:	f040 80b5 	bne.w	80103e0 <rclc_executor_spin_some.part.0+0x2c0>
 8010276:	68ab      	ldr	r3, [r5, #8]
 8010278:	e7e6      	b.n	8010248 <rclc_executor_spin_some.part.0+0x128>
 801027a:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 801027e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8010282:	4630      	mov	r0, r6
 8010284:	f007 feae 	bl	8017fe4 <rcl_wait_set_add_client>
 8010288:	2800      	cmp	r0, #0
 801028a:	f43f af79 	beq.w	8010180 <rclc_executor_spin_some.part.0+0x60>
 801028e:	4607      	mov	r7, r0
 8010290:	f000 fac2 	bl	8010818 <rcutils_reset_error>
 8010294:	4638      	mov	r0, r7
 8010296:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801029a:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 801029e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80102a2:	4630      	mov	r0, r6
 80102a4:	f007 fb4e 	bl	8017944 <rcl_wait_set_add_subscription>
 80102a8:	2800      	cmp	r0, #0
 80102aa:	f43f af69 	beq.w	8010180 <rclc_executor_spin_some.part.0+0x60>
 80102ae:	4607      	mov	r7, r0
 80102b0:	e7ee      	b.n	8010290 <rclc_executor_spin_some.part.0+0x170>
 80102b2:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 80102b6:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80102ba:	4630      	mov	r0, r6
 80102bc:	f007 fe62 	bl	8017f84 <rcl_wait_set_add_timer>
 80102c0:	2800      	cmp	r0, #0
 80102c2:	f43f af5d 	beq.w	8010180 <rclc_executor_spin_some.part.0+0x60>
 80102c6:	4607      	mov	r7, r0
 80102c8:	e7e2      	b.n	8010290 <rclc_executor_spin_some.part.0+0x170>
 80102ca:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 80102ce:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80102d2:	4630      	mov	r0, r6
 80102d4:	f007 fe2a 	bl	8017f2c <rcl_wait_set_add_guard_condition>
 80102d8:	2800      	cmp	r0, #0
 80102da:	f43f af51 	beq.w	8010180 <rclc_executor_spin_some.part.0+0x60>
 80102de:	4607      	mov	r7, r0
 80102e0:	e7d6      	b.n	8010290 <rclc_executor_spin_some.part.0+0x170>
 80102e2:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80102e6:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 80102ea:	4630      	mov	r0, r6
 80102ec:	3110      	adds	r1, #16
 80102ee:	f008 fba7 	bl	8018a40 <rcl_action_wait_set_add_action_server>
 80102f2:	2800      	cmp	r0, #0
 80102f4:	f43f af44 	beq.w	8010180 <rclc_executor_spin_some.part.0+0x60>
 80102f8:	4607      	mov	r7, r0
 80102fa:	e7c9      	b.n	8010290 <rclc_executor_spin_some.part.0+0x170>
 80102fc:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8010300:	2300      	movs	r3, #0
 8010302:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 8010306:	4630      	mov	r0, r6
 8010308:	3110      	adds	r1, #16
 801030a:	f008 f971 	bl	80185f0 <rcl_action_wait_set_add_action_client>
 801030e:	2800      	cmp	r0, #0
 8010310:	f43f af36 	beq.w	8010180 <rclc_executor_spin_some.part.0+0x60>
 8010314:	4607      	mov	r7, r0
 8010316:	e7bb      	b.n	8010290 <rclc_executor_spin_some.part.0+0x170>
 8010318:	2701      	movs	r7, #1
 801031a:	f000 fa7d 	bl	8010818 <rcutils_reset_error>
 801031e:	4638      	mov	r0, r7
 8010320:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010324:	4627      	mov	r7, r4
 8010326:	e7fa      	b.n	801031e <rclc_executor_spin_some.part.0+0x1fe>
 8010328:	68ab      	ldr	r3, [r5, #8]
 801032a:	2b00      	cmp	r3, #0
 801032c:	f000 8093 	beq.w	8010456 <rclc_executor_spin_some.part.0+0x336>
 8010330:	2400      	movs	r4, #0
 8010332:	f240 1991 	movw	r9, #401	; 0x191
 8010336:	46a0      	mov	r8, r4
 8010338:	e008      	b.n	801034c <rclc_executor_spin_some.part.0+0x22c>
 801033a:	f7ff fa57 	bl	800f7ec <_rclc_check_for_new_data>
 801033e:	4604      	mov	r4, r0
 8010340:	b108      	cbz	r0, 8010346 <rclc_executor_spin_some.part.0+0x226>
 8010342:	4548      	cmp	r0, r9
 8010344:	d1ee      	bne.n	8010324 <rclc_executor_spin_some.part.0+0x204>
 8010346:	68ab      	ldr	r3, [r5, #8]
 8010348:	4598      	cmp	r8, r3
 801034a:	d266      	bcs.n	801041a <rclc_executor_spin_some.part.0+0x2fa>
 801034c:	686a      	ldr	r2, [r5, #4]
 801034e:	4631      	mov	r1, r6
 8010350:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 8010354:	f108 0801 	add.w	r8, r8, #1
 8010358:	f890 c038 	ldrb.w	ip, [r0, #56]	; 0x38
 801035c:	f1bc 0f00 	cmp.w	ip, #0
 8010360:	d1eb      	bne.n	801033a <rclc_executor_spin_some.part.0+0x21a>
 8010362:	4619      	mov	r1, r3
 8010364:	4610      	mov	r0, r2
 8010366:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	; 0x78
 801036a:	4798      	blx	r3
 801036c:	2800      	cmp	r0, #0
 801036e:	d0d9      	beq.n	8010324 <rclc_executor_spin_some.part.0+0x204>
 8010370:	68ab      	ldr	r3, [r5, #8]
 8010372:	2b00      	cmp	r3, #0
 8010374:	d0d6      	beq.n	8010324 <rclc_executor_spin_some.part.0+0x204>
 8010376:	f04f 0a00 	mov.w	sl, #0
 801037a:	f240 1891 	movw	r8, #401	; 0x191
 801037e:	f240 2959 	movw	r9, #601	; 0x259
 8010382:	e00e      	b.n	80103a2 <rclc_executor_spin_some.part.0+0x282>
 8010384:	f813 300b 	ldrb.w	r3, [r3, fp]
 8010388:	2b08      	cmp	r3, #8
 801038a:	d034      	beq.n	80103f6 <rclc_executor_spin_some.part.0+0x2d6>
 801038c:	2b09      	cmp	r3, #9
 801038e:	d029      	beq.n	80103e4 <rclc_executor_spin_some.part.0+0x2c4>
 8010390:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8010394:	bb03      	cbnz	r3, 80103d8 <rclc_executor_spin_some.part.0+0x2b8>
 8010396:	f10a 0a01 	add.w	sl, sl, #1
 801039a:	68ab      	ldr	r3, [r5, #8]
 801039c:	459a      	cmp	sl, r3
 801039e:	d2be      	bcs.n	801031e <rclc_executor_spin_some.part.0+0x1fe>
 80103a0:	2400      	movs	r4, #0
 80103a2:	6868      	ldr	r0, [r5, #4]
 80103a4:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 80103a8:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 80103ac:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	d0b7      	beq.n	8010324 <rclc_executor_spin_some.part.0+0x204>
 80103b4:	4631      	mov	r1, r6
 80103b6:	f7ff fa67 	bl	800f888 <_rclc_take_new_data>
 80103ba:	2800      	cmp	r0, #0
 80103bc:	bf18      	it	ne
 80103be:	4540      	cmpne	r0, r8
 80103c0:	d001      	beq.n	80103c6 <rclc_executor_spin_some.part.0+0x2a6>
 80103c2:	4548      	cmp	r0, r9
 80103c4:	d10c      	bne.n	80103e0 <rclc_executor_spin_some.part.0+0x2c0>
 80103c6:	686b      	ldr	r3, [r5, #4]
 80103c8:	eb13 000b 	adds.w	r0, r3, fp
 80103cc:	d021      	beq.n	8010412 <rclc_executor_spin_some.part.0+0x2f2>
 80103ce:	7842      	ldrb	r2, [r0, #1]
 80103d0:	2a00      	cmp	r2, #0
 80103d2:	d0d7      	beq.n	8010384 <rclc_executor_spin_some.part.0+0x264>
 80103d4:	2a01      	cmp	r2, #1
 80103d6:	d1de      	bne.n	8010396 <rclc_executor_spin_some.part.0+0x276>
 80103d8:	f7ff fbca 	bl	800fb70 <_rclc_execute.part.0>
 80103dc:	2800      	cmp	r0, #0
 80103de:	d0da      	beq.n	8010396 <rclc_executor_spin_some.part.0+0x276>
 80103e0:	4607      	mov	r7, r0
 80103e2:	e79c      	b.n	801031e <rclc_executor_spin_some.part.0+0x1fe>
 80103e4:	6843      	ldr	r3, [r0, #4]
 80103e6:	6a1a      	ldr	r2, [r3, #32]
 80103e8:	2a00      	cmp	r2, #0
 80103ea:	d1f5      	bne.n	80103d8 <rclc_executor_spin_some.part.0+0x2b8>
 80103ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d0d0      	beq.n	8010396 <rclc_executor_spin_some.part.0+0x276>
 80103f4:	e7f0      	b.n	80103d8 <rclc_executor_spin_some.part.0+0x2b8>
 80103f6:	6843      	ldr	r3, [r0, #4]
 80103f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80103fa:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80103fe:	d1eb      	bne.n	80103d8 <rclc_executor_spin_some.part.0+0x2b8>
 8010400:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8010404:	2a00      	cmp	r2, #0
 8010406:	d1e7      	bne.n	80103d8 <rclc_executor_spin_some.part.0+0x2b8>
 8010408:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801040c:	2b00      	cmp	r3, #0
 801040e:	d0c2      	beq.n	8010396 <rclc_executor_spin_some.part.0+0x276>
 8010410:	e7e2      	b.n	80103d8 <rclc_executor_spin_some.part.0+0x2b8>
 8010412:	270b      	movs	r7, #11
 8010414:	e783      	b.n	801031e <rclc_executor_spin_some.part.0+0x1fe>
 8010416:	686a      	ldr	r2, [r5, #4]
 8010418:	e6e2      	b.n	80101e0 <rclc_executor_spin_some.part.0+0xc0>
 801041a:	686a      	ldr	r2, [r5, #4]
 801041c:	e7a1      	b.n	8010362 <rclc_executor_spin_some.part.0+0x242>
 801041e:	6842      	ldr	r2, [r0, #4]
 8010420:	6a11      	ldr	r1, [r2, #32]
 8010422:	2900      	cmp	r1, #0
 8010424:	f47f af22 	bne.w	801026c <rclc_executor_spin_some.part.0+0x14c>
 8010428:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 801042c:	2a00      	cmp	r2, #0
 801042e:	f43f af0b 	beq.w	8010248 <rclc_executor_spin_some.part.0+0x128>
 8010432:	e71b      	b.n	801026c <rclc_executor_spin_some.part.0+0x14c>
 8010434:	6842      	ldr	r2, [r0, #4]
 8010436:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8010438:	f031 417f 	bics.w	r1, r1, #4278190080	; 0xff000000
 801043c:	f47f af16 	bne.w	801026c <rclc_executor_spin_some.part.0+0x14c>
 8010440:	f892 1044 	ldrb.w	r1, [r2, #68]	; 0x44
 8010444:	2900      	cmp	r1, #0
 8010446:	f47f af11 	bne.w	801026c <rclc_executor_spin_some.part.0+0x14c>
 801044a:	f892 2043 	ldrb.w	r2, [r2, #67]	; 0x43
 801044e:	2a00      	cmp	r2, #0
 8010450:	f43f aefa 	beq.w	8010248 <rclc_executor_spin_some.part.0+0x128>
 8010454:	e70a      	b.n	801026c <rclc_executor_spin_some.part.0+0x14c>
 8010456:	686a      	ldr	r2, [r5, #4]
 8010458:	461c      	mov	r4, r3
 801045a:	e782      	b.n	8010362 <rclc_executor_spin_some.part.0+0x242>
 801045c:	686a      	ldr	r2, [r5, #4]
 801045e:	461c      	mov	r4, r3
 8010460:	e6be      	b.n	80101e0 <rclc_executor_spin_some.part.0+0xc0>
 8010462:	bf00      	nop

08010464 <rclc_executor_spin_some>:
 8010464:	b190      	cbz	r0, 801048c <rclc_executor_spin_some+0x28>
 8010466:	b570      	push	{r4, r5, r6, lr}
 8010468:	4604      	mov	r4, r0
 801046a:	6800      	ldr	r0, [r0, #0]
 801046c:	4616      	mov	r6, r2
 801046e:	461d      	mov	r5, r3
 8010470:	f006 fb7a 	bl	8016b68 <rcl_context_is_valid>
 8010474:	b130      	cbz	r0, 8010484 <rclc_executor_spin_some+0x20>
 8010476:	4632      	mov	r2, r6
 8010478:	462b      	mov	r3, r5
 801047a:	4620      	mov	r0, r4
 801047c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010480:	f7ff be4e 	b.w	8010120 <rclc_executor_spin_some.part.0>
 8010484:	f000 f9c8 	bl	8010818 <rcutils_reset_error>
 8010488:	2001      	movs	r0, #1
 801048a:	bd70      	pop	{r4, r5, r6, pc}
 801048c:	200b      	movs	r0, #11
 801048e:	4770      	bx	lr

08010490 <rclc_executor_handle_counters_zero_init>:
 8010490:	b130      	cbz	r0, 80104a0 <rclc_executor_handle_counters_zero_init+0x10>
 8010492:	2220      	movs	r2, #32
 8010494:	2100      	movs	r1, #0
 8010496:	b508      	push	{r3, lr}
 8010498:	f00b f998 	bl	801b7cc <memset>
 801049c:	2000      	movs	r0, #0
 801049e:	bd08      	pop	{r3, pc}
 80104a0:	200b      	movs	r0, #11
 80104a2:	4770      	bx	lr
 80104a4:	0000      	movs	r0, r0
	...

080104a8 <rclc_executor_handle_init>:
 80104a8:	4603      	mov	r3, r0
 80104aa:	b178      	cbz	r0, 80104cc <rclc_executor_handle_init+0x24>
 80104ac:	2200      	movs	r2, #0
 80104ae:	f04f 0c0b 	mov.w	ip, #11
 80104b2:	6341      	str	r1, [r0, #52]	; 0x34
 80104b4:	4610      	mov	r0, r2
 80104b6:	f8a3 c000 	strh.w	ip, [r3]
 80104ba:	631a      	str	r2, [r3, #48]	; 0x30
 80104bc:	871a      	strh	r2, [r3, #56]	; 0x38
 80104be:	ed9f 7b04 	vldr	d7, [pc, #16]	; 80104d0 <rclc_executor_handle_init+0x28>
 80104c2:	e9c3 2201 	strd	r2, r2, [r3, #4]
 80104c6:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28
 80104ca:	4770      	bx	lr
 80104cc:	200b      	movs	r0, #11
 80104ce:	4770      	bx	lr
	...

080104d8 <rclc_support_init_with_options>:
 80104d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80104dc:	b083      	sub	sp, #12
 80104de:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	bf18      	it	ne
 80104e4:	2f00      	cmpne	r7, #0
 80104e6:	d027      	beq.n	8010538 <rclc_support_init_with_options+0x60>
 80104e8:	4604      	mov	r4, r0
 80104ea:	b328      	cbz	r0, 8010538 <rclc_support_init_with_options+0x60>
 80104ec:	46e9      	mov	r9, sp
 80104ee:	461d      	mov	r5, r3
 80104f0:	460e      	mov	r6, r1
 80104f2:	4690      	mov	r8, r2
 80104f4:	4648      	mov	r0, r9
 80104f6:	f006 fb2d 	bl	8016b54 <rcl_get_zero_initialized_context>
 80104fa:	462a      	mov	r2, r5
 80104fc:	4623      	mov	r3, r4
 80104fe:	e899 0003 	ldmia.w	r9, {r0, r1}
 8010502:	e884 0003 	stmia.w	r4, {r0, r1}
 8010506:	4641      	mov	r1, r8
 8010508:	4630      	mov	r0, r6
 801050a:	f006 fc41 	bl	8016d90 <rcl_init>
 801050e:	4605      	mov	r5, r0
 8010510:	b960      	cbnz	r0, 801052c <rclc_support_init_with_options+0x54>
 8010512:	463a      	mov	r2, r7
 8010514:	f104 010c 	add.w	r1, r4, #12
 8010518:	2003      	movs	r0, #3
 801051a:	60a7      	str	r7, [r4, #8]
 801051c:	f006 ff4e 	bl	80173bc <rcl_clock_init>
 8010520:	4605      	mov	r5, r0
 8010522:	b918      	cbnz	r0, 801052c <rclc_support_init_with_options+0x54>
 8010524:	4628      	mov	r0, r5
 8010526:	b003      	add	sp, #12
 8010528:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801052c:	f000 f974 	bl	8010818 <rcutils_reset_error>
 8010530:	4628      	mov	r0, r5
 8010532:	b003      	add	sp, #12
 8010534:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010538:	250b      	movs	r5, #11
 801053a:	4628      	mov	r0, r5
 801053c:	b003      	add	sp, #12
 801053e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010542:	bf00      	nop

08010544 <rclc_node_init_with_options>:
 8010544:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010548:	b087      	sub	sp, #28
 801054a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 801054c:	2e00      	cmp	r6, #0
 801054e:	bf18      	it	ne
 8010550:	2b00      	cmpne	r3, #0
 8010552:	bf0c      	ite	eq
 8010554:	f04f 0c01 	moveq.w	ip, #1
 8010558:	f04f 0c00 	movne.w	ip, #0
 801055c:	2a00      	cmp	r2, #0
 801055e:	bf08      	it	eq
 8010560:	f04c 0c01 	orreq.w	ip, ip, #1
 8010564:	2900      	cmp	r1, #0
 8010566:	bf08      	it	eq
 8010568:	f04c 0c01 	orreq.w	ip, ip, #1
 801056c:	f1bc 0f00 	cmp.w	ip, #0
 8010570:	d118      	bne.n	80105a4 <rclc_node_init_with_options+0x60>
 8010572:	4604      	mov	r4, r0
 8010574:	b1b0      	cbz	r0, 80105a4 <rclc_node_init_with_options+0x60>
 8010576:	f10d 0910 	add.w	r9, sp, #16
 801057a:	460d      	mov	r5, r1
 801057c:	4698      	mov	r8, r3
 801057e:	4617      	mov	r7, r2
 8010580:	4648      	mov	r0, r9
 8010582:	f7fe fc09 	bl	800ed98 <rcl_get_zero_initialized_node>
 8010586:	9600      	str	r6, [sp, #0]
 8010588:	4643      	mov	r3, r8
 801058a:	463a      	mov	r2, r7
 801058c:	e899 0003 	ldmia.w	r9, {r0, r1}
 8010590:	e884 0003 	stmia.w	r4, {r0, r1}
 8010594:	4629      	mov	r1, r5
 8010596:	4620      	mov	r0, r4
 8010598:	f7fe fc08 	bl	800edac <rcl_node_init>
 801059c:	b930      	cbnz	r0, 80105ac <rclc_node_init_with_options+0x68>
 801059e:	b007      	add	sp, #28
 80105a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80105a4:	200b      	movs	r0, #11
 80105a6:	b007      	add	sp, #28
 80105a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80105ac:	9003      	str	r0, [sp, #12]
 80105ae:	f000 f933 	bl	8010818 <rcutils_reset_error>
 80105b2:	9803      	ldr	r0, [sp, #12]
 80105b4:	b007      	add	sp, #28
 80105b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80105ba:	bf00      	nop

080105bc <rclc_publisher_init_default>:
 80105bc:	2b00      	cmp	r3, #0
 80105be:	bf18      	it	ne
 80105c0:	2a00      	cmpne	r2, #0
 80105c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80105c6:	4616      	mov	r6, r2
 80105c8:	bf0c      	ite	eq
 80105ca:	2201      	moveq	r2, #1
 80105cc:	2200      	movne	r2, #0
 80105ce:	b0a0      	sub	sp, #128	; 0x80
 80105d0:	2900      	cmp	r1, #0
 80105d2:	bf08      	it	eq
 80105d4:	f042 0201 	orreq.w	r2, r2, #1
 80105d8:	bb1a      	cbnz	r2, 8010622 <rclc_publisher_init_default+0x66>
 80105da:	4604      	mov	r4, r0
 80105dc:	b308      	cbz	r0, 8010622 <rclc_publisher_init_default+0x66>
 80105de:	f10d 0810 	add.w	r8, sp, #16
 80105e2:	461f      	mov	r7, r3
 80105e4:	460d      	mov	r5, r1
 80105e6:	f7fe fd81 	bl	800f0ec <rcl_get_zero_initialized_publisher>
 80105ea:	6020      	str	r0, [r4, #0]
 80105ec:	4640      	mov	r0, r8
 80105ee:	f7fe fe1d 	bl	800f22c <rcl_publisher_get_default_options>
 80105f2:	2250      	movs	r2, #80	; 0x50
 80105f4:	490d      	ldr	r1, [pc, #52]	; (801062c <rclc_publisher_init_default+0x70>)
 80105f6:	4640      	mov	r0, r8
 80105f8:	f00b f9b1 	bl	801b95e <memcpy>
 80105fc:	463b      	mov	r3, r7
 80105fe:	4632      	mov	r2, r6
 8010600:	4629      	mov	r1, r5
 8010602:	4620      	mov	r0, r4
 8010604:	f8cd 8000 	str.w	r8, [sp]
 8010608:	f7fe fd76 	bl	800f0f8 <rcl_publisher_init>
 801060c:	b910      	cbnz	r0, 8010614 <rclc_publisher_init_default+0x58>
 801060e:	b020      	add	sp, #128	; 0x80
 8010610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010614:	9003      	str	r0, [sp, #12]
 8010616:	f000 f8ff 	bl	8010818 <rcutils_reset_error>
 801061a:	9803      	ldr	r0, [sp, #12]
 801061c:	b020      	add	sp, #128	; 0x80
 801061e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010622:	200b      	movs	r0, #11
 8010624:	b020      	add	sp, #128	; 0x80
 8010626:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801062a:	bf00      	nop
 801062c:	0801ce68 	.word	0x0801ce68

08010630 <rclc_service_init_default>:
 8010630:	2b00      	cmp	r3, #0
 8010632:	bf18      	it	ne
 8010634:	2a00      	cmpne	r2, #0
 8010636:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801063a:	4616      	mov	r6, r2
 801063c:	bf0c      	ite	eq
 801063e:	2201      	moveq	r2, #1
 8010640:	2200      	movne	r2, #0
 8010642:	b09e      	sub	sp, #120	; 0x78
 8010644:	2900      	cmp	r1, #0
 8010646:	bf08      	it	eq
 8010648:	f042 0201 	orreq.w	r2, r2, #1
 801064c:	bb1a      	cbnz	r2, 8010696 <rclc_service_init_default+0x66>
 801064e:	4604      	mov	r4, r0
 8010650:	b308      	cbz	r0, 8010696 <rclc_service_init_default+0x66>
 8010652:	f10d 0810 	add.w	r8, sp, #16
 8010656:	461f      	mov	r7, r3
 8010658:	460d      	mov	r5, r1
 801065a:	f7fe fe5b 	bl	800f314 <rcl_get_zero_initialized_service>
 801065e:	6020      	str	r0, [r4, #0]
 8010660:	4640      	mov	r0, r8
 8010662:	f7fe feef 	bl	800f444 <rcl_service_get_default_options>
 8010666:	2250      	movs	r2, #80	; 0x50
 8010668:	490d      	ldr	r1, [pc, #52]	; (80106a0 <rclc_service_init_default+0x70>)
 801066a:	4640      	mov	r0, r8
 801066c:	f00b f977 	bl	801b95e <memcpy>
 8010670:	463b      	mov	r3, r7
 8010672:	4632      	mov	r2, r6
 8010674:	4629      	mov	r1, r5
 8010676:	4620      	mov	r0, r4
 8010678:	f8cd 8000 	str.w	r8, [sp]
 801067c:	f7fe fe50 	bl	800f320 <rcl_service_init>
 8010680:	b910      	cbnz	r0, 8010688 <rclc_service_init_default+0x58>
 8010682:	b01e      	add	sp, #120	; 0x78
 8010684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010688:	9003      	str	r0, [sp, #12]
 801068a:	f000 f8c5 	bl	8010818 <rcutils_reset_error>
 801068e:	9803      	ldr	r0, [sp, #12]
 8010690:	b01e      	add	sp, #120	; 0x78
 8010692:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010696:	200b      	movs	r0, #11
 8010698:	b01e      	add	sp, #120	; 0x78
 801069a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801069e:	bf00      	nop
 80106a0:	0801ceb8 	.word	0x0801ceb8

080106a4 <rclc_subscription_init_default>:
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	bf18      	it	ne
 80106a8:	2a00      	cmpne	r2, #0
 80106aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106ae:	4616      	mov	r6, r2
 80106b0:	bf0c      	ite	eq
 80106b2:	2201      	moveq	r2, #1
 80106b4:	2200      	movne	r2, #0
 80106b6:	b0a0      	sub	sp, #128	; 0x80
 80106b8:	2900      	cmp	r1, #0
 80106ba:	bf08      	it	eq
 80106bc:	f042 0201 	orreq.w	r2, r2, #1
 80106c0:	bb1a      	cbnz	r2, 801070a <rclc_subscription_init_default+0x66>
 80106c2:	4604      	mov	r4, r0
 80106c4:	b308      	cbz	r0, 801070a <rclc_subscription_init_default+0x66>
 80106c6:	f10d 0810 	add.w	r8, sp, #16
 80106ca:	461f      	mov	r7, r3
 80106cc:	460d      	mov	r5, r1
 80106ce:	f7fe ff45 	bl	800f55c <rcl_get_zero_initialized_subscription>
 80106d2:	6020      	str	r0, [r4, #0]
 80106d4:	4640      	mov	r0, r8
 80106d6:	f7fe fff5 	bl	800f6c4 <rcl_subscription_get_default_options>
 80106da:	2250      	movs	r2, #80	; 0x50
 80106dc:	490d      	ldr	r1, [pc, #52]	; (8010714 <rclc_subscription_init_default+0x70>)
 80106de:	4640      	mov	r0, r8
 80106e0:	f00b f93d 	bl	801b95e <memcpy>
 80106e4:	463b      	mov	r3, r7
 80106e6:	4632      	mov	r2, r6
 80106e8:	4629      	mov	r1, r5
 80106ea:	4620      	mov	r0, r4
 80106ec:	f8cd 8000 	str.w	r8, [sp]
 80106f0:	f7fe ff3a 	bl	800f568 <rcl_subscription_init>
 80106f4:	b910      	cbnz	r0, 80106fc <rclc_subscription_init_default+0x58>
 80106f6:	b020      	add	sp, #128	; 0x80
 80106f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80106fc:	9003      	str	r0, [sp, #12]
 80106fe:	f000 f88b 	bl	8010818 <rcutils_reset_error>
 8010702:	9803      	ldr	r0, [sp, #12]
 8010704:	b020      	add	sp, #128	; 0x80
 8010706:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801070a:	200b      	movs	r0, #11
 801070c:	b020      	add	sp, #128	; 0x80
 801070e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010712:	bf00      	nop
 8010714:	0801cf08 	.word	0x0801cf08

08010718 <__default_zero_allocate>:
 8010718:	f00a ba5c 	b.w	801abd4 <calloc>

0801071c <__default_reallocate>:
 801071c:	f00a bbfa 	b.w	801af14 <realloc>

08010720 <__default_deallocate>:
 8010720:	f00a bad8 	b.w	801acd4 <free>

08010724 <__default_allocate>:
 8010724:	f00a bace 	b.w	801acc4 <malloc>

08010728 <rcutils_get_zero_initialized_allocator>:
 8010728:	b510      	push	{r4, lr}
 801072a:	4c05      	ldr	r4, [pc, #20]	; (8010740 <rcutils_get_zero_initialized_allocator+0x18>)
 801072c:	4686      	mov	lr, r0
 801072e:	4684      	mov	ip, r0
 8010730:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8010732:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010736:	6823      	ldr	r3, [r4, #0]
 8010738:	4670      	mov	r0, lr
 801073a:	f8cc 3000 	str.w	r3, [ip]
 801073e:	bd10      	pop	{r4, pc}
 8010740:	0801cf58 	.word	0x0801cf58

08010744 <rcutils_set_default_allocator>:
 8010744:	b1a8      	cbz	r0, 8010772 <rcutils_set_default_allocator+0x2e>
 8010746:	6802      	ldr	r2, [r0, #0]
 8010748:	b1a2      	cbz	r2, 8010774 <rcutils_set_default_allocator+0x30>
 801074a:	6841      	ldr	r1, [r0, #4]
 801074c:	b1a1      	cbz	r1, 8010778 <rcutils_set_default_allocator+0x34>
 801074e:	b410      	push	{r4}
 8010750:	68c4      	ldr	r4, [r0, #12]
 8010752:	b164      	cbz	r4, 801076e <rcutils_set_default_allocator+0x2a>
 8010754:	6880      	ldr	r0, [r0, #8]
 8010756:	b138      	cbz	r0, 8010768 <rcutils_set_default_allocator+0x24>
 8010758:	4b08      	ldr	r3, [pc, #32]	; (801077c <rcutils_set_default_allocator+0x38>)
 801075a:	601a      	str	r2, [r3, #0]
 801075c:	2200      	movs	r2, #0
 801075e:	e9c3 1001 	strd	r1, r0, [r3, #4]
 8010762:	2001      	movs	r0, #1
 8010764:	e9c3 4203 	strd	r4, r2, [r3, #12]
 8010768:	f85d 4b04 	ldr.w	r4, [sp], #4
 801076c:	4770      	bx	lr
 801076e:	4620      	mov	r0, r4
 8010770:	e7fa      	b.n	8010768 <rcutils_set_default_allocator+0x24>
 8010772:	4770      	bx	lr
 8010774:	4610      	mov	r0, r2
 8010776:	4770      	bx	lr
 8010778:	4608      	mov	r0, r1
 801077a:	4770      	bx	lr
 801077c:	200002dc 	.word	0x200002dc

08010780 <rcutils_get_default_allocator>:
 8010780:	b510      	push	{r4, lr}
 8010782:	4c05      	ldr	r4, [pc, #20]	; (8010798 <rcutils_get_default_allocator+0x18>)
 8010784:	4686      	mov	lr, r0
 8010786:	4684      	mov	ip, r0
 8010788:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801078a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801078e:	6823      	ldr	r3, [r4, #0]
 8010790:	4670      	mov	r0, lr
 8010792:	f8cc 3000 	str.w	r3, [ip]
 8010796:	bd10      	pop	{r4, pc}
 8010798:	200002dc 	.word	0x200002dc

0801079c <rcutils_allocator_is_valid>:
 801079c:	b158      	cbz	r0, 80107b6 <rcutils_allocator_is_valid+0x1a>
 801079e:	6803      	ldr	r3, [r0, #0]
 80107a0:	b143      	cbz	r3, 80107b4 <rcutils_allocator_is_valid+0x18>
 80107a2:	6843      	ldr	r3, [r0, #4]
 80107a4:	b133      	cbz	r3, 80107b4 <rcutils_allocator_is_valid+0x18>
 80107a6:	68c3      	ldr	r3, [r0, #12]
 80107a8:	b123      	cbz	r3, 80107b4 <rcutils_allocator_is_valid+0x18>
 80107aa:	6880      	ldr	r0, [r0, #8]
 80107ac:	3800      	subs	r0, #0
 80107ae:	bf18      	it	ne
 80107b0:	2001      	movne	r0, #1
 80107b2:	4770      	bx	lr
 80107b4:	4618      	mov	r0, r3
 80107b6:	4770      	bx	lr

080107b8 <rcutils_get_env>:
 80107b8:	b168      	cbz	r0, 80107d6 <rcutils_get_env+0x1e>
 80107ba:	b510      	push	{r4, lr}
 80107bc:	460c      	mov	r4, r1
 80107be:	b129      	cbz	r1, 80107cc <rcutils_get_env+0x14>
 80107c0:	f00a fa38 	bl	801ac34 <getenv>
 80107c4:	b120      	cbz	r0, 80107d0 <rcutils_get_env+0x18>
 80107c6:	6020      	str	r0, [r4, #0]
 80107c8:	2000      	movs	r0, #0
 80107ca:	bd10      	pop	{r4, pc}
 80107cc:	4803      	ldr	r0, [pc, #12]	; (80107dc <rcutils_get_env+0x24>)
 80107ce:	bd10      	pop	{r4, pc}
 80107d0:	4b03      	ldr	r3, [pc, #12]	; (80107e0 <rcutils_get_env+0x28>)
 80107d2:	6023      	str	r3, [r4, #0]
 80107d4:	bd10      	pop	{r4, pc}
 80107d6:	4803      	ldr	r0, [pc, #12]	; (80107e4 <rcutils_get_env+0x2c>)
 80107d8:	4770      	bx	lr
 80107da:	bf00      	nop
 80107dc:	0801cf88 	.word	0x0801cf88
 80107e0:	0801d340 	.word	0x0801d340
 80107e4:	0801cf6c 	.word	0x0801cf6c

080107e8 <rcutils_get_error_string>:
 80107e8:	4b06      	ldr	r3, [pc, #24]	; (8010804 <rcutils_get_error_string+0x1c>)
 80107ea:	781b      	ldrb	r3, [r3, #0]
 80107ec:	b13b      	cbz	r3, 80107fe <rcutils_get_error_string+0x16>
 80107ee:	4b06      	ldr	r3, [pc, #24]	; (8010808 <rcutils_get_error_string+0x20>)
 80107f0:	781a      	ldrb	r2, [r3, #0]
 80107f2:	b90a      	cbnz	r2, 80107f8 <rcutils_get_error_string+0x10>
 80107f4:	2201      	movs	r2, #1
 80107f6:	701a      	strb	r2, [r3, #0]
 80107f8:	4b04      	ldr	r3, [pc, #16]	; (801080c <rcutils_get_error_string+0x24>)
 80107fa:	7818      	ldrb	r0, [r3, #0]
 80107fc:	4770      	bx	lr
 80107fe:	4b04      	ldr	r3, [pc, #16]	; (8010810 <rcutils_get_error_string+0x28>)
 8010800:	7818      	ldrb	r0, [r3, #0]
 8010802:	4770      	bx	lr
 8010804:	2000c948 	.word	0x2000c948
 8010808:	2000c961 	.word	0x2000c961
 801080c:	2000c960 	.word	0x2000c960
 8010810:	0801c934 	.word	0x0801c934
 8010814:	00000000 	.word	0x00000000

08010818 <rcutils_reset_error>:
 8010818:	ed9f 7b07 	vldr	d7, [pc, #28]	; 8010838 <rcutils_reset_error+0x20>
 801081c:	2300      	movs	r3, #0
 801081e:	4a08      	ldr	r2, [pc, #32]	; (8010840 <rcutils_reset_error+0x28>)
 8010820:	4808      	ldr	r0, [pc, #32]	; (8010844 <rcutils_reset_error+0x2c>)
 8010822:	8013      	strh	r3, [r2, #0]
 8010824:	4908      	ldr	r1, [pc, #32]	; (8010848 <rcutils_reset_error+0x30>)
 8010826:	7003      	strb	r3, [r0, #0]
 8010828:	700b      	strb	r3, [r1, #0]
 801082a:	ed82 7b02 	vstr	d7, [r2, #8]
 801082e:	4a07      	ldr	r2, [pc, #28]	; (801084c <rcutils_reset_error+0x34>)
 8010830:	7013      	strb	r3, [r2, #0]
 8010832:	4770      	bx	lr
 8010834:	f3af 8000 	nop.w
	...
 8010840:	2000c950 	.word	0x2000c950
 8010844:	2000c961 	.word	0x2000c961
 8010848:	2000c960 	.word	0x2000c960
 801084c:	2000c948 	.word	0x2000c948

08010850 <rcutils_format_string_limit>:
 8010850:	b40f      	push	{r0, r1, r2, r3}
 8010852:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010854:	b083      	sub	sp, #12
 8010856:	ac08      	add	r4, sp, #32
 8010858:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 801085a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 801085e:	b326      	cbz	r6, 80108aa <rcutils_format_string_limit+0x5a>
 8010860:	a808      	add	r0, sp, #32
 8010862:	f7ff ff9b 	bl	801079c <rcutils_allocator_is_valid>
 8010866:	b300      	cbz	r0, 80108aa <rcutils_format_string_limit+0x5a>
 8010868:	2100      	movs	r1, #0
 801086a:	ab0f      	add	r3, sp, #60	; 0x3c
 801086c:	4632      	mov	r2, r6
 801086e:	4608      	mov	r0, r1
 8010870:	e9cd 3300 	strd	r3, r3, [sp]
 8010874:	f000 f906 	bl	8010a84 <rcutils_vsnprintf>
 8010878:	1c43      	adds	r3, r0, #1
 801087a:	4605      	mov	r5, r0
 801087c:	d015      	beq.n	80108aa <rcutils_format_string_limit+0x5a>
 801087e:	1c47      	adds	r7, r0, #1
 8010880:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010882:	429f      	cmp	r7, r3
 8010884:	d901      	bls.n	801088a <rcutils_format_string_limit+0x3a>
 8010886:	1e5d      	subs	r5, r3, #1
 8010888:	461f      	mov	r7, r3
 801088a:	9b08      	ldr	r3, [sp, #32]
 801088c:	4638      	mov	r0, r7
 801088e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8010890:	4798      	blx	r3
 8010892:	4604      	mov	r4, r0
 8010894:	b148      	cbz	r0, 80108aa <rcutils_format_string_limit+0x5a>
 8010896:	4632      	mov	r2, r6
 8010898:	4639      	mov	r1, r7
 801089a:	9b01      	ldr	r3, [sp, #4]
 801089c:	f000 f8f2 	bl	8010a84 <rcutils_vsnprintf>
 80108a0:	2800      	cmp	r0, #0
 80108a2:	db09      	blt.n	80108b8 <rcutils_format_string_limit+0x68>
 80108a4:	2300      	movs	r3, #0
 80108a6:	5563      	strb	r3, [r4, r5]
 80108a8:	e000      	b.n	80108ac <rcutils_format_string_limit+0x5c>
 80108aa:	2400      	movs	r4, #0
 80108ac:	4620      	mov	r0, r4
 80108ae:	b003      	add	sp, #12
 80108b0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80108b4:	b004      	add	sp, #16
 80108b6:	4770      	bx	lr
 80108b8:	4620      	mov	r0, r4
 80108ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80108bc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80108be:	2400      	movs	r4, #0
 80108c0:	4798      	blx	r3
 80108c2:	e7f3      	b.n	80108ac <rcutils_format_string_limit+0x5c>

080108c4 <rcutils_repl_str>:
 80108c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108c8:	ed2d 8b02 	vpush	{d8}
 80108cc:	b087      	sub	sp, #28
 80108ce:	2600      	movs	r6, #0
 80108d0:	4680      	mov	r8, r0
 80108d2:	468a      	mov	sl, r1
 80108d4:	9000      	str	r0, [sp, #0]
 80108d6:	4608      	mov	r0, r1
 80108d8:	ee08 2a10 	vmov	s16, r2
 80108dc:	4699      	mov	r9, r3
 80108de:	2510      	movs	r5, #16
 80108e0:	f7ef fcb8 	bl	8000254 <strlen>
 80108e4:	4637      	mov	r7, r6
 80108e6:	46b3      	mov	fp, r6
 80108e8:	9001      	str	r0, [sp, #4]
 80108ea:	e01e      	b.n	801092a <rcutils_repl_str+0x66>
 80108ec:	f10b 0b01 	add.w	fp, fp, #1
 80108f0:	9b01      	ldr	r3, [sp, #4]
 80108f2:	455e      	cmp	r6, fp
 80108f4:	eb04 0803 	add.w	r8, r4, r3
 80108f8:	d211      	bcs.n	801091e <rcutils_repl_str+0x5a>
 80108fa:	442e      	add	r6, r5
 80108fc:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8010900:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8010904:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010908:	00b1      	lsls	r1, r6, #2
 801090a:	4798      	blx	r3
 801090c:	2800      	cmp	r0, #0
 801090e:	f000 8088 	beq.w	8010a22 <rcutils_repl_str+0x15e>
 8010912:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 8010916:	4607      	mov	r7, r0
 8010918:	bf28      	it	cs
 801091a:	f44f 1580 	movcs.w	r5, #1048576	; 0x100000
 801091e:	9a00      	ldr	r2, [sp, #0]
 8010920:	eb07 038b 	add.w	r3, r7, fp, lsl #2
 8010924:	1aa4      	subs	r4, r4, r2
 8010926:	f843 4c04 	str.w	r4, [r3, #-4]
 801092a:	4651      	mov	r1, sl
 801092c:	4640      	mov	r0, r8
 801092e:	f00a ff74 	bl	801b81a <strstr>
 8010932:	4604      	mov	r4, r0
 8010934:	4638      	mov	r0, r7
 8010936:	2c00      	cmp	r4, #0
 8010938:	d1d8      	bne.n	80108ec <rcutils_repl_str+0x28>
 801093a:	4640      	mov	r0, r8
 801093c:	f7ef fc8a 	bl	8000254 <strlen>
 8010940:	9b00      	ldr	r3, [sp, #0]
 8010942:	eba8 0803 	sub.w	r8, r8, r3
 8010946:	eb08 0400 	add.w	r4, r8, r0
 801094a:	9402      	str	r4, [sp, #8]
 801094c:	f1bb 0f00 	cmp.w	fp, #0
 8010950:	d045      	beq.n	80109de <rcutils_repl_str+0x11a>
 8010952:	ee18 0a10 	vmov	r0, s16
 8010956:	f7ef fc7d 	bl	8000254 <strlen>
 801095a:	9a01      	ldr	r2, [sp, #4]
 801095c:	4606      	mov	r6, r0
 801095e:	f8d9 3000 	ldr.w	r3, [r9]
 8010962:	1a82      	subs	r2, r0, r2
 8010964:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8010968:	fb0b 4202 	mla	r2, fp, r2, r4
 801096c:	1c50      	adds	r0, r2, #1
 801096e:	9205      	str	r2, [sp, #20]
 8010970:	4798      	blx	r3
 8010972:	4682      	mov	sl, r0
 8010974:	2800      	cmp	r0, #0
 8010976:	d054      	beq.n	8010a22 <rcutils_repl_str+0x15e>
 8010978:	683a      	ldr	r2, [r7, #0]
 801097a:	463d      	mov	r5, r7
 801097c:	9900      	ldr	r1, [sp, #0]
 801097e:	2401      	movs	r4, #1
 8010980:	f00a ffed 	bl	801b95e <memcpy>
 8010984:	683b      	ldr	r3, [r7, #0]
 8010986:	e9cd 7a03 	strd	r7, sl, [sp, #12]
 801098a:	eb0a 0803 	add.w	r8, sl, r3
 801098e:	ee18 7a10 	vmov	r7, s16
 8010992:	f8dd a000 	ldr.w	sl, [sp]
 8010996:	f8cd 9000 	str.w	r9, [sp]
 801099a:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801099e:	4632      	mov	r2, r6
 80109a0:	4639      	mov	r1, r7
 80109a2:	4640      	mov	r0, r8
 80109a4:	44b0      	add	r8, r6
 80109a6:	f00a ffda 	bl	801b95e <memcpy>
 80109aa:	f855 2b04 	ldr.w	r2, [r5], #4
 80109ae:	45a3      	cmp	fp, r4
 80109b0:	444a      	add	r2, r9
 80109b2:	eb0a 0102 	add.w	r1, sl, r2
 80109b6:	d02a      	beq.n	8010a0e <rcutils_repl_str+0x14a>
 80109b8:	6828      	ldr	r0, [r5, #0]
 80109ba:	1a82      	subs	r2, r0, r2
 80109bc:	4640      	mov	r0, r8
 80109be:	4490      	add	r8, r2
 80109c0:	f00a ffcd 	bl	801b95e <memcpy>
 80109c4:	1c62      	adds	r2, r4, #1
 80109c6:	45a3      	cmp	fp, r4
 80109c8:	4614      	mov	r4, r2
 80109ca:	d8e8      	bhi.n	801099e <rcutils_repl_str+0xda>
 80109cc:	f8dd 9000 	ldr.w	r9, [sp]
 80109d0:	e9dd 7a03 	ldrd	r7, sl, [sp, #12]
 80109d4:	2300      	movs	r3, #0
 80109d6:	9a05      	ldr	r2, [sp, #20]
 80109d8:	f80a 3002 	strb.w	r3, [sl, r2]
 80109dc:	e00b      	b.n	80109f6 <rcutils_repl_str+0x132>
 80109de:	4620      	mov	r0, r4
 80109e0:	f8d9 3000 	ldr.w	r3, [r9]
 80109e4:	f8d9 1010 	ldr.w	r1, [r9, #16]
 80109e8:	3001      	adds	r0, #1
 80109ea:	4798      	blx	r3
 80109ec:	4682      	mov	sl, r0
 80109ee:	b110      	cbz	r0, 80109f6 <rcutils_repl_str+0x132>
 80109f0:	9900      	ldr	r1, [sp, #0]
 80109f2:	f00a ffac 	bl	801b94e <strcpy>
 80109f6:	4638      	mov	r0, r7
 80109f8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80109fc:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8010a00:	4798      	blx	r3
 8010a02:	4650      	mov	r0, sl
 8010a04:	b007      	add	sp, #28
 8010a06:	ecbd 8b02 	vpop	{d8}
 8010a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a0e:	9b02      	ldr	r3, [sp, #8]
 8010a10:	4640      	mov	r0, r8
 8010a12:	f8dd 9000 	ldr.w	r9, [sp]
 8010a16:	1a9a      	subs	r2, r3, r2
 8010a18:	e9dd 7a03 	ldrd	r7, sl, [sp, #12]
 8010a1c:	f00a ff9f 	bl	801b95e <memcpy>
 8010a20:	e7d8      	b.n	80109d4 <rcutils_repl_str+0x110>
 8010a22:	f04f 0a00 	mov.w	sl, #0
 8010a26:	e7e6      	b.n	80109f6 <rcutils_repl_str+0x132>

08010a28 <rcutils_snprintf>:
 8010a28:	b40c      	push	{r2, r3}
 8010a2a:	b530      	push	{r4, r5, lr}
 8010a2c:	b083      	sub	sp, #12
 8010a2e:	ab06      	add	r3, sp, #24
 8010a30:	f853 2b04 	ldr.w	r2, [r3], #4
 8010a34:	9301      	str	r3, [sp, #4]
 8010a36:	b1e2      	cbz	r2, 8010a72 <rcutils_snprintf+0x4a>
 8010a38:	fab0 f480 	clz	r4, r0
 8010a3c:	fab1 f581 	clz	r5, r1
 8010a40:	ea50 0c01 	orrs.w	ip, r0, r1
 8010a44:	ea4f 1454 	mov.w	r4, r4, lsr #5
 8010a48:	ea4f 1555 	mov.w	r5, r5, lsr #5
 8010a4c:	d008      	beq.n	8010a60 <rcutils_snprintf+0x38>
 8010a4e:	b984      	cbnz	r4, 8010a72 <rcutils_snprintf+0x4a>
 8010a50:	b97d      	cbnz	r5, 8010a72 <rcutils_snprintf+0x4a>
 8010a52:	f00a fded 	bl	801b630 <vsniprintf>
 8010a56:	b003      	add	sp, #12
 8010a58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010a5c:	b002      	add	sp, #8
 8010a5e:	4770      	bx	lr
 8010a60:	4661      	mov	r1, ip
 8010a62:	4660      	mov	r0, ip
 8010a64:	f00a fde4 	bl	801b630 <vsniprintf>
 8010a68:	b003      	add	sp, #12
 8010a6a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010a6e:	b002      	add	sp, #8
 8010a70:	4770      	bx	lr
 8010a72:	f00a ff3f 	bl	801b8f4 <__errno>
 8010a76:	2216      	movs	r2, #22
 8010a78:	4603      	mov	r3, r0
 8010a7a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010a7e:	601a      	str	r2, [r3, #0]
 8010a80:	e7e9      	b.n	8010a56 <rcutils_snprintf+0x2e>
 8010a82:	bf00      	nop

08010a84 <rcutils_vsnprintf>:
 8010a84:	b570      	push	{r4, r5, r6, lr}
 8010a86:	b1b2      	cbz	r2, 8010ab6 <rcutils_vsnprintf+0x32>
 8010a88:	fab0 f480 	clz	r4, r0
 8010a8c:	fab1 f581 	clz	r5, r1
 8010a90:	ea50 0c01 	orrs.w	ip, r0, r1
 8010a94:	ea4f 1454 	mov.w	r4, r4, lsr #5
 8010a98:	ea4f 1555 	mov.w	r5, r5, lsr #5
 8010a9c:	d005      	beq.n	8010aaa <rcutils_vsnprintf+0x26>
 8010a9e:	b954      	cbnz	r4, 8010ab6 <rcutils_vsnprintf+0x32>
 8010aa0:	b94d      	cbnz	r5, 8010ab6 <rcutils_vsnprintf+0x32>
 8010aa2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010aa6:	f00a bdc3 	b.w	801b630 <vsniprintf>
 8010aaa:	4661      	mov	r1, ip
 8010aac:	4660      	mov	r0, ip
 8010aae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010ab2:	f00a bdbd 	b.w	801b630 <vsniprintf>
 8010ab6:	f00a ff1d 	bl	801b8f4 <__errno>
 8010aba:	2316      	movs	r3, #22
 8010abc:	6003      	str	r3, [r0, #0]
 8010abe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010ac2:	bd70      	pop	{r4, r5, r6, pc}

08010ac4 <rcutils_strdup>:
 8010ac4:	b084      	sub	sp, #16
 8010ac6:	b570      	push	{r4, r5, r6, lr}
 8010ac8:	b082      	sub	sp, #8
 8010aca:	4605      	mov	r5, r0
 8010acc:	ac07      	add	r4, sp, #28
 8010ace:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 8010ad2:	b1b0      	cbz	r0, 8010b02 <rcutils_strdup+0x3e>
 8010ad4:	f7ef fbbe 	bl	8000254 <strlen>
 8010ad8:	1c42      	adds	r2, r0, #1
 8010ada:	9b07      	ldr	r3, [sp, #28]
 8010adc:	4606      	mov	r6, r0
 8010ade:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010ae0:	4610      	mov	r0, r2
 8010ae2:	9201      	str	r2, [sp, #4]
 8010ae4:	4798      	blx	r3
 8010ae6:	4604      	mov	r4, r0
 8010ae8:	b128      	cbz	r0, 8010af6 <rcutils_strdup+0x32>
 8010aea:	9a01      	ldr	r2, [sp, #4]
 8010aec:	4629      	mov	r1, r5
 8010aee:	f00a ff36 	bl	801b95e <memcpy>
 8010af2:	2300      	movs	r3, #0
 8010af4:	55a3      	strb	r3, [r4, r6]
 8010af6:	4620      	mov	r0, r4
 8010af8:	b002      	add	sp, #8
 8010afa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010afe:	b004      	add	sp, #16
 8010b00:	4770      	bx	lr
 8010b02:	4604      	mov	r4, r0
 8010b04:	e7f7      	b.n	8010af6 <rcutils_strdup+0x32>
 8010b06:	bf00      	nop

08010b08 <rcutils_strndup>:
 8010b08:	b082      	sub	sp, #8
 8010b0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b0c:	ac06      	add	r4, sp, #24
 8010b0e:	4605      	mov	r5, r0
 8010b10:	e884 000c 	stmia.w	r4, {r2, r3}
 8010b14:	b188      	cbz	r0, 8010b3a <rcutils_strndup+0x32>
 8010b16:	1c4f      	adds	r7, r1, #1
 8010b18:	460e      	mov	r6, r1
 8010b1a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010b1c:	4638      	mov	r0, r7
 8010b1e:	4790      	blx	r2
 8010b20:	4604      	mov	r4, r0
 8010b22:	b128      	cbz	r0, 8010b30 <rcutils_strndup+0x28>
 8010b24:	463a      	mov	r2, r7
 8010b26:	4629      	mov	r1, r5
 8010b28:	f00a ff19 	bl	801b95e <memcpy>
 8010b2c:	2300      	movs	r3, #0
 8010b2e:	55a3      	strb	r3, [r4, r6]
 8010b30:	4620      	mov	r0, r4
 8010b32:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8010b36:	b002      	add	sp, #8
 8010b38:	4770      	bx	lr
 8010b3a:	4604      	mov	r4, r0
 8010b3c:	e7f8      	b.n	8010b30 <rcutils_strndup+0x28>
 8010b3e:	bf00      	nop

08010b40 <rcutils_system_time_now>:
 8010b40:	b300      	cbz	r0, 8010b84 <rcutils_system_time_now+0x44>
 8010b42:	b570      	push	{r4, r5, r6, lr}
 8010b44:	b084      	sub	sp, #16
 8010b46:	4604      	mov	r4, r0
 8010b48:	2001      	movs	r0, #1
 8010b4a:	4669      	mov	r1, sp
 8010b4c:	f7f0 fdb4 	bl	80016b8 <clock_gettime>
 8010b50:	e9dd 3100 	ldrd	r3, r1, [sp]
 8010b54:	2900      	cmp	r1, #0
 8010b56:	db12      	blt.n	8010b7e <rcutils_system_time_now+0x3e>
 8010b58:	ea53 0201 	orrs.w	r2, r3, r1
 8010b5c:	9d02      	ldr	r5, [sp, #8]
 8010b5e:	d101      	bne.n	8010b64 <rcutils_system_time_now+0x24>
 8010b60:	2d00      	cmp	r5, #0
 8010b62:	db0c      	blt.n	8010b7e <rcutils_system_time_now+0x3e>
 8010b64:	4e08      	ldr	r6, [pc, #32]	; (8010b88 <rcutils_system_time_now+0x48>)
 8010b66:	2000      	movs	r0, #0
 8010b68:	fba3 3206 	umull	r3, r2, r3, r6
 8010b6c:	195b      	adds	r3, r3, r5
 8010b6e:	fb06 2201 	mla	r2, r6, r1, r2
 8010b72:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 8010b76:	e9c4 3200 	strd	r3, r2, [r4]
 8010b7a:	b004      	add	sp, #16
 8010b7c:	bd70      	pop	{r4, r5, r6, pc}
 8010b7e:	2002      	movs	r0, #2
 8010b80:	b004      	add	sp, #16
 8010b82:	bd70      	pop	{r4, r5, r6, pc}
 8010b84:	200b      	movs	r0, #11
 8010b86:	4770      	bx	lr
 8010b88:	3b9aca00 	.word	0x3b9aca00

08010b8c <rcutils_steady_time_now>:
 8010b8c:	b300      	cbz	r0, 8010bd0 <rcutils_steady_time_now+0x44>
 8010b8e:	b570      	push	{r4, r5, r6, lr}
 8010b90:	b084      	sub	sp, #16
 8010b92:	4604      	mov	r4, r0
 8010b94:	2000      	movs	r0, #0
 8010b96:	4669      	mov	r1, sp
 8010b98:	f7f0 fd8e 	bl	80016b8 <clock_gettime>
 8010b9c:	e9dd 3100 	ldrd	r3, r1, [sp]
 8010ba0:	2900      	cmp	r1, #0
 8010ba2:	db12      	blt.n	8010bca <rcutils_steady_time_now+0x3e>
 8010ba4:	ea53 0201 	orrs.w	r2, r3, r1
 8010ba8:	9d02      	ldr	r5, [sp, #8]
 8010baa:	d101      	bne.n	8010bb0 <rcutils_steady_time_now+0x24>
 8010bac:	2d00      	cmp	r5, #0
 8010bae:	db0c      	blt.n	8010bca <rcutils_steady_time_now+0x3e>
 8010bb0:	4e08      	ldr	r6, [pc, #32]	; (8010bd4 <rcutils_steady_time_now+0x48>)
 8010bb2:	2000      	movs	r0, #0
 8010bb4:	fba3 3206 	umull	r3, r2, r3, r6
 8010bb8:	195b      	adds	r3, r3, r5
 8010bba:	fb06 2201 	mla	r2, r6, r1, r2
 8010bbe:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 8010bc2:	e9c4 3200 	strd	r3, r2, [r4]
 8010bc6:	b004      	add	sp, #16
 8010bc8:	bd70      	pop	{r4, r5, r6, pc}
 8010bca:	2002      	movs	r0, #2
 8010bcc:	b004      	add	sp, #16
 8010bce:	bd70      	pop	{r4, r5, r6, pc}
 8010bd0:	200b      	movs	r0, #11
 8010bd2:	4770      	bx	lr
 8010bd4:	3b9aca00 	.word	0x3b9aca00

08010bd8 <rmw_get_zero_initialized_init_options>:
 8010bd8:	b510      	push	{r4, lr}
 8010bda:	4604      	mov	r4, r0
 8010bdc:	2238      	movs	r2, #56	; 0x38
 8010bde:	2100      	movs	r1, #0
 8010be0:	f00a fdf4 	bl	801b7cc <memset>
 8010be4:	f104 0010 	add.w	r0, r4, #16
 8010be8:	f000 f80a 	bl	8010c00 <rmw_get_default_security_options>
 8010bec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010bf0:	4620      	mov	r0, r4
 8010bf2:	60e3      	str	r3, [r4, #12]
 8010bf4:	bd10      	pop	{r4, pc}
 8010bf6:	bf00      	nop

08010bf8 <rmw_get_default_publisher_options>:
 8010bf8:	2200      	movs	r2, #0
 8010bfa:	6002      	str	r2, [r0, #0]
 8010bfc:	7102      	strb	r2, [r0, #4]
 8010bfe:	4770      	bx	lr

08010c00 <rmw_get_default_security_options>:
 8010c00:	2200      	movs	r2, #0
 8010c02:	7002      	strb	r2, [r0, #0]
 8010c04:	6042      	str	r2, [r0, #4]
 8010c06:	4770      	bx	lr

08010c08 <rmw_subscription_content_filter_options_fini>:
 8010c08:	b1b0      	cbz	r0, 8010c38 <rmw_subscription_content_filter_options_fini+0x30>
 8010c0a:	b538      	push	{r3, r4, r5, lr}
 8010c0c:	4604      	mov	r4, r0
 8010c0e:	4608      	mov	r0, r1
 8010c10:	460d      	mov	r5, r1
 8010c12:	f7ff fdc3 	bl	801079c <rcutils_allocator_is_valid>
 8010c16:	b168      	cbz	r0, 8010c34 <rmw_subscription_content_filter_options_fini+0x2c>
 8010c18:	6820      	ldr	r0, [r4, #0]
 8010c1a:	b120      	cbz	r0, 8010c26 <rmw_subscription_content_filter_options_fini+0x1e>
 8010c1c:	686b      	ldr	r3, [r5, #4]
 8010c1e:	6929      	ldr	r1, [r5, #16]
 8010c20:	4798      	blx	r3
 8010c22:	2300      	movs	r3, #0
 8010c24:	6023      	str	r3, [r4, #0]
 8010c26:	1d20      	adds	r0, r4, #4
 8010c28:	f008 f9ea 	bl	8019000 <rcutils_string_array_fini>
 8010c2c:	3800      	subs	r0, #0
 8010c2e:	bf18      	it	ne
 8010c30:	2001      	movne	r0, #1
 8010c32:	bd38      	pop	{r3, r4, r5, pc}
 8010c34:	200b      	movs	r0, #11
 8010c36:	bd38      	pop	{r3, r4, r5, pc}
 8010c38:	200b      	movs	r0, #11
 8010c3a:	4770      	bx	lr

08010c3c <rmw_get_default_subscription_options>:
 8010c3c:	2200      	movs	r2, #0
 8010c3e:	e9c0 2200 	strd	r2, r2, [r0]
 8010c42:	6082      	str	r2, [r0, #8]
 8010c44:	4770      	bx	lr
 8010c46:	bf00      	nop

08010c48 <rmw_get_zero_initialized_message_info>:
 8010c48:	b510      	push	{r4, lr}
 8010c4a:	4604      	mov	r4, r0
 8010c4c:	2240      	movs	r2, #64	; 0x40
 8010c4e:	2100      	movs	r1, #0
 8010c50:	f00a fdbc 	bl	801b7cc <memset>
 8010c54:	4620      	mov	r0, r4
 8010c56:	bd10      	pop	{r4, pc}

08010c58 <rmw_validate_namespace_with_size>:
 8010c58:	2800      	cmp	r0, #0
 8010c5a:	d043      	beq.n	8010ce4 <rmw_validate_namespace_with_size+0x8c>
 8010c5c:	b570      	push	{r4, r5, r6, lr}
 8010c5e:	4614      	mov	r4, r2
 8010c60:	b0c2      	sub	sp, #264	; 0x108
 8010c62:	b32a      	cbz	r2, 8010cb0 <rmw_validate_namespace_with_size+0x58>
 8010c64:	2901      	cmp	r1, #1
 8010c66:	460d      	mov	r5, r1
 8010c68:	461e      	mov	r6, r3
 8010c6a:	d102      	bne.n	8010c72 <rmw_validate_namespace_with_size+0x1a>
 8010c6c:	7803      	ldrb	r3, [r0, #0]
 8010c6e:	2b2f      	cmp	r3, #47	; 0x2f
 8010c70:	d012      	beq.n	8010c98 <rmw_validate_namespace_with_size+0x40>
 8010c72:	aa01      	add	r2, sp, #4
 8010c74:	4669      	mov	r1, sp
 8010c76:	f008 fbb7 	bl	80193e8 <rmw_validate_full_topic_name>
 8010c7a:	b980      	cbnz	r0, 8010c9e <rmw_validate_namespace_with_size+0x46>
 8010c7c:	9a00      	ldr	r2, [sp, #0]
 8010c7e:	b14a      	cbz	r2, 8010c94 <rmw_validate_namespace_with_size+0x3c>
 8010c80:	2a07      	cmp	r2, #7
 8010c82:	d007      	beq.n	8010c94 <rmw_validate_namespace_with_size+0x3c>
 8010c84:	1e53      	subs	r3, r2, #1
 8010c86:	2b05      	cmp	r3, #5
 8010c88:	d82e      	bhi.n	8010ce8 <rmw_validate_namespace_with_size+0x90>
 8010c8a:	e8df f003 	tbb	[pc, r3]
 8010c8e:	1f1c      	.short	0x1f1c
 8010c90:	14282522 	.word	0x14282522
 8010c94:	2df5      	cmp	r5, #245	; 0xf5
 8010c96:	d804      	bhi.n	8010ca2 <rmw_validate_namespace_with_size+0x4a>
 8010c98:	2300      	movs	r3, #0
 8010c9a:	4618      	mov	r0, r3
 8010c9c:	6023      	str	r3, [r4, #0]
 8010c9e:	b042      	add	sp, #264	; 0x108
 8010ca0:	bd70      	pop	{r4, r5, r6, pc}
 8010ca2:	2307      	movs	r3, #7
 8010ca4:	6023      	str	r3, [r4, #0]
 8010ca6:	2e00      	cmp	r6, #0
 8010ca8:	d0f9      	beq.n	8010c9e <rmw_validate_namespace_with_size+0x46>
 8010caa:	23f4      	movs	r3, #244	; 0xf4
 8010cac:	6033      	str	r3, [r6, #0]
 8010cae:	e7f6      	b.n	8010c9e <rmw_validate_namespace_with_size+0x46>
 8010cb0:	200b      	movs	r0, #11
 8010cb2:	b042      	add	sp, #264	; 0x108
 8010cb4:	bd70      	pop	{r4, r5, r6, pc}
 8010cb6:	2306      	movs	r3, #6
 8010cb8:	6023      	str	r3, [r4, #0]
 8010cba:	2e00      	cmp	r6, #0
 8010cbc:	d0ef      	beq.n	8010c9e <rmw_validate_namespace_with_size+0x46>
 8010cbe:	9b01      	ldr	r3, [sp, #4]
 8010cc0:	6033      	str	r3, [r6, #0]
 8010cc2:	b042      	add	sp, #264	; 0x108
 8010cc4:	bd70      	pop	{r4, r5, r6, pc}
 8010cc6:	2301      	movs	r3, #1
 8010cc8:	6023      	str	r3, [r4, #0]
 8010cca:	e7f6      	b.n	8010cba <rmw_validate_namespace_with_size+0x62>
 8010ccc:	2302      	movs	r3, #2
 8010cce:	6023      	str	r3, [r4, #0]
 8010cd0:	e7f3      	b.n	8010cba <rmw_validate_namespace_with_size+0x62>
 8010cd2:	2303      	movs	r3, #3
 8010cd4:	6023      	str	r3, [r4, #0]
 8010cd6:	e7f0      	b.n	8010cba <rmw_validate_namespace_with_size+0x62>
 8010cd8:	2304      	movs	r3, #4
 8010cda:	6023      	str	r3, [r4, #0]
 8010cdc:	e7ed      	b.n	8010cba <rmw_validate_namespace_with_size+0x62>
 8010cde:	2305      	movs	r3, #5
 8010ce0:	6023      	str	r3, [r4, #0]
 8010ce2:	e7ea      	b.n	8010cba <rmw_validate_namespace_with_size+0x62>
 8010ce4:	200b      	movs	r0, #11
 8010ce6:	4770      	bx	lr
 8010ce8:	4613      	mov	r3, r2
 8010cea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8010cee:	4a03      	ldr	r2, [pc, #12]	; (8010cfc <rmw_validate_namespace_with_size+0xa4>)
 8010cf0:	a802      	add	r0, sp, #8
 8010cf2:	f7ff fe99 	bl	8010a28 <rcutils_snprintf>
 8010cf6:	2001      	movs	r0, #1
 8010cf8:	e7d1      	b.n	8010c9e <rmw_validate_namespace_with_size+0x46>
 8010cfa:	bf00      	nop
 8010cfc:	0801cfa4 	.word	0x0801cfa4

08010d00 <rmw_validate_namespace>:
 8010d00:	b168      	cbz	r0, 8010d1e <rmw_validate_namespace+0x1e>
 8010d02:	b570      	push	{r4, r5, r6, lr}
 8010d04:	460d      	mov	r5, r1
 8010d06:	4616      	mov	r6, r2
 8010d08:	4604      	mov	r4, r0
 8010d0a:	f7ef faa3 	bl	8000254 <strlen>
 8010d0e:	4633      	mov	r3, r6
 8010d10:	4601      	mov	r1, r0
 8010d12:	462a      	mov	r2, r5
 8010d14:	4620      	mov	r0, r4
 8010d16:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010d1a:	f7ff bf9d 	b.w	8010c58 <rmw_validate_namespace_with_size>
 8010d1e:	200b      	movs	r0, #11
 8010d20:	4770      	bx	lr
 8010d22:	bf00      	nop

08010d24 <rmw_namespace_validation_result_string>:
 8010d24:	2807      	cmp	r0, #7
 8010d26:	d803      	bhi.n	8010d30 <rmw_namespace_validation_result_string+0xc>
 8010d28:	4b02      	ldr	r3, [pc, #8]	; (8010d34 <rmw_namespace_validation_result_string+0x10>)
 8010d2a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8010d2e:	4770      	bx	lr
 8010d30:	4801      	ldr	r0, [pc, #4]	; (8010d38 <rmw_namespace_validation_result_string+0x14>)
 8010d32:	4770      	bx	lr
 8010d34:	0801d19c 	.word	0x0801d19c
 8010d38:	0801cff4 	.word	0x0801cff4

08010d3c <rmw_validate_node_name>:
 8010d3c:	2800      	cmp	r0, #0
 8010d3e:	d042      	beq.n	8010dc6 <rmw_validate_node_name+0x8a>
 8010d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d44:	460d      	mov	r5, r1
 8010d46:	2900      	cmp	r1, #0
 8010d48:	d03f      	beq.n	8010dca <rmw_validate_node_name+0x8e>
 8010d4a:	4604      	mov	r4, r0
 8010d4c:	4616      	mov	r6, r2
 8010d4e:	f7ef fa81 	bl	8000254 <strlen>
 8010d52:	b310      	cbz	r0, 8010d9a <rmw_validate_node_name+0x5e>
 8010d54:	1e63      	subs	r3, r4, #1
 8010d56:	f1c4 0101 	rsb	r1, r4, #1
 8010d5a:	eb03 0800 	add.w	r8, r3, r0
 8010d5e:	18cf      	adds	r7, r1, r3
 8010d60:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 8010d64:	f1ae 0230 	sub.w	r2, lr, #48	; 0x30
 8010d68:	f02e 0c20 	bic.w	ip, lr, #32
 8010d6c:	2a09      	cmp	r2, #9
 8010d6e:	f1ac 0c41 	sub.w	ip, ip, #65	; 0x41
 8010d72:	d905      	bls.n	8010d80 <rmw_validate_node_name+0x44>
 8010d74:	f1bc 0f19 	cmp.w	ip, #25
 8010d78:	d902      	bls.n	8010d80 <rmw_validate_node_name+0x44>
 8010d7a:	f1be 0f5f 	cmp.w	lr, #95	; 0x5f
 8010d7e:	d114      	bne.n	8010daa <rmw_validate_node_name+0x6e>
 8010d80:	4598      	cmp	r8, r3
 8010d82:	d1ec      	bne.n	8010d5e <rmw_validate_node_name+0x22>
 8010d84:	7822      	ldrb	r2, [r4, #0]
 8010d86:	4b16      	ldr	r3, [pc, #88]	; (8010de0 <rmw_validate_node_name+0xa4>)
 8010d88:	5cd3      	ldrb	r3, [r2, r3]
 8010d8a:	f013 0304 	ands.w	r3, r3, #4
 8010d8e:	d113      	bne.n	8010db8 <rmw_validate_node_name+0x7c>
 8010d90:	28ff      	cmp	r0, #255	; 0xff
 8010d92:	d81c      	bhi.n	8010dce <rmw_validate_node_name+0x92>
 8010d94:	4618      	mov	r0, r3
 8010d96:	602b      	str	r3, [r5, #0]
 8010d98:	e00c      	b.n	8010db4 <rmw_validate_node_name+0x78>
 8010d9a:	2301      	movs	r3, #1
 8010d9c:	602b      	str	r3, [r5, #0]
 8010d9e:	b17e      	cbz	r6, 8010dc0 <rmw_validate_node_name+0x84>
 8010da0:	2300      	movs	r3, #0
 8010da2:	4618      	mov	r0, r3
 8010da4:	6033      	str	r3, [r6, #0]
 8010da6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010daa:	2302      	movs	r3, #2
 8010dac:	602b      	str	r3, [r5, #0]
 8010dae:	b13e      	cbz	r6, 8010dc0 <rmw_validate_node_name+0x84>
 8010db0:	2000      	movs	r0, #0
 8010db2:	6037      	str	r7, [r6, #0]
 8010db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010db8:	2303      	movs	r3, #3
 8010dba:	602b      	str	r3, [r5, #0]
 8010dbc:	2e00      	cmp	r6, #0
 8010dbe:	d1ef      	bne.n	8010da0 <rmw_validate_node_name+0x64>
 8010dc0:	2000      	movs	r0, #0
 8010dc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010dc6:	200b      	movs	r0, #11
 8010dc8:	4770      	bx	lr
 8010dca:	200b      	movs	r0, #11
 8010dcc:	e7f2      	b.n	8010db4 <rmw_validate_node_name+0x78>
 8010dce:	2204      	movs	r2, #4
 8010dd0:	602a      	str	r2, [r5, #0]
 8010dd2:	2e00      	cmp	r6, #0
 8010dd4:	d0f4      	beq.n	8010dc0 <rmw_validate_node_name+0x84>
 8010dd6:	22fe      	movs	r2, #254	; 0xfe
 8010dd8:	4618      	mov	r0, r3
 8010dda:	6032      	str	r2, [r6, #0]
 8010ddc:	e7ea      	b.n	8010db4 <rmw_validate_node_name+0x78>
 8010dde:	bf00      	nop
 8010de0:	0801d9d4 	.word	0x0801d9d4

08010de4 <rmw_node_name_validation_result_string>:
 8010de4:	2804      	cmp	r0, #4
 8010de6:	d803      	bhi.n	8010df0 <rmw_node_name_validation_result_string+0xc>
 8010de8:	4b02      	ldr	r3, [pc, #8]	; (8010df4 <rmw_node_name_validation_result_string+0x10>)
 8010dea:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8010dee:	4770      	bx	lr
 8010df0:	4801      	ldr	r0, [pc, #4]	; (8010df8 <rmw_node_name_validation_result_string+0x14>)
 8010df2:	4770      	bx	lr
 8010df4:	0801d2a8 	.word	0x0801d2a8
 8010df8:	0801d1bc 	.word	0x0801d1bc

08010dfc <rmw_uros_set_custom_transport>:
 8010dfc:	b470      	push	{r4, r5, r6}
 8010dfe:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 8010e02:	b162      	cbz	r2, 8010e1e <rmw_uros_set_custom_transport+0x22>
 8010e04:	b15b      	cbz	r3, 8010e1e <rmw_uros_set_custom_transport+0x22>
 8010e06:	b155      	cbz	r5, 8010e1e <rmw_uros_set_custom_transport+0x22>
 8010e08:	b14e      	cbz	r6, 8010e1e <rmw_uros_set_custom_transport+0x22>
 8010e0a:	4c06      	ldr	r4, [pc, #24]	; (8010e24 <rmw_uros_set_custom_transport+0x28>)
 8010e0c:	7020      	strb	r0, [r4, #0]
 8010e0e:	2000      	movs	r0, #0
 8010e10:	6166      	str	r6, [r4, #20]
 8010e12:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8010e16:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8010e1a:	bc70      	pop	{r4, r5, r6}
 8010e1c:	4770      	bx	lr
 8010e1e:	200b      	movs	r0, #11
 8010e20:	bc70      	pop	{r4, r5, r6}
 8010e22:	4770      	bx	lr
 8010e24:	2000c964 	.word	0x2000c964

08010e28 <rmw_init_options_init>:
 8010e28:	b084      	sub	sp, #16
 8010e2a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e2c:	b083      	sub	sp, #12
 8010e2e:	ad09      	add	r5, sp, #36	; 0x24
 8010e30:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 8010e34:	b130      	cbz	r0, 8010e44 <rmw_init_options_init+0x1c>
 8010e36:	4604      	mov	r4, r0
 8010e38:	4628      	mov	r0, r5
 8010e3a:	f7ff fcaf 	bl	801079c <rcutils_allocator_is_valid>
 8010e3e:	b108      	cbz	r0, 8010e44 <rmw_init_options_init+0x1c>
 8010e40:	68a6      	ldr	r6, [r4, #8]
 8010e42:	b12e      	cbz	r6, 8010e50 <rmw_init_options_init+0x28>
 8010e44:	200b      	movs	r0, #11
 8010e46:	b003      	add	sp, #12
 8010e48:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8010e4c:	b004      	add	sp, #16
 8010e4e:	4770      	bx	lr
 8010e50:	2200      	movs	r2, #0
 8010e52:	2300      	movs	r3, #0
 8010e54:	f104 0c20 	add.w	ip, r4, #32
 8010e58:	f8df e098 	ldr.w	lr, [pc, #152]	; 8010ef4 <rmw_init_options_init+0xcc>
 8010e5c:	466f      	mov	r7, sp
 8010e5e:	e9c4 2300 	strd	r2, r3, [r4]
 8010e62:	4b20      	ldr	r3, [pc, #128]	; (8010ee4 <rmw_init_options_init+0xbc>)
 8010e64:	681b      	ldr	r3, [r3, #0]
 8010e66:	60a3      	str	r3, [r4, #8]
 8010e68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010e6a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010e6e:	682b      	ldr	r3, [r5, #0]
 8010e70:	4638      	mov	r0, r7
 8010e72:	f8cc 3000 	str.w	r3, [ip]
 8010e76:	f8c4 e01c 	str.w	lr, [r4, #28]
 8010e7a:	60e6      	str	r6, [r4, #12]
 8010e7c:	f7ff fec0 	bl	8010c00 <rmw_get_default_security_options>
 8010e80:	f104 0310 	add.w	r3, r4, #16
 8010e84:	2203      	movs	r2, #3
 8010e86:	e897 0003 	ldmia.w	r7, {r0, r1}
 8010e8a:	e883 0003 	stmia.w	r3, {r0, r1}
 8010e8e:	4816      	ldr	r0, [pc, #88]	; (8010ee8 <rmw_init_options_init+0xc0>)
 8010e90:	4916      	ldr	r1, [pc, #88]	; (8010eec <rmw_init_options_init+0xc4>)
 8010e92:	7626      	strb	r6, [r4, #24]
 8010e94:	f001 fa62 	bl	801235c <rmw_uxrce_init_init_options_impl_memory>
 8010e98:	4813      	ldr	r0, [pc, #76]	; (8010ee8 <rmw_init_options_init+0xc0>)
 8010e9a:	f008 fc09 	bl	80196b0 <get_memory>
 8010e9e:	b1f0      	cbz	r0, 8010ede <rmw_init_options_init+0xb6>
 8010ea0:	4a13      	ldr	r2, [pc, #76]	; (8010ef0 <rmw_init_options_init+0xc8>)
 8010ea2:	6883      	ldr	r3, [r0, #8]
 8010ea4:	6851      	ldr	r1, [r2, #4]
 8010ea6:	6363      	str	r3, [r4, #52]	; 0x34
 8010ea8:	7810      	ldrb	r0, [r2, #0]
 8010eaa:	6159      	str	r1, [r3, #20]
 8010eac:	68d1      	ldr	r1, [r2, #12]
 8010eae:	7418      	strb	r0, [r3, #16]
 8010eb0:	61d9      	str	r1, [r3, #28]
 8010eb2:	6911      	ldr	r1, [r2, #16]
 8010eb4:	6219      	str	r1, [r3, #32]
 8010eb6:	6951      	ldr	r1, [r2, #20]
 8010eb8:	6892      	ldr	r2, [r2, #8]
 8010eba:	6259      	str	r1, [r3, #36]	; 0x24
 8010ebc:	619a      	str	r2, [r3, #24]
 8010ebe:	f004 fb49 	bl	8015554 <uxr_nanos>
 8010ec2:	f009 ffbb 	bl	801ae3c <srand>
 8010ec6:	f009 ffe7 	bl	801ae98 <rand>
 8010eca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010ecc:	6298      	str	r0, [r3, #40]	; 0x28
 8010ece:	2800      	cmp	r0, #0
 8010ed0:	d0f9      	beq.n	8010ec6 <rmw_init_options_init+0x9e>
 8010ed2:	2000      	movs	r0, #0
 8010ed4:	b003      	add	sp, #12
 8010ed6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8010eda:	b004      	add	sp, #16
 8010edc:	4770      	bx	lr
 8010ede:	2001      	movs	r0, #1
 8010ee0:	e7b1      	b.n	8010e46 <rmw_init_options_init+0x1e>
 8010ee2:	bf00      	nop
 8010ee4:	0801d92c 	.word	0x0801d92c
 8010ee8:	200113bc 	.word	0x200113bc
 8010eec:	2000cc58 	.word	0x2000cc58
 8010ef0:	2000c964 	.word	0x2000c964
 8010ef4:	0801ccbc 	.word	0x0801ccbc

08010ef8 <rmw_init_options_copy>:
 8010ef8:	2800      	cmp	r0, #0
 8010efa:	d047      	beq.n	8010f8c <rmw_init_options_copy+0x94>
 8010efc:	b570      	push	{r4, r5, r6, lr}
 8010efe:	460d      	mov	r5, r1
 8010f00:	b149      	cbz	r1, 8010f16 <rmw_init_options_copy+0x1e>
 8010f02:	4604      	mov	r4, r0
 8010f04:	6880      	ldr	r0, [r0, #8]
 8010f06:	b120      	cbz	r0, 8010f12 <rmw_init_options_copy+0x1a>
 8010f08:	4b22      	ldr	r3, [pc, #136]	; (8010f94 <rmw_init_options_copy+0x9c>)
 8010f0a:	6819      	ldr	r1, [r3, #0]
 8010f0c:	f7ef f998 	bl	8000240 <strcmp>
 8010f10:	bba8      	cbnz	r0, 8010f7e <rmw_init_options_copy+0x86>
 8010f12:	68ab      	ldr	r3, [r5, #8]
 8010f14:	b11b      	cbz	r3, 8010f1e <rmw_init_options_copy+0x26>
 8010f16:	f04f 0c0b 	mov.w	ip, #11
 8010f1a:	4660      	mov	r0, ip
 8010f1c:	bd70      	pop	{r4, r5, r6, pc}
 8010f1e:	4623      	mov	r3, r4
 8010f20:	462a      	mov	r2, r5
 8010f22:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8010f26:	f8d3 e000 	ldr.w	lr, [r3]
 8010f2a:	3310      	adds	r3, #16
 8010f2c:	f853 cc0c 	ldr.w	ip, [r3, #-12]
 8010f30:	3210      	adds	r2, #16
 8010f32:	f853 0c08 	ldr.w	r0, [r3, #-8]
 8010f36:	f853 1c04 	ldr.w	r1, [r3, #-4]
 8010f3a:	42b3      	cmp	r3, r6
 8010f3c:	f842 ec10 	str.w	lr, [r2, #-16]
 8010f40:	f842 cc0c 	str.w	ip, [r2, #-12]
 8010f44:	f842 0c08 	str.w	r0, [r2, #-8]
 8010f48:	f842 1c04 	str.w	r1, [r2, #-4]
 8010f4c:	d1eb      	bne.n	8010f26 <rmw_init_options_copy+0x2e>
 8010f4e:	6819      	ldr	r1, [r3, #0]
 8010f50:	685b      	ldr	r3, [r3, #4]
 8010f52:	4811      	ldr	r0, [pc, #68]	; (8010f98 <rmw_init_options_copy+0xa0>)
 8010f54:	6011      	str	r1, [r2, #0]
 8010f56:	6053      	str	r3, [r2, #4]
 8010f58:	f008 fbaa 	bl	80196b0 <get_memory>
 8010f5c:	b198      	cbz	r0, 8010f86 <rmw_init_options_copy+0x8e>
 8010f5e:	6883      	ldr	r3, [r0, #8]
 8010f60:	f04f 0c00 	mov.w	ip, #0
 8010f64:	636b      	str	r3, [r5, #52]	; 0x34
 8010f66:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8010f68:	f103 0410 	add.w	r4, r3, #16
 8010f6c:	3510      	adds	r5, #16
 8010f6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010f70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010f72:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8010f76:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8010f7a:	4660      	mov	r0, ip
 8010f7c:	bd70      	pop	{r4, r5, r6, pc}
 8010f7e:	f04f 0c0c 	mov.w	ip, #12
 8010f82:	4660      	mov	r0, ip
 8010f84:	bd70      	pop	{r4, r5, r6, pc}
 8010f86:	f04f 0c01 	mov.w	ip, #1
 8010f8a:	e7c6      	b.n	8010f1a <rmw_init_options_copy+0x22>
 8010f8c:	f04f 0c0b 	mov.w	ip, #11
 8010f90:	4660      	mov	r0, ip
 8010f92:	4770      	bx	lr
 8010f94:	0801d92c 	.word	0x0801d92c
 8010f98:	200113bc 	.word	0x200113bc

08010f9c <rmw_init_options_fini>:
 8010f9c:	b510      	push	{r4, lr}
 8010f9e:	b08e      	sub	sp, #56	; 0x38
 8010fa0:	b388      	cbz	r0, 8011006 <rmw_init_options_fini+0x6a>
 8010fa2:	4604      	mov	r4, r0
 8010fa4:	3020      	adds	r0, #32
 8010fa6:	f7ff fbf9 	bl	801079c <rcutils_allocator_is_valid>
 8010faa:	b360      	cbz	r0, 8011006 <rmw_init_options_fini+0x6a>
 8010fac:	68a0      	ldr	r0, [r4, #8]
 8010fae:	b120      	cbz	r0, 8010fba <rmw_init_options_fini+0x1e>
 8010fb0:	4b1a      	ldr	r3, [pc, #104]	; (801101c <rmw_init_options_fini+0x80>)
 8010fb2:	6819      	ldr	r1, [r3, #0]
 8010fb4:	f7ef f944 	bl	8000240 <strcmp>
 8010fb8:	bb68      	cbnz	r0, 8011016 <rmw_init_options_fini+0x7a>
 8010fba:	4b19      	ldr	r3, [pc, #100]	; (8011020 <rmw_init_options_fini+0x84>)
 8010fbc:	6819      	ldr	r1, [r3, #0]
 8010fbe:	b331      	cbz	r1, 801100e <rmw_init_options_fini+0x72>
 8010fc0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8010fc2:	e001      	b.n	8010fc8 <rmw_init_options_fini+0x2c>
 8010fc4:	6849      	ldr	r1, [r1, #4]
 8010fc6:	b311      	cbz	r1, 801100e <rmw_init_options_fini+0x72>
 8010fc8:	688b      	ldr	r3, [r1, #8]
 8010fca:	429a      	cmp	r2, r3
 8010fcc:	d1fa      	bne.n	8010fc4 <rmw_init_options_fini+0x28>
 8010fce:	4814      	ldr	r0, [pc, #80]	; (8011020 <rmw_init_options_fini+0x84>)
 8010fd0:	f008 fb7e 	bl	80196d0 <put_memory>
 8010fd4:	4668      	mov	r0, sp
 8010fd6:	f7ff fdff 	bl	8010bd8 <rmw_get_zero_initialized_init_options>
 8010fda:	46ee      	mov	lr, sp
 8010fdc:	46a4      	mov	ip, r4
 8010fde:	2400      	movs	r4, #0
 8010fe0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8010fe4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010fe8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8010fec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010ff0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8010ff4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010ff8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8010ffc:	e88c 0003 	stmia.w	ip, {r0, r1}
 8011000:	4620      	mov	r0, r4
 8011002:	b00e      	add	sp, #56	; 0x38
 8011004:	bd10      	pop	{r4, pc}
 8011006:	240b      	movs	r4, #11
 8011008:	4620      	mov	r0, r4
 801100a:	b00e      	add	sp, #56	; 0x38
 801100c:	bd10      	pop	{r4, pc}
 801100e:	2401      	movs	r4, #1
 8011010:	4620      	mov	r0, r4
 8011012:	b00e      	add	sp, #56	; 0x38
 8011014:	bd10      	pop	{r4, pc}
 8011016:	240c      	movs	r4, #12
 8011018:	e7f2      	b.n	8011000 <rmw_init_options_fini+0x64>
 801101a:	bf00      	nop
 801101c:	0801d92c 	.word	0x0801d92c
 8011020:	200113bc 	.word	0x200113bc

08011024 <rmw_init>:
 8011024:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011028:	b083      	sub	sp, #12
 801102a:	2800      	cmp	r0, #0
 801102c:	f000 80d3 	beq.w	80111d6 <rmw_init+0x1b2>
 8011030:	460e      	mov	r6, r1
 8011032:	2900      	cmp	r1, #0
 8011034:	f000 80cf 	beq.w	80111d6 <rmw_init+0x1b2>
 8011038:	6b43      	ldr	r3, [r0, #52]	; 0x34
 801103a:	4605      	mov	r5, r0
 801103c:	2b00      	cmp	r3, #0
 801103e:	f000 80ca 	beq.w	80111d6 <rmw_init+0x1b2>
 8011042:	4b78      	ldr	r3, [pc, #480]	; (8011224 <rmw_init+0x200>)
 8011044:	6880      	ldr	r0, [r0, #8]
 8011046:	681f      	ldr	r7, [r3, #0]
 8011048:	b128      	cbz	r0, 8011056 <rmw_init+0x32>
 801104a:	4639      	mov	r1, r7
 801104c:	f7ef f8f8 	bl	8000240 <strcmp>
 8011050:	2800      	cmp	r0, #0
 8011052:	f040 80ca 	bne.w	80111ea <rmw_init+0x1c6>
 8011056:	4c74      	ldr	r4, [pc, #464]	; (8011228 <rmw_init+0x204>)
 8011058:	f04f 0800 	mov.w	r8, #0
 801105c:	4973      	ldr	r1, [pc, #460]	; (801122c <rmw_init+0x208>)
 801105e:	4874      	ldr	r0, [pc, #464]	; (8011230 <rmw_init+0x20c>)
 8011060:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011064:	60b7      	str	r7, [r6, #8]
 8011066:	e9c6 2300 	strd	r2, r3, [r6]
 801106a:	68eb      	ldr	r3, [r5, #12]
 801106c:	2201      	movs	r2, #1
 801106e:	64b3      	str	r3, [r6, #72]	; 0x48
 8011070:	f001 f914 	bl	801229c <rmw_uxrce_init_session_memory>
 8011074:	4620      	mov	r0, r4
 8011076:	2204      	movs	r2, #4
 8011078:	496e      	ldr	r1, [pc, #440]	; (8011234 <rmw_init+0x210>)
 801107a:	f001 f94f 	bl	801231c <rmw_uxrce_init_static_input_buffer_memory>
 801107e:	486c      	ldr	r0, [pc, #432]	; (8011230 <rmw_init+0x20c>)
 8011080:	f884 800d 	strb.w	r8, [r4, #13]
 8011084:	f008 fb14 	bl	80196b0 <get_memory>
 8011088:	2800      	cmp	r0, #0
 801108a:	f000 80a9 	beq.w	80111e0 <rmw_init+0x1bc>
 801108e:	6884      	ldr	r4, [r0, #8]
 8011090:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8011092:	f104 0910 	add.w	r9, r4, #16
 8011096:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8011098:	f890 c010 	ldrb.w	ip, [r0, #16]
 801109c:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 80110a0:	9101      	str	r1, [sp, #4]
 80110a2:	4661      	mov	r1, ip
 80110a4:	6a00      	ldr	r0, [r0, #32]
 80110a6:	9000      	str	r0, [sp, #0]
 80110a8:	4648      	mov	r0, r9
 80110aa:	f002 f9fd 	bl	80134a8 <uxr_set_custom_transport_callbacks>
 80110ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80110b2:	f504 5380 	add.w	r3, r4, #4096	; 0x1000
 80110b6:	4960      	ldr	r1, [pc, #384]	; (8011238 <rmw_init+0x214>)
 80110b8:	4860      	ldr	r0, [pc, #384]	; (801123c <rmw_init+0x218>)
 80110ba:	e9c4 22e3 	strd	r2, r2, [r4, #908]	; 0x38c
 80110be:	f504 725e 	add.w	r2, r4, #888	; 0x378
 80110c2:	e9c4 22e1 	strd	r2, r2, [r4, #900]	; 0x384
 80110c6:	f8c3 8594 	str.w	r8, [r3, #1428]	; 0x594
 80110ca:	2201      	movs	r2, #1
 80110cc:	f8c3 8598 	str.w	r8, [r3, #1432]	; 0x598
 80110d0:	f8c3 859c 	str.w	r8, [r3, #1436]	; 0x59c
 80110d4:	f8c3 85a0 	str.w	r8, [r3, #1440]	; 0x5a0
 80110d8:	e9c4 78da 	strd	r7, r8, [r4, #872]	; 0x368
 80110dc:	64f4      	str	r4, [r6, #76]	; 0x4c
 80110de:	f001 f8bd 	bl	801225c <rmw_uxrce_init_node_memory>
 80110e2:	2205      	movs	r2, #5
 80110e4:	4956      	ldr	r1, [pc, #344]	; (8011240 <rmw_init+0x21c>)
 80110e6:	4857      	ldr	r0, [pc, #348]	; (8011244 <rmw_init+0x220>)
 80110e8:	f001 f898 	bl	801221c <rmw_uxrce_init_subscription_memory>
 80110ec:	220a      	movs	r2, #10
 80110ee:	4956      	ldr	r1, [pc, #344]	; (8011248 <rmw_init+0x224>)
 80110f0:	4856      	ldr	r0, [pc, #344]	; (801124c <rmw_init+0x228>)
 80110f2:	f001 f873 	bl	80121dc <rmw_uxrce_init_publisher_memory>
 80110f6:	2201      	movs	r2, #1
 80110f8:	4955      	ldr	r1, [pc, #340]	; (8011250 <rmw_init+0x22c>)
 80110fa:	4856      	ldr	r0, [pc, #344]	; (8011254 <rmw_init+0x230>)
 80110fc:	f001 f82e 	bl	801215c <rmw_uxrce_init_service_memory>
 8011100:	2201      	movs	r2, #1
 8011102:	4955      	ldr	r1, [pc, #340]	; (8011258 <rmw_init+0x234>)
 8011104:	4855      	ldr	r0, [pc, #340]	; (801125c <rmw_init+0x238>)
 8011106:	f001 f849 	bl	801219c <rmw_uxrce_init_client_memory>
 801110a:	220f      	movs	r2, #15
 801110c:	4954      	ldr	r1, [pc, #336]	; (8011260 <rmw_init+0x23c>)
 801110e:	4855      	ldr	r0, [pc, #340]	; (8011264 <rmw_init+0x240>)
 8011110:	f001 f8e4 	bl	80122dc <rmw_uxrce_init_topic_memory>
 8011114:	2203      	movs	r2, #3
 8011116:	4954      	ldr	r1, [pc, #336]	; (8011268 <rmw_init+0x244>)
 8011118:	4854      	ldr	r0, [pc, #336]	; (801126c <rmw_init+0x248>)
 801111a:	f001 f91f 	bl	801235c <rmw_uxrce_init_init_options_impl_memory>
 801111e:	2204      	movs	r2, #4
 8011120:	4953      	ldr	r1, [pc, #332]	; (8011270 <rmw_init+0x24c>)
 8011122:	4854      	ldr	r0, [pc, #336]	; (8011274 <rmw_init+0x250>)
 8011124:	f001 f93a 	bl	801239c <rmw_uxrce_init_wait_set_memory>
 8011128:	4953      	ldr	r1, [pc, #332]	; (8011278 <rmw_init+0x254>)
 801112a:	4854      	ldr	r0, [pc, #336]	; (801127c <rmw_init+0x258>)
 801112c:	2204      	movs	r2, #4
 801112e:	f001 f955 	bl	80123dc <rmw_uxrce_init_guard_condition_memory>
 8011132:	4642      	mov	r2, r8
 8011134:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8011136:	6cf0      	ldr	r0, [r6, #76]	; 0x4c
 8011138:	f000 fff8 	bl	801212c <rmw_uxrce_transport_init>
 801113c:	4607      	mov	r7, r0
 801113e:	2800      	cmp	r0, #0
 8011140:	d158      	bne.n	80111f4 <rmw_init+0x1d0>
 8011142:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8011144:	f504 7528 	add.w	r5, r4, #672	; 0x2a0
 8011148:	f504 7122 	add.w	r1, r4, #648	; 0x288
 801114c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801114e:	4628      	mov	r0, r5
 8011150:	f002 fbda 	bl	8013908 <uxr_init_session>
 8011154:	4622      	mov	r2, r4
 8011156:	494a      	ldr	r1, [pc, #296]	; (8011280 <rmw_init+0x25c>)
 8011158:	4628      	mov	r0, r5
 801115a:	f002 fbf9 	bl	8013950 <uxr_set_topic_callback>
 801115e:	463a      	mov	r2, r7
 8011160:	4948      	ldr	r1, [pc, #288]	; (8011284 <rmw_init+0x260>)
 8011162:	4628      	mov	r0, r5
 8011164:	f002 fbf0 	bl	8013948 <uxr_set_status_callback>
 8011168:	463a      	mov	r2, r7
 801116a:	4947      	ldr	r1, [pc, #284]	; (8011288 <rmw_init+0x264>)
 801116c:	4628      	mov	r0, r5
 801116e:	f002 fbf3 	bl	8013958 <uxr_set_request_callback>
 8011172:	463a      	mov	r2, r7
 8011174:	4945      	ldr	r1, [pc, #276]	; (801128c <rmw_init+0x268>)
 8011176:	4628      	mov	r0, r5
 8011178:	f002 fbf2 	bl	8013960 <uxr_set_reply_callback>
 801117c:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 8011180:	2304      	movs	r3, #4
 8011182:	f504 7165 	add.w	r1, r4, #916	; 0x394
 8011186:	0092      	lsls	r2, r2, #2
 8011188:	4628      	mov	r0, r5
 801118a:	f002 fc29 	bl	80139e0 <uxr_create_input_reliable_stream>
 801118e:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 8011192:	2304      	movs	r3, #4
 8011194:	f604 3194 	addw	r1, r4, #2964	; 0xb94
 8011198:	0092      	lsls	r2, r2, #2
 801119a:	f8c4 0374 	str.w	r0, [r4, #884]	; 0x374
 801119e:	4628      	mov	r0, r5
 80111a0:	f002 fbf4 	bl	801398c <uxr_create_output_reliable_stream>
 80111a4:	f8c4 0378 	str.w	r0, [r4, #888]	; 0x378
 80111a8:	4628      	mov	r0, r5
 80111aa:	f002 fc13 	bl	80139d4 <uxr_create_input_best_effort_stream>
 80111ae:	f241 3194 	movw	r1, #5012	; 0x1394
 80111b2:	f8c4 0380 	str.w	r0, [r4, #896]	; 0x380
 80111b6:	4628      	mov	r0, r5
 80111b8:	4421      	add	r1, r4
 80111ba:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 80111be:	f002 fbd3 	bl	8013968 <uxr_create_output_best_effort_stream>
 80111c2:	f8c4 037c 	str.w	r0, [r4, #892]	; 0x37c
 80111c6:	4628      	mov	r0, r5
 80111c8:	f003 f95c 	bl	8014484 <uxr_create_session>
 80111cc:	b1f8      	cbz	r0, 801120e <rmw_init+0x1ea>
 80111ce:	4638      	mov	r0, r7
 80111d0:	b003      	add	sp, #12
 80111d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80111d6:	270b      	movs	r7, #11
 80111d8:	4638      	mov	r0, r7
 80111da:	b003      	add	sp, #12
 80111dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80111e0:	2701      	movs	r7, #1
 80111e2:	4638      	mov	r0, r7
 80111e4:	b003      	add	sp, #12
 80111e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80111ea:	270c      	movs	r7, #12
 80111ec:	4638      	mov	r0, r7
 80111ee:	b003      	add	sp, #12
 80111f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80111f4:	4648      	mov	r0, r9
 80111f6:	f002 f995 	bl	8013524 <uxr_close_custom_transport>
 80111fa:	4621      	mov	r1, r4
 80111fc:	480c      	ldr	r0, [pc, #48]	; (8011230 <rmw_init+0x20c>)
 80111fe:	f008 fa67 	bl	80196d0 <put_memory>
 8011202:	4638      	mov	r0, r7
 8011204:	f8c6 804c 	str.w	r8, [r6, #76]	; 0x4c
 8011208:	b003      	add	sp, #12
 801120a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801120e:	4648      	mov	r0, r9
 8011210:	f002 f988 	bl	8013524 <uxr_close_custom_transport>
 8011214:	4621      	mov	r1, r4
 8011216:	4806      	ldr	r0, [pc, #24]	; (8011230 <rmw_init+0x20c>)
 8011218:	f008 fa5a 	bl	80196d0 <put_memory>
 801121c:	64f7      	str	r7, [r6, #76]	; 0x4c
 801121e:	2701      	movs	r7, #1
 8011220:	e7d5      	b.n	80111ce <rmw_init+0x1aa>
 8011222:	bf00      	nop
 8011224:	0801d92c 	.word	0x0801d92c
 8011228:	2001140c 	.word	0x2001140c
 801122c:	2000d6b8 	.word	0x2000d6b8
 8011230:	200113fc 	.word	0x200113fc
 8011234:	2000ec60 	.word	0x2000ec60
 8011238:	2000ccdc 	.word	0x2000ccdc
 801123c:	200113cc 	.word	0x200113cc
 8011240:	20010d60 	.word	0x20010d60
 8011244:	2001141c 	.word	0x2001141c
 8011248:	2000cd80 	.word	0x2000cd80
 801124c:	200113dc 	.word	0x200113dc
 8011250:	2000d5f0 	.word	0x2000d5f0
 8011254:	200113ec 	.word	0x200113ec
 8011258:	2000cb10 	.word	0x2000cb10
 801125c:	2000cafc 	.word	0x2000cafc
 8011260:	20011198 	.word	0x20011198
 8011264:	2001142c 	.word	0x2001142c
 8011268:	2000cc58 	.word	0x2000cc58
 801126c:	200113bc 	.word	0x200113bc
 8011270:	2001133c 	.word	0x2001133c
 8011274:	2001143c 	.word	0x2001143c
 8011278:	2000cbd8 	.word	0x2000cbd8
 801127c:	200113ac 	.word	0x200113ac
 8011280:	080194e9 	.word	0x080194e9
 8011284:	080194e1 	.word	0x080194e1
 8011288:	08019581 	.word	0x08019581
 801128c:	0801961d 	.word	0x0801961d

08011290 <rmw_context_fini>:
 8011290:	4b17      	ldr	r3, [pc, #92]	; (80112f0 <rmw_context_fini+0x60>)
 8011292:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8011294:	b570      	push	{r4, r5, r6, lr}
 8011296:	681c      	ldr	r4, [r3, #0]
 8011298:	4605      	mov	r5, r0
 801129a:	b334      	cbz	r4, 80112ea <rmw_context_fini+0x5a>
 801129c:	2600      	movs	r6, #0
 801129e:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 80112a2:	6902      	ldr	r2, [r0, #16]
 80112a4:	428a      	cmp	r2, r1
 80112a6:	d018      	beq.n	80112da <rmw_context_fini+0x4a>
 80112a8:	2c00      	cmp	r4, #0
 80112aa:	d1f8      	bne.n	801129e <rmw_context_fini+0xe>
 80112ac:	b189      	cbz	r1, 80112d2 <rmw_context_fini+0x42>
 80112ae:	f8d1 3388 	ldr.w	r3, [r1, #904]	; 0x388
 80112b2:	f501 7028 	add.w	r0, r1, #672	; 0x2a0
 80112b6:	789b      	ldrb	r3, [r3, #2]
 80112b8:	2b01      	cmp	r3, #1
 80112ba:	bf14      	ite	ne
 80112bc:	210a      	movne	r1, #10
 80112be:	2100      	moveq	r1, #0
 80112c0:	f003 f8b8 	bl	8014434 <uxr_delete_session_retries>
 80112c4:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 80112c6:	f001 f8a9 	bl	801241c <rmw_uxrce_fini_session_memory>
 80112ca:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 80112cc:	3010      	adds	r0, #16
 80112ce:	f002 f929 	bl	8013524 <uxr_close_custom_transport>
 80112d2:	2300      	movs	r3, #0
 80112d4:	4630      	mov	r0, r6
 80112d6:	64eb      	str	r3, [r5, #76]	; 0x4c
 80112d8:	bd70      	pop	{r4, r5, r6, pc}
 80112da:	3018      	adds	r0, #24
 80112dc:	f000 f89c 	bl	8011418 <rmw_destroy_node>
 80112e0:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 80112e2:	4606      	mov	r6, r0
 80112e4:	2c00      	cmp	r4, #0
 80112e6:	d1da      	bne.n	801129e <rmw_context_fini+0xe>
 80112e8:	e7e0      	b.n	80112ac <rmw_context_fini+0x1c>
 80112ea:	4626      	mov	r6, r4
 80112ec:	e7de      	b.n	80112ac <rmw_context_fini+0x1c>
 80112ee:	bf00      	nop
 80112f0:	200113cc 	.word	0x200113cc

080112f4 <create_node>:
 80112f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80112f8:	b083      	sub	sp, #12
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d064      	beq.n	80113c8 <create_node+0xd4>
 80112fe:	4606      	mov	r6, r0
 8011300:	4838      	ldr	r0, [pc, #224]	; (80113e4 <create_node+0xf0>)
 8011302:	460f      	mov	r7, r1
 8011304:	4690      	mov	r8, r2
 8011306:	461d      	mov	r5, r3
 8011308:	f008 f9d2 	bl	80196b0 <get_memory>
 801130c:	2800      	cmp	r0, #0
 801130e:	d05b      	beq.n	80113c8 <create_node+0xd4>
 8011310:	6884      	ldr	r4, [r0, #8]
 8011312:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8011314:	f104 092c 	add.w	r9, r4, #44	; 0x2c
 8011318:	f104 0518 	add.w	r5, r4, #24
 801131c:	6123      	str	r3, [r4, #16]
 801131e:	f008 fa2f 	bl	8019780 <rmw_get_implementation_identifier>
 8011322:	f8c4 9020 	str.w	r9, [r4, #32]
 8011326:	e9c4 0406 	strd	r0, r4, [r4, #24]
 801132a:	4630      	mov	r0, r6
 801132c:	f7ee ff92 	bl	8000254 <strlen>
 8011330:	1c42      	adds	r2, r0, #1
 8011332:	2a3c      	cmp	r2, #60	; 0x3c
 8011334:	d840      	bhi.n	80113b8 <create_node+0xc4>
 8011336:	4648      	mov	r0, r9
 8011338:	f104 0968 	add.w	r9, r4, #104	; 0x68
 801133c:	4631      	mov	r1, r6
 801133e:	f00a fb0e 	bl	801b95e <memcpy>
 8011342:	4638      	mov	r0, r7
 8011344:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
 8011348:	f7ee ff84 	bl	8000254 <strlen>
 801134c:	1c42      	adds	r2, r0, #1
 801134e:	2a3c      	cmp	r2, #60	; 0x3c
 8011350:	d832      	bhi.n	80113b8 <create_node+0xc4>
 8011352:	4639      	mov	r1, r7
 8011354:	4648      	mov	r0, r9
 8011356:	f00a fb02 	bl	801b95e <memcpy>
 801135a:	6923      	ldr	r3, [r4, #16]
 801135c:	2101      	movs	r1, #1
 801135e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011362:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	; 0x594
 8011366:	1842      	adds	r2, r0, r1
 8011368:	f8a3 2594 	strh.w	r2, [r3, #1428]	; 0x594
 801136c:	f002 f8de 	bl	801352c <uxr_object_id>
 8011370:	6160      	str	r0, [r4, #20]
 8011372:	783b      	ldrb	r3, [r7, #0]
 8011374:	2b2f      	cmp	r3, #47	; 0x2f
 8011376:	d12c      	bne.n	80113d2 <create_node+0xde>
 8011378:	787b      	ldrb	r3, [r7, #1]
 801137a:	bb53      	cbnz	r3, 80113d2 <create_node+0xde>
 801137c:	4633      	mov	r3, r6
 801137e:	4a1a      	ldr	r2, [pc, #104]	; (80113e8 <create_node+0xf4>)
 8011380:	213c      	movs	r1, #60	; 0x3c
 8011382:	481a      	ldr	r0, [pc, #104]	; (80113ec <create_node+0xf8>)
 8011384:	f00a f8b2 	bl	801b4ec <sniprintf>
 8011388:	6920      	ldr	r0, [r4, #16]
 801138a:	2106      	movs	r1, #6
 801138c:	fa1f f388 	uxth.w	r3, r8
 8011390:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 8011394:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011398:	9101      	str	r1, [sp, #4]
 801139a:	4914      	ldr	r1, [pc, #80]	; (80113ec <create_node+0xf8>)
 801139c:	9100      	str	r1, [sp, #0]
 801139e:	6811      	ldr	r1, [r2, #0]
 80113a0:	6962      	ldr	r2, [r4, #20]
 80113a2:	f001 fe15 	bl	8012fd0 <uxr_buffer_create_participant_bin>
 80113a6:	4602      	mov	r2, r0
 80113a8:	6920      	ldr	r0, [r4, #16]
 80113aa:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 80113ae:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 80113b2:	f001 f9b7 	bl	8012724 <run_xrce_session>
 80113b6:	b918      	cbnz	r0, 80113c0 <create_node+0xcc>
 80113b8:	4628      	mov	r0, r5
 80113ba:	2500      	movs	r5, #0
 80113bc:	f001 f834 	bl	8012428 <rmw_uxrce_fini_node_memory>
 80113c0:	4628      	mov	r0, r5
 80113c2:	b003      	add	sp, #12
 80113c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80113c8:	2500      	movs	r5, #0
 80113ca:	4628      	mov	r0, r5
 80113cc:	b003      	add	sp, #12
 80113ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80113d2:	463b      	mov	r3, r7
 80113d4:	4a06      	ldr	r2, [pc, #24]	; (80113f0 <create_node+0xfc>)
 80113d6:	213c      	movs	r1, #60	; 0x3c
 80113d8:	9600      	str	r6, [sp, #0]
 80113da:	4804      	ldr	r0, [pc, #16]	; (80113ec <create_node+0xf8>)
 80113dc:	f00a f886 	bl	801b4ec <sniprintf>
 80113e0:	e7d2      	b.n	8011388 <create_node+0x94>
 80113e2:	bf00      	nop
 80113e4:	200113cc 	.word	0x200113cc
 80113e8:	0801d2cc 	.word	0x0801d2cc
 80113ec:	2000c980 	.word	0x2000c980
 80113f0:	0801cccc 	.word	0x0801cccc

080113f4 <rmw_create_node>:
 80113f4:	468c      	mov	ip, r1
 80113f6:	4611      	mov	r1, r2
 80113f8:	f1bc 0f00 	cmp.w	ip, #0
 80113fc:	d00a      	beq.n	8011414 <rmw_create_node+0x20>
 80113fe:	f89c 3000 	ldrb.w	r3, [ip]
 8011402:	b13b      	cbz	r3, 8011414 <rmw_create_node+0x20>
 8011404:	b132      	cbz	r2, 8011414 <rmw_create_node+0x20>
 8011406:	7813      	ldrb	r3, [r2, #0]
 8011408:	b123      	cbz	r3, 8011414 <rmw_create_node+0x20>
 801140a:	4603      	mov	r3, r0
 801140c:	6c82      	ldr	r2, [r0, #72]	; 0x48
 801140e:	4660      	mov	r0, ip
 8011410:	f7ff bf70 	b.w	80112f4 <create_node>
 8011414:	2000      	movs	r0, #0
 8011416:	4770      	bx	lr

08011418 <rmw_destroy_node>:
 8011418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801141a:	b328      	cbz	r0, 8011468 <rmw_destroy_node+0x50>
 801141c:	4607      	mov	r7, r0
 801141e:	6800      	ldr	r0, [r0, #0]
 8011420:	b120      	cbz	r0, 801142c <rmw_destroy_node+0x14>
 8011422:	4b37      	ldr	r3, [pc, #220]	; (8011500 <rmw_destroy_node+0xe8>)
 8011424:	6819      	ldr	r1, [r3, #0]
 8011426:	f7ee ff0b 	bl	8000240 <strcmp>
 801142a:	b9e8      	cbnz	r0, 8011468 <rmw_destroy_node+0x50>
 801142c:	687d      	ldr	r5, [r7, #4]
 801142e:	b1dd      	cbz	r5, 8011468 <rmw_destroy_node+0x50>
 8011430:	4b34      	ldr	r3, [pc, #208]	; (8011504 <rmw_destroy_node+0xec>)
 8011432:	681c      	ldr	r4, [r3, #0]
 8011434:	2c00      	cmp	r4, #0
 8011436:	d060      	beq.n	80114fa <rmw_destroy_node+0xe2>
 8011438:	2600      	movs	r6, #0
 801143a:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801143e:	f8d1 3080 	ldr.w	r3, [r1, #128]	; 0x80
 8011442:	429d      	cmp	r5, r3
 8011444:	d013      	beq.n	801146e <rmw_destroy_node+0x56>
 8011446:	2c00      	cmp	r4, #0
 8011448:	d1f7      	bne.n	801143a <rmw_destroy_node+0x22>
 801144a:	4b2f      	ldr	r3, [pc, #188]	; (8011508 <rmw_destroy_node+0xf0>)
 801144c:	681c      	ldr	r4, [r3, #0]
 801144e:	b1c4      	cbz	r4, 8011482 <rmw_destroy_node+0x6a>
 8011450:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8011454:	6a0b      	ldr	r3, [r1, #32]
 8011456:	429d      	cmp	r5, r3
 8011458:	d1f9      	bne.n	801144e <rmw_destroy_node+0x36>
 801145a:	317c      	adds	r1, #124	; 0x7c
 801145c:	4638      	mov	r0, r7
 801145e:	f000 fdaf 	bl	8011fc0 <rmw_destroy_subscription>
 8011462:	2801      	cmp	r0, #1
 8011464:	4606      	mov	r6, r0
 8011466:	d1f2      	bne.n	801144e <rmw_destroy_node+0x36>
 8011468:	2601      	movs	r6, #1
 801146a:	4630      	mov	r0, r6
 801146c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801146e:	3184      	adds	r1, #132	; 0x84
 8011470:	4638      	mov	r0, r7
 8011472:	f000 f9b1 	bl	80117d8 <rmw_destroy_publisher>
 8011476:	2801      	cmp	r0, #1
 8011478:	4606      	mov	r6, r0
 801147a:	d0f5      	beq.n	8011468 <rmw_destroy_node+0x50>
 801147c:	2c00      	cmp	r4, #0
 801147e:	d1dc      	bne.n	801143a <rmw_destroy_node+0x22>
 8011480:	e7e3      	b.n	801144a <rmw_destroy_node+0x32>
 8011482:	4b22      	ldr	r3, [pc, #136]	; (801150c <rmw_destroy_node+0xf4>)
 8011484:	681c      	ldr	r4, [r3, #0]
 8011486:	b16c      	cbz	r4, 80114a4 <rmw_destroy_node+0x8c>
 8011488:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801148c:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 801148e:	429d      	cmp	r5, r3
 8011490:	d1f9      	bne.n	8011486 <rmw_destroy_node+0x6e>
 8011492:	317c      	adds	r1, #124	; 0x7c
 8011494:	4638      	mov	r0, r7
 8011496:	f000 fc1d 	bl	8011cd4 <rmw_destroy_service>
 801149a:	2801      	cmp	r0, #1
 801149c:	4606      	mov	r6, r0
 801149e:	d0e3      	beq.n	8011468 <rmw_destroy_node+0x50>
 80114a0:	2c00      	cmp	r4, #0
 80114a2:	d1f1      	bne.n	8011488 <rmw_destroy_node+0x70>
 80114a4:	4b1a      	ldr	r3, [pc, #104]	; (8011510 <rmw_destroy_node+0xf8>)
 80114a6:	681c      	ldr	r4, [r3, #0]
 80114a8:	b16c      	cbz	r4, 80114c6 <rmw_destroy_node+0xae>
 80114aa:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 80114ae:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 80114b0:	429d      	cmp	r5, r3
 80114b2:	d1f9      	bne.n	80114a8 <rmw_destroy_node+0x90>
 80114b4:	317c      	adds	r1, #124	; 0x7c
 80114b6:	4638      	mov	r0, r7
 80114b8:	f008 f91e 	bl	80196f8 <rmw_destroy_client>
 80114bc:	2801      	cmp	r0, #1
 80114be:	4606      	mov	r6, r0
 80114c0:	d0d2      	beq.n	8011468 <rmw_destroy_node+0x50>
 80114c2:	2c00      	cmp	r4, #0
 80114c4:	d1f1      	bne.n	80114aa <rmw_destroy_node+0x92>
 80114c6:	6928      	ldr	r0, [r5, #16]
 80114c8:	696a      	ldr	r2, [r5, #20]
 80114ca:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 80114ce:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80114d2:	6819      	ldr	r1, [r3, #0]
 80114d4:	f001 fd30 	bl	8012f38 <uxr_buffer_delete_entity>
 80114d8:	4602      	mov	r2, r0
 80114da:	6928      	ldr	r0, [r5, #16]
 80114dc:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 80114e0:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 80114e4:	f001 f91e 	bl	8012724 <run_xrce_session>
 80114e8:	4603      	mov	r3, r0
 80114ea:	4638      	mov	r0, r7
 80114ec:	2b00      	cmp	r3, #0
 80114ee:	bf08      	it	eq
 80114f0:	2602      	moveq	r6, #2
 80114f2:	f000 ff99 	bl	8012428 <rmw_uxrce_fini_node_memory>
 80114f6:	4630      	mov	r0, r6
 80114f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80114fa:	4626      	mov	r6, r4
 80114fc:	e7a5      	b.n	801144a <rmw_destroy_node+0x32>
 80114fe:	bf00      	nop
 8011500:	0801d92c 	.word	0x0801d92c
 8011504:	200113dc 	.word	0x200113dc
 8011508:	2001141c 	.word	0x2001141c
 801150c:	200113ec 	.word	0x200113ec
 8011510:	2000cafc 	.word	0x2000cafc

08011514 <rmw_node_get_graph_guard_condition>:
 8011514:	6843      	ldr	r3, [r0, #4]
 8011516:	6918      	ldr	r0, [r3, #16]
 8011518:	f500 705a 	add.w	r0, r0, #872	; 0x368
 801151c:	4770      	bx	lr
 801151e:	bf00      	nop

08011520 <flush_session>:
 8011520:	6fc9      	ldr	r1, [r1, #124]	; 0x7c
 8011522:	f002 be3d 	b.w	80141a0 <uxr_run_session_until_confirm_delivery>
 8011526:	bf00      	nop

08011528 <rmw_publish>:
 8011528:	2800      	cmp	r0, #0
 801152a:	d053      	beq.n	80115d4 <rmw_publish+0xac>
 801152c:	b570      	push	{r4, r5, r6, lr}
 801152e:	460d      	mov	r5, r1
 8011530:	b08e      	sub	sp, #56	; 0x38
 8011532:	2900      	cmp	r1, #0
 8011534:	d04b      	beq.n	80115ce <rmw_publish+0xa6>
 8011536:	4604      	mov	r4, r0
 8011538:	6800      	ldr	r0, [r0, #0]
 801153a:	f001 fa05 	bl	8012948 <is_uxrce_rmw_identifier_valid>
 801153e:	2800      	cmp	r0, #0
 8011540:	d045      	beq.n	80115ce <rmw_publish+0xa6>
 8011542:	6866      	ldr	r6, [r4, #4]
 8011544:	2e00      	cmp	r6, #0
 8011546:	d042      	beq.n	80115ce <rmw_publish+0xa6>
 8011548:	69b4      	ldr	r4, [r6, #24]
 801154a:	4628      	mov	r0, r5
 801154c:	6923      	ldr	r3, [r4, #16]
 801154e:	4798      	blx	r3
 8011550:	69f3      	ldr	r3, [r6, #28]
 8011552:	9005      	str	r0, [sp, #20]
 8011554:	b113      	cbz	r3, 801155c <rmw_publish+0x34>
 8011556:	a805      	add	r0, sp, #20
 8011558:	4798      	blx	r3
 801155a:	9805      	ldr	r0, [sp, #20]
 801155c:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8011560:	691b      	ldr	r3, [r3, #16]
 8011562:	9000      	str	r0, [sp, #0]
 8011564:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8011568:	6972      	ldr	r2, [r6, #20]
 801156a:	ab06      	add	r3, sp, #24
 801156c:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 801156e:	f004 f891 	bl	8015694 <uxr_prepare_output_stream>
 8011572:	b1d8      	cbz	r0, 80115ac <rmw_publish+0x84>
 8011574:	68a3      	ldr	r3, [r4, #8]
 8011576:	a906      	add	r1, sp, #24
 8011578:	4628      	mov	r0, r5
 801157a:	4798      	blx	r3
 801157c:	6a33      	ldr	r3, [r6, #32]
 801157e:	4604      	mov	r4, r0
 8011580:	b10b      	cbz	r3, 8011586 <rmw_publish+0x5e>
 8011582:	a806      	add	r0, sp, #24
 8011584:	4798      	blx	r3
 8011586:	f896 307a 	ldrb.w	r3, [r6, #122]	; 0x7a
 801158a:	2b01      	cmp	r3, #1
 801158c:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8011590:	d022      	beq.n	80115d8 <rmw_publish+0xb0>
 8011592:	6918      	ldr	r0, [r3, #16]
 8011594:	6ff1      	ldr	r1, [r6, #124]	; 0x7c
 8011596:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801159a:	f002 fe01 	bl	80141a0 <uxr_run_session_until_confirm_delivery>
 801159e:	4020      	ands	r0, r4
 80115a0:	b2c4      	uxtb	r4, r0
 80115a2:	f084 0001 	eor.w	r0, r4, #1
 80115a6:	b2c0      	uxtb	r0, r0
 80115a8:	b00e      	add	sp, #56	; 0x38
 80115aa:	bd70      	pop	{r4, r5, r6, pc}
 80115ac:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 80115b0:	6918      	ldr	r0, [r3, #16]
 80115b2:	9b05      	ldr	r3, [sp, #20]
 80115b4:	9602      	str	r6, [sp, #8]
 80115b6:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80115ba:	9300      	str	r3, [sp, #0]
 80115bc:	4b09      	ldr	r3, [pc, #36]	; (80115e4 <rmw_publish+0xbc>)
 80115be:	9301      	str	r3, [sp, #4]
 80115c0:	ab06      	add	r3, sp, #24
 80115c2:	6972      	ldr	r2, [r6, #20]
 80115c4:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 80115c6:	f004 f895 	bl	80156f4 <uxr_prepare_output_stream_fragmented>
 80115ca:	2800      	cmp	r0, #0
 80115cc:	d1d2      	bne.n	8011574 <rmw_publish+0x4c>
 80115ce:	2001      	movs	r0, #1
 80115d0:	b00e      	add	sp, #56	; 0x38
 80115d2:	bd70      	pop	{r4, r5, r6, pc}
 80115d4:	2001      	movs	r0, #1
 80115d6:	4770      	bx	lr
 80115d8:	6918      	ldr	r0, [r3, #16]
 80115da:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80115de:	f002 fa25 	bl	8013a2c <uxr_flash_output_streams>
 80115e2:	e7de      	b.n	80115a2 <rmw_publish+0x7a>
 80115e4:	08011521 	.word	0x08011521

080115e8 <rmw_create_publisher>:
 80115e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115ec:	b087      	sub	sp, #28
 80115ee:	2800      	cmp	r0, #0
 80115f0:	f000 80d2 	beq.w	8011798 <rmw_create_publisher+0x1b0>
 80115f4:	460e      	mov	r6, r1
 80115f6:	2900      	cmp	r1, #0
 80115f8:	f000 80ce 	beq.w	8011798 <rmw_create_publisher+0x1b0>
 80115fc:	4604      	mov	r4, r0
 80115fe:	6800      	ldr	r0, [r0, #0]
 8011600:	4615      	mov	r5, r2
 8011602:	461f      	mov	r7, r3
 8011604:	f001 f9a0 	bl	8012948 <is_uxrce_rmw_identifier_valid>
 8011608:	f080 0001 	eor.w	r0, r0, #1
 801160c:	b2c0      	uxtb	r0, r0
 801160e:	2800      	cmp	r0, #0
 8011610:	f040 80c2 	bne.w	8011798 <rmw_create_publisher+0x1b0>
 8011614:	2d00      	cmp	r5, #0
 8011616:	f000 80bf 	beq.w	8011798 <rmw_create_publisher+0x1b0>
 801161a:	782b      	ldrb	r3, [r5, #0]
 801161c:	2b00      	cmp	r3, #0
 801161e:	f000 80bb 	beq.w	8011798 <rmw_create_publisher+0x1b0>
 8011622:	2f00      	cmp	r7, #0
 8011624:	f000 80b8 	beq.w	8011798 <rmw_create_publisher+0x1b0>
 8011628:	485e      	ldr	r0, [pc, #376]	; (80117a4 <rmw_create_publisher+0x1bc>)
 801162a:	f8d4 9004 	ldr.w	r9, [r4, #4]
 801162e:	f008 f83f 	bl	80196b0 <get_memory>
 8011632:	2800      	cmp	r0, #0
 8011634:	f000 80b0 	beq.w	8011798 <rmw_create_publisher+0x1b0>
 8011638:	6884      	ldr	r4, [r0, #8]
 801163a:	f104 0a9c 	add.w	sl, r4, #156	; 0x9c
 801163e:	f8c4 4088 	str.w	r4, [r4, #136]	; 0x88
 8011642:	f008 f89d 	bl	8019780 <rmw_get_implementation_identifier>
 8011646:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
 801164a:	f8c4 a08c 	str.w	sl, [r4, #140]	; 0x8c
 801164e:	4628      	mov	r0, r5
 8011650:	f7ee fe00 	bl	8000254 <strlen>
 8011654:	3001      	adds	r0, #1
 8011656:	f104 0884 	add.w	r8, r4, #132	; 0x84
 801165a:	283c      	cmp	r0, #60	; 0x3c
 801165c:	f200 808f 	bhi.w	801177e <rmw_create_publisher+0x196>
 8011660:	462b      	mov	r3, r5
 8011662:	4a51      	ldr	r2, [pc, #324]	; (80117a8 <rmw_create_publisher+0x1c0>)
 8011664:	213c      	movs	r1, #60	; 0x3c
 8011666:	4650      	mov	r0, sl
 8011668:	f009 ff40 	bl	801b4ec <sniprintf>
 801166c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8011670:	4639      	mov	r1, r7
 8011672:	2250      	movs	r2, #80	; 0x50
 8011674:	67e3      	str	r3, [r4, #124]	; 0x7c
 8011676:	f104 0028 	add.w	r0, r4, #40	; 0x28
 801167a:	f8c4 9080 	str.w	r9, [r4, #128]	; 0x80
 801167e:	f00a f96e 	bl	801b95e <memcpy>
 8011682:	7a3b      	ldrb	r3, [r7, #8]
 8011684:	4630      	mov	r0, r6
 8011686:	4949      	ldr	r1, [pc, #292]	; (80117ac <rmw_create_publisher+0x1c4>)
 8011688:	2b02      	cmp	r3, #2
 801168a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801168e:	bf0c      	ite	eq
 8011690:	f8d3 337c 	ldreq.w	r3, [r3, #892]	; 0x37c
 8011694:	f8d3 3378 	ldrne.w	r3, [r3, #888]	; 0x378
 8011698:	67a3      	str	r3, [r4, #120]	; 0x78
 801169a:	2300      	movs	r3, #0
 801169c:	e9c4 3307 	strd	r3, r3, [r4, #28]
 80116a0:	f001 f960 	bl	8012964 <get_message_typesupport_handle>
 80116a4:	2800      	cmp	r0, #0
 80116a6:	d06a      	beq.n	801177e <rmw_create_publisher+0x196>
 80116a8:	6842      	ldr	r2, [r0, #4]
 80116aa:	61a2      	str	r2, [r4, #24]
 80116ac:	2a00      	cmp	r2, #0
 80116ae:	d066      	beq.n	801177e <rmw_create_publisher+0x196>
 80116b0:	4629      	mov	r1, r5
 80116b2:	463b      	mov	r3, r7
 80116b4:	4648      	mov	r0, r9
 80116b6:	f008 f893 	bl	80197e0 <create_topic>
 80116ba:	6260      	str	r0, [r4, #36]	; 0x24
 80116bc:	2800      	cmp	r0, #0
 80116be:	d062      	beq.n	8011786 <rmw_create_publisher+0x19e>
 80116c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80116c4:	2103      	movs	r1, #3
 80116c6:	2506      	movs	r5, #6
 80116c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80116cc:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	; 0x598
 80116d0:	1c42      	adds	r2, r0, #1
 80116d2:	f8a3 2598 	strh.w	r2, [r3, #1432]	; 0x598
 80116d6:	f001 ff29 	bl	801352c <uxr_object_id>
 80116da:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 80116de:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80116e2:	6120      	str	r0, [r4, #16]
 80116e4:	f8d3 3384 	ldr.w	r3, [r3, #900]	; 0x384
 80116e8:	6910      	ldr	r0, [r2, #16]
 80116ea:	9500      	str	r5, [sp, #0]
 80116ec:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80116f0:	6819      	ldr	r1, [r3, #0]
 80116f2:	6922      	ldr	r2, [r4, #16]
 80116f4:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80116f8:	f001 fcd2 	bl	80130a0 <uxr_buffer_create_publisher_bin>
 80116fc:	4602      	mov	r2, r0
 80116fe:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8011702:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8011706:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 801170a:	f001 f80b 	bl	8012724 <run_xrce_session>
 801170e:	b3b0      	cbz	r0, 801177e <rmw_create_publisher+0x196>
 8011710:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011714:	2105      	movs	r1, #5
 8011716:	f10d 0a10 	add.w	sl, sp, #16
 801171a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801171e:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	; 0x59a
 8011722:	1c42      	adds	r2, r0, #1
 8011724:	f8a3 259a 	strh.w	r2, [r3, #1434]	; 0x59a
 8011728:	f001 ff00 	bl	801352c <uxr_object_id>
 801172c:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8011730:	4639      	mov	r1, r7
 8011732:	6160      	str	r0, [r4, #20]
 8011734:	691e      	ldr	r6, [r3, #16]
 8011736:	4650      	mov	r0, sl
 8011738:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801173c:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 8011740:	f506 7628 	add.w	r6, r6, #672	; 0x2a0
 8011744:	f8d3 7384 	ldr.w	r7, [r3, #900]	; 0x384
 8011748:	f001 f808 	bl	801275c <convert_qos_profile>
 801174c:	9503      	str	r5, [sp, #12]
 801174e:	e89a 0003 	ldmia.w	sl, {r0, r1}
 8011752:	9001      	str	r0, [sp, #4]
 8011754:	4630      	mov	r0, r6
 8011756:	f8ad 1008 	strh.w	r1, [sp, #8]
 801175a:	f8db 3010 	ldr.w	r3, [fp, #16]
 801175e:	9300      	str	r3, [sp, #0]
 8011760:	6839      	ldr	r1, [r7, #0]
 8011762:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8011766:	f001 fcfb 	bl	8013160 <uxr_buffer_create_datawriter_bin>
 801176a:	4602      	mov	r2, r0
 801176c:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8011770:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8011774:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8011778:	f000 ffd4 	bl	8012724 <run_xrce_session>
 801177c:	b970      	cbnz	r0, 801179c <rmw_create_publisher+0x1b4>
 801177e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8011780:	b108      	cbz	r0, 8011786 <rmw_create_publisher+0x19e>
 8011782:	f000 fec1 	bl	8012508 <rmw_uxrce_fini_topic_memory>
 8011786:	4640      	mov	r0, r8
 8011788:	f04f 0800 	mov.w	r8, #0
 801178c:	f000 fe64 	bl	8012458 <rmw_uxrce_fini_publisher_memory>
 8011790:	4640      	mov	r0, r8
 8011792:	b007      	add	sp, #28
 8011794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011798:	f04f 0800 	mov.w	r8, #0
 801179c:	4640      	mov	r0, r8
 801179e:	b007      	add	sp, #28
 80117a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117a4:	200113dc 	.word	0x200113dc
 80117a8:	0801d2cc 	.word	0x0801d2cc
 80117ac:	0801c8a0 	.word	0x0801c8a0

080117b0 <rmw_publisher_get_actual_qos>:
 80117b0:	b178      	cbz	r0, 80117d2 <rmw_publisher_get_actual_qos+0x22>
 80117b2:	b510      	push	{r4, lr}
 80117b4:	fab1 f481 	clz	r4, r1
 80117b8:	0964      	lsrs	r4, r4, #5
 80117ba:	b141      	cbz	r1, 80117ce <rmw_publisher_get_actual_qos+0x1e>
 80117bc:	6843      	ldr	r3, [r0, #4]
 80117be:	2250      	movs	r2, #80	; 0x50
 80117c0:	4608      	mov	r0, r1
 80117c2:	f103 0128 	add.w	r1, r3, #40	; 0x28
 80117c6:	f00a f8ca 	bl	801b95e <memcpy>
 80117ca:	4620      	mov	r0, r4
 80117cc:	bd10      	pop	{r4, pc}
 80117ce:	200b      	movs	r0, #11
 80117d0:	bd10      	pop	{r4, pc}
 80117d2:	200b      	movs	r0, #11
 80117d4:	4770      	bx	lr
 80117d6:	bf00      	nop

080117d8 <rmw_destroy_publisher>:
 80117d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80117dc:	b128      	cbz	r0, 80117ea <rmw_destroy_publisher+0x12>
 80117de:	4604      	mov	r4, r0
 80117e0:	6800      	ldr	r0, [r0, #0]
 80117e2:	460d      	mov	r5, r1
 80117e4:	f001 f8b0 	bl	8012948 <is_uxrce_rmw_identifier_valid>
 80117e8:	b918      	cbnz	r0, 80117f2 <rmw_destroy_publisher+0x1a>
 80117ea:	2401      	movs	r4, #1
 80117ec:	4620      	mov	r0, r4
 80117ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80117f2:	6863      	ldr	r3, [r4, #4]
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d0f8      	beq.n	80117ea <rmw_destroy_publisher+0x12>
 80117f8:	fab5 f485 	clz	r4, r5
 80117fc:	0964      	lsrs	r4, r4, #5
 80117fe:	2d00      	cmp	r5, #0
 8011800:	d0f3      	beq.n	80117ea <rmw_destroy_publisher+0x12>
 8011802:	6828      	ldr	r0, [r5, #0]
 8011804:	f001 f8a0 	bl	8012948 <is_uxrce_rmw_identifier_valid>
 8011808:	2800      	cmp	r0, #0
 801180a:	d0ee      	beq.n	80117ea <rmw_destroy_publisher+0x12>
 801180c:	686e      	ldr	r6, [r5, #4]
 801180e:	2e00      	cmp	r6, #0
 8011810:	d0eb      	beq.n	80117ea <rmw_destroy_publisher+0x12>
 8011812:	6a70      	ldr	r0, [r6, #36]	; 0x24
 8011814:	f8d6 7080 	ldr.w	r7, [r6, #128]	; 0x80
 8011818:	f008 f832 	bl	8019880 <destroy_topic>
 801181c:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8011820:	6972      	ldr	r2, [r6, #20]
 8011822:	6918      	ldr	r0, [r3, #16]
 8011824:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8011828:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801182c:	6819      	ldr	r1, [r3, #0]
 801182e:	f001 fb83 	bl	8012f38 <uxr_buffer_delete_entity>
 8011832:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8011836:	4680      	mov	r8, r0
 8011838:	6932      	ldr	r2, [r6, #16]
 801183a:	6918      	ldr	r0, [r3, #16]
 801183c:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8011840:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011844:	6819      	ldr	r1, [r3, #0]
 8011846:	f001 fb77 	bl	8012f38 <uxr_buffer_delete_entity>
 801184a:	4606      	mov	r6, r0
 801184c:	6938      	ldr	r0, [r7, #16]
 801184e:	4642      	mov	r2, r8
 8011850:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8011854:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8011858:	f000 ff64 	bl	8012724 <run_xrce_session>
 801185c:	693f      	ldr	r7, [r7, #16]
 801185e:	4632      	mov	r2, r6
 8011860:	4606      	mov	r6, r0
 8011862:	f8d7 3390 	ldr.w	r3, [r7, #912]	; 0x390
 8011866:	4638      	mov	r0, r7
 8011868:	f8d7 1388 	ldr.w	r1, [r7, #904]	; 0x388
 801186c:	f000 ff5a 	bl	8012724 <run_xrce_session>
 8011870:	b126      	cbz	r6, 801187c <rmw_destroy_publisher+0xa4>
 8011872:	b118      	cbz	r0, 801187c <rmw_destroy_publisher+0xa4>
 8011874:	4628      	mov	r0, r5
 8011876:	f000 fdef 	bl	8012458 <rmw_uxrce_fini_publisher_memory>
 801187a:	e7b7      	b.n	80117ec <rmw_destroy_publisher+0x14>
 801187c:	2402      	movs	r4, #2
 801187e:	e7f9      	b.n	8011874 <rmw_destroy_publisher+0x9c>

08011880 <rmw_send_request>:
 8011880:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011884:	4604      	mov	r4, r0
 8011886:	6800      	ldr	r0, [r0, #0]
 8011888:	b08b      	sub	sp, #44	; 0x2c
 801188a:	460e      	mov	r6, r1
 801188c:	4615      	mov	r5, r2
 801188e:	b128      	cbz	r0, 801189c <rmw_send_request+0x1c>
 8011890:	4b21      	ldr	r3, [pc, #132]	; (8011918 <rmw_send_request+0x98>)
 8011892:	6819      	ldr	r1, [r3, #0]
 8011894:	f7ee fcd4 	bl	8000240 <strcmp>
 8011898:	2800      	cmp	r0, #0
 801189a:	d139      	bne.n	8011910 <rmw_send_request+0x90>
 801189c:	6864      	ldr	r4, [r4, #4]
 801189e:	2700      	movs	r7, #0
 80118a0:	6963      	ldr	r3, [r4, #20]
 80118a2:	f8d4 8078 	ldr.w	r8, [r4, #120]	; 0x78
 80118a6:	689b      	ldr	r3, [r3, #8]
 80118a8:	4798      	blx	r3
 80118aa:	f8d0 9004 	ldr.w	r9, [r0, #4]
 80118ae:	4630      	mov	r0, r6
 80118b0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80118b4:	4798      	blx	r3
 80118b6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80118ba:	9000      	str	r0, [sp, #0]
 80118bc:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 80118c0:	6922      	ldr	r2, [r4, #16]
 80118c2:	ab02      	add	r3, sp, #8
 80118c4:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80118c6:	f003 fee5 	bl	8015694 <uxr_prepare_output_stream>
 80118ca:	e9c5 0700 	strd	r0, r7, [r5]
 80118ce:	b198      	cbz	r0, 80118f8 <rmw_send_request+0x78>
 80118d0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80118d4:	a902      	add	r1, sp, #8
 80118d6:	4630      	mov	r0, r6
 80118d8:	4798      	blx	r3
 80118da:	f894 3072 	ldrb.w	r3, [r4, #114]	; 0x72
 80118de:	f8d8 0010 	ldr.w	r0, [r8, #16]
 80118e2:	2b01      	cmp	r3, #1
 80118e4:	d00c      	beq.n	8011900 <rmw_send_request+0x80>
 80118e6:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80118e8:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80118ec:	f002 fc58 	bl	80141a0 <uxr_run_session_until_confirm_delivery>
 80118f0:	4638      	mov	r0, r7
 80118f2:	b00b      	add	sp, #44	; 0x2c
 80118f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80118f8:	2001      	movs	r0, #1
 80118fa:	b00b      	add	sp, #44	; 0x2c
 80118fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011900:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011904:	f002 f892 	bl	8013a2c <uxr_flash_output_streams>
 8011908:	4638      	mov	r0, r7
 801190a:	b00b      	add	sp, #44	; 0x2c
 801190c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011910:	200c      	movs	r0, #12
 8011912:	b00b      	add	sp, #44	; 0x2c
 8011914:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011918:	0801d92c 	.word	0x0801d92c

0801191c <rmw_take_request>:
 801191c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011920:	4605      	mov	r5, r0
 8011922:	6800      	ldr	r0, [r0, #0]
 8011924:	b089      	sub	sp, #36	; 0x24
 8011926:	460c      	mov	r4, r1
 8011928:	4690      	mov	r8, r2
 801192a:	461e      	mov	r6, r3
 801192c:	b128      	cbz	r0, 801193a <rmw_take_request+0x1e>
 801192e:	4b28      	ldr	r3, [pc, #160]	; (80119d0 <rmw_take_request+0xb4>)
 8011930:	6819      	ldr	r1, [r3, #0]
 8011932:	f7ee fc85 	bl	8000240 <strcmp>
 8011936:	2800      	cmp	r0, #0
 8011938:	d146      	bne.n	80119c8 <rmw_take_request+0xac>
 801193a:	b10e      	cbz	r6, 8011940 <rmw_take_request+0x24>
 801193c:	2300      	movs	r3, #0
 801193e:	7033      	strb	r3, [r6, #0]
 8011940:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8011944:	f000 fe70 	bl	8012628 <rmw_uxrce_clean_expired_static_input_buffer>
 8011948:	4648      	mov	r0, r9
 801194a:	f000 fe43 	bl	80125d4 <rmw_uxrce_find_static_input_buffer_by_owner>
 801194e:	4607      	mov	r7, r0
 8011950:	b3b0      	cbz	r0, 80119c0 <rmw_take_request+0xa4>
 8011952:	6885      	ldr	r5, [r0, #8]
 8011954:	f8d5 2838 	ldr.w	r2, [r5, #2104]	; 0x838
 8011958:	f8d5 383c 	ldr.w	r3, [r5, #2108]	; 0x83c
 801195c:	e9c4 3208 	strd	r3, r2, [r4, #32]
 8011960:	f895 3837 	ldrb.w	r3, [r5, #2103]	; 0x837
 8011964:	7423      	strb	r3, [r4, #16]
 8011966:	f8b5 2834 	ldrh.w	r2, [r5, #2100]	; 0x834
 801196a:	f895 3836 	ldrb.w	r3, [r5, #2102]	; 0x836
 801196e:	f8a4 2011 	strh.w	r2, [r4, #17]
 8011972:	74e3      	strb	r3, [r4, #19]
 8011974:	f8d5 1828 	ldr.w	r1, [r5, #2088]	; 0x828
 8011978:	f8d5 282c 	ldr.w	r2, [r5, #2092]	; 0x82c
 801197c:	f8d5 3830 	ldr.w	r3, [r5, #2096]	; 0x830
 8011980:	6161      	str	r1, [r4, #20]
 8011982:	61a2      	str	r2, [r4, #24]
 8011984:	61e3      	str	r3, [r4, #28]
 8011986:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801198a:	689b      	ldr	r3, [r3, #8]
 801198c:	4798      	blx	r3
 801198e:	6844      	ldr	r4, [r0, #4]
 8011990:	f8d5 2810 	ldr.w	r2, [r5, #2064]	; 0x810
 8011994:	f105 0110 	add.w	r1, r5, #16
 8011998:	4668      	mov	r0, sp
 801199a:	f7fd f829 	bl	800e9f0 <ucdr_init_buffer>
 801199e:	4641      	mov	r1, r8
 80119a0:	68e3      	ldr	r3, [r4, #12]
 80119a2:	4668      	mov	r0, sp
 80119a4:	4798      	blx	r3
 80119a6:	4639      	mov	r1, r7
 80119a8:	4604      	mov	r4, r0
 80119aa:	480a      	ldr	r0, [pc, #40]	; (80119d4 <rmw_take_request+0xb8>)
 80119ac:	f007 fe90 	bl	80196d0 <put_memory>
 80119b0:	b106      	cbz	r6, 80119b4 <rmw_take_request+0x98>
 80119b2:	7034      	strb	r4, [r6, #0]
 80119b4:	f084 0001 	eor.w	r0, r4, #1
 80119b8:	b2c0      	uxtb	r0, r0
 80119ba:	b009      	add	sp, #36	; 0x24
 80119bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80119c0:	2001      	movs	r0, #1
 80119c2:	b009      	add	sp, #36	; 0x24
 80119c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80119c8:	200c      	movs	r0, #12
 80119ca:	b009      	add	sp, #36	; 0x24
 80119cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80119d0:	0801d92c 	.word	0x0801d92c
 80119d4:	2001140c 	.word	0x2001140c

080119d8 <rmw_send_response>:
 80119d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80119da:	4605      	mov	r5, r0
 80119dc:	6800      	ldr	r0, [r0, #0]
 80119de:	b091      	sub	sp, #68	; 0x44
 80119e0:	460c      	mov	r4, r1
 80119e2:	4616      	mov	r6, r2
 80119e4:	b128      	cbz	r0, 80119f2 <rmw_send_response+0x1a>
 80119e6:	4b29      	ldr	r3, [pc, #164]	; (8011a8c <rmw_send_response+0xb4>)
 80119e8:	6819      	ldr	r1, [r3, #0]
 80119ea:	f7ee fc29 	bl	8000240 <strcmp>
 80119ee:	2800      	cmp	r0, #0
 80119f0:	d141      	bne.n	8011a76 <rmw_send_response+0x9e>
 80119f2:	686d      	ldr	r5, [r5, #4]
 80119f4:	68a1      	ldr	r1, [r4, #8]
 80119f6:	6860      	ldr	r0, [r4, #4]
 80119f8:	6faf      	ldr	r7, [r5, #120]	; 0x78
 80119fa:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 80119fe:	9307      	str	r3, [sp, #28]
 8011a00:	4623      	mov	r3, r4
 8011a02:	9206      	str	r2, [sp, #24]
 8011a04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011a08:	789b      	ldrb	r3, [r3, #2]
 8011a0a:	f88d 2017 	strb.w	r2, [sp, #23]
 8011a0e:	f88d 3016 	strb.w	r3, [sp, #22]
 8011a12:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 8011a16:	68e2      	ldr	r2, [r4, #12]
 8011a18:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011a1c:	ab02      	add	r3, sp, #8
 8011a1e:	696c      	ldr	r4, [r5, #20]
 8011a20:	c307      	stmia	r3!, {r0, r1, r2}
 8011a22:	68e3      	ldr	r3, [r4, #12]
 8011a24:	4798      	blx	r3
 8011a26:	6844      	ldr	r4, [r0, #4]
 8011a28:	4630      	mov	r0, r6
 8011a2a:	6923      	ldr	r3, [r4, #16]
 8011a2c:	4798      	blx	r3
 8011a2e:	f100 0318 	add.w	r3, r0, #24
 8011a32:	6938      	ldr	r0, [r7, #16]
 8011a34:	9300      	str	r3, [sp, #0]
 8011a36:	ab08      	add	r3, sp, #32
 8011a38:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011a3c:	692a      	ldr	r2, [r5, #16]
 8011a3e:	6f29      	ldr	r1, [r5, #112]	; 0x70
 8011a40:	f003 fe28 	bl	8015694 <uxr_prepare_output_stream>
 8011a44:	b910      	cbnz	r0, 8011a4c <rmw_send_response+0x74>
 8011a46:	2001      	movs	r0, #1
 8011a48:	b011      	add	sp, #68	; 0x44
 8011a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011a4c:	a902      	add	r1, sp, #8
 8011a4e:	a808      	add	r0, sp, #32
 8011a50:	f004 ff8c 	bl	801696c <uxr_serialize_SampleIdentity>
 8011a54:	68a3      	ldr	r3, [r4, #8]
 8011a56:	a908      	add	r1, sp, #32
 8011a58:	4630      	mov	r0, r6
 8011a5a:	4798      	blx	r3
 8011a5c:	f895 3072 	ldrb.w	r3, [r5, #114]	; 0x72
 8011a60:	6938      	ldr	r0, [r7, #16]
 8011a62:	2b01      	cmp	r3, #1
 8011a64:	d00a      	beq.n	8011a7c <rmw_send_response+0xa4>
 8011a66:	6f69      	ldr	r1, [r5, #116]	; 0x74
 8011a68:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011a6c:	f002 fb98 	bl	80141a0 <uxr_run_session_until_confirm_delivery>
 8011a70:	2000      	movs	r0, #0
 8011a72:	b011      	add	sp, #68	; 0x44
 8011a74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011a76:	200c      	movs	r0, #12
 8011a78:	b011      	add	sp, #68	; 0x44
 8011a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011a7c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011a80:	f001 ffd4 	bl	8013a2c <uxr_flash_output_streams>
 8011a84:	2000      	movs	r0, #0
 8011a86:	b011      	add	sp, #68	; 0x44
 8011a88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011a8a:	bf00      	nop
 8011a8c:	0801d92c 	.word	0x0801d92c

08011a90 <rmw_take_response>:
 8011a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a94:	4604      	mov	r4, r0
 8011a96:	6800      	ldr	r0, [r0, #0]
 8011a98:	b088      	sub	sp, #32
 8011a9a:	460f      	mov	r7, r1
 8011a9c:	4690      	mov	r8, r2
 8011a9e:	461d      	mov	r5, r3
 8011aa0:	b120      	cbz	r0, 8011aac <rmw_take_response+0x1c>
 8011aa2:	4b1d      	ldr	r3, [pc, #116]	; (8011b18 <rmw_take_response+0x88>)
 8011aa4:	6819      	ldr	r1, [r3, #0]
 8011aa6:	f7ee fbcb 	bl	8000240 <strcmp>
 8011aaa:	bb68      	cbnz	r0, 8011b08 <rmw_take_response+0x78>
 8011aac:	b10d      	cbz	r5, 8011ab2 <rmw_take_response+0x22>
 8011aae:	2300      	movs	r3, #0
 8011ab0:	702b      	strb	r3, [r5, #0]
 8011ab2:	6864      	ldr	r4, [r4, #4]
 8011ab4:	f000 fdb8 	bl	8012628 <rmw_uxrce_clean_expired_static_input_buffer>
 8011ab8:	4620      	mov	r0, r4
 8011aba:	f000 fd8b 	bl	80125d4 <rmw_uxrce_find_static_input_buffer_by_owner>
 8011abe:	4606      	mov	r6, r0
 8011ac0:	b330      	cbz	r0, 8011b10 <rmw_take_response+0x80>
 8011ac2:	6963      	ldr	r3, [r4, #20]
 8011ac4:	6884      	ldr	r4, [r0, #8]
 8011ac6:	68db      	ldr	r3, [r3, #12]
 8011ac8:	f504 6203 	add.w	r2, r4, #2096	; 0x830
 8011acc:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 8011ad0:	e9c7 0108 	strd	r0, r1, [r7, #32]
 8011ad4:	4798      	blx	r3
 8011ad6:	6847      	ldr	r7, [r0, #4]
 8011ad8:	f8d4 2810 	ldr.w	r2, [r4, #2064]	; 0x810
 8011adc:	f104 0110 	add.w	r1, r4, #16
 8011ae0:	4668      	mov	r0, sp
 8011ae2:	f7fc ff85 	bl	800e9f0 <ucdr_init_buffer>
 8011ae6:	4641      	mov	r1, r8
 8011ae8:	68fb      	ldr	r3, [r7, #12]
 8011aea:	4668      	mov	r0, sp
 8011aec:	4798      	blx	r3
 8011aee:	4631      	mov	r1, r6
 8011af0:	4604      	mov	r4, r0
 8011af2:	480a      	ldr	r0, [pc, #40]	; (8011b1c <rmw_take_response+0x8c>)
 8011af4:	f007 fdec 	bl	80196d0 <put_memory>
 8011af8:	b105      	cbz	r5, 8011afc <rmw_take_response+0x6c>
 8011afa:	702c      	strb	r4, [r5, #0]
 8011afc:	f084 0001 	eor.w	r0, r4, #1
 8011b00:	b2c0      	uxtb	r0, r0
 8011b02:	b008      	add	sp, #32
 8011b04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b08:	200c      	movs	r0, #12
 8011b0a:	b008      	add	sp, #32
 8011b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b10:	2001      	movs	r0, #1
 8011b12:	b008      	add	sp, #32
 8011b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b18:	0801d92c 	.word	0x0801d92c
 8011b1c:	2001140c 	.word	0x2001140c

08011b20 <rmw_create_service>:
 8011b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b24:	b091      	sub	sp, #68	; 0x44
 8011b26:	2900      	cmp	r1, #0
 8011b28:	f000 80bb 	beq.w	8011ca2 <rmw_create_service+0x182>
 8011b2c:	4606      	mov	r6, r0
 8011b2e:	2800      	cmp	r0, #0
 8011b30:	f000 80b7 	beq.w	8011ca2 <rmw_create_service+0x182>
 8011b34:	4614      	mov	r4, r2
 8011b36:	6800      	ldr	r0, [r0, #0]
 8011b38:	4689      	mov	r9, r1
 8011b3a:	461d      	mov	r5, r3
 8011b3c:	f000 ff04 	bl	8012948 <is_uxrce_rmw_identifier_valid>
 8011b40:	2c00      	cmp	r4, #0
 8011b42:	f000 80ae 	beq.w	8011ca2 <rmw_create_service+0x182>
 8011b46:	f080 0001 	eor.w	r0, r0, #1
 8011b4a:	b2c0      	uxtb	r0, r0
 8011b4c:	2800      	cmp	r0, #0
 8011b4e:	f040 80a8 	bne.w	8011ca2 <rmw_create_service+0x182>
 8011b52:	7823      	ldrb	r3, [r4, #0]
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	f000 80a4 	beq.w	8011ca2 <rmw_create_service+0x182>
 8011b5a:	2d00      	cmp	r5, #0
 8011b5c:	f000 80a1 	beq.w	8011ca2 <rmw_create_service+0x182>
 8011b60:	4856      	ldr	r0, [pc, #344]	; (8011cbc <rmw_create_service+0x19c>)
 8011b62:	f8d6 8004 	ldr.w	r8, [r6, #4]
 8011b66:	f007 fda3 	bl	80196b0 <get_memory>
 8011b6a:	4606      	mov	r6, r0
 8011b6c:	2800      	cmp	r0, #0
 8011b6e:	f000 8099 	beq.w	8011ca4 <rmw_create_service+0x184>
 8011b72:	6887      	ldr	r7, [r0, #8]
 8011b74:	f107 0a88 	add.w	sl, r7, #136	; 0x88
 8011b78:	f8c7 7080 	str.w	r7, [r7, #128]	; 0x80
 8011b7c:	f007 fe00 	bl	8019780 <rmw_get_implementation_identifier>
 8011b80:	67f8      	str	r0, [r7, #124]	; 0x7c
 8011b82:	f8c7 a084 	str.w	sl, [r7, #132]	; 0x84
 8011b86:	4620      	mov	r0, r4
 8011b88:	f7ee fb64 	bl	8000254 <strlen>
 8011b8c:	1c42      	adds	r2, r0, #1
 8011b8e:	f107 067c 	add.w	r6, r7, #124	; 0x7c
 8011b92:	2a3c      	cmp	r2, #60	; 0x3c
 8011b94:	f200 808a 	bhi.w	8011cac <rmw_create_service+0x18c>
 8011b98:	4621      	mov	r1, r4
 8011b9a:	4650      	mov	r0, sl
 8011b9c:	f009 fedf 	bl	801b95e <memcpy>
 8011ba0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8011ba4:	4629      	mov	r1, r5
 8011ba6:	2250      	movs	r2, #80	; 0x50
 8011ba8:	f107 0020 	add.w	r0, r7, #32
 8011bac:	f8c7 8078 	str.w	r8, [r7, #120]	; 0x78
 8011bb0:	677b      	str	r3, [r7, #116]	; 0x74
 8011bb2:	f009 fed4 	bl	801b95e <memcpy>
 8011bb6:	4648      	mov	r0, r9
 8011bb8:	4941      	ldr	r1, [pc, #260]	; (8011cc0 <rmw_create_service+0x1a0>)
 8011bba:	f000 fedf 	bl	801297c <get_service_typesupport_handle>
 8011bbe:	2800      	cmp	r0, #0
 8011bc0:	d074      	beq.n	8011cac <rmw_create_service+0x18c>
 8011bc2:	6843      	ldr	r3, [r0, #4]
 8011bc4:	617b      	str	r3, [r7, #20]
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d070      	beq.n	8011cac <rmw_create_service+0x18c>
 8011bca:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8011bce:	2108      	movs	r1, #8
 8011bd0:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 8011cc8 <rmw_create_service+0x1a8>
 8011bd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011bd8:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 8011ccc <rmw_create_service+0x1ac>
 8011bdc:	f8b3 05a2 	ldrh.w	r0, [r3, #1442]	; 0x5a2
 8011be0:	1c42      	adds	r2, r0, #1
 8011be2:	f8a3 25a2 	strh.w	r2, [r3, #1442]	; 0x5a2
 8011be6:	f001 fca1 	bl	801352c <uxr_object_id>
 8011bea:	2364      	movs	r3, #100	; 0x64
 8011bec:	6138      	str	r0, [r7, #16]
 8011bee:	4652      	mov	r2, sl
 8011bf0:	4649      	mov	r1, r9
 8011bf2:	6978      	ldr	r0, [r7, #20]
 8011bf4:	f000 fdfc 	bl	80127f0 <generate_service_types>
 8011bf8:	2800      	cmp	r0, #0
 8011bfa:	d057      	beq.n	8011cac <rmw_create_service+0x18c>
 8011bfc:	f8df b0d0 	ldr.w	fp, [pc, #208]	; 8011cd0 <rmw_create_service+0x1b0>
 8011c00:	233c      	movs	r3, #60	; 0x3c
 8011c02:	4a30      	ldr	r2, [pc, #192]	; (8011cc4 <rmw_create_service+0x1a4>)
 8011c04:	4620      	mov	r0, r4
 8011c06:	4659      	mov	r1, fp
 8011c08:	f000 fdc0 	bl	801278c <generate_service_topics>
 8011c0c:	2800      	cmp	r0, #0
 8011c0e:	d04d      	beq.n	8011cac <rmw_create_service+0x18c>
 8011c10:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8011c14:	a80c      	add	r0, sp, #48	; 0x30
 8011c16:	4629      	mov	r1, r5
 8011c18:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8011c1c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011c20:	f000 fd9c 	bl	801275c <convert_qos_profile>
 8011c24:	4a27      	ldr	r2, [pc, #156]	; (8011cc4 <rmw_create_service+0x1a4>)
 8011c26:	a80c      	add	r0, sp, #48	; 0x30
 8011c28:	9400      	str	r4, [sp, #0]
 8011c2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011c2c:	e9cd b203 	strd	fp, r2, [sp, #12]
 8011c30:	e9cd 9a01 	strd	r9, sl, [sp, #4]
 8011c34:	c803      	ldmia	r0, {r0, r1}
 8011c36:	9a08      	ldr	r2, [sp, #32]
 8011c38:	9005      	str	r0, [sp, #20]
 8011c3a:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8011c3e:	2306      	movs	r3, #6
 8011c40:	f8ad 1018 	strh.w	r1, [sp, #24]
 8011c44:	9307      	str	r3, [sp, #28]
 8011c46:	6811      	ldr	r1, [r2, #0]
 8011c48:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8011c4c:	693a      	ldr	r2, [r7, #16]
 8011c4e:	f001 fb75 	bl	801333c <uxr_buffer_create_replier_bin>
 8011c52:	4602      	mov	r2, r0
 8011c54:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8011c58:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8011c5c:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8011c60:	f000 fd60 	bl	8012724 <run_xrce_session>
 8011c64:	b310      	cbz	r0, 8011cac <rmw_create_service+0x18c>
 8011c66:	7a2b      	ldrb	r3, [r5, #8]
 8011c68:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011c6c:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8011c70:	2b02      	cmp	r3, #2
 8011c72:	920e      	str	r2, [sp, #56]	; 0x38
 8011c74:	f04f 0200 	mov.w	r2, #0
 8011c78:	920f      	str	r2, [sp, #60]	; 0x3c
 8011c7a:	bf0c      	ite	eq
 8011c7c:	e9d0 23df 	ldrdeq	r2, r3, [r0, #892]	; 0x37c
 8011c80:	e9d0 32dd 	ldrdne	r3, r2, [r0, #884]	; 0x374
 8011c84:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011c88:	930b      	str	r3, [sp, #44]	; 0x2c
 8011c8a:	ab0e      	add	r3, sp, #56	; 0x38
 8011c8c:	673a      	str	r2, [r7, #112]	; 0x70
 8011c8e:	f8d0 20e4 	ldr.w	r2, [r0, #228]	; 0xe4
 8011c92:	9300      	str	r3, [sp, #0]
 8011c94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011c96:	6811      	ldr	r1, [r2, #0]
 8011c98:	693a      	ldr	r2, [r7, #16]
 8011c9a:	f001 fc77 	bl	801358c <uxr_buffer_request_data>
 8011c9e:	8338      	strh	r0, [r7, #24]
 8011ca0:	e000      	b.n	8011ca4 <rmw_create_service+0x184>
 8011ca2:	2600      	movs	r6, #0
 8011ca4:	4630      	mov	r0, r6
 8011ca6:	b011      	add	sp, #68	; 0x44
 8011ca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cac:	4630      	mov	r0, r6
 8011cae:	2600      	movs	r6, #0
 8011cb0:	f000 fbfe 	bl	80124b0 <rmw_uxrce_fini_service_memory>
 8011cb4:	4630      	mov	r0, r6
 8011cb6:	b011      	add	sp, #68	; 0x44
 8011cb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cbc:	200113ec 	.word	0x200113ec
 8011cc0:	0801c8a0 	.word	0x0801c8a0
 8011cc4:	2000ca5c 	.word	0x2000ca5c
 8011cc8:	2000ca98 	.word	0x2000ca98
 8011ccc:	2000c9f8 	.word	0x2000c9f8
 8011cd0:	2000c9bc 	.word	0x2000c9bc

08011cd4 <rmw_destroy_service>:
 8011cd4:	b570      	push	{r4, r5, r6, lr}
 8011cd6:	b128      	cbz	r0, 8011ce4 <rmw_destroy_service+0x10>
 8011cd8:	4604      	mov	r4, r0
 8011cda:	6800      	ldr	r0, [r0, #0]
 8011cdc:	460d      	mov	r5, r1
 8011cde:	f000 fe33 	bl	8012948 <is_uxrce_rmw_identifier_valid>
 8011ce2:	b910      	cbnz	r0, 8011cea <rmw_destroy_service+0x16>
 8011ce4:	2401      	movs	r4, #1
 8011ce6:	4620      	mov	r0, r4
 8011ce8:	bd70      	pop	{r4, r5, r6, pc}
 8011cea:	6863      	ldr	r3, [r4, #4]
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	d0f9      	beq.n	8011ce4 <rmw_destroy_service+0x10>
 8011cf0:	2d00      	cmp	r5, #0
 8011cf2:	d0f7      	beq.n	8011ce4 <rmw_destroy_service+0x10>
 8011cf4:	6828      	ldr	r0, [r5, #0]
 8011cf6:	f000 fe27 	bl	8012948 <is_uxrce_rmw_identifier_valid>
 8011cfa:	2800      	cmp	r0, #0
 8011cfc:	d0f2      	beq.n	8011ce4 <rmw_destroy_service+0x10>
 8011cfe:	686e      	ldr	r6, [r5, #4]
 8011d00:	2e00      	cmp	r6, #0
 8011d02:	d0ef      	beq.n	8011ce4 <rmw_destroy_service+0x10>
 8011d04:	6864      	ldr	r4, [r4, #4]
 8011d06:	6932      	ldr	r2, [r6, #16]
 8011d08:	6920      	ldr	r0, [r4, #16]
 8011d0a:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8011d0e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011d12:	6819      	ldr	r1, [r3, #0]
 8011d14:	f001 fc74 	bl	8013600 <uxr_buffer_cancel_data>
 8011d18:	4602      	mov	r2, r0
 8011d1a:	6920      	ldr	r0, [r4, #16]
 8011d1c:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8011d20:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8011d24:	f000 fcfe 	bl	8012724 <run_xrce_session>
 8011d28:	6920      	ldr	r0, [r4, #16]
 8011d2a:	6932      	ldr	r2, [r6, #16]
 8011d2c:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8011d30:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011d34:	6819      	ldr	r1, [r3, #0]
 8011d36:	f001 f8ff 	bl	8012f38 <uxr_buffer_delete_entity>
 8011d3a:	4602      	mov	r2, r0
 8011d3c:	6920      	ldr	r0, [r4, #16]
 8011d3e:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8011d42:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8011d46:	f000 fced 	bl	8012724 <run_xrce_session>
 8011d4a:	4603      	mov	r3, r0
 8011d4c:	4628      	mov	r0, r5
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	bf14      	ite	ne
 8011d52:	2400      	movne	r4, #0
 8011d54:	2402      	moveq	r4, #2
 8011d56:	f000 fbab 	bl	80124b0 <rmw_uxrce_fini_service_memory>
 8011d5a:	e7c4      	b.n	8011ce6 <rmw_destroy_service+0x12>

08011d5c <rmw_service_response_publisher_get_actual_qos>:
 8011d5c:	b181      	cbz	r1, 8011d80 <rmw_service_response_publisher_get_actual_qos+0x24>
 8011d5e:	4603      	mov	r3, r0
 8011d60:	b510      	push	{r4, lr}
 8011d62:	fab0 f480 	clz	r4, r0
 8011d66:	0964      	lsrs	r4, r4, #5
 8011d68:	b140      	cbz	r0, 8011d7c <rmw_service_response_publisher_get_actual_qos+0x20>
 8011d6a:	685b      	ldr	r3, [r3, #4]
 8011d6c:	4608      	mov	r0, r1
 8011d6e:	2250      	movs	r2, #80	; 0x50
 8011d70:	f103 0120 	add.w	r1, r3, #32
 8011d74:	f009 fdf3 	bl	801b95e <memcpy>
 8011d78:	4620      	mov	r0, r4
 8011d7a:	bd10      	pop	{r4, pc}
 8011d7c:	200b      	movs	r0, #11
 8011d7e:	bd10      	pop	{r4, pc}
 8011d80:	200b      	movs	r0, #11
 8011d82:	4770      	bx	lr

08011d84 <rmw_service_request_subscription_get_actual_qos>:
 8011d84:	b178      	cbz	r0, 8011da6 <rmw_service_request_subscription_get_actual_qos+0x22>
 8011d86:	b510      	push	{r4, lr}
 8011d88:	fab1 f481 	clz	r4, r1
 8011d8c:	0964      	lsrs	r4, r4, #5
 8011d8e:	b141      	cbz	r1, 8011da2 <rmw_service_request_subscription_get_actual_qos+0x1e>
 8011d90:	6843      	ldr	r3, [r0, #4]
 8011d92:	2250      	movs	r2, #80	; 0x50
 8011d94:	4608      	mov	r0, r1
 8011d96:	f103 0120 	add.w	r1, r3, #32
 8011d9a:	f009 fde0 	bl	801b95e <memcpy>
 8011d9e:	4620      	mov	r0, r4
 8011da0:	bd10      	pop	{r4, pc}
 8011da2:	200b      	movs	r0, #11
 8011da4:	bd10      	pop	{r4, pc}
 8011da6:	200b      	movs	r0, #11
 8011da8:	4770      	bx	lr
 8011daa:	bf00      	nop

08011dac <rmw_create_subscription>:
 8011dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011db0:	b08d      	sub	sp, #52	; 0x34
 8011db2:	2900      	cmp	r1, #0
 8011db4:	f000 80d8 	beq.w	8011f68 <rmw_create_subscription+0x1bc>
 8011db8:	4604      	mov	r4, r0
 8011dba:	2800      	cmp	r0, #0
 8011dbc:	f000 80d4 	beq.w	8011f68 <rmw_create_subscription+0x1bc>
 8011dc0:	6800      	ldr	r0, [r0, #0]
 8011dc2:	460e      	mov	r6, r1
 8011dc4:	4615      	mov	r5, r2
 8011dc6:	461f      	mov	r7, r3
 8011dc8:	f000 fdbe 	bl	8012948 <is_uxrce_rmw_identifier_valid>
 8011dcc:	f080 0001 	eor.w	r0, r0, #1
 8011dd0:	b2c0      	uxtb	r0, r0
 8011dd2:	2800      	cmp	r0, #0
 8011dd4:	f040 80c8 	bne.w	8011f68 <rmw_create_subscription+0x1bc>
 8011dd8:	2d00      	cmp	r5, #0
 8011dda:	f000 80c5 	beq.w	8011f68 <rmw_create_subscription+0x1bc>
 8011dde:	782b      	ldrb	r3, [r5, #0]
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	f000 80c1 	beq.w	8011f68 <rmw_create_subscription+0x1bc>
 8011de6:	2f00      	cmp	r7, #0
 8011de8:	f000 80be 	beq.w	8011f68 <rmw_create_subscription+0x1bc>
 8011dec:	4867      	ldr	r0, [pc, #412]	; (8011f8c <rmw_create_subscription+0x1e0>)
 8011dee:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8011df2:	f007 fc5d 	bl	80196b0 <get_memory>
 8011df6:	4604      	mov	r4, r0
 8011df8:	2800      	cmp	r0, #0
 8011dfa:	f000 80b6 	beq.w	8011f6a <rmw_create_subscription+0x1be>
 8011dfe:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8011e02:	f108 0a98 	add.w	sl, r8, #152	; 0x98
 8011e06:	f8c8 8080 	str.w	r8, [r8, #128]	; 0x80
 8011e0a:	f007 fcb9 	bl	8019780 <rmw_get_implementation_identifier>
 8011e0e:	f8c8 007c 	str.w	r0, [r8, #124]	; 0x7c
 8011e12:	f8c8 a084 	str.w	sl, [r8, #132]	; 0x84
 8011e16:	4628      	mov	r0, r5
 8011e18:	f7ee fa1c 	bl	8000254 <strlen>
 8011e1c:	3001      	adds	r0, #1
 8011e1e:	f108 047c 	add.w	r4, r8, #124	; 0x7c
 8011e22:	283c      	cmp	r0, #60	; 0x3c
 8011e24:	f200 80a5 	bhi.w	8011f72 <rmw_create_subscription+0x1c6>
 8011e28:	462b      	mov	r3, r5
 8011e2a:	4a59      	ldr	r2, [pc, #356]	; (8011f90 <rmw_create_subscription+0x1e4>)
 8011e2c:	213c      	movs	r1, #60	; 0x3c
 8011e2e:	4650      	mov	r0, sl
 8011e30:	f009 fb5c 	bl	801b4ec <sniprintf>
 8011e34:	4639      	mov	r1, r7
 8011e36:	2250      	movs	r2, #80	; 0x50
 8011e38:	f108 0028 	add.w	r0, r8, #40	; 0x28
 8011e3c:	f8c8 9020 	str.w	r9, [r8, #32]
 8011e40:	f009 fd8d 	bl	801b95e <memcpy>
 8011e44:	4630      	mov	r0, r6
 8011e46:	4953      	ldr	r1, [pc, #332]	; (8011f94 <rmw_create_subscription+0x1e8>)
 8011e48:	f000 fd8c 	bl	8012964 <get_message_typesupport_handle>
 8011e4c:	2800      	cmp	r0, #0
 8011e4e:	f000 8090 	beq.w	8011f72 <rmw_create_subscription+0x1c6>
 8011e52:	6842      	ldr	r2, [r0, #4]
 8011e54:	f8c8 2018 	str.w	r2, [r8, #24]
 8011e58:	2a00      	cmp	r2, #0
 8011e5a:	f000 808a 	beq.w	8011f72 <rmw_create_subscription+0x1c6>
 8011e5e:	4629      	mov	r1, r5
 8011e60:	463b      	mov	r3, r7
 8011e62:	4648      	mov	r0, r9
 8011e64:	f007 fcbc 	bl	80197e0 <create_topic>
 8011e68:	f8c8 001c 	str.w	r0, [r8, #28]
 8011e6c:	2800      	cmp	r0, #0
 8011e6e:	f000 8085 	beq.w	8011f7c <rmw_create_subscription+0x1d0>
 8011e72:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011e76:	2104      	movs	r1, #4
 8011e78:	2506      	movs	r5, #6
 8011e7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011e7e:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	; 0x59c
 8011e82:	1c42      	adds	r2, r0, #1
 8011e84:	f8a3 259c 	strh.w	r2, [r3, #1436]	; 0x59c
 8011e88:	f001 fb50 	bl	801352c <uxr_object_id>
 8011e8c:	f8c8 0010 	str.w	r0, [r8, #16]
 8011e90:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8011e94:	f8d0 3384 	ldr.w	r3, [r0, #900]	; 0x384
 8011e98:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011e9c:	9500      	str	r5, [sp, #0]
 8011e9e:	6819      	ldr	r1, [r3, #0]
 8011ea0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8011ea4:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8011ea8:	f001 f92a 	bl	8013100 <uxr_buffer_create_subscriber_bin>
 8011eac:	4602      	mov	r2, r0
 8011eae:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8011eb2:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8011eb6:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8011eba:	f000 fc33 	bl	8012724 <run_xrce_session>
 8011ebe:	2800      	cmp	r0, #0
 8011ec0:	d057      	beq.n	8011f72 <rmw_create_subscription+0x1c6>
 8011ec2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011ec6:	4629      	mov	r1, r5
 8011ec8:	ae08      	add	r6, sp, #32
 8011eca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011ece:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	; 0x59e
 8011ed2:	1c42      	adds	r2, r0, #1
 8011ed4:	f8a3 259e 	strh.w	r2, [r3, #1438]	; 0x59e
 8011ed8:	f001 fb28 	bl	801352c <uxr_object_id>
 8011edc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011ee0:	f8d8 301c 	ldr.w	r3, [r8, #28]
 8011ee4:	4639      	mov	r1, r7
 8011ee6:	f8c8 0014 	str.w	r0, [r8, #20]
 8011eea:	4630      	mov	r0, r6
 8011eec:	f8da b384 	ldr.w	fp, [sl, #900]	; 0x384
 8011ef0:	9305      	str	r3, [sp, #20]
 8011ef2:	f000 fc33 	bl	801275c <convert_qos_profile>
 8011ef6:	9503      	str	r5, [sp, #12]
 8011ef8:	9b05      	ldr	r3, [sp, #20]
 8011efa:	e896 0003 	ldmia.w	r6, {r0, r1}
 8011efe:	9001      	str	r0, [sp, #4]
 8011f00:	f50a 7028 	add.w	r0, sl, #672	; 0x2a0
 8011f04:	f8ad 1008 	strh.w	r1, [sp, #8]
 8011f08:	691b      	ldr	r3, [r3, #16]
 8011f0a:	9300      	str	r3, [sp, #0]
 8011f0c:	f8db 1000 	ldr.w	r1, [fp]
 8011f10:	e9d8 3204 	ldrd	r3, r2, [r8, #16]
 8011f14:	f001 f99a 	bl	801324c <uxr_buffer_create_datareader_bin>
 8011f18:	4602      	mov	r2, r0
 8011f1a:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8011f1e:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8011f22:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8011f26:	f000 fbfd 	bl	8012724 <run_xrce_session>
 8011f2a:	b310      	cbz	r0, 8011f72 <rmw_create_subscription+0x1c6>
 8011f2c:	7a3b      	ldrb	r3, [r7, #8]
 8011f2e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011f32:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8011f36:	2b02      	cmp	r3, #2
 8011f38:	920a      	str	r2, [sp, #40]	; 0x28
 8011f3a:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8011f3e:	f04f 0200 	mov.w	r2, #0
 8011f42:	bf08      	it	eq
 8011f44:	f8d0 3380 	ldreq.w	r3, [r0, #896]	; 0x380
 8011f48:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011f4c:	bf18      	it	ne
 8011f4e:	f8d0 30d4 	ldrne.w	r3, [r0, #212]	; 0xd4
 8011f52:	920b      	str	r2, [sp, #44]	; 0x2c
 8011f54:	9307      	str	r3, [sp, #28]
 8011f56:	ab0a      	add	r3, sp, #40	; 0x28
 8011f58:	9300      	str	r3, [sp, #0]
 8011f5a:	9b07      	ldr	r3, [sp, #28]
 8011f5c:	f8d8 2014 	ldr.w	r2, [r8, #20]
 8011f60:	6809      	ldr	r1, [r1, #0]
 8011f62:	f001 fb13 	bl	801358c <uxr_buffer_request_data>
 8011f66:	e000      	b.n	8011f6a <rmw_create_subscription+0x1be>
 8011f68:	2400      	movs	r4, #0
 8011f6a:	4620      	mov	r0, r4
 8011f6c:	b00d      	add	sp, #52	; 0x34
 8011f6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f72:	f8d8 001c 	ldr.w	r0, [r8, #28]
 8011f76:	b108      	cbz	r0, 8011f7c <rmw_create_subscription+0x1d0>
 8011f78:	f000 fac6 	bl	8012508 <rmw_uxrce_fini_topic_memory>
 8011f7c:	4620      	mov	r0, r4
 8011f7e:	2400      	movs	r4, #0
 8011f80:	f000 fa80 	bl	8012484 <rmw_uxrce_fini_subscription_memory>
 8011f84:	4620      	mov	r0, r4
 8011f86:	b00d      	add	sp, #52	; 0x34
 8011f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f8c:	2001141c 	.word	0x2001141c
 8011f90:	0801d2cc 	.word	0x0801d2cc
 8011f94:	0801c8a0 	.word	0x0801c8a0

08011f98 <rmw_subscription_get_actual_qos>:
 8011f98:	b178      	cbz	r0, 8011fba <rmw_subscription_get_actual_qos+0x22>
 8011f9a:	b510      	push	{r4, lr}
 8011f9c:	fab1 f481 	clz	r4, r1
 8011fa0:	0964      	lsrs	r4, r4, #5
 8011fa2:	b141      	cbz	r1, 8011fb6 <rmw_subscription_get_actual_qos+0x1e>
 8011fa4:	6843      	ldr	r3, [r0, #4]
 8011fa6:	2250      	movs	r2, #80	; 0x50
 8011fa8:	4608      	mov	r0, r1
 8011faa:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8011fae:	f009 fcd6 	bl	801b95e <memcpy>
 8011fb2:	4620      	mov	r0, r4
 8011fb4:	bd10      	pop	{r4, pc}
 8011fb6:	200b      	movs	r0, #11
 8011fb8:	bd10      	pop	{r4, pc}
 8011fba:	200b      	movs	r0, #11
 8011fbc:	4770      	bx	lr
 8011fbe:	bf00      	nop

08011fc0 <rmw_destroy_subscription>:
 8011fc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011fc4:	b128      	cbz	r0, 8011fd2 <rmw_destroy_subscription+0x12>
 8011fc6:	4604      	mov	r4, r0
 8011fc8:	6800      	ldr	r0, [r0, #0]
 8011fca:	460d      	mov	r5, r1
 8011fcc:	f000 fcbc 	bl	8012948 <is_uxrce_rmw_identifier_valid>
 8011fd0:	b918      	cbnz	r0, 8011fda <rmw_destroy_subscription+0x1a>
 8011fd2:	2401      	movs	r4, #1
 8011fd4:	4620      	mov	r0, r4
 8011fd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011fda:	6863      	ldr	r3, [r4, #4]
 8011fdc:	2b00      	cmp	r3, #0
 8011fde:	d0f8      	beq.n	8011fd2 <rmw_destroy_subscription+0x12>
 8011fe0:	fab5 f485 	clz	r4, r5
 8011fe4:	0964      	lsrs	r4, r4, #5
 8011fe6:	2d00      	cmp	r5, #0
 8011fe8:	d0f3      	beq.n	8011fd2 <rmw_destroy_subscription+0x12>
 8011fea:	6828      	ldr	r0, [r5, #0]
 8011fec:	f000 fcac 	bl	8012948 <is_uxrce_rmw_identifier_valid>
 8011ff0:	2800      	cmp	r0, #0
 8011ff2:	d0ee      	beq.n	8011fd2 <rmw_destroy_subscription+0x12>
 8011ff4:	686e      	ldr	r6, [r5, #4]
 8011ff6:	2e00      	cmp	r6, #0
 8011ff8:	d0eb      	beq.n	8011fd2 <rmw_destroy_subscription+0x12>
 8011ffa:	6a37      	ldr	r7, [r6, #32]
 8011ffc:	6972      	ldr	r2, [r6, #20]
 8011ffe:	6938      	ldr	r0, [r7, #16]
 8012000:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8012004:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012008:	6819      	ldr	r1, [r3, #0]
 801200a:	f001 faf9 	bl	8013600 <uxr_buffer_cancel_data>
 801200e:	4602      	mov	r2, r0
 8012010:	6938      	ldr	r0, [r7, #16]
 8012012:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8012016:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801201a:	f000 fb83 	bl	8012724 <run_xrce_session>
 801201e:	69f0      	ldr	r0, [r6, #28]
 8012020:	f007 fc2e 	bl	8019880 <destroy_topic>
 8012024:	6a33      	ldr	r3, [r6, #32]
 8012026:	6972      	ldr	r2, [r6, #20]
 8012028:	6918      	ldr	r0, [r3, #16]
 801202a:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801202e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012032:	6819      	ldr	r1, [r3, #0]
 8012034:	f000 ff80 	bl	8012f38 <uxr_buffer_delete_entity>
 8012038:	6a33      	ldr	r3, [r6, #32]
 801203a:	4680      	mov	r8, r0
 801203c:	6932      	ldr	r2, [r6, #16]
 801203e:	6918      	ldr	r0, [r3, #16]
 8012040:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8012044:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012048:	6819      	ldr	r1, [r3, #0]
 801204a:	f000 ff75 	bl	8012f38 <uxr_buffer_delete_entity>
 801204e:	4606      	mov	r6, r0
 8012050:	6938      	ldr	r0, [r7, #16]
 8012052:	4642      	mov	r2, r8
 8012054:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8012058:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801205c:	f000 fb62 	bl	8012724 <run_xrce_session>
 8012060:	693f      	ldr	r7, [r7, #16]
 8012062:	4632      	mov	r2, r6
 8012064:	4606      	mov	r6, r0
 8012066:	f8d7 3390 	ldr.w	r3, [r7, #912]	; 0x390
 801206a:	4638      	mov	r0, r7
 801206c:	f8d7 1388 	ldr.w	r1, [r7, #904]	; 0x388
 8012070:	f000 fb58 	bl	8012724 <run_xrce_session>
 8012074:	b126      	cbz	r6, 8012080 <rmw_destroy_subscription+0xc0>
 8012076:	b118      	cbz	r0, 8012080 <rmw_destroy_subscription+0xc0>
 8012078:	4628      	mov	r0, r5
 801207a:	f000 fa03 	bl	8012484 <rmw_uxrce_fini_subscription_memory>
 801207e:	e7a9      	b.n	8011fd4 <rmw_destroy_subscription+0x14>
 8012080:	2402      	movs	r4, #2
 8012082:	e7f9      	b.n	8012078 <rmw_destroy_subscription+0xb8>

08012084 <rmw_take_with_info>:
 8012084:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012086:	4604      	mov	r4, r0
 8012088:	6800      	ldr	r0, [r0, #0]
 801208a:	b089      	sub	sp, #36	; 0x24
 801208c:	460f      	mov	r7, r1
 801208e:	4615      	mov	r5, r2
 8012090:	b128      	cbz	r0, 801209e <rmw_take_with_info+0x1a>
 8012092:	4b24      	ldr	r3, [pc, #144]	; (8012124 <rmw_take_with_info+0xa0>)
 8012094:	6819      	ldr	r1, [r3, #0]
 8012096:	f7ee f8d3 	bl	8000240 <strcmp>
 801209a:	2800      	cmp	r0, #0
 801209c:	d13e      	bne.n	801211c <rmw_take_with_info+0x98>
 801209e:	b305      	cbz	r5, 80120e2 <rmw_take_with_info+0x5e>
 80120a0:	2300      	movs	r3, #0
 80120a2:	6864      	ldr	r4, [r4, #4]
 80120a4:	702b      	strb	r3, [r5, #0]
 80120a6:	f000 fabf 	bl	8012628 <rmw_uxrce_clean_expired_static_input_buffer>
 80120aa:	4620      	mov	r0, r4
 80120ac:	f000 fa92 	bl	80125d4 <rmw_uxrce_find_static_input_buffer_by_owner>
 80120b0:	4606      	mov	r6, r0
 80120b2:	b1f0      	cbz	r0, 80120f2 <rmw_take_with_info+0x6e>
 80120b4:	6881      	ldr	r1, [r0, #8]
 80120b6:	4668      	mov	r0, sp
 80120b8:	f8d1 2810 	ldr.w	r2, [r1, #2064]	; 0x810
 80120bc:	3110      	adds	r1, #16
 80120be:	f7fc fc97 	bl	800e9f0 <ucdr_init_buffer>
 80120c2:	69a3      	ldr	r3, [r4, #24]
 80120c4:	4639      	mov	r1, r7
 80120c6:	4668      	mov	r0, sp
 80120c8:	68db      	ldr	r3, [r3, #12]
 80120ca:	4798      	blx	r3
 80120cc:	4604      	mov	r4, r0
 80120ce:	4631      	mov	r1, r6
 80120d0:	4815      	ldr	r0, [pc, #84]	; (8012128 <rmw_take_with_info+0xa4>)
 80120d2:	f007 fafd 	bl	80196d0 <put_memory>
 80120d6:	702c      	strb	r4, [r5, #0]
 80120d8:	f084 0001 	eor.w	r0, r4, #1
 80120dc:	b2c0      	uxtb	r0, r0
 80120de:	b009      	add	sp, #36	; 0x24
 80120e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80120e2:	6864      	ldr	r4, [r4, #4]
 80120e4:	f000 faa0 	bl	8012628 <rmw_uxrce_clean_expired_static_input_buffer>
 80120e8:	4620      	mov	r0, r4
 80120ea:	f000 fa73 	bl	80125d4 <rmw_uxrce_find_static_input_buffer_by_owner>
 80120ee:	4605      	mov	r5, r0
 80120f0:	b910      	cbnz	r0, 80120f8 <rmw_take_with_info+0x74>
 80120f2:	2001      	movs	r0, #1
 80120f4:	b009      	add	sp, #36	; 0x24
 80120f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80120f8:	68a9      	ldr	r1, [r5, #8]
 80120fa:	4668      	mov	r0, sp
 80120fc:	f8d1 2810 	ldr.w	r2, [r1, #2064]	; 0x810
 8012100:	3110      	adds	r1, #16
 8012102:	f7fc fc75 	bl	800e9f0 <ucdr_init_buffer>
 8012106:	69a3      	ldr	r3, [r4, #24]
 8012108:	4639      	mov	r1, r7
 801210a:	4668      	mov	r0, sp
 801210c:	68db      	ldr	r3, [r3, #12]
 801210e:	4798      	blx	r3
 8012110:	4629      	mov	r1, r5
 8012112:	4604      	mov	r4, r0
 8012114:	4804      	ldr	r0, [pc, #16]	; (8012128 <rmw_take_with_info+0xa4>)
 8012116:	f007 fadb 	bl	80196d0 <put_memory>
 801211a:	e7dd      	b.n	80120d8 <rmw_take_with_info+0x54>
 801211c:	200c      	movs	r0, #12
 801211e:	b009      	add	sp, #36	; 0x24
 8012120:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012122:	bf00      	nop
 8012124:	0801d92c 	.word	0x0801d92c
 8012128:	2001140c 	.word	0x2001140c

0801212c <rmw_uxrce_transport_init>:
 801212c:	b508      	push	{r3, lr}
 801212e:	b108      	cbz	r0, 8012134 <rmw_uxrce_transport_init+0x8>
 8012130:	f100 0210 	add.w	r2, r0, #16
 8012134:	b139      	cbz	r1, 8012146 <rmw_uxrce_transport_init+0x1a>
 8012136:	6949      	ldr	r1, [r1, #20]
 8012138:	4610      	mov	r0, r2
 801213a:	f001 f9bf 	bl	80134bc <uxr_init_custom_transport>
 801213e:	f080 0001 	eor.w	r0, r0, #1
 8012142:	b2c0      	uxtb	r0, r0
 8012144:	bd08      	pop	{r3, pc}
 8012146:	4b04      	ldr	r3, [pc, #16]	; (8012158 <rmw_uxrce_transport_init+0x2c>)
 8012148:	4610      	mov	r0, r2
 801214a:	6859      	ldr	r1, [r3, #4]
 801214c:	f001 f9b6 	bl	80134bc <uxr_init_custom_transport>
 8012150:	f080 0001 	eor.w	r0, r0, #1
 8012154:	b2c0      	uxtb	r0, r0
 8012156:	bd08      	pop	{r3, pc}
 8012158:	2000c964 	.word	0x2000c964

0801215c <rmw_uxrce_init_service_memory>:
 801215c:	b1e2      	cbz	r2, 8012198 <rmw_uxrce_init_service_memory+0x3c>
 801215e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012162:	7b05      	ldrb	r5, [r0, #12]
 8012164:	4606      	mov	r6, r0
 8012166:	b9ad      	cbnz	r5, 8012194 <rmw_uxrce_init_service_memory+0x38>
 8012168:	23c8      	movs	r3, #200	; 0xc8
 801216a:	4617      	mov	r7, r2
 801216c:	460c      	mov	r4, r1
 801216e:	46a8      	mov	r8, r5
 8012170:	6083      	str	r3, [r0, #8]
 8012172:	f240 1301 	movw	r3, #257	; 0x101
 8012176:	e9c0 5500 	strd	r5, r5, [r0]
 801217a:	8183      	strh	r3, [r0, #12]
 801217c:	3501      	adds	r5, #1
 801217e:	4621      	mov	r1, r4
 8012180:	4630      	mov	r0, r6
 8012182:	f007 faa5 	bl	80196d0 <put_memory>
 8012186:	42af      	cmp	r7, r5
 8012188:	60a4      	str	r4, [r4, #8]
 801218a:	f104 04c8 	add.w	r4, r4, #200	; 0xc8
 801218e:	f804 8cbc 	strb.w	r8, [r4, #-188]
 8012192:	d1f3      	bne.n	801217c <rmw_uxrce_init_service_memory+0x20>
 8012194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012198:	4770      	bx	lr
 801219a:	bf00      	nop

0801219c <rmw_uxrce_init_client_memory>:
 801219c:	b1e2      	cbz	r2, 80121d8 <rmw_uxrce_init_client_memory+0x3c>
 801219e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80121a2:	7b05      	ldrb	r5, [r0, #12]
 80121a4:	4606      	mov	r6, r0
 80121a6:	b9ad      	cbnz	r5, 80121d4 <rmw_uxrce_init_client_memory+0x38>
 80121a8:	23c8      	movs	r3, #200	; 0xc8
 80121aa:	4617      	mov	r7, r2
 80121ac:	460c      	mov	r4, r1
 80121ae:	46a8      	mov	r8, r5
 80121b0:	6083      	str	r3, [r0, #8]
 80121b2:	f240 1301 	movw	r3, #257	; 0x101
 80121b6:	e9c0 5500 	strd	r5, r5, [r0]
 80121ba:	8183      	strh	r3, [r0, #12]
 80121bc:	3501      	adds	r5, #1
 80121be:	4621      	mov	r1, r4
 80121c0:	4630      	mov	r0, r6
 80121c2:	f007 fa85 	bl	80196d0 <put_memory>
 80121c6:	42af      	cmp	r7, r5
 80121c8:	60a4      	str	r4, [r4, #8]
 80121ca:	f104 04c8 	add.w	r4, r4, #200	; 0xc8
 80121ce:	f804 8cbc 	strb.w	r8, [r4, #-188]
 80121d2:	d1f3      	bne.n	80121bc <rmw_uxrce_init_client_memory+0x20>
 80121d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80121d8:	4770      	bx	lr
 80121da:	bf00      	nop

080121dc <rmw_uxrce_init_publisher_memory>:
 80121dc:	b1e2      	cbz	r2, 8012218 <rmw_uxrce_init_publisher_memory+0x3c>
 80121de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80121e2:	7b05      	ldrb	r5, [r0, #12]
 80121e4:	4606      	mov	r6, r0
 80121e6:	b9ad      	cbnz	r5, 8012214 <rmw_uxrce_init_publisher_memory+0x38>
 80121e8:	23d8      	movs	r3, #216	; 0xd8
 80121ea:	4617      	mov	r7, r2
 80121ec:	460c      	mov	r4, r1
 80121ee:	46a8      	mov	r8, r5
 80121f0:	6083      	str	r3, [r0, #8]
 80121f2:	f240 1301 	movw	r3, #257	; 0x101
 80121f6:	e9c0 5500 	strd	r5, r5, [r0]
 80121fa:	8183      	strh	r3, [r0, #12]
 80121fc:	3501      	adds	r5, #1
 80121fe:	4621      	mov	r1, r4
 8012200:	4630      	mov	r0, r6
 8012202:	f007 fa65 	bl	80196d0 <put_memory>
 8012206:	42af      	cmp	r7, r5
 8012208:	60a4      	str	r4, [r4, #8]
 801220a:	f104 04d8 	add.w	r4, r4, #216	; 0xd8
 801220e:	f804 8ccc 	strb.w	r8, [r4, #-204]
 8012212:	d1f3      	bne.n	80121fc <rmw_uxrce_init_publisher_memory+0x20>
 8012214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012218:	4770      	bx	lr
 801221a:	bf00      	nop

0801221c <rmw_uxrce_init_subscription_memory>:
 801221c:	b1e2      	cbz	r2, 8012258 <rmw_uxrce_init_subscription_memory+0x3c>
 801221e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012222:	7b05      	ldrb	r5, [r0, #12]
 8012224:	4606      	mov	r6, r0
 8012226:	b9ad      	cbnz	r5, 8012254 <rmw_uxrce_init_subscription_memory+0x38>
 8012228:	23d8      	movs	r3, #216	; 0xd8
 801222a:	4617      	mov	r7, r2
 801222c:	460c      	mov	r4, r1
 801222e:	46a8      	mov	r8, r5
 8012230:	6083      	str	r3, [r0, #8]
 8012232:	f240 1301 	movw	r3, #257	; 0x101
 8012236:	e9c0 5500 	strd	r5, r5, [r0]
 801223a:	8183      	strh	r3, [r0, #12]
 801223c:	3501      	adds	r5, #1
 801223e:	4621      	mov	r1, r4
 8012240:	4630      	mov	r0, r6
 8012242:	f007 fa45 	bl	80196d0 <put_memory>
 8012246:	42af      	cmp	r7, r5
 8012248:	60a4      	str	r4, [r4, #8]
 801224a:	f104 04d8 	add.w	r4, r4, #216	; 0xd8
 801224e:	f804 8ccc 	strb.w	r8, [r4, #-204]
 8012252:	d1f3      	bne.n	801223c <rmw_uxrce_init_subscription_memory+0x20>
 8012254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012258:	4770      	bx	lr
 801225a:	bf00      	nop

0801225c <rmw_uxrce_init_node_memory>:
 801225c:	b1e2      	cbz	r2, 8012298 <rmw_uxrce_init_node_memory+0x3c>
 801225e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012262:	7b05      	ldrb	r5, [r0, #12]
 8012264:	4606      	mov	r6, r0
 8012266:	b9ad      	cbnz	r5, 8012294 <rmw_uxrce_init_node_memory+0x38>
 8012268:	23a4      	movs	r3, #164	; 0xa4
 801226a:	4617      	mov	r7, r2
 801226c:	460c      	mov	r4, r1
 801226e:	46a8      	mov	r8, r5
 8012270:	6083      	str	r3, [r0, #8]
 8012272:	f240 1301 	movw	r3, #257	; 0x101
 8012276:	e9c0 5500 	strd	r5, r5, [r0]
 801227a:	8183      	strh	r3, [r0, #12]
 801227c:	3501      	adds	r5, #1
 801227e:	4621      	mov	r1, r4
 8012280:	4630      	mov	r0, r6
 8012282:	f007 fa25 	bl	80196d0 <put_memory>
 8012286:	42af      	cmp	r7, r5
 8012288:	60a4      	str	r4, [r4, #8]
 801228a:	f104 04a4 	add.w	r4, r4, #164	; 0xa4
 801228e:	f804 8c98 	strb.w	r8, [r4, #-152]
 8012292:	d1f3      	bne.n	801227c <rmw_uxrce_init_node_memory+0x20>
 8012294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012298:	4770      	bx	lr
 801229a:	bf00      	nop

0801229c <rmw_uxrce_init_session_memory>:
 801229c:	b1ea      	cbz	r2, 80122da <rmw_uxrce_init_session_memory+0x3e>
 801229e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80122a2:	7b05      	ldrb	r5, [r0, #12]
 80122a4:	4606      	mov	r6, r0
 80122a6:	b9b5      	cbnz	r5, 80122d6 <rmw_uxrce_init_session_memory+0x3a>
 80122a8:	f241 58a8 	movw	r8, #5544	; 0x15a8
 80122ac:	f240 1301 	movw	r3, #257	; 0x101
 80122b0:	4617      	mov	r7, r2
 80122b2:	460c      	mov	r4, r1
 80122b4:	46a9      	mov	r9, r5
 80122b6:	f8c0 8008 	str.w	r8, [r0, #8]
 80122ba:	8183      	strh	r3, [r0, #12]
 80122bc:	e9c0 5500 	strd	r5, r5, [r0]
 80122c0:	3501      	adds	r5, #1
 80122c2:	4621      	mov	r1, r4
 80122c4:	4630      	mov	r0, r6
 80122c6:	f007 fa03 	bl	80196d0 <put_memory>
 80122ca:	42af      	cmp	r7, r5
 80122cc:	60a4      	str	r4, [r4, #8]
 80122ce:	f884 900c 	strb.w	r9, [r4, #12]
 80122d2:	4444      	add	r4, r8
 80122d4:	d1f4      	bne.n	80122c0 <rmw_uxrce_init_session_memory+0x24>
 80122d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80122da:	4770      	bx	lr

080122dc <rmw_uxrce_init_topic_memory>:
 80122dc:	b1e2      	cbz	r2, 8012318 <rmw_uxrce_init_topic_memory+0x3c>
 80122de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80122e2:	7b05      	ldrb	r5, [r0, #12]
 80122e4:	4606      	mov	r6, r0
 80122e6:	b9ad      	cbnz	r5, 8012314 <rmw_uxrce_init_topic_memory+0x38>
 80122e8:	231c      	movs	r3, #28
 80122ea:	4617      	mov	r7, r2
 80122ec:	460c      	mov	r4, r1
 80122ee:	46a8      	mov	r8, r5
 80122f0:	6083      	str	r3, [r0, #8]
 80122f2:	f240 1301 	movw	r3, #257	; 0x101
 80122f6:	e9c0 5500 	strd	r5, r5, [r0]
 80122fa:	8183      	strh	r3, [r0, #12]
 80122fc:	3501      	adds	r5, #1
 80122fe:	4621      	mov	r1, r4
 8012300:	4630      	mov	r0, r6
 8012302:	f007 f9e5 	bl	80196d0 <put_memory>
 8012306:	42af      	cmp	r7, r5
 8012308:	60a4      	str	r4, [r4, #8]
 801230a:	f104 041c 	add.w	r4, r4, #28
 801230e:	f804 8c10 	strb.w	r8, [r4, #-16]
 8012312:	d1f3      	bne.n	80122fc <rmw_uxrce_init_topic_memory+0x20>
 8012314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012318:	4770      	bx	lr
 801231a:	bf00      	nop

0801231c <rmw_uxrce_init_static_input_buffer_memory>:
 801231c:	b1ea      	cbz	r2, 801235a <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 801231e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012322:	7b05      	ldrb	r5, [r0, #12]
 8012324:	4606      	mov	r6, r0
 8012326:	b9b5      	cbnz	r5, 8012356 <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 8012328:	f44f 6304 	mov.w	r3, #2112	; 0x840
 801232c:	4617      	mov	r7, r2
 801232e:	460c      	mov	r4, r1
 8012330:	46a8      	mov	r8, r5
 8012332:	6083      	str	r3, [r0, #8]
 8012334:	f240 1301 	movw	r3, #257	; 0x101
 8012338:	e9c0 5500 	strd	r5, r5, [r0]
 801233c:	8183      	strh	r3, [r0, #12]
 801233e:	3501      	adds	r5, #1
 8012340:	4621      	mov	r1, r4
 8012342:	4630      	mov	r0, r6
 8012344:	f007 f9c4 	bl	80196d0 <put_memory>
 8012348:	42af      	cmp	r7, r5
 801234a:	60a4      	str	r4, [r4, #8]
 801234c:	f884 800c 	strb.w	r8, [r4, #12]
 8012350:	f504 6404 	add.w	r4, r4, #2112	; 0x840
 8012354:	d1f3      	bne.n	801233e <rmw_uxrce_init_static_input_buffer_memory+0x22>
 8012356:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801235a:	4770      	bx	lr

0801235c <rmw_uxrce_init_init_options_impl_memory>:
 801235c:	b1e2      	cbz	r2, 8012398 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 801235e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012362:	7b05      	ldrb	r5, [r0, #12]
 8012364:	4606      	mov	r6, r0
 8012366:	b9ad      	cbnz	r5, 8012394 <rmw_uxrce_init_init_options_impl_memory+0x38>
 8012368:	232c      	movs	r3, #44	; 0x2c
 801236a:	4617      	mov	r7, r2
 801236c:	460c      	mov	r4, r1
 801236e:	46a8      	mov	r8, r5
 8012370:	6083      	str	r3, [r0, #8]
 8012372:	f240 1301 	movw	r3, #257	; 0x101
 8012376:	e9c0 5500 	strd	r5, r5, [r0]
 801237a:	8183      	strh	r3, [r0, #12]
 801237c:	3501      	adds	r5, #1
 801237e:	4621      	mov	r1, r4
 8012380:	4630      	mov	r0, r6
 8012382:	f007 f9a5 	bl	80196d0 <put_memory>
 8012386:	42af      	cmp	r7, r5
 8012388:	60a4      	str	r4, [r4, #8]
 801238a:	f104 042c 	add.w	r4, r4, #44	; 0x2c
 801238e:	f804 8c20 	strb.w	r8, [r4, #-32]
 8012392:	d1f3      	bne.n	801237c <rmw_uxrce_init_init_options_impl_memory+0x20>
 8012394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012398:	4770      	bx	lr
 801239a:	bf00      	nop

0801239c <rmw_uxrce_init_wait_set_memory>:
 801239c:	b1e2      	cbz	r2, 80123d8 <rmw_uxrce_init_wait_set_memory+0x3c>
 801239e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80123a2:	7b05      	ldrb	r5, [r0, #12]
 80123a4:	4606      	mov	r6, r0
 80123a6:	b9ad      	cbnz	r5, 80123d4 <rmw_uxrce_init_wait_set_memory+0x38>
 80123a8:	231c      	movs	r3, #28
 80123aa:	4617      	mov	r7, r2
 80123ac:	460c      	mov	r4, r1
 80123ae:	46a8      	mov	r8, r5
 80123b0:	6083      	str	r3, [r0, #8]
 80123b2:	f240 1301 	movw	r3, #257	; 0x101
 80123b6:	e9c0 5500 	strd	r5, r5, [r0]
 80123ba:	8183      	strh	r3, [r0, #12]
 80123bc:	3501      	adds	r5, #1
 80123be:	4621      	mov	r1, r4
 80123c0:	4630      	mov	r0, r6
 80123c2:	f007 f985 	bl	80196d0 <put_memory>
 80123c6:	42af      	cmp	r7, r5
 80123c8:	60a4      	str	r4, [r4, #8]
 80123ca:	f104 041c 	add.w	r4, r4, #28
 80123ce:	f804 8c10 	strb.w	r8, [r4, #-16]
 80123d2:	d1f3      	bne.n	80123bc <rmw_uxrce_init_wait_set_memory+0x20>
 80123d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123d8:	4770      	bx	lr
 80123da:	bf00      	nop

080123dc <rmw_uxrce_init_guard_condition_memory>:
 80123dc:	b1e2      	cbz	r2, 8012418 <rmw_uxrce_init_guard_condition_memory+0x3c>
 80123de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80123e2:	7b05      	ldrb	r5, [r0, #12]
 80123e4:	4606      	mov	r6, r0
 80123e6:	b9ad      	cbnz	r5, 8012414 <rmw_uxrce_init_guard_condition_memory+0x38>
 80123e8:	2320      	movs	r3, #32
 80123ea:	4617      	mov	r7, r2
 80123ec:	460c      	mov	r4, r1
 80123ee:	46a8      	mov	r8, r5
 80123f0:	6083      	str	r3, [r0, #8]
 80123f2:	f240 1301 	movw	r3, #257	; 0x101
 80123f6:	e9c0 5500 	strd	r5, r5, [r0]
 80123fa:	8183      	strh	r3, [r0, #12]
 80123fc:	3501      	adds	r5, #1
 80123fe:	4621      	mov	r1, r4
 8012400:	4630      	mov	r0, r6
 8012402:	f007 f965 	bl	80196d0 <put_memory>
 8012406:	42af      	cmp	r7, r5
 8012408:	60a4      	str	r4, [r4, #8]
 801240a:	f104 0420 	add.w	r4, r4, #32
 801240e:	f804 8c14 	strb.w	r8, [r4, #-20]
 8012412:	d1f3      	bne.n	80123fc <rmw_uxrce_init_guard_condition_memory+0x20>
 8012414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012418:	4770      	bx	lr
 801241a:	bf00      	nop

0801241c <rmw_uxrce_fini_session_memory>:
 801241c:	4601      	mov	r1, r0
 801241e:	4801      	ldr	r0, [pc, #4]	; (8012424 <rmw_uxrce_fini_session_memory+0x8>)
 8012420:	f007 b956 	b.w	80196d0 <put_memory>
 8012424:	200113fc 	.word	0x200113fc

08012428 <rmw_uxrce_fini_node_memory>:
 8012428:	b538      	push	{r3, r4, r5, lr}
 801242a:	4604      	mov	r4, r0
 801242c:	6800      	ldr	r0, [r0, #0]
 801242e:	b128      	cbz	r0, 801243c <rmw_uxrce_fini_node_memory+0x14>
 8012430:	4b07      	ldr	r3, [pc, #28]	; (8012450 <rmw_uxrce_fini_node_memory+0x28>)
 8012432:	6819      	ldr	r1, [r3, #0]
 8012434:	f7ed ff04 	bl	8000240 <strcmp>
 8012438:	b940      	cbnz	r0, 801244c <rmw_uxrce_fini_node_memory+0x24>
 801243a:	6020      	str	r0, [r4, #0]
 801243c:	6861      	ldr	r1, [r4, #4]
 801243e:	b129      	cbz	r1, 801244c <rmw_uxrce_fini_node_memory+0x24>
 8012440:	2500      	movs	r5, #0
 8012442:	4804      	ldr	r0, [pc, #16]	; (8012454 <rmw_uxrce_fini_node_memory+0x2c>)
 8012444:	610d      	str	r5, [r1, #16]
 8012446:	f007 f943 	bl	80196d0 <put_memory>
 801244a:	6065      	str	r5, [r4, #4]
 801244c:	bd38      	pop	{r3, r4, r5, pc}
 801244e:	bf00      	nop
 8012450:	0801d92c 	.word	0x0801d92c
 8012454:	200113cc 	.word	0x200113cc

08012458 <rmw_uxrce_fini_publisher_memory>:
 8012458:	b510      	push	{r4, lr}
 801245a:	4604      	mov	r4, r0
 801245c:	6800      	ldr	r0, [r0, #0]
 801245e:	b128      	cbz	r0, 801246c <rmw_uxrce_fini_publisher_memory+0x14>
 8012460:	4b06      	ldr	r3, [pc, #24]	; (801247c <rmw_uxrce_fini_publisher_memory+0x24>)
 8012462:	6819      	ldr	r1, [r3, #0]
 8012464:	f7ed feec 	bl	8000240 <strcmp>
 8012468:	b938      	cbnz	r0, 801247a <rmw_uxrce_fini_publisher_memory+0x22>
 801246a:	6020      	str	r0, [r4, #0]
 801246c:	6861      	ldr	r1, [r4, #4]
 801246e:	b121      	cbz	r1, 801247a <rmw_uxrce_fini_publisher_memory+0x22>
 8012470:	4803      	ldr	r0, [pc, #12]	; (8012480 <rmw_uxrce_fini_publisher_memory+0x28>)
 8012472:	f007 f92d 	bl	80196d0 <put_memory>
 8012476:	2300      	movs	r3, #0
 8012478:	6063      	str	r3, [r4, #4]
 801247a:	bd10      	pop	{r4, pc}
 801247c:	0801d92c 	.word	0x0801d92c
 8012480:	200113dc 	.word	0x200113dc

08012484 <rmw_uxrce_fini_subscription_memory>:
 8012484:	b510      	push	{r4, lr}
 8012486:	4604      	mov	r4, r0
 8012488:	6800      	ldr	r0, [r0, #0]
 801248a:	b128      	cbz	r0, 8012498 <rmw_uxrce_fini_subscription_memory+0x14>
 801248c:	4b06      	ldr	r3, [pc, #24]	; (80124a8 <rmw_uxrce_fini_subscription_memory+0x24>)
 801248e:	6819      	ldr	r1, [r3, #0]
 8012490:	f7ed fed6 	bl	8000240 <strcmp>
 8012494:	b938      	cbnz	r0, 80124a6 <rmw_uxrce_fini_subscription_memory+0x22>
 8012496:	6020      	str	r0, [r4, #0]
 8012498:	6861      	ldr	r1, [r4, #4]
 801249a:	b121      	cbz	r1, 80124a6 <rmw_uxrce_fini_subscription_memory+0x22>
 801249c:	4803      	ldr	r0, [pc, #12]	; (80124ac <rmw_uxrce_fini_subscription_memory+0x28>)
 801249e:	f007 f917 	bl	80196d0 <put_memory>
 80124a2:	2300      	movs	r3, #0
 80124a4:	6063      	str	r3, [r4, #4]
 80124a6:	bd10      	pop	{r4, pc}
 80124a8:	0801d92c 	.word	0x0801d92c
 80124ac:	2001141c 	.word	0x2001141c

080124b0 <rmw_uxrce_fini_service_memory>:
 80124b0:	b510      	push	{r4, lr}
 80124b2:	4604      	mov	r4, r0
 80124b4:	6800      	ldr	r0, [r0, #0]
 80124b6:	b128      	cbz	r0, 80124c4 <rmw_uxrce_fini_service_memory+0x14>
 80124b8:	4b06      	ldr	r3, [pc, #24]	; (80124d4 <rmw_uxrce_fini_service_memory+0x24>)
 80124ba:	6819      	ldr	r1, [r3, #0]
 80124bc:	f7ed fec0 	bl	8000240 <strcmp>
 80124c0:	b938      	cbnz	r0, 80124d2 <rmw_uxrce_fini_service_memory+0x22>
 80124c2:	6020      	str	r0, [r4, #0]
 80124c4:	6861      	ldr	r1, [r4, #4]
 80124c6:	b121      	cbz	r1, 80124d2 <rmw_uxrce_fini_service_memory+0x22>
 80124c8:	4803      	ldr	r0, [pc, #12]	; (80124d8 <rmw_uxrce_fini_service_memory+0x28>)
 80124ca:	f007 f901 	bl	80196d0 <put_memory>
 80124ce:	2300      	movs	r3, #0
 80124d0:	6063      	str	r3, [r4, #4]
 80124d2:	bd10      	pop	{r4, pc}
 80124d4:	0801d92c 	.word	0x0801d92c
 80124d8:	200113ec 	.word	0x200113ec

080124dc <rmw_uxrce_fini_client_memory>:
 80124dc:	b510      	push	{r4, lr}
 80124de:	4604      	mov	r4, r0
 80124e0:	6800      	ldr	r0, [r0, #0]
 80124e2:	b128      	cbz	r0, 80124f0 <rmw_uxrce_fini_client_memory+0x14>
 80124e4:	4b06      	ldr	r3, [pc, #24]	; (8012500 <rmw_uxrce_fini_client_memory+0x24>)
 80124e6:	6819      	ldr	r1, [r3, #0]
 80124e8:	f7ed feaa 	bl	8000240 <strcmp>
 80124ec:	b938      	cbnz	r0, 80124fe <rmw_uxrce_fini_client_memory+0x22>
 80124ee:	6020      	str	r0, [r4, #0]
 80124f0:	6861      	ldr	r1, [r4, #4]
 80124f2:	b121      	cbz	r1, 80124fe <rmw_uxrce_fini_client_memory+0x22>
 80124f4:	4803      	ldr	r0, [pc, #12]	; (8012504 <rmw_uxrce_fini_client_memory+0x28>)
 80124f6:	f007 f8eb 	bl	80196d0 <put_memory>
 80124fa:	2300      	movs	r3, #0
 80124fc:	6063      	str	r3, [r4, #4]
 80124fe:	bd10      	pop	{r4, pc}
 8012500:	0801d92c 	.word	0x0801d92c
 8012504:	2000cafc 	.word	0x2000cafc

08012508 <rmw_uxrce_fini_topic_memory>:
 8012508:	b510      	push	{r4, lr}
 801250a:	4604      	mov	r4, r0
 801250c:	4803      	ldr	r0, [pc, #12]	; (801251c <rmw_uxrce_fini_topic_memory+0x14>)
 801250e:	4621      	mov	r1, r4
 8012510:	f007 f8de 	bl	80196d0 <put_memory>
 8012514:	2300      	movs	r3, #0
 8012516:	61a3      	str	r3, [r4, #24]
 8012518:	bd10      	pop	{r4, pc}
 801251a:	bf00      	nop
 801251c:	2001142c 	.word	0x2001142c

08012520 <rmw_uxrce_get_static_input_buffer_for_entity>:
 8012520:	b082      	sub	sp, #8
 8012522:	492b      	ldr	r1, [pc, #172]	; (80125d0 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 8012524:	b530      	push	{r4, r5, lr}
 8012526:	680d      	ldr	r5, [r1, #0]
 8012528:	ac03      	add	r4, sp, #12
 801252a:	e884 000c 	stmia.w	r4, {r2, r3}
 801252e:	461c      	mov	r4, r3
 8012530:	2d00      	cmp	r5, #0
 8012532:	d04b      	beq.n	80125cc <rmw_uxrce_get_static_input_buffer_for_entity+0xac>
 8012534:	462b      	mov	r3, r5
 8012536:	2100      	movs	r1, #0
 8012538:	689a      	ldr	r2, [r3, #8]
 801253a:	685b      	ldr	r3, [r3, #4]
 801253c:	f8d2 2814 	ldr.w	r2, [r2, #2068]	; 0x814
 8012540:	4290      	cmp	r0, r2
 8012542:	bf08      	it	eq
 8012544:	3101      	addeq	r1, #1
 8012546:	2b00      	cmp	r3, #0
 8012548:	d1f6      	bne.n	8012538 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 801254a:	f89d 300c 	ldrb.w	r3, [sp, #12]
 801254e:	2b02      	cmp	r3, #2
 8012550:	d029      	beq.n	80125a6 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 8012552:	d820      	bhi.n	8012596 <rmw_uxrce_get_static_input_buffer_for_entity+0x76>
 8012554:	428c      	cmp	r4, r1
 8012556:	d828      	bhi.n	80125aa <rmw_uxrce_get_static_input_buffer_for_entity+0x8a>
 8012558:	fab4 f284 	clz	r2, r4
 801255c:	0952      	lsrs	r2, r2, #5
 801255e:	b324      	cbz	r4, 80125aa <rmw_uxrce_get_static_input_buffer_for_entity+0x8a>
 8012560:	b1dd      	cbz	r5, 801259a <rmw_uxrce_get_static_input_buffer_for_entity+0x7a>
 8012562:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8012566:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 801256a:	e001      	b.n	8012570 <rmw_uxrce_get_static_input_buffer_for_entity+0x50>
 801256c:	686d      	ldr	r5, [r5, #4]
 801256e:	b1ad      	cbz	r5, 801259c <rmw_uxrce_get_static_input_buffer_for_entity+0x7c>
 8012570:	68ab      	ldr	r3, [r5, #8]
 8012572:	f8d3 1814 	ldr.w	r1, [r3, #2068]	; 0x814
 8012576:	4288      	cmp	r0, r1
 8012578:	d1f8      	bne.n	801256c <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 801257a:	f8d3 1818 	ldr.w	r1, [r3, #2072]	; 0x818
 801257e:	f503 6302 	add.w	r3, r3, #2080	; 0x820
 8012582:	4561      	cmp	r1, ip
 8012584:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8012588:	eb73 0e04 	sbcs.w	lr, r3, r4
 801258c:	daee      	bge.n	801256c <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 801258e:	468c      	mov	ip, r1
 8012590:	461c      	mov	r4, r3
 8012592:	462a      	mov	r2, r5
 8012594:	e7ea      	b.n	801256c <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 8012596:	2b03      	cmp	r3, #3
 8012598:	d0dc      	beq.n	8012554 <rmw_uxrce_get_static_input_buffer_for_entity+0x34>
 801259a:	2200      	movs	r2, #0
 801259c:	4610      	mov	r0, r2
 801259e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80125a2:	b002      	add	sp, #8
 80125a4:	4770      	bx	lr
 80125a6:	428c      	cmp	r4, r1
 80125a8:	d905      	bls.n	80125b6 <rmw_uxrce_get_static_input_buffer_for_entity+0x96>
 80125aa:	4809      	ldr	r0, [pc, #36]	; (80125d0 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 80125ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80125b0:	b002      	add	sp, #8
 80125b2:	f007 b87d 	b.w	80196b0 <get_memory>
 80125b6:	fab4 f284 	clz	r2, r4
 80125ba:	0952      	lsrs	r2, r2, #5
 80125bc:	2c00      	cmp	r4, #0
 80125be:	d1ed      	bne.n	801259c <rmw_uxrce_get_static_input_buffer_for_entity+0x7c>
 80125c0:	4803      	ldr	r0, [pc, #12]	; (80125d0 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 80125c2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80125c6:	b002      	add	sp, #8
 80125c8:	f007 b872 	b.w	80196b0 <get_memory>
 80125cc:	4629      	mov	r1, r5
 80125ce:	e7bc      	b.n	801254a <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 80125d0:	2001140c 	.word	0x2001140c

080125d4 <rmw_uxrce_find_static_input_buffer_by_owner>:
 80125d4:	4b12      	ldr	r3, [pc, #72]	; (8012620 <rmw_uxrce_find_static_input_buffer_by_owner+0x4c>)
 80125d6:	681b      	ldr	r3, [r3, #0]
 80125d8:	b530      	push	{r4, r5, lr}
 80125da:	b1f3      	cbz	r3, 801261a <rmw_uxrce_find_static_input_buffer_by_owner+0x46>
 80125dc:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 80125e0:	f06f 4c00 	mvn.w	ip, #2147483648	; 0x80000000
 80125e4:	2400      	movs	r4, #0
 80125e6:	e001      	b.n	80125ec <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 80125e8:	685b      	ldr	r3, [r3, #4]
 80125ea:	b1a3      	cbz	r3, 8012616 <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 80125ec:	689a      	ldr	r2, [r3, #8]
 80125ee:	f8d2 1814 	ldr.w	r1, [r2, #2068]	; 0x814
 80125f2:	4288      	cmp	r0, r1
 80125f4:	d1f8      	bne.n	80125e8 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 80125f6:	f8d2 1818 	ldr.w	r1, [r2, #2072]	; 0x818
 80125fa:	f502 6202 	add.w	r2, r2, #2080	; 0x820
 80125fe:	4571      	cmp	r1, lr
 8012600:	f852 2c04 	ldr.w	r2, [r2, #-4]
 8012604:	eb72 050c 	sbcs.w	r5, r2, ip
 8012608:	daee      	bge.n	80125e8 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 801260a:	461c      	mov	r4, r3
 801260c:	685b      	ldr	r3, [r3, #4]
 801260e:	468e      	mov	lr, r1
 8012610:	4694      	mov	ip, r2
 8012612:	2b00      	cmp	r3, #0
 8012614:	d1ea      	bne.n	80125ec <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 8012616:	4620      	mov	r0, r4
 8012618:	bd30      	pop	{r4, r5, pc}
 801261a:	461c      	mov	r4, r3
 801261c:	4620      	mov	r0, r4
 801261e:	bd30      	pop	{r4, r5, pc}
 8012620:	2001140c 	.word	0x2001140c
 8012624:	00000000 	.word	0x00000000

08012628 <rmw_uxrce_clean_expired_static_input_buffer>:
 8012628:	4b3d      	ldr	r3, [pc, #244]	; (8012720 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 801262a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801262e:	681f      	ldr	r7, [r3, #0]
 8012630:	ed2d 8b06 	vpush	{d8-d10}
 8012634:	b08d      	sub	sp, #52	; 0x34
 8012636:	f007 fac7 	bl	8019bc8 <rmw_uros_epoch_nanos>
 801263a:	2f00      	cmp	r7, #0
 801263c:	d05d      	beq.n	80126fa <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 801263e:	46b8      	mov	r8, r7
 8012640:	4681      	mov	r9, r0
 8012642:	468a      	mov	sl, r1
 8012644:	ac04      	add	r4, sp, #16
 8012646:	f8d8 5008 	ldr.w	r5, [r8, #8]
 801264a:	f895 3820 	ldrb.w	r3, [r5, #2080]	; 0x820
 801264e:	2b04      	cmp	r3, #4
 8012650:	ed9f 8b2d 	vldr	d8, [pc, #180]	; 8012708 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 8012654:	ed9f ab2e 	vldr	d10, [pc, #184]	; 8012710 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 8012658:	ed9f 9b2f 	vldr	d9, [pc, #188]	; 8012718 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 801265c:	d03f      	beq.n	80126de <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 801265e:	2b05      	cmp	r3, #5
 8012660:	d044      	beq.n	80126ec <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 8012662:	2b03      	cmp	r3, #3
 8012664:	d03b      	beq.n	80126de <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 8012666:	ed8d 8b04 	vstr	d8, [sp, #16]
 801266a:	ed8d ab06 	vstr	d10, [sp, #24]
 801266e:	ab08      	add	r3, sp, #32
 8012670:	ed8d 8b08 	vstr	d8, [sp, #32]
 8012674:	ed8d 8b0a 	vstr	d8, [sp, #40]	; 0x28
 8012678:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801267a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801267e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8012682:	f006 fe29 	bl	80192d8 <rmw_time_equal>
 8012686:	b118      	cbz	r0, 8012690 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 8012688:	ed8d 9b04 	vstr	d9, [sp, #16]
 801268c:	ed8d 8b06 	vstr	d8, [sp, #24]
 8012690:	f8d5 6818 	ldr.w	r6, [r5, #2072]	; 0x818
 8012694:	f505 6502 	add.w	r5, r5, #2080	; 0x820
 8012698:	f855 7c04 	ldr.w	r7, [r5, #-4]
 801269c:	f8d8 b004 	ldr.w	fp, [r8, #4]
 80126a0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80126a4:	f006 fe6e 	bl	8019384 <rmw_time_total_nsec>
 80126a8:	1830      	adds	r0, r6, r0
 80126aa:	eb47 0101 	adc.w	r1, r7, r1
 80126ae:	4548      	cmp	r0, r9
 80126b0:	eb71 030a 	sbcs.w	r3, r1, sl
 80126b4:	db05      	blt.n	80126c2 <rmw_uxrce_clean_expired_static_input_buffer+0x9a>
 80126b6:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 80126ba:	4591      	cmp	r9, r2
 80126bc:	eb7a 0303 	sbcs.w	r3, sl, r3
 80126c0:	da03      	bge.n	80126ca <rmw_uxrce_clean_expired_static_input_buffer+0xa2>
 80126c2:	4641      	mov	r1, r8
 80126c4:	4816      	ldr	r0, [pc, #88]	; (8012720 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 80126c6:	f007 f803 	bl	80196d0 <put_memory>
 80126ca:	f1bb 0f00 	cmp.w	fp, #0
 80126ce:	d014      	beq.n	80126fa <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 80126d0:	46d8      	mov	r8, fp
 80126d2:	f8d8 5008 	ldr.w	r5, [r8, #8]
 80126d6:	f895 3820 	ldrb.w	r3, [r5, #2080]	; 0x820
 80126da:	2b04      	cmp	r3, #4
 80126dc:	d1bf      	bne.n	801265e <rmw_uxrce_clean_expired_static_input_buffer+0x36>
 80126de:	f8d5 3814 	ldr.w	r3, [r5, #2068]	; 0x814
 80126e2:	3340      	adds	r3, #64	; 0x40
 80126e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80126e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80126ea:	e7c0      	b.n	801266e <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 80126ec:	f8d5 3814 	ldr.w	r3, [r5, #2068]	; 0x814
 80126f0:	3348      	adds	r3, #72	; 0x48
 80126f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80126f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80126f8:	e7b9      	b.n	801266e <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 80126fa:	b00d      	add	sp, #52	; 0x34
 80126fc:	ecbd 8b06 	vpop	{d8-d10}
 8012700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012704:	f3af 8000 	nop.w
	...
 8012710:	00000001 	.word	0x00000001
 8012714:	00000000 	.word	0x00000000
 8012718:	0000001e 	.word	0x0000001e
 801271c:	00000000 	.word	0x00000000
 8012720:	2001140c 	.word	0x2001140c

08012724 <run_xrce_session>:
 8012724:	b510      	push	{r4, lr}
 8012726:	788c      	ldrb	r4, [r1, #2]
 8012728:	b086      	sub	sp, #24
 801272a:	2c01      	cmp	r4, #1
 801272c:	f8ad 200e 	strh.w	r2, [sp, #14]
 8012730:	d00c      	beq.n	801274c <run_xrce_session+0x28>
 8012732:	2401      	movs	r4, #1
 8012734:	4619      	mov	r1, r3
 8012736:	f10d 020e 	add.w	r2, sp, #14
 801273a:	f10d 0317 	add.w	r3, sp, #23
 801273e:	9400      	str	r4, [sp, #0]
 8012740:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012744:	f001 fd50 	bl	80141e8 <uxr_run_session_until_all_status>
 8012748:	b006      	add	sp, #24
 801274a:	bd10      	pop	{r4, pc}
 801274c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8012750:	f001 f96c 	bl	8013a2c <uxr_flash_output_streams>
 8012754:	4620      	mov	r0, r4
 8012756:	b006      	add	sp, #24
 8012758:	bd10      	pop	{r4, pc}
 801275a:	bf00      	nop

0801275c <convert_qos_profile>:
 801275c:	7a4a      	ldrb	r2, [r1, #9]
 801275e:	f891 c008 	ldrb.w	ip, [r1, #8]
 8012762:	2a02      	cmp	r2, #2
 8012764:	bf18      	it	ne
 8012766:	2200      	movne	r2, #0
 8012768:	7002      	strb	r2, [r0, #0]
 801276a:	f1ac 0202 	sub.w	r2, ip, #2
 801276e:	fab2 f282 	clz	r2, r2
 8012772:	0952      	lsrs	r2, r2, #5
 8012774:	7042      	strb	r2, [r0, #1]
 8012776:	780a      	ldrb	r2, [r1, #0]
 8012778:	8889      	ldrh	r1, [r1, #4]
 801277a:	f1a2 0202 	sub.w	r2, r2, #2
 801277e:	8081      	strh	r1, [r0, #4]
 8012780:	fab2 f282 	clz	r2, r2
 8012784:	0952      	lsrs	r2, r2, #5
 8012786:	7082      	strb	r2, [r0, #2]
 8012788:	4770      	bx	lr
 801278a:	bf00      	nop

0801278c <generate_service_topics>:
 801278c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801278e:	461d      	mov	r5, r3
 8012790:	b083      	sub	sp, #12
 8012792:	4606      	mov	r6, r0
 8012794:	4c11      	ldr	r4, [pc, #68]	; (80127dc <generate_service_topics+0x50>)
 8012796:	4608      	mov	r0, r1
 8012798:	4b11      	ldr	r3, [pc, #68]	; (80127e0 <generate_service_topics+0x54>)
 801279a:	4617      	mov	r7, r2
 801279c:	4629      	mov	r1, r5
 801279e:	4a11      	ldr	r2, [pc, #68]	; (80127e4 <generate_service_topics+0x58>)
 80127a0:	9401      	str	r4, [sp, #4]
 80127a2:	9600      	str	r6, [sp, #0]
 80127a4:	f008 fea2 	bl	801b4ec <sniprintf>
 80127a8:	4a0f      	ldr	r2, [pc, #60]	; (80127e8 <generate_service_topics+0x5c>)
 80127aa:	4604      	mov	r4, r0
 80127ac:	4b0f      	ldr	r3, [pc, #60]	; (80127ec <generate_service_topics+0x60>)
 80127ae:	9201      	str	r2, [sp, #4]
 80127b0:	4638      	mov	r0, r7
 80127b2:	4a0c      	ldr	r2, [pc, #48]	; (80127e4 <generate_service_topics+0x58>)
 80127b4:	4629      	mov	r1, r5
 80127b6:	9600      	str	r6, [sp, #0]
 80127b8:	f008 fe98 	bl	801b4ec <sniprintf>
 80127bc:	2c00      	cmp	r4, #0
 80127be:	bfa8      	it	ge
 80127c0:	42a5      	cmpge	r5, r4
 80127c2:	bfcc      	ite	gt
 80127c4:	2401      	movgt	r4, #1
 80127c6:	2400      	movle	r4, #0
 80127c8:	dd05      	ble.n	80127d6 <generate_service_topics+0x4a>
 80127ca:	2800      	cmp	r0, #0
 80127cc:	bfa8      	it	ge
 80127ce:	4285      	cmpge	r5, r0
 80127d0:	bfcc      	ite	gt
 80127d2:	2401      	movgt	r4, #1
 80127d4:	2400      	movle	r4, #0
 80127d6:	4620      	mov	r0, r4
 80127d8:	b003      	add	sp, #12
 80127da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80127dc:	0801d2e8 	.word	0x0801d2e8
 80127e0:	0801d2e4 	.word	0x0801d2e4
 80127e4:	0801d2c8 	.word	0x0801d2c8
 80127e8:	0801d2dc 	.word	0x0801d2dc
 80127ec:	0801d2d8 	.word	0x0801d2d8

080127f0 <generate_service_types>:
 80127f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127f4:	4606      	mov	r6, r0
 80127f6:	b087      	sub	sp, #28
 80127f8:	461c      	mov	r4, r3
 80127fa:	6883      	ldr	r3, [r0, #8]
 80127fc:	460d      	mov	r5, r1
 80127fe:	4617      	mov	r7, r2
 8012800:	4798      	blx	r3
 8012802:	68f3      	ldr	r3, [r6, #12]
 8012804:	4606      	mov	r6, r0
 8012806:	4798      	blx	r3
 8012808:	2300      	movs	r3, #0
 801280a:	f8d0 b004 	ldr.w	fp, [r0, #4]
 801280e:	6872      	ldr	r2, [r6, #4]
 8012810:	702b      	strb	r3, [r5, #0]
 8012812:	6813      	ldr	r3, [r2, #0]
 8012814:	2b00      	cmp	r3, #0
 8012816:	d03f      	beq.n	8012898 <generate_service_types+0xa8>
 8012818:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80128ac <generate_service_types+0xbc>
 801281c:	4649      	mov	r1, r9
 801281e:	f8df 8094 	ldr.w	r8, [pc, #148]	; 80128b4 <generate_service_types+0xc4>
 8012822:	4628      	mov	r0, r5
 8012824:	f8df a090 	ldr.w	sl, [pc, #144]	; 80128b8 <generate_service_types+0xc8>
 8012828:	f8cd 8014 	str.w	r8, [sp, #20]
 801282c:	6852      	ldr	r2, [r2, #4]
 801282e:	9100      	str	r1, [sp, #0]
 8012830:	4621      	mov	r1, r4
 8012832:	f8cd 8008 	str.w	r8, [sp, #8]
 8012836:	f8cd a004 	str.w	sl, [sp, #4]
 801283a:	e9cd 9203 	strd	r9, r2, [sp, #12]
 801283e:	4a1a      	ldr	r2, [pc, #104]	; (80128a8 <generate_service_types+0xb8>)
 8012840:	f008 fe54 	bl	801b4ec <sniprintf>
 8012844:	2300      	movs	r3, #0
 8012846:	42a0      	cmp	r0, r4
 8012848:	ea6f 0600 	mvn.w	r6, r0
 801284c:	703b      	strb	r3, [r7, #0]
 801284e:	f8db 3000 	ldr.w	r3, [fp]
 8012852:	ea4f 76d6 	mov.w	r6, r6, lsr #31
 8012856:	bfac      	ite	ge
 8012858:	2500      	movge	r5, #0
 801285a:	2501      	movlt	r5, #1
 801285c:	b30b      	cbz	r3, 80128a2 <generate_service_types+0xb2>
 801285e:	4a13      	ldr	r2, [pc, #76]	; (80128ac <generate_service_types+0xbc>)
 8012860:	f8cd 8014 	str.w	r8, [sp, #20]
 8012864:	402e      	ands	r6, r5
 8012866:	f8db 1004 	ldr.w	r1, [fp, #4]
 801286a:	4638      	mov	r0, r7
 801286c:	9104      	str	r1, [sp, #16]
 801286e:	4621      	mov	r1, r4
 8012870:	e9cd 2a00 	strd	r2, sl, [sp]
 8012874:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8012878:	4a0b      	ldr	r2, [pc, #44]	; (80128a8 <generate_service_types+0xb8>)
 801287a:	f008 fe37 	bl	801b4ec <sniprintf>
 801287e:	2800      	cmp	r0, #0
 8012880:	bfb4      	ite	lt
 8012882:	2600      	movlt	r6, #0
 8012884:	f006 0601 	andge.w	r6, r6, #1
 8012888:	42a0      	cmp	r0, r4
 801288a:	bfac      	ite	ge
 801288c:	2000      	movge	r0, #0
 801288e:	f006 0001 	andlt.w	r0, r6, #1
 8012892:	b007      	add	sp, #28
 8012894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012898:	4b05      	ldr	r3, [pc, #20]	; (80128b0 <generate_service_types+0xc0>)
 801289a:	f8df 9010 	ldr.w	r9, [pc, #16]	; 80128ac <generate_service_types+0xbc>
 801289e:	4619      	mov	r1, r3
 80128a0:	e7bd      	b.n	801281e <generate_service_types+0x2e>
 80128a2:	4b03      	ldr	r3, [pc, #12]	; (80128b0 <generate_service_types+0xc0>)
 80128a4:	461a      	mov	r2, r3
 80128a6:	e7db      	b.n	8012860 <generate_service_types+0x70>
 80128a8:	0801d2c0 	.word	0x0801d2c0
 80128ac:	0801d2bc 	.word	0x0801d2bc
 80128b0:	0801d340 	.word	0x0801d340
 80128b4:	0801d2d0 	.word	0x0801d2d0
 80128b8:	0801d2d4 	.word	0x0801d2d4

080128bc <generate_type_name>:
 80128bc:	2300      	movs	r3, #0
 80128be:	b530      	push	{r4, r5, lr}
 80128c0:	700b      	strb	r3, [r1, #0]
 80128c2:	b087      	sub	sp, #28
 80128c4:	6803      	ldr	r3, [r0, #0]
 80128c6:	4614      	mov	r4, r2
 80128c8:	b1bb      	cbz	r3, 80128fa <generate_type_name+0x3e>
 80128ca:	4a0e      	ldr	r2, [pc, #56]	; (8012904 <generate_type_name+0x48>)
 80128cc:	4615      	mov	r5, r2
 80128ce:	9500      	str	r5, [sp, #0]
 80128d0:	9203      	str	r2, [sp, #12]
 80128d2:	4d0d      	ldr	r5, [pc, #52]	; (8012908 <generate_type_name+0x4c>)
 80128d4:	6842      	ldr	r2, [r0, #4]
 80128d6:	4608      	mov	r0, r1
 80128d8:	490c      	ldr	r1, [pc, #48]	; (801290c <generate_type_name+0x50>)
 80128da:	9204      	str	r2, [sp, #16]
 80128dc:	9105      	str	r1, [sp, #20]
 80128de:	9102      	str	r1, [sp, #8]
 80128e0:	4621      	mov	r1, r4
 80128e2:	4a0b      	ldr	r2, [pc, #44]	; (8012910 <generate_type_name+0x54>)
 80128e4:	9501      	str	r5, [sp, #4]
 80128e6:	f008 fe01 	bl	801b4ec <sniprintf>
 80128ea:	2800      	cmp	r0, #0
 80128ec:	bfa8      	it	ge
 80128ee:	4284      	cmpge	r4, r0
 80128f0:	bfcc      	ite	gt
 80128f2:	2001      	movgt	r0, #1
 80128f4:	2000      	movle	r0, #0
 80128f6:	b007      	add	sp, #28
 80128f8:	bd30      	pop	{r4, r5, pc}
 80128fa:	4b06      	ldr	r3, [pc, #24]	; (8012914 <generate_type_name+0x58>)
 80128fc:	4a01      	ldr	r2, [pc, #4]	; (8012904 <generate_type_name+0x48>)
 80128fe:	461d      	mov	r5, r3
 8012900:	e7e5      	b.n	80128ce <generate_type_name+0x12>
 8012902:	bf00      	nop
 8012904:	0801d2bc 	.word	0x0801d2bc
 8012908:	0801d2d4 	.word	0x0801d2d4
 801290c:	0801d2d0 	.word	0x0801d2d0
 8012910:	0801d2c0 	.word	0x0801d2c0
 8012914:	0801d340 	.word	0x0801d340

08012918 <generate_topic_name>:
 8012918:	b530      	push	{r4, r5, lr}
 801291a:	4614      	mov	r4, r2
 801291c:	b083      	sub	sp, #12
 801291e:	4605      	mov	r5, r0
 8012920:	4b07      	ldr	r3, [pc, #28]	; (8012940 <generate_topic_name+0x28>)
 8012922:	4a08      	ldr	r2, [pc, #32]	; (8012944 <generate_topic_name+0x2c>)
 8012924:	4608      	mov	r0, r1
 8012926:	9500      	str	r5, [sp, #0]
 8012928:	4621      	mov	r1, r4
 801292a:	f008 fddf 	bl	801b4ec <sniprintf>
 801292e:	2800      	cmp	r0, #0
 8012930:	bfa8      	it	ge
 8012932:	4284      	cmpge	r4, r0
 8012934:	bfcc      	ite	gt
 8012936:	2001      	movgt	r0, #1
 8012938:	2000      	movle	r0, #0
 801293a:	b003      	add	sp, #12
 801293c:	bd30      	pop	{r4, r5, pc}
 801293e:	bf00      	nop
 8012940:	0801d2f0 	.word	0x0801d2f0
 8012944:	0801ccc4 	.word	0x0801ccc4

08012948 <is_uxrce_rmw_identifier_valid>:
 8012948:	b510      	push	{r4, lr}
 801294a:	4604      	mov	r4, r0
 801294c:	b140      	cbz	r0, 8012960 <is_uxrce_rmw_identifier_valid+0x18>
 801294e:	f006 ff17 	bl	8019780 <rmw_get_implementation_identifier>
 8012952:	4601      	mov	r1, r0
 8012954:	4620      	mov	r0, r4
 8012956:	f7ed fc73 	bl	8000240 <strcmp>
 801295a:	fab0 f080 	clz	r0, r0
 801295e:	0940      	lsrs	r0, r0, #5
 8012960:	bd10      	pop	{r4, pc}
 8012962:	bf00      	nop

08012964 <get_message_typesupport_handle>:
 8012964:	6883      	ldr	r3, [r0, #8]
 8012966:	4718      	bx	r3

08012968 <get_message_typesupport_handle_function>:
 8012968:	b510      	push	{r4, lr}
 801296a:	4604      	mov	r4, r0
 801296c:	6800      	ldr	r0, [r0, #0]
 801296e:	f7ed fc67 	bl	8000240 <strcmp>
 8012972:	2800      	cmp	r0, #0
 8012974:	bf0c      	ite	eq
 8012976:	4620      	moveq	r0, r4
 8012978:	2000      	movne	r0, #0
 801297a:	bd10      	pop	{r4, pc}

0801297c <get_service_typesupport_handle>:
 801297c:	6883      	ldr	r3, [r0, #8]
 801297e:	4718      	bx	r3

08012980 <get_service_typesupport_handle_function>:
 8012980:	b510      	push	{r4, lr}
 8012982:	4604      	mov	r4, r0
 8012984:	6800      	ldr	r0, [r0, #0]
 8012986:	f7ed fc5b 	bl	8000240 <strcmp>
 801298a:	2800      	cmp	r0, #0
 801298c:	bf0c      	ite	eq
 801298e:	4620      	moveq	r0, r4
 8012990:	2000      	movne	r0, #0
 8012992:	bd10      	pop	{r4, pc}

08012994 <rosidl_runtime_c__String__init>:
 8012994:	b510      	push	{r4, lr}
 8012996:	4604      	mov	r4, r0
 8012998:	b086      	sub	sp, #24
 801299a:	b170      	cbz	r0, 80129ba <rosidl_runtime_c__String__init+0x26>
 801299c:	a801      	add	r0, sp, #4
 801299e:	f7fd feef 	bl	8010780 <rcutils_get_default_allocator>
 80129a2:	9b01      	ldr	r3, [sp, #4]
 80129a4:	9905      	ldr	r1, [sp, #20]
 80129a6:	2001      	movs	r0, #1
 80129a8:	4798      	blx	r3
 80129aa:	6020      	str	r0, [r4, #0]
 80129ac:	b128      	cbz	r0, 80129ba <rosidl_runtime_c__String__init+0x26>
 80129ae:	2100      	movs	r1, #0
 80129b0:	2201      	movs	r2, #1
 80129b2:	7001      	strb	r1, [r0, #0]
 80129b4:	4610      	mov	r0, r2
 80129b6:	e9c4 1201 	strd	r1, r2, [r4, #4]
 80129ba:	b006      	add	sp, #24
 80129bc:	bd10      	pop	{r4, pc}
 80129be:	bf00      	nop

080129c0 <rosidl_runtime_c__String__fini>:
 80129c0:	b320      	cbz	r0, 8012a0c <rosidl_runtime_c__String__fini+0x4c>
 80129c2:	6803      	ldr	r3, [r0, #0]
 80129c4:	b510      	push	{r4, lr}
 80129c6:	4604      	mov	r4, r0
 80129c8:	b086      	sub	sp, #24
 80129ca:	b173      	cbz	r3, 80129ea <rosidl_runtime_c__String__fini+0x2a>
 80129cc:	6883      	ldr	r3, [r0, #8]
 80129ce:	b1f3      	cbz	r3, 8012a0e <rosidl_runtime_c__String__fini+0x4e>
 80129d0:	a801      	add	r0, sp, #4
 80129d2:	f7fd fed5 	bl	8010780 <rcutils_get_default_allocator>
 80129d6:	9b02      	ldr	r3, [sp, #8]
 80129d8:	9905      	ldr	r1, [sp, #20]
 80129da:	6820      	ldr	r0, [r4, #0]
 80129dc:	4798      	blx	r3
 80129de:	2300      	movs	r3, #0
 80129e0:	e9c4 3300 	strd	r3, r3, [r4]
 80129e4:	60a3      	str	r3, [r4, #8]
 80129e6:	b006      	add	sp, #24
 80129e8:	bd10      	pop	{r4, pc}
 80129ea:	6843      	ldr	r3, [r0, #4]
 80129ec:	b9db      	cbnz	r3, 8012a26 <rosidl_runtime_c__String__fini+0x66>
 80129ee:	6883      	ldr	r3, [r0, #8]
 80129f0:	2b00      	cmp	r3, #0
 80129f2:	d0f8      	beq.n	80129e6 <rosidl_runtime_c__String__fini+0x26>
 80129f4:	4b12      	ldr	r3, [pc, #72]	; (8012a40 <rosidl_runtime_c__String__fini+0x80>)
 80129f6:	2251      	movs	r2, #81	; 0x51
 80129f8:	2101      	movs	r1, #1
 80129fa:	4812      	ldr	r0, [pc, #72]	; (8012a44 <rosidl_runtime_c__String__fini+0x84>)
 80129fc:	681b      	ldr	r3, [r3, #0]
 80129fe:	68db      	ldr	r3, [r3, #12]
 8012a00:	f008 fc4a 	bl	801b298 <fwrite>
 8012a04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012a08:	f008 f902 	bl	801ac10 <exit>
 8012a0c:	4770      	bx	lr
 8012a0e:	4b0c      	ldr	r3, [pc, #48]	; (8012a40 <rosidl_runtime_c__String__fini+0x80>)
 8012a10:	224c      	movs	r2, #76	; 0x4c
 8012a12:	2101      	movs	r1, #1
 8012a14:	480c      	ldr	r0, [pc, #48]	; (8012a48 <rosidl_runtime_c__String__fini+0x88>)
 8012a16:	681b      	ldr	r3, [r3, #0]
 8012a18:	68db      	ldr	r3, [r3, #12]
 8012a1a:	f008 fc3d 	bl	801b298 <fwrite>
 8012a1e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012a22:	f008 f8f5 	bl	801ac10 <exit>
 8012a26:	4b06      	ldr	r3, [pc, #24]	; (8012a40 <rosidl_runtime_c__String__fini+0x80>)
 8012a28:	224e      	movs	r2, #78	; 0x4e
 8012a2a:	2101      	movs	r1, #1
 8012a2c:	4807      	ldr	r0, [pc, #28]	; (8012a4c <rosidl_runtime_c__String__fini+0x8c>)
 8012a2e:	681b      	ldr	r3, [r3, #0]
 8012a30:	68db      	ldr	r3, [r3, #12]
 8012a32:	f008 fc31 	bl	801b298 <fwrite>
 8012a36:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012a3a:	f008 f8e9 	bl	801ac10 <exit>
 8012a3e:	bf00      	nop
 8012a40:	200003d4 	.word	0x200003d4
 8012a44:	0801d394 	.word	0x0801d394
 8012a48:	0801d2f4 	.word	0x0801d2f4
 8012a4c:	0801d344 	.word	0x0801d344

08012a50 <rosidl_runtime_c__String__assignn>:
 8012a50:	2900      	cmp	r1, #0
 8012a52:	bf18      	it	ne
 8012a54:	f1b2 3fff 	cmpne.w	r2, #4294967295	; 0xffffffff
 8012a58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012a5c:	bf0c      	ite	eq
 8012a5e:	2401      	moveq	r4, #1
 8012a60:	2400      	movne	r4, #0
 8012a62:	b087      	sub	sp, #28
 8012a64:	2800      	cmp	r0, #0
 8012a66:	bf08      	it	eq
 8012a68:	f044 0401 	orreq.w	r4, r4, #1
 8012a6c:	b124      	cbz	r4, 8012a78 <rosidl_runtime_c__String__assignn+0x28>
 8012a6e:	2400      	movs	r4, #0
 8012a70:	4620      	mov	r0, r4
 8012a72:	b007      	add	sp, #28
 8012a74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012a78:	4616      	mov	r6, r2
 8012a7a:	4605      	mov	r5, r0
 8012a7c:	a801      	add	r0, sp, #4
 8012a7e:	460f      	mov	r7, r1
 8012a80:	f106 0901 	add.w	r9, r6, #1
 8012a84:	f7fd fe7c 	bl	8010780 <rcutils_get_default_allocator>
 8012a88:	9b03      	ldr	r3, [sp, #12]
 8012a8a:	9a05      	ldr	r2, [sp, #20]
 8012a8c:	4649      	mov	r1, r9
 8012a8e:	6828      	ldr	r0, [r5, #0]
 8012a90:	4798      	blx	r3
 8012a92:	4680      	mov	r8, r0
 8012a94:	2800      	cmp	r0, #0
 8012a96:	d0eb      	beq.n	8012a70 <rosidl_runtime_c__String__assignn+0x20>
 8012a98:	4639      	mov	r1, r7
 8012a9a:	4632      	mov	r2, r6
 8012a9c:	f008 ff5f 	bl	801b95e <memcpy>
 8012aa0:	f808 4006 	strb.w	r4, [r8, r6]
 8012aa4:	2401      	movs	r4, #1
 8012aa6:	f8c5 9008 	str.w	r9, [r5, #8]
 8012aaa:	4620      	mov	r0, r4
 8012aac:	e9c5 8600 	strd	r8, r6, [r5]
 8012ab0:	b007      	add	sp, #28
 8012ab2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012ab6:	bf00      	nop

08012ab8 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 8012ab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012abc:	6805      	ldr	r5, [r0, #0]
 8012abe:	4604      	mov	r4, r0
 8012ac0:	460e      	mov	r6, r1
 8012ac2:	4628      	mov	r0, r5
 8012ac4:	f7ed fbbc 	bl	8000240 <strcmp>
 8012ac8:	b1c8      	cbz	r0, 8012afe <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 8012aca:	4b11      	ldr	r3, [pc, #68]	; (8012b10 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 8012acc:	681b      	ldr	r3, [r3, #0]
 8012ace:	429d      	cmp	r5, r3
 8012ad0:	d112      	bne.n	8012af8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8012ad2:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8012ad6:	f8d8 4000 	ldr.w	r4, [r8]
 8012ada:	b16c      	cbz	r4, 8012af8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8012adc:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8012ae0:	2700      	movs	r7, #0
 8012ae2:	3d04      	subs	r5, #4
 8012ae4:	4631      	mov	r1, r6
 8012ae6:	f855 0f04 	ldr.w	r0, [r5, #4]!
 8012aea:	f7ed fba9 	bl	8000240 <strcmp>
 8012aee:	00bb      	lsls	r3, r7, #2
 8012af0:	b140      	cbz	r0, 8012b04 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 8012af2:	3701      	adds	r7, #1
 8012af4:	42bc      	cmp	r4, r7
 8012af6:	d1f5      	bne.n	8012ae4 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 8012af8:	2000      	movs	r0, #0
 8012afa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012afe:	4620      	mov	r0, r4
 8012b00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b04:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8012b08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012b0c:	58d3      	ldr	r3, [r2, r3]
 8012b0e:	4718      	bx	r3
 8012b10:	200002f0 	.word	0x200002f0

08012b14 <rosidl_typesupport_c__get_service_typesupport_handle_function>:
 8012b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b18:	6805      	ldr	r5, [r0, #0]
 8012b1a:	4604      	mov	r4, r0
 8012b1c:	460e      	mov	r6, r1
 8012b1e:	4628      	mov	r0, r5
 8012b20:	f7ed fb8e 	bl	8000240 <strcmp>
 8012b24:	b1c8      	cbz	r0, 8012b5a <rosidl_typesupport_c__get_service_typesupport_handle_function+0x46>
 8012b26:	4b11      	ldr	r3, [pc, #68]	; (8012b6c <rosidl_typesupport_c__get_service_typesupport_handle_function+0x58>)
 8012b28:	681b      	ldr	r3, [r3, #0]
 8012b2a:	429d      	cmp	r5, r3
 8012b2c:	d112      	bne.n	8012b54 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x40>
 8012b2e:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8012b32:	f8d8 4000 	ldr.w	r4, [r8]
 8012b36:	b16c      	cbz	r4, 8012b54 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x40>
 8012b38:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8012b3c:	2700      	movs	r7, #0
 8012b3e:	3d04      	subs	r5, #4
 8012b40:	4631      	mov	r1, r6
 8012b42:	f855 0f04 	ldr.w	r0, [r5, #4]!
 8012b46:	f7ed fb7b 	bl	8000240 <strcmp>
 8012b4a:	00bb      	lsls	r3, r7, #2
 8012b4c:	b140      	cbz	r0, 8012b60 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x4c>
 8012b4e:	3701      	adds	r7, #1
 8012b50:	42bc      	cmp	r4, r7
 8012b52:	d1f5      	bne.n	8012b40 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x2c>
 8012b54:	2000      	movs	r0, #0
 8012b56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b5a:	4620      	mov	r0, r4
 8012b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b60:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8012b64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012b68:	58d3      	ldr	r3, [r2, r3]
 8012b6a:	4718      	bx	r3
 8012b6c:	200002f0 	.word	0x200002f0

08012b70 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String>:
 8012b70:	4b04      	ldr	r3, [pc, #16]	; (8012b84 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8012b72:	681a      	ldr	r2, [r3, #0]
 8012b74:	b10a      	cbz	r2, 8012b7a <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0xa>
 8012b76:	4803      	ldr	r0, [pc, #12]	; (8012b84 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8012b78:	4770      	bx	lr
 8012b7a:	4a03      	ldr	r2, [pc, #12]	; (8012b88 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x18>)
 8012b7c:	4801      	ldr	r0, [pc, #4]	; (8012b84 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8012b7e:	6812      	ldr	r2, [r2, #0]
 8012b80:	601a      	str	r2, [r3, #0]
 8012b82:	4770      	bx	lr
 8012b84:	20000300 	.word	0x20000300
 8012b88:	200002f0 	.word	0x200002f0

08012b8c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String>:
 8012b8c:	4a02      	ldr	r2, [pc, #8]	; (8012b98 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0xc>)
 8012b8e:	4b03      	ldr	r3, [pc, #12]	; (8012b9c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x10>)
 8012b90:	6812      	ldr	r2, [r2, #0]
 8012b92:	601a      	str	r2, [r3, #0]
 8012b94:	4770      	bx	lr
 8012b96:	bf00      	nop
 8012b98:	200002f0 	.word	0x200002f0
 8012b9c:	20000300 	.word	0x20000300

08012ba0 <std_msgs__msg__String__rosidl_typesupport_introspection_c__String_init_function>:
 8012ba0:	f007 b820 	b.w	8019be4 <std_msgs__msg__String__init>

08012ba4 <std_msgs__msg__String__rosidl_typesupport_introspection_c__String_fini_function>:
 8012ba4:	f007 b830 	b.w	8019c08 <std_msgs__msg__String__fini>

08012ba8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String>:
 8012ba8:	4b04      	ldr	r3, [pc, #16]	; (8012bbc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8012baa:	681a      	ldr	r2, [r3, #0]
 8012bac:	b10a      	cbz	r2, 8012bb2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0xa>
 8012bae:	4803      	ldr	r0, [pc, #12]	; (8012bbc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8012bb0:	4770      	bx	lr
 8012bb2:	4a03      	ldr	r2, [pc, #12]	; (8012bc0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x18>)
 8012bb4:	4801      	ldr	r0, [pc, #4]	; (8012bbc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8012bb6:	6812      	ldr	r2, [r2, #0]
 8012bb8:	601a      	str	r2, [r3, #0]
 8012bba:	4770      	bx	lr
 8012bbc:	20000348 	.word	0x20000348
 8012bc0:	200002f4 	.word	0x200002f4

08012bc4 <_String__max_serialized_size>:
 8012bc4:	2000      	movs	r0, #0
 8012bc6:	4770      	bx	lr

08012bc8 <_String__cdr_serialize>:
 8012bc8:	b1c8      	cbz	r0, 8012bfe <_String__cdr_serialize+0x36>
 8012bca:	b570      	push	{r4, r5, r6, lr}
 8012bcc:	6806      	ldr	r6, [r0, #0]
 8012bce:	4604      	mov	r4, r0
 8012bd0:	460d      	mov	r5, r1
 8012bd2:	b15e      	cbz	r6, 8012bec <_String__cdr_serialize+0x24>
 8012bd4:	4630      	mov	r0, r6
 8012bd6:	f7ed fb3d 	bl	8000254 <strlen>
 8012bda:	4603      	mov	r3, r0
 8012bdc:	1c42      	adds	r2, r0, #1
 8012bde:	4631      	mov	r1, r6
 8012be0:	4628      	mov	r0, r5
 8012be2:	6063      	str	r3, [r4, #4]
 8012be4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012be8:	f7fb bf76 	b.w	800ead8 <ucdr_serialize_sequence_char>
 8012bec:	4633      	mov	r3, r6
 8012bee:	4632      	mov	r2, r6
 8012bf0:	4631      	mov	r1, r6
 8012bf2:	4628      	mov	r0, r5
 8012bf4:	6063      	str	r3, [r4, #4]
 8012bf6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012bfa:	f7fb bf6d 	b.w	800ead8 <ucdr_serialize_sequence_char>
 8012bfe:	4770      	bx	lr

08012c00 <get_serialized_size_std_msgs__msg__String>:
 8012c00:	b510      	push	{r4, lr}
 8012c02:	4604      	mov	r4, r0
 8012c04:	b130      	cbz	r0, 8012c14 <get_serialized_size_std_msgs__msg__String+0x14>
 8012c06:	4608      	mov	r0, r1
 8012c08:	2104      	movs	r1, #4
 8012c0a:	f7fb fef5 	bl	800e9f8 <ucdr_alignment>
 8012c0e:	6863      	ldr	r3, [r4, #4]
 8012c10:	3305      	adds	r3, #5
 8012c12:	4418      	add	r0, r3
 8012c14:	bd10      	pop	{r4, pc}
 8012c16:	bf00      	nop

08012c18 <_String__cdr_deserialize>:
 8012c18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012c1a:	460c      	mov	r4, r1
 8012c1c:	b083      	sub	sp, #12
 8012c1e:	b1a1      	cbz	r1, 8012c4a <_String__cdr_deserialize+0x32>
 8012c20:	688f      	ldr	r7, [r1, #8]
 8012c22:	ab01      	add	r3, sp, #4
 8012c24:	6809      	ldr	r1, [r1, #0]
 8012c26:	4606      	mov	r6, r0
 8012c28:	463a      	mov	r2, r7
 8012c2a:	f7fb ff67 	bl	800eafc <ucdr_deserialize_sequence_char>
 8012c2e:	9b01      	ldr	r3, [sp, #4]
 8012c30:	4605      	mov	r5, r0
 8012c32:	b920      	cbnz	r0, 8012c3e <_String__cdr_deserialize+0x26>
 8012c34:	429f      	cmp	r7, r3
 8012c36:	d30c      	bcc.n	8012c52 <_String__cdr_deserialize+0x3a>
 8012c38:	4628      	mov	r0, r5
 8012c3a:	b003      	add	sp, #12
 8012c3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c3e:	b103      	cbz	r3, 8012c42 <_String__cdr_deserialize+0x2a>
 8012c40:	3b01      	subs	r3, #1
 8012c42:	4628      	mov	r0, r5
 8012c44:	6063      	str	r3, [r4, #4]
 8012c46:	b003      	add	sp, #12
 8012c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c4a:	460d      	mov	r5, r1
 8012c4c:	4628      	mov	r0, r5
 8012c4e:	b003      	add	sp, #12
 8012c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c52:	2101      	movs	r1, #1
 8012c54:	4630      	mov	r0, r6
 8012c56:	75b5      	strb	r5, [r6, #22]
 8012c58:	7571      	strb	r1, [r6, #21]
 8012c5a:	6065      	str	r5, [r4, #4]
 8012c5c:	f7fb fee4 	bl	800ea28 <ucdr_align_to>
 8012c60:	4630      	mov	r0, r6
 8012c62:	9901      	ldr	r1, [sp, #4]
 8012c64:	f7fb ff18 	bl	800ea98 <ucdr_advance_buffer>
 8012c68:	4628      	mov	r0, r5
 8012c6a:	b003      	add	sp, #12
 8012c6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c6e:	bf00      	nop

08012c70 <_String__get_serialized_size>:
 8012c70:	b510      	push	{r4, lr}
 8012c72:	4604      	mov	r4, r0
 8012c74:	b130      	cbz	r0, 8012c84 <_String__get_serialized_size+0x14>
 8012c76:	2104      	movs	r1, #4
 8012c78:	2000      	movs	r0, #0
 8012c7a:	f7fb febd 	bl	800e9f8 <ucdr_alignment>
 8012c7e:	6863      	ldr	r3, [r4, #4]
 8012c80:	3305      	adds	r3, #5
 8012c82:	4418      	add	r0, r3
 8012c84:	bd10      	pop	{r4, pc}
 8012c86:	bf00      	nop

08012c88 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__String>:
 8012c88:	4800      	ldr	r0, [pc, #0]	; (8012c8c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__String+0x4>)
 8012c8a:	4770      	bx	lr
 8012c8c:	20000354 	.word	0x20000354

08012c90 <custom_test_msgs__srv__AddThreeInts_Request__init>:
 8012c90:	3800      	subs	r0, #0
 8012c92:	bf18      	it	ne
 8012c94:	2001      	movne	r0, #1
 8012c96:	4770      	bx	lr

08012c98 <custom_test_msgs__srv__AddThreeInts_Request__fini>:
 8012c98:	4770      	bx	lr
 8012c9a:	bf00      	nop

08012c9c <custom_test_msgs__srv__AddThreeInts_Response__init>:
 8012c9c:	3800      	subs	r0, #0
 8012c9e:	bf18      	it	ne
 8012ca0:	2001      	movne	r0, #1
 8012ca2:	4770      	bx	lr

08012ca4 <custom_test_msgs__srv__AddThreeInts_Response__fini>:
 8012ca4:	4770      	bx	lr
 8012ca6:	bf00      	nop

08012ca8 <drive_msgs__msg__DiffDrive__init>:
 8012ca8:	b538      	push	{r3, r4, r5, lr}
 8012caa:	4604      	mov	r4, r0
 8012cac:	b128      	cbz	r0, 8012cba <drive_msgs__msg__DiffDrive__init+0x12>
 8012cae:	f7ff fe71 	bl	8012994 <rosidl_runtime_c__String__init>
 8012cb2:	4605      	mov	r5, r0
 8012cb4:	b120      	cbz	r0, 8012cc0 <drive_msgs__msg__DiffDrive__init+0x18>
 8012cb6:	4628      	mov	r0, r5
 8012cb8:	bd38      	pop	{r3, r4, r5, pc}
 8012cba:	4605      	mov	r5, r0
 8012cbc:	4628      	mov	r0, r5
 8012cbe:	bd38      	pop	{r3, r4, r5, pc}
 8012cc0:	4620      	mov	r0, r4
 8012cc2:	f7ff fe7d 	bl	80129c0 <rosidl_runtime_c__String__fini>
 8012cc6:	4628      	mov	r0, r5
 8012cc8:	bd38      	pop	{r3, r4, r5, pc}
 8012cca:	bf00      	nop

08012ccc <drive_msgs__msg__DiffDrive__fini>:
 8012ccc:	b108      	cbz	r0, 8012cd2 <drive_msgs__msg__DiffDrive__fini+0x6>
 8012cce:	f7ff be77 	b.w	80129c0 <rosidl_runtime_c__String__fini>
 8012cd2:	4770      	bx	lr

08012cd4 <ucdr_serialize_endian_array_char>:
 8012cd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012cd8:	4619      	mov	r1, r3
 8012cda:	461f      	mov	r7, r3
 8012cdc:	4605      	mov	r5, r0
 8012cde:	4690      	mov	r8, r2
 8012ce0:	f7fb fe32 	bl	800e948 <ucdr_check_buffer_available_for>
 8012ce4:	b9e0      	cbnz	r0, 8012d20 <ucdr_serialize_endian_array_char+0x4c>
 8012ce6:	463e      	mov	r6, r7
 8012ce8:	e00b      	b.n	8012d02 <ucdr_serialize_endian_array_char+0x2e>
 8012cea:	4441      	add	r1, r8
 8012cec:	68a8      	ldr	r0, [r5, #8]
 8012cee:	4622      	mov	r2, r4
 8012cf0:	1b36      	subs	r6, r6, r4
 8012cf2:	f008 fe34 	bl	801b95e <memcpy>
 8012cf6:	68ab      	ldr	r3, [r5, #8]
 8012cf8:	6928      	ldr	r0, [r5, #16]
 8012cfa:	4423      	add	r3, r4
 8012cfc:	4420      	add	r0, r4
 8012cfe:	60ab      	str	r3, [r5, #8]
 8012d00:	6128      	str	r0, [r5, #16]
 8012d02:	4631      	mov	r1, r6
 8012d04:	2201      	movs	r2, #1
 8012d06:	4628      	mov	r0, r5
 8012d08:	f7fb fea8 	bl	800ea5c <ucdr_check_final_buffer_behavior_array>
 8012d0c:	1bb9      	subs	r1, r7, r6
 8012d0e:	4604      	mov	r4, r0
 8012d10:	2800      	cmp	r0, #0
 8012d12:	d1ea      	bne.n	8012cea <ucdr_serialize_endian_array_char+0x16>
 8012d14:	2301      	movs	r3, #1
 8012d16:	7da8      	ldrb	r0, [r5, #22]
 8012d18:	756b      	strb	r3, [r5, #21]
 8012d1a:	4058      	eors	r0, r3
 8012d1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d20:	463a      	mov	r2, r7
 8012d22:	4641      	mov	r1, r8
 8012d24:	68a8      	ldr	r0, [r5, #8]
 8012d26:	f008 fe1a 	bl	801b95e <memcpy>
 8012d2a:	68aa      	ldr	r2, [r5, #8]
 8012d2c:	692b      	ldr	r3, [r5, #16]
 8012d2e:	443a      	add	r2, r7
 8012d30:	443b      	add	r3, r7
 8012d32:	60aa      	str	r2, [r5, #8]
 8012d34:	612b      	str	r3, [r5, #16]
 8012d36:	e7ed      	b.n	8012d14 <ucdr_serialize_endian_array_char+0x40>

08012d38 <ucdr_deserialize_endian_array_char>:
 8012d38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d3c:	4619      	mov	r1, r3
 8012d3e:	461f      	mov	r7, r3
 8012d40:	4605      	mov	r5, r0
 8012d42:	4690      	mov	r8, r2
 8012d44:	f7fb fe00 	bl	800e948 <ucdr_check_buffer_available_for>
 8012d48:	b9e8      	cbnz	r0, 8012d86 <ucdr_deserialize_endian_array_char+0x4e>
 8012d4a:	463e      	mov	r6, r7
 8012d4c:	e00c      	b.n	8012d68 <ucdr_deserialize_endian_array_char+0x30>
 8012d4e:	eb08 0003 	add.w	r0, r8, r3
 8012d52:	68a9      	ldr	r1, [r5, #8]
 8012d54:	4622      	mov	r2, r4
 8012d56:	1b36      	subs	r6, r6, r4
 8012d58:	f008 fe01 	bl	801b95e <memcpy>
 8012d5c:	68ab      	ldr	r3, [r5, #8]
 8012d5e:	6928      	ldr	r0, [r5, #16]
 8012d60:	4423      	add	r3, r4
 8012d62:	4420      	add	r0, r4
 8012d64:	60ab      	str	r3, [r5, #8]
 8012d66:	6128      	str	r0, [r5, #16]
 8012d68:	4631      	mov	r1, r6
 8012d6a:	2201      	movs	r2, #1
 8012d6c:	4628      	mov	r0, r5
 8012d6e:	f7fb fe75 	bl	800ea5c <ucdr_check_final_buffer_behavior_array>
 8012d72:	1bbb      	subs	r3, r7, r6
 8012d74:	4604      	mov	r4, r0
 8012d76:	2800      	cmp	r0, #0
 8012d78:	d1e9      	bne.n	8012d4e <ucdr_deserialize_endian_array_char+0x16>
 8012d7a:	2301      	movs	r3, #1
 8012d7c:	7da8      	ldrb	r0, [r5, #22]
 8012d7e:	756b      	strb	r3, [r5, #21]
 8012d80:	4058      	eors	r0, r3
 8012d82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d86:	463a      	mov	r2, r7
 8012d88:	68a9      	ldr	r1, [r5, #8]
 8012d8a:	4640      	mov	r0, r8
 8012d8c:	f008 fde7 	bl	801b95e <memcpy>
 8012d90:	68aa      	ldr	r2, [r5, #8]
 8012d92:	692b      	ldr	r3, [r5, #16]
 8012d94:	443a      	add	r2, r7
 8012d96:	443b      	add	r3, r7
 8012d98:	60aa      	str	r2, [r5, #8]
 8012d9a:	612b      	str	r3, [r5, #16]
 8012d9c:	e7ed      	b.n	8012d7a <ucdr_deserialize_endian_array_char+0x42>
 8012d9e:	bf00      	nop

08012da0 <ucdr_serialize_array_uint8_t>:
 8012da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012da4:	4688      	mov	r8, r1
 8012da6:	4611      	mov	r1, r2
 8012da8:	4617      	mov	r7, r2
 8012daa:	4605      	mov	r5, r0
 8012dac:	f7fb fdcc 	bl	800e948 <ucdr_check_buffer_available_for>
 8012db0:	b9e0      	cbnz	r0, 8012dec <ucdr_serialize_array_uint8_t+0x4c>
 8012db2:	463e      	mov	r6, r7
 8012db4:	e00b      	b.n	8012dce <ucdr_serialize_array_uint8_t+0x2e>
 8012db6:	4441      	add	r1, r8
 8012db8:	68a8      	ldr	r0, [r5, #8]
 8012dba:	4622      	mov	r2, r4
 8012dbc:	1b36      	subs	r6, r6, r4
 8012dbe:	f008 fdce 	bl	801b95e <memcpy>
 8012dc2:	68ab      	ldr	r3, [r5, #8]
 8012dc4:	6928      	ldr	r0, [r5, #16]
 8012dc6:	4423      	add	r3, r4
 8012dc8:	4420      	add	r0, r4
 8012dca:	60ab      	str	r3, [r5, #8]
 8012dcc:	6128      	str	r0, [r5, #16]
 8012dce:	4631      	mov	r1, r6
 8012dd0:	2201      	movs	r2, #1
 8012dd2:	4628      	mov	r0, r5
 8012dd4:	f7fb fe42 	bl	800ea5c <ucdr_check_final_buffer_behavior_array>
 8012dd8:	1bb9      	subs	r1, r7, r6
 8012dda:	4604      	mov	r4, r0
 8012ddc:	2800      	cmp	r0, #0
 8012dde:	d1ea      	bne.n	8012db6 <ucdr_serialize_array_uint8_t+0x16>
 8012de0:	2301      	movs	r3, #1
 8012de2:	7da8      	ldrb	r0, [r5, #22]
 8012de4:	756b      	strb	r3, [r5, #21]
 8012de6:	4058      	eors	r0, r3
 8012de8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012dec:	463a      	mov	r2, r7
 8012dee:	4641      	mov	r1, r8
 8012df0:	68a8      	ldr	r0, [r5, #8]
 8012df2:	f008 fdb4 	bl	801b95e <memcpy>
 8012df6:	68aa      	ldr	r2, [r5, #8]
 8012df8:	692b      	ldr	r3, [r5, #16]
 8012dfa:	443a      	add	r2, r7
 8012dfc:	443b      	add	r3, r7
 8012dfe:	60aa      	str	r2, [r5, #8]
 8012e00:	612b      	str	r3, [r5, #16]
 8012e02:	e7ed      	b.n	8012de0 <ucdr_serialize_array_uint8_t+0x40>

08012e04 <ucdr_serialize_endian_array_uint8_t>:
 8012e04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e08:	4619      	mov	r1, r3
 8012e0a:	461f      	mov	r7, r3
 8012e0c:	4605      	mov	r5, r0
 8012e0e:	4690      	mov	r8, r2
 8012e10:	f7fb fd9a 	bl	800e948 <ucdr_check_buffer_available_for>
 8012e14:	b9e0      	cbnz	r0, 8012e50 <ucdr_serialize_endian_array_uint8_t+0x4c>
 8012e16:	463e      	mov	r6, r7
 8012e18:	e00b      	b.n	8012e32 <ucdr_serialize_endian_array_uint8_t+0x2e>
 8012e1a:	4441      	add	r1, r8
 8012e1c:	68a8      	ldr	r0, [r5, #8]
 8012e1e:	4622      	mov	r2, r4
 8012e20:	1b36      	subs	r6, r6, r4
 8012e22:	f008 fd9c 	bl	801b95e <memcpy>
 8012e26:	68ab      	ldr	r3, [r5, #8]
 8012e28:	6928      	ldr	r0, [r5, #16]
 8012e2a:	4423      	add	r3, r4
 8012e2c:	4420      	add	r0, r4
 8012e2e:	60ab      	str	r3, [r5, #8]
 8012e30:	6128      	str	r0, [r5, #16]
 8012e32:	4631      	mov	r1, r6
 8012e34:	2201      	movs	r2, #1
 8012e36:	4628      	mov	r0, r5
 8012e38:	f7fb fe10 	bl	800ea5c <ucdr_check_final_buffer_behavior_array>
 8012e3c:	1bb9      	subs	r1, r7, r6
 8012e3e:	4604      	mov	r4, r0
 8012e40:	2800      	cmp	r0, #0
 8012e42:	d1ea      	bne.n	8012e1a <ucdr_serialize_endian_array_uint8_t+0x16>
 8012e44:	2301      	movs	r3, #1
 8012e46:	7da8      	ldrb	r0, [r5, #22]
 8012e48:	756b      	strb	r3, [r5, #21]
 8012e4a:	4058      	eors	r0, r3
 8012e4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e50:	463a      	mov	r2, r7
 8012e52:	4641      	mov	r1, r8
 8012e54:	68a8      	ldr	r0, [r5, #8]
 8012e56:	f008 fd82 	bl	801b95e <memcpy>
 8012e5a:	68aa      	ldr	r2, [r5, #8]
 8012e5c:	692b      	ldr	r3, [r5, #16]
 8012e5e:	443a      	add	r2, r7
 8012e60:	443b      	add	r3, r7
 8012e62:	60aa      	str	r2, [r5, #8]
 8012e64:	612b      	str	r3, [r5, #16]
 8012e66:	e7ed      	b.n	8012e44 <ucdr_serialize_endian_array_uint8_t+0x40>

08012e68 <ucdr_deserialize_array_uint8_t>:
 8012e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e6c:	4688      	mov	r8, r1
 8012e6e:	4611      	mov	r1, r2
 8012e70:	4617      	mov	r7, r2
 8012e72:	4605      	mov	r5, r0
 8012e74:	f7fb fd68 	bl	800e948 <ucdr_check_buffer_available_for>
 8012e78:	b9e8      	cbnz	r0, 8012eb6 <ucdr_deserialize_array_uint8_t+0x4e>
 8012e7a:	463e      	mov	r6, r7
 8012e7c:	e00c      	b.n	8012e98 <ucdr_deserialize_array_uint8_t+0x30>
 8012e7e:	eb08 0003 	add.w	r0, r8, r3
 8012e82:	68a9      	ldr	r1, [r5, #8]
 8012e84:	4622      	mov	r2, r4
 8012e86:	1b36      	subs	r6, r6, r4
 8012e88:	f008 fd69 	bl	801b95e <memcpy>
 8012e8c:	68ab      	ldr	r3, [r5, #8]
 8012e8e:	6928      	ldr	r0, [r5, #16]
 8012e90:	4423      	add	r3, r4
 8012e92:	4420      	add	r0, r4
 8012e94:	60ab      	str	r3, [r5, #8]
 8012e96:	6128      	str	r0, [r5, #16]
 8012e98:	4631      	mov	r1, r6
 8012e9a:	2201      	movs	r2, #1
 8012e9c:	4628      	mov	r0, r5
 8012e9e:	f7fb fddd 	bl	800ea5c <ucdr_check_final_buffer_behavior_array>
 8012ea2:	1bbb      	subs	r3, r7, r6
 8012ea4:	4604      	mov	r4, r0
 8012ea6:	2800      	cmp	r0, #0
 8012ea8:	d1e9      	bne.n	8012e7e <ucdr_deserialize_array_uint8_t+0x16>
 8012eaa:	2301      	movs	r3, #1
 8012eac:	7da8      	ldrb	r0, [r5, #22]
 8012eae:	756b      	strb	r3, [r5, #21]
 8012eb0:	4058      	eors	r0, r3
 8012eb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012eb6:	463a      	mov	r2, r7
 8012eb8:	68a9      	ldr	r1, [r5, #8]
 8012eba:	4640      	mov	r0, r8
 8012ebc:	f008 fd4f 	bl	801b95e <memcpy>
 8012ec0:	68aa      	ldr	r2, [r5, #8]
 8012ec2:	692b      	ldr	r3, [r5, #16]
 8012ec4:	443a      	add	r2, r7
 8012ec6:	443b      	add	r3, r7
 8012ec8:	60aa      	str	r2, [r5, #8]
 8012eca:	612b      	str	r3, [r5, #16]
 8012ecc:	e7ed      	b.n	8012eaa <ucdr_deserialize_array_uint8_t+0x42>
 8012ece:	bf00      	nop

08012ed0 <ucdr_deserialize_endian_array_uint8_t>:
 8012ed0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ed4:	4619      	mov	r1, r3
 8012ed6:	461f      	mov	r7, r3
 8012ed8:	4605      	mov	r5, r0
 8012eda:	4690      	mov	r8, r2
 8012edc:	f7fb fd34 	bl	800e948 <ucdr_check_buffer_available_for>
 8012ee0:	b9e8      	cbnz	r0, 8012f1e <ucdr_deserialize_endian_array_uint8_t+0x4e>
 8012ee2:	463e      	mov	r6, r7
 8012ee4:	e00c      	b.n	8012f00 <ucdr_deserialize_endian_array_uint8_t+0x30>
 8012ee6:	eb08 0003 	add.w	r0, r8, r3
 8012eea:	68a9      	ldr	r1, [r5, #8]
 8012eec:	4622      	mov	r2, r4
 8012eee:	1b36      	subs	r6, r6, r4
 8012ef0:	f008 fd35 	bl	801b95e <memcpy>
 8012ef4:	68ab      	ldr	r3, [r5, #8]
 8012ef6:	6928      	ldr	r0, [r5, #16]
 8012ef8:	4423      	add	r3, r4
 8012efa:	4420      	add	r0, r4
 8012efc:	60ab      	str	r3, [r5, #8]
 8012efe:	6128      	str	r0, [r5, #16]
 8012f00:	4631      	mov	r1, r6
 8012f02:	2201      	movs	r2, #1
 8012f04:	4628      	mov	r0, r5
 8012f06:	f7fb fda9 	bl	800ea5c <ucdr_check_final_buffer_behavior_array>
 8012f0a:	1bbb      	subs	r3, r7, r6
 8012f0c:	4604      	mov	r4, r0
 8012f0e:	2800      	cmp	r0, #0
 8012f10:	d1e9      	bne.n	8012ee6 <ucdr_deserialize_endian_array_uint8_t+0x16>
 8012f12:	2301      	movs	r3, #1
 8012f14:	7da8      	ldrb	r0, [r5, #22]
 8012f16:	756b      	strb	r3, [r5, #21]
 8012f18:	4058      	eors	r0, r3
 8012f1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f1e:	463a      	mov	r2, r7
 8012f20:	68a9      	ldr	r1, [r5, #8]
 8012f22:	4640      	mov	r0, r8
 8012f24:	f008 fd1b 	bl	801b95e <memcpy>
 8012f28:	68aa      	ldr	r2, [r5, #8]
 8012f2a:	692b      	ldr	r3, [r5, #16]
 8012f2c:	443a      	add	r2, r7
 8012f2e:	443b      	add	r3, r7
 8012f30:	60aa      	str	r2, [r5, #8]
 8012f32:	612b      	str	r3, [r5, #16]
 8012f34:	e7ed      	b.n	8012f12 <ucdr_deserialize_endian_array_uint8_t+0x42>
 8012f36:	bf00      	nop

08012f38 <uxr_buffer_delete_entity>:
 8012f38:	b510      	push	{r4, lr}
 8012f3a:	2300      	movs	r3, #0
 8012f3c:	b08e      	sub	sp, #56	; 0x38
 8012f3e:	4604      	mov	r4, r0
 8012f40:	9103      	str	r1, [sp, #12]
 8012f42:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8012f46:	2303      	movs	r3, #3
 8012f48:	2204      	movs	r2, #4
 8012f4a:	9300      	str	r3, [sp, #0]
 8012f4c:	ab06      	add	r3, sp, #24
 8012f4e:	f001 fb77 	bl	8014640 <uxr_prepare_stream_to_write_submessage>
 8012f52:	b918      	cbnz	r0, 8012f5c <uxr_buffer_delete_entity+0x24>
 8012f54:	4604      	mov	r4, r0
 8012f56:	4620      	mov	r0, r4
 8012f58:	b00e      	add	sp, #56	; 0x38
 8012f5a:	bd10      	pop	{r4, pc}
 8012f5c:	9902      	ldr	r1, [sp, #8]
 8012f5e:	aa05      	add	r2, sp, #20
 8012f60:	4620      	mov	r0, r4
 8012f62:	f001 fca9 	bl	80148b8 <uxr_init_base_object_request>
 8012f66:	4604      	mov	r4, r0
 8012f68:	a905      	add	r1, sp, #20
 8012f6a:	a806      	add	r0, sp, #24
 8012f6c:	f003 fbae 	bl	80166cc <uxr_serialize_DELETE_Payload>
 8012f70:	4620      	mov	r0, r4
 8012f72:	b00e      	add	sp, #56	; 0x38
 8012f74:	bd10      	pop	{r4, pc}
 8012f76:	bf00      	nop

08012f78 <uxr_common_create_entity>:
 8012f78:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8012f7c:	b510      	push	{r4, lr}
 8012f7e:	f1bc 0f01 	cmp.w	ip, #1
 8012f82:	b08c      	sub	sp, #48	; 0x30
 8012f84:	4604      	mov	r4, r0
 8012f86:	9202      	str	r2, [sp, #8]
 8012f88:	bf0c      	ite	eq
 8012f8a:	f003 0201 	andeq.w	r2, r3, #1
 8012f8e:	2200      	movne	r2, #0
 8012f90:	330e      	adds	r3, #14
 8012f92:	9103      	str	r1, [sp, #12]
 8012f94:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
 8012f98:	441a      	add	r2, r3
 8012f9a:	ab04      	add	r3, sp, #16
 8012f9c:	9101      	str	r1, [sp, #4]
 8012f9e:	2101      	movs	r1, #1
 8012fa0:	b292      	uxth	r2, r2
 8012fa2:	9100      	str	r1, [sp, #0]
 8012fa4:	9903      	ldr	r1, [sp, #12]
 8012fa6:	f001 fb4b 	bl	8014640 <uxr_prepare_stream_to_write_submessage>
 8012faa:	b918      	cbnz	r0, 8012fb4 <uxr_common_create_entity+0x3c>
 8012fac:	4604      	mov	r4, r0
 8012fae:	4620      	mov	r0, r4
 8012fb0:	b00c      	add	sp, #48	; 0x30
 8012fb2:	bd10      	pop	{r4, pc}
 8012fb4:	9902      	ldr	r1, [sp, #8]
 8012fb6:	4620      	mov	r0, r4
 8012fb8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012fba:	f001 fc7d 	bl	80148b8 <uxr_init_base_object_request>
 8012fbe:	4604      	mov	r4, r0
 8012fc0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8012fc2:	a804      	add	r0, sp, #16
 8012fc4:	f003 fadc 	bl	8016580 <uxr_serialize_CREATE_Payload>
 8012fc8:	4620      	mov	r0, r4
 8012fca:	b00c      	add	sp, #48	; 0x30
 8012fcc:	bd10      	pop	{r4, pc}
 8012fce:	bf00      	nop

08012fd0 <uxr_buffer_create_participant_bin>:
 8012fd0:	b570      	push	{r4, r5, r6, lr}
 8012fd2:	f5ad 7d16 	sub.w	sp, sp, #600	; 0x258
 8012fd6:	4605      	mov	r5, r0
 8012fd8:	ac11      	add	r4, sp, #68	; 0x44
 8012fda:	f8ad 3254 	strh.w	r3, [sp, #596]	; 0x254
 8012fde:	2303      	movs	r3, #3
 8012fe0:	f89d 626c 	ldrb.w	r6, [sp, #620]	; 0x26c
 8012fe4:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8012fe8:	7223      	strb	r3, [r4, #8]
 8012fea:	2300      	movs	r3, #0
 8012fec:	2201      	movs	r2, #1
 8012fee:	f88d 3014 	strb.w	r3, [sp, #20]
 8012ff2:	9b9a      	ldr	r3, [sp, #616]	; 0x268
 8012ff4:	7122      	strb	r2, [r4, #4]
 8012ff6:	b1cb      	cbz	r3, 801302c <uxr_buffer_create_participant_bin+0x5c>
 8012ff8:	f88d 201c 	strb.w	r2, [sp, #28]
 8012ffc:	9308      	str	r3, [sp, #32]
 8012ffe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013002:	a915      	add	r1, sp, #84	; 0x54
 8013004:	a809      	add	r0, sp, #36	; 0x24
 8013006:	f7fb fcf3 	bl	800e9f0 <ucdr_init_buffer>
 801300a:	a905      	add	r1, sp, #20
 801300c:	a809      	add	r0, sp, #36	; 0x24
 801300e:	f002 fe6d 	bl	8015cec <uxr_serialize_OBJK_DomainParticipant_Binary>
 8013012:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013014:	9600      	str	r6, [sp, #0]
 8013016:	4628      	mov	r0, r5
 8013018:	9401      	str	r4, [sp, #4]
 801301a:	60e3      	str	r3, [r4, #12]
 801301c:	b29b      	uxth	r3, r3
 801301e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8013022:	f7ff ffa9 	bl	8012f78 <uxr_common_create_entity>
 8013026:	f50d 7d16 	add.w	sp, sp, #600	; 0x258
 801302a:	bd70      	pop	{r4, r5, r6, pc}
 801302c:	f88d 301c 	strb.w	r3, [sp, #28]
 8013030:	e7e5      	b.n	8012ffe <uxr_buffer_create_participant_bin+0x2e>
 8013032:	bf00      	nop

08013034 <uxr_buffer_create_topic_bin>:
 8013034:	b570      	push	{r4, r5, r6, lr}
 8013036:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
 801303a:	4605      	mov	r5, r0
 801303c:	4618      	mov	r0, r3
 801303e:	9105      	str	r1, [sp, #20]
 8013040:	a997      	add	r1, sp, #604	; 0x25c
 8013042:	f89d 6278 	ldrb.w	r6, [sp, #632]	; 0x278
 8013046:	ac13      	add	r4, sp, #76	; 0x4c
 8013048:	e9cd 3203 	strd	r3, r2, [sp, #12]
 801304c:	2302      	movs	r3, #2
 801304e:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8013052:	f000 fa8d 	bl	8013570 <uxr_object_id_to_raw>
 8013056:	9b9c      	ldr	r3, [sp, #624]	; 0x270
 8013058:	f44f 7200 	mov.w	r2, #512	; 0x200
 801305c:	a917      	add	r1, sp, #92	; 0x5c
 801305e:	a80b      	add	r0, sp, #44	; 0x2c
 8013060:	9306      	str	r3, [sp, #24]
 8013062:	9b9d      	ldr	r3, [sp, #628]	; 0x274
 8013064:	930a      	str	r3, [sp, #40]	; 0x28
 8013066:	2303      	movs	r3, #3
 8013068:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 801306c:	2301      	movs	r3, #1
 801306e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8013072:	2300      	movs	r3, #0
 8013074:	f88d 301c 	strb.w	r3, [sp, #28]
 8013078:	f7fb fcba 	bl	800e9f0 <ucdr_init_buffer>
 801307c:	a906      	add	r1, sp, #24
 801307e:	a80b      	add	r0, sp, #44	; 0x2c
 8013080:	f002 fe56 	bl	8015d30 <uxr_serialize_OBJK_Topic_Binary>
 8013084:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013086:	4628      	mov	r0, r5
 8013088:	9600      	str	r6, [sp, #0]
 801308a:	9316      	str	r3, [sp, #88]	; 0x58
 801308c:	b29b      	uxth	r3, r3
 801308e:	9401      	str	r4, [sp, #4]
 8013090:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8013094:	f7ff ff70 	bl	8012f78 <uxr_common_create_entity>
 8013098:	f50d 7d18 	add.w	sp, sp, #608	; 0x260
 801309c:	bd70      	pop	{r4, r5, r6, pc}
 801309e:	bf00      	nop

080130a0 <uxr_buffer_create_publisher_bin>:
 80130a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80130a2:	f2ad 4d8c 	subw	sp, sp, #1164	; 0x48c
 80130a6:	2603      	movs	r6, #3
 80130a8:	4605      	mov	r5, r0
 80130aa:	4618      	mov	r0, r3
 80130ac:	9105      	str	r1, [sp, #20]
 80130ae:	a992      	add	r1, sp, #584	; 0x248
 80130b0:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	; 0x4a0
 80130b4:	ac0e      	add	r4, sp, #56	; 0x38
 80130b6:	f88d 603c 	strb.w	r6, [sp, #60]	; 0x3c
 80130ba:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80130be:	f000 fa57 	bl	8013570 <uxr_object_id_to_raw>
 80130c2:	2300      	movs	r3, #0
 80130c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80130c8:	a912      	add	r1, sp, #72	; 0x48
 80130ca:	a806      	add	r0, sp, #24
 80130cc:	f88d 324c 	strb.w	r3, [sp, #588]	; 0x24c
 80130d0:	f88d 3254 	strb.w	r3, [sp, #596]	; 0x254
 80130d4:	f88d 6040 	strb.w	r6, [sp, #64]	; 0x40
 80130d8:	f7fb fc8a 	bl	800e9f0 <ucdr_init_buffer>
 80130dc:	a993      	add	r1, sp, #588	; 0x24c
 80130de:	a806      	add	r0, sp, #24
 80130e0:	f002 feda 	bl	8015e98 <uxr_serialize_OBJK_Publisher_Binary>
 80130e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80130e6:	4628      	mov	r0, r5
 80130e8:	9700      	str	r7, [sp, #0]
 80130ea:	9311      	str	r3, [sp, #68]	; 0x44
 80130ec:	b29b      	uxth	r3, r3
 80130ee:	9401      	str	r4, [sp, #4]
 80130f0:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80130f4:	f7ff ff40 	bl	8012f78 <uxr_common_create_entity>
 80130f8:	f20d 4d8c 	addw	sp, sp, #1164	; 0x48c
 80130fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80130fe:	bf00      	nop

08013100 <uxr_buffer_create_subscriber_bin>:
 8013100:	b570      	push	{r4, r5, r6, lr}
 8013102:	f5ad 6d91 	sub.w	sp, sp, #1160	; 0x488
 8013106:	4605      	mov	r5, r0
 8013108:	4618      	mov	r0, r3
 801310a:	9105      	str	r1, [sp, #20]
 801310c:	a992      	add	r1, sp, #584	; 0x248
 801310e:	f89d 6498 	ldrb.w	r6, [sp, #1176]	; 0x498
 8013112:	ac0e      	add	r4, sp, #56	; 0x38
 8013114:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8013118:	2304      	movs	r3, #4
 801311a:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
 801311e:	f000 fa27 	bl	8013570 <uxr_object_id_to_raw>
 8013122:	2300      	movs	r3, #0
 8013124:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013128:	a912      	add	r1, sp, #72	; 0x48
 801312a:	a806      	add	r0, sp, #24
 801312c:	f88d 324c 	strb.w	r3, [sp, #588]	; 0x24c
 8013130:	f88d 3254 	strb.w	r3, [sp, #596]	; 0x254
 8013134:	2303      	movs	r3, #3
 8013136:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
 801313a:	f7fb fc59 	bl	800e9f0 <ucdr_init_buffer>
 801313e:	a993      	add	r1, sp, #588	; 0x24c
 8013140:	a806      	add	r0, sp, #24
 8013142:	f002 ff59 	bl	8015ff8 <uxr_serialize_OBJK_Subscriber_Binary>
 8013146:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013148:	4628      	mov	r0, r5
 801314a:	9600      	str	r6, [sp, #0]
 801314c:	9311      	str	r3, [sp, #68]	; 0x44
 801314e:	b29b      	uxth	r3, r3
 8013150:	9401      	str	r4, [sp, #4]
 8013152:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8013156:	f7ff ff0f 	bl	8012f78 <uxr_common_create_entity>
 801315a:	f50d 6d91 	add.w	sp, sp, #1160	; 0x488
 801315e:	bd70      	pop	{r4, r5, r6, pc}

08013160 <uxr_buffer_create_datawriter_bin>:
 8013160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013164:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8013168:	4606      	mov	r6, r0
 801316a:	4618      	mov	r0, r3
 801316c:	2703      	movs	r7, #3
 801316e:	ac1d      	add	r4, sp, #116	; 0x74
 8013170:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	; 0x2a8
 8013174:	9105      	str	r1, [sp, #20]
 8013176:	a9a1      	add	r1, sp, #644	; 0x284
 8013178:	f89d 82ac 	ldrb.w	r8, [sp, #684]	; 0x2ac
 801317c:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8013180:	2305      	movs	r3, #5
 8013182:	7123      	strb	r3, [r4, #4]
 8013184:	f000 f9f4 	bl	8013570 <uxr_object_id_to_raw>
 8013188:	a90e      	add	r1, sp, #56	; 0x38
 801318a:	98a8      	ldr	r0, [sp, #672]	; 0x2a0
 801318c:	7227      	strb	r7, [r4, #8]
 801318e:	f000 f9ef 	bl	8013570 <uxr_object_id_to_raw>
 8013192:	2300      	movs	r3, #0
 8013194:	f8ad 5044 	strh.w	r5, [sp, #68]	; 0x44
 8013198:	3d00      	subs	r5, #0
 801319a:	f89d 22a5 	ldrb.w	r2, [sp, #677]	; 0x2a5
 801319e:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
 80131a2:	bf18      	it	ne
 80131a4:	2501      	movne	r5, #1
 80131a6:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
 80131aa:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 80131ae:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 80131b2:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 80131b6:	2301      	movs	r3, #1
 80131b8:	f88d 5042 	strb.w	r5, [sp, #66]	; 0x42
 80131bc:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
 80131c0:	bb8a      	cbnz	r2, 8013226 <uxr_buffer_create_datawriter_bin+0xc6>
 80131c2:	f04f 0e23 	mov.w	lr, #35	; 0x23
 80131c6:	f04f 0c13 	mov.w	ip, #19
 80131ca:	250b      	movs	r5, #11
 80131cc:	2221      	movs	r2, #33	; 0x21
 80131ce:	2111      	movs	r1, #17
 80131d0:	2009      	movs	r0, #9
 80131d2:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 80131d6:	f89d 32a6 	ldrb.w	r3, [sp, #678]	; 0x2a6
 80131da:	b923      	cbnz	r3, 80131e6 <uxr_buffer_create_datawriter_bin+0x86>
 80131dc:	4672      	mov	r2, lr
 80131de:	4661      	mov	r1, ip
 80131e0:	4628      	mov	r0, r5
 80131e2:	f8ad 7040 	strh.w	r7, [sp, #64]	; 0x40
 80131e6:	f89d 32a4 	ldrb.w	r3, [sp, #676]	; 0x2a4
 80131ea:	2b01      	cmp	r3, #1
 80131ec:	d025      	beq.n	801323a <uxr_buffer_create_datawriter_bin+0xda>
 80131ee:	2b03      	cmp	r3, #3
 80131f0:	d029      	beq.n	8013246 <uxr_buffer_create_datawriter_bin+0xe6>
 80131f2:	b32b      	cbz	r3, 8013240 <uxr_buffer_create_datawriter_bin+0xe0>
 80131f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80131f8:	a921      	add	r1, sp, #132	; 0x84
 80131fa:	a806      	add	r0, sp, #24
 80131fc:	f7fb fbf8 	bl	800e9f0 <ucdr_init_buffer>
 8013200:	a90e      	add	r1, sp, #56	; 0x38
 8013202:	a806      	add	r0, sp, #24
 8013204:	f002 ffaa 	bl	801615c <uxr_serialize_OBJK_DataWriter_Binary>
 8013208:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801320a:	f8cd 8000 	str.w	r8, [sp]
 801320e:	4630      	mov	r0, r6
 8013210:	9401      	str	r4, [sp, #4]
 8013212:	60e3      	str	r3, [r4, #12]
 8013214:	b29b      	uxth	r3, r3
 8013216:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 801321a:	f7ff fead 	bl	8012f78 <uxr_common_create_entity>
 801321e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8013222:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013226:	f04f 0e22 	mov.w	lr, #34	; 0x22
 801322a:	f04f 0c12 	mov.w	ip, #18
 801322e:	250a      	movs	r5, #10
 8013230:	2220      	movs	r2, #32
 8013232:	2110      	movs	r1, #16
 8013234:	2008      	movs	r0, #8
 8013236:	2702      	movs	r7, #2
 8013238:	e7cd      	b.n	80131d6 <uxr_buffer_create_datawriter_bin+0x76>
 801323a:	f8ad 1040 	strh.w	r1, [sp, #64]	; 0x40
 801323e:	e7d9      	b.n	80131f4 <uxr_buffer_create_datawriter_bin+0x94>
 8013240:	f8ad 0040 	strh.w	r0, [sp, #64]	; 0x40
 8013244:	e7d6      	b.n	80131f4 <uxr_buffer_create_datawriter_bin+0x94>
 8013246:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 801324a:	e7d3      	b.n	80131f4 <uxr_buffer_create_datawriter_bin+0x94>

0801324c <uxr_buffer_create_datareader_bin>:
 801324c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013250:	f5ad 7d24 	sub.w	sp, sp, #656	; 0x290
 8013254:	4606      	mov	r6, r0
 8013256:	4618      	mov	r0, r3
 8013258:	2703      	movs	r7, #3
 801325a:	ac1f      	add	r4, sp, #124	; 0x7c
 801325c:	f8bd 52b0 	ldrh.w	r5, [sp, #688]	; 0x2b0
 8013260:	9105      	str	r1, [sp, #20]
 8013262:	a9a3      	add	r1, sp, #652	; 0x28c
 8013264:	f89d 82b4 	ldrb.w	r8, [sp, #692]	; 0x2b4
 8013268:	e9cd 3203 	strd	r3, r2, [sp, #12]
 801326c:	2306      	movs	r3, #6
 801326e:	7123      	strb	r3, [r4, #4]
 8013270:	f000 f97e 	bl	8013570 <uxr_object_id_to_raw>
 8013274:	a90e      	add	r1, sp, #56	; 0x38
 8013276:	98aa      	ldr	r0, [sp, #680]	; 0x2a8
 8013278:	7227      	strb	r7, [r4, #8]
 801327a:	f000 f979 	bl	8013570 <uxr_object_id_to_raw>
 801327e:	2300      	movs	r3, #0
 8013280:	f8ad 5044 	strh.w	r5, [sp, #68]	; 0x44
 8013284:	3d00      	subs	r5, #0
 8013286:	f89d 22ad 	ldrb.w	r2, [sp, #685]	; 0x2ad
 801328a:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 801328e:	bf18      	it	ne
 8013290:	2501      	movne	r5, #1
 8013292:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
 8013296:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
 801329a:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 801329e:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 80132a2:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 80132a6:	2301      	movs	r3, #1
 80132a8:	f88d 5042 	strb.w	r5, [sp, #66]	; 0x42
 80132ac:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
 80132b0:	bb8a      	cbnz	r2, 8013316 <uxr_buffer_create_datareader_bin+0xca>
 80132b2:	f04f 0e23 	mov.w	lr, #35	; 0x23
 80132b6:	f04f 0c13 	mov.w	ip, #19
 80132ba:	250b      	movs	r5, #11
 80132bc:	2221      	movs	r2, #33	; 0x21
 80132be:	2111      	movs	r1, #17
 80132c0:	2009      	movs	r0, #9
 80132c2:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 80132c6:	f89d 32ae 	ldrb.w	r3, [sp, #686]	; 0x2ae
 80132ca:	b923      	cbnz	r3, 80132d6 <uxr_buffer_create_datareader_bin+0x8a>
 80132cc:	4672      	mov	r2, lr
 80132ce:	4661      	mov	r1, ip
 80132d0:	4628      	mov	r0, r5
 80132d2:	f8ad 7040 	strh.w	r7, [sp, #64]	; 0x40
 80132d6:	f89d 32ac 	ldrb.w	r3, [sp, #684]	; 0x2ac
 80132da:	2b01      	cmp	r3, #1
 80132dc:	d025      	beq.n	801332a <uxr_buffer_create_datareader_bin+0xde>
 80132de:	2b03      	cmp	r3, #3
 80132e0:	d029      	beq.n	8013336 <uxr_buffer_create_datareader_bin+0xea>
 80132e2:	b32b      	cbz	r3, 8013330 <uxr_buffer_create_datareader_bin+0xe4>
 80132e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80132e8:	a923      	add	r1, sp, #140	; 0x8c
 80132ea:	a806      	add	r0, sp, #24
 80132ec:	f7fb fb80 	bl	800e9f0 <ucdr_init_buffer>
 80132f0:	a90e      	add	r1, sp, #56	; 0x38
 80132f2:	a806      	add	r0, sp, #24
 80132f4:	f002 fef6 	bl	80160e4 <uxr_serialize_OBJK_DataReader_Binary>
 80132f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80132fa:	f8cd 8000 	str.w	r8, [sp]
 80132fe:	4630      	mov	r0, r6
 8013300:	9401      	str	r4, [sp, #4]
 8013302:	60e3      	str	r3, [r4, #12]
 8013304:	b29b      	uxth	r3, r3
 8013306:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 801330a:	f7ff fe35 	bl	8012f78 <uxr_common_create_entity>
 801330e:	f50d 7d24 	add.w	sp, sp, #656	; 0x290
 8013312:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013316:	f04f 0e22 	mov.w	lr, #34	; 0x22
 801331a:	f04f 0c12 	mov.w	ip, #18
 801331e:	250a      	movs	r5, #10
 8013320:	2220      	movs	r2, #32
 8013322:	2110      	movs	r1, #16
 8013324:	2008      	movs	r0, #8
 8013326:	2702      	movs	r7, #2
 8013328:	e7cd      	b.n	80132c6 <uxr_buffer_create_datareader_bin+0x7a>
 801332a:	f8ad 1040 	strh.w	r1, [sp, #64]	; 0x40
 801332e:	e7d9      	b.n	80132e4 <uxr_buffer_create_datareader_bin+0x98>
 8013330:	f8ad 0040 	strh.w	r0, [sp, #64]	; 0x40
 8013334:	e7d6      	b.n	80132e4 <uxr_buffer_create_datareader_bin+0x98>
 8013336:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 801333a:	e7d3      	b.n	80132e4 <uxr_buffer_create_datareader_bin+0x98>

0801333c <uxr_buffer_create_replier_bin>:
 801333c:	b570      	push	{r4, r5, r6, lr}
 801333e:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 8013342:	4605      	mov	r5, r0
 8013344:	4618      	mov	r0, r3
 8013346:	9105      	str	r1, [sp, #20]
 8013348:	a999      	add	r1, sp, #612	; 0x264
 801334a:	f89d 6294 	ldrb.w	r6, [sp, #660]	; 0x294
 801334e:	ac15      	add	r4, sp, #84	; 0x54
 8013350:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8013354:	2308      	movs	r3, #8
 8013356:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
 801335a:	f000 f909 	bl	8013570 <uxr_object_id_to_raw>
 801335e:	9b9e      	ldr	r3, [sp, #632]	; 0x278
 8013360:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013364:	a919      	add	r1, sp, #100	; 0x64
 8013366:	a80d      	add	r0, sp, #52	; 0x34
 8013368:	9306      	str	r3, [sp, #24]
 801336a:	9b9f      	ldr	r3, [sp, #636]	; 0x27c
 801336c:	9307      	str	r3, [sp, #28]
 801336e:	9ba0      	ldr	r3, [sp, #640]	; 0x280
 8013370:	9308      	str	r3, [sp, #32]
 8013372:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8013374:	930c      	str	r3, [sp, #48]	; 0x30
 8013376:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013378:	930a      	str	r3, [sp, #40]	; 0x28
 801337a:	2301      	movs	r3, #1
 801337c:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 8013380:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8013384:	2303      	movs	r3, #3
 8013386:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 801338a:	f7fb fb31 	bl	800e9f0 <ucdr_init_buffer>
 801338e:	a906      	add	r1, sp, #24
 8013390:	a80d      	add	r0, sp, #52	; 0x34
 8013392:	f002 ff0f 	bl	80161b4 <uxr_serialize_OBJK_Replier_Binary>
 8013396:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013398:	4628      	mov	r0, r5
 801339a:	9600      	str	r6, [sp, #0]
 801339c:	9318      	str	r3, [sp, #96]	; 0x60
 801339e:	b29b      	uxth	r3, r3
 80133a0:	9401      	str	r4, [sp, #4]
 80133a2:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80133a6:	f7ff fde7 	bl	8012f78 <uxr_common_create_entity>
 80133aa:	f50d 7d1a 	add.w	sp, sp, #616	; 0x268
 80133ae:	bd70      	pop	{r4, r5, r6, pc}

080133b0 <get_custom_error>:
 80133b0:	4b01      	ldr	r3, [pc, #4]	; (80133b8 <get_custom_error+0x8>)
 80133b2:	7818      	ldrb	r0, [r3, #0]
 80133b4:	4770      	bx	lr
 80133b6:	bf00      	nop
 80133b8:	2001144c 	.word	0x2001144c

080133bc <recv_custom_msg>:
 80133bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80133c0:	4693      	mov	fp, r2
 80133c2:	b089      	sub	sp, #36	; 0x24
 80133c4:	2200      	movs	r2, #0
 80133c6:	4604      	mov	r4, r0
 80133c8:	468a      	mov	sl, r1
 80133ca:	9305      	str	r3, [sp, #20]
 80133cc:	f88d 201e 	strb.w	r2, [sp, #30]
 80133d0:	f890 2200 	ldrb.w	r2, [r0, #512]	; 0x200
 80133d4:	b322      	cbz	r2, 8013420 <recv_custom_msg+0x64>
 80133d6:	f200 2902 	addw	r9, r0, #514	; 0x202
 80133da:	f10d 081f 	add.w	r8, sp, #31
 80133de:	af05      	add	r7, sp, #20
 80133e0:	f10d 061e 	add.w	r6, sp, #30
 80133e4:	f44f 7500 	mov.w	r5, #512	; 0x200
 80133e8:	e002      	b.n	80133f0 <recv_custom_msg+0x34>
 80133ea:	9b05      	ldr	r3, [sp, #20]
 80133ec:	2b00      	cmp	r3, #0
 80133ee:	dd0f      	ble.n	8013410 <recv_custom_msg+0x54>
 80133f0:	f8d4 1274 	ldr.w	r1, [r4, #628]	; 0x274
 80133f4:	4623      	mov	r3, r4
 80133f6:	4622      	mov	r2, r4
 80133f8:	4648      	mov	r0, r9
 80133fa:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80133fe:	e9cd 5600 	strd	r5, r6, [sp]
 8013402:	f001 fc6f 	bl	8014ce4 <uxr_read_framed_msg>
 8013406:	2800      	cmp	r0, #0
 8013408:	d0ef      	beq.n	80133ea <recv_custom_msg+0x2e>
 801340a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801340e:	b1b3      	cbz	r3, 801343e <recv_custom_msg+0x82>
 8013410:	4b0f      	ldr	r3, [pc, #60]	; (8013450 <recv_custom_msg+0x94>)
 8013412:	2000      	movs	r0, #0
 8013414:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8013418:	701a      	strb	r2, [r3, #0]
 801341a:	b009      	add	sp, #36	; 0x24
 801341c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013420:	f10d 021f 	add.w	r2, sp, #31
 8013424:	4601      	mov	r1, r0
 8013426:	9200      	str	r2, [sp, #0]
 8013428:	f44f 7200 	mov.w	r2, #512	; 0x200
 801342c:	f8d0 5274 	ldr.w	r5, [r0, #628]	; 0x274
 8013430:	47a8      	blx	r5
 8013432:	2800      	cmp	r0, #0
 8013434:	d0ec      	beq.n	8013410 <recv_custom_msg+0x54>
 8013436:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801343a:	2b00      	cmp	r3, #0
 801343c:	d1e8      	bne.n	8013410 <recv_custom_msg+0x54>
 801343e:	f8cb 0000 	str.w	r0, [fp]
 8013442:	2001      	movs	r0, #1
 8013444:	f8ca 4000 	str.w	r4, [sl]
 8013448:	b009      	add	sp, #36	; 0x24
 801344a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801344e:	bf00      	nop
 8013450:	2001144c 	.word	0x2001144c

08013454 <send_custom_msg>:
 8013454:	b530      	push	{r4, r5, lr}
 8013456:	f890 5200 	ldrb.w	r5, [r0, #512]	; 0x200
 801345a:	b087      	sub	sp, #28
 801345c:	4614      	mov	r4, r2
 801345e:	b995      	cbnz	r5, 8013486 <send_custom_msg+0x32>
 8013460:	f8d0 5270 	ldr.w	r5, [r0, #624]	; 0x270
 8013464:	f10d 0317 	add.w	r3, sp, #23
 8013468:	47a8      	blx	r5
 801346a:	1e03      	subs	r3, r0, #0
 801346c:	bf18      	it	ne
 801346e:	2301      	movne	r3, #1
 8013470:	42a0      	cmp	r0, r4
 8013472:	bf18      	it	ne
 8013474:	2300      	movne	r3, #0
 8013476:	b91b      	cbnz	r3, 8013480 <send_custom_msg+0x2c>
 8013478:	4a0a      	ldr	r2, [pc, #40]	; (80134a4 <send_custom_msg+0x50>)
 801347a:	f89d 1017 	ldrb.w	r1, [sp, #23]
 801347e:	7011      	strb	r1, [r2, #0]
 8013480:	4618      	mov	r0, r3
 8013482:	b007      	add	sp, #28
 8013484:	bd30      	pop	{r4, r5, pc}
 8013486:	460b      	mov	r3, r1
 8013488:	2200      	movs	r2, #0
 801348a:	f10d 0117 	add.w	r1, sp, #23
 801348e:	9400      	str	r4, [sp, #0]
 8013490:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8013494:	4602      	mov	r2, r0
 8013496:	f8d0 1270 	ldr.w	r1, [r0, #624]	; 0x270
 801349a:	f200 2002 	addw	r0, r0, #514	; 0x202
 801349e:	f001 fa43 	bl	8014928 <uxr_write_framed_msg>
 80134a2:	e7e2      	b.n	801346a <send_custom_msg+0x16>
 80134a4:	2001144c 	.word	0x2001144c

080134a8 <uxr_set_custom_transport_callbacks>:
 80134a8:	f880 1200 	strb.w	r1, [r0, #512]	; 0x200
 80134ac:	9901      	ldr	r1, [sp, #4]
 80134ae:	e9c0 239a 	strd	r2, r3, [r0, #616]	; 0x268
 80134b2:	9b00      	ldr	r3, [sp, #0]
 80134b4:	e9c0 319c 	strd	r3, r1, [r0, #624]	; 0x270
 80134b8:	4770      	bx	lr
 80134ba:	bf00      	nop

080134bc <uxr_init_custom_transport>:
 80134bc:	b538      	push	{r3, r4, r5, lr}
 80134be:	f8d0 3268 	ldr.w	r3, [r0, #616]	; 0x268
 80134c2:	b303      	cbz	r3, 8013506 <uxr_init_custom_transport+0x4a>
 80134c4:	f8d0 226c 	ldr.w	r2, [r0, #620]	; 0x26c
 80134c8:	4604      	mov	r4, r0
 80134ca:	b1e2      	cbz	r2, 8013506 <uxr_init_custom_transport+0x4a>
 80134cc:	f8d0 2270 	ldr.w	r2, [r0, #624]	; 0x270
 80134d0:	b1ca      	cbz	r2, 8013506 <uxr_init_custom_transport+0x4a>
 80134d2:	f8d0 2274 	ldr.w	r2, [r0, #628]	; 0x274
 80134d6:	b1b2      	cbz	r2, 8013506 <uxr_init_custom_transport+0x4a>
 80134d8:	f8c0 128c 	str.w	r1, [r0, #652]	; 0x28c
 80134dc:	4798      	blx	r3
 80134de:	4605      	mov	r5, r0
 80134e0:	b188      	cbz	r0, 8013506 <uxr_init_custom_transport+0x4a>
 80134e2:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 80134e6:	b98b      	cbnz	r3, 801350c <uxr_init_custom_transport+0x50>
 80134e8:	4b0b      	ldr	r3, [pc, #44]	; (8013518 <uxr_init_custom_transport+0x5c>)
 80134ea:	4628      	mov	r0, r5
 80134ec:	490b      	ldr	r1, [pc, #44]	; (801351c <uxr_init_custom_transport+0x60>)
 80134ee:	4a0c      	ldr	r2, [pc, #48]	; (8013520 <uxr_init_custom_transport+0x64>)
 80134f0:	f8c4 3280 	str.w	r3, [r4, #640]	; 0x280
 80134f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80134f8:	f8c4 2284 	str.w	r2, [r4, #644]	; 0x284
 80134fc:	f8a4 3288 	strh.w	r3, [r4, #648]	; 0x288
 8013500:	e9c4 419e 	strd	r4, r1, [r4, #632]	; 0x278
 8013504:	bd38      	pop	{r3, r4, r5, pc}
 8013506:	2500      	movs	r5, #0
 8013508:	4628      	mov	r0, r5
 801350a:	bd38      	pop	{r3, r4, r5, pc}
 801350c:	2100      	movs	r1, #0
 801350e:	f204 2002 	addw	r0, r4, #514	; 0x202
 8013512:	f001 fa03 	bl	801491c <uxr_init_framing_io>
 8013516:	e7e7      	b.n	80134e8 <uxr_init_custom_transport+0x2c>
 8013518:	080133bd 	.word	0x080133bd
 801351c:	08013455 	.word	0x08013455
 8013520:	080133b1 	.word	0x080133b1

08013524 <uxr_close_custom_transport>:
 8013524:	f8d0 326c 	ldr.w	r3, [r0, #620]	; 0x26c
 8013528:	4718      	bx	r3
 801352a:	bf00      	nop

0801352c <uxr_object_id>:
 801352c:	b082      	sub	sp, #8
 801352e:	2300      	movs	r3, #0
 8013530:	f88d 1006 	strb.w	r1, [sp, #6]
 8013534:	f360 030f 	bfi	r3, r0, #0, #16
 8013538:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 801353c:	f362 431f 	bfi	r3, r2, #16, #16
 8013540:	4618      	mov	r0, r3
 8013542:	b002      	add	sp, #8
 8013544:	4770      	bx	lr
 8013546:	bf00      	nop

08013548 <uxr_object_id_from_raw>:
 8013548:	7843      	ldrb	r3, [r0, #1]
 801354a:	b082      	sub	sp, #8
 801354c:	7801      	ldrb	r1, [r0, #0]
 801354e:	2000      	movs	r0, #0
 8013550:	091a      	lsrs	r2, r3, #4
 8013552:	f003 030f 	and.w	r3, r3, #15
 8013556:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 801355a:	f88d 3006 	strb.w	r3, [sp, #6]
 801355e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8013562:	f362 000f 	bfi	r0, r2, #0, #16
 8013566:	f363 401f 	bfi	r0, r3, #16, #16
 801356a:	b002      	add	sp, #8
 801356c:	4770      	bx	lr
 801356e:	bf00      	nop

08013570 <uxr_object_id_to_raw>:
 8013570:	4602      	mov	r2, r0
 8013572:	f3c0 4303 	ubfx	r3, r0, #16, #4
 8013576:	b082      	sub	sp, #8
 8013578:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 801357c:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 8013580:	f881 c000 	strb.w	ip, [r1]
 8013584:	7048      	strb	r0, [r1, #1]
 8013586:	b002      	add	sp, #8
 8013588:	4770      	bx	lr
 801358a:	bf00      	nop

0801358c <uxr_buffer_request_data>:
 801358c:	b530      	push	{r4, r5, lr}
 801358e:	b095      	sub	sp, #84	; 0x54
 8013590:	4604      	mov	r4, r0
 8013592:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8013594:	9303      	str	r3, [sp, #12]
 8013596:	2d00      	cmp	r5, #0
 8013598:	f88d 301c 	strb.w	r3, [sp, #28]
 801359c:	e9cd 2104 	strd	r2, r1, [sp, #16]
 80135a0:	f04f 0200 	mov.w	r2, #0
 80135a4:	bf14      	ite	ne
 80135a6:	2101      	movne	r1, #1
 80135a8:	4611      	moveq	r1, r2
 80135aa:	f88d 201d 	strb.w	r2, [sp, #29]
 80135ae:	f88d 201e 	strb.w	r2, [sp, #30]
 80135b2:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 80135b6:	d021      	beq.n	80135fc <uxr_buffer_request_data+0x70>
 80135b8:	686b      	ldr	r3, [r5, #4]
 80135ba:	2210      	movs	r2, #16
 80135bc:	6829      	ldr	r1, [r5, #0]
 80135be:	f8cd 302a 	str.w	r3, [sp, #42]	; 0x2a
 80135c2:	f8cd 1026 	str.w	r1, [sp, #38]	; 0x26
 80135c6:	2308      	movs	r3, #8
 80135c8:	2100      	movs	r1, #0
 80135ca:	4620      	mov	r0, r4
 80135cc:	e9cd 3100 	strd	r3, r1, [sp]
 80135d0:	ab0c      	add	r3, sp, #48	; 0x30
 80135d2:	9905      	ldr	r1, [sp, #20]
 80135d4:	f001 f834 	bl	8014640 <uxr_prepare_stream_to_write_submessage>
 80135d8:	b918      	cbnz	r0, 80135e2 <uxr_buffer_request_data+0x56>
 80135da:	4604      	mov	r4, r0
 80135dc:	4620      	mov	r0, r4
 80135de:	b015      	add	sp, #84	; 0x54
 80135e0:	bd30      	pop	{r4, r5, pc}
 80135e2:	9904      	ldr	r1, [sp, #16]
 80135e4:	aa06      	add	r2, sp, #24
 80135e6:	4620      	mov	r0, r4
 80135e8:	f001 f966 	bl	80148b8 <uxr_init_base_object_request>
 80135ec:	4604      	mov	r4, r0
 80135ee:	a906      	add	r1, sp, #24
 80135f0:	a80c      	add	r0, sp, #48	; 0x30
 80135f2:	f003 f915 	bl	8016820 <uxr_serialize_READ_DATA_Payload>
 80135f6:	4620      	mov	r0, r4
 80135f8:	b015      	add	sp, #84	; 0x54
 80135fa:	bd30      	pop	{r4, r5, pc}
 80135fc:	2208      	movs	r2, #8
 80135fe:	e7e2      	b.n	80135c6 <uxr_buffer_request_data+0x3a>

08013600 <uxr_buffer_cancel_data>:
 8013600:	b510      	push	{r4, lr}
 8013602:	2300      	movs	r3, #0
 8013604:	b094      	sub	sp, #80	; 0x50
 8013606:	4604      	mov	r4, r0
 8013608:	9205      	str	r2, [sp, #20]
 801360a:	9301      	str	r3, [sp, #4]
 801360c:	f8ad 301c 	strh.w	r3, [sp, #28]
 8013610:	f88d 301e 	strb.w	r3, [sp, #30]
 8013614:	f8cd 3026 	str.w	r3, [sp, #38]	; 0x26
 8013618:	f8cd 302a 	str.w	r3, [sp, #42]	; 0x2a
 801361c:	2308      	movs	r3, #8
 801361e:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8013622:	2201      	movs	r2, #1
 8013624:	9300      	str	r3, [sp, #0]
 8013626:	ab0c      	add	r3, sp, #48	; 0x30
 8013628:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
 801362c:	2210      	movs	r2, #16
 801362e:	f001 f807 	bl	8014640 <uxr_prepare_stream_to_write_submessage>
 8013632:	b918      	cbnz	r0, 801363c <uxr_buffer_cancel_data+0x3c>
 8013634:	4604      	mov	r4, r0
 8013636:	4620      	mov	r0, r4
 8013638:	b014      	add	sp, #80	; 0x50
 801363a:	bd10      	pop	{r4, pc}
 801363c:	9905      	ldr	r1, [sp, #20]
 801363e:	aa06      	add	r2, sp, #24
 8013640:	4620      	mov	r0, r4
 8013642:	f001 f939 	bl	80148b8 <uxr_init_base_object_request>
 8013646:	4604      	mov	r4, r0
 8013648:	a906      	add	r1, sp, #24
 801364a:	a80c      	add	r0, sp, #48	; 0x30
 801364c:	f003 f8e8 	bl	8016820 <uxr_serialize_READ_DATA_Payload>
 8013650:	4620      	mov	r0, r4
 8013652:	b014      	add	sp, #80	; 0x50
 8013654:	bd10      	pop	{r4, pc}
 8013656:	bf00      	nop

08013658 <read_submessage_format>:
 8013658:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801365c:	b095      	sub	sp, #84	; 0x54
 801365e:	f8bd 7078 	ldrh.w	r7, [sp, #120]	; 0x78
 8013662:	b113      	cbz	r3, 801366a <read_submessage_format+0x12>
 8013664:	b015      	add	sp, #84	; 0x54
 8013666:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801366a:	4606      	mov	r6, r0
 801366c:	981c      	ldr	r0, [sp, #112]	; 0x70
 801366e:	460c      	mov	r4, r1
 8013670:	4615      	mov	r5, r2
 8013672:	9004      	str	r0, [sp, #16]
 8013674:	4699      	mov	r9, r3
 8013676:	981d      	ldr	r0, [sp, #116]	; 0x74
 8013678:	f89d 8076 	ldrb.w	r8, [sp, #118]	; 0x76
 801367c:	9005      	str	r0, [sp, #20]
 801367e:	a80c      	add	r0, sp, #48	; 0x30
 8013680:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8013684:	1a52      	subs	r2, r2, r1
 8013686:	f7fb f9b3 	bl	800e9f0 <ucdr_init_buffer>
 801368a:	a80c      	add	r0, sp, #48	; 0x30
 801368c:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8013690:	f7fb f982 	bl	800e998 <ucdr_set_on_full_buffer_callback>
 8013694:	69e2      	ldr	r2, [r4, #28]
 8013696:	b19a      	cbz	r2, 80136c0 <read_submessage_format+0x68>
 8013698:	f1b8 0f07 	cmp.w	r8, #7
 801369c:	f882 9014 	strb.w	r9, [r2, #20]
 80136a0:	d040      	beq.n	8013724 <read_submessage_format+0xcc>
 80136a2:	f1b8 0f08 	cmp.w	r8, #8
 80136a6:	d02e      	beq.n	8013706 <read_submessage_format+0xae>
 80136a8:	f1b8 0f06 	cmp.w	r8, #6
 80136ac:	d011      	beq.n	80136d2 <read_submessage_format+0x7a>
 80136ae:	2301      	movs	r3, #1
 80136b0:	7513      	strb	r3, [r2, #20]
 80136b2:	4629      	mov	r1, r5
 80136b4:	4620      	mov	r0, r4
 80136b6:	f7fb f9ef 	bl	800ea98 <ucdr_advance_buffer>
 80136ba:	b015      	add	sp, #84	; 0x54
 80136bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80136c0:	f1b8 0f07 	cmp.w	r8, #7
 80136c4:	d02e      	beq.n	8013724 <read_submessage_format+0xcc>
 80136c6:	f1b8 0f08 	cmp.w	r8, #8
 80136ca:	d01c      	beq.n	8013706 <read_submessage_format+0xae>
 80136cc:	f1b8 0f06 	cmp.w	r8, #6
 80136d0:	d1ef      	bne.n	80136b2 <read_submessage_format+0x5a>
 80136d2:	f8d6 8088 	ldr.w	r8, [r6, #136]	; 0x88
 80136d6:	f1b8 0f00 	cmp.w	r8, #0
 80136da:	d011      	beq.n	8013700 <read_submessage_format+0xa8>
 80136dc:	ab0c      	add	r3, sp, #48	; 0x30
 80136de:	9501      	str	r5, [sp, #4]
 80136e0:	463a      	mov	r2, r7
 80136e2:	4630      	mov	r0, r6
 80136e4:	9300      	str	r3, [sp, #0]
 80136e6:	2306      	movs	r3, #6
 80136e8:	f88d 3016 	strb.w	r3, [sp, #22]
 80136ec:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
 80136f0:	9302      	str	r3, [sp, #8]
 80136f2:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 80136f6:	47c0      	blx	r8
 80136f8:	2301      	movs	r3, #1
 80136fa:	69e2      	ldr	r2, [r4, #28]
 80136fc:	f886 30b4 	strb.w	r3, [r6, #180]	; 0xb4
 8013700:	2a00      	cmp	r2, #0
 8013702:	d1d4      	bne.n	80136ae <read_submessage_format+0x56>
 8013704:	e7d5      	b.n	80136b2 <read_submessage_format+0x5a>
 8013706:	f8d6 30a4 	ldr.w	r3, [r6, #164]	; 0xa4
 801370a:	2b00      	cmp	r3, #0
 801370c:	d0f8      	beq.n	8013700 <read_submessage_format+0xa8>
 801370e:	a80c      	add	r0, sp, #48	; 0x30
 8013710:	a906      	add	r1, sp, #24
 8013712:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 8013716:	f003 f94f 	bl	80169b8 <uxr_deserialize_SampleIdentity>
 801371a:	b9a0      	cbnz	r0, 8013746 <read_submessage_format+0xee>
 801371c:	69e2      	ldr	r2, [r4, #28]
 801371e:	2a00      	cmp	r2, #0
 8013720:	d1c5      	bne.n	80136ae <read_submessage_format+0x56>
 8013722:	e7c6      	b.n	80136b2 <read_submessage_format+0x5a>
 8013724:	f8d6 30ac 	ldr.w	r3, [r6, #172]	; 0xac
 8013728:	b13b      	cbz	r3, 801373a <read_submessage_format+0xe2>
 801372a:	a906      	add	r1, sp, #24
 801372c:	a80c      	add	r0, sp, #48	; 0x30
 801372e:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 8013732:	f002 fe15 	bl	8016360 <uxr_deserialize_BaseObjectRequest>
 8013736:	bb60      	cbnz	r0, 8013792 <read_submessage_format+0x13a>
 8013738:	69e2      	ldr	r2, [r4, #28]
 801373a:	68a3      	ldr	r3, [r4, #8]
 801373c:	442b      	add	r3, r5
 801373e:	60a3      	str	r3, [r4, #8]
 8013740:	2a00      	cmp	r2, #0
 8013742:	d1b4      	bne.n	80136ae <read_submessage_format+0x56>
 8013744:	e7b5      	b.n	80136b2 <read_submessage_format+0x5a>
 8013746:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8013748:	a80c      	add	r0, sp, #48	; 0x30
 801374a:	eba8 0803 	sub.w	r8, r8, r3
 801374e:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 8013752:	44a8      	add	r8, r5
 8013754:	1a52      	subs	r2, r2, r1
 8013756:	f7fb f94b 	bl	800e9f0 <ucdr_init_buffer>
 801375a:	a80c      	add	r0, sp, #48	; 0x30
 801375c:	fa1f f888 	uxth.w	r8, r8
 8013760:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8013764:	f7fb f918 	bl	800e998 <ucdr_set_on_full_buffer_callback>
 8013768:	ab0c      	add	r3, sp, #48	; 0x30
 801376a:	2108      	movs	r1, #8
 801376c:	f8cd 8004 	str.w	r8, [sp, #4]
 8013770:	9300      	str	r3, [sp, #0]
 8013772:	463a      	mov	r2, r7
 8013774:	f88d 1016 	strb.w	r1, [sp, #22]
 8013778:	ab06      	add	r3, sp, #24
 801377a:	f8d6 10a8 	ldr.w	r1, [r6, #168]	; 0xa8
 801377e:	4630      	mov	r0, r6
 8013780:	9102      	str	r1, [sp, #8]
 8013782:	9905      	ldr	r1, [sp, #20]
 8013784:	f8d6 70a4 	ldr.w	r7, [r6, #164]	; 0xa4
 8013788:	47b8      	blx	r7
 801378a:	2301      	movs	r3, #1
 801378c:	f886 30b4 	strb.w	r3, [r6, #180]	; 0xb4
 8013790:	e7c4      	b.n	801371c <read_submessage_format+0xc4>
 8013792:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 8013796:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8013798:	a80c      	add	r0, sp, #48	; 0x30
 801379a:	1a52      	subs	r2, r2, r1
 801379c:	eba8 0803 	sub.w	r8, r8, r3
 80137a0:	f7fb f926 	bl	800e9f0 <ucdr_init_buffer>
 80137a4:	a80c      	add	r0, sp, #48	; 0x30
 80137a6:	44a8      	add	r8, r5
 80137a8:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80137ac:	f7fb f8f4 	bl	800e998 <ucdr_set_on_full_buffer_callback>
 80137b0:	ab0c      	add	r3, sp, #48	; 0x30
 80137b2:	f89d 1018 	ldrb.w	r1, [sp, #24]
 80137b6:	fa1f f888 	uxth.w	r8, r8
 80137ba:	9300      	str	r3, [sp, #0]
 80137bc:	463a      	mov	r2, r7
 80137be:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80137c2:	4630      	mov	r0, r6
 80137c4:	f8cd 8004 	str.w	r8, [sp, #4]
 80137c8:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 80137cc:	2107      	movs	r1, #7
 80137ce:	f88d 1016 	strb.w	r1, [sp, #22]
 80137d2:	b29b      	uxth	r3, r3
 80137d4:	f8d6 10b0 	ldr.w	r1, [r6, #176]	; 0xb0
 80137d8:	9102      	str	r1, [sp, #8]
 80137da:	9905      	ldr	r1, [sp, #20]
 80137dc:	f8d6 70ac 	ldr.w	r7, [r6, #172]	; 0xac
 80137e0:	47b8      	blx	r7
 80137e2:	2301      	movs	r3, #1
 80137e4:	f886 30b4 	strb.w	r3, [r6, #180]	; 0xb4
 80137e8:	e7a6      	b.n	8013738 <read_submessage_format+0xe0>
 80137ea:	bf00      	nop

080137ec <on_get_fragmentation_info>:
 80137ec:	b500      	push	{lr}
 80137ee:	b08b      	sub	sp, #44	; 0x2c
 80137f0:	4601      	mov	r1, r0
 80137f2:	2204      	movs	r2, #4
 80137f4:	a802      	add	r0, sp, #8
 80137f6:	f7fb f8fb 	bl	800e9f0 <ucdr_init_buffer>
 80137fa:	f10d 0305 	add.w	r3, sp, #5
 80137fe:	f10d 0206 	add.w	r2, sp, #6
 8013802:	a901      	add	r1, sp, #4
 8013804:	a802      	add	r0, sp, #8
 8013806:	f001 fe5d 	bl	80154c4 <uxr_read_submessage_header>
 801380a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801380e:	2b0d      	cmp	r3, #13
 8013810:	d003      	beq.n	801381a <on_get_fragmentation_info+0x2e>
 8013812:	2000      	movs	r0, #0
 8013814:	b00b      	add	sp, #44	; 0x2c
 8013816:	f85d fb04 	ldr.w	pc, [sp], #4
 801381a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 801381e:	f013 0f02 	tst.w	r3, #2
 8013822:	bf14      	ite	ne
 8013824:	2002      	movne	r0, #2
 8013826:	2001      	moveq	r0, #1
 8013828:	b00b      	add	sp, #44	; 0x2c
 801382a:	f85d fb04 	ldr.w	pc, [sp], #4
 801382e:	bf00      	nop

08013830 <read_submessage_get_info>:
 8013830:	b570      	push	{r4, r5, r6, lr}
 8013832:	2500      	movs	r5, #0
 8013834:	f5ad 7d34 	sub.w	sp, sp, #720	; 0x2d0
 8013838:	460e      	mov	r6, r1
 801383a:	4604      	mov	r4, r0
 801383c:	f44f 7224 	mov.w	r2, #656	; 0x290
 8013840:	4629      	mov	r1, r5
 8013842:	a810      	add	r0, sp, #64	; 0x40
 8013844:	9503      	str	r5, [sp, #12]
 8013846:	9504      	str	r5, [sp, #16]
 8013848:	f007 ffc0 	bl	801b7cc <memset>
 801384c:	a903      	add	r1, sp, #12
 801384e:	4630      	mov	r0, r6
 8013850:	f002 ff26 	bl	80166a0 <uxr_deserialize_GET_INFO_Payload>
 8013854:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8013858:	4620      	mov	r0, r4
 801385a:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 801385e:	f001 f823 	bl	80148a8 <uxr_session_header_offset>
 8013862:	462b      	mov	r3, r5
 8013864:	220c      	movs	r2, #12
 8013866:	a905      	add	r1, sp, #20
 8013868:	9000      	str	r0, [sp, #0]
 801386a:	a808      	add	r0, sp, #32
 801386c:	f7fb f8ae 	bl	800e9cc <ucdr_init_buffer_origin_offset>
 8013870:	a910      	add	r1, sp, #64	; 0x40
 8013872:	a808      	add	r0, sp, #32
 8013874:	f002 ff88 	bl	8016788 <uxr_serialize_INFO_Payload>
 8013878:	9b08      	ldr	r3, [sp, #32]
 801387a:	462a      	mov	r2, r5
 801387c:	4629      	mov	r1, r5
 801387e:	4620      	mov	r0, r4
 8013880:	f000 ffbe 	bl	8014800 <uxr_stamp_session_header>
 8013884:	a808      	add	r0, sp, #32
 8013886:	f7fb f8e1 	bl	800ea4c <ucdr_buffer_length>
 801388a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801388c:	4602      	mov	r2, r0
 801388e:	a905      	add	r1, sp, #20
 8013890:	e9d3 0400 	ldrd	r0, r4, [r3]
 8013894:	47a0      	blx	r4
 8013896:	f50d 7d34 	add.w	sp, sp, #720	; 0x2d0
 801389a:	bd70      	pop	{r4, r5, r6, pc}

0801389c <write_submessage_acknack.isra.0>:
 801389c:	b570      	push	{r4, r5, r6, lr}
 801389e:	b092      	sub	sp, #72	; 0x48
 80138a0:	4605      	mov	r5, r0
 80138a2:	460e      	mov	r6, r1
 80138a4:	4614      	mov	r4, r2
 80138a6:	f000 ffff 	bl	80148a8 <uxr_session_header_offset>
 80138aa:	a905      	add	r1, sp, #20
 80138ac:	9000      	str	r0, [sp, #0]
 80138ae:	2300      	movs	r3, #0
 80138b0:	a80a      	add	r0, sp, #40	; 0x28
 80138b2:	2211      	movs	r2, #17
 80138b4:	f7fb f88a 	bl	800e9cc <ucdr_init_buffer_origin_offset>
 80138b8:	2218      	movs	r2, #24
 80138ba:	2300      	movs	r3, #0
 80138bc:	210a      	movs	r1, #10
 80138be:	fb02 5404 	mla	r4, r2, r4, r5
 80138c2:	a80a      	add	r0, sp, #40	; 0x28
 80138c4:	2205      	movs	r2, #5
 80138c6:	3450      	adds	r4, #80	; 0x50
 80138c8:	f001 fde2 	bl	8015490 <uxr_buffer_submessage_header>
 80138cc:	a903      	add	r1, sp, #12
 80138ce:	4620      	mov	r0, r4
 80138d0:	f006 fb50 	bl	8019f74 <uxr_compute_acknack>
 80138d4:	ba40      	rev16	r0, r0
 80138d6:	a903      	add	r1, sp, #12
 80138d8:	f88d 6010 	strb.w	r6, [sp, #16]
 80138dc:	f8ad 000e 	strh.w	r0, [sp, #14]
 80138e0:	a80a      	add	r0, sp, #40	; 0x28
 80138e2:	f002 ffc3 	bl	801686c <uxr_serialize_ACKNACK_Payload>
 80138e6:	2200      	movs	r2, #0
 80138e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80138ea:	4628      	mov	r0, r5
 80138ec:	4611      	mov	r1, r2
 80138ee:	f000 ff87 	bl	8014800 <uxr_stamp_session_header>
 80138f2:	a80a      	add	r0, sp, #40	; 0x28
 80138f4:	f7fb f8aa 	bl	800ea4c <ucdr_buffer_length>
 80138f8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80138fa:	4602      	mov	r2, r0
 80138fc:	a905      	add	r1, sp, #20
 80138fe:	e9d3 0400 	ldrd	r0, r4, [r3]
 8013902:	47a0      	blx	r4
 8013904:	b012      	add	sp, #72	; 0x48
 8013906:	bd70      	pop	{r4, r5, r6, pc}

08013908 <uxr_init_session>:
 8013908:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8013940 <uxr_init_session+0x38>
 801390c:	2300      	movs	r3, #0
 801390e:	b510      	push	{r4, lr}
 8013910:	4604      	mov	r4, r0
 8013912:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
 8013916:	e9c0 131c 	strd	r1, r3, [r0, #112]	; 0x70
 801391a:	e9c0 331e 	strd	r3, r3, [r0, #120]	; 0x78
 801391e:	e9c0 3320 	strd	r3, r3, [r0, #128]	; 0x80
 8013922:	e9c0 3322 	strd	r3, r3, [r0, #136]	; 0x88
 8013926:	e9c0 3324 	strd	r3, r3, [r0, #144]	; 0x90
 801392a:	ed80 7b26 	vstr	d7, [r0, #152]	; 0x98
 801392e:	2181      	movs	r1, #129	; 0x81
 8013930:	f000 feca 	bl	80146c8 <uxr_init_session_info>
 8013934:	f104 0008 	add.w	r0, r4, #8
 8013938:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801393c:	f001 bcc4 	b.w	80152c8 <uxr_init_stream_storage>
	...

08013948 <uxr_set_status_callback>:
 8013948:	e9c0 1220 	strd	r1, r2, [r0, #128]	; 0x80
 801394c:	4770      	bx	lr
 801394e:	bf00      	nop

08013950 <uxr_set_topic_callback>:
 8013950:	e9c0 1222 	strd	r1, r2, [r0, #136]	; 0x88
 8013954:	4770      	bx	lr
 8013956:	bf00      	nop

08013958 <uxr_set_request_callback>:
 8013958:	e9c0 1229 	strd	r1, r2, [r0, #164]	; 0xa4
 801395c:	4770      	bx	lr
 801395e:	bf00      	nop

08013960 <uxr_set_reply_callback>:
 8013960:	e9c0 122b 	strd	r1, r2, [r0, #172]	; 0xac
 8013964:	4770      	bx	lr
 8013966:	bf00      	nop

08013968 <uxr_create_output_best_effort_stream>:
 8013968:	b510      	push	{r4, lr}
 801396a:	4604      	mov	r4, r0
 801396c:	b084      	sub	sp, #16
 801396e:	e9cd 2100 	strd	r2, r1, [sp]
 8013972:	f000 ff99 	bl	80148a8 <uxr_session_header_offset>
 8013976:	4603      	mov	r3, r0
 8013978:	f104 0008 	add.w	r0, r4, #8
 801397c:	e9dd 2100 	ldrd	r2, r1, [sp]
 8013980:	b004      	add	sp, #16
 8013982:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013986:	f001 bce5 	b.w	8015354 <uxr_add_output_best_effort_buffer>
 801398a:	bf00      	nop

0801398c <uxr_create_output_reliable_stream>:
 801398c:	b530      	push	{r4, r5, lr}
 801398e:	b089      	sub	sp, #36	; 0x24
 8013990:	4604      	mov	r4, r0
 8013992:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8013996:	9303      	str	r3, [sp, #12]
 8013998:	f000 ff86 	bl	80148a8 <uxr_session_header_offset>
 801399c:	4605      	mov	r5, r0
 801399e:	9905      	ldr	r1, [sp, #20]
 80139a0:	f104 0008 	add.w	r0, r4, #8
 80139a4:	9500      	str	r5, [sp, #0]
 80139a6:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 80139aa:	f001 fce7 	bl	801537c <uxr_add_output_reliable_buffer>
 80139ae:	2200      	movs	r2, #0
 80139b0:	fa5f fc80 	uxtb.w	ip, r0
 80139b4:	f3c0 2407 	ubfx	r4, r0, #8, #8
 80139b8:	f3c0 4107 	ubfx	r1, r0, #16, #8
 80139bc:	0e03      	lsrs	r3, r0, #24
 80139be:	f36c 0207 	bfi	r2, ip, #0, #8
 80139c2:	f364 220f 	bfi	r2, r4, #8, #8
 80139c6:	f361 4217 	bfi	r2, r1, #16, #8
 80139ca:	f363 621f 	bfi	r2, r3, #24, #8
 80139ce:	4610      	mov	r0, r2
 80139d0:	b009      	add	sp, #36	; 0x24
 80139d2:	bd30      	pop	{r4, r5, pc}

080139d4 <uxr_create_input_best_effort_stream>:
 80139d4:	b082      	sub	sp, #8
 80139d6:	3008      	adds	r0, #8
 80139d8:	b002      	add	sp, #8
 80139da:	f001 bce9 	b.w	80153b0 <uxr_add_input_best_effort_buffer>
 80139de:	bf00      	nop

080139e0 <uxr_create_input_reliable_stream>:
 80139e0:	b510      	push	{r4, lr}
 80139e2:	4c0c      	ldr	r4, [pc, #48]	; (8013a14 <uxr_create_input_reliable_stream+0x34>)
 80139e4:	b084      	sub	sp, #16
 80139e6:	3008      	adds	r0, #8
 80139e8:	9400      	str	r4, [sp, #0]
 80139ea:	f001 fcf7 	bl	80153dc <uxr_add_input_reliable_buffer>
 80139ee:	2200      	movs	r2, #0
 80139f0:	fa5f fe80 	uxtb.w	lr, r0
 80139f4:	f3c0 2c07 	ubfx	ip, r0, #8, #8
 80139f8:	f3c0 4107 	ubfx	r1, r0, #16, #8
 80139fc:	0e03      	lsrs	r3, r0, #24
 80139fe:	f36e 0207 	bfi	r2, lr, #0, #8
 8013a02:	f36c 220f 	bfi	r2, ip, #8, #8
 8013a06:	f361 4217 	bfi	r2, r1, #16, #8
 8013a0a:	f363 621f 	bfi	r2, r3, #24, #8
 8013a0e:	4610      	mov	r0, r2
 8013a10:	b004      	add	sp, #16
 8013a12:	bd10      	pop	{r4, pc}
 8013a14:	080137ed 	.word	0x080137ed

08013a18 <uxr_epoch_nanos>:
 8013a18:	b510      	push	{r4, lr}
 8013a1a:	4604      	mov	r4, r0
 8013a1c:	f001 fd9a 	bl	8015554 <uxr_nanos>
 8013a20:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	; 0x98
 8013a24:	1ac0      	subs	r0, r0, r3
 8013a26:	eb61 0102 	sbc.w	r1, r1, r2
 8013a2a:	bd10      	pop	{r4, pc}

08013a2c <uxr_flash_output_streams>:
 8013a2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013a30:	7e03      	ldrb	r3, [r0, #24]
 8013a32:	b084      	sub	sp, #16
 8013a34:	4604      	mov	r4, r0
 8013a36:	b1fb      	cbz	r3, 8013a78 <uxr_flash_output_streams+0x4c>
 8013a38:	f04f 0900 	mov.w	r9, #0
 8013a3c:	f10d 0802 	add.w	r8, sp, #2
 8013a40:	af03      	add	r7, sp, #12
 8013a42:	ae02      	add	r6, sp, #8
 8013a44:	4648      	mov	r0, r9
 8013a46:	2201      	movs	r2, #1
 8013a48:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 8013a4c:	4611      	mov	r1, r2
 8013a4e:	3508      	adds	r5, #8
 8013a50:	f001 fbe0 	bl	8015214 <uxr_stream_id>
 8013a54:	4684      	mov	ip, r0
 8013a56:	4643      	mov	r3, r8
 8013a58:	463a      	mov	r2, r7
 8013a5a:	4631      	mov	r1, r6
 8013a5c:	4628      	mov	r0, r5
 8013a5e:	f8cd c004 	str.w	ip, [sp, #4]
 8013a62:	f006 fb11 	bl	801a088 <uxr_prepare_best_effort_buffer_to_send>
 8013a66:	2800      	cmp	r0, #0
 8013a68:	d13d      	bne.n	8013ae6 <uxr_flash_output_streams+0xba>
 8013a6a:	f109 0901 	add.w	r9, r9, #1
 8013a6e:	7e23      	ldrb	r3, [r4, #24]
 8013a70:	fa5f f089 	uxtb.w	r0, r9
 8013a74:	4283      	cmp	r3, r0
 8013a76:	d8e6      	bhi.n	8013a46 <uxr_flash_output_streams+0x1a>
 8013a78:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 8013a7c:	b383      	cbz	r3, 8013ae0 <uxr_flash_output_streams+0xb4>
 8013a7e:	f04f 0900 	mov.w	r9, #0
 8013a82:	f10d 0802 	add.w	r8, sp, #2
 8013a86:	af03      	add	r7, sp, #12
 8013a88:	ae02      	add	r6, sp, #8
 8013a8a:	4648      	mov	r0, r9
 8013a8c:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 8013a90:	2201      	movs	r2, #1
 8013a92:	2102      	movs	r1, #2
 8013a94:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8013a98:	f001 fbbc 	bl	8015214 <uxr_stream_id>
 8013a9c:	9001      	str	r0, [sp, #4]
 8013a9e:	3520      	adds	r5, #32
 8013aa0:	e00c      	b.n	8013abc <uxr_flash_output_streams+0x90>
 8013aa2:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8013aa6:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8013aaa:	9b02      	ldr	r3, [sp, #8]
 8013aac:	f000 fea8 	bl	8014800 <uxr_stamp_session_header>
 8013ab0:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8013ab2:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8013ab6:	e9d3 0a00 	ldrd	r0, sl, [r3]
 8013aba:	47d0      	blx	sl
 8013abc:	4643      	mov	r3, r8
 8013abe:	463a      	mov	r2, r7
 8013ac0:	4631      	mov	r1, r6
 8013ac2:	4628      	mov	r0, r5
 8013ac4:	f006 fd04 	bl	801a4d0 <uxr_prepare_next_reliable_buffer_to_send>
 8013ac8:	4603      	mov	r3, r0
 8013aca:	4620      	mov	r0, r4
 8013acc:	2b00      	cmp	r3, #0
 8013ace:	d1e8      	bne.n	8013aa2 <uxr_flash_output_streams+0x76>
 8013ad0:	f109 0901 	add.w	r9, r9, #1
 8013ad4:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 8013ad8:	fa5f f089 	uxtb.w	r0, r9
 8013adc:	4283      	cmp	r3, r0
 8013ade:	d8d5      	bhi.n	8013a8c <uxr_flash_output_streams+0x60>
 8013ae0:	b004      	add	sp, #16
 8013ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013ae6:	9b02      	ldr	r3, [sp, #8]
 8013ae8:	4620      	mov	r0, r4
 8013aea:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8013aee:	f109 0901 	add.w	r9, r9, #1
 8013af2:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8013af6:	f000 fe83 	bl	8014800 <uxr_stamp_session_header>
 8013afa:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8013afc:	9a03      	ldr	r2, [sp, #12]
 8013afe:	685d      	ldr	r5, [r3, #4]
 8013b00:	6818      	ldr	r0, [r3, #0]
 8013b02:	9902      	ldr	r1, [sp, #8]
 8013b04:	47a8      	blx	r5
 8013b06:	7e23      	ldrb	r3, [r4, #24]
 8013b08:	fa5f f089 	uxtb.w	r0, r9
 8013b0c:	4283      	cmp	r3, r0
 8013b0e:	d89a      	bhi.n	8013a46 <uxr_flash_output_streams+0x1a>
 8013b10:	e7b2      	b.n	8013a78 <uxr_flash_output_streams+0x4c>
 8013b12:	bf00      	nop

08013b14 <read_submessage_info>:
 8013b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b18:	460d      	mov	r5, r1
 8013b1a:	f5ad 7d24 	sub.w	sp, sp, #656	; 0x290
 8013b1e:	4606      	mov	r6, r0
 8013b20:	4669      	mov	r1, sp
 8013b22:	4628      	mov	r0, r5
 8013b24:	f002 fcce 	bl	80164c4 <uxr_deserialize_BaseObjectReply>
 8013b28:	4604      	mov	r4, r0
 8013b2a:	a902      	add	r1, sp, #8
 8013b2c:	4628      	mov	r0, r5
 8013b2e:	f89d 7005 	ldrb.w	r7, [sp, #5]
 8013b32:	f7f9 fc6d 	bl	800d410 <ucdr_deserialize_bool>
 8013b36:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8013b3a:	4004      	ands	r4, r0
 8013b3c:	b2e4      	uxtb	r4, r4
 8013b3e:	b95b      	cbnz	r3, 8013b58 <read_submessage_info+0x44>
 8013b40:	a987      	add	r1, sp, #540	; 0x21c
 8013b42:	4628      	mov	r0, r5
 8013b44:	f7f9 fc64 	bl	800d410 <ucdr_deserialize_bool>
 8013b48:	f89d 321c 	ldrb.w	r3, [sp, #540]	; 0x21c
 8013b4c:	4680      	mov	r8, r0
 8013b4e:	b94b      	cbnz	r3, 8013b64 <read_submessage_info+0x50>
 8013b50:	f50d 7d24 	add.w	sp, sp, #656	; 0x290
 8013b54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b58:	a903      	add	r1, sp, #12
 8013b5a:	4628      	mov	r0, r5
 8013b5c:	f002 fb5e 	bl	801621c <uxr_deserialize_ObjectVariant>
 8013b60:	4004      	ands	r4, r0
 8013b62:	e7ed      	b.n	8013b40 <read_submessage_info+0x2c>
 8013b64:	a988      	add	r1, sp, #544	; 0x220
 8013b66:	4628      	mov	r0, r5
 8013b68:	f7f9 fc80 	bl	800d46c <ucdr_deserialize_uint8_t>
 8013b6c:	ea14 0f08 	tst.w	r4, r8
 8013b70:	d0ee      	beq.n	8013b50 <read_submessage_info+0x3c>
 8013b72:	2800      	cmp	r0, #0
 8013b74:	d0ec      	beq.n	8013b50 <read_submessage_info+0x3c>
 8013b76:	f89d 3220 	ldrb.w	r3, [sp, #544]	; 0x220
 8013b7a:	2b0d      	cmp	r3, #13
 8013b7c:	d1e8      	bne.n	8013b50 <read_submessage_info+0x3c>
 8013b7e:	a98a      	add	r1, sp, #552	; 0x228
 8013b80:	4628      	mov	r0, r5
 8013b82:	f7fa fa19 	bl	800dfb8 <ucdr_deserialize_int16_t>
 8013b86:	b138      	cbz	r0, 8013b98 <read_submessage_info+0x84>
 8013b88:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	; 0x228
 8013b8c:	2b00      	cmp	r3, #0
 8013b8e:	dd06      	ble.n	8013b9e <read_submessage_info+0x8a>
 8013b90:	2f00      	cmp	r7, #0
 8013b92:	bf14      	ite	ne
 8013b94:	2001      	movne	r0, #1
 8013b96:	2002      	moveq	r0, #2
 8013b98:	f886 00b5 	strb.w	r0, [r6, #181]	; 0xb5
 8013b9c:	e7d8      	b.n	8013b50 <read_submessage_info+0x3c>
 8013b9e:	2000      	movs	r0, #0
 8013ba0:	e7fa      	b.n	8013b98 <read_submessage_info+0x84>
 8013ba2:	bf00      	nop

08013ba4 <read_submessage_list>:
 8013ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ba8:	4604      	mov	r4, r0
 8013baa:	b097      	sub	sp, #92	; 0x5c
 8013bac:	460d      	mov	r5, r1
 8013bae:	4ec1      	ldr	r6, [pc, #772]	; (8013eb4 <read_submessage_list+0x310>)
 8013bb0:	9209      	str	r2, [sp, #36]	; 0x24
 8013bb2:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
 8013bb6:	aa0c      	add	r2, sp, #48	; 0x30
 8013bb8:	f10d 012e 	add.w	r1, sp, #46	; 0x2e
 8013bbc:	4628      	mov	r0, r5
 8013bbe:	f001 fc81 	bl	80154c4 <uxr_read_submessage_header>
 8013bc2:	2800      	cmp	r0, #0
 8013bc4:	f000 8142 	beq.w	8013e4c <read_submessage_list+0x2a8>
 8013bc8:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
 8013bcc:	f89d 2026 	ldrb.w	r2, [sp, #38]	; 0x26
 8013bd0:	3b02      	subs	r3, #2
 8013bd2:	2b0d      	cmp	r3, #13
 8013bd4:	d8ed      	bhi.n	8013bb2 <read_submessage_list+0xe>
 8013bd6:	a101      	add	r1, pc, #4	; (adr r1, 8013bdc <read_submessage_list+0x38>)
 8013bd8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013bdc:	08013e43 	.word	0x08013e43
 8013be0:	08013bb3 	.word	0x08013bb3
 8013be4:	08013e33 	.word	0x08013e33
 8013be8:	08013dd1 	.word	0x08013dd1
 8013bec:	08013dc7 	.word	0x08013dc7
 8013bf0:	08013bb3 	.word	0x08013bb3
 8013bf4:	08013bb3 	.word	0x08013bb3
 8013bf8:	08013d1d 	.word	0x08013d1d
 8013bfc:	08013caf 	.word	0x08013caf
 8013c00:	08013c6f 	.word	0x08013c6f
 8013c04:	08013bb3 	.word	0x08013bb3
 8013c08:	08013bb3 	.word	0x08013bb3
 8013c0c:	08013bb3 	.word	0x08013bb3
 8013c10:	08013c15 	.word	0x08013c15
 8013c14:	a910      	add	r1, sp, #64	; 0x40
 8013c16:	4628      	mov	r0, r5
 8013c18:	f002 fe7c 	bl	8016914 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8013c1c:	f8d4 8090 	ldr.w	r8, [r4, #144]	; 0x90
 8013c20:	f1b8 0f00 	cmp.w	r8, #0
 8013c24:	f000 811a 	beq.w	8013e5c <read_submessage_list+0x2b8>
 8013c28:	f001 fc94 	bl	8015554 <uxr_nanos>
 8013c2c:	4602      	mov	r2, r0
 8013c2e:	460b      	mov	r3, r1
 8013c30:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 8013c34:	2100      	movs	r1, #0
 8013c36:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8013c38:	9006      	str	r0, [sp, #24]
 8013c3a:	468c      	mov	ip, r1
 8013c3c:	9815      	ldr	r0, [sp, #84]	; 0x54
 8013c3e:	fbc7 0c06 	smlal	r0, ip, r7, r6
 8013c42:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8013c44:	e9cd 0c04 	strd	r0, ip, [sp, #16]
 8013c48:	468c      	mov	ip, r1
 8013c4a:	9811      	ldr	r0, [sp, #68]	; 0x44
 8013c4c:	fbc7 0c06 	smlal	r0, ip, r7, r6
 8013c50:	e9cd 0c02 	strd	r0, ip, [sp, #8]
 8013c54:	e9dd 7012 	ldrd	r7, r0, [sp, #72]	; 0x48
 8013c58:	fbc7 0106 	smlal	r0, r1, r7, r6
 8013c5c:	e9cd 0100 	strd	r0, r1, [sp]
 8013c60:	4620      	mov	r0, r4
 8013c62:	47c0      	blx	r8
 8013c64:	f04f 0301 	mov.w	r3, #1
 8013c68:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
 8013c6c:	e7a1      	b.n	8013bb2 <read_submessage_list+0xe>
 8013c6e:	a910      	add	r1, sp, #64	; 0x40
 8013c70:	4628      	mov	r0, r5
 8013c72:	f002 fe3b 	bl	80168ec <uxr_deserialize_HEARTBEAT_Payload>
 8013c76:	2100      	movs	r1, #0
 8013c78:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 8013c7c:	f001 faf8 	bl	8015270 <uxr_stream_id_from_raw>
 8013c80:	f3c0 2807 	ubfx	r8, r0, #8, #8
 8013c84:	900f      	str	r0, [sp, #60]	; 0x3c
 8013c86:	f104 0008 	add.w	r0, r4, #8
 8013c8a:	4641      	mov	r1, r8
 8013c8c:	f001 fbde 	bl	801544c <uxr_get_input_reliable_stream>
 8013c90:	2800      	cmp	r0, #0
 8013c92:	d08e      	beq.n	8013bb2 <read_submessage_list+0xe>
 8013c94:	f8bd 1040 	ldrh.w	r1, [sp, #64]	; 0x40
 8013c98:	f8bd 2042 	ldrh.w	r2, [sp, #66]	; 0x42
 8013c9c:	f006 f95e 	bl	8019f5c <uxr_process_heartbeat>
 8013ca0:	4642      	mov	r2, r8
 8013ca2:	f89d 103c 	ldrb.w	r1, [sp, #60]	; 0x3c
 8013ca6:	4620      	mov	r0, r4
 8013ca8:	f7ff fdf8 	bl	801389c <write_submessage_acknack.isra.0>
 8013cac:	e781      	b.n	8013bb2 <read_submessage_list+0xe>
 8013cae:	a910      	add	r1, sp, #64	; 0x40
 8013cb0:	4628      	mov	r0, r5
 8013cb2:	f002 fdf3 	bl	801689c <uxr_deserialize_ACKNACK_Payload>
 8013cb6:	2100      	movs	r1, #0
 8013cb8:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 8013cbc:	f001 fad8 	bl	8015270 <uxr_stream_id_from_raw>
 8013cc0:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8013cc4:	900d      	str	r0, [sp, #52]	; 0x34
 8013cc6:	f104 0008 	add.w	r0, r4, #8
 8013cca:	f001 fba9 	bl	8015420 <uxr_get_output_reliable_stream>
 8013cce:	4680      	mov	r8, r0
 8013cd0:	2800      	cmp	r0, #0
 8013cd2:	f43f af6e 	beq.w	8013bb2 <read_submessage_list+0xe>
 8013cd6:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 8013cda:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 8013cde:	f89d 1043 	ldrb.w	r1, [sp, #67]	; 0x43
 8013ce2:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
 8013ce6:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 8013cea:	b289      	uxth	r1, r1
 8013cec:	f006 fc98 	bl	801a620 <uxr_process_acknack>
 8013cf0:	4640      	mov	r0, r8
 8013cf2:	f006 fc59 	bl	801a5a8 <uxr_begin_output_nack_buffer_it>
 8013cf6:	f8ad 0032 	strh.w	r0, [sp, #50]	; 0x32
 8013cfa:	e005      	b.n	8013d08 <read_submessage_list+0x164>
 8013cfc:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8013cfe:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 8013d02:	e9d3 0900 	ldrd	r0, r9, [r3]
 8013d06:	47c8      	blx	r9
 8013d08:	f10d 0332 	add.w	r3, sp, #50	; 0x32
 8013d0c:	aa0f      	add	r2, sp, #60	; 0x3c
 8013d0e:	4651      	mov	r1, sl
 8013d10:	4640      	mov	r0, r8
 8013d12:	f006 fc4b 	bl	801a5ac <uxr_next_reliable_nack_buffer_to_send>
 8013d16:	2800      	cmp	r0, #0
 8013d18:	d1f0      	bne.n	8013cfc <read_submessage_list+0x158>
 8013d1a:	e74a      	b.n	8013bb2 <read_submessage_list+0xe>
 8013d1c:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
 8013d20:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 8013d24:	f8bd 8030 	ldrh.w	r8, [sp, #48]	; 0x30
 8013d28:	4628      	mov	r0, r5
 8013d2a:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 8013d2e:	4651      	mov	r1, sl
 8013d30:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
 8013d34:	f1a8 0804 	sub.w	r8, r8, #4
 8013d38:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
 8013d3c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
 8013d40:	fa1f f888 	uxth.w	r8, r8
 8013d44:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8013d48:	f009 090e 	and.w	r9, r9, #14
 8013d4c:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
 8013d50:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 8013d54:	f002 fb04 	bl	8016360 <uxr_deserialize_BaseObjectRequest>
 8013d58:	4650      	mov	r0, sl
 8013d5a:	a90f      	add	r1, sp, #60	; 0x3c
 8013d5c:	f10d 0232 	add.w	r2, sp, #50	; 0x32
 8013d60:	f000 fdca 	bl	80148f8 <uxr_parse_base_object_request>
 8013d64:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8013d66:	f8d4 b080 	ldr.w	fp, [r4, #128]	; 0x80
 8013d6a:	f8bd a032 	ldrh.w	sl, [sp, #50]	; 0x32
 8013d6e:	9110      	str	r1, [sp, #64]	; 0x40
 8013d70:	f1bb 0f00 	cmp.w	fp, #0
 8013d74:	d006      	beq.n	8013d84 <read_submessage_list+0x1e0>
 8013d76:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8013d7a:	4652      	mov	r2, sl
 8013d7c:	4620      	mov	r0, r4
 8013d7e:	9300      	str	r3, [sp, #0]
 8013d80:	2300      	movs	r3, #0
 8013d82:	47d8      	blx	fp
 8013d84:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8013d86:	b182      	cbz	r2, 8013daa <read_submessage_list+0x206>
 8013d88:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8013d8a:	f04f 0c00 	mov.w	ip, #0
 8013d8e:	3902      	subs	r1, #2
 8013d90:	e003      	b.n	8013d9a <read_submessage_list+0x1f6>
 8013d92:	f10c 0c01 	add.w	ip, ip, #1
 8013d96:	4594      	cmp	ip, r2
 8013d98:	d007      	beq.n	8013daa <read_submessage_list+0x206>
 8013d9a:	f831 3f02 	ldrh.w	r3, [r1, #2]!
 8013d9e:	4553      	cmp	r3, sl
 8013da0:	d1f7      	bne.n	8013d92 <read_submessage_list+0x1ee>
 8013da2:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8013da4:	2200      	movs	r2, #0
 8013da6:	f803 200c 	strb.w	r2, [r3, ip]
 8013daa:	f8bd 1032 	ldrh.w	r1, [sp, #50]	; 0x32
 8013dae:	464b      	mov	r3, r9
 8013db0:	4642      	mov	r2, r8
 8013db2:	4620      	mov	r0, r4
 8013db4:	9102      	str	r1, [sp, #8]
 8013db6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8013db8:	9101      	str	r1, [sp, #4]
 8013dba:	990d      	ldr	r1, [sp, #52]	; 0x34
 8013dbc:	9100      	str	r1, [sp, #0]
 8013dbe:	4629      	mov	r1, r5
 8013dc0:	f7ff fc4a 	bl	8013658 <read_submessage_format>
 8013dc4:	e6f5      	b.n	8013bb2 <read_submessage_list+0xe>
 8013dc6:	4629      	mov	r1, r5
 8013dc8:	4620      	mov	r0, r4
 8013dca:	f7ff fea3 	bl	8013b14 <read_submessage_info>
 8013dce:	e6f0      	b.n	8013bb2 <read_submessage_list+0xe>
 8013dd0:	2a00      	cmp	r2, #0
 8013dd2:	d03e      	beq.n	8013e52 <read_submessage_list+0x2ae>
 8013dd4:	a910      	add	r1, sp, #64	; 0x40
 8013dd6:	4628      	mov	r0, r5
 8013dd8:	f002 fcb8 	bl	801674c <uxr_deserialize_STATUS_Payload>
 8013ddc:	a90e      	add	r1, sp, #56	; 0x38
 8013dde:	aa0d      	add	r2, sp, #52	; 0x34
 8013de0:	a810      	add	r0, sp, #64	; 0x40
 8013de2:	f000 fd89 	bl	80148f8 <uxr_parse_base_object_request>
 8013de6:	990e      	ldr	r1, [sp, #56]	; 0x38
 8013de8:	f8d4 a080 	ldr.w	sl, [r4, #128]	; 0x80
 8013dec:	f89d 9044 	ldrb.w	r9, [sp, #68]	; 0x44
 8013df0:	f8bd 8034 	ldrh.w	r8, [sp, #52]	; 0x34
 8013df4:	910f      	str	r1, [sp, #60]	; 0x3c
 8013df6:	f1ba 0f00 	cmp.w	sl, #0
 8013dfa:	d006      	beq.n	8013e0a <read_submessage_list+0x266>
 8013dfc:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8013e00:	4642      	mov	r2, r8
 8013e02:	4620      	mov	r0, r4
 8013e04:	9300      	str	r3, [sp, #0]
 8013e06:	464b      	mov	r3, r9
 8013e08:	47d0      	blx	sl
 8013e0a:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8013e0c:	2a00      	cmp	r2, #0
 8013e0e:	f43f aed0 	beq.w	8013bb2 <read_submessage_list+0xe>
 8013e12:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8013e14:	2100      	movs	r1, #0
 8013e16:	3802      	subs	r0, #2
 8013e18:	e003      	b.n	8013e22 <read_submessage_list+0x27e>
 8013e1a:	3101      	adds	r1, #1
 8013e1c:	4291      	cmp	r1, r2
 8013e1e:	f43f aec8 	beq.w	8013bb2 <read_submessage_list+0xe>
 8013e22:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8013e26:	4543      	cmp	r3, r8
 8013e28:	d1f7      	bne.n	8013e1a <read_submessage_list+0x276>
 8013e2a:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8013e2c:	f803 9001 	strb.w	r9, [r3, r1]
 8013e30:	e6bf      	b.n	8013bb2 <read_submessage_list+0xe>
 8013e32:	2a00      	cmp	r2, #0
 8013e34:	f47f aebd 	bne.w	8013bb2 <read_submessage_list+0xe>
 8013e38:	4629      	mov	r1, r5
 8013e3a:	4620      	mov	r0, r4
 8013e3c:	f000 fca0 	bl	8014780 <uxr_read_create_session_status>
 8013e40:	e6b7      	b.n	8013bb2 <read_submessage_list+0xe>
 8013e42:	4629      	mov	r1, r5
 8013e44:	4620      	mov	r0, r4
 8013e46:	f7ff fcf3 	bl	8013830 <read_submessage_get_info>
 8013e4a:	e6b2      	b.n	8013bb2 <read_submessage_list+0xe>
 8013e4c:	b017      	add	sp, #92	; 0x5c
 8013e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e52:	4629      	mov	r1, r5
 8013e54:	4620      	mov	r0, r4
 8013e56:	f000 fca1 	bl	801479c <uxr_read_delete_session_status>
 8013e5a:	e6aa      	b.n	8013bb2 <read_submessage_list+0xe>
 8013e5c:	f001 fb7a 	bl	8015554 <uxr_nanos>
 8013e60:	4642      	mov	r2, r8
 8013e62:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8013e64:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013e66:	fbc7 3206 	smlal	r3, r2, r7, r6
 8013e6a:	1818      	adds	r0, r3, r0
 8013e6c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8013e6e:	eb42 0101 	adc.w	r1, r2, r1
 8013e72:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013e74:	4642      	mov	r2, r8
 8013e76:	fbc7 3206 	smlal	r3, r2, r7, r6
 8013e7a:	469c      	mov	ip, r3
 8013e7c:	e9dd 3710 	ldrd	r3, r7, [sp, #64]	; 0x40
 8013e80:	fbc3 7806 	smlal	r7, r8, r3, r6
 8013e84:	4643      	mov	r3, r8
 8013e86:	eb1c 0c07 	adds.w	ip, ip, r7
 8013e8a:	eb42 0203 	adc.w	r2, r2, r3
 8013e8e:	ebb0 030c 	subs.w	r3, r0, ip
 8013e92:	eb61 0202 	sbc.w	r2, r1, r2
 8013e96:	2a00      	cmp	r2, #0
 8013e98:	db08      	blt.n	8013eac <read_submessage_list+0x308>
 8013e9a:	085b      	lsrs	r3, r3, #1
 8013e9c:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 8013ea0:	1052      	asrs	r2, r2, #1
 8013ea2:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
 8013ea6:	f8c4 209c 	str.w	r2, [r4, #156]	; 0x9c
 8013eaa:	e6db      	b.n	8013c64 <read_submessage_list+0xc0>
 8013eac:	3301      	adds	r3, #1
 8013eae:	f142 0200 	adc.w	r2, r2, #0
 8013eb2:	e7f2      	b.n	8013e9a <read_submessage_list+0x2f6>
 8013eb4:	3b9aca00 	.word	0x3b9aca00

08013eb8 <listen_message_reliably>:
 8013eb8:	1e0b      	subs	r3, r1, #0
 8013eba:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ebe:	bfb8      	it	lt
 8013ec0:	f06f 4300 	mvnlt.w	r3, #2147483648	; 0x80000000
 8013ec4:	b09d      	sub	sp, #116	; 0x74
 8013ec6:	4680      	mov	r8, r0
 8013ec8:	9305      	str	r3, [sp, #20]
 8013eca:	f001 fb27 	bl	801551c <uxr_millis>
 8013ece:	f898 2048 	ldrb.w	r2, [r8, #72]	; 0x48
 8013ed2:	4681      	mov	r9, r0
 8013ed4:	2a00      	cmp	r2, #0
 8013ed6:	f000 809a 	beq.w	801400e <listen_message_reliably+0x156>
 8013eda:	2600      	movs	r6, #0
 8013edc:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8013ee0:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8013ee4:	460f      	mov	r7, r1
 8013ee6:	4630      	mov	r0, r6
 8013ee8:	9303      	str	r3, [sp, #12]
 8013eea:	e00e      	b.n	8013f0a <listen_message_reliably+0x52>
 8013eec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013eee:	3601      	adds	r6, #1
 8013ef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013ef2:	455a      	cmp	r2, fp
 8013ef4:	9903      	ldr	r1, [sp, #12]
 8013ef6:	b2f0      	uxtb	r0, r6
 8013ef8:	eb73 0101 	sbcs.w	r1, r3, r1
 8013efc:	da01      	bge.n	8013f02 <listen_message_reliably+0x4a>
 8013efe:	4693      	mov	fp, r2
 8013f00:	9303      	str	r3, [sp, #12]
 8013f02:	f898 3048 	ldrb.w	r3, [r8, #72]	; 0x48
 8013f06:	4283      	cmp	r3, r0
 8013f08:	d95f      	bls.n	8013fca <listen_message_reliably+0x112>
 8013f0a:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 8013f0e:	2102      	movs	r1, #2
 8013f10:	2201      	movs	r2, #1
 8013f12:	00e4      	lsls	r4, r4, #3
 8013f14:	f001 f97e 	bl	8015214 <uxr_stream_id>
 8013f18:	4601      	mov	r1, r0
 8013f1a:	f104 0520 	add.w	r5, r4, #32
 8013f1e:	463b      	mov	r3, r7
 8013f20:	464a      	mov	r2, r9
 8013f22:	9109      	str	r1, [sp, #36]	; 0x24
 8013f24:	4445      	add	r5, r8
 8013f26:	4628      	mov	r0, r5
 8013f28:	f006 fb12 	bl	801a550 <uxr_update_output_stream_heartbeat_timestamp>
 8013f2c:	eb08 0304 	add.w	r3, r8, r4
 8013f30:	2800      	cmp	r0, #0
 8013f32:	d0db      	beq.n	8013eec <listen_message_reliably+0x34>
 8013f34:	f89d 5025 	ldrb.w	r5, [sp, #37]	; 0x25
 8013f38:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 8013f3c:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8013f40:	4640      	mov	r0, r8
 8013f42:	3501      	adds	r5, #1
 8013f44:	4444      	add	r4, r8
 8013f46:	9304      	str	r3, [sp, #16]
 8013f48:	f000 fcae 	bl	80148a8 <uxr_session_header_offset>
 8013f4c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8013f50:	2300      	movs	r3, #0
 8013f52:	2211      	movs	r2, #17
 8013f54:	a90c      	add	r1, sp, #48	; 0x30
 8013f56:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 8013f5a:	9000      	str	r0, [sp, #0]
 8013f5c:	4650      	mov	r0, sl
 8013f5e:	3601      	adds	r6, #1
 8013f60:	f7fa fd34 	bl	800e9cc <ucdr_init_buffer_origin_offset>
 8013f64:	2300      	movs	r3, #0
 8013f66:	2205      	movs	r2, #5
 8013f68:	210b      	movs	r1, #11
 8013f6a:	4650      	mov	r0, sl
 8013f6c:	f001 fa90 	bl	8015490 <uxr_buffer_submessage_header>
 8013f70:	2101      	movs	r1, #1
 8013f72:	8968      	ldrh	r0, [r5, #10]
 8013f74:	f006 fbb0 	bl	801a6d8 <uxr_seq_num_add>
 8013f78:	892b      	ldrh	r3, [r5, #8]
 8013f7a:	4602      	mov	r2, r0
 8013f7c:	a90a      	add	r1, sp, #40	; 0x28
 8013f7e:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
 8013f82:	4650      	mov	r0, sl
 8013f84:	9b04      	ldr	r3, [sp, #16]
 8013f86:	f8ad 2028 	strh.w	r2, [sp, #40]	; 0x28
 8013f8a:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 8013f8e:	f002 fc99 	bl	80168c4 <uxr_serialize_HEARTBEAT_Payload>
 8013f92:	2200      	movs	r2, #0
 8013f94:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013f96:	4640      	mov	r0, r8
 8013f98:	4611      	mov	r1, r2
 8013f9a:	f000 fc31 	bl	8014800 <uxr_stamp_session_header>
 8013f9e:	4650      	mov	r0, sl
 8013fa0:	f7fa fd54 	bl	800ea4c <ucdr_buffer_length>
 8013fa4:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8013fa8:	4602      	mov	r2, r0
 8013faa:	a90c      	add	r1, sp, #48	; 0x30
 8013fac:	e9d3 0500 	ldrd	r0, r5, [r3]
 8013fb0:	47a8      	blx	r5
 8013fb2:	9903      	ldr	r1, [sp, #12]
 8013fb4:	b2f0      	uxtb	r0, r6
 8013fb6:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 8013fba:	455a      	cmp	r2, fp
 8013fbc:	eb73 0101 	sbcs.w	r1, r3, r1
 8013fc0:	db9d      	blt.n	8013efe <listen_message_reliably+0x46>
 8013fc2:	f898 3048 	ldrb.w	r3, [r8, #72]	; 0x48
 8013fc6:	4283      	cmp	r3, r0
 8013fc8:	d89f      	bhi.n	8013f0a <listen_message_reliably+0x52>
 8013fca:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8013fce:	9a03      	ldr	r2, [sp, #12]
 8013fd0:	429a      	cmp	r2, r3
 8013fd2:	bf08      	it	eq
 8013fd4:	f1bb 3fff 	cmpeq.w	fp, #4294967295	; 0xffffffff
 8013fd8:	d019      	beq.n	801400e <listen_message_reliably+0x156>
 8013fda:	ebab 0309 	sub.w	r3, fp, r9
 8013fde:	2b00      	cmp	r3, #0
 8013fe0:	9d05      	ldr	r5, [sp, #20]
 8013fe2:	f8d8 0070 	ldr.w	r0, [r8, #112]	; 0x70
 8013fe6:	aa08      	add	r2, sp, #32
 8013fe8:	bf08      	it	eq
 8013fea:	2301      	moveq	r3, #1
 8013fec:	a907      	add	r1, sp, #28
 8013fee:	6884      	ldr	r4, [r0, #8]
 8013ff0:	429d      	cmp	r5, r3
 8013ff2:	6800      	ldr	r0, [r0, #0]
 8013ff4:	bfa8      	it	ge
 8013ff6:	461d      	movge	r5, r3
 8013ff8:	462b      	mov	r3, r5
 8013ffa:	47a0      	blx	r4
 8013ffc:	b948      	cbnz	r0, 8014012 <listen_message_reliably+0x15a>
 8013ffe:	9b05      	ldr	r3, [sp, #20]
 8014000:	1b5b      	subs	r3, r3, r5
 8014002:	2b00      	cmp	r3, #0
 8014004:	9305      	str	r3, [sp, #20]
 8014006:	f73f af60 	bgt.w	8013eca <listen_message_reliably+0x12>
 801400a:	4604      	mov	r4, r0
 801400c:	e012      	b.n	8014034 <listen_message_reliably+0x17c>
 801400e:	9b05      	ldr	r3, [sp, #20]
 8014010:	e7e5      	b.n	8013fde <listen_message_reliably+0x126>
 8014012:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8014016:	4604      	mov	r4, r0
 8014018:	2500      	movs	r5, #0
 801401a:	a80c      	add	r0, sp, #48	; 0x30
 801401c:	f7fa fce8 	bl	800e9f0 <ucdr_init_buffer>
 8014020:	f10d 031a 	add.w	r3, sp, #26
 8014024:	aa06      	add	r2, sp, #24
 8014026:	a90c      	add	r1, sp, #48	; 0x30
 8014028:	4640      	mov	r0, r8
 801402a:	f88d 5018 	strb.w	r5, [sp, #24]
 801402e:	f000 fbfb 	bl	8014828 <uxr_read_session_header>
 8014032:	b918      	cbnz	r0, 801403c <listen_message_reliably+0x184>
 8014034:	4620      	mov	r0, r4
 8014036:	b01d      	add	sp, #116	; 0x74
 8014038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801403c:	4629      	mov	r1, r5
 801403e:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8014042:	f001 f915 	bl	8015270 <uxr_stream_id_from_raw>
 8014046:	f3c0 4607 	ubfx	r6, r0, #16, #8
 801404a:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 801404e:	f3c0 2507 	ubfx	r5, r0, #8, #8
 8014052:	2e01      	cmp	r6, #1
 8014054:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
 8014058:	d04b      	beq.n	80140f2 <listen_message_reliably+0x23a>
 801405a:	2e02      	cmp	r6, #2
 801405c:	d00f      	beq.n	801407e <listen_message_reliably+0x1c6>
 801405e:	2e00      	cmp	r6, #0
 8014060:	d1e8      	bne.n	8014034 <listen_message_reliably+0x17c>
 8014062:	4631      	mov	r1, r6
 8014064:	4630      	mov	r0, r6
 8014066:	f001 f903 	bl	8015270 <uxr_stream_id_from_raw>
 801406a:	4602      	mov	r2, r0
 801406c:	a90c      	add	r1, sp, #48	; 0x30
 801406e:	4640      	mov	r0, r8
 8014070:	920a      	str	r2, [sp, #40]	; 0x28
 8014072:	f7ff fd97 	bl	8013ba4 <read_submessage_list>
 8014076:	4620      	mov	r0, r4
 8014078:	b01d      	add	sp, #116	; 0x74
 801407a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801407e:	4629      	mov	r1, r5
 8014080:	f108 0008 	add.w	r0, r8, #8
 8014084:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 8014088:	f001 f9e0 	bl	801544c <uxr_get_input_reliable_stream>
 801408c:	4607      	mov	r7, r0
 801408e:	b338      	cbz	r0, 80140e0 <listen_message_reliably+0x228>
 8014090:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014092:	a80c      	add	r0, sp, #48	; 0x30
 8014094:	9203      	str	r2, [sp, #12]
 8014096:	f7fa fcdd 	bl	800ea54 <ucdr_buffer_remaining>
 801409a:	4603      	mov	r3, r0
 801409c:	f10d 0019 	add.w	r0, sp, #25
 80140a0:	9a03      	ldr	r2, [sp, #12]
 80140a2:	4651      	mov	r1, sl
 80140a4:	9000      	str	r0, [sp, #0]
 80140a6:	4638      	mov	r0, r7
 80140a8:	f005 fe5c 	bl	8019d64 <uxr_receive_reliable_message>
 80140ac:	b1c0      	cbz	r0, 80140e0 <listen_message_reliably+0x228>
 80140ae:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80140b2:	b393      	cbz	r3, 801411a <listen_message_reliably+0x262>
 80140b4:	ae14      	add	r6, sp, #80	; 0x50
 80140b6:	f04f 0a02 	mov.w	sl, #2
 80140ba:	e00a      	b.n	80140d2 <listen_message_reliably+0x21a>
 80140bc:	f88d 9028 	strb.w	r9, [sp, #40]	; 0x28
 80140c0:	4631      	mov	r1, r6
 80140c2:	f88d 5029 	strb.w	r5, [sp, #41]	; 0x29
 80140c6:	4640      	mov	r0, r8
 80140c8:	f88d a02a 	strb.w	sl, [sp, #42]	; 0x2a
 80140cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80140ce:	f7ff fd69 	bl	8013ba4 <read_submessage_list>
 80140d2:	2204      	movs	r2, #4
 80140d4:	4631      	mov	r1, r6
 80140d6:	4638      	mov	r0, r7
 80140d8:	f005 fec6 	bl	8019e68 <uxr_next_input_reliable_buffer_available>
 80140dc:	2800      	cmp	r0, #0
 80140de:	d1ed      	bne.n	80140bc <listen_message_reliably+0x204>
 80140e0:	4640      	mov	r0, r8
 80140e2:	462a      	mov	r2, r5
 80140e4:	4649      	mov	r1, r9
 80140e6:	f7ff fbd9 	bl	801389c <write_submessage_acknack.isra.0>
 80140ea:	4620      	mov	r0, r4
 80140ec:	b01d      	add	sp, #116	; 0x74
 80140ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80140f2:	4629      	mov	r1, r5
 80140f4:	f108 0008 	add.w	r0, r8, #8
 80140f8:	f001 f99e 	bl	8015438 <uxr_get_input_best_effort_stream>
 80140fc:	2800      	cmp	r0, #0
 80140fe:	d099      	beq.n	8014034 <listen_message_reliably+0x17c>
 8014100:	4651      	mov	r1, sl
 8014102:	f005 fda5 	bl	8019c50 <uxr_receive_best_effort_message>
 8014106:	2800      	cmp	r0, #0
 8014108:	d094      	beq.n	8014034 <listen_message_reliably+0x17c>
 801410a:	f88d 602a 	strb.w	r6, [sp, #42]	; 0x2a
 801410e:	a90c      	add	r1, sp, #48	; 0x30
 8014110:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014112:	4640      	mov	r0, r8
 8014114:	f7ff fd46 	bl	8013ba4 <read_submessage_list>
 8014118:	e78c      	b.n	8014034 <listen_message_reliably+0x17c>
 801411a:	f88d 602a 	strb.w	r6, [sp, #42]	; 0x2a
 801411e:	a90c      	add	r1, sp, #48	; 0x30
 8014120:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014122:	4640      	mov	r0, r8
 8014124:	f7ff fd3e 	bl	8013ba4 <read_submessage_list>
 8014128:	e7c4      	b.n	80140b4 <listen_message_reliably+0x1fc>
 801412a:	bf00      	nop

0801412c <uxr_run_session_timeout>:
 801412c:	b570      	push	{r4, r5, r6, lr}
 801412e:	4604      	mov	r4, r0
 8014130:	460d      	mov	r5, r1
 8014132:	f001 f9f3 	bl	801551c <uxr_millis>
 8014136:	4606      	mov	r6, r0
 8014138:	4620      	mov	r0, r4
 801413a:	f7ff fc77 	bl	8013a2c <uxr_flash_output_streams>
 801413e:	4629      	mov	r1, r5
 8014140:	4620      	mov	r0, r4
 8014142:	f7ff feb9 	bl	8013eb8 <listen_message_reliably>
 8014146:	f001 f9e9 	bl	801551c <uxr_millis>
 801414a:	1b83      	subs	r3, r0, r6
 801414c:	1ae9      	subs	r1, r5, r3
 801414e:	2900      	cmp	r1, #0
 8014150:	dcf6      	bgt.n	8014140 <uxr_run_session_timeout+0x14>
 8014152:	f104 0008 	add.w	r0, r4, #8
 8014156:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801415a:	f001 b983 	b.w	8015464 <uxr_output_streams_confirmed>
 801415e:	bf00      	nop

08014160 <uxr_run_session_until_data>:
 8014160:	b570      	push	{r4, r5, r6, lr}
 8014162:	4604      	mov	r4, r0
 8014164:	460d      	mov	r5, r1
 8014166:	f001 f9d9 	bl	801551c <uxr_millis>
 801416a:	4606      	mov	r6, r0
 801416c:	4620      	mov	r0, r4
 801416e:	f7ff fc5d 	bl	8013a2c <uxr_flash_output_streams>
 8014172:	2300      	movs	r3, #0
 8014174:	4629      	mov	r1, r5
 8014176:	f884 30b4 	strb.w	r3, [r4, #180]	; 0xb4
 801417a:	e005      	b.n	8014188 <uxr_run_session_until_data+0x28>
 801417c:	f001 f9ce 	bl	801551c <uxr_millis>
 8014180:	1b83      	subs	r3, r0, r6
 8014182:	1ae9      	subs	r1, r5, r3
 8014184:	2900      	cmp	r1, #0
 8014186:	dd07      	ble.n	8014198 <uxr_run_session_until_data+0x38>
 8014188:	4620      	mov	r0, r4
 801418a:	f7ff fe95 	bl	8013eb8 <listen_message_reliably>
 801418e:	f894 00b4 	ldrb.w	r0, [r4, #180]	; 0xb4
 8014192:	2800      	cmp	r0, #0
 8014194:	d0f2      	beq.n	801417c <uxr_run_session_until_data+0x1c>
 8014196:	bd70      	pop	{r4, r5, r6, pc}
 8014198:	f894 00b4 	ldrb.w	r0, [r4, #180]	; 0xb4
 801419c:	bd70      	pop	{r4, r5, r6, pc}
 801419e:	bf00      	nop

080141a0 <uxr_run_session_until_confirm_delivery>:
 80141a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80141a4:	4606      	mov	r6, r0
 80141a6:	460d      	mov	r5, r1
 80141a8:	f001 f9b8 	bl	801551c <uxr_millis>
 80141ac:	4607      	mov	r7, r0
 80141ae:	4630      	mov	r0, r6
 80141b0:	f106 0808 	add.w	r8, r6, #8
 80141b4:	f7ff fc3a 	bl	8013a2c <uxr_flash_output_streams>
 80141b8:	2d00      	cmp	r5, #0
 80141ba:	db10      	blt.n	80141de <uxr_run_session_until_confirm_delivery+0x3e>
 80141bc:	462c      	mov	r4, r5
 80141be:	e006      	b.n	80141ce <uxr_run_session_until_confirm_delivery+0x2e>
 80141c0:	f7ff fe7a 	bl	8013eb8 <listen_message_reliably>
 80141c4:	f001 f9aa 	bl	801551c <uxr_millis>
 80141c8:	1bc3      	subs	r3, r0, r7
 80141ca:	1aec      	subs	r4, r5, r3
 80141cc:	d407      	bmi.n	80141de <uxr_run_session_until_confirm_delivery+0x3e>
 80141ce:	4640      	mov	r0, r8
 80141d0:	f001 f948 	bl	8015464 <uxr_output_streams_confirmed>
 80141d4:	4603      	mov	r3, r0
 80141d6:	4621      	mov	r1, r4
 80141d8:	4630      	mov	r0, r6
 80141da:	2b00      	cmp	r3, #0
 80141dc:	d0f0      	beq.n	80141c0 <uxr_run_session_until_confirm_delivery+0x20>
 80141de:	4640      	mov	r0, r8
 80141e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80141e4:	f001 b93e 	b.w	8015464 <uxr_output_streams_confirmed>

080141e8 <uxr_run_session_until_all_status>:
 80141e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141ec:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 80141f0:	4606      	mov	r6, r0
 80141f2:	4688      	mov	r8, r1
 80141f4:	4692      	mov	sl, r2
 80141f6:	461f      	mov	r7, r3
 80141f8:	f7ff fc18 	bl	8013a2c <uxr_flash_output_streams>
 80141fc:	f1bb 0f00 	cmp.w	fp, #0
 8014200:	d004      	beq.n	801420c <uxr_run_session_until_all_status+0x24>
 8014202:	465a      	mov	r2, fp
 8014204:	21ff      	movs	r1, #255	; 0xff
 8014206:	4638      	mov	r0, r7
 8014208:	f007 fae0 	bl	801b7cc <memset>
 801420c:	f8c6 b07c 	str.w	fp, [r6, #124]	; 0x7c
 8014210:	1e7d      	subs	r5, r7, #1
 8014212:	e9c6 a71d 	strd	sl, r7, [r6, #116]	; 0x74
 8014216:	f001 f981 	bl	801551c <uxr_millis>
 801421a:	4641      	mov	r1, r8
 801421c:	4681      	mov	r9, r0
 801421e:	4630      	mov	r0, r6
 8014220:	f7ff fe4a 	bl	8013eb8 <listen_message_reliably>
 8014224:	f001 f97a 	bl	801551c <uxr_millis>
 8014228:	eba0 0009 	sub.w	r0, r0, r9
 801422c:	eba8 0100 	sub.w	r1, r8, r0
 8014230:	f1bb 0f00 	cmp.w	fp, #0
 8014234:	d029      	beq.n	801428a <uxr_run_session_until_all_status+0xa2>
 8014236:	46ae      	mov	lr, r5
 8014238:	f04f 0c00 	mov.w	ip, #0
 801423c:	f81e 4f01 	ldrb.w	r4, [lr, #1]!
 8014240:	2cff      	cmp	r4, #255	; 0xff
 8014242:	d015      	beq.n	8014270 <uxr_run_session_until_all_status+0x88>
 8014244:	f10c 0c01 	add.w	ip, ip, #1
 8014248:	45e3      	cmp	fp, ip
 801424a:	d8f7      	bhi.n	801423c <uxr_run_session_until_all_status+0x54>
 801424c:	2300      	movs	r3, #0
 801424e:	67f3      	str	r3, [r6, #124]	; 0x7c
 8014250:	e000      	b.n	8014254 <uxr_run_session_until_all_status+0x6c>
 8014252:	b158      	cbz	r0, 801426c <uxr_run_session_until_all_status+0x84>
 8014254:	462b      	mov	r3, r5
 8014256:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 801425a:	3302      	adds	r3, #2
 801425c:	2801      	cmp	r0, #1
 801425e:	eba3 0307 	sub.w	r3, r3, r7
 8014262:	bf8c      	ite	hi
 8014264:	2000      	movhi	r0, #0
 8014266:	2001      	movls	r0, #1
 8014268:	459b      	cmp	fp, r3
 801426a:	d8f2      	bhi.n	8014252 <uxr_run_session_until_all_status+0x6a>
 801426c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014270:	f83a 301c 	ldrh.w	r3, [sl, ip, lsl #1]
 8014274:	f10c 0c01 	add.w	ip, ip, #1
 8014278:	45dc      	cmp	ip, fp
 801427a:	d201      	bcs.n	8014280 <uxr_run_session_until_all_status+0x98>
 801427c:	2b00      	cmp	r3, #0
 801427e:	d0dd      	beq.n	801423c <uxr_run_session_until_all_status+0x54>
 8014280:	2900      	cmp	r1, #0
 8014282:	dde3      	ble.n	801424c <uxr_run_session_until_all_status+0x64>
 8014284:	2b00      	cmp	r3, #0
 8014286:	d1ca      	bne.n	801421e <uxr_run_session_until_all_status+0x36>
 8014288:	e7e0      	b.n	801424c <uxr_run_session_until_all_status+0x64>
 801428a:	2001      	movs	r0, #1
 801428c:	f8c6 b07c 	str.w	fp, [r6, #124]	; 0x7c
 8014290:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014294 <wait_session_status>:
 8014294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014298:	4604      	mov	r4, r0
 801429a:	b09d      	sub	sp, #116	; 0x74
 801429c:	20ff      	movs	r0, #255	; 0xff
 801429e:	9303      	str	r3, [sp, #12]
 80142a0:	7160      	strb	r0, [r4, #5]
 80142a2:	2b00      	cmp	r3, #0
 80142a4:	f000 80b6 	beq.w	8014414 <wait_session_status+0x180>
 80142a8:	4689      	mov	r9, r1
 80142aa:	4692      	mov	sl, r2
 80142ac:	f04f 0b00 	mov.w	fp, #0
 80142b0:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80142b2:	4652      	mov	r2, sl
 80142b4:	4649      	mov	r1, r9
 80142b6:	e9d3 0500 	ldrd	r0, r5, [r3]
 80142ba:	47a8      	blx	r5
 80142bc:	f001 f92e 	bl	801551c <uxr_millis>
 80142c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80142c4:	4605      	mov	r5, r0
 80142c6:	e009      	b.n	80142dc <wait_session_status+0x48>
 80142c8:	f001 f928 	bl	801551c <uxr_millis>
 80142cc:	1b40      	subs	r0, r0, r5
 80142ce:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 80142d2:	2b00      	cmp	r3, #0
 80142d4:	dd40      	ble.n	8014358 <wait_session_status+0xc4>
 80142d6:	7960      	ldrb	r0, [r4, #5]
 80142d8:	28ff      	cmp	r0, #255	; 0xff
 80142da:	d145      	bne.n	8014368 <wait_session_status+0xd4>
 80142dc:	6f22      	ldr	r2, [r4, #112]	; 0x70
 80142de:	a908      	add	r1, sp, #32
 80142e0:	6896      	ldr	r6, [r2, #8]
 80142e2:	6810      	ldr	r0, [r2, #0]
 80142e4:	aa09      	add	r2, sp, #36	; 0x24
 80142e6:	47b0      	blx	r6
 80142e8:	2800      	cmp	r0, #0
 80142ea:	d0ed      	beq.n	80142c8 <wait_session_status+0x34>
 80142ec:	a80c      	add	r0, sp, #48	; 0x30
 80142ee:	2600      	movs	r6, #0
 80142f0:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 80142f4:	f7fa fb7c 	bl	800e9f0 <ucdr_init_buffer>
 80142f8:	f10d 031e 	add.w	r3, sp, #30
 80142fc:	aa07      	add	r2, sp, #28
 80142fe:	a90c      	add	r1, sp, #48	; 0x30
 8014300:	4620      	mov	r0, r4
 8014302:	f88d 601c 	strb.w	r6, [sp, #28]
 8014306:	f000 fa8f 	bl	8014828 <uxr_read_session_header>
 801430a:	2800      	cmp	r0, #0
 801430c:	d0dc      	beq.n	80142c8 <wait_session_status+0x34>
 801430e:	4631      	mov	r1, r6
 8014310:	f89d 001c 	ldrb.w	r0, [sp, #28]
 8014314:	f000 ffac 	bl	8015270 <uxr_stream_id_from_raw>
 8014318:	f3c0 4707 	ubfx	r7, r0, #16, #8
 801431c:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8014320:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8014324:	2f01      	cmp	r7, #1
 8014326:	9302      	str	r3, [sp, #8]
 8014328:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
 801432c:	d05c      	beq.n	80143e8 <wait_session_status+0x154>
 801432e:	2f02      	cmp	r7, #2
 8014330:	d020      	beq.n	8014374 <wait_session_status+0xe0>
 8014332:	2f00      	cmp	r7, #0
 8014334:	d1c8      	bne.n	80142c8 <wait_session_status+0x34>
 8014336:	4639      	mov	r1, r7
 8014338:	4638      	mov	r0, r7
 801433a:	f000 ff99 	bl	8015270 <uxr_stream_id_from_raw>
 801433e:	a90c      	add	r1, sp, #48	; 0x30
 8014340:	4602      	mov	r2, r0
 8014342:	900b      	str	r0, [sp, #44]	; 0x2c
 8014344:	4620      	mov	r0, r4
 8014346:	f7ff fc2d 	bl	8013ba4 <read_submessage_list>
 801434a:	f001 f8e7 	bl	801551c <uxr_millis>
 801434e:	1b40      	subs	r0, r0, r5
 8014350:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 8014354:	2b00      	cmp	r3, #0
 8014356:	dcbe      	bgt.n	80142d6 <wait_session_status+0x42>
 8014358:	f10b 0b01 	add.w	fp, fp, #1
 801435c:	9b03      	ldr	r3, [sp, #12]
 801435e:	7960      	ldrb	r0, [r4, #5]
 8014360:	455b      	cmp	r3, fp
 8014362:	d001      	beq.n	8014368 <wait_session_status+0xd4>
 8014364:	28ff      	cmp	r0, #255	; 0xff
 8014366:	d0a3      	beq.n	80142b0 <wait_session_status+0x1c>
 8014368:	38ff      	subs	r0, #255	; 0xff
 801436a:	bf18      	it	ne
 801436c:	2001      	movne	r0, #1
 801436e:	b01d      	add	sp, #116	; 0x74
 8014370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014374:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8014378:	4631      	mov	r1, r6
 801437a:	f104 0008 	add.w	r0, r4, #8
 801437e:	9304      	str	r3, [sp, #16]
 8014380:	f001 f864 	bl	801544c <uxr_get_input_reliable_stream>
 8014384:	4680      	mov	r8, r0
 8014386:	b348      	cbz	r0, 80143dc <wait_session_status+0x148>
 8014388:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801438a:	a80c      	add	r0, sp, #48	; 0x30
 801438c:	9205      	str	r2, [sp, #20]
 801438e:	f7fa fb61 	bl	800ea54 <ucdr_buffer_remaining>
 8014392:	4603      	mov	r3, r0
 8014394:	f10d 001d 	add.w	r0, sp, #29
 8014398:	9a05      	ldr	r2, [sp, #20]
 801439a:	9000      	str	r0, [sp, #0]
 801439c:	4640      	mov	r0, r8
 801439e:	9902      	ldr	r1, [sp, #8]
 80143a0:	f005 fce0 	bl	8019d64 <uxr_receive_reliable_message>
 80143a4:	b1d0      	cbz	r0, 80143dc <wait_session_status+0x148>
 80143a6:	f89d 301d 	ldrb.w	r3, [sp, #29]
 80143aa:	2b00      	cmp	r3, #0
 80143ac:	d03a      	beq.n	8014424 <wait_session_status+0x190>
 80143ae:	9f04      	ldr	r7, [sp, #16]
 80143b0:	e00a      	b.n	80143c8 <wait_session_status+0x134>
 80143b2:	f04f 0302 	mov.w	r3, #2
 80143b6:	f88d 702c 	strb.w	r7, [sp, #44]	; 0x2c
 80143ba:	f88d 602d 	strb.w	r6, [sp, #45]	; 0x2d
 80143be:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
 80143c2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80143c4:	f7ff fbee 	bl	8013ba4 <read_submessage_list>
 80143c8:	a914      	add	r1, sp, #80	; 0x50
 80143ca:	2204      	movs	r2, #4
 80143cc:	4640      	mov	r0, r8
 80143ce:	f005 fd4b 	bl	8019e68 <uxr_next_input_reliable_buffer_available>
 80143d2:	4603      	mov	r3, r0
 80143d4:	a914      	add	r1, sp, #80	; 0x50
 80143d6:	4620      	mov	r0, r4
 80143d8:	2b00      	cmp	r3, #0
 80143da:	d1ea      	bne.n	80143b2 <wait_session_status+0x11e>
 80143dc:	4632      	mov	r2, r6
 80143de:	9904      	ldr	r1, [sp, #16]
 80143e0:	4620      	mov	r0, r4
 80143e2:	f7ff fa5b 	bl	801389c <write_submessage_acknack.isra.0>
 80143e6:	e76f      	b.n	80142c8 <wait_session_status+0x34>
 80143e8:	4631      	mov	r1, r6
 80143ea:	f104 0008 	add.w	r0, r4, #8
 80143ee:	f001 f823 	bl	8015438 <uxr_get_input_best_effort_stream>
 80143f2:	2800      	cmp	r0, #0
 80143f4:	f43f af68 	beq.w	80142c8 <wait_session_status+0x34>
 80143f8:	9902      	ldr	r1, [sp, #8]
 80143fa:	f005 fc29 	bl	8019c50 <uxr_receive_best_effort_message>
 80143fe:	2800      	cmp	r0, #0
 8014400:	f43f af62 	beq.w	80142c8 <wait_session_status+0x34>
 8014404:	f88d 702e 	strb.w	r7, [sp, #46]	; 0x2e
 8014408:	a90c      	add	r1, sp, #48	; 0x30
 801440a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801440c:	4620      	mov	r0, r4
 801440e:	f7ff fbc9 	bl	8013ba4 <read_submessage_list>
 8014412:	e759      	b.n	80142c8 <wait_session_status+0x34>
 8014414:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8014416:	e9d3 0400 	ldrd	r0, r4, [r3]
 801441a:	47a0      	blx	r4
 801441c:	2001      	movs	r0, #1
 801441e:	b01d      	add	sp, #116	; 0x74
 8014420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014424:	f88d 702e 	strb.w	r7, [sp, #46]	; 0x2e
 8014428:	a90c      	add	r1, sp, #48	; 0x30
 801442a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801442c:	4620      	mov	r0, r4
 801442e:	f7ff fbb9 	bl	8013ba4 <read_submessage_list>
 8014432:	e7bc      	b.n	80143ae <wait_session_status+0x11a>

08014434 <uxr_delete_session_retries>:
 8014434:	b530      	push	{r4, r5, lr}
 8014436:	b08f      	sub	sp, #60	; 0x3c
 8014438:	4604      	mov	r4, r0
 801443a:	460d      	mov	r5, r1
 801443c:	f000 fa34 	bl	80148a8 <uxr_session_header_offset>
 8014440:	2300      	movs	r3, #0
 8014442:	2210      	movs	r2, #16
 8014444:	a902      	add	r1, sp, #8
 8014446:	9000      	str	r0, [sp, #0]
 8014448:	a806      	add	r0, sp, #24
 801444a:	f7fa fabf 	bl	800e9cc <ucdr_init_buffer_origin_offset>
 801444e:	a906      	add	r1, sp, #24
 8014450:	4620      	mov	r0, r4
 8014452:	f000 f979 	bl	8014748 <uxr_buffer_delete_session>
 8014456:	2200      	movs	r2, #0
 8014458:	9b06      	ldr	r3, [sp, #24]
 801445a:	4620      	mov	r0, r4
 801445c:	4611      	mov	r1, r2
 801445e:	f000 f9cf 	bl	8014800 <uxr_stamp_session_header>
 8014462:	a806      	add	r0, sp, #24
 8014464:	f7fa faf2 	bl	800ea4c <ucdr_buffer_length>
 8014468:	462b      	mov	r3, r5
 801446a:	4602      	mov	r2, r0
 801446c:	a902      	add	r1, sp, #8
 801446e:	4620      	mov	r0, r4
 8014470:	f7ff ff10 	bl	8014294 <wait_session_status>
 8014474:	b118      	cbz	r0, 801447e <uxr_delete_session_retries+0x4a>
 8014476:	7960      	ldrb	r0, [r4, #5]
 8014478:	fab0 f080 	clz	r0, r0
 801447c:	0940      	lsrs	r0, r0, #5
 801447e:	b00f      	add	sp, #60	; 0x3c
 8014480:	bd30      	pop	{r4, r5, pc}
 8014482:	bf00      	nop

08014484 <uxr_create_session>:
 8014484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014488:	f100 0b08 	add.w	fp, r0, #8
 801448c:	4604      	mov	r4, r0
 801448e:	b0ab      	sub	sp, #172	; 0xac
 8014490:	4658      	mov	r0, fp
 8014492:	465e      	mov	r6, fp
 8014494:	f000 ff22 	bl	80152dc <uxr_reset_stream_storage>
 8014498:	4620      	mov	r0, r4
 801449a:	f000 fa05 	bl	80148a8 <uxr_session_header_offset>
 801449e:	2300      	movs	r3, #0
 80144a0:	221c      	movs	r2, #28
 80144a2:	a90b      	add	r1, sp, #44	; 0x2c
 80144a4:	9000      	str	r0, [sp, #0]
 80144a6:	a812      	add	r0, sp, #72	; 0x48
 80144a8:	f7fa fa90 	bl	800e9cc <ucdr_init_buffer_origin_offset>
 80144ac:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80144ae:	a912      	add	r1, sp, #72	; 0x48
 80144b0:	4620      	mov	r0, r4
 80144b2:	8a1a      	ldrh	r2, [r3, #16]
 80144b4:	3a04      	subs	r2, #4
 80144b6:	b292      	uxth	r2, r2
 80144b8:	f000 f91c 	bl	80146f4 <uxr_buffer_create_session>
 80144bc:	9912      	ldr	r1, [sp, #72]	; 0x48
 80144be:	4620      	mov	r0, r4
 80144c0:	f000 f98a 	bl	80147d8 <uxr_stamp_create_session_header>
 80144c4:	a812      	add	r0, sp, #72	; 0x48
 80144c6:	f7fa fac1 	bl	800ea4c <ucdr_buffer_length>
 80144ca:	23ff      	movs	r3, #255	; 0xff
 80144cc:	4681      	mov	r9, r0
 80144ce:	7163      	strb	r3, [r4, #5]
 80144d0:	230a      	movs	r3, #10
 80144d2:	9303      	str	r3, [sp, #12]
 80144d4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80144d6:	464a      	mov	r2, r9
 80144d8:	a90b      	add	r1, sp, #44	; 0x2c
 80144da:	e9d3 0500 	ldrd	r0, r5, [r3]
 80144de:	47a8      	blx	r5
 80144e0:	f001 f81c 	bl	801551c <uxr_millis>
 80144e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80144e8:	4605      	mov	r5, r0
 80144ea:	e009      	b.n	8014500 <uxr_create_session+0x7c>
 80144ec:	f001 f816 	bl	801551c <uxr_millis>
 80144f0:	1b40      	subs	r0, r0, r5
 80144f2:	7962      	ldrb	r2, [r4, #5]
 80144f4:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 80144f8:	2b00      	cmp	r3, #0
 80144fa:	dd38      	ble.n	801456e <uxr_create_session+0xea>
 80144fc:	2aff      	cmp	r2, #255	; 0xff
 80144fe:	d13c      	bne.n	801457a <uxr_create_session+0xf6>
 8014500:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8014502:	a907      	add	r1, sp, #28
 8014504:	6897      	ldr	r7, [r2, #8]
 8014506:	6810      	ldr	r0, [r2, #0]
 8014508:	aa08      	add	r2, sp, #32
 801450a:	47b8      	blx	r7
 801450c:	2800      	cmp	r0, #0
 801450e:	d0ed      	beq.n	80144ec <uxr_create_session+0x68>
 8014510:	a81a      	add	r0, sp, #104	; 0x68
 8014512:	2700      	movs	r7, #0
 8014514:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8014518:	f7fa fa6a 	bl	800e9f0 <ucdr_init_buffer>
 801451c:	f10d 031a 	add.w	r3, sp, #26
 8014520:	aa06      	add	r2, sp, #24
 8014522:	a91a      	add	r1, sp, #104	; 0x68
 8014524:	4620      	mov	r0, r4
 8014526:	f88d 7018 	strb.w	r7, [sp, #24]
 801452a:	f000 f97d 	bl	8014828 <uxr_read_session_header>
 801452e:	2800      	cmp	r0, #0
 8014530:	d0dc      	beq.n	80144ec <uxr_create_session+0x68>
 8014532:	4639      	mov	r1, r7
 8014534:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8014538:	f000 fe9a 	bl	8015270 <uxr_stream_id_from_raw>
 801453c:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8014540:	f8bd b01a 	ldrh.w	fp, [sp, #26]
 8014544:	f3c0 2807 	ubfx	r8, r0, #8, #8
 8014548:	2f01      	cmp	r7, #1
 801454a:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
 801454e:	d053      	beq.n	80145f8 <uxr_create_session+0x174>
 8014550:	2f02      	cmp	r7, #2
 8014552:	d018      	beq.n	8014586 <uxr_create_session+0x102>
 8014554:	2f00      	cmp	r7, #0
 8014556:	d1c9      	bne.n	80144ec <uxr_create_session+0x68>
 8014558:	4639      	mov	r1, r7
 801455a:	4638      	mov	r0, r7
 801455c:	f000 fe88 	bl	8015270 <uxr_stream_id_from_raw>
 8014560:	a91a      	add	r1, sp, #104	; 0x68
 8014562:	4602      	mov	r2, r0
 8014564:	900a      	str	r0, [sp, #40]	; 0x28
 8014566:	4620      	mov	r0, r4
 8014568:	f7ff fb1c 	bl	8013ba4 <read_submessage_list>
 801456c:	e7be      	b.n	80144ec <uxr_create_session+0x68>
 801456e:	9b03      	ldr	r3, [sp, #12]
 8014570:	3b01      	subs	r3, #1
 8014572:	9303      	str	r3, [sp, #12]
 8014574:	d001      	beq.n	801457a <uxr_create_session+0xf6>
 8014576:	2aff      	cmp	r2, #255	; 0xff
 8014578:	d0ac      	beq.n	80144d4 <uxr_create_session+0x50>
 801457a:	2a00      	cmp	r2, #0
 801457c:	d051      	beq.n	8014622 <uxr_create_session+0x19e>
 801457e:	2000      	movs	r0, #0
 8014580:	b02b      	add	sp, #172	; 0xac
 8014582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014586:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 801458a:	4641      	mov	r1, r8
 801458c:	4630      	mov	r0, r6
 801458e:	9304      	str	r3, [sp, #16]
 8014590:	f000 ff5c 	bl	801544c <uxr_get_input_reliable_stream>
 8014594:	4682      	mov	sl, r0
 8014596:	b348      	cbz	r0, 80145ec <uxr_create_session+0x168>
 8014598:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801459a:	a81a      	add	r0, sp, #104	; 0x68
 801459c:	9205      	str	r2, [sp, #20]
 801459e:	f7fa fa59 	bl	800ea54 <ucdr_buffer_remaining>
 80145a2:	4603      	mov	r3, r0
 80145a4:	f10d 0019 	add.w	r0, sp, #25
 80145a8:	9a05      	ldr	r2, [sp, #20]
 80145aa:	4659      	mov	r1, fp
 80145ac:	9000      	str	r0, [sp, #0]
 80145ae:	4650      	mov	r0, sl
 80145b0:	f005 fbd8 	bl	8019d64 <uxr_receive_reliable_message>
 80145b4:	b1d0      	cbz	r0, 80145ec <uxr_create_session+0x168>
 80145b6:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80145ba:	2b00      	cmp	r3, #0
 80145bc:	d038      	beq.n	8014630 <uxr_create_session+0x1ac>
 80145be:	9f04      	ldr	r7, [sp, #16]
 80145c0:	e00a      	b.n	80145d8 <uxr_create_session+0x154>
 80145c2:	f04f 0302 	mov.w	r3, #2
 80145c6:	f88d 7028 	strb.w	r7, [sp, #40]	; 0x28
 80145ca:	f88d 8029 	strb.w	r8, [sp, #41]	; 0x29
 80145ce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80145d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80145d4:	f7ff fae6 	bl	8013ba4 <read_submessage_list>
 80145d8:	a922      	add	r1, sp, #136	; 0x88
 80145da:	2204      	movs	r2, #4
 80145dc:	4650      	mov	r0, sl
 80145de:	f005 fc43 	bl	8019e68 <uxr_next_input_reliable_buffer_available>
 80145e2:	4603      	mov	r3, r0
 80145e4:	a922      	add	r1, sp, #136	; 0x88
 80145e6:	4620      	mov	r0, r4
 80145e8:	2b00      	cmp	r3, #0
 80145ea:	d1ea      	bne.n	80145c2 <uxr_create_session+0x13e>
 80145ec:	4642      	mov	r2, r8
 80145ee:	9904      	ldr	r1, [sp, #16]
 80145f0:	4620      	mov	r0, r4
 80145f2:	f7ff f953 	bl	801389c <write_submessage_acknack.isra.0>
 80145f6:	e779      	b.n	80144ec <uxr_create_session+0x68>
 80145f8:	4641      	mov	r1, r8
 80145fa:	4630      	mov	r0, r6
 80145fc:	f000 ff1c 	bl	8015438 <uxr_get_input_best_effort_stream>
 8014600:	2800      	cmp	r0, #0
 8014602:	f43f af73 	beq.w	80144ec <uxr_create_session+0x68>
 8014606:	4659      	mov	r1, fp
 8014608:	f005 fb22 	bl	8019c50 <uxr_receive_best_effort_message>
 801460c:	2800      	cmp	r0, #0
 801460e:	f43f af6d 	beq.w	80144ec <uxr_create_session+0x68>
 8014612:	f88d 702a 	strb.w	r7, [sp, #42]	; 0x2a
 8014616:	a91a      	add	r1, sp, #104	; 0x68
 8014618:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801461a:	4620      	mov	r0, r4
 801461c:	f7ff fac2 	bl	8013ba4 <read_submessage_list>
 8014620:	e764      	b.n	80144ec <uxr_create_session+0x68>
 8014622:	4630      	mov	r0, r6
 8014624:	f000 fe5a 	bl	80152dc <uxr_reset_stream_storage>
 8014628:	2001      	movs	r0, #1
 801462a:	b02b      	add	sp, #172	; 0xac
 801462c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014630:	f88d 702a 	strb.w	r7, [sp, #42]	; 0x2a
 8014634:	a91a      	add	r1, sp, #104	; 0x68
 8014636:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014638:	4620      	mov	r0, r4
 801463a:	f7ff fab3 	bl	8013ba4 <read_submessage_list>
 801463e:	e7be      	b.n	80145be <uxr_create_session+0x13a>

08014640 <uxr_prepare_stream_to_write_submessage>:
 8014640:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014644:	b082      	sub	sp, #8
 8014646:	4604      	mov	r4, r0
 8014648:	4610      	mov	r0, r2
 801464a:	4615      	mov	r5, r2
 801464c:	461e      	mov	r6, r3
 801464e:	f3c1 2a07 	ubfx	sl, r1, #8, #8
 8014652:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 8014656:	f105 0904 	add.w	r9, r5, #4
 801465a:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 801465e:	9101      	str	r1, [sp, #4]
 8014660:	f000 ff56 	bl	8015510 <uxr_submessage_padding>
 8014664:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8014668:	4481      	add	r9, r0
 801466a:	2b01      	cmp	r3, #1
 801466c:	d01d      	beq.n	80146aa <uxr_prepare_stream_to_write_submessage+0x6a>
 801466e:	2b02      	cmp	r3, #2
 8014670:	d116      	bne.n	80146a0 <uxr_prepare_stream_to_write_submessage+0x60>
 8014672:	f104 0008 	add.w	r0, r4, #8
 8014676:	4651      	mov	r1, sl
 8014678:	f000 fed2 	bl	8015420 <uxr_get_output_reliable_stream>
 801467c:	4604      	mov	r4, r0
 801467e:	b158      	cbz	r0, 8014698 <uxr_prepare_stream_to_write_submessage+0x58>
 8014680:	4649      	mov	r1, r9
 8014682:	4632      	mov	r2, r6
 8014684:	f005 fdb6 	bl	801a1f4 <uxr_prepare_reliable_buffer_to_write>
 8014688:	4604      	mov	r4, r0
 801468a:	b12c      	cbz	r4, 8014698 <uxr_prepare_stream_to_write_submessage+0x58>
 801468c:	4643      	mov	r3, r8
 801468e:	b2aa      	uxth	r2, r5
 8014690:	4639      	mov	r1, r7
 8014692:	4630      	mov	r0, r6
 8014694:	f000 fefc 	bl	8015490 <uxr_buffer_submessage_header>
 8014698:	4620      	mov	r0, r4
 801469a:	b002      	add	sp, #8
 801469c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80146a0:	2400      	movs	r4, #0
 80146a2:	4620      	mov	r0, r4
 80146a4:	b002      	add	sp, #8
 80146a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80146aa:	f104 0008 	add.w	r0, r4, #8
 80146ae:	4651      	mov	r1, sl
 80146b0:	f000 feae 	bl	8015410 <uxr_get_output_best_effort_stream>
 80146b4:	4604      	mov	r4, r0
 80146b6:	2800      	cmp	r0, #0
 80146b8:	d0ee      	beq.n	8014698 <uxr_prepare_stream_to_write_submessage+0x58>
 80146ba:	4649      	mov	r1, r9
 80146bc:	4632      	mov	r2, r6
 80146be:	f005 fcc3 	bl	801a048 <uxr_prepare_best_effort_buffer_to_write>
 80146c2:	4604      	mov	r4, r0
 80146c4:	e7e1      	b.n	801468a <uxr_prepare_stream_to_write_submessage+0x4a>
 80146c6:	bf00      	nop

080146c8 <uxr_init_session_info>:
 80146c8:	ea4f 6c12 	mov.w	ip, r2, lsr #24
 80146cc:	23ff      	movs	r3, #255	; 0xff
 80146ce:	7102      	strb	r2, [r0, #4]
 80146d0:	f880 c001 	strb.w	ip, [r0, #1]
 80146d4:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 80146d8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80146dc:	7001      	strb	r1, [r0, #0]
 80146de:	f880 c002 	strb.w	ip, [r0, #2]
 80146e2:	7143      	strb	r3, [r0, #5]
 80146e4:	70c2      	strb	r2, [r0, #3]
 80146e6:	b500      	push	{lr}
 80146e8:	f04f 0e09 	mov.w	lr, #9
 80146ec:	f8a0 e006 	strh.w	lr, [r0, #6]
 80146f0:	f85d fb04 	ldr.w	pc, [sp], #4

080146f4 <uxr_buffer_create_session>:
 80146f4:	b530      	push	{r4, r5, lr}
 80146f6:	2300      	movs	r3, #0
 80146f8:	b089      	sub	sp, #36	; 0x24
 80146fa:	4d12      	ldr	r5, [pc, #72]	; (8014744 <uxr_buffer_create_session+0x50>)
 80146fc:	460c      	mov	r4, r1
 80146fe:	9307      	str	r3, [sp, #28]
 8014700:	4619      	mov	r1, r3
 8014702:	f8ad 201c 	strh.w	r2, [sp, #28]
 8014706:	2201      	movs	r2, #1
 8014708:	9301      	str	r3, [sp, #4]
 801470a:	80c2      	strh	r2, [r0, #6]
 801470c:	f88d 2004 	strb.w	r2, [sp, #4]
 8014710:	682a      	ldr	r2, [r5, #0]
 8014712:	9303      	str	r3, [sp, #12]
 8014714:	9200      	str	r2, [sp, #0]
 8014716:	88aa      	ldrh	r2, [r5, #4]
 8014718:	9306      	str	r3, [sp, #24]
 801471a:	f8ad 2006 	strh.w	r2, [sp, #6]
 801471e:	f8d0 2001 	ldr.w	r2, [r0, #1]
 8014722:	9202      	str	r2, [sp, #8]
 8014724:	7802      	ldrb	r2, [r0, #0]
 8014726:	4620      	mov	r0, r4
 8014728:	f88d 200c 	strb.w	r2, [sp, #12]
 801472c:	2210      	movs	r2, #16
 801472e:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8014732:	f000 fead 	bl	8015490 <uxr_buffer_submessage_header>
 8014736:	4669      	mov	r1, sp
 8014738:	4620      	mov	r0, r4
 801473a:	f001 ff1f 	bl	801657c <uxr_serialize_CREATE_CLIENT_Payload>
 801473e:	b009      	add	sp, #36	; 0x24
 8014740:	bd30      	pop	{r4, r5, pc}
 8014742:	bf00      	nop
 8014744:	0801c730 	.word	0x0801c730

08014748 <uxr_buffer_delete_session>:
 8014748:	4a0c      	ldr	r2, [pc, #48]	; (801477c <uxr_buffer_delete_session+0x34>)
 801474a:	2302      	movs	r3, #2
 801474c:	f44f 7c00 	mov.w	ip, #512	; 0x200
 8014750:	b510      	push	{r4, lr}
 8014752:	460c      	mov	r4, r1
 8014754:	b082      	sub	sp, #8
 8014756:	8911      	ldrh	r1, [r2, #8]
 8014758:	2204      	movs	r2, #4
 801475a:	80c3      	strh	r3, [r0, #6]
 801475c:	2300      	movs	r3, #0
 801475e:	f8ad 1006 	strh.w	r1, [sp, #6]
 8014762:	4620      	mov	r0, r4
 8014764:	2103      	movs	r1, #3
 8014766:	f8ad c004 	strh.w	ip, [sp, #4]
 801476a:	f000 fe91 	bl	8015490 <uxr_buffer_submessage_header>
 801476e:	a901      	add	r1, sp, #4
 8014770:	4620      	mov	r0, r4
 8014772:	f001 ffab 	bl	80166cc <uxr_serialize_DELETE_Payload>
 8014776:	b002      	add	sp, #8
 8014778:	bd10      	pop	{r4, pc}
 801477a:	bf00      	nop
 801477c:	0801c730 	.word	0x0801c730

08014780 <uxr_read_create_session_status>:
 8014780:	b510      	push	{r4, lr}
 8014782:	460b      	mov	r3, r1
 8014784:	b088      	sub	sp, #32
 8014786:	4604      	mov	r4, r0
 8014788:	a901      	add	r1, sp, #4
 801478a:	4618      	mov	r0, r3
 801478c:	f001 ffae 	bl	80166ec <uxr_deserialize_STATUS_AGENT_Payload>
 8014790:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8014794:	7163      	strb	r3, [r4, #5]
 8014796:	b008      	add	sp, #32
 8014798:	bd10      	pop	{r4, pc}
 801479a:	bf00      	nop

0801479c <uxr_read_delete_session_status>:
 801479c:	b510      	push	{r4, lr}
 801479e:	b084      	sub	sp, #16
 80147a0:	4604      	mov	r4, r0
 80147a2:	4608      	mov	r0, r1
 80147a4:	a902      	add	r1, sp, #8
 80147a6:	f001 ffd1 	bl	801674c <uxr_deserialize_STATUS_Payload>
 80147aa:	88e3      	ldrh	r3, [r4, #6]
 80147ac:	2b02      	cmp	r3, #2
 80147ae:	d001      	beq.n	80147b4 <uxr_read_delete_session_status+0x18>
 80147b0:	b004      	add	sp, #16
 80147b2:	bd10      	pop	{r4, pc}
 80147b4:	f10d 000a 	add.w	r0, sp, #10
 80147b8:	f7fe fec6 	bl	8013548 <uxr_object_id_from_raw>
 80147bc:	f89d 2008 	ldrb.w	r2, [sp, #8]
 80147c0:	f89d 3009 	ldrb.w	r3, [sp, #9]
 80147c4:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80147c8:	b29b      	uxth	r3, r3
 80147ca:	2b02      	cmp	r3, #2
 80147cc:	d1f0      	bne.n	80147b0 <uxr_read_delete_session_status+0x14>
 80147ce:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80147d2:	7163      	strb	r3, [r4, #5]
 80147d4:	e7ec      	b.n	80147b0 <uxr_read_delete_session_status+0x14>
 80147d6:	bf00      	nop

080147d8 <uxr_stamp_create_session_header>:
 80147d8:	b510      	push	{r4, lr}
 80147da:	2208      	movs	r2, #8
 80147dc:	b08a      	sub	sp, #40	; 0x28
 80147de:	4604      	mov	r4, r0
 80147e0:	eb0d 0002 	add.w	r0, sp, r2
 80147e4:	f7fa f904 	bl	800e9f0 <ucdr_init_buffer>
 80147e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80147ec:	2300      	movs	r3, #0
 80147ee:	a802      	add	r0, sp, #8
 80147f0:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80147f4:	9400      	str	r4, [sp, #0]
 80147f6:	461a      	mov	r2, r3
 80147f8:	f001 f846 	bl	8015888 <uxr_serialize_message_header>
 80147fc:	b00a      	add	sp, #40	; 0x28
 80147fe:	bd10      	pop	{r4, pc}

08014800 <uxr_stamp_session_header>:
 8014800:	b530      	push	{r4, r5, lr}
 8014802:	b08d      	sub	sp, #52	; 0x34
 8014804:	4604      	mov	r4, r0
 8014806:	460d      	mov	r5, r1
 8014808:	4619      	mov	r1, r3
 801480a:	a804      	add	r0, sp, #16
 801480c:	9203      	str	r2, [sp, #12]
 801480e:	2208      	movs	r2, #8
 8014810:	f7fa f8ee 	bl	800e9f0 <ucdr_init_buffer>
 8014814:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014818:	9b03      	ldr	r3, [sp, #12]
 801481a:	462a      	mov	r2, r5
 801481c:	a804      	add	r0, sp, #16
 801481e:	9400      	str	r4, [sp, #0]
 8014820:	f001 f832 	bl	8015888 <uxr_serialize_message_header>
 8014824:	b00d      	add	sp, #52	; 0x34
 8014826:	bd30      	pop	{r4, r5, pc}

08014828 <uxr_read_session_header>:
 8014828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801482c:	4607      	mov	r7, r0
 801482e:	b084      	sub	sp, #16
 8014830:	4608      	mov	r0, r1
 8014832:	460c      	mov	r4, r1
 8014834:	4615      	mov	r5, r2
 8014836:	461e      	mov	r6, r3
 8014838:	f7fa f90c 	bl	800ea54 <ucdr_buffer_remaining>
 801483c:	2808      	cmp	r0, #8
 801483e:	d803      	bhi.n	8014848 <uxr_read_session_header+0x20>
 8014840:	2000      	movs	r0, #0
 8014842:	b004      	add	sp, #16
 8014844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014848:	f10d 080c 	add.w	r8, sp, #12
 801484c:	4633      	mov	r3, r6
 801484e:	462a      	mov	r2, r5
 8014850:	4620      	mov	r0, r4
 8014852:	f10d 010b 	add.w	r1, sp, #11
 8014856:	f8cd 8000 	str.w	r8, [sp]
 801485a:	f001 f833 	bl	80158c4 <uxr_deserialize_message_header>
 801485e:	783a      	ldrb	r2, [r7, #0]
 8014860:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8014864:	4293      	cmp	r3, r2
 8014866:	d1eb      	bne.n	8014840 <uxr_read_session_header+0x18>
 8014868:	061b      	lsls	r3, r3, #24
 801486a:	d41b      	bmi.n	80148a4 <uxr_read_session_header+0x7c>
 801486c:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8014870:	787b      	ldrb	r3, [r7, #1]
 8014872:	429a      	cmp	r2, r3
 8014874:	d003      	beq.n	801487e <uxr_read_session_header+0x56>
 8014876:	2001      	movs	r0, #1
 8014878:	f080 0001 	eor.w	r0, r0, #1
 801487c:	e7e1      	b.n	8014842 <uxr_read_session_header+0x1a>
 801487e:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8014882:	1cb8      	adds	r0, r7, #2
 8014884:	78bb      	ldrb	r3, [r7, #2]
 8014886:	429a      	cmp	r2, r3
 8014888:	d1f5      	bne.n	8014876 <uxr_read_session_header+0x4e>
 801488a:	f89d 200e 	ldrb.w	r2, [sp, #14]
 801488e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8014892:	429a      	cmp	r2, r3
 8014894:	d1ef      	bne.n	8014876 <uxr_read_session_header+0x4e>
 8014896:	f89d 200f 	ldrb.w	r2, [sp, #15]
 801489a:	7843      	ldrb	r3, [r0, #1]
 801489c:	429a      	cmp	r2, r3
 801489e:	d1ea      	bne.n	8014876 <uxr_read_session_header+0x4e>
 80148a0:	2000      	movs	r0, #0
 80148a2:	e7e9      	b.n	8014878 <uxr_read_session_header+0x50>
 80148a4:	2001      	movs	r0, #1
 80148a6:	e7cc      	b.n	8014842 <uxr_read_session_header+0x1a>

080148a8 <uxr_session_header_offset>:
 80148a8:	f990 3000 	ldrsb.w	r3, [r0]
 80148ac:	2b00      	cmp	r3, #0
 80148ae:	bfac      	ite	ge
 80148b0:	2008      	movge	r0, #8
 80148b2:	2004      	movlt	r0, #4
 80148b4:	4770      	bx	lr
 80148b6:	bf00      	nop

080148b8 <uxr_init_base_object_request>:
 80148b8:	b510      	push	{r4, lr}
 80148ba:	b082      	sub	sp, #8
 80148bc:	f64f 74f4 	movw	r4, #65524	; 0xfff4
 80148c0:	9101      	str	r1, [sp, #4]
 80148c2:	88c3      	ldrh	r3, [r0, #6]
 80148c4:	f1a3 010a 	sub.w	r1, r3, #10
 80148c8:	b289      	uxth	r1, r1
 80148ca:	42a1      	cmp	r1, r4
 80148cc:	d80f      	bhi.n	80148ee <uxr_init_base_object_request+0x36>
 80148ce:	3301      	adds	r3, #1
 80148d0:	b29c      	uxth	r4, r3
 80148d2:	f3c3 2c07 	ubfx	ip, r3, #8, #8
 80148d6:	b2db      	uxtb	r3, r3
 80148d8:	80c4      	strh	r4, [r0, #6]
 80148da:	1c91      	adds	r1, r2, #2
 80148dc:	9801      	ldr	r0, [sp, #4]
 80148de:	f882 c000 	strb.w	ip, [r2]
 80148e2:	7053      	strb	r3, [r2, #1]
 80148e4:	f7fe fe44 	bl	8013570 <uxr_object_id_to_raw>
 80148e8:	4620      	mov	r0, r4
 80148ea:	b002      	add	sp, #8
 80148ec:	bd10      	pop	{r4, pc}
 80148ee:	230a      	movs	r3, #10
 80148f0:	f04f 0c00 	mov.w	ip, #0
 80148f4:	461c      	mov	r4, r3
 80148f6:	e7ef      	b.n	80148d8 <uxr_init_base_object_request+0x20>

080148f8 <uxr_parse_base_object_request>:
 80148f8:	b570      	push	{r4, r5, r6, lr}
 80148fa:	4604      	mov	r4, r0
 80148fc:	3002      	adds	r0, #2
 80148fe:	460d      	mov	r5, r1
 8014900:	4616      	mov	r6, r2
 8014902:	f7fe fe21 	bl	8013548 <uxr_object_id_from_raw>
 8014906:	f3c0 430f 	ubfx	r3, r0, #16, #16
 801490a:	8028      	strh	r0, [r5, #0]
 801490c:	806b      	strh	r3, [r5, #2]
 801490e:	7822      	ldrb	r2, [r4, #0]
 8014910:	7863      	ldrb	r3, [r4, #1]
 8014912:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8014916:	8033      	strh	r3, [r6, #0]
 8014918:	bd70      	pop	{r4, r5, r6, pc}
 801491a:	bf00      	nop

0801491c <uxr_init_framing_io>:
 801491c:	2300      	movs	r3, #0
 801491e:	7041      	strb	r1, [r0, #1]
 8014920:	7003      	strb	r3, [r0, #0]
 8014922:	8583      	strh	r3, [r0, #44]	; 0x2c
 8014924:	4770      	bx	lr
 8014926:	bf00      	nop

08014928 <uxr_write_framed_msg>:
 8014928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801492c:	4617      	mov	r7, r2
 801492e:	7842      	ldrb	r2, [r0, #1]
 8014930:	460e      	mov	r6, r1
 8014932:	b083      	sub	sp, #12
 8014934:	f1a2 017d 	sub.w	r1, r2, #125	; 0x7d
 8014938:	469b      	mov	fp, r3
 801493a:	237e      	movs	r3, #126	; 0x7e
 801493c:	4604      	mov	r4, r0
 801493e:	2901      	cmp	r1, #1
 8014940:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8014944:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 8014948:	f89d 0034 	ldrb.w	r0, [sp, #52]	; 0x34
 801494c:	f240 8115 	bls.w	8014b7a <uxr_write_framed_msg+0x252>
 8014950:	f1a0 017d 	sub.w	r1, r0, #125	; 0x7d
 8014954:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
 8014958:	2202      	movs	r2, #2
 801495a:	2901      	cmp	r1, #1
 801495c:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8014960:	d952      	bls.n	8014a08 <uxr_write_framed_msg+0xe0>
 8014962:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014964:	2103      	movs	r1, #3
 8014966:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
 801496a:	b2dd      	uxtb	r5, r3
 801496c:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8014970:	f1a5 027d 	sub.w	r2, r5, #125	; 0x7d
 8014974:	2a01      	cmp	r2, #1
 8014976:	d95c      	bls.n	8014a32 <uxr_write_framed_msg+0x10a>
 8014978:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801497a:	1862      	adds	r2, r4, r1
 801497c:	3101      	adds	r1, #1
 801497e:	f3c3 2007 	ubfx	r0, r3, #8, #8
 8014982:	f882 5038 	strb.w	r5, [r2, #56]	; 0x38
 8014986:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 801498a:	f1a0 027d 	sub.w	r2, r0, #125	; 0x7d
 801498e:	2a01      	cmp	r2, #1
 8014990:	d961      	bls.n	8014a56 <uxr_write_framed_msg+0x12e>
 8014992:	1c4a      	adds	r2, r1, #1
 8014994:	4421      	add	r1, r4
 8014996:	b2d2      	uxtb	r2, r2
 8014998:	f881 0038 	strb.w	r0, [r1, #56]	; 0x38
 801499c:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 80149a0:	2b00      	cmp	r3, #0
 80149a2:	d06a      	beq.n	8014a7a <uxr_write_framed_msg+0x152>
 80149a4:	f04f 0800 	mov.w	r8, #0
 80149a8:	46c1      	mov	r9, r8
 80149aa:	e016      	b.n	80149da <uxr_write_framed_msg+0xb2>
 80149ac:	2a29      	cmp	r2, #41	; 0x29
 80149ae:	d868      	bhi.n	8014a82 <uxr_write_framed_msg+0x15a>
 80149b0:	18a0      	adds	r0, r4, r2
 80149b2:	3201      	adds	r2, #1
 80149b4:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
 80149b8:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 80149bc:	ea88 0101 	eor.w	r1, r8, r1
 80149c0:	4b7d      	ldr	r3, [pc, #500]	; (8014bb8 <uxr_write_framed_msg+0x290>)
 80149c2:	f109 0901 	add.w	r9, r9, #1
 80149c6:	b2c9      	uxtb	r1, r1
 80149c8:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 80149cc:	ea82 2818 	eor.w	r8, r2, r8, lsr #8
 80149d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80149d2:	454b      	cmp	r3, r9
 80149d4:	d969      	bls.n	8014aaa <uxr_write_framed_msg+0x182>
 80149d6:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 80149da:	f81b 1009 	ldrb.w	r1, [fp, r9]
 80149de:	f1a1 007d 	sub.w	r0, r1, #125	; 0x7d
 80149e2:	2801      	cmp	r0, #1
 80149e4:	d8e2      	bhi.n	80149ac <uxr_write_framed_msg+0x84>
 80149e6:	1c50      	adds	r0, r2, #1
 80149e8:	b2c0      	uxtb	r0, r0
 80149ea:	2829      	cmp	r0, #41	; 0x29
 80149ec:	d849      	bhi.n	8014a82 <uxr_write_framed_msg+0x15a>
 80149ee:	18a0      	adds	r0, r4, r2
 80149f0:	f04f 037d 	mov.w	r3, #125	; 0x7d
 80149f4:	3202      	adds	r2, #2
 80149f6:	f081 0520 	eor.w	r5, r1, #32
 80149fa:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 80149fe:	f880 5039 	strb.w	r5, [r0, #57]	; 0x39
 8014a02:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8014a06:	e7d9      	b.n	80149bc <uxr_write_framed_msg+0x94>
 8014a08:	2104      	movs	r1, #4
 8014a0a:	f04f 0c03 	mov.w	ip, #3
 8014a0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014a10:	4422      	add	r2, r4
 8014a12:	f04f 0e7d 	mov.w	lr, #125	; 0x7d
 8014a16:	44a4      	add	ip, r4
 8014a18:	b2dd      	uxtb	r5, r3
 8014a1a:	f080 0020 	eor.w	r0, r0, #32
 8014a1e:	f882 e038 	strb.w	lr, [r2, #56]	; 0x38
 8014a22:	f1a5 027d 	sub.w	r2, r5, #125	; 0x7d
 8014a26:	f88c 0038 	strb.w	r0, [ip, #56]	; 0x38
 8014a2a:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8014a2e:	2a01      	cmp	r2, #1
 8014a30:	d8a2      	bhi.n	8014978 <uxr_write_framed_msg+0x50>
 8014a32:	1862      	adds	r2, r4, r1
 8014a34:	207d      	movs	r0, #125	; 0x7d
 8014a36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014a38:	f085 0520 	eor.w	r5, r5, #32
 8014a3c:	f882 0038 	strb.w	r0, [r2, #56]	; 0x38
 8014a40:	3102      	adds	r1, #2
 8014a42:	f3c3 2007 	ubfx	r0, r3, #8, #8
 8014a46:	f882 5039 	strb.w	r5, [r2, #57]	; 0x39
 8014a4a:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8014a4e:	f1a0 027d 	sub.w	r2, r0, #125	; 0x7d
 8014a52:	2a01      	cmp	r2, #1
 8014a54:	d89d      	bhi.n	8014992 <uxr_write_framed_msg+0x6a>
 8014a56:	1c4d      	adds	r5, r1, #1
 8014a58:	1c8a      	adds	r2, r1, #2
 8014a5a:	f080 0020 	eor.w	r0, r0, #32
 8014a5e:	4421      	add	r1, r4
 8014a60:	fa54 f585 	uxtab	r5, r4, r5
 8014a64:	b2d2      	uxtb	r2, r2
 8014a66:	f04f 0c7d 	mov.w	ip, #125	; 0x7d
 8014a6a:	f881 c038 	strb.w	ip, [r1, #56]	; 0x38
 8014a6e:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
 8014a72:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8014a76:	2b00      	cmp	r3, #0
 8014a78:	d194      	bne.n	80149a4 <uxr_write_framed_msg+0x7c>
 8014a7a:	4619      	mov	r1, r3
 8014a7c:	f8ad 3004 	strh.w	r3, [sp, #4]
 8014a80:	e019      	b.n	8014ab6 <uxr_write_framed_msg+0x18e>
 8014a82:	2500      	movs	r5, #0
 8014a84:	e000      	b.n	8014a88 <uxr_write_framed_msg+0x160>
 8014a86:	b160      	cbz	r0, 8014aa2 <uxr_write_framed_msg+0x17a>
 8014a88:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8014a8c:	1b52      	subs	r2, r2, r5
 8014a8e:	4653      	mov	r3, sl
 8014a90:	4638      	mov	r0, r7
 8014a92:	4421      	add	r1, r4
 8014a94:	47b0      	blx	r6
 8014a96:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8014a9a:	4405      	add	r5, r0
 8014a9c:	4295      	cmp	r5, r2
 8014a9e:	d3f2      	bcc.n	8014a86 <uxr_write_framed_msg+0x15e>
 8014aa0:	d066      	beq.n	8014b70 <uxr_write_framed_msg+0x248>
 8014aa2:	2000      	movs	r0, #0
 8014aa4:	b003      	add	sp, #12
 8014aa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014aaa:	fa5f f188 	uxtb.w	r1, r8
 8014aae:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8014ab2:	f8ad 8004 	strh.w	r8, [sp, #4]
 8014ab6:	f04f 0900 	mov.w	r9, #0
 8014aba:	f04f 0b7d 	mov.w	fp, #125	; 0x7d
 8014abe:	46c8      	mov	r8, r9
 8014ac0:	e013      	b.n	8014aea <uxr_write_framed_msg+0x1c2>
 8014ac2:	2a29      	cmp	r2, #41	; 0x29
 8014ac4:	d824      	bhi.n	8014b10 <uxr_write_framed_msg+0x1e8>
 8014ac6:	18a3      	adds	r3, r4, r2
 8014ac8:	3201      	adds	r2, #1
 8014aca:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
 8014ace:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8014ad2:	f109 0901 	add.w	r9, r9, #1
 8014ad6:	f1b9 0f02 	cmp.w	r9, #2
 8014ada:	d02d      	beq.n	8014b38 <uxr_write_framed_msg+0x210>
 8014adc:	f109 0308 	add.w	r3, r9, #8
 8014ae0:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8014ae4:	446b      	add	r3, sp
 8014ae6:	f813 1c04 	ldrb.w	r1, [r3, #-4]
 8014aea:	f1a1 037d 	sub.w	r3, r1, #125	; 0x7d
 8014aee:	2b01      	cmp	r3, #1
 8014af0:	d8e7      	bhi.n	8014ac2 <uxr_write_framed_msg+0x19a>
 8014af2:	1c53      	adds	r3, r2, #1
 8014af4:	b2db      	uxtb	r3, r3
 8014af6:	2b29      	cmp	r3, #41	; 0x29
 8014af8:	d80a      	bhi.n	8014b10 <uxr_write_framed_msg+0x1e8>
 8014afa:	18a3      	adds	r3, r4, r2
 8014afc:	f081 0120 	eor.w	r1, r1, #32
 8014b00:	3202      	adds	r2, #2
 8014b02:	f883 1039 	strb.w	r1, [r3, #57]	; 0x39
 8014b06:	f883 b038 	strb.w	fp, [r3, #56]	; 0x38
 8014b0a:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8014b0e:	e7e0      	b.n	8014ad2 <uxr_write_framed_msg+0x1aa>
 8014b10:	2500      	movs	r5, #0
 8014b12:	e001      	b.n	8014b18 <uxr_write_framed_msg+0x1f0>
 8014b14:	2800      	cmp	r0, #0
 8014b16:	d0c4      	beq.n	8014aa2 <uxr_write_framed_msg+0x17a>
 8014b18:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8014b1c:	1b52      	subs	r2, r2, r5
 8014b1e:	4653      	mov	r3, sl
 8014b20:	4638      	mov	r0, r7
 8014b22:	4421      	add	r1, r4
 8014b24:	47b0      	blx	r6
 8014b26:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8014b2a:	4405      	add	r5, r0
 8014b2c:	4295      	cmp	r5, r2
 8014b2e:	d3f1      	bcc.n	8014b14 <uxr_write_framed_msg+0x1ec>
 8014b30:	d1b7      	bne.n	8014aa2 <uxr_write_framed_msg+0x17a>
 8014b32:	f884 8062 	strb.w	r8, [r4, #98]	; 0x62
 8014b36:	e7d1      	b.n	8014adc <uxr_write_framed_msg+0x1b4>
 8014b38:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8014b3c:	b19a      	cbz	r2, 8014b66 <uxr_write_framed_msg+0x23e>
 8014b3e:	2500      	movs	r5, #0
 8014b40:	e001      	b.n	8014b46 <uxr_write_framed_msg+0x21e>
 8014b42:	2800      	cmp	r0, #0
 8014b44:	d0ad      	beq.n	8014aa2 <uxr_write_framed_msg+0x17a>
 8014b46:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8014b4a:	1b52      	subs	r2, r2, r5
 8014b4c:	4653      	mov	r3, sl
 8014b4e:	4638      	mov	r0, r7
 8014b50:	4421      	add	r1, r4
 8014b52:	47b0      	blx	r6
 8014b54:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8014b58:	4405      	add	r5, r0
 8014b5a:	4295      	cmp	r5, r2
 8014b5c:	d3f1      	bcc.n	8014b42 <uxr_write_framed_msg+0x21a>
 8014b5e:	d1a0      	bne.n	8014aa2 <uxr_write_framed_msg+0x17a>
 8014b60:	2300      	movs	r3, #0
 8014b62:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8014b66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014b68:	b298      	uxth	r0, r3
 8014b6a:	b003      	add	sp, #12
 8014b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b70:	f04f 0300 	mov.w	r3, #0
 8014b74:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8014b78:	e72a      	b.n	80149d0 <uxr_write_framed_msg+0xa8>
 8014b7a:	217d      	movs	r1, #125	; 0x7d
 8014b7c:	f082 0220 	eor.w	r2, r2, #32
 8014b80:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
 8014b84:	f1a0 017d 	sub.w	r1, r0, #125	; 0x7d
 8014b88:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
 8014b8c:	2203      	movs	r2, #3
 8014b8e:	2901      	cmp	r1, #1
 8014b90:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8014b94:	d803      	bhi.n	8014b9e <uxr_write_framed_msg+0x276>
 8014b96:	2105      	movs	r1, #5
 8014b98:	f04f 0c04 	mov.w	ip, #4
 8014b9c:	e737      	b.n	8014a0e <uxr_write_framed_msg+0xe6>
 8014b9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014ba0:	2104      	movs	r1, #4
 8014ba2:	f884 003b 	strb.w	r0, [r4, #59]	; 0x3b
 8014ba6:	b2dd      	uxtb	r5, r3
 8014ba8:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8014bac:	f1a5 027d 	sub.w	r2, r5, #125	; 0x7d
 8014bb0:	2a01      	cmp	r2, #1
 8014bb2:	f63f aee1 	bhi.w	8014978 <uxr_write_framed_msg+0x50>
 8014bb6:	e73c      	b.n	8014a32 <uxr_write_framed_msg+0x10a>
 8014bb8:	0801d52c 	.word	0x0801d52c

08014bbc <uxr_framing_read_transport>:
 8014bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014bc0:	4604      	mov	r4, r0
 8014bc2:	b085      	sub	sp, #20
 8014bc4:	4692      	mov	sl, r2
 8014bc6:	4689      	mov	r9, r1
 8014bc8:	461d      	mov	r5, r3
 8014bca:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8014bcc:	f000 fca6 	bl	801551c <uxr_millis>
 8014bd0:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 8014bd4:	f894 702d 	ldrb.w	r7, [r4, #45]	; 0x2d
 8014bd8:	4680      	mov	r8, r0
 8014bda:	42ba      	cmp	r2, r7
 8014bdc:	d05f      	beq.n	8014c9e <uxr_framing_read_transport+0xe2>
 8014bde:	d817      	bhi.n	8014c10 <uxr_framing_read_transport+0x54>
 8014be0:	3f01      	subs	r7, #1
 8014be2:	1aba      	subs	r2, r7, r2
 8014be4:	2700      	movs	r7, #0
 8014be6:	b2d2      	uxtb	r2, r2
 8014be8:	42b2      	cmp	r2, r6
 8014bea:	d81a      	bhi.n	8014c22 <uxr_framing_read_transport+0x66>
 8014bec:	19d3      	adds	r3, r2, r7
 8014bee:	42b3      	cmp	r3, r6
 8014bf0:	d852      	bhi.n	8014c98 <uxr_framing_read_transport+0xdc>
 8014bf2:	b9d2      	cbnz	r2, 8014c2a <uxr_framing_read_transport+0x6e>
 8014bf4:	2600      	movs	r6, #0
 8014bf6:	f000 fc91 	bl	801551c <uxr_millis>
 8014bfa:	682b      	ldr	r3, [r5, #0]
 8014bfc:	eba0 0008 	sub.w	r0, r0, r8
 8014c00:	1a1b      	subs	r3, r3, r0
 8014c02:	4630      	mov	r0, r6
 8014c04:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014c08:	602b      	str	r3, [r5, #0]
 8014c0a:	b005      	add	sp, #20
 8014c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c10:	2f00      	cmp	r7, #0
 8014c12:	d060      	beq.n	8014cd6 <uxr_framing_read_transport+0x11a>
 8014c14:	f1c2 022a 	rsb	r2, r2, #42	; 0x2a
 8014c18:	3f01      	subs	r7, #1
 8014c1a:	b2d2      	uxtb	r2, r2
 8014c1c:	b2ff      	uxtb	r7, r7
 8014c1e:	42b2      	cmp	r2, r6
 8014c20:	d9e4      	bls.n	8014bec <uxr_framing_read_transport+0x30>
 8014c22:	b2f2      	uxtb	r2, r6
 8014c24:	2700      	movs	r7, #0
 8014c26:	2a00      	cmp	r2, #0
 8014c28:	d0e4      	beq.n	8014bf4 <uxr_framing_read_transport+0x38>
 8014c2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014c2c:	4650      	mov	r0, sl
 8014c2e:	9203      	str	r2, [sp, #12]
 8014c30:	9300      	str	r3, [sp, #0]
 8014c32:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8014c36:	682b      	ldr	r3, [r5, #0]
 8014c38:	3102      	adds	r1, #2
 8014c3a:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 8014ce0 <uxr_framing_read_transport+0x124>
 8014c3e:	4421      	add	r1, r4
 8014c40:	47c8      	blx	r9
 8014c42:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8014c46:	4606      	mov	r6, r0
 8014c48:	4403      	add	r3, r0
 8014c4a:	0859      	lsrs	r1, r3, #1
 8014c4c:	fbab 2101 	umull	r2, r1, fp, r1
 8014c50:	222a      	movs	r2, #42	; 0x2a
 8014c52:	0889      	lsrs	r1, r1, #2
 8014c54:	fb02 3111 	mls	r1, r2, r1, r3
 8014c58:	f884 102c 	strb.w	r1, [r4, #44]	; 0x2c
 8014c5c:	2800      	cmp	r0, #0
 8014c5e:	d0c9      	beq.n	8014bf4 <uxr_framing_read_transport+0x38>
 8014c60:	9a03      	ldr	r2, [sp, #12]
 8014c62:	4290      	cmp	r0, r2
 8014c64:	d1c7      	bne.n	8014bf6 <uxr_framing_read_transport+0x3a>
 8014c66:	2f00      	cmp	r7, #0
 8014c68:	d0c5      	beq.n	8014bf6 <uxr_framing_read_transport+0x3a>
 8014c6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014c6c:	3102      	adds	r1, #2
 8014c6e:	463a      	mov	r2, r7
 8014c70:	4650      	mov	r0, sl
 8014c72:	4421      	add	r1, r4
 8014c74:	9300      	str	r3, [sp, #0]
 8014c76:	2300      	movs	r3, #0
 8014c78:	47c8      	blx	r9
 8014c7a:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 8014c7e:	4406      	add	r6, r0
 8014c80:	1813      	adds	r3, r2, r0
 8014c82:	085a      	lsrs	r2, r3, #1
 8014c84:	fbab 1b02 	umull	r1, fp, fp, r2
 8014c88:	222a      	movs	r2, #42	; 0x2a
 8014c8a:	ea4f 0b9b 	mov.w	fp, fp, lsr #2
 8014c8e:	fb02 331b 	mls	r3, r2, fp, r3
 8014c92:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 8014c96:	e7ae      	b.n	8014bf6 <uxr_framing_read_transport+0x3a>
 8014c98:	1ab6      	subs	r6, r6, r2
 8014c9a:	b2f7      	uxtb	r7, r6
 8014c9c:	e7a9      	b.n	8014bf2 <uxr_framing_read_transport+0x36>
 8014c9e:	2300      	movs	r3, #0
 8014ca0:	2e28      	cmp	r6, #40	; 0x28
 8014ca2:	85a3      	strh	r3, [r4, #44]	; 0x2c
 8014ca4:	d9bd      	bls.n	8014c22 <uxr_framing_read_transport+0x66>
 8014ca6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014ca8:	2229      	movs	r2, #41	; 0x29
 8014caa:	1ca1      	adds	r1, r4, #2
 8014cac:	4650      	mov	r0, sl
 8014cae:	9300      	str	r3, [sp, #0]
 8014cb0:	682b      	ldr	r3, [r5, #0]
 8014cb2:	47c8      	blx	r9
 8014cb4:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8014cb8:	4606      	mov	r6, r0
 8014cba:	212a      	movs	r1, #42	; 0x2a
 8014cbc:	4403      	add	r3, r0
 8014cbe:	4808      	ldr	r0, [pc, #32]	; (8014ce0 <uxr_framing_read_transport+0x124>)
 8014cc0:	085a      	lsrs	r2, r3, #1
 8014cc2:	fba0 0202 	umull	r0, r2, r0, r2
 8014cc6:	0892      	lsrs	r2, r2, #2
 8014cc8:	fb01 3312 	mls	r3, r1, r2, r3
 8014ccc:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 8014cd0:	2e00      	cmp	r6, #0
 8014cd2:	d08f      	beq.n	8014bf4 <uxr_framing_read_transport+0x38>
 8014cd4:	e78f      	b.n	8014bf6 <uxr_framing_read_transport+0x3a>
 8014cd6:	f1c2 0229 	rsb	r2, r2, #41	; 0x29
 8014cda:	b2d2      	uxtb	r2, r2
 8014cdc:	e784      	b.n	8014be8 <uxr_framing_read_transport+0x2c>
 8014cde:	bf00      	nop
 8014ce0:	30c30c31 	.word	0x30c30c31

08014ce4 <uxr_read_framed_msg>:
 8014ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ce8:	461e      	mov	r6, r3
 8014cea:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
 8014cee:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 8014cf2:	b083      	sub	sp, #12
 8014cf4:	4604      	mov	r4, r0
 8014cf6:	4688      	mov	r8, r1
 8014cf8:	429d      	cmp	r5, r3
 8014cfa:	4691      	mov	r9, r2
 8014cfc:	f000 818c 	beq.w	8015018 <uxr_read_framed_msg+0x334>
 8014d00:	7823      	ldrb	r3, [r4, #0]
 8014d02:	4dc3      	ldr	r5, [pc, #780]	; (8015010 <uxr_read_framed_msg+0x32c>)
 8014d04:	4fc3      	ldr	r7, [pc, #780]	; (8015014 <uxr_read_framed_msg+0x330>)
 8014d06:	2b07      	cmp	r3, #7
 8014d08:	d8fd      	bhi.n	8014d06 <uxr_read_framed_msg+0x22>
 8014d0a:	e8df f013 	tbh	[pc, r3, lsl #1]
 8014d0e:	011c      	.short	0x011c
 8014d10:	00d900fb 	.word	0x00d900fb
 8014d14:	008f00ba 	.word	0x008f00ba
 8014d18:	00320051 	.word	0x00320051
 8014d1c:	0008      	.short	0x0008
 8014d1e:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8014d22:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8014d26:	4299      	cmp	r1, r3
 8014d28:	f000 814d 	beq.w	8014fc6 <uxr_read_framed_msg+0x2e2>
 8014d2c:	18e2      	adds	r2, r4, r3
 8014d2e:	7892      	ldrb	r2, [r2, #2]
 8014d30:	2a7d      	cmp	r2, #125	; 0x7d
 8014d32:	f000 81b8 	beq.w	80150a6 <uxr_read_framed_msg+0x3c2>
 8014d36:	3301      	adds	r3, #1
 8014d38:	212a      	movs	r1, #42	; 0x2a
 8014d3a:	2a7e      	cmp	r2, #126	; 0x7e
 8014d3c:	ea4f 0053 	mov.w	r0, r3, lsr #1
 8014d40:	fba5 c000 	umull	ip, r0, r5, r0
 8014d44:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8014d48:	fb01 3310 	mls	r3, r1, r0, r3
 8014d4c:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8014d50:	f000 8257 	beq.w	8015202 <uxr_read_framed_msg+0x51e>
 8014d54:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
 8014d56:	2000      	movs	r0, #0
 8014d58:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
 8014d5a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8014d5e:	7020      	strb	r0, [r4, #0]
 8014d60:	b29b      	uxth	r3, r3
 8014d62:	4299      	cmp	r1, r3
 8014d64:	86a3      	strh	r3, [r4, #52]	; 0x34
 8014d66:	f000 8178 	beq.w	801505a <uxr_read_framed_msg+0x376>
 8014d6a:	2000      	movs	r0, #0
 8014d6c:	b003      	add	sp, #12
 8014d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d72:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8014d76:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8014d7a:	4298      	cmp	r0, r3
 8014d7c:	f000 8132 	beq.w	8014fe4 <uxr_read_framed_msg+0x300>
 8014d80:	18e2      	adds	r2, r4, r3
 8014d82:	7891      	ldrb	r1, [r2, #2]
 8014d84:	297d      	cmp	r1, #125	; 0x7d
 8014d86:	f000 8170 	beq.w	801506a <uxr_read_framed_msg+0x386>
 8014d8a:	3301      	adds	r3, #1
 8014d8c:	202a      	movs	r0, #42	; 0x2a
 8014d8e:	297e      	cmp	r1, #126	; 0x7e
 8014d90:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8014d94:	fba5 c202 	umull	ip, r2, r5, r2
 8014d98:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8014d9c:	fb00 3312 	mls	r3, r0, r2, r3
 8014da0:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8014da4:	f000 821d 	beq.w	80151e2 <uxr_read_framed_msg+0x4fe>
 8014da8:	2307      	movs	r3, #7
 8014daa:	86a1      	strh	r1, [r4, #52]	; 0x34
 8014dac:	7023      	strb	r3, [r4, #0]
 8014dae:	e7aa      	b.n	8014d06 <uxr_read_framed_msg+0x22>
 8014db0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8014db2:	f8b4 e030 	ldrh.w	lr, [r4, #48]	; 0x30
 8014db6:	459e      	cmp	lr, r3
 8014db8:	d827      	bhi.n	8014e0a <uxr_read_framed_msg+0x126>
 8014dba:	e032      	b.n	8014e22 <uxr_read_framed_msg+0x13e>
 8014dbc:	fba5 b101 	umull	fp, r1, r5, r1
 8014dc0:	f89c c002 	ldrb.w	ip, [ip, #2]
 8014dc4:	f04f 0b2a 	mov.w	fp, #42	; 0x2a
 8014dc8:	0889      	lsrs	r1, r1, #2
 8014dca:	f1bc 0f7d 	cmp.w	ip, #125	; 0x7d
 8014dce:	fb0b 0111 	mls	r1, fp, r1, r0
 8014dd2:	f000 80d4 	beq.w	8014f7e <uxr_read_framed_msg+0x29a>
 8014dd6:	f1bc 0f7e 	cmp.w	ip, #126	; 0x7e
 8014dda:	f884 102d 	strb.w	r1, [r4, #45]	; 0x2d
 8014dde:	f000 80cb 	beq.w	8014f78 <uxr_read_framed_msg+0x294>
 8014de2:	f806 c003 	strb.w	ip, [r6, r3]
 8014de6:	8ee0      	ldrh	r0, [r4, #54]	; 0x36
 8014de8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8014dea:	ea80 010c 	eor.w	r1, r0, ip
 8014dee:	f8b4 e030 	ldrh.w	lr, [r4, #48]	; 0x30
 8014df2:	3301      	adds	r3, #1
 8014df4:	b2c9      	uxtb	r1, r1
 8014df6:	b29b      	uxth	r3, r3
 8014df8:	f837 2011 	ldrh.w	r2, [r7, r1, lsl #1]
 8014dfc:	4573      	cmp	r3, lr
 8014dfe:	8663      	strh	r3, [r4, #50]	; 0x32
 8014e00:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8014e04:	86e2      	strh	r2, [r4, #54]	; 0x36
 8014e06:	f080 811d 	bcs.w	8015044 <uxr_read_framed_msg+0x360>
 8014e0a:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8014e0e:	f894 a02c 	ldrb.w	sl, [r4, #44]	; 0x2c
 8014e12:	1c50      	adds	r0, r2, #1
 8014e14:	eb04 0c02 	add.w	ip, r4, r2
 8014e18:	4592      	cmp	sl, r2
 8014e1a:	ea4f 0150 	mov.w	r1, r0, lsr #1
 8014e1e:	d1cd      	bne.n	8014dbc <uxr_read_framed_msg+0xd8>
 8014e20:	459e      	cmp	lr, r3
 8014e22:	f040 8114 	bne.w	801504e <uxr_read_framed_msg+0x36a>
 8014e26:	2306      	movs	r3, #6
 8014e28:	7023      	strb	r3, [r4, #0]
 8014e2a:	e76c      	b.n	8014d06 <uxr_read_framed_msg+0x22>
 8014e2c:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8014e30:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8014e34:	4298      	cmp	r0, r3
 8014e36:	f000 80c6 	beq.w	8014fc6 <uxr_read_framed_msg+0x2e2>
 8014e3a:	18e2      	adds	r2, r4, r3
 8014e3c:	7891      	ldrb	r1, [r2, #2]
 8014e3e:	297d      	cmp	r1, #125	; 0x7d
 8014e40:	f000 8193 	beq.w	801516a <uxr_read_framed_msg+0x486>
 8014e44:	3301      	adds	r3, #1
 8014e46:	202a      	movs	r0, #42	; 0x2a
 8014e48:	297e      	cmp	r1, #126	; 0x7e
 8014e4a:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8014e4e:	fba5 c202 	umull	ip, r2, r5, r2
 8014e52:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8014e56:	fb00 3312 	mls	r3, r0, r2, r3
 8014e5a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8014e5e:	f000 81d0 	beq.w	8015202 <uxr_read_framed_msg+0x51e>
 8014e62:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8014e64:	2000      	movs	r0, #0
 8014e66:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8014e6a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8014e6c:	8660      	strh	r0, [r4, #50]	; 0x32
 8014e6e:	b29b      	uxth	r3, r3
 8014e70:	86e0      	strh	r0, [r4, #54]	; 0x36
 8014e72:	428b      	cmp	r3, r1
 8014e74:	8623      	strh	r3, [r4, #48]	; 0x30
 8014e76:	f240 80e2 	bls.w	801503e <uxr_read_framed_msg+0x35a>
 8014e7a:	7020      	strb	r0, [r4, #0]
 8014e7c:	b003      	add	sp, #12
 8014e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e82:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8014e86:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8014e8a:	4298      	cmp	r0, r3
 8014e8c:	f000 80aa 	beq.w	8014fe4 <uxr_read_framed_msg+0x300>
 8014e90:	18e2      	adds	r2, r4, r3
 8014e92:	7891      	ldrb	r1, [r2, #2]
 8014e94:	297d      	cmp	r1, #125	; 0x7d
 8014e96:	f000 8186 	beq.w	80151a6 <uxr_read_framed_msg+0x4c2>
 8014e9a:	3301      	adds	r3, #1
 8014e9c:	202a      	movs	r0, #42	; 0x2a
 8014e9e:	297e      	cmp	r1, #126	; 0x7e
 8014ea0:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8014ea4:	fba5 c202 	umull	ip, r2, r5, r2
 8014ea8:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8014eac:	fb00 3312 	mls	r3, r0, r2, r3
 8014eb0:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8014eb4:	f000 8195 	beq.w	80151e2 <uxr_read_framed_msg+0x4fe>
 8014eb8:	2304      	movs	r3, #4
 8014eba:	8621      	strh	r1, [r4, #48]	; 0x30
 8014ebc:	7023      	strb	r3, [r4, #0]
 8014ebe:	e722      	b.n	8014d06 <uxr_read_framed_msg+0x22>
 8014ec0:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8014ec4:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8014ec8:	4290      	cmp	r0, r2
 8014eca:	f000 80b4 	beq.w	8015036 <uxr_read_framed_msg+0x352>
 8014ece:	18a3      	adds	r3, r4, r2
 8014ed0:	7899      	ldrb	r1, [r3, #2]
 8014ed2:	297d      	cmp	r1, #125	; 0x7d
 8014ed4:	f000 8107 	beq.w	80150e6 <uxr_read_framed_msg+0x402>
 8014ed8:	3201      	adds	r2, #1
 8014eda:	232a      	movs	r3, #42	; 0x2a
 8014edc:	297e      	cmp	r1, #126	; 0x7e
 8014ede:	ea4f 0052 	mov.w	r0, r2, lsr #1
 8014ee2:	fba5 c000 	umull	ip, r0, r5, r0
 8014ee6:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8014eea:	fb03 2210 	mls	r2, r3, r0, r2
 8014eee:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8014ef2:	f000 818a 	beq.w	801520a <uxr_read_framed_msg+0x526>
 8014ef6:	7863      	ldrb	r3, [r4, #1]
 8014ef8:	428b      	cmp	r3, r1
 8014efa:	bf0c      	ite	eq
 8014efc:	2303      	moveq	r3, #3
 8014efe:	2300      	movne	r3, #0
 8014f00:	7023      	strb	r3, [r4, #0]
 8014f02:	e700      	b.n	8014d06 <uxr_read_framed_msg+0x22>
 8014f04:	2300      	movs	r3, #0
 8014f06:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8014f0a:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
 8014f0e:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8014f12:	4299      	cmp	r1, r3
 8014f14:	d06a      	beq.n	8014fec <uxr_read_framed_msg+0x308>
 8014f16:	18e2      	adds	r2, r4, r3
 8014f18:	7890      	ldrb	r0, [r2, #2]
 8014f1a:	287d      	cmp	r0, #125	; 0x7d
 8014f1c:	f000 8100 	beq.w	8015120 <uxr_read_framed_msg+0x43c>
 8014f20:	3301      	adds	r3, #1
 8014f22:	212a      	movs	r1, #42	; 0x2a
 8014f24:	287e      	cmp	r0, #126	; 0x7e
 8014f26:	f884 002e 	strb.w	r0, [r4, #46]	; 0x2e
 8014f2a:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8014f2e:	fba5 c202 	umull	ip, r2, r5, r2
 8014f32:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8014f36:	fb01 3312 	mls	r3, r1, r2, r3
 8014f3a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8014f3e:	d055      	beq.n	8014fec <uxr_read_framed_msg+0x308>
 8014f40:	2302      	movs	r3, #2
 8014f42:	7023      	strb	r3, [r4, #0]
 8014f44:	e6df      	b.n	8014d06 <uxr_read_framed_msg+0x22>
 8014f46:	f894 c02c 	ldrb.w	ip, [r4, #44]	; 0x2c
 8014f4a:	f04f 0e2a 	mov.w	lr, #42	; 0x2a
 8014f4e:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8014f52:	1c5a      	adds	r2, r3, #1
 8014f54:	459c      	cmp	ip, r3
 8014f56:	eb04 0103 	add.w	r1, r4, r3
 8014f5a:	ea4f 0352 	mov.w	r3, r2, lsr #1
 8014f5e:	f43f af04 	beq.w	8014d6a <uxr_read_framed_msg+0x86>
 8014f62:	fba5 0303 	umull	r0, r3, r5, r3
 8014f66:	7889      	ldrb	r1, [r1, #2]
 8014f68:	089b      	lsrs	r3, r3, #2
 8014f6a:	297e      	cmp	r1, #126	; 0x7e
 8014f6c:	fb0e 2313 	mls	r3, lr, r3, r2
 8014f70:	b2db      	uxtb	r3, r3
 8014f72:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8014f76:	d1ec      	bne.n	8014f52 <uxr_read_framed_msg+0x26e>
 8014f78:	2301      	movs	r3, #1
 8014f7a:	7023      	strb	r3, [r4, #0]
 8014f7c:	e6c3      	b.n	8014d06 <uxr_read_framed_msg+0x22>
 8014f7e:	1c50      	adds	r0, r2, #1
 8014f80:	f04f 0b2a 	mov.w	fp, #42	; 0x2a
 8014f84:	3202      	adds	r2, #2
 8014f86:	0841      	lsrs	r1, r0, #1
 8014f88:	fba5 c101 	umull	ip, r1, r5, r1
 8014f8c:	0889      	lsrs	r1, r1, #2
 8014f8e:	fb0b 0111 	mls	r1, fp, r1, r0
 8014f92:	1860      	adds	r0, r4, r1
 8014f94:	b2c9      	uxtb	r1, r1
 8014f96:	458a      	cmp	sl, r1
 8014f98:	f43f af42 	beq.w	8014e20 <uxr_read_framed_msg+0x13c>
 8014f9c:	0851      	lsrs	r1, r2, #1
 8014f9e:	7880      	ldrb	r0, [r0, #2]
 8014fa0:	fba5 a101 	umull	sl, r1, r5, r1
 8014fa4:	287e      	cmp	r0, #126	; 0x7e
 8014fa6:	f080 0c20 	eor.w	ip, r0, #32
 8014faa:	ea4f 0191 	mov.w	r1, r1, lsr #2
 8014fae:	fb0b 2211 	mls	r2, fp, r1, r2
 8014fb2:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8014fb6:	f47f af14 	bne.w	8014de2 <uxr_read_framed_msg+0xfe>
 8014fba:	459e      	cmp	lr, r3
 8014fbc:	f43f af33 	beq.w	8014e26 <uxr_read_framed_msg+0x142>
 8014fc0:	2301      	movs	r3, #1
 8014fc2:	7023      	strb	r3, [r4, #0]
 8014fc4:	e69f      	b.n	8014d06 <uxr_read_framed_msg+0x22>
 8014fc6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014fc8:	9300      	str	r3, [sp, #0]
 8014fca:	2301      	movs	r3, #1
 8014fcc:	9301      	str	r3, [sp, #4]
 8014fce:	464a      	mov	r2, r9
 8014fd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014fd2:	4641      	mov	r1, r8
 8014fd4:	4620      	mov	r0, r4
 8014fd6:	f7ff fdf1 	bl	8014bbc <uxr_framing_read_transport>
 8014fda:	2800      	cmp	r0, #0
 8014fdc:	f43f aec5 	beq.w	8014d6a <uxr_read_framed_msg+0x86>
 8014fe0:	7823      	ldrb	r3, [r4, #0]
 8014fe2:	e690      	b.n	8014d06 <uxr_read_framed_msg+0x22>
 8014fe4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014fe6:	9300      	str	r3, [sp, #0]
 8014fe8:	2302      	movs	r3, #2
 8014fea:	e7ef      	b.n	8014fcc <uxr_read_framed_msg+0x2e8>
 8014fec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014fee:	464a      	mov	r2, r9
 8014ff0:	4641      	mov	r1, r8
 8014ff2:	4620      	mov	r0, r4
 8014ff4:	9300      	str	r3, [sp, #0]
 8014ff6:	2304      	movs	r3, #4
 8014ff8:	9301      	str	r3, [sp, #4]
 8014ffa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014ffc:	f7ff fdde 	bl	8014bbc <uxr_framing_read_transport>
 8015000:	2800      	cmp	r0, #0
 8015002:	d1ed      	bne.n	8014fe0 <uxr_read_framed_msg+0x2fc>
 8015004:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 8015008:	2b7e      	cmp	r3, #126	; 0x7e
 801500a:	d0e9      	beq.n	8014fe0 <uxr_read_framed_msg+0x2fc>
 801500c:	e6ad      	b.n	8014d6a <uxr_read_framed_msg+0x86>
 801500e:	bf00      	nop
 8015010:	30c30c31 	.word	0x30c30c31
 8015014:	0801d52c 	.word	0x0801d52c
 8015018:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801501a:	9300      	str	r3, [sp, #0]
 801501c:	2305      	movs	r3, #5
 801501e:	9301      	str	r3, [sp, #4]
 8015020:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015022:	f7ff fdcb 	bl	8014bbc <uxr_framing_read_transport>
 8015026:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 801502a:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 801502e:	429a      	cmp	r2, r3
 8015030:	f43f ae9b 	beq.w	8014d6a <uxr_read_framed_msg+0x86>
 8015034:	e664      	b.n	8014d00 <uxr_read_framed_msg+0x1c>
 8015036:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015038:	9300      	str	r3, [sp, #0]
 801503a:	2303      	movs	r3, #3
 801503c:	e7c6      	b.n	8014fcc <uxr_read_framed_msg+0x2e8>
 801503e:	2305      	movs	r3, #5
 8015040:	7023      	strb	r3, [r4, #0]
 8015042:	e660      	b.n	8014d06 <uxr_read_framed_msg+0x22>
 8015044:	f43f aeef 	beq.w	8014e26 <uxr_read_framed_msg+0x142>
 8015048:	f1bc 0f7e 	cmp.w	ip, #126	; 0x7e
 801504c:	d094      	beq.n	8014f78 <uxr_read_framed_msg+0x294>
 801504e:	ebae 0303 	sub.w	r3, lr, r3
 8015052:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015054:	3302      	adds	r3, #2
 8015056:	9200      	str	r2, [sp, #0]
 8015058:	e7b8      	b.n	8014fcc <uxr_read_framed_msg+0x2e8>
 801505a:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 801505e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015060:	7013      	strb	r3, [r2, #0]
 8015062:	8e20      	ldrh	r0, [r4, #48]	; 0x30
 8015064:	b003      	add	sp, #12
 8015066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801506a:	1c59      	adds	r1, r3, #1
 801506c:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 8015070:	084a      	lsrs	r2, r1, #1
 8015072:	fba5 e202 	umull	lr, r2, r5, r2
 8015076:	0892      	lsrs	r2, r2, #2
 8015078:	fb0c 1212 	mls	r2, ip, r2, r1
 801507c:	b2d1      	uxtb	r1, r2
 801507e:	4288      	cmp	r0, r1
 8015080:	d0b0      	beq.n	8014fe4 <uxr_read_framed_msg+0x300>
 8015082:	3302      	adds	r3, #2
 8015084:	4422      	add	r2, r4
 8015086:	7891      	ldrb	r1, [r2, #2]
 8015088:	085a      	lsrs	r2, r3, #1
 801508a:	fba5 0202 	umull	r0, r2, r5, r2
 801508e:	297e      	cmp	r1, #126	; 0x7e
 8015090:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8015094:	fb0c 3312 	mls	r3, ip, r2, r3
 8015098:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801509c:	f000 80a1 	beq.w	80151e2 <uxr_read_framed_msg+0x4fe>
 80150a0:	f081 0120 	eor.w	r1, r1, #32
 80150a4:	e680      	b.n	8014da8 <uxr_read_framed_msg+0xc4>
 80150a6:	f103 0c01 	add.w	ip, r3, #1
 80150aa:	202a      	movs	r0, #42	; 0x2a
 80150ac:	ea4f 025c 	mov.w	r2, ip, lsr #1
 80150b0:	fba5 e202 	umull	lr, r2, r5, r2
 80150b4:	0892      	lsrs	r2, r2, #2
 80150b6:	fb00 c212 	mls	r2, r0, r2, ip
 80150ba:	fa5f fc82 	uxtb.w	ip, r2
 80150be:	4561      	cmp	r1, ip
 80150c0:	d081      	beq.n	8014fc6 <uxr_read_framed_msg+0x2e2>
 80150c2:	3302      	adds	r3, #2
 80150c4:	4422      	add	r2, r4
 80150c6:	0859      	lsrs	r1, r3, #1
 80150c8:	7892      	ldrb	r2, [r2, #2]
 80150ca:	fba5 c101 	umull	ip, r1, r5, r1
 80150ce:	2a7e      	cmp	r2, #126	; 0x7e
 80150d0:	ea4f 0191 	mov.w	r1, r1, lsr #2
 80150d4:	fb00 3311 	mls	r3, r0, r1, r3
 80150d8:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 80150dc:	f000 8091 	beq.w	8015202 <uxr_read_framed_msg+0x51e>
 80150e0:	f082 0220 	eor.w	r2, r2, #32
 80150e4:	e636      	b.n	8014d54 <uxr_read_framed_msg+0x70>
 80150e6:	1c51      	adds	r1, r2, #1
 80150e8:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 80150ec:	084b      	lsrs	r3, r1, #1
 80150ee:	fba5 e303 	umull	lr, r3, r5, r3
 80150f2:	089b      	lsrs	r3, r3, #2
 80150f4:	fb0c 1313 	mls	r3, ip, r3, r1
 80150f8:	b2d9      	uxtb	r1, r3
 80150fa:	4288      	cmp	r0, r1
 80150fc:	d09b      	beq.n	8015036 <uxr_read_framed_msg+0x352>
 80150fe:	3202      	adds	r2, #2
 8015100:	4423      	add	r3, r4
 8015102:	0850      	lsrs	r0, r2, #1
 8015104:	789b      	ldrb	r3, [r3, #2]
 8015106:	fba5 1000 	umull	r1, r0, r5, r0
 801510a:	2b7e      	cmp	r3, #126	; 0x7e
 801510c:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8015110:	fb0c 2210 	mls	r2, ip, r0, r2
 8015114:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8015118:	d077      	beq.n	801520a <uxr_read_framed_msg+0x526>
 801511a:	f083 0120 	eor.w	r1, r3, #32
 801511e:	e6ea      	b.n	8014ef6 <uxr_read_framed_msg+0x212>
 8015120:	f103 0c01 	add.w	ip, r3, #1
 8015124:	202a      	movs	r0, #42	; 0x2a
 8015126:	ea4f 025c 	mov.w	r2, ip, lsr #1
 801512a:	fba5 e202 	umull	lr, r2, r5, r2
 801512e:	0892      	lsrs	r2, r2, #2
 8015130:	fb00 c212 	mls	r2, r0, r2, ip
 8015134:	fa5f fc82 	uxtb.w	ip, r2
 8015138:	4561      	cmp	r1, ip
 801513a:	f43f af57 	beq.w	8014fec <uxr_read_framed_msg+0x308>
 801513e:	3302      	adds	r3, #2
 8015140:	4422      	add	r2, r4
 8015142:	7891      	ldrb	r1, [r2, #2]
 8015144:	085a      	lsrs	r2, r3, #1
 8015146:	fba5 c202 	umull	ip, r2, r5, r2
 801514a:	297e      	cmp	r1, #126	; 0x7e
 801514c:	f884 102e 	strb.w	r1, [r4, #46]	; 0x2e
 8015150:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8015154:	fb00 3312 	mls	r3, r0, r2, r3
 8015158:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801515c:	f43f af46 	beq.w	8014fec <uxr_read_framed_msg+0x308>
 8015160:	f081 0120 	eor.w	r1, r1, #32
 8015164:	f884 102e 	strb.w	r1, [r4, #46]	; 0x2e
 8015168:	e6ea      	b.n	8014f40 <uxr_read_framed_msg+0x25c>
 801516a:	1c59      	adds	r1, r3, #1
 801516c:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 8015170:	084a      	lsrs	r2, r1, #1
 8015172:	fba5 e202 	umull	lr, r2, r5, r2
 8015176:	0892      	lsrs	r2, r2, #2
 8015178:	fb0c 1212 	mls	r2, ip, r2, r1
 801517c:	b2d1      	uxtb	r1, r2
 801517e:	4288      	cmp	r0, r1
 8015180:	f43f af21 	beq.w	8014fc6 <uxr_read_framed_msg+0x2e2>
 8015184:	3302      	adds	r3, #2
 8015186:	4422      	add	r2, r4
 8015188:	7891      	ldrb	r1, [r2, #2]
 801518a:	085a      	lsrs	r2, r3, #1
 801518c:	fba5 0202 	umull	r0, r2, r5, r2
 8015190:	297e      	cmp	r1, #126	; 0x7e
 8015192:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8015196:	fb0c 3312 	mls	r3, ip, r2, r3
 801519a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801519e:	d030      	beq.n	8015202 <uxr_read_framed_msg+0x51e>
 80151a0:	f081 0120 	eor.w	r1, r1, #32
 80151a4:	e65d      	b.n	8014e62 <uxr_read_framed_msg+0x17e>
 80151a6:	1c59      	adds	r1, r3, #1
 80151a8:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 80151ac:	084a      	lsrs	r2, r1, #1
 80151ae:	fba5 e202 	umull	lr, r2, r5, r2
 80151b2:	0892      	lsrs	r2, r2, #2
 80151b4:	fb0c 1212 	mls	r2, ip, r2, r1
 80151b8:	b2d1      	uxtb	r1, r2
 80151ba:	4288      	cmp	r0, r1
 80151bc:	f43f af12 	beq.w	8014fe4 <uxr_read_framed_msg+0x300>
 80151c0:	3302      	adds	r3, #2
 80151c2:	4422      	add	r2, r4
 80151c4:	7891      	ldrb	r1, [r2, #2]
 80151c6:	085a      	lsrs	r2, r3, #1
 80151c8:	fba5 0202 	umull	r0, r2, r5, r2
 80151cc:	297e      	cmp	r1, #126	; 0x7e
 80151ce:	ea4f 0292 	mov.w	r2, r2, lsr #2
 80151d2:	fb0c 3312 	mls	r3, ip, r2, r3
 80151d6:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 80151da:	d002      	beq.n	80151e2 <uxr_read_framed_msg+0x4fe>
 80151dc:	f081 0120 	eor.w	r1, r1, #32
 80151e0:	e66a      	b.n	8014eb8 <uxr_read_framed_msg+0x1d4>
 80151e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80151e4:	9300      	str	r3, [sp, #0]
 80151e6:	2302      	movs	r3, #2
 80151e8:	9301      	str	r3, [sp, #4]
 80151ea:	464a      	mov	r2, r9
 80151ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80151ee:	4641      	mov	r1, r8
 80151f0:	4620      	mov	r0, r4
 80151f2:	f7ff fce3 	bl	8014bbc <uxr_framing_read_transport>
 80151f6:	2800      	cmp	r0, #0
 80151f8:	f47f aef2 	bne.w	8014fe0 <uxr_read_framed_msg+0x2fc>
 80151fc:	2301      	movs	r3, #1
 80151fe:	7023      	strb	r3, [r4, #0]
 8015200:	e581      	b.n	8014d06 <uxr_read_framed_msg+0x22>
 8015202:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015204:	9300      	str	r3, [sp, #0]
 8015206:	2301      	movs	r3, #1
 8015208:	e7ee      	b.n	80151e8 <uxr_read_framed_msg+0x504>
 801520a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801520c:	9300      	str	r3, [sp, #0]
 801520e:	2303      	movs	r3, #3
 8015210:	e7ea      	b.n	80151e8 <uxr_read_framed_msg+0x504>
 8015212:	bf00      	nop

08015214 <uxr_stream_id>:
 8015214:	2901      	cmp	r1, #1
 8015216:	4684      	mov	ip, r0
 8015218:	b500      	push	{lr}
 801521a:	b083      	sub	sp, #12
 801521c:	d01f      	beq.n	801525e <uxr_stream_id+0x4a>
 801521e:	2902      	cmp	r1, #2
 8015220:	f04f 0e00 	mov.w	lr, #0
 8015224:	d020      	beq.n	8015268 <uxr_stream_id+0x54>
 8015226:	2300      	movs	r3, #0
 8015228:	2000      	movs	r0, #0
 801522a:	f36e 0307 	bfi	r3, lr, #0, #8
 801522e:	f36c 230f 	bfi	r3, ip, #8, #8
 8015232:	f361 4317 	bfi	r3, r1, #16, #8
 8015236:	f362 631f 	bfi	r3, r2, #24, #8
 801523a:	fa5f fc83 	uxtb.w	ip, r3
 801523e:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8015242:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8015246:	0e1b      	lsrs	r3, r3, #24
 8015248:	f36c 0007 	bfi	r0, ip, #0, #8
 801524c:	f361 200f 	bfi	r0, r1, #8, #8
 8015250:	f362 4017 	bfi	r0, r2, #16, #8
 8015254:	f363 601f 	bfi	r0, r3, #24, #8
 8015258:	b003      	add	sp, #12
 801525a:	f85d fb04 	ldr.w	pc, [sp], #4
 801525e:	f100 0e01 	add.w	lr, r0, #1
 8015262:	fa5f fe8e 	uxtb.w	lr, lr
 8015266:	e7de      	b.n	8015226 <uxr_stream_id+0x12>
 8015268:	f080 0e80 	eor.w	lr, r0, #128	; 0x80
 801526c:	e7db      	b.n	8015226 <uxr_stream_id+0x12>
 801526e:	bf00      	nop

08015270 <uxr_stream_id_from_raw>:
 8015270:	b082      	sub	sp, #8
 8015272:	b130      	cbz	r0, 8015282 <uxr_stream_id_from_raw+0x12>
 8015274:	0603      	lsls	r3, r0, #24
 8015276:	d421      	bmi.n	80152bc <uxr_stream_id_from_raw+0x4c>
 8015278:	1e42      	subs	r2, r0, #1
 801527a:	f04f 0c01 	mov.w	ip, #1
 801527e:	b2d2      	uxtb	r2, r2
 8015280:	e001      	b.n	8015286 <uxr_stream_id_from_raw+0x16>
 8015282:	4684      	mov	ip, r0
 8015284:	4602      	mov	r2, r0
 8015286:	2300      	movs	r3, #0
 8015288:	f360 0307 	bfi	r3, r0, #0, #8
 801528c:	2000      	movs	r0, #0
 801528e:	f362 230f 	bfi	r3, r2, #8, #8
 8015292:	f36c 4317 	bfi	r3, ip, #16, #8
 8015296:	f361 631f 	bfi	r3, r1, #24, #8
 801529a:	fa5f fc83 	uxtb.w	ip, r3
 801529e:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80152a2:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80152a6:	0e1b      	lsrs	r3, r3, #24
 80152a8:	f36c 0007 	bfi	r0, ip, #0, #8
 80152ac:	f361 200f 	bfi	r0, r1, #8, #8
 80152b0:	f362 4017 	bfi	r0, r2, #16, #8
 80152b4:	f363 601f 	bfi	r0, r3, #24, #8
 80152b8:	b002      	add	sp, #8
 80152ba:	4770      	bx	lr
 80152bc:	f080 0280 	eor.w	r2, r0, #128	; 0x80
 80152c0:	f04f 0c02 	mov.w	ip, #2
 80152c4:	e7df      	b.n	8015286 <uxr_stream_id_from_raw+0x16>
 80152c6:	bf00      	nop

080152c8 <uxr_init_stream_storage>:
 80152c8:	2300      	movs	r3, #0
 80152ca:	7403      	strb	r3, [r0, #16]
 80152cc:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80152d0:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 80152d4:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
 80152d8:	4770      	bx	lr
 80152da:	bf00      	nop

080152dc <uxr_reset_stream_storage>:
 80152dc:	b570      	push	{r4, r5, r6, lr}
 80152de:	7c03      	ldrb	r3, [r0, #16]
 80152e0:	4604      	mov	r4, r0
 80152e2:	b14b      	cbz	r3, 80152f8 <uxr_reset_stream_storage+0x1c>
 80152e4:	4606      	mov	r6, r0
 80152e6:	2500      	movs	r5, #0
 80152e8:	4630      	mov	r0, r6
 80152ea:	3501      	adds	r5, #1
 80152ec:	f004 fea6 	bl	801a03c <uxr_reset_output_best_effort_stream>
 80152f0:	7c23      	ldrb	r3, [r4, #16]
 80152f2:	3610      	adds	r6, #16
 80152f4:	42ab      	cmp	r3, r5
 80152f6:	d8f7      	bhi.n	80152e8 <uxr_reset_stream_storage+0xc>
 80152f8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80152fc:	b15b      	cbz	r3, 8015316 <uxr_reset_stream_storage+0x3a>
 80152fe:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8015302:	2500      	movs	r5, #0
 8015304:	4630      	mov	r0, r6
 8015306:	3501      	adds	r5, #1
 8015308:	f004 fc9e 	bl	8019c48 <uxr_reset_input_best_effort_stream>
 801530c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8015310:	3602      	adds	r6, #2
 8015312:	42ab      	cmp	r3, r5
 8015314:	d8f6      	bhi.n	8015304 <uxr_reset_stream_storage+0x28>
 8015316:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 801531a:	b15b      	cbz	r3, 8015334 <uxr_reset_stream_storage+0x58>
 801531c:	f104 0618 	add.w	r6, r4, #24
 8015320:	2500      	movs	r5, #0
 8015322:	4630      	mov	r0, r6
 8015324:	3501      	adds	r5, #1
 8015326:	f004 ff37 	bl	801a198 <uxr_reset_output_reliable_stream>
 801532a:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 801532e:	3628      	adds	r6, #40	; 0x28
 8015330:	42ab      	cmp	r3, r5
 8015332:	d8f6      	bhi.n	8015322 <uxr_reset_stream_storage+0x46>
 8015334:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 8015338:	b15b      	cbz	r3, 8015352 <uxr_reset_stream_storage+0x76>
 801533a:	f104 0648 	add.w	r6, r4, #72	; 0x48
 801533e:	2500      	movs	r5, #0
 8015340:	4630      	mov	r0, r6
 8015342:	3501      	adds	r5, #1
 8015344:	f004 fcec 	bl	8019d20 <uxr_reset_input_reliable_stream>
 8015348:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 801534c:	3618      	adds	r6, #24
 801534e:	42ab      	cmp	r3, r5
 8015350:	d8f6      	bhi.n	8015340 <uxr_reset_stream_storage+0x64>
 8015352:	bd70      	pop	{r4, r5, r6, pc}

08015354 <uxr_add_output_best_effort_buffer>:
 8015354:	b510      	push	{r4, lr}
 8015356:	7c04      	ldrb	r4, [r0, #16]
 8015358:	b082      	sub	sp, #8
 801535a:	f104 0c01 	add.w	ip, r4, #1
 801535e:	f880 c010 	strb.w	ip, [r0, #16]
 8015362:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8015366:	f004 fe5f 	bl	801a028 <uxr_init_output_best_effort_stream>
 801536a:	2201      	movs	r2, #1
 801536c:	4620      	mov	r0, r4
 801536e:	4611      	mov	r1, r2
 8015370:	b002      	add	sp, #8
 8015372:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015376:	f7ff bf4d 	b.w	8015214 <uxr_stream_id>
 801537a:	bf00      	nop

0801537c <uxr_add_output_reliable_buffer>:
 801537c:	b510      	push	{r4, lr}
 801537e:	b084      	sub	sp, #16
 8015380:	4684      	mov	ip, r0
 8015382:	2028      	movs	r0, #40	; 0x28
 8015384:	f89d 4018 	ldrb.w	r4, [sp, #24]
 8015388:	9400      	str	r4, [sp, #0]
 801538a:	f89c 4040 	ldrb.w	r4, [ip, #64]	; 0x40
 801538e:	fb00 c004 	mla	r0, r0, r4, ip
 8015392:	f104 0e01 	add.w	lr, r4, #1
 8015396:	3018      	adds	r0, #24
 8015398:	f88c e040 	strb.w	lr, [ip, #64]	; 0x40
 801539c:	f004 fec4 	bl	801a128 <uxr_init_output_reliable_stream>
 80153a0:	2201      	movs	r2, #1
 80153a2:	2102      	movs	r1, #2
 80153a4:	4620      	mov	r0, r4
 80153a6:	b004      	add	sp, #16
 80153a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80153ac:	f7ff bf32 	b.w	8015214 <uxr_stream_id>

080153b0 <uxr_add_input_best_effort_buffer>:
 80153b0:	b510      	push	{r4, lr}
 80153b2:	f890 4044 	ldrb.w	r4, [r0, #68]	; 0x44
 80153b6:	b082      	sub	sp, #8
 80153b8:	1c62      	adds	r2, r4, #1
 80153ba:	f104 0321 	add.w	r3, r4, #33	; 0x21
 80153be:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
 80153c2:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 80153c6:	f004 fc3b 	bl	8019c40 <uxr_init_input_best_effort_stream>
 80153ca:	2200      	movs	r2, #0
 80153cc:	2101      	movs	r1, #1
 80153ce:	4620      	mov	r0, r4
 80153d0:	b002      	add	sp, #8
 80153d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80153d6:	f7ff bf1d 	b.w	8015214 <uxr_stream_id>
 80153da:	bf00      	nop

080153dc <uxr_add_input_reliable_buffer>:
 80153dc:	b510      	push	{r4, lr}
 80153de:	b084      	sub	sp, #16
 80153e0:	4684      	mov	ip, r0
 80153e2:	2018      	movs	r0, #24
 80153e4:	9c06      	ldr	r4, [sp, #24]
 80153e6:	9400      	str	r4, [sp, #0]
 80153e8:	f89c 4060 	ldrb.w	r4, [ip, #96]	; 0x60
 80153ec:	fb00 c004 	mla	r0, r0, r4, ip
 80153f0:	f104 0e01 	add.w	lr, r4, #1
 80153f4:	3048      	adds	r0, #72	; 0x48
 80153f6:	f88c e060 	strb.w	lr, [ip, #96]	; 0x60
 80153fa:	f004 fc6b 	bl	8019cd4 <uxr_init_input_reliable_stream>
 80153fe:	2200      	movs	r2, #0
 8015400:	2102      	movs	r1, #2
 8015402:	4620      	mov	r0, r4
 8015404:	b004      	add	sp, #16
 8015406:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801540a:	f7ff bf03 	b.w	8015214 <uxr_stream_id>
 801540e:	bf00      	nop

08015410 <uxr_get_output_best_effort_stream>:
 8015410:	7c03      	ldrb	r3, [r0, #16]
 8015412:	428b      	cmp	r3, r1
 8015414:	bf8c      	ite	hi
 8015416:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 801541a:	2000      	movls	r0, #0
 801541c:	4770      	bx	lr
 801541e:	bf00      	nop

08015420 <uxr_get_output_reliable_stream>:
 8015420:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8015424:	428b      	cmp	r3, r1
 8015426:	d904      	bls.n	8015432 <uxr_get_output_reliable_stream+0x12>
 8015428:	2328      	movs	r3, #40	; 0x28
 801542a:	fb03 0001 	mla	r0, r3, r1, r0
 801542e:	3018      	adds	r0, #24
 8015430:	4770      	bx	lr
 8015432:	2000      	movs	r0, #0
 8015434:	4770      	bx	lr
 8015436:	bf00      	nop

08015438 <uxr_get_input_best_effort_stream>:
 8015438:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 801543c:	428b      	cmp	r3, r1
 801543e:	d903      	bls.n	8015448 <uxr_get_input_best_effort_stream+0x10>
 8015440:	3121      	adds	r1, #33	; 0x21
 8015442:	eb00 0041 	add.w	r0, r0, r1, lsl #1
 8015446:	4770      	bx	lr
 8015448:	2000      	movs	r0, #0
 801544a:	4770      	bx	lr

0801544c <uxr_get_input_reliable_stream>:
 801544c:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 8015450:	428b      	cmp	r3, r1
 8015452:	d904      	bls.n	801545e <uxr_get_input_reliable_stream+0x12>
 8015454:	2318      	movs	r3, #24
 8015456:	fb03 0001 	mla	r0, r3, r1, r0
 801545a:	3048      	adds	r0, #72	; 0x48
 801545c:	4770      	bx	lr
 801545e:	2000      	movs	r0, #0
 8015460:	4770      	bx	lr
 8015462:	bf00      	nop

08015464 <uxr_output_streams_confirmed>:
 8015464:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8015468:	b183      	cbz	r3, 801548c <uxr_output_streams_confirmed+0x28>
 801546a:	b570      	push	{r4, r5, r6, lr}
 801546c:	4606      	mov	r6, r0
 801546e:	f100 0518 	add.w	r5, r0, #24
 8015472:	2400      	movs	r4, #0
 8015474:	e000      	b.n	8015478 <uxr_output_streams_confirmed+0x14>
 8015476:	b140      	cbz	r0, 801548a <uxr_output_streams_confirmed+0x26>
 8015478:	4628      	mov	r0, r5
 801547a:	3401      	adds	r4, #1
 801547c:	f005 f900 	bl	801a680 <uxr_is_output_up_to_date>
 8015480:	f896 3040 	ldrb.w	r3, [r6, #64]	; 0x40
 8015484:	3528      	adds	r5, #40	; 0x28
 8015486:	42a3      	cmp	r3, r4
 8015488:	d8f5      	bhi.n	8015476 <uxr_output_streams_confirmed+0x12>
 801548a:	bd70      	pop	{r4, r5, r6, pc}
 801548c:	2001      	movs	r0, #1
 801548e:	4770      	bx	lr

08015490 <uxr_buffer_submessage_header>:
 8015490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015492:	460e      	mov	r6, r1
 8015494:	2104      	movs	r1, #4
 8015496:	4604      	mov	r4, r0
 8015498:	4615      	mov	r5, r2
 801549a:	461f      	mov	r7, r3
 801549c:	f7f9 fac4 	bl	800ea28 <ucdr_align_to>
 80154a0:	2301      	movs	r3, #1
 80154a2:	4631      	mov	r1, r6
 80154a4:	4620      	mov	r0, r4
 80154a6:	ea47 0203 	orr.w	r2, r7, r3
 80154aa:	7523      	strb	r3, [r4, #20]
 80154ac:	462b      	mov	r3, r5
 80154ae:	f000 fa29 	bl	8015904 <uxr_serialize_submessage_header>
 80154b2:	4620      	mov	r0, r4
 80154b4:	f7f9 face 	bl	800ea54 <ucdr_buffer_remaining>
 80154b8:	42a8      	cmp	r0, r5
 80154ba:	bf34      	ite	cc
 80154bc:	2000      	movcc	r0, #0
 80154be:	2001      	movcs	r0, #1
 80154c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80154c2:	bf00      	nop

080154c4 <uxr_read_submessage_header>:
 80154c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80154c8:	4604      	mov	r4, r0
 80154ca:	460d      	mov	r5, r1
 80154cc:	2104      	movs	r1, #4
 80154ce:	4616      	mov	r6, r2
 80154d0:	4698      	mov	r8, r3
 80154d2:	f7f9 faa9 	bl	800ea28 <ucdr_align_to>
 80154d6:	4620      	mov	r0, r4
 80154d8:	f7f9 fabc 	bl	800ea54 <ucdr_buffer_remaining>
 80154dc:	2803      	cmp	r0, #3
 80154de:	bf8c      	ite	hi
 80154e0:	2701      	movhi	r7, #1
 80154e2:	2700      	movls	r7, #0
 80154e4:	d802      	bhi.n	80154ec <uxr_read_submessage_header+0x28>
 80154e6:	4638      	mov	r0, r7
 80154e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80154ec:	4633      	mov	r3, r6
 80154ee:	4642      	mov	r2, r8
 80154f0:	4620      	mov	r0, r4
 80154f2:	4629      	mov	r1, r5
 80154f4:	f000 fa1a 	bl	801592c <uxr_deserialize_submessage_header>
 80154f8:	f898 3000 	ldrb.w	r3, [r8]
 80154fc:	4638      	mov	r0, r7
 80154fe:	f003 0201 	and.w	r2, r3, #1
 8015502:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8015506:	f888 3000 	strb.w	r3, [r8]
 801550a:	7522      	strb	r2, [r4, #20]
 801550c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08015510 <uxr_submessage_padding>:
 8015510:	f010 0003 	ands.w	r0, r0, #3
 8015514:	bf18      	it	ne
 8015516:	f1c0 0004 	rsbne	r0, r0, #4
 801551a:	4770      	bx	lr

0801551c <uxr_millis>:
 801551c:	b510      	push	{r4, lr}
 801551e:	b084      	sub	sp, #16
 8015520:	2001      	movs	r0, #1
 8015522:	4669      	mov	r1, sp
 8015524:	f7ec f8c8 	bl	80016b8 <clock_gettime>
 8015528:	4908      	ldr	r1, [pc, #32]	; (801554c <uxr_millis+0x30>)
 801552a:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 801552e:	fba0 0301 	umull	r0, r3, r0, r1
 8015532:	1900      	adds	r0, r0, r4
 8015534:	fb01 3102 	mla	r1, r1, r2, r3
 8015538:	4a05      	ldr	r2, [pc, #20]	; (8015550 <uxr_millis+0x34>)
 801553a:	f04f 0300 	mov.w	r3, #0
 801553e:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8015542:	f7ea fee5 	bl	8000310 <__aeabi_ldivmod>
 8015546:	b004      	add	sp, #16
 8015548:	bd10      	pop	{r4, pc}
 801554a:	bf00      	nop
 801554c:	3b9aca00 	.word	0x3b9aca00
 8015550:	000f4240 	.word	0x000f4240

08015554 <uxr_nanos>:
 8015554:	b510      	push	{r4, lr}
 8015556:	b084      	sub	sp, #16
 8015558:	2001      	movs	r0, #1
 801555a:	4669      	mov	r1, sp
 801555c:	f7ec f8ac 	bl	80016b8 <clock_gettime>
 8015560:	4a06      	ldr	r2, [pc, #24]	; (801557c <uxr_nanos+0x28>)
 8015562:	9800      	ldr	r0, [sp, #0]
 8015564:	9902      	ldr	r1, [sp, #8]
 8015566:	fba0 0302 	umull	r0, r3, r0, r2
 801556a:	9c01      	ldr	r4, [sp, #4]
 801556c:	1840      	adds	r0, r0, r1
 801556e:	fb02 3304 	mla	r3, r2, r4, r3
 8015572:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 8015576:	b004      	add	sp, #16
 8015578:	bd10      	pop	{r4, pc}
 801557a:	bf00      	nop
 801557c:	3b9aca00 	.word	0x3b9aca00

08015580 <on_full_output_buffer_fragmented>:
 8015580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015584:	460c      	mov	r4, r1
 8015586:	b08a      	sub	sp, #40	; 0x28
 8015588:	4606      	mov	r6, r0
 801558a:	f891 10c1 	ldrb.w	r1, [r1, #193]	; 0xc1
 801558e:	f104 0008 	add.w	r0, r4, #8
 8015592:	f7ff ff45 	bl	8015420 <uxr_get_output_reliable_stream>
 8015596:	4605      	mov	r5, r0
 8015598:	f005 f87c 	bl	801a694 <get_available_free_slots>
 801559c:	b968      	cbnz	r0, 80155ba <on_full_output_buffer_fragmented+0x3a>
 801559e:	4620      	mov	r0, r4
 80155a0:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	; 0xb8
 80155a4:	4798      	blx	r3
 80155a6:	b918      	cbnz	r0, 80155b0 <on_full_output_buffer_fragmented+0x30>
 80155a8:	2001      	movs	r0, #1
 80155aa:	b00a      	add	sp, #40	; 0x28
 80155ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80155b0:	4628      	mov	r0, r5
 80155b2:	f005 f86f 	bl	801a694 <get_available_free_slots>
 80155b6:	2800      	cmp	r0, #0
 80155b8:	d0f6      	beq.n	80155a8 <on_full_output_buffer_fragmented+0x28>
 80155ba:	8929      	ldrh	r1, [r5, #8]
 80155bc:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 80155c0:	89eb      	ldrh	r3, [r5, #14]
 80155c2:	7b28      	ldrb	r0, [r5, #12]
 80155c4:	686f      	ldr	r7, [r5, #4]
 80155c6:	1a12      	subs	r2, r2, r0
 80155c8:	fbb3 f0f1 	udiv	r0, r3, r1
 80155cc:	fbb7 f7f1 	udiv	r7, r7, r1
 80155d0:	fb01 3110 	mls	r1, r1, r0, r3
 80155d4:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 80155d8:	b289      	uxth	r1, r1
 80155da:	fb07 f101 	mul.w	r1, r7, r1
 80155de:	3f04      	subs	r7, #4
 80155e0:	443a      	add	r2, r7
 80155e2:	3104      	adds	r1, #4
 80155e4:	fa1f f882 	uxth.w	r8, r2
 80155e8:	463a      	mov	r2, r7
 80155ea:	eba3 0308 	sub.w	r3, r3, r8
 80155ee:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
 80155f2:	682b      	ldr	r3, [r5, #0]
 80155f4:	4419      	add	r1, r3
 80155f6:	2300      	movs	r3, #0
 80155f8:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80155fc:	9000      	str	r0, [sp, #0]
 80155fe:	a802      	add	r0, sp, #8
 8015600:	f7f9 f9e4 	bl	800e9cc <ucdr_init_buffer_origin_offset>
 8015604:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 8015608:	f102 0308 	add.w	r3, r2, #8
 801560c:	42bb      	cmp	r3, r7
 801560e:	d927      	bls.n	8015660 <on_full_output_buffer_fragmented+0xe0>
 8015610:	4642      	mov	r2, r8
 8015612:	2300      	movs	r3, #0
 8015614:	210d      	movs	r1, #13
 8015616:	a802      	add	r0, sp, #8
 8015618:	f7ff ff3a 	bl	8015490 <uxr_buffer_submessage_header>
 801561c:	8929      	ldrh	r1, [r5, #8]
 801561e:	89eb      	ldrh	r3, [r5, #14]
 8015620:	686a      	ldr	r2, [r5, #4]
 8015622:	fbb3 f0f1 	udiv	r0, r3, r1
 8015626:	fbb2 f2f1 	udiv	r2, r2, r1
 801562a:	fb01 3310 	mls	r3, r1, r0, r3
 801562e:	b29b      	uxth	r3, r3
 8015630:	fb02 f303 	mul.w	r3, r2, r3
 8015634:	682a      	ldr	r2, [r5, #0]
 8015636:	50d7      	str	r7, [r2, r3]
 8015638:	2101      	movs	r1, #1
 801563a:	89e8      	ldrh	r0, [r5, #14]
 801563c:	f005 f84c 	bl	801a6d8 <uxr_seq_num_add>
 8015640:	9904      	ldr	r1, [sp, #16]
 8015642:	9a03      	ldr	r2, [sp, #12]
 8015644:	81e8      	strh	r0, [r5, #14]
 8015646:	4630      	mov	r0, r6
 8015648:	1a52      	subs	r2, r2, r1
 801564a:	f7f9 f9d1 	bl	800e9f0 <ucdr_init_buffer>
 801564e:	4630      	mov	r0, r6
 8015650:	4622      	mov	r2, r4
 8015652:	490f      	ldr	r1, [pc, #60]	; (8015690 <on_full_output_buffer_fragmented+0x110>)
 8015654:	f7f9 f9a0 	bl	800e998 <ucdr_set_on_full_buffer_callback>
 8015658:	2000      	movs	r0, #0
 801565a:	b00a      	add	sp, #40	; 0x28
 801565c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015660:	b292      	uxth	r2, r2
 8015662:	2302      	movs	r3, #2
 8015664:	210d      	movs	r1, #13
 8015666:	a802      	add	r0, sp, #8
 8015668:	f7ff ff12 	bl	8015490 <uxr_buffer_submessage_header>
 801566c:	8928      	ldrh	r0, [r5, #8]
 801566e:	89eb      	ldrh	r3, [r5, #14]
 8015670:	6869      	ldr	r1, [r5, #4]
 8015672:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 8015676:	fbb3 f7f0 	udiv	r7, r3, r0
 801567a:	fbb1 f1f0 	udiv	r1, r1, r0
 801567e:	fb00 3317 	mls	r3, r0, r7, r3
 8015682:	3208      	adds	r2, #8
 8015684:	b29b      	uxth	r3, r3
 8015686:	fb01 f303 	mul.w	r3, r1, r3
 801568a:	6829      	ldr	r1, [r5, #0]
 801568c:	50ca      	str	r2, [r1, r3]
 801568e:	e7d3      	b.n	8015638 <on_full_output_buffer_fragmented+0xb8>
 8015690:	08015581 	.word	0x08015581

08015694 <uxr_prepare_output_stream>:
 8015694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015696:	b087      	sub	sp, #28
 8015698:	2707      	movs	r7, #7
 801569a:	2500      	movs	r5, #0
 801569c:	461c      	mov	r4, r3
 801569e:	4606      	mov	r6, r0
 80156a0:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80156a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80156a6:	e9cd 7500 	strd	r7, r5, [sp]
 80156aa:	3204      	adds	r2, #4
 80156ac:	f7fe ffc8 	bl	8014640 <uxr_prepare_stream_to_write_submessage>
 80156b0:	f080 0201 	eor.w	r2, r0, #1
 80156b4:	b2d2      	uxtb	r2, r2
 80156b6:	75a2      	strb	r2, [r4, #22]
 80156b8:	b112      	cbz	r2, 80156c0 <uxr_prepare_output_stream+0x2c>
 80156ba:	4628      	mov	r0, r5
 80156bc:	b007      	add	sp, #28
 80156be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80156c0:	aa05      	add	r2, sp, #20
 80156c2:	9902      	ldr	r1, [sp, #8]
 80156c4:	4630      	mov	r0, r6
 80156c6:	f7ff f8f7 	bl	80148b8 <uxr_init_base_object_request>
 80156ca:	a905      	add	r1, sp, #20
 80156cc:	4605      	mov	r5, r0
 80156ce:	4620      	mov	r0, r4
 80156d0:	f001 f8bc 	bl	801684c <uxr_serialize_WRITE_DATA_Payload_Data>
 80156d4:	69a6      	ldr	r6, [r4, #24]
 80156d6:	69e7      	ldr	r7, [r4, #28]
 80156d8:	4620      	mov	r0, r4
 80156da:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 80156de:	1a52      	subs	r2, r2, r1
 80156e0:	f7f9 f986 	bl	800e9f0 <ucdr_init_buffer>
 80156e4:	4620      	mov	r0, r4
 80156e6:	463a      	mov	r2, r7
 80156e8:	4631      	mov	r1, r6
 80156ea:	f7f9 f955 	bl	800e998 <ucdr_set_on_full_buffer_callback>
 80156ee:	4628      	mov	r0, r5
 80156f0:	b007      	add	sp, #28
 80156f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080156f4 <uxr_prepare_output_stream_fragmented>:
 80156f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80156f8:	b091      	sub	sp, #68	; 0x44
 80156fa:	4605      	mov	r5, r0
 80156fc:	3008      	adds	r0, #8
 80156fe:	461e      	mov	r6, r3
 8015700:	9105      	str	r1, [sp, #20]
 8015702:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8015706:	9204      	str	r2, [sp, #16]
 8015708:	f7ff fe8a 	bl	8015420 <uxr_get_output_reliable_stream>
 801570c:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8015710:	2b01      	cmp	r3, #1
 8015712:	f000 8093 	beq.w	801583c <uxr_prepare_output_stream_fragmented+0x148>
 8015716:	4604      	mov	r4, r0
 8015718:	2800      	cmp	r0, #0
 801571a:	f000 808f 	beq.w	801583c <uxr_prepare_output_stream_fragmented+0x148>
 801571e:	f004 ffb9 	bl	801a694 <get_available_free_slots>
 8015722:	2800      	cmp	r0, #0
 8015724:	f000 8085 	beq.w	8015832 <uxr_prepare_output_stream_fragmented+0x13e>
 8015728:	8923      	ldrh	r3, [r4, #8]
 801572a:	89e7      	ldrh	r7, [r4, #14]
 801572c:	6862      	ldr	r2, [r4, #4]
 801572e:	fbb7 f9f3 	udiv	r9, r7, r3
 8015732:	fbb2 f2f3 	udiv	r2, r2, r3
 8015736:	fb03 7919 	mls	r9, r3, r9, r7
 801573a:	6823      	ldr	r3, [r4, #0]
 801573c:	f1a2 0b04 	sub.w	fp, r2, #4
 8015740:	9203      	str	r2, [sp, #12]
 8015742:	fa1f f989 	uxth.w	r9, r9
 8015746:	fb02 f909 	mul.w	r9, r2, r9
 801574a:	f109 0904 	add.w	r9, r9, #4
 801574e:	4499      	add	r9, r3
 8015750:	7b23      	ldrb	r3, [r4, #12]
 8015752:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8015756:	4543      	cmp	r3, r8
 8015758:	d37c      	bcc.n	8015854 <uxr_prepare_output_stream_fragmented+0x160>
 801575a:	f1ab 0a04 	sub.w	sl, fp, #4
 801575e:	465a      	mov	r2, fp
 8015760:	4649      	mov	r1, r9
 8015762:	a808      	add	r0, sp, #32
 8015764:	ebaa 0a03 	sub.w	sl, sl, r3
 8015768:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801576a:	f8cd 8000 	str.w	r8, [sp]
 801576e:	3308      	adds	r3, #8
 8015770:	fa1f fa8a 	uxth.w	sl, sl
 8015774:	9302      	str	r3, [sp, #8]
 8015776:	2300      	movs	r3, #0
 8015778:	f7f9 f928 	bl	800e9cc <ucdr_init_buffer_origin_offset>
 801577c:	9b02      	ldr	r3, [sp, #8]
 801577e:	4652      	mov	r2, sl
 8015780:	210d      	movs	r1, #13
 8015782:	455b      	cmp	r3, fp
 8015784:	bf34      	ite	cc
 8015786:	2302      	movcc	r3, #2
 8015788:	2300      	movcs	r3, #0
 801578a:	a808      	add	r0, sp, #32
 801578c:	f7ff fe80 	bl	8015490 <uxr_buffer_submessage_header>
 8015790:	8921      	ldrh	r1, [r4, #8]
 8015792:	6863      	ldr	r3, [r4, #4]
 8015794:	4638      	mov	r0, r7
 8015796:	fbb7 f2f1 	udiv	r2, r7, r1
 801579a:	fbb3 f3f1 	udiv	r3, r3, r1
 801579e:	fb01 7212 	mls	r2, r1, r2, r7
 80157a2:	2101      	movs	r1, #1
 80157a4:	b292      	uxth	r2, r2
 80157a6:	fb02 f303 	mul.w	r3, r2, r3
 80157aa:	6822      	ldr	r2, [r4, #0]
 80157ac:	f842 b003 	str.w	fp, [r2, r3]
 80157b0:	f004 ff92 	bl	801a6d8 <uxr_seq_num_add>
 80157b4:	9b03      	ldr	r3, [sp, #12]
 80157b6:	f108 0104 	add.w	r1, r8, #4
 80157ba:	4607      	mov	r7, r0
 80157bc:	f1a3 0208 	sub.w	r2, r3, #8
 80157c0:	4630      	mov	r0, r6
 80157c2:	4449      	add	r1, r9
 80157c4:	eba2 0208 	sub.w	r2, r2, r8
 80157c8:	f7f9 f912 	bl	800e9f0 <ucdr_init_buffer>
 80157cc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80157ce:	2107      	movs	r1, #7
 80157d0:	81e7      	strh	r7, [r4, #14]
 80157d2:	1d1a      	adds	r2, r3, #4
 80157d4:	2300      	movs	r3, #0
 80157d6:	4630      	mov	r0, r6
 80157d8:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80157dc:	bf28      	it	cs
 80157de:	461a      	movcs	r2, r3
 80157e0:	b292      	uxth	r2, r2
 80157e2:	f7ff fe55 	bl	8015490 <uxr_buffer_submessage_header>
 80157e6:	aa07      	add	r2, sp, #28
 80157e8:	9904      	ldr	r1, [sp, #16]
 80157ea:	4628      	mov	r0, r5
 80157ec:	f7ff f864 	bl	80148b8 <uxr_init_base_object_request>
 80157f0:	4604      	mov	r4, r0
 80157f2:	b320      	cbz	r0, 801583e <uxr_prepare_output_stream_fragmented+0x14a>
 80157f4:	a907      	add	r1, sp, #28
 80157f6:	4630      	mov	r0, r6
 80157f8:	f001 f828 	bl	801684c <uxr_serialize_WRITE_DATA_Payload_Data>
 80157fc:	4630      	mov	r0, r6
 80157fe:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8015802:	1a52      	subs	r2, r2, r1
 8015804:	f7f9 f8f4 	bl	800e9f0 <ucdr_init_buffer>
 8015808:	9b05      	ldr	r3, [sp, #20]
 801580a:	9a02      	ldr	r2, [sp, #8]
 801580c:	4630      	mov	r0, r6
 801580e:	f8c5 30c0 	str.w	r3, [r5, #192]	; 0xc0
 8015812:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015814:	f8c5 20c4 	str.w	r2, [r5, #196]	; 0xc4
 8015818:	462a      	mov	r2, r5
 801581a:	f8c5 30b8 	str.w	r3, [r5, #184]	; 0xb8
 801581e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8015820:	4918      	ldr	r1, [pc, #96]	; (8015884 <uxr_prepare_output_stream_fragmented+0x190>)
 8015822:	f8c5 30bc 	str.w	r3, [r5, #188]	; 0xbc
 8015826:	f7f9 f8b7 	bl	800e998 <ucdr_set_on_full_buffer_callback>
 801582a:	4620      	mov	r0, r4
 801582c:	b011      	add	sp, #68	; 0x44
 801582e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015832:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015834:	4628      	mov	r0, r5
 8015836:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015838:	4798      	blx	r3
 801583a:	b920      	cbnz	r0, 8015846 <uxr_prepare_output_stream_fragmented+0x152>
 801583c:	2400      	movs	r4, #0
 801583e:	4620      	mov	r0, r4
 8015840:	b011      	add	sp, #68	; 0x44
 8015842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015846:	4620      	mov	r0, r4
 8015848:	f004 ff24 	bl	801a694 <get_available_free_slots>
 801584c:	2800      	cmp	r0, #0
 801584e:	f47f af6b 	bne.w	8015728 <uxr_prepare_output_stream_fragmented+0x34>
 8015852:	e7f3      	b.n	801583c <uxr_prepare_output_stream_fragmented+0x148>
 8015854:	4638      	mov	r0, r7
 8015856:	2101      	movs	r1, #1
 8015858:	f004 ff3e 	bl	801a6d8 <uxr_seq_num_add>
 801585c:	8922      	ldrh	r2, [r4, #8]
 801585e:	6863      	ldr	r3, [r4, #4]
 8015860:	4607      	mov	r7, r0
 8015862:	fbb3 f9f2 	udiv	r9, r3, r2
 8015866:	fbb0 f3f2 	udiv	r3, r0, r2
 801586a:	fb02 0313 	mls	r3, r2, r3, r0
 801586e:	b29b      	uxth	r3, r3
 8015870:	fb03 f909 	mul.w	r9, r3, r9
 8015874:	6823      	ldr	r3, [r4, #0]
 8015876:	f109 0904 	add.w	r9, r9, #4
 801587a:	4499      	add	r9, r3
 801587c:	7b23      	ldrb	r3, [r4, #12]
 801587e:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8015882:	e76a      	b.n	801575a <uxr_prepare_output_stream_fragmented+0x66>
 8015884:	08015581 	.word	0x08015581

08015888 <uxr_serialize_message_header>:
 8015888:	b5f0      	push	{r4, r5, r6, r7, lr}
 801588a:	4616      	mov	r6, r2
 801588c:	b083      	sub	sp, #12
 801588e:	4604      	mov	r4, r0
 8015890:	460d      	mov	r5, r1
 8015892:	9301      	str	r3, [sp, #4]
 8015894:	9f08      	ldr	r7, [sp, #32]
 8015896:	f7f7 fdd3 	bl	800d440 <ucdr_serialize_uint8_t>
 801589a:	4631      	mov	r1, r6
 801589c:	4620      	mov	r0, r4
 801589e:	f7f7 fdcf 	bl	800d440 <ucdr_serialize_uint8_t>
 80158a2:	9a01      	ldr	r2, [sp, #4]
 80158a4:	2101      	movs	r1, #1
 80158a6:	4620      	mov	r0, r4
 80158a8:	f7f7 fe76 	bl	800d598 <ucdr_serialize_endian_uint16_t>
 80158ac:	062b      	lsls	r3, r5, #24
 80158ae:	d501      	bpl.n	80158b4 <uxr_serialize_message_header+0x2c>
 80158b0:	b003      	add	sp, #12
 80158b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80158b4:	2204      	movs	r2, #4
 80158b6:	4639      	mov	r1, r7
 80158b8:	4620      	mov	r0, r4
 80158ba:	b003      	add	sp, #12
 80158bc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80158c0:	f7fd ba6e 	b.w	8012da0 <ucdr_serialize_array_uint8_t>

080158c4 <uxr_deserialize_message_header>:
 80158c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80158c6:	4616      	mov	r6, r2
 80158c8:	b083      	sub	sp, #12
 80158ca:	4604      	mov	r4, r0
 80158cc:	460d      	mov	r5, r1
 80158ce:	9301      	str	r3, [sp, #4]
 80158d0:	9f08      	ldr	r7, [sp, #32]
 80158d2:	f7f7 fdcb 	bl	800d46c <ucdr_deserialize_uint8_t>
 80158d6:	4631      	mov	r1, r6
 80158d8:	4620      	mov	r0, r4
 80158da:	f7f7 fdc7 	bl	800d46c <ucdr_deserialize_uint8_t>
 80158de:	9a01      	ldr	r2, [sp, #4]
 80158e0:	2101      	movs	r1, #1
 80158e2:	4620      	mov	r0, r4
 80158e4:	f7f7 ff4c 	bl	800d780 <ucdr_deserialize_endian_uint16_t>
 80158e8:	f995 3000 	ldrsb.w	r3, [r5]
 80158ec:	2b00      	cmp	r3, #0
 80158ee:	da01      	bge.n	80158f4 <uxr_deserialize_message_header+0x30>
 80158f0:	b003      	add	sp, #12
 80158f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80158f4:	2204      	movs	r2, #4
 80158f6:	4639      	mov	r1, r7
 80158f8:	4620      	mov	r0, r4
 80158fa:	b003      	add	sp, #12
 80158fc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8015900:	f7fd bab2 	b.w	8012e68 <ucdr_deserialize_array_uint8_t>

08015904 <uxr_serialize_submessage_header>:
 8015904:	b530      	push	{r4, r5, lr}
 8015906:	4615      	mov	r5, r2
 8015908:	b083      	sub	sp, #12
 801590a:	4604      	mov	r4, r0
 801590c:	9301      	str	r3, [sp, #4]
 801590e:	f7f7 fd97 	bl	800d440 <ucdr_serialize_uint8_t>
 8015912:	4629      	mov	r1, r5
 8015914:	4620      	mov	r0, r4
 8015916:	f7f7 fd93 	bl	800d440 <ucdr_serialize_uint8_t>
 801591a:	9a01      	ldr	r2, [sp, #4]
 801591c:	2101      	movs	r1, #1
 801591e:	4620      	mov	r0, r4
 8015920:	b003      	add	sp, #12
 8015922:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015926:	f7f7 be37 	b.w	800d598 <ucdr_serialize_endian_uint16_t>
 801592a:	bf00      	nop

0801592c <uxr_deserialize_submessage_header>:
 801592c:	b530      	push	{r4, r5, lr}
 801592e:	4615      	mov	r5, r2
 8015930:	b083      	sub	sp, #12
 8015932:	4604      	mov	r4, r0
 8015934:	9301      	str	r3, [sp, #4]
 8015936:	f7f7 fd99 	bl	800d46c <ucdr_deserialize_uint8_t>
 801593a:	4629      	mov	r1, r5
 801593c:	4620      	mov	r0, r4
 801593e:	f7f7 fd95 	bl	800d46c <ucdr_deserialize_uint8_t>
 8015942:	9a01      	ldr	r2, [sp, #4]
 8015944:	2101      	movs	r1, #1
 8015946:	4620      	mov	r0, r4
 8015948:	b003      	add	sp, #12
 801594a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801594e:	f7f7 bf17 	b.w	800d780 <ucdr_deserialize_endian_uint16_t>
 8015952:	bf00      	nop

08015954 <uxr_serialize_CLIENT_Representation>:
 8015954:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015958:	2204      	movs	r2, #4
 801595a:	460e      	mov	r6, r1
 801595c:	4605      	mov	r5, r0
 801595e:	f7fd fa1f 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 8015962:	4607      	mov	r7, r0
 8015964:	2202      	movs	r2, #2
 8015966:	1d31      	adds	r1, r6, #4
 8015968:	4628      	mov	r0, r5
 801596a:	f7fd fa19 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 801596e:	4038      	ands	r0, r7
 8015970:	2202      	movs	r2, #2
 8015972:	1db1      	adds	r1, r6, #6
 8015974:	b2c7      	uxtb	r7, r0
 8015976:	4628      	mov	r0, r5
 8015978:	f7fd fa12 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 801597c:	2204      	movs	r2, #4
 801597e:	4007      	ands	r7, r0
 8015980:	f106 0108 	add.w	r1, r6, #8
 8015984:	4628      	mov	r0, r5
 8015986:	f7fd fa0b 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 801598a:	4007      	ands	r7, r0
 801598c:	7b31      	ldrb	r1, [r6, #12]
 801598e:	4628      	mov	r0, r5
 8015990:	f7f7 fd56 	bl	800d440 <ucdr_serialize_uint8_t>
 8015994:	7b71      	ldrb	r1, [r6, #13]
 8015996:	4007      	ands	r7, r0
 8015998:	4628      	mov	r0, r5
 801599a:	f7f7 fd23 	bl	800d3e4 <ucdr_serialize_bool>
 801599e:	7b73      	ldrb	r3, [r6, #13]
 80159a0:	ea07 0800 	and.w	r8, r7, r0
 80159a4:	b93b      	cbnz	r3, 80159b6 <uxr_serialize_CLIENT_Representation+0x62>
 80159a6:	8bb1      	ldrh	r1, [r6, #28]
 80159a8:	4628      	mov	r0, r5
 80159aa:	f7f7 fd75 	bl	800d498 <ucdr_serialize_uint16_t>
 80159ae:	ea08 0000 	and.w	r0, r8, r0
 80159b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80159b6:	6931      	ldr	r1, [r6, #16]
 80159b8:	4628      	mov	r0, r5
 80159ba:	f7f7 ff57 	bl	800d86c <ucdr_serialize_uint32_t>
 80159be:	6933      	ldr	r3, [r6, #16]
 80159c0:	b1e3      	cbz	r3, 80159fc <uxr_serialize_CLIENT_Representation+0xa8>
 80159c2:	b1c0      	cbz	r0, 80159f6 <uxr_serialize_CLIENT_Representation+0xa2>
 80159c4:	4637      	mov	r7, r6
 80159c6:	f04f 0900 	mov.w	r9, #0
 80159ca:	e000      	b.n	80159ce <uxr_serialize_CLIENT_Representation+0x7a>
 80159cc:	b19c      	cbz	r4, 80159f6 <uxr_serialize_CLIENT_Representation+0xa2>
 80159ce:	6979      	ldr	r1, [r7, #20]
 80159d0:	4628      	mov	r0, r5
 80159d2:	f004 f91d 	bl	8019c10 <ucdr_serialize_string>
 80159d6:	69b9      	ldr	r1, [r7, #24]
 80159d8:	4604      	mov	r4, r0
 80159da:	4628      	mov	r0, r5
 80159dc:	f004 f918 	bl	8019c10 <ucdr_serialize_string>
 80159e0:	f109 0901 	add.w	r9, r9, #1
 80159e4:	6933      	ldr	r3, [r6, #16]
 80159e6:	4004      	ands	r4, r0
 80159e8:	3708      	adds	r7, #8
 80159ea:	4599      	cmp	r9, r3
 80159ec:	b2e4      	uxtb	r4, r4
 80159ee:	d3ed      	bcc.n	80159cc <uxr_serialize_CLIENT_Representation+0x78>
 80159f0:	ea08 0804 	and.w	r8, r8, r4
 80159f4:	e7d7      	b.n	80159a6 <uxr_serialize_CLIENT_Representation+0x52>
 80159f6:	f04f 0800 	mov.w	r8, #0
 80159fa:	e7d4      	b.n	80159a6 <uxr_serialize_CLIENT_Representation+0x52>
 80159fc:	ea08 0800 	and.w	r8, r8, r0
 8015a00:	e7d1      	b.n	80159a6 <uxr_serialize_CLIENT_Representation+0x52>
 8015a02:	bf00      	nop

08015a04 <uxr_deserialize_CLIENT_Representation>:
 8015a04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015a08:	2204      	movs	r2, #4
 8015a0a:	460c      	mov	r4, r1
 8015a0c:	4605      	mov	r5, r0
 8015a0e:	f7fd fa2b 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 8015a12:	4607      	mov	r7, r0
 8015a14:	2202      	movs	r2, #2
 8015a16:	1d21      	adds	r1, r4, #4
 8015a18:	4628      	mov	r0, r5
 8015a1a:	f7fd fa25 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 8015a1e:	4038      	ands	r0, r7
 8015a20:	2202      	movs	r2, #2
 8015a22:	1da1      	adds	r1, r4, #6
 8015a24:	b2c6      	uxtb	r6, r0
 8015a26:	4628      	mov	r0, r5
 8015a28:	f7fd fa1e 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 8015a2c:	2204      	movs	r2, #4
 8015a2e:	4006      	ands	r6, r0
 8015a30:	f104 0108 	add.w	r1, r4, #8
 8015a34:	4628      	mov	r0, r5
 8015a36:	f7fd fa17 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 8015a3a:	4006      	ands	r6, r0
 8015a3c:	f104 010c 	add.w	r1, r4, #12
 8015a40:	4628      	mov	r0, r5
 8015a42:	f7f7 fd13 	bl	800d46c <ucdr_deserialize_uint8_t>
 8015a46:	f104 010d 	add.w	r1, r4, #13
 8015a4a:	ea06 0700 	and.w	r7, r6, r0
 8015a4e:	4628      	mov	r0, r5
 8015a50:	f7f7 fcde 	bl	800d410 <ucdr_deserialize_bool>
 8015a54:	7b63      	ldrb	r3, [r4, #13]
 8015a56:	4007      	ands	r7, r0
 8015a58:	b93b      	cbnz	r3, 8015a6a <uxr_deserialize_CLIENT_Representation+0x66>
 8015a5a:	f104 011c 	add.w	r1, r4, #28
 8015a5e:	4628      	mov	r0, r5
 8015a60:	f7f7 fe1a 	bl	800d698 <ucdr_deserialize_uint16_t>
 8015a64:	4038      	ands	r0, r7
 8015a66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a6a:	f104 0110 	add.w	r1, r4, #16
 8015a6e:	4628      	mov	r0, r5
 8015a70:	f7f8 f82c 	bl	800dacc <ucdr_deserialize_uint32_t>
 8015a74:	6923      	ldr	r3, [r4, #16]
 8015a76:	2b01      	cmp	r3, #1
 8015a78:	d903      	bls.n	8015a82 <uxr_deserialize_CLIENT_Representation+0x7e>
 8015a7a:	2301      	movs	r3, #1
 8015a7c:	2700      	movs	r7, #0
 8015a7e:	75ab      	strb	r3, [r5, #22]
 8015a80:	e7eb      	b.n	8015a5a <uxr_deserialize_CLIENT_Representation+0x56>
 8015a82:	b30b      	cbz	r3, 8015ac8 <uxr_deserialize_CLIENT_Representation+0xc4>
 8015a84:	b1f0      	cbz	r0, 8015ac4 <uxr_deserialize_CLIENT_Representation+0xc0>
 8015a86:	46a0      	mov	r8, r4
 8015a88:	f04f 0900 	mov.w	r9, #0
 8015a8c:	e000      	b.n	8015a90 <uxr_deserialize_CLIENT_Representation+0x8c>
 8015a8e:	b1ce      	cbz	r6, 8015ac4 <uxr_deserialize_CLIENT_Representation+0xc0>
 8015a90:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8015a94:	f108 0808 	add.w	r8, r8, #8
 8015a98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015a9c:	4628      	mov	r0, r5
 8015a9e:	f004 f8c7 	bl	8019c30 <ucdr_deserialize_string>
 8015aa2:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8015aa6:	4606      	mov	r6, r0
 8015aa8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015aac:	4628      	mov	r0, r5
 8015aae:	f109 0901 	add.w	r9, r9, #1
 8015ab2:	f004 f8bd 	bl	8019c30 <ucdr_deserialize_string>
 8015ab6:	6923      	ldr	r3, [r4, #16]
 8015ab8:	4006      	ands	r6, r0
 8015aba:	4599      	cmp	r9, r3
 8015abc:	b2f6      	uxtb	r6, r6
 8015abe:	d3e6      	bcc.n	8015a8e <uxr_deserialize_CLIENT_Representation+0x8a>
 8015ac0:	4037      	ands	r7, r6
 8015ac2:	e7ca      	b.n	8015a5a <uxr_deserialize_CLIENT_Representation+0x56>
 8015ac4:	2700      	movs	r7, #0
 8015ac6:	e7c8      	b.n	8015a5a <uxr_deserialize_CLIENT_Representation+0x56>
 8015ac8:	4007      	ands	r7, r0
 8015aca:	e7c6      	b.n	8015a5a <uxr_deserialize_CLIENT_Representation+0x56>

08015acc <uxr_serialize_AGENT_Representation>:
 8015acc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015ad0:	2204      	movs	r2, #4
 8015ad2:	460f      	mov	r7, r1
 8015ad4:	4605      	mov	r5, r0
 8015ad6:	f7fd f963 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 8015ada:	4604      	mov	r4, r0
 8015adc:	2202      	movs	r2, #2
 8015ade:	1d39      	adds	r1, r7, #4
 8015ae0:	4628      	mov	r0, r5
 8015ae2:	f7fd f95d 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 8015ae6:	4020      	ands	r0, r4
 8015ae8:	2202      	movs	r2, #2
 8015aea:	1db9      	adds	r1, r7, #6
 8015aec:	b2c4      	uxtb	r4, r0
 8015aee:	4628      	mov	r0, r5
 8015af0:	f7fd f956 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 8015af4:	7a39      	ldrb	r1, [r7, #8]
 8015af6:	4004      	ands	r4, r0
 8015af8:	4628      	mov	r0, r5
 8015afa:	f7f7 fc73 	bl	800d3e4 <ucdr_serialize_bool>
 8015afe:	7a3b      	ldrb	r3, [r7, #8]
 8015b00:	ea00 0804 	and.w	r8, r0, r4
 8015b04:	b913      	cbnz	r3, 8015b0c <uxr_serialize_AGENT_Representation+0x40>
 8015b06:	4640      	mov	r0, r8
 8015b08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015b0c:	68f9      	ldr	r1, [r7, #12]
 8015b0e:	4628      	mov	r0, r5
 8015b10:	f7f7 feac 	bl	800d86c <ucdr_serialize_uint32_t>
 8015b14:	68fb      	ldr	r3, [r7, #12]
 8015b16:	b303      	cbz	r3, 8015b5a <uxr_serialize_AGENT_Representation+0x8e>
 8015b18:	b1d0      	cbz	r0, 8015b50 <uxr_serialize_AGENT_Representation+0x84>
 8015b1a:	463e      	mov	r6, r7
 8015b1c:	f04f 0900 	mov.w	r9, #0
 8015b20:	e000      	b.n	8015b24 <uxr_serialize_AGENT_Representation+0x58>
 8015b22:	b1ac      	cbz	r4, 8015b50 <uxr_serialize_AGENT_Representation+0x84>
 8015b24:	6931      	ldr	r1, [r6, #16]
 8015b26:	4628      	mov	r0, r5
 8015b28:	f004 f872 	bl	8019c10 <ucdr_serialize_string>
 8015b2c:	6971      	ldr	r1, [r6, #20]
 8015b2e:	4604      	mov	r4, r0
 8015b30:	4628      	mov	r0, r5
 8015b32:	f004 f86d 	bl	8019c10 <ucdr_serialize_string>
 8015b36:	f109 0901 	add.w	r9, r9, #1
 8015b3a:	68fb      	ldr	r3, [r7, #12]
 8015b3c:	4004      	ands	r4, r0
 8015b3e:	3608      	adds	r6, #8
 8015b40:	4599      	cmp	r9, r3
 8015b42:	b2e4      	uxtb	r4, r4
 8015b44:	d3ed      	bcc.n	8015b22 <uxr_serialize_AGENT_Representation+0x56>
 8015b46:	ea08 0804 	and.w	r8, r8, r4
 8015b4a:	4640      	mov	r0, r8
 8015b4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015b50:	f04f 0800 	mov.w	r8, #0
 8015b54:	4640      	mov	r0, r8
 8015b56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015b5a:	ea08 0800 	and.w	r8, r8, r0
 8015b5e:	e7d2      	b.n	8015b06 <uxr_serialize_AGENT_Representation+0x3a>

08015b60 <uxr_serialize_DATAWRITER_Representation>:
 8015b60:	b570      	push	{r4, r5, r6, lr}
 8015b62:	460d      	mov	r5, r1
 8015b64:	7809      	ldrb	r1, [r1, #0]
 8015b66:	4606      	mov	r6, r0
 8015b68:	f7f7 fc6a 	bl	800d440 <ucdr_serialize_uint8_t>
 8015b6c:	4604      	mov	r4, r0
 8015b6e:	b130      	cbz	r0, 8015b7e <uxr_serialize_DATAWRITER_Representation+0x1e>
 8015b70:	782b      	ldrb	r3, [r5, #0]
 8015b72:	2b02      	cmp	r3, #2
 8015b74:	d00c      	beq.n	8015b90 <uxr_serialize_DATAWRITER_Representation+0x30>
 8015b76:	2b03      	cmp	r3, #3
 8015b78:	d010      	beq.n	8015b9c <uxr_serialize_DATAWRITER_Representation+0x3c>
 8015b7a:	2b01      	cmp	r3, #1
 8015b7c:	d008      	beq.n	8015b90 <uxr_serialize_DATAWRITER_Representation+0x30>
 8015b7e:	2202      	movs	r2, #2
 8015b80:	f505 7102 	add.w	r1, r5, #520	; 0x208
 8015b84:	4630      	mov	r0, r6
 8015b86:	f7fd f90b 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 8015b8a:	4020      	ands	r0, r4
 8015b8c:	b2c0      	uxtb	r0, r0
 8015b8e:	bd70      	pop	{r4, r5, r6, pc}
 8015b90:	6869      	ldr	r1, [r5, #4]
 8015b92:	4630      	mov	r0, r6
 8015b94:	f004 f83c 	bl	8019c10 <ucdr_serialize_string>
 8015b98:	4604      	mov	r4, r0
 8015b9a:	e7f0      	b.n	8015b7e <uxr_serialize_DATAWRITER_Representation+0x1e>
 8015b9c:	4629      	mov	r1, r5
 8015b9e:	4630      	mov	r0, r6
 8015ba0:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8015ba4:	3104      	adds	r1, #4
 8015ba6:	f7f8 ffc3 	bl	800eb30 <ucdr_serialize_sequence_uint8_t>
 8015baa:	4604      	mov	r4, r0
 8015bac:	e7e7      	b.n	8015b7e <uxr_serialize_DATAWRITER_Representation+0x1e>
 8015bae:	bf00      	nop

08015bb0 <uxr_serialize_ObjectVariant.part.0>:
 8015bb0:	b570      	push	{r4, r5, r6, lr}
 8015bb2:	780b      	ldrb	r3, [r1, #0]
 8015bb4:	460c      	mov	r4, r1
 8015bb6:	4605      	mov	r5, r0
 8015bb8:	3b01      	subs	r3, #1
 8015bba:	2b0d      	cmp	r3, #13
 8015bbc:	d854      	bhi.n	8015c68 <uxr_serialize_ObjectVariant.part.0+0xb8>
 8015bbe:	e8df f003 	tbb	[pc, r3]
 8015bc2:	0730      	.short	0x0730
 8015bc4:	07071b1b 	.word	0x07071b1b
 8015bc8:	0c530707 	.word	0x0c530707
 8015bcc:	494e0c0c 	.word	0x494e0c0c
 8015bd0:	3104      	adds	r1, #4
 8015bd2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015bd6:	f7ff bfc3 	b.w	8015b60 <uxr_serialize_DATAWRITER_Representation>
 8015bda:	7909      	ldrb	r1, [r1, #4]
 8015bdc:	f7f7 fc30 	bl	800d440 <ucdr_serialize_uint8_t>
 8015be0:	b1e8      	cbz	r0, 8015c1e <uxr_serialize_ObjectVariant.part.0+0x6e>
 8015be2:	7923      	ldrb	r3, [r4, #4]
 8015be4:	2b01      	cmp	r3, #1
 8015be6:	d001      	beq.n	8015bec <uxr_serialize_ObjectVariant.part.0+0x3c>
 8015be8:	2b02      	cmp	r3, #2
 8015bea:	d13d      	bne.n	8015c68 <uxr_serialize_ObjectVariant.part.0+0xb8>
 8015bec:	68a1      	ldr	r1, [r4, #8]
 8015bee:	4628      	mov	r0, r5
 8015bf0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015bf4:	f004 b80c 	b.w	8019c10 <ucdr_serialize_string>
 8015bf8:	7909      	ldrb	r1, [r1, #4]
 8015bfa:	f7f7 fc21 	bl	800d440 <ucdr_serialize_uint8_t>
 8015bfe:	4606      	mov	r6, r0
 8015c00:	b120      	cbz	r0, 8015c0c <uxr_serialize_ObjectVariant.part.0+0x5c>
 8015c02:	7923      	ldrb	r3, [r4, #4]
 8015c04:	2b02      	cmp	r3, #2
 8015c06:	d039      	beq.n	8015c7c <uxr_serialize_ObjectVariant.part.0+0xcc>
 8015c08:	2b03      	cmp	r3, #3
 8015c0a:	d02f      	beq.n	8015c6c <uxr_serialize_ObjectVariant.part.0+0xbc>
 8015c0c:	2202      	movs	r2, #2
 8015c0e:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 8015c12:	4628      	mov	r0, r5
 8015c14:	f7fd f8c4 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 8015c18:	4030      	ands	r0, r6
 8015c1a:	b2c0      	uxtb	r0, r0
 8015c1c:	bd70      	pop	{r4, r5, r6, pc}
 8015c1e:	2000      	movs	r0, #0
 8015c20:	bd70      	pop	{r4, r5, r6, pc}
 8015c22:	7909      	ldrb	r1, [r1, #4]
 8015c24:	f7f7 fc0c 	bl	800d440 <ucdr_serialize_uint8_t>
 8015c28:	4606      	mov	r6, r0
 8015c2a:	b158      	cbz	r0, 8015c44 <uxr_serialize_ObjectVariant.part.0+0x94>
 8015c2c:	7923      	ldrb	r3, [r4, #4]
 8015c2e:	2b02      	cmp	r3, #2
 8015c30:	d003      	beq.n	8015c3a <uxr_serialize_ObjectVariant.part.0+0x8a>
 8015c32:	2b03      	cmp	r3, #3
 8015c34:	d028      	beq.n	8015c88 <uxr_serialize_ObjectVariant.part.0+0xd8>
 8015c36:	2b01      	cmp	r3, #1
 8015c38:	d104      	bne.n	8015c44 <uxr_serialize_ObjectVariant.part.0+0x94>
 8015c3a:	68a1      	ldr	r1, [r4, #8]
 8015c3c:	4628      	mov	r0, r5
 8015c3e:	f003 ffe7 	bl	8019c10 <ucdr_serialize_string>
 8015c42:	4606      	mov	r6, r0
 8015c44:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	; 0x20c
 8015c48:	4628      	mov	r0, r5
 8015c4a:	f7f8 f935 	bl	800deb8 <ucdr_serialize_int16_t>
 8015c4e:	4030      	ands	r0, r6
 8015c50:	b2c0      	uxtb	r0, r0
 8015c52:	bd70      	pop	{r4, r5, r6, pc}
 8015c54:	3104      	adds	r1, #4
 8015c56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015c5a:	f7ff be7b 	b.w	8015954 <uxr_serialize_CLIENT_Representation>
 8015c5e:	3104      	adds	r1, #4
 8015c60:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015c64:	f7ff bf32 	b.w	8015acc <uxr_serialize_AGENT_Representation>
 8015c68:	2001      	movs	r0, #1
 8015c6a:	bd70      	pop	{r4, r5, r6, pc}
 8015c6c:	68a2      	ldr	r2, [r4, #8]
 8015c6e:	f104 010c 	add.w	r1, r4, #12
 8015c72:	4628      	mov	r0, r5
 8015c74:	f7f8 ff5c 	bl	800eb30 <ucdr_serialize_sequence_uint8_t>
 8015c78:	4606      	mov	r6, r0
 8015c7a:	e7c7      	b.n	8015c0c <uxr_serialize_ObjectVariant.part.0+0x5c>
 8015c7c:	68a1      	ldr	r1, [r4, #8]
 8015c7e:	4628      	mov	r0, r5
 8015c80:	f003 ffc6 	bl	8019c10 <ucdr_serialize_string>
 8015c84:	4606      	mov	r6, r0
 8015c86:	e7c1      	b.n	8015c0c <uxr_serialize_ObjectVariant.part.0+0x5c>
 8015c88:	68a2      	ldr	r2, [r4, #8]
 8015c8a:	f104 010c 	add.w	r1, r4, #12
 8015c8e:	4628      	mov	r0, r5
 8015c90:	f7f8 ff4e 	bl	800eb30 <ucdr_serialize_sequence_uint8_t>
 8015c94:	4606      	mov	r6, r0
 8015c96:	e7d5      	b.n	8015c44 <uxr_serialize_ObjectVariant.part.0+0x94>

08015c98 <uxr_deserialize_DATAWRITER_Representation>:
 8015c98:	b570      	push	{r4, r5, r6, lr}
 8015c9a:	4606      	mov	r6, r0
 8015c9c:	460d      	mov	r5, r1
 8015c9e:	f7f7 fbe5 	bl	800d46c <ucdr_deserialize_uint8_t>
 8015ca2:	4604      	mov	r4, r0
 8015ca4:	b130      	cbz	r0, 8015cb4 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8015ca6:	782b      	ldrb	r3, [r5, #0]
 8015ca8:	2b02      	cmp	r3, #2
 8015caa:	d00c      	beq.n	8015cc6 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8015cac:	2b03      	cmp	r3, #3
 8015cae:	d012      	beq.n	8015cd6 <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8015cb0:	2b01      	cmp	r3, #1
 8015cb2:	d008      	beq.n	8015cc6 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8015cb4:	2202      	movs	r2, #2
 8015cb6:	f505 7102 	add.w	r1, r5, #520	; 0x208
 8015cba:	4630      	mov	r0, r6
 8015cbc:	f7fd f8d4 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 8015cc0:	4020      	ands	r0, r4
 8015cc2:	b2c0      	uxtb	r0, r0
 8015cc4:	bd70      	pop	{r4, r5, r6, pc}
 8015cc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015cca:	6869      	ldr	r1, [r5, #4]
 8015ccc:	4630      	mov	r0, r6
 8015cce:	f003 ffaf 	bl	8019c30 <ucdr_deserialize_string>
 8015cd2:	4604      	mov	r4, r0
 8015cd4:	e7ee      	b.n	8015cb4 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8015cd6:	1d2b      	adds	r3, r5, #4
 8015cd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015cdc:	f105 0108 	add.w	r1, r5, #8
 8015ce0:	4630      	mov	r0, r6
 8015ce2:	f7f8 ff37 	bl	800eb54 <ucdr_deserialize_sequence_uint8_t>
 8015ce6:	4604      	mov	r4, r0
 8015ce8:	e7e4      	b.n	8015cb4 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8015cea:	bf00      	nop

08015cec <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8015cec:	b570      	push	{r4, r5, r6, lr}
 8015cee:	460d      	mov	r5, r1
 8015cf0:	7809      	ldrb	r1, [r1, #0]
 8015cf2:	4606      	mov	r6, r0
 8015cf4:	f7f7 fb76 	bl	800d3e4 <ucdr_serialize_bool>
 8015cf8:	782b      	ldrb	r3, [r5, #0]
 8015cfa:	4604      	mov	r4, r0
 8015cfc:	b94b      	cbnz	r3, 8015d12 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 8015cfe:	7a29      	ldrb	r1, [r5, #8]
 8015d00:	4630      	mov	r0, r6
 8015d02:	f7f7 fb6f 	bl	800d3e4 <ucdr_serialize_bool>
 8015d06:	7a2b      	ldrb	r3, [r5, #8]
 8015d08:	4004      	ands	r4, r0
 8015d0a:	b2e4      	uxtb	r4, r4
 8015d0c:	b943      	cbnz	r3, 8015d20 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 8015d0e:	4620      	mov	r0, r4
 8015d10:	bd70      	pop	{r4, r5, r6, pc}
 8015d12:	6869      	ldr	r1, [r5, #4]
 8015d14:	4630      	mov	r0, r6
 8015d16:	f003 ff7b 	bl	8019c10 <ucdr_serialize_string>
 8015d1a:	4004      	ands	r4, r0
 8015d1c:	b2e4      	uxtb	r4, r4
 8015d1e:	e7ee      	b.n	8015cfe <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 8015d20:	68e9      	ldr	r1, [r5, #12]
 8015d22:	4630      	mov	r0, r6
 8015d24:	f003 ff74 	bl	8019c10 <ucdr_serialize_string>
 8015d28:	4004      	ands	r4, r0
 8015d2a:	4620      	mov	r0, r4
 8015d2c:	bd70      	pop	{r4, r5, r6, pc}
 8015d2e:	bf00      	nop

08015d30 <uxr_serialize_OBJK_Topic_Binary>:
 8015d30:	b570      	push	{r4, r5, r6, lr}
 8015d32:	460d      	mov	r5, r1
 8015d34:	4606      	mov	r6, r0
 8015d36:	6809      	ldr	r1, [r1, #0]
 8015d38:	f003 ff6a 	bl	8019c10 <ucdr_serialize_string>
 8015d3c:	4604      	mov	r4, r0
 8015d3e:	7929      	ldrb	r1, [r5, #4]
 8015d40:	4630      	mov	r0, r6
 8015d42:	f7f7 fb4f 	bl	800d3e4 <ucdr_serialize_bool>
 8015d46:	792b      	ldrb	r3, [r5, #4]
 8015d48:	4004      	ands	r4, r0
 8015d4a:	b2e4      	uxtb	r4, r4
 8015d4c:	b943      	cbnz	r3, 8015d60 <uxr_serialize_OBJK_Topic_Binary+0x30>
 8015d4e:	7b29      	ldrb	r1, [r5, #12]
 8015d50:	4630      	mov	r0, r6
 8015d52:	f7f7 fb47 	bl	800d3e4 <ucdr_serialize_bool>
 8015d56:	7b2b      	ldrb	r3, [r5, #12]
 8015d58:	4004      	ands	r4, r0
 8015d5a:	b93b      	cbnz	r3, 8015d6c <uxr_serialize_OBJK_Topic_Binary+0x3c>
 8015d5c:	4620      	mov	r0, r4
 8015d5e:	bd70      	pop	{r4, r5, r6, pc}
 8015d60:	68a9      	ldr	r1, [r5, #8]
 8015d62:	4630      	mov	r0, r6
 8015d64:	f003 ff54 	bl	8019c10 <ucdr_serialize_string>
 8015d68:	4004      	ands	r4, r0
 8015d6a:	e7f0      	b.n	8015d4e <uxr_serialize_OBJK_Topic_Binary+0x1e>
 8015d6c:	6929      	ldr	r1, [r5, #16]
 8015d6e:	4630      	mov	r0, r6
 8015d70:	f003 ff4e 	bl	8019c10 <ucdr_serialize_string>
 8015d74:	4004      	ands	r4, r0
 8015d76:	b2e4      	uxtb	r4, r4
 8015d78:	4620      	mov	r0, r4
 8015d7a:	bd70      	pop	{r4, r5, r6, pc}

08015d7c <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 8015d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015d80:	460c      	mov	r4, r1
 8015d82:	7809      	ldrb	r1, [r1, #0]
 8015d84:	4606      	mov	r6, r0
 8015d86:	f7f7 fb2d 	bl	800d3e4 <ucdr_serialize_bool>
 8015d8a:	7823      	ldrb	r3, [r4, #0]
 8015d8c:	4605      	mov	r5, r0
 8015d8e:	b96b      	cbnz	r3, 8015dac <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 8015d90:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 8015d94:	4630      	mov	r0, r6
 8015d96:	f7f7 fb25 	bl	800d3e4 <ucdr_serialize_bool>
 8015d9a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8015d9e:	4005      	ands	r5, r0
 8015da0:	b2ed      	uxtb	r5, r5
 8015da2:	2b00      	cmp	r3, #0
 8015da4:	d169      	bne.n	8015e7a <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 8015da6:	4628      	mov	r0, r5
 8015da8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015dac:	6861      	ldr	r1, [r4, #4]
 8015dae:	4630      	mov	r0, r6
 8015db0:	f7f7 fd5c 	bl	800d86c <ucdr_serialize_uint32_t>
 8015db4:	6863      	ldr	r3, [r4, #4]
 8015db6:	2b00      	cmp	r3, #0
 8015db8:	d06b      	beq.n	8015e92 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 8015dba:	2800      	cmp	r0, #0
 8015dbc:	d067      	beq.n	8015e8e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015dbe:	68a1      	ldr	r1, [r4, #8]
 8015dc0:	4630      	mov	r0, r6
 8015dc2:	f003 ff25 	bl	8019c10 <ucdr_serialize_string>
 8015dc6:	6863      	ldr	r3, [r4, #4]
 8015dc8:	2b01      	cmp	r3, #1
 8015dca:	d953      	bls.n	8015e74 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015dcc:	2800      	cmp	r0, #0
 8015dce:	d05e      	beq.n	8015e8e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015dd0:	68e1      	ldr	r1, [r4, #12]
 8015dd2:	4630      	mov	r0, r6
 8015dd4:	f003 ff1c 	bl	8019c10 <ucdr_serialize_string>
 8015dd8:	6863      	ldr	r3, [r4, #4]
 8015dda:	2b02      	cmp	r3, #2
 8015ddc:	d94a      	bls.n	8015e74 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015dde:	2800      	cmp	r0, #0
 8015de0:	d055      	beq.n	8015e8e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015de2:	6921      	ldr	r1, [r4, #16]
 8015de4:	4630      	mov	r0, r6
 8015de6:	f003 ff13 	bl	8019c10 <ucdr_serialize_string>
 8015dea:	6863      	ldr	r3, [r4, #4]
 8015dec:	2b03      	cmp	r3, #3
 8015dee:	d941      	bls.n	8015e74 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015df0:	2800      	cmp	r0, #0
 8015df2:	d04c      	beq.n	8015e8e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015df4:	6961      	ldr	r1, [r4, #20]
 8015df6:	4630      	mov	r0, r6
 8015df8:	f003 ff0a 	bl	8019c10 <ucdr_serialize_string>
 8015dfc:	6863      	ldr	r3, [r4, #4]
 8015dfe:	2b04      	cmp	r3, #4
 8015e00:	d938      	bls.n	8015e74 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015e02:	2800      	cmp	r0, #0
 8015e04:	d043      	beq.n	8015e8e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015e06:	69a1      	ldr	r1, [r4, #24]
 8015e08:	4630      	mov	r0, r6
 8015e0a:	f003 ff01 	bl	8019c10 <ucdr_serialize_string>
 8015e0e:	6863      	ldr	r3, [r4, #4]
 8015e10:	2b05      	cmp	r3, #5
 8015e12:	d92f      	bls.n	8015e74 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015e14:	2800      	cmp	r0, #0
 8015e16:	d03a      	beq.n	8015e8e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015e18:	69e1      	ldr	r1, [r4, #28]
 8015e1a:	4630      	mov	r0, r6
 8015e1c:	f003 fef8 	bl	8019c10 <ucdr_serialize_string>
 8015e20:	6863      	ldr	r3, [r4, #4]
 8015e22:	2b06      	cmp	r3, #6
 8015e24:	d926      	bls.n	8015e74 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015e26:	b390      	cbz	r0, 8015e8e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015e28:	6a21      	ldr	r1, [r4, #32]
 8015e2a:	4630      	mov	r0, r6
 8015e2c:	f003 fef0 	bl	8019c10 <ucdr_serialize_string>
 8015e30:	6863      	ldr	r3, [r4, #4]
 8015e32:	2b07      	cmp	r3, #7
 8015e34:	d91e      	bls.n	8015e74 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015e36:	b350      	cbz	r0, 8015e8e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015e38:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8015e3a:	4630      	mov	r0, r6
 8015e3c:	f003 fee8 	bl	8019c10 <ucdr_serialize_string>
 8015e40:	6863      	ldr	r3, [r4, #4]
 8015e42:	2b08      	cmp	r3, #8
 8015e44:	d916      	bls.n	8015e74 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015e46:	b310      	cbz	r0, 8015e8e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015e48:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8015e4a:	4630      	mov	r0, r6
 8015e4c:	f003 fee0 	bl	8019c10 <ucdr_serialize_string>
 8015e50:	6863      	ldr	r3, [r4, #4]
 8015e52:	2b09      	cmp	r3, #9
 8015e54:	d90e      	bls.n	8015e74 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015e56:	b1d0      	cbz	r0, 8015e8e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015e58:	f104 082c 	add.w	r8, r4, #44	; 0x2c
 8015e5c:	2709      	movs	r7, #9
 8015e5e:	e000      	b.n	8015e62 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 8015e60:	b1a8      	cbz	r0, 8015e8e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015e62:	f858 1b04 	ldr.w	r1, [r8], #4
 8015e66:	4630      	mov	r0, r6
 8015e68:	f003 fed2 	bl	8019c10 <ucdr_serialize_string>
 8015e6c:	3701      	adds	r7, #1
 8015e6e:	6862      	ldr	r2, [r4, #4]
 8015e70:	4297      	cmp	r7, r2
 8015e72:	d3f5      	bcc.n	8015e60 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8015e74:	4005      	ands	r5, r0
 8015e76:	b2ed      	uxtb	r5, r5
 8015e78:	e78a      	b.n	8015d90 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8015e7a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8015e7c:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8015e80:	4630      	mov	r0, r6
 8015e82:	f7f8 fe55 	bl	800eb30 <ucdr_serialize_sequence_uint8_t>
 8015e86:	4005      	ands	r5, r0
 8015e88:	4628      	mov	r0, r5
 8015e8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015e8e:	2500      	movs	r5, #0
 8015e90:	e77e      	b.n	8015d90 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8015e92:	4028      	ands	r0, r5
 8015e94:	b2c5      	uxtb	r5, r0
 8015e96:	e77b      	b.n	8015d90 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

08015e98 <uxr_serialize_OBJK_Publisher_Binary>:
 8015e98:	b570      	push	{r4, r5, r6, lr}
 8015e9a:	460d      	mov	r5, r1
 8015e9c:	7809      	ldrb	r1, [r1, #0]
 8015e9e:	4606      	mov	r6, r0
 8015ea0:	f7f7 faa0 	bl	800d3e4 <ucdr_serialize_bool>
 8015ea4:	782b      	ldrb	r3, [r5, #0]
 8015ea6:	4604      	mov	r4, r0
 8015ea8:	b94b      	cbnz	r3, 8015ebe <uxr_serialize_OBJK_Publisher_Binary+0x26>
 8015eaa:	7a29      	ldrb	r1, [r5, #8]
 8015eac:	4630      	mov	r0, r6
 8015eae:	f7f7 fa99 	bl	800d3e4 <ucdr_serialize_bool>
 8015eb2:	7a2b      	ldrb	r3, [r5, #8]
 8015eb4:	4004      	ands	r4, r0
 8015eb6:	b2e4      	uxtb	r4, r4
 8015eb8:	b943      	cbnz	r3, 8015ecc <uxr_serialize_OBJK_Publisher_Binary+0x34>
 8015eba:	4620      	mov	r0, r4
 8015ebc:	bd70      	pop	{r4, r5, r6, pc}
 8015ebe:	6869      	ldr	r1, [r5, #4]
 8015ec0:	4630      	mov	r0, r6
 8015ec2:	f003 fea5 	bl	8019c10 <ucdr_serialize_string>
 8015ec6:	4004      	ands	r4, r0
 8015ec8:	b2e4      	uxtb	r4, r4
 8015eca:	e7ee      	b.n	8015eaa <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8015ecc:	f105 010c 	add.w	r1, r5, #12
 8015ed0:	4630      	mov	r0, r6
 8015ed2:	f7ff ff53 	bl	8015d7c <uxr_serialize_OBJK_Publisher_Binary_Qos>
 8015ed6:	4004      	ands	r4, r0
 8015ed8:	4620      	mov	r0, r4
 8015eda:	bd70      	pop	{r4, r5, r6, pc}

08015edc <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 8015edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015ee0:	460c      	mov	r4, r1
 8015ee2:	7809      	ldrb	r1, [r1, #0]
 8015ee4:	4606      	mov	r6, r0
 8015ee6:	f7f7 fa7d 	bl	800d3e4 <ucdr_serialize_bool>
 8015eea:	7823      	ldrb	r3, [r4, #0]
 8015eec:	4605      	mov	r5, r0
 8015eee:	b96b      	cbnz	r3, 8015f0c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8015ef0:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 8015ef4:	4630      	mov	r0, r6
 8015ef6:	f7f7 fa75 	bl	800d3e4 <ucdr_serialize_bool>
 8015efa:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8015efe:	4005      	ands	r5, r0
 8015f00:	b2ed      	uxtb	r5, r5
 8015f02:	2b00      	cmp	r3, #0
 8015f04:	d169      	bne.n	8015fda <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xfe>
 8015f06:	4628      	mov	r0, r5
 8015f08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015f0c:	6861      	ldr	r1, [r4, #4]
 8015f0e:	4630      	mov	r0, r6
 8015f10:	f7f7 fcac 	bl	800d86c <ucdr_serialize_uint32_t>
 8015f14:	6863      	ldr	r3, [r4, #4]
 8015f16:	2b00      	cmp	r3, #0
 8015f18:	d06b      	beq.n	8015ff2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x116>
 8015f1a:	2800      	cmp	r0, #0
 8015f1c:	d067      	beq.n	8015fee <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8015f1e:	68a1      	ldr	r1, [r4, #8]
 8015f20:	4630      	mov	r0, r6
 8015f22:	f003 fe75 	bl	8019c10 <ucdr_serialize_string>
 8015f26:	6863      	ldr	r3, [r4, #4]
 8015f28:	2b01      	cmp	r3, #1
 8015f2a:	d953      	bls.n	8015fd4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8015f2c:	2800      	cmp	r0, #0
 8015f2e:	d05e      	beq.n	8015fee <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8015f30:	68e1      	ldr	r1, [r4, #12]
 8015f32:	4630      	mov	r0, r6
 8015f34:	f003 fe6c 	bl	8019c10 <ucdr_serialize_string>
 8015f38:	6863      	ldr	r3, [r4, #4]
 8015f3a:	2b02      	cmp	r3, #2
 8015f3c:	d94a      	bls.n	8015fd4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8015f3e:	2800      	cmp	r0, #0
 8015f40:	d055      	beq.n	8015fee <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8015f42:	6921      	ldr	r1, [r4, #16]
 8015f44:	4630      	mov	r0, r6
 8015f46:	f003 fe63 	bl	8019c10 <ucdr_serialize_string>
 8015f4a:	6863      	ldr	r3, [r4, #4]
 8015f4c:	2b03      	cmp	r3, #3
 8015f4e:	d941      	bls.n	8015fd4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8015f50:	2800      	cmp	r0, #0
 8015f52:	d04c      	beq.n	8015fee <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8015f54:	6961      	ldr	r1, [r4, #20]
 8015f56:	4630      	mov	r0, r6
 8015f58:	f003 fe5a 	bl	8019c10 <ucdr_serialize_string>
 8015f5c:	6863      	ldr	r3, [r4, #4]
 8015f5e:	2b04      	cmp	r3, #4
 8015f60:	d938      	bls.n	8015fd4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8015f62:	2800      	cmp	r0, #0
 8015f64:	d043      	beq.n	8015fee <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8015f66:	69a1      	ldr	r1, [r4, #24]
 8015f68:	4630      	mov	r0, r6
 8015f6a:	f003 fe51 	bl	8019c10 <ucdr_serialize_string>
 8015f6e:	6863      	ldr	r3, [r4, #4]
 8015f70:	2b05      	cmp	r3, #5
 8015f72:	d92f      	bls.n	8015fd4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8015f74:	2800      	cmp	r0, #0
 8015f76:	d03a      	beq.n	8015fee <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8015f78:	69e1      	ldr	r1, [r4, #28]
 8015f7a:	4630      	mov	r0, r6
 8015f7c:	f003 fe48 	bl	8019c10 <ucdr_serialize_string>
 8015f80:	6863      	ldr	r3, [r4, #4]
 8015f82:	2b06      	cmp	r3, #6
 8015f84:	d926      	bls.n	8015fd4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8015f86:	b390      	cbz	r0, 8015fee <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8015f88:	6a21      	ldr	r1, [r4, #32]
 8015f8a:	4630      	mov	r0, r6
 8015f8c:	f003 fe40 	bl	8019c10 <ucdr_serialize_string>
 8015f90:	6863      	ldr	r3, [r4, #4]
 8015f92:	2b07      	cmp	r3, #7
 8015f94:	d91e      	bls.n	8015fd4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8015f96:	b350      	cbz	r0, 8015fee <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8015f98:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8015f9a:	4630      	mov	r0, r6
 8015f9c:	f003 fe38 	bl	8019c10 <ucdr_serialize_string>
 8015fa0:	6863      	ldr	r3, [r4, #4]
 8015fa2:	2b08      	cmp	r3, #8
 8015fa4:	d916      	bls.n	8015fd4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8015fa6:	b310      	cbz	r0, 8015fee <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8015fa8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8015faa:	4630      	mov	r0, r6
 8015fac:	f003 fe30 	bl	8019c10 <ucdr_serialize_string>
 8015fb0:	6863      	ldr	r3, [r4, #4]
 8015fb2:	2b09      	cmp	r3, #9
 8015fb4:	d90e      	bls.n	8015fd4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8015fb6:	b1d0      	cbz	r0, 8015fee <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8015fb8:	f104 082c 	add.w	r8, r4, #44	; 0x2c
 8015fbc:	2709      	movs	r7, #9
 8015fbe:	e000      	b.n	8015fc2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8015fc0:	b1a8      	cbz	r0, 8015fee <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8015fc2:	f858 1b04 	ldr.w	r1, [r8], #4
 8015fc6:	4630      	mov	r0, r6
 8015fc8:	f003 fe22 	bl	8019c10 <ucdr_serialize_string>
 8015fcc:	3701      	adds	r7, #1
 8015fce:	6862      	ldr	r2, [r4, #4]
 8015fd0:	4297      	cmp	r7, r2
 8015fd2:	d3f5      	bcc.n	8015fc0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8015fd4:	4005      	ands	r5, r0
 8015fd6:	b2ed      	uxtb	r5, r5
 8015fd8:	e78a      	b.n	8015ef0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8015fda:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8015fdc:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8015fe0:	4630      	mov	r0, r6
 8015fe2:	f7f8 fda5 	bl	800eb30 <ucdr_serialize_sequence_uint8_t>
 8015fe6:	4005      	ands	r5, r0
 8015fe8:	4628      	mov	r0, r5
 8015fea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015fee:	2500      	movs	r5, #0
 8015ff0:	e77e      	b.n	8015ef0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8015ff2:	4028      	ands	r0, r5
 8015ff4:	b2c5      	uxtb	r5, r0
 8015ff6:	e77b      	b.n	8015ef0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>

08015ff8 <uxr_serialize_OBJK_Subscriber_Binary>:
 8015ff8:	b570      	push	{r4, r5, r6, lr}
 8015ffa:	460d      	mov	r5, r1
 8015ffc:	7809      	ldrb	r1, [r1, #0]
 8015ffe:	4606      	mov	r6, r0
 8016000:	f7f7 f9f0 	bl	800d3e4 <ucdr_serialize_bool>
 8016004:	782b      	ldrb	r3, [r5, #0]
 8016006:	4604      	mov	r4, r0
 8016008:	b94b      	cbnz	r3, 801601e <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 801600a:	7a29      	ldrb	r1, [r5, #8]
 801600c:	4630      	mov	r0, r6
 801600e:	f7f7 f9e9 	bl	800d3e4 <ucdr_serialize_bool>
 8016012:	7a2b      	ldrb	r3, [r5, #8]
 8016014:	4004      	ands	r4, r0
 8016016:	b2e4      	uxtb	r4, r4
 8016018:	b943      	cbnz	r3, 801602c <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 801601a:	4620      	mov	r0, r4
 801601c:	bd70      	pop	{r4, r5, r6, pc}
 801601e:	6869      	ldr	r1, [r5, #4]
 8016020:	4630      	mov	r0, r6
 8016022:	f003 fdf5 	bl	8019c10 <ucdr_serialize_string>
 8016026:	4004      	ands	r4, r0
 8016028:	b2e4      	uxtb	r4, r4
 801602a:	e7ee      	b.n	801600a <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 801602c:	f105 010c 	add.w	r1, r5, #12
 8016030:	4630      	mov	r0, r6
 8016032:	f7ff ff53 	bl	8015edc <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 8016036:	4004      	ands	r4, r0
 8016038:	4620      	mov	r0, r4
 801603a:	bd70      	pop	{r4, r5, r6, pc}

0801603c <uxr_serialize_OBJK_Endpoint_QosBinary>:
 801603c:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 8016040:	4688      	mov	r8, r1
 8016042:	4681      	mov	r9, r0
 8016044:	8809      	ldrh	r1, [r1, #0]
 8016046:	f7f7 fa27 	bl	800d498 <ucdr_serialize_uint16_t>
 801604a:	4606      	mov	r6, r0
 801604c:	f898 1002 	ldrb.w	r1, [r8, #2]
 8016050:	4648      	mov	r0, r9
 8016052:	f7f7 f9c7 	bl	800d3e4 <ucdr_serialize_bool>
 8016056:	f898 3002 	ldrb.w	r3, [r8, #2]
 801605a:	4006      	ands	r6, r0
 801605c:	b2f5      	uxtb	r5, r6
 801605e:	b9eb      	cbnz	r3, 801609c <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 8016060:	f898 1006 	ldrb.w	r1, [r8, #6]
 8016064:	4648      	mov	r0, r9
 8016066:	f7f7 f9bd 	bl	800d3e4 <ucdr_serialize_bool>
 801606a:	f898 3006 	ldrb.w	r3, [r8, #6]
 801606e:	4005      	ands	r5, r0
 8016070:	bb7b      	cbnz	r3, 80160d2 <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 8016072:	f898 100c 	ldrb.w	r1, [r8, #12]
 8016076:	4648      	mov	r0, r9
 8016078:	f7f7 f9b4 	bl	800d3e4 <ucdr_serialize_bool>
 801607c:	f898 300c 	ldrb.w	r3, [r8, #12]
 8016080:	4005      	ands	r5, r0
 8016082:	b9f3      	cbnz	r3, 80160c2 <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 8016084:	f898 1014 	ldrb.w	r1, [r8, #20]
 8016088:	4648      	mov	r0, r9
 801608a:	f7f7 f9ab 	bl	800d3e4 <ucdr_serialize_bool>
 801608e:	f898 3014 	ldrb.w	r3, [r8, #20]
 8016092:	4005      	ands	r5, r0
 8016094:	b94b      	cbnz	r3, 80160aa <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 8016096:	4628      	mov	r0, r5
 8016098:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 801609c:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 80160a0:	4648      	mov	r0, r9
 80160a2:	f7f7 f9f9 	bl	800d498 <ucdr_serialize_uint16_t>
 80160a6:	4005      	ands	r5, r0
 80160a8:	e7da      	b.n	8016060 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 80160aa:	f8d8 2018 	ldr.w	r2, [r8, #24]
 80160ae:	f108 011c 	add.w	r1, r8, #28
 80160b2:	4648      	mov	r0, r9
 80160b4:	f7f8 fd3c 	bl	800eb30 <ucdr_serialize_sequence_uint8_t>
 80160b8:	4028      	ands	r0, r5
 80160ba:	b2c5      	uxtb	r5, r0
 80160bc:	4628      	mov	r0, r5
 80160be:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 80160c2:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80160c6:	4648      	mov	r0, r9
 80160c8:	f7f7 fbd0 	bl	800d86c <ucdr_serialize_uint32_t>
 80160cc:	4028      	ands	r0, r5
 80160ce:	b2c5      	uxtb	r5, r0
 80160d0:	e7d8      	b.n	8016084 <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 80160d2:	f8d8 1008 	ldr.w	r1, [r8, #8]
 80160d6:	4648      	mov	r0, r9
 80160d8:	f7f7 fbc8 	bl	800d86c <ucdr_serialize_uint32_t>
 80160dc:	4028      	ands	r0, r5
 80160de:	b2c5      	uxtb	r5, r0
 80160e0:	e7c7      	b.n	8016072 <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 80160e2:	bf00      	nop

080160e4 <uxr_serialize_OBJK_DataReader_Binary>:
 80160e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80160e6:	2202      	movs	r2, #2
 80160e8:	460c      	mov	r4, r1
 80160ea:	4606      	mov	r6, r0
 80160ec:	f7fc fe58 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 80160f0:	4605      	mov	r5, r0
 80160f2:	78a1      	ldrb	r1, [r4, #2]
 80160f4:	4630      	mov	r0, r6
 80160f6:	f7f7 f975 	bl	800d3e4 <ucdr_serialize_bool>
 80160fa:	78a3      	ldrb	r3, [r4, #2]
 80160fc:	4005      	ands	r5, r0
 80160fe:	b2ed      	uxtb	r5, r5
 8016100:	b90b      	cbnz	r3, 8016106 <uxr_serialize_OBJK_DataReader_Binary+0x22>
 8016102:	4628      	mov	r0, r5
 8016104:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016106:	f104 0108 	add.w	r1, r4, #8
 801610a:	4630      	mov	r0, r6
 801610c:	f7ff ff96 	bl	801603c <uxr_serialize_OBJK_Endpoint_QosBinary>
 8016110:	4607      	mov	r7, r0
 8016112:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8016116:	4630      	mov	r0, r6
 8016118:	f7f7 f964 	bl	800d3e4 <ucdr_serialize_bool>
 801611c:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8016120:	4038      	ands	r0, r7
 8016122:	b2c7      	uxtb	r7, r0
 8016124:	b95b      	cbnz	r3, 801613e <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 8016126:	f894 1038 	ldrb.w	r1, [r4, #56]	; 0x38
 801612a:	4630      	mov	r0, r6
 801612c:	f7f7 f95a 	bl	800d3e4 <ucdr_serialize_bool>
 8016130:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8016134:	4007      	ands	r7, r0
 8016136:	b94b      	cbnz	r3, 801614c <uxr_serialize_OBJK_DataReader_Binary+0x68>
 8016138:	403d      	ands	r5, r7
 801613a:	4628      	mov	r0, r5
 801613c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801613e:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	; 0x30
 8016142:	4630      	mov	r0, r6
 8016144:	f7f7 fde8 	bl	800dd18 <ucdr_serialize_uint64_t>
 8016148:	4007      	ands	r7, r0
 801614a:	e7ec      	b.n	8016126 <uxr_serialize_OBJK_DataReader_Binary+0x42>
 801614c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801614e:	4630      	mov	r0, r6
 8016150:	f003 fd5e 	bl	8019c10 <ucdr_serialize_string>
 8016154:	4007      	ands	r7, r0
 8016156:	b2ff      	uxtb	r7, r7
 8016158:	e7ee      	b.n	8016138 <uxr_serialize_OBJK_DataReader_Binary+0x54>
 801615a:	bf00      	nop

0801615c <uxr_serialize_OBJK_DataWriter_Binary>:
 801615c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801615e:	2202      	movs	r2, #2
 8016160:	460d      	mov	r5, r1
 8016162:	4606      	mov	r6, r0
 8016164:	f7fc fe1c 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 8016168:	4604      	mov	r4, r0
 801616a:	78a9      	ldrb	r1, [r5, #2]
 801616c:	4630      	mov	r0, r6
 801616e:	f7f7 f939 	bl	800d3e4 <ucdr_serialize_bool>
 8016172:	78ab      	ldrb	r3, [r5, #2]
 8016174:	4004      	ands	r4, r0
 8016176:	b2e4      	uxtb	r4, r4
 8016178:	b90b      	cbnz	r3, 801617e <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 801617a:	4620      	mov	r0, r4
 801617c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801617e:	f105 0108 	add.w	r1, r5, #8
 8016182:	4630      	mov	r0, r6
 8016184:	f7ff ff5a 	bl	801603c <uxr_serialize_OBJK_Endpoint_QosBinary>
 8016188:	4607      	mov	r7, r0
 801618a:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
 801618e:	4630      	mov	r0, r6
 8016190:	f7f7 f928 	bl	800d3e4 <ucdr_serialize_bool>
 8016194:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
 8016198:	4038      	ands	r0, r7
 801619a:	b2c7      	uxtb	r7, r0
 801619c:	b913      	cbnz	r3, 80161a4 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 801619e:	403c      	ands	r4, r7
 80161a0:	4620      	mov	r0, r4
 80161a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80161a4:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	; 0x30
 80161a8:	4630      	mov	r0, r6
 80161aa:	f7f7 fdb5 	bl	800dd18 <ucdr_serialize_uint64_t>
 80161ae:	4007      	ands	r7, r0
 80161b0:	e7f5      	b.n	801619e <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 80161b2:	bf00      	nop

080161b4 <uxr_serialize_OBJK_Replier_Binary>:
 80161b4:	e92d 41b8 	stmdb	sp!, {r3, r4, r5, r7, r8, lr}
 80161b8:	460f      	mov	r7, r1
 80161ba:	4680      	mov	r8, r0
 80161bc:	6809      	ldr	r1, [r1, #0]
 80161be:	f003 fd27 	bl	8019c10 <ucdr_serialize_string>
 80161c2:	4605      	mov	r5, r0
 80161c4:	6879      	ldr	r1, [r7, #4]
 80161c6:	4640      	mov	r0, r8
 80161c8:	f003 fd22 	bl	8019c10 <ucdr_serialize_string>
 80161cc:	4005      	ands	r5, r0
 80161ce:	68b9      	ldr	r1, [r7, #8]
 80161d0:	4640      	mov	r0, r8
 80161d2:	b2ec      	uxtb	r4, r5
 80161d4:	f003 fd1c 	bl	8019c10 <ucdr_serialize_string>
 80161d8:	7b39      	ldrb	r1, [r7, #12]
 80161da:	4004      	ands	r4, r0
 80161dc:	4640      	mov	r0, r8
 80161de:	f7f7 f901 	bl	800d3e4 <ucdr_serialize_bool>
 80161e2:	7b3b      	ldrb	r3, [r7, #12]
 80161e4:	4004      	ands	r4, r0
 80161e6:	b94b      	cbnz	r3, 80161fc <uxr_serialize_OBJK_Replier_Binary+0x48>
 80161e8:	7d39      	ldrb	r1, [r7, #20]
 80161ea:	4640      	mov	r0, r8
 80161ec:	f7f7 f8fa 	bl	800d3e4 <ucdr_serialize_bool>
 80161f0:	7d3b      	ldrb	r3, [r7, #20]
 80161f2:	4004      	ands	r4, r0
 80161f4:	b943      	cbnz	r3, 8016208 <uxr_serialize_OBJK_Replier_Binary+0x54>
 80161f6:	4620      	mov	r0, r4
 80161f8:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 80161fc:	6939      	ldr	r1, [r7, #16]
 80161fe:	4640      	mov	r0, r8
 8016200:	f003 fd06 	bl	8019c10 <ucdr_serialize_string>
 8016204:	4004      	ands	r4, r0
 8016206:	e7ef      	b.n	80161e8 <uxr_serialize_OBJK_Replier_Binary+0x34>
 8016208:	69b9      	ldr	r1, [r7, #24]
 801620a:	4640      	mov	r0, r8
 801620c:	f003 fd00 	bl	8019c10 <ucdr_serialize_string>
 8016210:	4004      	ands	r4, r0
 8016212:	b2e4      	uxtb	r4, r4
 8016214:	4620      	mov	r0, r4
 8016216:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 801621a:	bf00      	nop

0801621c <uxr_deserialize_ObjectVariant>:
 801621c:	b570      	push	{r4, r5, r6, lr}
 801621e:	4605      	mov	r5, r0
 8016220:	460e      	mov	r6, r1
 8016222:	f7f7 f923 	bl	800d46c <ucdr_deserialize_uint8_t>
 8016226:	b168      	cbz	r0, 8016244 <uxr_deserialize_ObjectVariant+0x28>
 8016228:	7833      	ldrb	r3, [r6, #0]
 801622a:	4604      	mov	r4, r0
 801622c:	3b01      	subs	r3, #1
 801622e:	2b0d      	cmp	r3, #13
 8016230:	d809      	bhi.n	8016246 <uxr_deserialize_ObjectVariant+0x2a>
 8016232:	e8df f003 	tbb	[pc, r3]
 8016236:	0a41      	.short	0x0a41
 8016238:	0a0a2323 	.word	0x0a0a2323
 801623c:	10080a0a 	.word	0x10080a0a
 8016240:	565c1010 	.word	0x565c1010
 8016244:	2400      	movs	r4, #0
 8016246:	4620      	mov	r0, r4
 8016248:	bd70      	pop	{r4, r5, r6, pc}
 801624a:	1d31      	adds	r1, r6, #4
 801624c:	4628      	mov	r0, r5
 801624e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016252:	f7ff bd21 	b.w	8015c98 <uxr_deserialize_DATAWRITER_Representation>
 8016256:	1d31      	adds	r1, r6, #4
 8016258:	4628      	mov	r0, r5
 801625a:	f7f7 f907 	bl	800d46c <ucdr_deserialize_uint8_t>
 801625e:	2800      	cmp	r0, #0
 8016260:	d0f0      	beq.n	8016244 <uxr_deserialize_ObjectVariant+0x28>
 8016262:	7933      	ldrb	r3, [r6, #4]
 8016264:	2b01      	cmp	r3, #1
 8016266:	d001      	beq.n	801626c <uxr_deserialize_ObjectVariant+0x50>
 8016268:	2b02      	cmp	r3, #2
 801626a:	d1ec      	bne.n	8016246 <uxr_deserialize_ObjectVariant+0x2a>
 801626c:	68b1      	ldr	r1, [r6, #8]
 801626e:	4628      	mov	r0, r5
 8016270:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016274:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016278:	f003 bcda 	b.w	8019c30 <ucdr_deserialize_string>
 801627c:	1d31      	adds	r1, r6, #4
 801627e:	4628      	mov	r0, r5
 8016280:	f7f7 f8f4 	bl	800d46c <ucdr_deserialize_uint8_t>
 8016284:	4604      	mov	r4, r0
 8016286:	b170      	cbz	r0, 80162a6 <uxr_deserialize_ObjectVariant+0x8a>
 8016288:	7933      	ldrb	r3, [r6, #4]
 801628a:	2b02      	cmp	r3, #2
 801628c:	d04c      	beq.n	8016328 <uxr_deserialize_ObjectVariant+0x10c>
 801628e:	2b03      	cmp	r3, #3
 8016290:	d109      	bne.n	80162a6 <uxr_deserialize_ObjectVariant+0x8a>
 8016292:	f106 0308 	add.w	r3, r6, #8
 8016296:	f44f 7200 	mov.w	r2, #512	; 0x200
 801629a:	f106 010c 	add.w	r1, r6, #12
 801629e:	4628      	mov	r0, r5
 80162a0:	f7f8 fc58 	bl	800eb54 <ucdr_deserialize_sequence_uint8_t>
 80162a4:	4604      	mov	r4, r0
 80162a6:	2202      	movs	r2, #2
 80162a8:	f506 7103 	add.w	r1, r6, #524	; 0x20c
 80162ac:	4628      	mov	r0, r5
 80162ae:	f7fc fddb 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 80162b2:	4020      	ands	r0, r4
 80162b4:	b2c4      	uxtb	r4, r0
 80162b6:	e7c6      	b.n	8016246 <uxr_deserialize_ObjectVariant+0x2a>
 80162b8:	1d31      	adds	r1, r6, #4
 80162ba:	4628      	mov	r0, r5
 80162bc:	f7f7 f8d6 	bl	800d46c <ucdr_deserialize_uint8_t>
 80162c0:	4604      	mov	r4, r0
 80162c2:	b130      	cbz	r0, 80162d2 <uxr_deserialize_ObjectVariant+0xb6>
 80162c4:	7933      	ldrb	r3, [r6, #4]
 80162c6:	2b02      	cmp	r3, #2
 80162c8:	d036      	beq.n	8016338 <uxr_deserialize_ObjectVariant+0x11c>
 80162ca:	2b03      	cmp	r3, #3
 80162cc:	d03c      	beq.n	8016348 <uxr_deserialize_ObjectVariant+0x12c>
 80162ce:	2b01      	cmp	r3, #1
 80162d0:	d032      	beq.n	8016338 <uxr_deserialize_ObjectVariant+0x11c>
 80162d2:	f506 7103 	add.w	r1, r6, #524	; 0x20c
 80162d6:	4628      	mov	r0, r5
 80162d8:	f7f7 fe6e 	bl	800dfb8 <ucdr_deserialize_int16_t>
 80162dc:	4020      	ands	r0, r4
 80162de:	b2c4      	uxtb	r4, r0
 80162e0:	e7b1      	b.n	8016246 <uxr_deserialize_ObjectVariant+0x2a>
 80162e2:	1d31      	adds	r1, r6, #4
 80162e4:	4628      	mov	r0, r5
 80162e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80162ea:	f7ff bb8b 	b.w	8015a04 <uxr_deserialize_CLIENT_Representation>
 80162ee:	2204      	movs	r2, #4
 80162f0:	4628      	mov	r0, r5
 80162f2:	18b1      	adds	r1, r6, r2
 80162f4:	f7fc fdb8 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 80162f8:	4604      	mov	r4, r0
 80162fa:	2202      	movs	r2, #2
 80162fc:	f106 0108 	add.w	r1, r6, #8
 8016300:	4628      	mov	r0, r5
 8016302:	f7fc fdb1 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 8016306:	4004      	ands	r4, r0
 8016308:	2202      	movs	r2, #2
 801630a:	f106 010a 	add.w	r1, r6, #10
 801630e:	4628      	mov	r0, r5
 8016310:	b2e4      	uxtb	r4, r4
 8016312:	f7fc fda9 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 8016316:	4603      	mov	r3, r0
 8016318:	f106 010c 	add.w	r1, r6, #12
 801631c:	4628      	mov	r0, r5
 801631e:	401c      	ands	r4, r3
 8016320:	f7f7 f876 	bl	800d410 <ucdr_deserialize_bool>
 8016324:	4004      	ands	r4, r0
 8016326:	e78e      	b.n	8016246 <uxr_deserialize_ObjectVariant+0x2a>
 8016328:	f44f 7200 	mov.w	r2, #512	; 0x200
 801632c:	68b1      	ldr	r1, [r6, #8]
 801632e:	4628      	mov	r0, r5
 8016330:	f003 fc7e 	bl	8019c30 <ucdr_deserialize_string>
 8016334:	4604      	mov	r4, r0
 8016336:	e7b6      	b.n	80162a6 <uxr_deserialize_ObjectVariant+0x8a>
 8016338:	f44f 7200 	mov.w	r2, #512	; 0x200
 801633c:	68b1      	ldr	r1, [r6, #8]
 801633e:	4628      	mov	r0, r5
 8016340:	f003 fc76 	bl	8019c30 <ucdr_deserialize_string>
 8016344:	4604      	mov	r4, r0
 8016346:	e7c4      	b.n	80162d2 <uxr_deserialize_ObjectVariant+0xb6>
 8016348:	f106 0308 	add.w	r3, r6, #8
 801634c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016350:	f106 010c 	add.w	r1, r6, #12
 8016354:	4628      	mov	r0, r5
 8016356:	f7f8 fbfd 	bl	800eb54 <ucdr_deserialize_sequence_uint8_t>
 801635a:	4604      	mov	r4, r0
 801635c:	e7b9      	b.n	80162d2 <uxr_deserialize_ObjectVariant+0xb6>
 801635e:	bf00      	nop

08016360 <uxr_deserialize_BaseObjectRequest>:
 8016360:	b570      	push	{r4, r5, r6, lr}
 8016362:	2202      	movs	r2, #2
 8016364:	4605      	mov	r5, r0
 8016366:	460e      	mov	r6, r1
 8016368:	f7fc fd7e 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 801636c:	2202      	movs	r2, #2
 801636e:	4604      	mov	r4, r0
 8016370:	4628      	mov	r0, r5
 8016372:	18b1      	adds	r1, r6, r2
 8016374:	f7fc fd78 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 8016378:	4020      	ands	r0, r4
 801637a:	b2c0      	uxtb	r0, r0
 801637c:	bd70      	pop	{r4, r5, r6, pc}
 801637e:	bf00      	nop

08016380 <uxr_serialize_ActivityInfoVariant>:
 8016380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016384:	460e      	mov	r6, r1
 8016386:	7809      	ldrb	r1, [r1, #0]
 8016388:	4680      	mov	r8, r0
 801638a:	f7f7 f859 	bl	800d440 <ucdr_serialize_uint8_t>
 801638e:	4607      	mov	r7, r0
 8016390:	b138      	cbz	r0, 80163a2 <uxr_serialize_ActivityInfoVariant+0x22>
 8016392:	7833      	ldrb	r3, [r6, #0]
 8016394:	2b06      	cmp	r3, #6
 8016396:	f000 8081 	beq.w	801649c <uxr_serialize_ActivityInfoVariant+0x11c>
 801639a:	2b0d      	cmp	r3, #13
 801639c:	d014      	beq.n	80163c8 <uxr_serialize_ActivityInfoVariant+0x48>
 801639e:	2b05      	cmp	r3, #5
 80163a0:	d002      	beq.n	80163a8 <uxr_serialize_ActivityInfoVariant+0x28>
 80163a2:	4638      	mov	r0, r7
 80163a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80163a8:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 80163ac:	4640      	mov	r0, r8
 80163ae:	f7f7 fd83 	bl	800deb8 <ucdr_serialize_int16_t>
 80163b2:	4607      	mov	r7, r0
 80163b4:	4640      	mov	r0, r8
 80163b6:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
 80163ba:	f7f7 fcad 	bl	800dd18 <ucdr_serialize_uint64_t>
 80163be:	4038      	ands	r0, r7
 80163c0:	b2c7      	uxtb	r7, r0
 80163c2:	4638      	mov	r0, r7
 80163c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80163c8:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 80163cc:	4640      	mov	r0, r8
 80163ce:	f7f7 fd73 	bl	800deb8 <ucdr_serialize_int16_t>
 80163d2:	68f1      	ldr	r1, [r6, #12]
 80163d4:	4607      	mov	r7, r0
 80163d6:	4640      	mov	r0, r8
 80163d8:	f7f7 fa48 	bl	800d86c <ucdr_serialize_uint32_t>
 80163dc:	68f3      	ldr	r3, [r6, #12]
 80163de:	2b00      	cmp	r3, #0
 80163e0:	d0ed      	beq.n	80163be <uxr_serialize_ActivityInfoVariant+0x3e>
 80163e2:	b318      	cbz	r0, 801642c <uxr_serialize_ActivityInfoVariant+0xac>
 80163e4:	f106 090c 	add.w	r9, r6, #12
 80163e8:	2400      	movs	r4, #0
 80163ea:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 80163ee:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
 80163f2:	7c29      	ldrb	r1, [r5, #16]
 80163f4:	4640      	mov	r0, r8
 80163f6:	f7f7 f823 	bl	800d440 <ucdr_serialize_uint8_t>
 80163fa:	ea4f 0a44 	mov.w	sl, r4, lsl #1
 80163fe:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 8016402:	2800      	cmp	r0, #0
 8016404:	d051      	beq.n	80164aa <uxr_serialize_ActivityInfoVariant+0x12a>
 8016406:	7c2b      	ldrb	r3, [r5, #16]
 8016408:	00c9      	lsls	r1, r1, #3
 801640a:	2b03      	cmp	r3, #3
 801640c:	d854      	bhi.n	80164b8 <uxr_serialize_ActivityInfoVariant+0x138>
 801640e:	e8df f003 	tbb	[pc, r3]
 8016412:	2133      	.short	0x2133
 8016414:	020f      	.short	0x020f
 8016416:	4449      	add	r1, r9
 8016418:	4640      	mov	r0, r8
 801641a:	6889      	ldr	r1, [r1, #8]
 801641c:	f003 fbf8 	bl	8019c10 <ucdr_serialize_string>
 8016420:	3401      	adds	r4, #1
 8016422:	68f2      	ldr	r2, [r6, #12]
 8016424:	4294      	cmp	r4, r2
 8016426:	d244      	bcs.n	80164b2 <uxr_serialize_ActivityInfoVariant+0x132>
 8016428:	2800      	cmp	r0, #0
 801642a:	d1de      	bne.n	80163ea <uxr_serialize_ActivityInfoVariant+0x6a>
 801642c:	2700      	movs	r7, #0
 801642e:	e7b8      	b.n	80163a2 <uxr_serialize_ActivityInfoVariant+0x22>
 8016430:	3108      	adds	r1, #8
 8016432:	44a2      	add	sl, r4
 8016434:	2210      	movs	r2, #16
 8016436:	4640      	mov	r0, r8
 8016438:	4449      	add	r1, r9
 801643a:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 801643e:	f7fc fcaf 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 8016442:	4605      	mov	r5, r0
 8016444:	f8da 1024 	ldr.w	r1, [sl, #36]	; 0x24
 8016448:	4640      	mov	r0, r8
 801644a:	f7f7 fa0f 	bl	800d86c <ucdr_serialize_uint32_t>
 801644e:	4028      	ands	r0, r5
 8016450:	b2c0      	uxtb	r0, r0
 8016452:	e7e5      	b.n	8016420 <uxr_serialize_ActivityInfoVariant+0xa0>
 8016454:	3108      	adds	r1, #8
 8016456:	44a2      	add	sl, r4
 8016458:	2204      	movs	r2, #4
 801645a:	4640      	mov	r0, r8
 801645c:	4449      	add	r1, r9
 801645e:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 8016462:	f7fc fc9d 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 8016466:	4605      	mov	r5, r0
 8016468:	f8ba 1018 	ldrh.w	r1, [sl, #24]
 801646c:	4640      	mov	r0, r8
 801646e:	f7f7 f813 	bl	800d498 <ucdr_serialize_uint16_t>
 8016472:	4028      	ands	r0, r5
 8016474:	b2c0      	uxtb	r0, r0
 8016476:	e7d3      	b.n	8016420 <uxr_serialize_ActivityInfoVariant+0xa0>
 8016478:	3108      	adds	r1, #8
 801647a:	44a2      	add	sl, r4
 801647c:	2202      	movs	r2, #2
 801647e:	4640      	mov	r0, r8
 8016480:	4449      	add	r1, r9
 8016482:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 8016486:	f7fc fc8b 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 801648a:	4605      	mov	r5, r0
 801648c:	f89a 1016 	ldrb.w	r1, [sl, #22]
 8016490:	4640      	mov	r0, r8
 8016492:	f7f6 ffd5 	bl	800d440 <ucdr_serialize_uint8_t>
 8016496:	4028      	ands	r0, r5
 8016498:	b2c0      	uxtb	r0, r0
 801649a:	e7c1      	b.n	8016420 <uxr_serialize_ActivityInfoVariant+0xa0>
 801649c:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 80164a0:	4640      	mov	r0, r8
 80164a2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80164a6:	f7f7 bd07 	b.w	800deb8 <ucdr_serialize_int16_t>
 80164aa:	3401      	adds	r4, #1
 80164ac:	68f2      	ldr	r2, [r6, #12]
 80164ae:	42a2      	cmp	r2, r4
 80164b0:	d8bc      	bhi.n	801642c <uxr_serialize_ActivityInfoVariant+0xac>
 80164b2:	4007      	ands	r7, r0
 80164b4:	b2ff      	uxtb	r7, r7
 80164b6:	e774      	b.n	80163a2 <uxr_serialize_ActivityInfoVariant+0x22>
 80164b8:	3401      	adds	r4, #1
 80164ba:	68f3      	ldr	r3, [r6, #12]
 80164bc:	3518      	adds	r5, #24
 80164be:	429c      	cmp	r4, r3
 80164c0:	d397      	bcc.n	80163f2 <uxr_serialize_ActivityInfoVariant+0x72>
 80164c2:	e76e      	b.n	80163a2 <uxr_serialize_ActivityInfoVariant+0x22>

080164c4 <uxr_deserialize_BaseObjectReply>:
 80164c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80164c8:	2202      	movs	r2, #2
 80164ca:	4606      	mov	r6, r0
 80164cc:	460f      	mov	r7, r1
 80164ce:	f7fc fccb 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 80164d2:	2202      	movs	r2, #2
 80164d4:	4605      	mov	r5, r0
 80164d6:	4630      	mov	r0, r6
 80164d8:	18b9      	adds	r1, r7, r2
 80164da:	f7fc fcc5 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 80164de:	4680      	mov	r8, r0
 80164e0:	1d39      	adds	r1, r7, #4
 80164e2:	4630      	mov	r0, r6
 80164e4:	f7f6 ffc2 	bl	800d46c <ucdr_deserialize_uint8_t>
 80164e8:	ea05 0508 	and.w	r5, r5, r8
 80164ec:	4604      	mov	r4, r0
 80164ee:	1d79      	adds	r1, r7, #5
 80164f0:	4630      	mov	r0, r6
 80164f2:	402c      	ands	r4, r5
 80164f4:	f7f6 ffba 	bl	800d46c <ucdr_deserialize_uint8_t>
 80164f8:	4020      	ands	r0, r4
 80164fa:	b2c0      	uxtb	r0, r0
 80164fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016500 <uxr_serialize_ReadSpecification>:
 8016500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016502:	460e      	mov	r6, r1
 8016504:	4607      	mov	r7, r0
 8016506:	7809      	ldrb	r1, [r1, #0]
 8016508:	f7f6 ff9a 	bl	800d440 <ucdr_serialize_uint8_t>
 801650c:	4604      	mov	r4, r0
 801650e:	7871      	ldrb	r1, [r6, #1]
 8016510:	4638      	mov	r0, r7
 8016512:	f7f6 ff95 	bl	800d440 <ucdr_serialize_uint8_t>
 8016516:	4004      	ands	r4, r0
 8016518:	78b1      	ldrb	r1, [r6, #2]
 801651a:	4638      	mov	r0, r7
 801651c:	f7f6 ff62 	bl	800d3e4 <ucdr_serialize_bool>
 8016520:	78b3      	ldrb	r3, [r6, #2]
 8016522:	b2e4      	uxtb	r4, r4
 8016524:	4004      	ands	r4, r0
 8016526:	b943      	cbnz	r3, 801653a <uxr_serialize_ReadSpecification+0x3a>
 8016528:	7a31      	ldrb	r1, [r6, #8]
 801652a:	4638      	mov	r0, r7
 801652c:	f7f6 ff5a 	bl	800d3e4 <ucdr_serialize_bool>
 8016530:	7a33      	ldrb	r3, [r6, #8]
 8016532:	4004      	ands	r4, r0
 8016534:	b93b      	cbnz	r3, 8016546 <uxr_serialize_ReadSpecification+0x46>
 8016536:	4620      	mov	r0, r4
 8016538:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801653a:	6871      	ldr	r1, [r6, #4]
 801653c:	4638      	mov	r0, r7
 801653e:	f003 fb67 	bl	8019c10 <ucdr_serialize_string>
 8016542:	4004      	ands	r4, r0
 8016544:	e7f0      	b.n	8016528 <uxr_serialize_ReadSpecification+0x28>
 8016546:	8971      	ldrh	r1, [r6, #10]
 8016548:	4638      	mov	r0, r7
 801654a:	f7f6 ffa5 	bl	800d498 <ucdr_serialize_uint16_t>
 801654e:	4605      	mov	r5, r0
 8016550:	89b1      	ldrh	r1, [r6, #12]
 8016552:	4638      	mov	r0, r7
 8016554:	f7f6 ffa0 	bl	800d498 <ucdr_serialize_uint16_t>
 8016558:	4005      	ands	r5, r0
 801655a:	89f1      	ldrh	r1, [r6, #14]
 801655c:	4638      	mov	r0, r7
 801655e:	b2ed      	uxtb	r5, r5
 8016560:	f7f6 ff9a 	bl	800d498 <ucdr_serialize_uint16_t>
 8016564:	8a31      	ldrh	r1, [r6, #16]
 8016566:	4025      	ands	r5, r4
 8016568:	4604      	mov	r4, r0
 801656a:	4638      	mov	r0, r7
 801656c:	4025      	ands	r5, r4
 801656e:	f7f6 ff93 	bl	800d498 <ucdr_serialize_uint16_t>
 8016572:	ea00 0405 	and.w	r4, r0, r5
 8016576:	4620      	mov	r0, r4
 8016578:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801657a:	bf00      	nop

0801657c <uxr_serialize_CREATE_CLIENT_Payload>:
 801657c:	f7ff b9ea 	b.w	8015954 <uxr_serialize_CLIENT_Representation>

08016580 <uxr_serialize_CREATE_Payload>:
 8016580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016582:	2202      	movs	r2, #2
 8016584:	4607      	mov	r7, r0
 8016586:	460e      	mov	r6, r1
 8016588:	f7fc fc0a 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 801658c:	2202      	movs	r2, #2
 801658e:	4605      	mov	r5, r0
 8016590:	4638      	mov	r0, r7
 8016592:	18b1      	adds	r1, r6, r2
 8016594:	f7fc fc04 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 8016598:	7931      	ldrb	r1, [r6, #4]
 801659a:	4604      	mov	r4, r0
 801659c:	4638      	mov	r0, r7
 801659e:	f7f6 ff4f 	bl	800d440 <ucdr_serialize_uint8_t>
 80165a2:	b170      	cbz	r0, 80165c2 <uxr_serialize_CREATE_Payload+0x42>
 80165a4:	7933      	ldrb	r3, [r6, #4]
 80165a6:	402c      	ands	r4, r5
 80165a8:	3b01      	subs	r3, #1
 80165aa:	b2e4      	uxtb	r4, r4
 80165ac:	2b0d      	cmp	r3, #13
 80165ae:	d809      	bhi.n	80165c4 <uxr_serialize_CREATE_Payload+0x44>
 80165b0:	e8df f003 	tbb	[pc, r3]
 80165b4:	23230a4c 	.word	0x23230a4c
 80165b8:	0a0a0a0a 	.word	0x0a0a0a0a
 80165bc:	12121208 	.word	0x12121208
 80165c0:	3e45      	.short	0x3e45
 80165c2:	2400      	movs	r4, #0
 80165c4:	4620      	mov	r0, r4
 80165c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80165c8:	f106 0108 	add.w	r1, r6, #8
 80165cc:	4638      	mov	r0, r7
 80165ce:	f7ff fac7 	bl	8015b60 <uxr_serialize_DATAWRITER_Representation>
 80165d2:	4004      	ands	r4, r0
 80165d4:	4620      	mov	r0, r4
 80165d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80165d8:	7a31      	ldrb	r1, [r6, #8]
 80165da:	4638      	mov	r0, r7
 80165dc:	f7f6 ff30 	bl	800d440 <ucdr_serialize_uint8_t>
 80165e0:	2800      	cmp	r0, #0
 80165e2:	d0ee      	beq.n	80165c2 <uxr_serialize_CREATE_Payload+0x42>
 80165e4:	7a33      	ldrb	r3, [r6, #8]
 80165e6:	2b01      	cmp	r3, #1
 80165e8:	d001      	beq.n	80165ee <uxr_serialize_CREATE_Payload+0x6e>
 80165ea:	2b02      	cmp	r3, #2
 80165ec:	d1ea      	bne.n	80165c4 <uxr_serialize_CREATE_Payload+0x44>
 80165ee:	68f1      	ldr	r1, [r6, #12]
 80165f0:	4638      	mov	r0, r7
 80165f2:	f003 fb0d 	bl	8019c10 <ucdr_serialize_string>
 80165f6:	4004      	ands	r4, r0
 80165f8:	e7e4      	b.n	80165c4 <uxr_serialize_CREATE_Payload+0x44>
 80165fa:	7a31      	ldrb	r1, [r6, #8]
 80165fc:	4638      	mov	r0, r7
 80165fe:	f7f6 ff1f 	bl	800d440 <ucdr_serialize_uint8_t>
 8016602:	4605      	mov	r5, r0
 8016604:	b158      	cbz	r0, 801661e <uxr_serialize_CREATE_Payload+0x9e>
 8016606:	7a33      	ldrb	r3, [r6, #8]
 8016608:	2b02      	cmp	r3, #2
 801660a:	d034      	beq.n	8016676 <uxr_serialize_CREATE_Payload+0xf6>
 801660c:	2b03      	cmp	r3, #3
 801660e:	d106      	bne.n	801661e <uxr_serialize_CREATE_Payload+0x9e>
 8016610:	68f2      	ldr	r2, [r6, #12]
 8016612:	f106 0110 	add.w	r1, r6, #16
 8016616:	4638      	mov	r0, r7
 8016618:	f7f8 fa8a 	bl	800eb30 <ucdr_serialize_sequence_uint8_t>
 801661c:	4605      	mov	r5, r0
 801661e:	2202      	movs	r2, #2
 8016620:	f506 7104 	add.w	r1, r6, #528	; 0x210
 8016624:	4638      	mov	r0, r7
 8016626:	f7fc fbbb 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 801662a:	4028      	ands	r0, r5
 801662c:	4004      	ands	r4, r0
 801662e:	e7c9      	b.n	80165c4 <uxr_serialize_CREATE_Payload+0x44>
 8016630:	f106 0108 	add.w	r1, r6, #8
 8016634:	4638      	mov	r0, r7
 8016636:	f7ff f98d 	bl	8015954 <uxr_serialize_CLIENT_Representation>
 801663a:	4004      	ands	r4, r0
 801663c:	e7c2      	b.n	80165c4 <uxr_serialize_CREATE_Payload+0x44>
 801663e:	f106 0108 	add.w	r1, r6, #8
 8016642:	4638      	mov	r0, r7
 8016644:	f7ff fa42 	bl	8015acc <uxr_serialize_AGENT_Representation>
 8016648:	4004      	ands	r4, r0
 801664a:	e7bb      	b.n	80165c4 <uxr_serialize_CREATE_Payload+0x44>
 801664c:	7a31      	ldrb	r1, [r6, #8]
 801664e:	4638      	mov	r0, r7
 8016650:	f7f6 fef6 	bl	800d440 <ucdr_serialize_uint8_t>
 8016654:	4605      	mov	r5, r0
 8016656:	b130      	cbz	r0, 8016666 <uxr_serialize_CREATE_Payload+0xe6>
 8016658:	7a33      	ldrb	r3, [r6, #8]
 801665a:	2b02      	cmp	r3, #2
 801665c:	d011      	beq.n	8016682 <uxr_serialize_CREATE_Payload+0x102>
 801665e:	2b03      	cmp	r3, #3
 8016660:	d015      	beq.n	801668e <uxr_serialize_CREATE_Payload+0x10e>
 8016662:	2b01      	cmp	r3, #1
 8016664:	d00d      	beq.n	8016682 <uxr_serialize_CREATE_Payload+0x102>
 8016666:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	; 0x210
 801666a:	4638      	mov	r0, r7
 801666c:	f7f7 fc24 	bl	800deb8 <ucdr_serialize_int16_t>
 8016670:	4028      	ands	r0, r5
 8016672:	4004      	ands	r4, r0
 8016674:	e7a6      	b.n	80165c4 <uxr_serialize_CREATE_Payload+0x44>
 8016676:	68f1      	ldr	r1, [r6, #12]
 8016678:	4638      	mov	r0, r7
 801667a:	f003 fac9 	bl	8019c10 <ucdr_serialize_string>
 801667e:	4605      	mov	r5, r0
 8016680:	e7cd      	b.n	801661e <uxr_serialize_CREATE_Payload+0x9e>
 8016682:	68f1      	ldr	r1, [r6, #12]
 8016684:	4638      	mov	r0, r7
 8016686:	f003 fac3 	bl	8019c10 <ucdr_serialize_string>
 801668a:	4605      	mov	r5, r0
 801668c:	e7eb      	b.n	8016666 <uxr_serialize_CREATE_Payload+0xe6>
 801668e:	68f2      	ldr	r2, [r6, #12]
 8016690:	f106 0110 	add.w	r1, r6, #16
 8016694:	4638      	mov	r0, r7
 8016696:	f7f8 fa4b 	bl	800eb30 <ucdr_serialize_sequence_uint8_t>
 801669a:	4605      	mov	r5, r0
 801669c:	e7e3      	b.n	8016666 <uxr_serialize_CREATE_Payload+0xe6>
 801669e:	bf00      	nop

080166a0 <uxr_deserialize_GET_INFO_Payload>:
 80166a0:	b570      	push	{r4, r5, r6, lr}
 80166a2:	2202      	movs	r2, #2
 80166a4:	4605      	mov	r5, r0
 80166a6:	460e      	mov	r6, r1
 80166a8:	f7fc fbde 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 80166ac:	2202      	movs	r2, #2
 80166ae:	4604      	mov	r4, r0
 80166b0:	4628      	mov	r0, r5
 80166b2:	18b1      	adds	r1, r6, r2
 80166b4:	f7fc fbd8 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 80166b8:	4603      	mov	r3, r0
 80166ba:	1d31      	adds	r1, r6, #4
 80166bc:	4628      	mov	r0, r5
 80166be:	401c      	ands	r4, r3
 80166c0:	f7f7 fa04 	bl	800dacc <ucdr_deserialize_uint32_t>
 80166c4:	b2e4      	uxtb	r4, r4
 80166c6:	4020      	ands	r0, r4
 80166c8:	bd70      	pop	{r4, r5, r6, pc}
 80166ca:	bf00      	nop

080166cc <uxr_serialize_DELETE_Payload>:
 80166cc:	b570      	push	{r4, r5, r6, lr}
 80166ce:	2202      	movs	r2, #2
 80166d0:	4605      	mov	r5, r0
 80166d2:	460e      	mov	r6, r1
 80166d4:	f7fc fb64 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 80166d8:	2202      	movs	r2, #2
 80166da:	4604      	mov	r4, r0
 80166dc:	4628      	mov	r0, r5
 80166de:	18b1      	adds	r1, r6, r2
 80166e0:	f7fc fb5e 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 80166e4:	4020      	ands	r0, r4
 80166e6:	b2c0      	uxtb	r0, r0
 80166e8:	bd70      	pop	{r4, r5, r6, pc}
 80166ea:	bf00      	nop

080166ec <uxr_deserialize_STATUS_AGENT_Payload>:
 80166ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80166f0:	460e      	mov	r6, r1
 80166f2:	4605      	mov	r5, r0
 80166f4:	f7f6 feba 	bl	800d46c <ucdr_deserialize_uint8_t>
 80166f8:	4604      	mov	r4, r0
 80166fa:	1c71      	adds	r1, r6, #1
 80166fc:	4628      	mov	r0, r5
 80166fe:	f7f6 feb5 	bl	800d46c <ucdr_deserialize_uint8_t>
 8016702:	2204      	movs	r2, #4
 8016704:	4681      	mov	r9, r0
 8016706:	4628      	mov	r0, r5
 8016708:	18b1      	adds	r1, r6, r2
 801670a:	f7fc fbad 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 801670e:	f106 0108 	add.w	r1, r6, #8
 8016712:	4680      	mov	r8, r0
 8016714:	2202      	movs	r2, #2
 8016716:	4628      	mov	r0, r5
 8016718:	f7fc fba6 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 801671c:	ea04 0309 	and.w	r3, r4, r9
 8016720:	4607      	mov	r7, r0
 8016722:	2202      	movs	r2, #2
 8016724:	b2db      	uxtb	r3, r3
 8016726:	f106 010a 	add.w	r1, r6, #10
 801672a:	4628      	mov	r0, r5
 801672c:	ea03 0408 	and.w	r4, r3, r8
 8016730:	f7fc fb9a 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 8016734:	4603      	mov	r3, r0
 8016736:	4628      	mov	r0, r5
 8016738:	403c      	ands	r4, r7
 801673a:	f106 010c 	add.w	r1, r6, #12
 801673e:	461d      	mov	r5, r3
 8016740:	f7f6 fe66 	bl	800d410 <ucdr_deserialize_bool>
 8016744:	4025      	ands	r5, r4
 8016746:	4028      	ands	r0, r5
 8016748:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0801674c <uxr_deserialize_STATUS_Payload>:
 801674c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016750:	2202      	movs	r2, #2
 8016752:	4606      	mov	r6, r0
 8016754:	460f      	mov	r7, r1
 8016756:	f7fc fb87 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 801675a:	2202      	movs	r2, #2
 801675c:	4605      	mov	r5, r0
 801675e:	4630      	mov	r0, r6
 8016760:	18b9      	adds	r1, r7, r2
 8016762:	f7fc fb81 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 8016766:	4680      	mov	r8, r0
 8016768:	1d39      	adds	r1, r7, #4
 801676a:	4630      	mov	r0, r6
 801676c:	f7f6 fe7e 	bl	800d46c <ucdr_deserialize_uint8_t>
 8016770:	ea05 0508 	and.w	r5, r5, r8
 8016774:	4604      	mov	r4, r0
 8016776:	1d79      	adds	r1, r7, #5
 8016778:	4630      	mov	r0, r6
 801677a:	402c      	ands	r4, r5
 801677c:	f7f6 fe76 	bl	800d46c <ucdr_deserialize_uint8_t>
 8016780:	4020      	ands	r0, r4
 8016782:	b2c0      	uxtb	r0, r0
 8016784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016788 <uxr_serialize_INFO_Payload>:
 8016788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801678c:	2202      	movs	r2, #2
 801678e:	460c      	mov	r4, r1
 8016790:	4605      	mov	r5, r0
 8016792:	f7fc fb05 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 8016796:	2202      	movs	r2, #2
 8016798:	4680      	mov	r8, r0
 801679a:	4628      	mov	r0, r5
 801679c:	18a1      	adds	r1, r4, r2
 801679e:	f7fc faff 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 80167a2:	4607      	mov	r7, r0
 80167a4:	7921      	ldrb	r1, [r4, #4]
 80167a6:	4628      	mov	r0, r5
 80167a8:	f7f6 fe4a 	bl	800d440 <ucdr_serialize_uint8_t>
 80167ac:	ea08 0807 	and.w	r8, r8, r7
 80167b0:	4606      	mov	r6, r0
 80167b2:	7961      	ldrb	r1, [r4, #5]
 80167b4:	4628      	mov	r0, r5
 80167b6:	ea06 0608 	and.w	r6, r6, r8
 80167ba:	f7f6 fe41 	bl	800d440 <ucdr_serialize_uint8_t>
 80167be:	7a21      	ldrb	r1, [r4, #8]
 80167c0:	4030      	ands	r0, r6
 80167c2:	b2c7      	uxtb	r7, r0
 80167c4:	4628      	mov	r0, r5
 80167c6:	f7f6 fe0d 	bl	800d3e4 <ucdr_serialize_bool>
 80167ca:	7a23      	ldrb	r3, [r4, #8]
 80167cc:	4606      	mov	r6, r0
 80167ce:	b96b      	cbnz	r3, 80167ec <uxr_serialize_INFO_Payload+0x64>
 80167d0:	f894 121c 	ldrb.w	r1, [r4, #540]	; 0x21c
 80167d4:	4628      	mov	r0, r5
 80167d6:	f7f6 fe05 	bl	800d3e4 <ucdr_serialize_bool>
 80167da:	f894 321c 	ldrb.w	r3, [r4, #540]	; 0x21c
 80167de:	4030      	ands	r0, r6
 80167e0:	b2c6      	uxtb	r6, r0
 80167e2:	b983      	cbnz	r3, 8016806 <uxr_serialize_INFO_Payload+0x7e>
 80167e4:	ea06 0007 	and.w	r0, r6, r7
 80167e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80167ec:	7b21      	ldrb	r1, [r4, #12]
 80167ee:	4628      	mov	r0, r5
 80167f0:	f7f6 fe26 	bl	800d440 <ucdr_serialize_uint8_t>
 80167f4:	b188      	cbz	r0, 801681a <uxr_serialize_INFO_Payload+0x92>
 80167f6:	f104 010c 	add.w	r1, r4, #12
 80167fa:	4628      	mov	r0, r5
 80167fc:	f7ff f9d8 	bl	8015bb0 <uxr_serialize_ObjectVariant.part.0>
 8016800:	4030      	ands	r0, r6
 8016802:	b2c6      	uxtb	r6, r0
 8016804:	e7e4      	b.n	80167d0 <uxr_serialize_INFO_Payload+0x48>
 8016806:	f504 7108 	add.w	r1, r4, #544	; 0x220
 801680a:	4628      	mov	r0, r5
 801680c:	f7ff fdb8 	bl	8016380 <uxr_serialize_ActivityInfoVariant>
 8016810:	4006      	ands	r6, r0
 8016812:	ea06 0007 	and.w	r0, r6, r7
 8016816:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801681a:	4606      	mov	r6, r0
 801681c:	e7d8      	b.n	80167d0 <uxr_serialize_INFO_Payload+0x48>
 801681e:	bf00      	nop

08016820 <uxr_serialize_READ_DATA_Payload>:
 8016820:	b570      	push	{r4, r5, r6, lr}
 8016822:	2202      	movs	r2, #2
 8016824:	4605      	mov	r5, r0
 8016826:	460e      	mov	r6, r1
 8016828:	f7fc faba 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 801682c:	2202      	movs	r2, #2
 801682e:	4604      	mov	r4, r0
 8016830:	4628      	mov	r0, r5
 8016832:	18b1      	adds	r1, r6, r2
 8016834:	f7fc fab4 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 8016838:	4603      	mov	r3, r0
 801683a:	1d31      	adds	r1, r6, #4
 801683c:	4628      	mov	r0, r5
 801683e:	401c      	ands	r4, r3
 8016840:	f7ff fe5e 	bl	8016500 <uxr_serialize_ReadSpecification>
 8016844:	b2e4      	uxtb	r4, r4
 8016846:	4020      	ands	r0, r4
 8016848:	bd70      	pop	{r4, r5, r6, pc}
 801684a:	bf00      	nop

0801684c <uxr_serialize_WRITE_DATA_Payload_Data>:
 801684c:	b570      	push	{r4, r5, r6, lr}
 801684e:	2202      	movs	r2, #2
 8016850:	4605      	mov	r5, r0
 8016852:	460e      	mov	r6, r1
 8016854:	f7fc faa4 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 8016858:	2202      	movs	r2, #2
 801685a:	4604      	mov	r4, r0
 801685c:	4628      	mov	r0, r5
 801685e:	18b1      	adds	r1, r6, r2
 8016860:	f7fc fa9e 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 8016864:	4020      	ands	r0, r4
 8016866:	b2c0      	uxtb	r0, r0
 8016868:	bd70      	pop	{r4, r5, r6, pc}
 801686a:	bf00      	nop

0801686c <uxr_serialize_ACKNACK_Payload>:
 801686c:	b570      	push	{r4, r5, r6, lr}
 801686e:	460c      	mov	r4, r1
 8016870:	4605      	mov	r5, r0
 8016872:	460e      	mov	r6, r1
 8016874:	f834 1b02 	ldrh.w	r1, [r4], #2
 8016878:	f7f6 fe0e 	bl	800d498 <ucdr_serialize_uint16_t>
 801687c:	2202      	movs	r2, #2
 801687e:	4621      	mov	r1, r4
 8016880:	4604      	mov	r4, r0
 8016882:	4628      	mov	r0, r5
 8016884:	f7fc fa8c 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 8016888:	4603      	mov	r3, r0
 801688a:	7931      	ldrb	r1, [r6, #4]
 801688c:	4628      	mov	r0, r5
 801688e:	401c      	ands	r4, r3
 8016890:	f7f6 fdd6 	bl	800d440 <ucdr_serialize_uint8_t>
 8016894:	b2e4      	uxtb	r4, r4
 8016896:	4020      	ands	r0, r4
 8016898:	bd70      	pop	{r4, r5, r6, pc}
 801689a:	bf00      	nop

0801689c <uxr_deserialize_ACKNACK_Payload>:
 801689c:	b570      	push	{r4, r5, r6, lr}
 801689e:	460e      	mov	r6, r1
 80168a0:	4605      	mov	r5, r0
 80168a2:	f7f6 fef9 	bl	800d698 <ucdr_deserialize_uint16_t>
 80168a6:	2202      	movs	r2, #2
 80168a8:	4604      	mov	r4, r0
 80168aa:	4628      	mov	r0, r5
 80168ac:	18b1      	adds	r1, r6, r2
 80168ae:	f7fc fadb 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 80168b2:	4603      	mov	r3, r0
 80168b4:	1d31      	adds	r1, r6, #4
 80168b6:	4628      	mov	r0, r5
 80168b8:	401c      	ands	r4, r3
 80168ba:	f7f6 fdd7 	bl	800d46c <ucdr_deserialize_uint8_t>
 80168be:	b2e4      	uxtb	r4, r4
 80168c0:	4020      	ands	r0, r4
 80168c2:	bd70      	pop	{r4, r5, r6, pc}

080168c4 <uxr_serialize_HEARTBEAT_Payload>:
 80168c4:	b570      	push	{r4, r5, r6, lr}
 80168c6:	460d      	mov	r5, r1
 80168c8:	4606      	mov	r6, r0
 80168ca:	8809      	ldrh	r1, [r1, #0]
 80168cc:	f7f6 fde4 	bl	800d498 <ucdr_serialize_uint16_t>
 80168d0:	8869      	ldrh	r1, [r5, #2]
 80168d2:	4604      	mov	r4, r0
 80168d4:	4630      	mov	r0, r6
 80168d6:	f7f6 fddf 	bl	800d498 <ucdr_serialize_uint16_t>
 80168da:	4603      	mov	r3, r0
 80168dc:	7929      	ldrb	r1, [r5, #4]
 80168de:	4630      	mov	r0, r6
 80168e0:	401c      	ands	r4, r3
 80168e2:	f7f6 fdad 	bl	800d440 <ucdr_serialize_uint8_t>
 80168e6:	b2e4      	uxtb	r4, r4
 80168e8:	4020      	ands	r0, r4
 80168ea:	bd70      	pop	{r4, r5, r6, pc}

080168ec <uxr_deserialize_HEARTBEAT_Payload>:
 80168ec:	b570      	push	{r4, r5, r6, lr}
 80168ee:	460e      	mov	r6, r1
 80168f0:	4605      	mov	r5, r0
 80168f2:	f7f6 fed1 	bl	800d698 <ucdr_deserialize_uint16_t>
 80168f6:	4604      	mov	r4, r0
 80168f8:	1cb1      	adds	r1, r6, #2
 80168fa:	4628      	mov	r0, r5
 80168fc:	f7f6 fecc 	bl	800d698 <ucdr_deserialize_uint16_t>
 8016900:	4603      	mov	r3, r0
 8016902:	1d31      	adds	r1, r6, #4
 8016904:	4628      	mov	r0, r5
 8016906:	401c      	ands	r4, r3
 8016908:	f7f6 fdb0 	bl	800d46c <ucdr_deserialize_uint8_t>
 801690c:	b2e4      	uxtb	r4, r4
 801690e:	4020      	ands	r0, r4
 8016910:	bd70      	pop	{r4, r5, r6, pc}
 8016912:	bf00      	nop

08016914 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 8016914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016918:	460e      	mov	r6, r1
 801691a:	4605      	mov	r5, r0
 801691c:	f7f7 fc58 	bl	800e1d0 <ucdr_deserialize_int32_t>
 8016920:	4607      	mov	r7, r0
 8016922:	1d31      	adds	r1, r6, #4
 8016924:	4628      	mov	r0, r5
 8016926:	f7f7 f8d1 	bl	800dacc <ucdr_deserialize_uint32_t>
 801692a:	4680      	mov	r8, r0
 801692c:	f106 0108 	add.w	r1, r6, #8
 8016930:	4628      	mov	r0, r5
 8016932:	f7f7 fc4d 	bl	800e1d0 <ucdr_deserialize_int32_t>
 8016936:	ea07 0708 	and.w	r7, r7, r8
 801693a:	4604      	mov	r4, r0
 801693c:	f106 010c 	add.w	r1, r6, #12
 8016940:	4628      	mov	r0, r5
 8016942:	403c      	ands	r4, r7
 8016944:	f7f7 f8c2 	bl	800dacc <ucdr_deserialize_uint32_t>
 8016948:	f106 0110 	add.w	r1, r6, #16
 801694c:	4004      	ands	r4, r0
 801694e:	4628      	mov	r0, r5
 8016950:	f7f7 fc3e 	bl	800e1d0 <ucdr_deserialize_int32_t>
 8016954:	4603      	mov	r3, r0
 8016956:	b2e4      	uxtb	r4, r4
 8016958:	4628      	mov	r0, r5
 801695a:	461d      	mov	r5, r3
 801695c:	f106 0114 	add.w	r1, r6, #20
 8016960:	f7f7 f8b4 	bl	800dacc <ucdr_deserialize_uint32_t>
 8016964:	402c      	ands	r4, r5
 8016966:	4020      	ands	r0, r4
 8016968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801696c <uxr_serialize_SampleIdentity>:
 801696c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016970:	4604      	mov	r4, r0
 8016972:	460d      	mov	r5, r1
 8016974:	220c      	movs	r2, #12
 8016976:	f7fc fa13 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 801697a:	2203      	movs	r2, #3
 801697c:	f105 010c 	add.w	r1, r5, #12
 8016980:	4607      	mov	r7, r0
 8016982:	4620      	mov	r0, r4
 8016984:	f7fc fa0c 	bl	8012da0 <ucdr_serialize_array_uint8_t>
 8016988:	7be9      	ldrb	r1, [r5, #15]
 801698a:	4680      	mov	r8, r0
 801698c:	4620      	mov	r0, r4
 801698e:	f7f6 fd57 	bl	800d440 <ucdr_serialize_uint8_t>
 8016992:	6929      	ldr	r1, [r5, #16]
 8016994:	4606      	mov	r6, r0
 8016996:	4620      	mov	r0, r4
 8016998:	f7f7 fb82 	bl	800e0a0 <ucdr_serialize_int32_t>
 801699c:	ea07 0708 	and.w	r7, r7, r8
 80169a0:	4603      	mov	r3, r0
 80169a2:	4620      	mov	r0, r4
 80169a4:	403e      	ands	r6, r7
 80169a6:	6969      	ldr	r1, [r5, #20]
 80169a8:	461c      	mov	r4, r3
 80169aa:	f7f6 ff5f 	bl	800d86c <ucdr_serialize_uint32_t>
 80169ae:	4034      	ands	r4, r6
 80169b0:	4020      	ands	r0, r4
 80169b2:	b2c0      	uxtb	r0, r0
 80169b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080169b8 <uxr_deserialize_SampleIdentity>:
 80169b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80169bc:	4604      	mov	r4, r0
 80169be:	460d      	mov	r5, r1
 80169c0:	220c      	movs	r2, #12
 80169c2:	f7fc fa51 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 80169c6:	2203      	movs	r2, #3
 80169c8:	f105 010c 	add.w	r1, r5, #12
 80169cc:	4607      	mov	r7, r0
 80169ce:	4620      	mov	r0, r4
 80169d0:	f7fc fa4a 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 80169d4:	f105 010f 	add.w	r1, r5, #15
 80169d8:	4680      	mov	r8, r0
 80169da:	4620      	mov	r0, r4
 80169dc:	f7f6 fd46 	bl	800d46c <ucdr_deserialize_uint8_t>
 80169e0:	f105 0110 	add.w	r1, r5, #16
 80169e4:	4606      	mov	r6, r0
 80169e6:	4620      	mov	r0, r4
 80169e8:	f7f7 fbf2 	bl	800e1d0 <ucdr_deserialize_int32_t>
 80169ec:	ea07 0708 	and.w	r7, r7, r8
 80169f0:	4603      	mov	r3, r0
 80169f2:	4620      	mov	r0, r4
 80169f4:	403e      	ands	r6, r7
 80169f6:	f105 0114 	add.w	r1, r5, #20
 80169fa:	461c      	mov	r4, r3
 80169fc:	f7f7 f866 	bl	800dacc <ucdr_deserialize_uint32_t>
 8016a00:	4034      	ands	r4, r6
 8016a02:	4020      	ands	r0, r4
 8016a04:	b2c0      	uxtb	r0, r0
 8016a06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a0a:	bf00      	nop

08016a0c <rcl_client_get_rmw_handle>:
 8016a0c:	b118      	cbz	r0, 8016a16 <rcl_client_get_rmw_handle+0xa>
 8016a0e:	6800      	ldr	r0, [r0, #0]
 8016a10:	b108      	cbz	r0, 8016a16 <rcl_client_get_rmw_handle+0xa>
 8016a12:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 8016a16:	4770      	bx	lr

08016a18 <rcl_send_request>:
 8016a18:	b570      	push	{r4, r5, r6, lr}
 8016a1a:	b082      	sub	sp, #8
 8016a1c:	b1f8      	cbz	r0, 8016a5e <rcl_send_request+0x46>
 8016a1e:	4604      	mov	r4, r0
 8016a20:	6800      	ldr	r0, [r0, #0]
 8016a22:	b1e0      	cbz	r0, 8016a5e <rcl_send_request+0x46>
 8016a24:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8016a28:	b1cb      	cbz	r3, 8016a5e <rcl_send_request+0x46>
 8016a2a:	460e      	mov	r6, r1
 8016a2c:	b1e1      	cbz	r1, 8016a68 <rcl_send_request+0x50>
 8016a2e:	4615      	mov	r5, r2
 8016a30:	b1d2      	cbz	r2, 8016a68 <rcl_send_request+0x50>
 8016a32:	2105      	movs	r1, #5
 8016a34:	f500 7088 	add.w	r0, r0, #272	; 0x110
 8016a38:	f002 fa2e 	bl	8018e98 <__atomic_load_8>
 8016a3c:	4602      	mov	r2, r0
 8016a3e:	460b      	mov	r3, r1
 8016a40:	4631      	mov	r1, r6
 8016a42:	e9c5 2300 	strd	r2, r3, [r5]
 8016a46:	6823      	ldr	r3, [r4, #0]
 8016a48:	462a      	mov	r2, r5
 8016a4a:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 8016a4e:	f7fa ff17 	bl	8011880 <rmw_send_request>
 8016a52:	4606      	mov	r6, r0
 8016a54:	b160      	cbz	r0, 8016a70 <rcl_send_request+0x58>
 8016a56:	2601      	movs	r6, #1
 8016a58:	4630      	mov	r0, r6
 8016a5a:	b002      	add	sp, #8
 8016a5c:	bd70      	pop	{r4, r5, r6, pc}
 8016a5e:	f44f 76fa 	mov.w	r6, #500	; 0x1f4
 8016a62:	4630      	mov	r0, r6
 8016a64:	b002      	add	sp, #8
 8016a66:	bd70      	pop	{r4, r5, r6, pc}
 8016a68:	260b      	movs	r6, #11
 8016a6a:	4630      	mov	r0, r6
 8016a6c:	b002      	add	sp, #8
 8016a6e:	bd70      	pop	{r4, r5, r6, pc}
 8016a70:	6820      	ldr	r0, [r4, #0]
 8016a72:	2105      	movs	r1, #5
 8016a74:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016a78:	f500 7088 	add.w	r0, r0, #272	; 0x110
 8016a7c:	9100      	str	r1, [sp, #0]
 8016a7e:	f002 fa77 	bl	8018f70 <__atomic_exchange_8>
 8016a82:	4630      	mov	r0, r6
 8016a84:	b002      	add	sp, #8
 8016a86:	bd70      	pop	{r4, r5, r6, pc}

08016a88 <rcl_take_response>:
 8016a88:	b570      	push	{r4, r5, r6, lr}
 8016a8a:	468e      	mov	lr, r1
 8016a8c:	b08c      	sub	sp, #48	; 0x30
 8016a8e:	460c      	mov	r4, r1
 8016a90:	4616      	mov	r6, r2
 8016a92:	f10d 0c18 	add.w	ip, sp, #24
 8016a96:	4605      	mov	r5, r0
 8016a98:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016a9c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016aa0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8016aa4:	e88c 0003 	stmia.w	ip, {r0, r1}
 8016aa8:	b35d      	cbz	r5, 8016b02 <rcl_take_response+0x7a>
 8016aaa:	682b      	ldr	r3, [r5, #0]
 8016aac:	b34b      	cbz	r3, 8016b02 <rcl_take_response+0x7a>
 8016aae:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 8016ab2:	b330      	cbz	r0, 8016b02 <rcl_take_response+0x7a>
 8016ab4:	b346      	cbz	r6, 8016b08 <rcl_take_response+0x80>
 8016ab6:	2300      	movs	r3, #0
 8016ab8:	4632      	mov	r2, r6
 8016aba:	a902      	add	r1, sp, #8
 8016abc:	f88d 3007 	strb.w	r3, [sp, #7]
 8016ac0:	f10d 0307 	add.w	r3, sp, #7
 8016ac4:	ed9f 7b12 	vldr	d7, [pc, #72]	; 8016b10 <rcl_take_response+0x88>
 8016ac8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8016acc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8016ad0:	f7fa ffde 	bl	8011a90 <rmw_take_response>
 8016ad4:	4605      	mov	r5, r0
 8016ad6:	b9c8      	cbnz	r0, 8016b0c <rcl_take_response+0x84>
 8016ad8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8016adc:	f240 13f5 	movw	r3, #501	; 0x1f5
 8016ae0:	2a00      	cmp	r2, #0
 8016ae2:	bf08      	it	eq
 8016ae4:	461d      	moveq	r5, r3
 8016ae6:	f10d 0e18 	add.w	lr, sp, #24
 8016aea:	46a4      	mov	ip, r4
 8016aec:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016af0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016af4:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8016af8:	e88c 0003 	stmia.w	ip, {r0, r1}
 8016afc:	4628      	mov	r0, r5
 8016afe:	b00c      	add	sp, #48	; 0x30
 8016b00:	bd70      	pop	{r4, r5, r6, pc}
 8016b02:	f44f 75fa 	mov.w	r5, #500	; 0x1f4
 8016b06:	e7ee      	b.n	8016ae6 <rcl_take_response+0x5e>
 8016b08:	250b      	movs	r5, #11
 8016b0a:	e7ec      	b.n	8016ae6 <rcl_take_response+0x5e>
 8016b0c:	2501      	movs	r5, #1
 8016b0e:	e7ea      	b.n	8016ae6 <rcl_take_response+0x5e>
	...

08016b18 <rcl_client_is_valid>:
 8016b18:	b130      	cbz	r0, 8016b28 <rcl_client_is_valid+0x10>
 8016b1a:	6800      	ldr	r0, [r0, #0]
 8016b1c:	b120      	cbz	r0, 8016b28 <rcl_client_is_valid+0x10>
 8016b1e:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 8016b22:	3800      	subs	r0, #0
 8016b24:	bf18      	it	ne
 8016b26:	2001      	movne	r0, #1
 8016b28:	4770      	bx	lr
 8016b2a:	bf00      	nop

08016b2c <rcl_convert_rmw_ret_to_rcl_ret>:
 8016b2c:	280b      	cmp	r0, #11
 8016b2e:	dc0d      	bgt.n	8016b4c <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8016b30:	2800      	cmp	r0, #0
 8016b32:	db09      	blt.n	8016b48 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8016b34:	280b      	cmp	r0, #11
 8016b36:	d807      	bhi.n	8016b48 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8016b38:	e8df f000 	tbb	[pc, r0]
 8016b3c:	07060607 	.word	0x07060607
 8016b40:	06060606 	.word	0x06060606
 8016b44:	07070606 	.word	0x07070606
 8016b48:	2001      	movs	r0, #1
 8016b4a:	4770      	bx	lr
 8016b4c:	28cb      	cmp	r0, #203	; 0xcb
 8016b4e:	bf18      	it	ne
 8016b50:	2001      	movne	r0, #1
 8016b52:	4770      	bx	lr

08016b54 <rcl_get_zero_initialized_context>:
 8016b54:	4a03      	ldr	r2, [pc, #12]	; (8016b64 <rcl_get_zero_initialized_context+0x10>)
 8016b56:	4603      	mov	r3, r0
 8016b58:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016b5c:	e883 0003 	stmia.w	r3, {r0, r1}
 8016b60:	4618      	mov	r0, r3
 8016b62:	4770      	bx	lr
 8016b64:	0801d72c 	.word	0x0801d72c

08016b68 <rcl_context_is_valid>:
 8016b68:	b118      	cbz	r0, 8016b72 <rcl_context_is_valid+0xa>
 8016b6a:	6840      	ldr	r0, [r0, #4]
 8016b6c:	3800      	subs	r0, #0
 8016b6e:	bf18      	it	ne
 8016b70:	2001      	movne	r0, #1
 8016b72:	4770      	bx	lr

08016b74 <__cleanup_context>:
 8016b74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016b78:	4606      	mov	r6, r0
 8016b7a:	2300      	movs	r3, #0
 8016b7c:	6800      	ldr	r0, [r0, #0]
 8016b7e:	6073      	str	r3, [r6, #4]
 8016b80:	2800      	cmp	r0, #0
 8016b82:	d049      	beq.n	8016c18 <__cleanup_context+0xa4>
 8016b84:	6947      	ldr	r7, [r0, #20]
 8016b86:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8016b8a:	f8d0 9010 	ldr.w	r9, [r0, #16]
 8016b8e:	b137      	cbz	r7, 8016b9e <__cleanup_context+0x2a>
 8016b90:	3014      	adds	r0, #20
 8016b92:	f7f8 f861 	bl	800ec58 <rcl_init_options_fini>
 8016b96:	4607      	mov	r7, r0
 8016b98:	2800      	cmp	r0, #0
 8016b9a:	d144      	bne.n	8016c26 <__cleanup_context+0xb2>
 8016b9c:	6830      	ldr	r0, [r6, #0]
 8016b9e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8016ba0:	b143      	cbz	r3, 8016bb4 <__cleanup_context+0x40>
 8016ba2:	3028      	adds	r0, #40	; 0x28
 8016ba4:	f7fa fb74 	bl	8011290 <rmw_context_fini>
 8016ba8:	b118      	cbz	r0, 8016bb2 <__cleanup_context+0x3e>
 8016baa:	2f00      	cmp	r7, #0
 8016bac:	d03e      	beq.n	8016c2c <__cleanup_context+0xb8>
 8016bae:	f7f9 fe33 	bl	8010818 <rcutils_reset_error>
 8016bb2:	6830      	ldr	r0, [r6, #0]
 8016bb4:	6a03      	ldr	r3, [r0, #32]
 8016bb6:	b1db      	cbz	r3, 8016bf0 <__cleanup_context+0x7c>
 8016bb8:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 8016bbc:	2a01      	cmp	r2, #1
 8016bbe:	f17c 0100 	sbcs.w	r1, ip, #0
 8016bc2:	db11      	blt.n	8016be8 <__cleanup_context+0x74>
 8016bc4:	2400      	movs	r4, #0
 8016bc6:	4625      	mov	r5, r4
 8016bc8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016bcc:	4649      	mov	r1, r9
 8016bce:	b1b8      	cbz	r0, 8016c00 <__cleanup_context+0x8c>
 8016bd0:	47c0      	blx	r8
 8016bd2:	6833      	ldr	r3, [r6, #0]
 8016bd4:	3401      	adds	r4, #1
 8016bd6:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 8016bda:	f145 0500 	adc.w	r5, r5, #0
 8016bde:	6a1b      	ldr	r3, [r3, #32]
 8016be0:	4294      	cmp	r4, r2
 8016be2:	eb75 010c 	sbcs.w	r1, r5, ip
 8016be6:	dbef      	blt.n	8016bc8 <__cleanup_context+0x54>
 8016be8:	4618      	mov	r0, r3
 8016bea:	4649      	mov	r1, r9
 8016bec:	47c0      	blx	r8
 8016bee:	6830      	ldr	r0, [r6, #0]
 8016bf0:	4649      	mov	r1, r9
 8016bf2:	47c0      	blx	r8
 8016bf4:	2300      	movs	r3, #0
 8016bf6:	4638      	mov	r0, r7
 8016bf8:	e9c6 3300 	strd	r3, r3, [r6]
 8016bfc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016c00:	3401      	adds	r4, #1
 8016c02:	f145 0500 	adc.w	r5, r5, #0
 8016c06:	4294      	cmp	r4, r2
 8016c08:	eb75 010c 	sbcs.w	r1, r5, ip
 8016c0c:	dbdc      	blt.n	8016bc8 <__cleanup_context+0x54>
 8016c0e:	4618      	mov	r0, r3
 8016c10:	4649      	mov	r1, r9
 8016c12:	47c0      	blx	r8
 8016c14:	6830      	ldr	r0, [r6, #0]
 8016c16:	e7eb      	b.n	8016bf0 <__cleanup_context+0x7c>
 8016c18:	4607      	mov	r7, r0
 8016c1a:	2300      	movs	r3, #0
 8016c1c:	4638      	mov	r0, r7
 8016c1e:	e9c6 3300 	strd	r3, r3, [r6]
 8016c22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016c26:	f7f9 fdf7 	bl	8010818 <rcutils_reset_error>
 8016c2a:	e7b7      	b.n	8016b9c <__cleanup_context+0x28>
 8016c2c:	f7ff ff7e 	bl	8016b2c <rcl_convert_rmw_ret_to_rcl_ret>
 8016c30:	4607      	mov	r7, r0
 8016c32:	e7bc      	b.n	8016bae <__cleanup_context+0x3a>

08016c34 <rcl_get_zero_initialized_guard_condition>:
 8016c34:	4a03      	ldr	r2, [pc, #12]	; (8016c44 <rcl_get_zero_initialized_guard_condition+0x10>)
 8016c36:	4603      	mov	r3, r0
 8016c38:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016c3c:	e883 0003 	stmia.w	r3, {r0, r1}
 8016c40:	4618      	mov	r0, r3
 8016c42:	4770      	bx	lr
 8016c44:	0801d734 	.word	0x0801d734

08016c48 <rcl_guard_condition_init_from_rmw>:
 8016c48:	b082      	sub	sp, #8
 8016c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016c4e:	b086      	sub	sp, #24
 8016c50:	4604      	mov	r4, r0
 8016c52:	460e      	mov	r6, r1
 8016c54:	4615      	mov	r5, r2
 8016c56:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
 8016c5a:	f10d 0e04 	add.w	lr, sp, #4
 8016c5e:	f84c 3f04 	str.w	r3, [ip, #4]!
 8016c62:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016c66:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8016c6a:	f8dc 3000 	ldr.w	r3, [ip]
 8016c6e:	a801      	add	r0, sp, #4
 8016c70:	f8ce 3000 	str.w	r3, [lr]
 8016c74:	f7f9 fd92 	bl	801079c <rcutils_allocator_is_valid>
 8016c78:	f080 0301 	eor.w	r3, r0, #1
 8016c7c:	b2db      	uxtb	r3, r3
 8016c7e:	bb3b      	cbnz	r3, 8016cd0 <rcl_guard_condition_init_from_rmw+0x88>
 8016c80:	b334      	cbz	r4, 8016cd0 <rcl_guard_condition_init_from_rmw+0x88>
 8016c82:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8016c86:	f1b8 0f00 	cmp.w	r8, #0
 8016c8a:	d11a      	bne.n	8016cc2 <rcl_guard_condition_init_from_rmw+0x7a>
 8016c8c:	b305      	cbz	r5, 8016cd0 <rcl_guard_condition_init_from_rmw+0x88>
 8016c8e:	4628      	mov	r0, r5
 8016c90:	f7ff ff6a 	bl	8016b68 <rcl_context_is_valid>
 8016c94:	b1f0      	cbz	r0, 8016cd4 <rcl_guard_condition_init_from_rmw+0x8c>
 8016c96:	9b01      	ldr	r3, [sp, #4]
 8016c98:	201c      	movs	r0, #28
 8016c9a:	9905      	ldr	r1, [sp, #20]
 8016c9c:	4798      	blx	r3
 8016c9e:	4607      	mov	r7, r0
 8016ca0:	6060      	str	r0, [r4, #4]
 8016ca2:	b320      	cbz	r0, 8016cee <rcl_guard_condition_init_from_rmw+0xa6>
 8016ca4:	b1c6      	cbz	r6, 8016cd8 <rcl_guard_condition_init_from_rmw+0x90>
 8016ca6:	6006      	str	r6, [r0, #0]
 8016ca8:	f880 8004 	strb.w	r8, [r0, #4]
 8016cac:	ac01      	add	r4, sp, #4
 8016cae:	f107 0c08 	add.w	ip, r7, #8
 8016cb2:	2500      	movs	r5, #0
 8016cb4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016cb6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016cba:	6823      	ldr	r3, [r4, #0]
 8016cbc:	f8cc 3000 	str.w	r3, [ip]
 8016cc0:	e000      	b.n	8016cc4 <rcl_guard_condition_init_from_rmw+0x7c>
 8016cc2:	2564      	movs	r5, #100	; 0x64
 8016cc4:	4628      	mov	r0, r5
 8016cc6:	b006      	add	sp, #24
 8016cc8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016ccc:	b002      	add	sp, #8
 8016cce:	4770      	bx	lr
 8016cd0:	250b      	movs	r5, #11
 8016cd2:	e7f7      	b.n	8016cc4 <rcl_guard_condition_init_from_rmw+0x7c>
 8016cd4:	2565      	movs	r5, #101	; 0x65
 8016cd6:	e7f5      	b.n	8016cc4 <rcl_guard_condition_init_from_rmw+0x7c>
 8016cd8:	6828      	ldr	r0, [r5, #0]
 8016cda:	3028      	adds	r0, #40	; 0x28
 8016cdc:	f002 fd56 	bl	801978c <rmw_create_guard_condition>
 8016ce0:	6038      	str	r0, [r7, #0]
 8016ce2:	6867      	ldr	r7, [r4, #4]
 8016ce4:	683e      	ldr	r6, [r7, #0]
 8016ce6:	b126      	cbz	r6, 8016cf2 <rcl_guard_condition_init_from_rmw+0xaa>
 8016ce8:	2301      	movs	r3, #1
 8016cea:	713b      	strb	r3, [r7, #4]
 8016cec:	e7de      	b.n	8016cac <rcl_guard_condition_init_from_rmw+0x64>
 8016cee:	250a      	movs	r5, #10
 8016cf0:	e7e8      	b.n	8016cc4 <rcl_guard_condition_init_from_rmw+0x7c>
 8016cf2:	9b02      	ldr	r3, [sp, #8]
 8016cf4:	4638      	mov	r0, r7
 8016cf6:	9905      	ldr	r1, [sp, #20]
 8016cf8:	2501      	movs	r5, #1
 8016cfa:	4798      	blx	r3
 8016cfc:	6066      	str	r6, [r4, #4]
 8016cfe:	e7e1      	b.n	8016cc4 <rcl_guard_condition_init_from_rmw+0x7c>

08016d00 <rcl_guard_condition_fini>:
 8016d00:	b570      	push	{r4, r5, r6, lr}
 8016d02:	b082      	sub	sp, #8
 8016d04:	b1f0      	cbz	r0, 8016d44 <rcl_guard_condition_fini+0x44>
 8016d06:	6843      	ldr	r3, [r0, #4]
 8016d08:	4604      	mov	r4, r0
 8016d0a:	b163      	cbz	r3, 8016d26 <rcl_guard_condition_fini+0x26>
 8016d0c:	6818      	ldr	r0, [r3, #0]
 8016d0e:	68de      	ldr	r6, [r3, #12]
 8016d10:	6999      	ldr	r1, [r3, #24]
 8016d12:	b160      	cbz	r0, 8016d2e <rcl_guard_condition_fini+0x2e>
 8016d14:	791d      	ldrb	r5, [r3, #4]
 8016d16:	b965      	cbnz	r5, 8016d32 <rcl_guard_condition_fini+0x32>
 8016d18:	4618      	mov	r0, r3
 8016d1a:	47b0      	blx	r6
 8016d1c:	2300      	movs	r3, #0
 8016d1e:	4628      	mov	r0, r5
 8016d20:	6063      	str	r3, [r4, #4]
 8016d22:	b002      	add	sp, #8
 8016d24:	bd70      	pop	{r4, r5, r6, pc}
 8016d26:	461d      	mov	r5, r3
 8016d28:	4628      	mov	r0, r5
 8016d2a:	b002      	add	sp, #8
 8016d2c:	bd70      	pop	{r4, r5, r6, pc}
 8016d2e:	4605      	mov	r5, r0
 8016d30:	e7f2      	b.n	8016d18 <rcl_guard_condition_fini+0x18>
 8016d32:	9101      	str	r1, [sp, #4]
 8016d34:	f002 fd40 	bl	80197b8 <rmw_destroy_guard_condition>
 8016d38:	1e05      	subs	r5, r0, #0
 8016d3a:	6863      	ldr	r3, [r4, #4]
 8016d3c:	9901      	ldr	r1, [sp, #4]
 8016d3e:	bf18      	it	ne
 8016d40:	2501      	movne	r5, #1
 8016d42:	e7e9      	b.n	8016d18 <rcl_guard_condition_fini+0x18>
 8016d44:	250b      	movs	r5, #11
 8016d46:	4628      	mov	r0, r5
 8016d48:	b002      	add	sp, #8
 8016d4a:	bd70      	pop	{r4, r5, r6, pc}

08016d4c <rcl_guard_condition_get_default_options>:
 8016d4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016d4e:	b087      	sub	sp, #28
 8016d50:	4606      	mov	r6, r0
 8016d52:	4c0b      	ldr	r4, [pc, #44]	; (8016d80 <rcl_guard_condition_get_default_options+0x34>)
 8016d54:	4668      	mov	r0, sp
 8016d56:	f7f9 fd13 	bl	8010780 <rcutils_get_default_allocator>
 8016d5a:	46ee      	mov	lr, sp
 8016d5c:	46a4      	mov	ip, r4
 8016d5e:	4625      	mov	r5, r4
 8016d60:	4634      	mov	r4, r6
 8016d62:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016d66:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016d6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016d6c:	f8de 7000 	ldr.w	r7, [lr]
 8016d70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016d72:	4630      	mov	r0, r6
 8016d74:	f8cc 7000 	str.w	r7, [ip]
 8016d78:	6027      	str	r7, [r4, #0]
 8016d7a:	b007      	add	sp, #28
 8016d7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016d7e:	bf00      	nop
 8016d80:	20011450 	.word	0x20011450

08016d84 <rcl_guard_condition_get_rmw_handle>:
 8016d84:	b110      	cbz	r0, 8016d8c <rcl_guard_condition_get_rmw_handle+0x8>
 8016d86:	6840      	ldr	r0, [r0, #4]
 8016d88:	b100      	cbz	r0, 8016d8c <rcl_guard_condition_get_rmw_handle+0x8>
 8016d8a:	6800      	ldr	r0, [r0, #0]
 8016d8c:	4770      	bx	lr
 8016d8e:	bf00      	nop

08016d90 <rcl_init>:
 8016d90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016d94:	1e05      	subs	r5, r0, #0
 8016d96:	b09e      	sub	sp, #120	; 0x78
 8016d98:	460e      	mov	r6, r1
 8016d9a:	4690      	mov	r8, r2
 8016d9c:	461f      	mov	r7, r3
 8016d9e:	f340 809f 	ble.w	8016ee0 <rcl_init+0x150>
 8016da2:	2900      	cmp	r1, #0
 8016da4:	f000 809f 	beq.w	8016ee6 <rcl_init+0x156>
 8016da8:	f1a1 0e04 	sub.w	lr, r1, #4
 8016dac:	f04f 0c00 	mov.w	ip, #0
 8016db0:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 8016db4:	f10c 0c01 	add.w	ip, ip, #1
 8016db8:	2c00      	cmp	r4, #0
 8016dba:	f000 8094 	beq.w	8016ee6 <rcl_init+0x156>
 8016dbe:	4565      	cmp	r5, ip
 8016dc0:	d1f6      	bne.n	8016db0 <rcl_init+0x20>
 8016dc2:	f1b8 0f00 	cmp.w	r8, #0
 8016dc6:	f000 808e 	beq.w	8016ee6 <rcl_init+0x156>
 8016dca:	f8d8 4000 	ldr.w	r4, [r8]
 8016dce:	2c00      	cmp	r4, #0
 8016dd0:	f000 8089 	beq.w	8016ee6 <rcl_init+0x156>
 8016dd4:	f10d 0c64 	add.w	ip, sp, #100	; 0x64
 8016dd8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016dda:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016dde:	6823      	ldr	r3, [r4, #0]
 8016de0:	a819      	add	r0, sp, #100	; 0x64
 8016de2:	f8cc 3000 	str.w	r3, [ip]
 8016de6:	f7f9 fcd9 	bl	801079c <rcutils_allocator_is_valid>
 8016dea:	f080 0001 	eor.w	r0, r0, #1
 8016dee:	b2c0      	uxtb	r0, r0
 8016df0:	2800      	cmp	r0, #0
 8016df2:	d178      	bne.n	8016ee6 <rcl_init+0x156>
 8016df4:	2f00      	cmp	r7, #0
 8016df6:	d076      	beq.n	8016ee6 <rcl_init+0x156>
 8016df8:	683b      	ldr	r3, [r7, #0]
 8016dfa:	2b00      	cmp	r3, #0
 8016dfc:	d178      	bne.n	8016ef0 <rcl_init+0x160>
 8016dfe:	2178      	movs	r1, #120	; 0x78
 8016e00:	2001      	movs	r0, #1
 8016e02:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	; 0x70
 8016e06:	4798      	blx	r3
 8016e08:	4604      	mov	r4, r0
 8016e0a:	6038      	str	r0, [r7, #0]
 8016e0c:	2800      	cmp	r0, #0
 8016e0e:	f000 80b6 	beq.w	8016f7e <rcl_init+0x1ee>
 8016e12:	a802      	add	r0, sp, #8
 8016e14:	f002 fa4c 	bl	80192b0 <rmw_get_zero_initialized_context>
 8016e18:	a902      	add	r1, sp, #8
 8016e1a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8016e1e:	2250      	movs	r2, #80	; 0x50
 8016e20:	f004 fd9d 	bl	801b95e <memcpy>
 8016e24:	ac19      	add	r4, sp, #100	; 0x64
 8016e26:	f8d7 e000 	ldr.w	lr, [r7]
 8016e2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016e2c:	46f4      	mov	ip, lr
 8016e2e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016e32:	6823      	ldr	r3, [r4, #0]
 8016e34:	f10e 0114 	add.w	r1, lr, #20
 8016e38:	4640      	mov	r0, r8
 8016e3a:	f8cc 3000 	str.w	r3, [ip]
 8016e3e:	f7f7 ff35 	bl	800ecac <rcl_init_options_copy>
 8016e42:	4604      	mov	r4, r0
 8016e44:	2800      	cmp	r0, #0
 8016e46:	d144      	bne.n	8016ed2 <rcl_init+0x142>
 8016e48:	f8d7 9000 	ldr.w	r9, [r7]
 8016e4c:	ea4f 78e5 	mov.w	r8, r5, asr #31
 8016e50:	f8c9 0020 	str.w	r0, [r9, #32]
 8016e54:	f8c9 5018 	str.w	r5, [r9, #24]
 8016e58:	f8c9 801c 	str.w	r8, [r9, #28]
 8016e5c:	2d00      	cmp	r5, #0
 8016e5e:	d04e      	beq.n	8016efe <rcl_init+0x16e>
 8016e60:	2e00      	cmp	r6, #0
 8016e62:	d04c      	beq.n	8016efe <rcl_init+0x16e>
 8016e64:	2104      	movs	r1, #4
 8016e66:	4628      	mov	r0, r5
 8016e68:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	; 0x70
 8016e6c:	4798      	blx	r3
 8016e6e:	f8c9 0020 	str.w	r0, [r9, #32]
 8016e72:	f8d7 9000 	ldr.w	r9, [r7]
 8016e76:	f8d9 3020 	ldr.w	r3, [r9, #32]
 8016e7a:	46ca      	mov	sl, r9
 8016e7c:	b343      	cbz	r3, 8016ed0 <rcl_init+0x140>
 8016e7e:	2d01      	cmp	r5, #1
 8016e80:	f178 0300 	sbcs.w	r3, r8, #0
 8016e84:	db3b      	blt.n	8016efe <rcl_init+0x16e>
 8016e86:	2400      	movs	r4, #0
 8016e88:	3e04      	subs	r6, #4
 8016e8a:	46a1      	mov	r9, r4
 8016e8c:	e00b      	b.n	8016ea6 <rcl_init+0x116>
 8016e8e:	6831      	ldr	r1, [r6, #0]
 8016e90:	f004 fd65 	bl	801b95e <memcpy>
 8016e94:	3401      	adds	r4, #1
 8016e96:	f149 0900 	adc.w	r9, r9, #0
 8016e9a:	45c8      	cmp	r8, r9
 8016e9c:	bf08      	it	eq
 8016e9e:	42a5      	cmpeq	r5, r4
 8016ea0:	d02b      	beq.n	8016efa <rcl_init+0x16a>
 8016ea2:	f8d7 a000 	ldr.w	sl, [r7]
 8016ea6:	f856 0f04 	ldr.w	r0, [r6, #4]!
 8016eaa:	f7e9 f9d3 	bl	8000254 <strlen>
 8016eae:	1c42      	adds	r2, r0, #1
 8016eb0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8016eb2:	4610      	mov	r0, r2
 8016eb4:	991d      	ldr	r1, [sp, #116]	; 0x74
 8016eb6:	f8da a020 	ldr.w	sl, [sl, #32]
 8016eba:	9201      	str	r2, [sp, #4]
 8016ebc:	4798      	blx	r3
 8016ebe:	683b      	ldr	r3, [r7, #0]
 8016ec0:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 8016ec4:	6a1b      	ldr	r3, [r3, #32]
 8016ec6:	9a01      	ldr	r2, [sp, #4]
 8016ec8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016ecc:	2800      	cmp	r0, #0
 8016ece:	d1de      	bne.n	8016e8e <rcl_init+0xfe>
 8016ed0:	240a      	movs	r4, #10
 8016ed2:	4638      	mov	r0, r7
 8016ed4:	f7ff fe4e 	bl	8016b74 <__cleanup_context>
 8016ed8:	4620      	mov	r0, r4
 8016eda:	b01e      	add	sp, #120	; 0x78
 8016edc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016ee0:	2900      	cmp	r1, #0
 8016ee2:	f43f af6e 	beq.w	8016dc2 <rcl_init+0x32>
 8016ee6:	240b      	movs	r4, #11
 8016ee8:	4620      	mov	r0, r4
 8016eea:	b01e      	add	sp, #120	; 0x78
 8016eec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016ef0:	2464      	movs	r4, #100	; 0x64
 8016ef2:	4620      	mov	r0, r4
 8016ef4:	b01e      	add	sp, #120	; 0x78
 8016ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016efa:	f8d7 9000 	ldr.w	r9, [r7]
 8016efe:	4926      	ldr	r1, [pc, #152]	; (8016f98 <rcl_init+0x208>)
 8016f00:	680b      	ldr	r3, [r1, #0]
 8016f02:	3301      	adds	r3, #1
 8016f04:	d036      	beq.n	8016f74 <rcl_init+0x1e4>
 8016f06:	461a      	mov	r2, r3
 8016f08:	2400      	movs	r4, #0
 8016f0a:	600b      	str	r3, [r1, #0]
 8016f0c:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8016f10:	607b      	str	r3, [r7, #4]
 8016f12:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8016f14:	3301      	adds	r3, #1
 8016f16:	e9c0 2406 	strd	r2, r4, [r0, #24]
 8016f1a:	d034      	beq.n	8016f86 <rcl_init+0x1f6>
 8016f1c:	f890 3030 	ldrb.w	r3, [r0, #48]	; 0x30
 8016f20:	b93b      	cbnz	r3, 8016f32 <rcl_init+0x1a2>
 8016f22:	3030      	adds	r0, #48	; 0x30
 8016f24:	f000 f83a 	bl	8016f9c <rcl_get_localhost_only>
 8016f28:	4604      	mov	r4, r0
 8016f2a:	2800      	cmp	r0, #0
 8016f2c:	d1d1      	bne.n	8016ed2 <rcl_init+0x142>
 8016f2e:	683b      	ldr	r3, [r7, #0]
 8016f30:	6958      	ldr	r0, [r3, #20]
 8016f32:	aa18      	add	r2, sp, #96	; 0x60
 8016f34:	a917      	add	r1, sp, #92	; 0x5c
 8016f36:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8016f38:	f000 fc38 	bl	80177ac <rcl_validate_enclave_name>
 8016f3c:	4604      	mov	r4, r0
 8016f3e:	2800      	cmp	r0, #0
 8016f40:	d1c7      	bne.n	8016ed2 <rcl_init+0x142>
 8016f42:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8016f44:	b9eb      	cbnz	r3, 8016f82 <rcl_init+0x1f2>
 8016f46:	6839      	ldr	r1, [r7, #0]
 8016f48:	694b      	ldr	r3, [r1, #20]
 8016f4a:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8016f4e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8016f50:	f000 f9c8 	bl	80172e4 <rcl_get_security_options_from_environment>
 8016f54:	4604      	mov	r4, r0
 8016f56:	2800      	cmp	r0, #0
 8016f58:	d1bb      	bne.n	8016ed2 <rcl_init+0x142>
 8016f5a:	6839      	ldr	r1, [r7, #0]
 8016f5c:	6948      	ldr	r0, [r1, #20]
 8016f5e:	3128      	adds	r1, #40	; 0x28
 8016f60:	3018      	adds	r0, #24
 8016f62:	f7fa f85f 	bl	8011024 <rmw_init>
 8016f66:	4604      	mov	r4, r0
 8016f68:	2800      	cmp	r0, #0
 8016f6a:	d0bd      	beq.n	8016ee8 <rcl_init+0x158>
 8016f6c:	f7ff fdde 	bl	8016b2c <rcl_convert_rmw_ret_to_rcl_ret>
 8016f70:	4604      	mov	r4, r0
 8016f72:	e7ae      	b.n	8016ed2 <rcl_init+0x142>
 8016f74:	2201      	movs	r2, #1
 8016f76:	461c      	mov	r4, r3
 8016f78:	600a      	str	r2, [r1, #0]
 8016f7a:	4613      	mov	r3, r2
 8016f7c:	e7c6      	b.n	8016f0c <rcl_init+0x17c>
 8016f7e:	240a      	movs	r4, #10
 8016f80:	e7b2      	b.n	8016ee8 <rcl_init+0x158>
 8016f82:	2401      	movs	r4, #1
 8016f84:	e7a5      	b.n	8016ed2 <rcl_init+0x142>
 8016f86:	3024      	adds	r0, #36	; 0x24
 8016f88:	f003 fbc6 	bl	801a718 <rcl_get_default_domain_id>
 8016f8c:	4604      	mov	r4, r0
 8016f8e:	2800      	cmp	r0, #0
 8016f90:	d19f      	bne.n	8016ed2 <rcl_init+0x142>
 8016f92:	683b      	ldr	r3, [r7, #0]
 8016f94:	6958      	ldr	r0, [r3, #20]
 8016f96:	e7c1      	b.n	8016f1c <rcl_init+0x18c>
 8016f98:	20011464 	.word	0x20011464

08016f9c <rcl_get_localhost_only>:
 8016f9c:	b510      	push	{r4, lr}
 8016f9e:	2300      	movs	r3, #0
 8016fa0:	b082      	sub	sp, #8
 8016fa2:	9301      	str	r3, [sp, #4]
 8016fa4:	b1b8      	cbz	r0, 8016fd6 <rcl_get_localhost_only+0x3a>
 8016fa6:	4604      	mov	r4, r0
 8016fa8:	a901      	add	r1, sp, #4
 8016faa:	480c      	ldr	r0, [pc, #48]	; (8016fdc <rcl_get_localhost_only+0x40>)
 8016fac:	f7f9 fc04 	bl	80107b8 <rcutils_get_env>
 8016fb0:	b110      	cbz	r0, 8016fb8 <rcl_get_localhost_only+0x1c>
 8016fb2:	2001      	movs	r0, #1
 8016fb4:	b002      	add	sp, #8
 8016fb6:	bd10      	pop	{r4, pc}
 8016fb8:	9b01      	ldr	r3, [sp, #4]
 8016fba:	b113      	cbz	r3, 8016fc2 <rcl_get_localhost_only+0x26>
 8016fbc:	781a      	ldrb	r2, [r3, #0]
 8016fbe:	2a31      	cmp	r2, #49	; 0x31
 8016fc0:	d004      	beq.n	8016fcc <rcl_get_localhost_only+0x30>
 8016fc2:	2302      	movs	r3, #2
 8016fc4:	2000      	movs	r0, #0
 8016fc6:	7023      	strb	r3, [r4, #0]
 8016fc8:	b002      	add	sp, #8
 8016fca:	bd10      	pop	{r4, pc}
 8016fcc:	785b      	ldrb	r3, [r3, #1]
 8016fce:	2b00      	cmp	r3, #0
 8016fd0:	d1f7      	bne.n	8016fc2 <rcl_get_localhost_only+0x26>
 8016fd2:	2301      	movs	r3, #1
 8016fd4:	e7f6      	b.n	8016fc4 <rcl_get_localhost_only+0x28>
 8016fd6:	200b      	movs	r0, #11
 8016fd8:	b002      	add	sp, #8
 8016fda:	bd10      	pop	{r4, pc}
 8016fdc:	0801d73c 	.word	0x0801d73c

08016fe0 <rcl_node_resolve_name>:
 8016fe0:	b082      	sub	sp, #8
 8016fe2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016fe6:	b091      	sub	sp, #68	; 0x44
 8016fe8:	ac1a      	add	r4, sp, #104	; 0x68
 8016fea:	f89d 807c 	ldrb.w	r8, [sp, #124]	; 0x7c
 8016fee:	e884 000c 	stmia.w	r4, {r2, r3}
 8016ff2:	2800      	cmp	r0, #0
 8016ff4:	d03d      	beq.n	8017072 <rcl_node_resolve_name+0x92>
 8016ff6:	460c      	mov	r4, r1
 8016ff8:	4605      	mov	r5, r0
 8016ffa:	f7f8 f839 	bl	800f070 <rcl_node_get_options>
 8016ffe:	2800      	cmp	r0, #0
 8017000:	d03a      	beq.n	8017078 <rcl_node_resolve_name+0x98>
 8017002:	4628      	mov	r0, r5
 8017004:	f7f8 f824 	bl	800f050 <rcl_node_get_name>
 8017008:	4606      	mov	r6, r0
 801700a:	4628      	mov	r0, r5
 801700c:	ad0b      	add	r5, sp, #44	; 0x2c
 801700e:	f7f8 f827 	bl	800f060 <rcl_node_get_namespace>
 8017012:	f10d 0e68 	add.w	lr, sp, #104	; 0x68
 8017016:	4607      	mov	r7, r0
 8017018:	46ac      	mov	ip, r5
 801701a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801701e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017022:	f8de 3000 	ldr.w	r3, [lr]
 8017026:	f8cc 3000 	str.w	r3, [ip]
 801702a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801702c:	b30b      	cbz	r3, 8017072 <rcl_node_resolve_name+0x92>
 801702e:	4689      	mov	r9, r1
 8017030:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8017034:	f002 f80e 	bl	8019054 <rcutils_get_zero_initialized_string_map>
 8017038:	ab10      	add	r3, sp, #64	; 0x40
 801703a:	9008      	str	r0, [sp, #32]
 801703c:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8017040:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8017044:	2100      	movs	r1, #0
 8017046:	a808      	add	r0, sp, #32
 8017048:	e895 000c 	ldmia.w	r5, {r2, r3}
 801704c:	f002 f878 	bl	8019140 <rcutils_string_map_init>
 8017050:	4683      	mov	fp, r0
 8017052:	b1a0      	cbz	r0, 801707e <rcl_node_resolve_name+0x9e>
 8017054:	f7f9 fbc8 	bl	80107e8 <rcutils_get_error_string>
 8017058:	f7f9 fbde 	bl	8010818 <rcutils_reset_error>
 801705c:	f1bb 0f0a 	cmp.w	fp, #10
 8017060:	bf18      	it	ne
 8017062:	f04f 0b01 	movne.w	fp, #1
 8017066:	4658      	mov	r0, fp
 8017068:	b011      	add	sp, #68	; 0x44
 801706a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801706e:	b002      	add	sp, #8
 8017070:	4770      	bx	lr
 8017072:	f04f 0b0b 	mov.w	fp, #11
 8017076:	e7f6      	b.n	8017066 <rcl_node_resolve_name+0x86>
 8017078:	f04f 0b01 	mov.w	fp, #1
 801707c:	e7f3      	b.n	8017066 <rcl_node_resolve_name+0x86>
 801707e:	9009      	str	r0, [sp, #36]	; 0x24
 8017080:	9007      	str	r0, [sp, #28]
 8017082:	a808      	add	r0, sp, #32
 8017084:	f003 fcdc 	bl	801aa40 <rcl_get_default_topic_name_substitutions>
 8017088:	4683      	mov	fp, r0
 801708a:	b180      	cbz	r0, 80170ae <rcl_node_resolve_name+0xce>
 801708c:	280a      	cmp	r0, #10
 801708e:	a808      	add	r0, sp, #32
 8017090:	bf18      	it	ne
 8017092:	f04f 0b01 	movne.w	fp, #1
 8017096:	f002 f893 	bl	80191c0 <rcutils_string_map_fini>
 801709a:	4604      	mov	r4, r0
 801709c:	2800      	cmp	r0, #0
 801709e:	d15b      	bne.n	8017158 <rcl_node_resolve_name+0x178>
 80170a0:	4651      	mov	r1, sl
 80170a2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80170a4:	47c8      	blx	r9
 80170a6:	4651      	mov	r1, sl
 80170a8:	4620      	mov	r0, r4
 80170aa:	47c8      	blx	r9
 80170ac:	e7db      	b.n	8017066 <rcl_node_resolve_name+0x86>
 80170ae:	ab09      	add	r3, sp, #36	; 0x24
 80170b0:	46ec      	mov	ip, sp
 80170b2:	9305      	str	r3, [sp, #20]
 80170b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80170b6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80170ba:	682b      	ldr	r3, [r5, #0]
 80170bc:	463a      	mov	r2, r7
 80170be:	4631      	mov	r1, r6
 80170c0:	4620      	mov	r0, r4
 80170c2:	f8cc 3000 	str.w	r3, [ip]
 80170c6:	ab08      	add	r3, sp, #32
 80170c8:	f003 fb5a 	bl	801a780 <rcl_expand_topic_name>
 80170cc:	4683      	mov	fp, r0
 80170ce:	b9d8      	cbnz	r0, 8017108 <rcl_node_resolve_name+0x128>
 80170d0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80170d2:	4602      	mov	r2, r0
 80170d4:	9009      	str	r0, [sp, #36]	; 0x24
 80170d6:	a90a      	add	r1, sp, #40	; 0x28
 80170d8:	4620      	mov	r0, r4
 80170da:	f002 f985 	bl	80193e8 <rmw_validate_full_topic_name>
 80170de:	bb50      	cbnz	r0, 8017136 <rcl_node_resolve_name+0x156>
 80170e0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80170e2:	2d00      	cmp	r5, #0
 80170e4:	d140      	bne.n	8017168 <rcl_node_resolve_name+0x188>
 80170e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80170e8:	a808      	add	r0, sp, #32
 80170ea:	601c      	str	r4, [r3, #0]
 80170ec:	f002 f868 	bl	80191c0 <rcutils_string_map_fini>
 80170f0:	4683      	mov	fp, r0
 80170f2:	2800      	cmp	r0, #0
 80170f4:	d043      	beq.n	801717e <rcl_node_resolve_name+0x19e>
 80170f6:	f7f9 fb77 	bl	80107e8 <rcutils_get_error_string>
 80170fa:	46a8      	mov	r8, r5
 80170fc:	f04f 0b01 	mov.w	fp, #1
 8017100:	462c      	mov	r4, r5
 8017102:	f7f9 fb89 	bl	8010818 <rcutils_reset_error>
 8017106:	e00a      	b.n	801711e <rcl_node_resolve_name+0x13e>
 8017108:	2867      	cmp	r0, #103	; 0x67
 801710a:	bf14      	ite	ne
 801710c:	f04f 0800 	movne.w	r8, #0
 8017110:	f008 0801 	andeq.w	r8, r8, #1
 8017114:	9c07      	ldr	r4, [sp, #28]
 8017116:	a808      	add	r0, sp, #32
 8017118:	f002 f852 	bl	80191c0 <rcutils_string_map_fini>
 801711c:	bb50      	cbnz	r0, 8017174 <rcl_node_resolve_name+0x194>
 801711e:	4651      	mov	r1, sl
 8017120:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017122:	47c8      	blx	r9
 8017124:	4651      	mov	r1, sl
 8017126:	4620      	mov	r0, r4
 8017128:	47c8      	blx	r9
 801712a:	f1b8 0f00 	cmp.w	r8, #0
 801712e:	bf18      	it	ne
 8017130:	f04f 0b68 	movne.w	fp, #104	; 0x68
 8017134:	e797      	b.n	8017066 <rcl_node_resolve_name+0x86>
 8017136:	f7f9 fb57 	bl	80107e8 <rcutils_get_error_string>
 801713a:	f7f9 fb6d 	bl	8010818 <rcutils_reset_error>
 801713e:	a808      	add	r0, sp, #32
 8017140:	f002 f83e 	bl	80191c0 <rcutils_string_map_fini>
 8017144:	b998      	cbnz	r0, 801716e <rcl_node_resolve_name+0x18e>
 8017146:	4651      	mov	r1, sl
 8017148:	9809      	ldr	r0, [sp, #36]	; 0x24
 801714a:	47c8      	blx	r9
 801714c:	4651      	mov	r1, sl
 801714e:	4620      	mov	r0, r4
 8017150:	f04f 0b01 	mov.w	fp, #1
 8017154:	47c8      	blx	r9
 8017156:	e786      	b.n	8017066 <rcl_node_resolve_name+0x86>
 8017158:	f8dd 801c 	ldr.w	r8, [sp, #28]
 801715c:	f7f9 fb44 	bl	80107e8 <rcutils_get_error_string>
 8017160:	f7f9 fb5a 	bl	8010818 <rcutils_reset_error>
 8017164:	4644      	mov	r4, r8
 8017166:	e7da      	b.n	801711e <rcl_node_resolve_name+0x13e>
 8017168:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801716c:	e7d3      	b.n	8017116 <rcl_node_resolve_name+0x136>
 801716e:	46d8      	mov	r8, fp
 8017170:	f04f 0b01 	mov.w	fp, #1
 8017174:	f7f9 fb38 	bl	80107e8 <rcutils_get_error_string>
 8017178:	f7f9 fb4e 	bl	8010818 <rcutils_reset_error>
 801717c:	e7cf      	b.n	801711e <rcl_node_resolve_name+0x13e>
 801717e:	4651      	mov	r1, sl
 8017180:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017182:	47c8      	blx	r9
 8017184:	4651      	mov	r1, sl
 8017186:	4658      	mov	r0, fp
 8017188:	47c8      	blx	r9
 801718a:	e76c      	b.n	8017066 <rcl_node_resolve_name+0x86>

0801718c <exact_match_lookup>:
 801718c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801718e:	f102 0708 	add.w	r7, r2, #8
 8017192:	460b      	mov	r3, r1
 8017194:	b085      	sub	sp, #20
 8017196:	4614      	mov	r4, r2
 8017198:	4606      	mov	r6, r0
 801719a:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 801719e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80171a2:	4618      	mov	r0, r3
 80171a4:	4919      	ldr	r1, [pc, #100]	; (801720c <exact_match_lookup+0x80>)
 80171a6:	e894 000c 	ldmia.w	r4, {r2, r3}
 80171aa:	f001 ff1b 	bl	8018fe4 <rcutils_join_path>
 80171ae:	7833      	ldrb	r3, [r6, #0]
 80171b0:	4605      	mov	r5, r0
 80171b2:	2b2f      	cmp	r3, #47	; 0x2f
 80171b4:	d023      	beq.n	80171fe <exact_match_lookup+0x72>
 80171b6:	f104 030c 	add.w	r3, r4, #12
 80171ba:	e893 0003 	ldmia.w	r3, {r0, r1}
 80171be:	e88d 0003 	stmia.w	sp, {r0, r1}
 80171c2:	1c70      	adds	r0, r6, #1
 80171c4:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80171c8:	f001 ff12 	bl	8018ff0 <rcutils_to_native_path>
 80171cc:	4606      	mov	r6, r0
 80171ce:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 80171d2:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80171d6:	4631      	mov	r1, r6
 80171d8:	4628      	mov	r0, r5
 80171da:	e894 000c 	ldmia.w	r4, {r2, r3}
 80171de:	f001 ff01 	bl	8018fe4 <rcutils_join_path>
 80171e2:	4603      	mov	r3, r0
 80171e4:	4630      	mov	r0, r6
 80171e6:	6862      	ldr	r2, [r4, #4]
 80171e8:	461e      	mov	r6, r3
 80171ea:	6921      	ldr	r1, [r4, #16]
 80171ec:	4790      	blx	r2
 80171ee:	4628      	mov	r0, r5
 80171f0:	4635      	mov	r5, r6
 80171f2:	6863      	ldr	r3, [r4, #4]
 80171f4:	6921      	ldr	r1, [r4, #16]
 80171f6:	4798      	blx	r3
 80171f8:	4628      	mov	r0, r5
 80171fa:	b005      	add	sp, #20
 80171fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80171fe:	7873      	ldrb	r3, [r6, #1]
 8017200:	2b00      	cmp	r3, #0
 8017202:	d1d8      	bne.n	80171b6 <exact_match_lookup+0x2a>
 8017204:	4628      	mov	r0, r5
 8017206:	b005      	add	sp, #20
 8017208:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801720a:	bf00      	nop
 801720c:	0801d78c 	.word	0x0801d78c

08017210 <rcl_get_secure_root>:
 8017210:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017214:	b085      	sub	sp, #20
 8017216:	b168      	cbz	r0, 8017234 <rcl_get_secure_root+0x24>
 8017218:	4607      	mov	r7, r0
 801721a:	4608      	mov	r0, r1
 801721c:	460c      	mov	r4, r1
 801721e:	f7f9 fabd 	bl	801079c <rcutils_allocator_is_valid>
 8017222:	b138      	cbz	r0, 8017234 <rcl_get_secure_root+0x24>
 8017224:	2300      	movs	r3, #0
 8017226:	482d      	ldr	r0, [pc, #180]	; (80172dc <rcl_get_secure_root+0xcc>)
 8017228:	a903      	add	r1, sp, #12
 801722a:	9303      	str	r3, [sp, #12]
 801722c:	f7f9 fac4 	bl	80107b8 <rcutils_get_env>
 8017230:	4605      	mov	r5, r0
 8017232:	b120      	cbz	r0, 801723e <rcl_get_secure_root+0x2e>
 8017234:	2500      	movs	r5, #0
 8017236:	4628      	mov	r0, r5
 8017238:	b005      	add	sp, #20
 801723a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801723e:	9b03      	ldr	r3, [sp, #12]
 8017240:	781a      	ldrb	r2, [r3, #0]
 8017242:	2a00      	cmp	r2, #0
 8017244:	d0f6      	beq.n	8017234 <rcl_get_secure_root+0x24>
 8017246:	f104 090c 	add.w	r9, r4, #12
 801724a:	e899 0003 	ldmia.w	r9, {r0, r1}
 801724e:	e88d 0003 	stmia.w	sp, {r0, r1}
 8017252:	4618      	mov	r0, r3
 8017254:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8017258:	f7f9 fc34 	bl	8010ac4 <rcutils_strdup>
 801725c:	4680      	mov	r8, r0
 801725e:	2800      	cmp	r0, #0
 8017260:	d0e8      	beq.n	8017234 <rcl_get_secure_root+0x24>
 8017262:	a903      	add	r1, sp, #12
 8017264:	481e      	ldr	r0, [pc, #120]	; (80172e0 <rcl_get_secure_root+0xd0>)
 8017266:	9503      	str	r5, [sp, #12]
 8017268:	f7f9 faa6 	bl	80107b8 <rcutils_get_env>
 801726c:	b160      	cbz	r0, 8017288 <rcl_get_secure_root+0x78>
 801726e:	2600      	movs	r6, #0
 8017270:	4630      	mov	r0, r6
 8017272:	6863      	ldr	r3, [r4, #4]
 8017274:	6921      	ldr	r1, [r4, #16]
 8017276:	4798      	blx	r3
 8017278:	4640      	mov	r0, r8
 801727a:	6863      	ldr	r3, [r4, #4]
 801727c:	6921      	ldr	r1, [r4, #16]
 801727e:	4798      	blx	r3
 8017280:	4628      	mov	r0, r5
 8017282:	b005      	add	sp, #20
 8017284:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017288:	9b03      	ldr	r3, [sp, #12]
 801728a:	781e      	ldrb	r6, [r3, #0]
 801728c:	b1f6      	cbz	r6, 80172cc <rcl_get_secure_root+0xbc>
 801728e:	e899 0003 	ldmia.w	r9, {r0, r1}
 8017292:	e88d 0003 	stmia.w	sp, {r0, r1}
 8017296:	4618      	mov	r0, r3
 8017298:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 801729c:	f7f9 fc12 	bl	8010ac4 <rcutils_strdup>
 80172a0:	4606      	mov	r6, r0
 80172a2:	2800      	cmp	r0, #0
 80172a4:	d0e3      	beq.n	801726e <rcl_get_secure_root+0x5e>
 80172a6:	4622      	mov	r2, r4
 80172a8:	4641      	mov	r1, r8
 80172aa:	f7ff ff6f 	bl	801718c <exact_match_lookup>
 80172ae:	4605      	mov	r5, r0
 80172b0:	2d00      	cmp	r5, #0
 80172b2:	d0dd      	beq.n	8017270 <rcl_get_secure_root+0x60>
 80172b4:	4628      	mov	r0, r5
 80172b6:	f001 fe93 	bl	8018fe0 <rcutils_is_directory>
 80172ba:	4603      	mov	r3, r0
 80172bc:	2800      	cmp	r0, #0
 80172be:	d1d7      	bne.n	8017270 <rcl_get_secure_root+0x60>
 80172c0:	4628      	mov	r0, r5
 80172c2:	6921      	ldr	r1, [r4, #16]
 80172c4:	461d      	mov	r5, r3
 80172c6:	6863      	ldr	r3, [r4, #4]
 80172c8:	4798      	blx	r3
 80172ca:	e7d1      	b.n	8017270 <rcl_get_secure_root+0x60>
 80172cc:	4622      	mov	r2, r4
 80172ce:	4638      	mov	r0, r7
 80172d0:	4641      	mov	r1, r8
 80172d2:	f7ff ff5b 	bl	801718c <exact_match_lookup>
 80172d6:	4605      	mov	r5, r0
 80172d8:	e7ea      	b.n	80172b0 <rcl_get_secure_root+0xa0>
 80172da:	bf00      	nop
 80172dc:	0801d798 	.word	0x0801d798
 80172e0:	0801d7b0 	.word	0x0801d7b0

080172e4 <rcl_get_security_options_from_environment>:
 80172e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80172e8:	b082      	sub	sp, #8
 80172ea:	2300      	movs	r3, #0
 80172ec:	4606      	mov	r6, r0
 80172ee:	460f      	mov	r7, r1
 80172f0:	4821      	ldr	r0, [pc, #132]	; (8017378 <rcl_get_security_options_from_environment+0x94>)
 80172f2:	a901      	add	r1, sp, #4
 80172f4:	4690      	mov	r8, r2
 80172f6:	9301      	str	r3, [sp, #4]
 80172f8:	f7f9 fa5e 	bl	80107b8 <rcutils_get_env>
 80172fc:	b120      	cbz	r0, 8017308 <rcl_get_security_options_from_environment+0x24>
 80172fe:	2501      	movs	r5, #1
 8017300:	4628      	mov	r0, r5
 8017302:	b002      	add	sp, #8
 8017304:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017308:	4604      	mov	r4, r0
 801730a:	491c      	ldr	r1, [pc, #112]	; (801737c <rcl_get_security_options_from_environment+0x98>)
 801730c:	9801      	ldr	r0, [sp, #4]
 801730e:	f7e8 ff97 	bl	8000240 <strcmp>
 8017312:	4605      	mov	r5, r0
 8017314:	b9f0      	cbnz	r0, 8017354 <rcl_get_security_options_from_environment+0x70>
 8017316:	9001      	str	r0, [sp, #4]
 8017318:	f1b8 0f00 	cmp.w	r8, #0
 801731c:	d021      	beq.n	8017362 <rcl_get_security_options_from_environment+0x7e>
 801731e:	a901      	add	r1, sp, #4
 8017320:	4817      	ldr	r0, [pc, #92]	; (8017380 <rcl_get_security_options_from_environment+0x9c>)
 8017322:	f7f9 fa49 	bl	80107b8 <rcutils_get_env>
 8017326:	2800      	cmp	r0, #0
 8017328:	d1e9      	bne.n	80172fe <rcl_get_security_options_from_environment+0x1a>
 801732a:	4916      	ldr	r1, [pc, #88]	; (8017384 <rcl_get_security_options_from_environment+0xa0>)
 801732c:	9801      	ldr	r0, [sp, #4]
 801732e:	f7e8 ff87 	bl	8000240 <strcmp>
 8017332:	4603      	mov	r3, r0
 8017334:	4639      	mov	r1, r7
 8017336:	4630      	mov	r0, r6
 8017338:	fab3 f383 	clz	r3, r3
 801733c:	095b      	lsrs	r3, r3, #5
 801733e:	f888 3000 	strb.w	r3, [r8]
 8017342:	f7ff ff65 	bl	8017210 <rcl_get_secure_root>
 8017346:	b170      	cbz	r0, 8017366 <rcl_get_security_options_from_environment+0x82>
 8017348:	f8c8 0004 	str.w	r0, [r8, #4]
 801734c:	4628      	mov	r0, r5
 801734e:	b002      	add	sp, #8
 8017350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017354:	4625      	mov	r5, r4
 8017356:	f888 4000 	strb.w	r4, [r8]
 801735a:	4628      	mov	r0, r5
 801735c:	b002      	add	sp, #8
 801735e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017362:	250b      	movs	r5, #11
 8017364:	e7cc      	b.n	8017300 <rcl_get_security_options_from_environment+0x1c>
 8017366:	f898 5000 	ldrb.w	r5, [r8]
 801736a:	f1a5 0501 	sub.w	r5, r5, #1
 801736e:	fab5 f585 	clz	r5, r5
 8017372:	096d      	lsrs	r5, r5, #5
 8017374:	e7c4      	b.n	8017300 <rcl_get_security_options_from_environment+0x1c>
 8017376:	bf00      	nop
 8017378:	0801d750 	.word	0x0801d750
 801737c:	0801d764 	.word	0x0801d764
 8017380:	0801d76c 	.word	0x0801d76c
 8017384:	0801d784 	.word	0x0801d784

08017388 <rcl_get_system_time>:
 8017388:	4608      	mov	r0, r1
 801738a:	f7f9 bbd9 	b.w	8010b40 <rcutils_system_time_now>
 801738e:	bf00      	nop

08017390 <rcl_get_steady_time>:
 8017390:	4608      	mov	r0, r1
 8017392:	f7f9 bbfb 	b.w	8010b8c <rcutils_steady_time_now>
 8017396:	bf00      	nop

08017398 <rcl_get_ros_time>:
 8017398:	7a03      	ldrb	r3, [r0, #8]
 801739a:	b510      	push	{r4, lr}
 801739c:	460c      	mov	r4, r1
 801739e:	b143      	cbz	r3, 80173b2 <rcl_get_ros_time+0x1a>
 80173a0:	2105      	movs	r1, #5
 80173a2:	f001 fd79 	bl	8018e98 <__atomic_load_8>
 80173a6:	4602      	mov	r2, r0
 80173a8:	460b      	mov	r3, r1
 80173aa:	2000      	movs	r0, #0
 80173ac:	e9c4 2300 	strd	r2, r3, [r4]
 80173b0:	bd10      	pop	{r4, pc}
 80173b2:	4608      	mov	r0, r1
 80173b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80173b8:	f7f9 bbc2 	b.w	8010b40 <rcutils_system_time_now>

080173bc <rcl_clock_init>:
 80173bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80173be:	4605      	mov	r5, r0
 80173c0:	4610      	mov	r0, r2
 80173c2:	4614      	mov	r4, r2
 80173c4:	460e      	mov	r6, r1
 80173c6:	f7f9 f9e9 	bl	801079c <rcutils_allocator_is_valid>
 80173ca:	b128      	cbz	r0, 80173d8 <rcl_clock_init+0x1c>
 80173cc:	2d03      	cmp	r5, #3
 80173ce:	d803      	bhi.n	80173d8 <rcl_clock_init+0x1c>
 80173d0:	e8df f005 	tbb	[pc, r5]
 80173d4:	0659301f 	.word	0x0659301f
 80173d8:	f04f 0c0b 	mov.w	ip, #11
 80173dc:	4660      	mov	r0, ip
 80173de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80173e0:	2c00      	cmp	r4, #0
 80173e2:	d0f9      	beq.n	80173d8 <rcl_clock_init+0x1c>
 80173e4:	fab6 f386 	clz	r3, r6
 80173e8:	095b      	lsrs	r3, r3, #5
 80173ea:	2e00      	cmp	r6, #0
 80173ec:	d0f4      	beq.n	80173d8 <rcl_clock_init+0x1c>
 80173ee:	6133      	str	r3, [r6, #16]
 80173f0:	469c      	mov	ip, r3
 80173f2:	f106 0514 	add.w	r5, r6, #20
 80173f6:	4f32      	ldr	r7, [pc, #200]	; (80174c0 <rcl_clock_init+0x104>)
 80173f8:	f04f 0e03 	mov.w	lr, #3
 80173fc:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8017400:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8017402:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8017404:	6823      	ldr	r3, [r4, #0]
 8017406:	4660      	mov	r0, ip
 8017408:	602b      	str	r3, [r5, #0]
 801740a:	60f7      	str	r7, [r6, #12]
 801740c:	f886 e000 	strb.w	lr, [r6]
 8017410:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017412:	2e00      	cmp	r6, #0
 8017414:	d0e0      	beq.n	80173d8 <rcl_clock_init+0x1c>
 8017416:	2300      	movs	r3, #0
 8017418:	f106 0514 	add.w	r5, r6, #20
 801741c:	7033      	strb	r3, [r6, #0]
 801741e:	469c      	mov	ip, r3
 8017420:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8017424:	e9c6 3303 	strd	r3, r3, [r6, #12]
 8017428:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801742a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801742c:	6823      	ldr	r3, [r4, #0]
 801742e:	4660      	mov	r0, ip
 8017430:	602b      	str	r3, [r5, #0]
 8017432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017434:	2c00      	cmp	r4, #0
 8017436:	d0cf      	beq.n	80173d8 <rcl_clock_init+0x1c>
 8017438:	fab6 f586 	clz	r5, r6
 801743c:	096d      	lsrs	r5, r5, #5
 801743e:	2e00      	cmp	r6, #0
 8017440:	d0ca      	beq.n	80173d8 <rcl_clock_init+0x1c>
 8017442:	46a6      	mov	lr, r4
 8017444:	7035      	strb	r5, [r6, #0]
 8017446:	f106 0c14 	add.w	ip, r6, #20
 801744a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801744e:	e9c6 5501 	strd	r5, r5, [r6, #4]
 8017452:	e9c6 5503 	strd	r5, r5, [r6, #12]
 8017456:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801745a:	f8de 3000 	ldr.w	r3, [lr]
 801745e:	2010      	movs	r0, #16
 8017460:	f8cc 3000 	str.w	r3, [ip]
 8017464:	6823      	ldr	r3, [r4, #0]
 8017466:	6921      	ldr	r1, [r4, #16]
 8017468:	4798      	blx	r3
 801746a:	6130      	str	r0, [r6, #16]
 801746c:	b320      	cbz	r0, 80174b8 <rcl_clock_init+0xfc>
 801746e:	2200      	movs	r2, #0
 8017470:	2300      	movs	r3, #0
 8017472:	46ac      	mov	ip, r5
 8017474:	7205      	strb	r5, [r0, #8]
 8017476:	e9c0 2300 	strd	r2, r3, [r0]
 801747a:	4a12      	ldr	r2, [pc, #72]	; (80174c4 <rcl_clock_init+0x108>)
 801747c:	2301      	movs	r3, #1
 801747e:	4660      	mov	r0, ip
 8017480:	60f2      	str	r2, [r6, #12]
 8017482:	7033      	strb	r3, [r6, #0]
 8017484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017486:	2c00      	cmp	r4, #0
 8017488:	d0a6      	beq.n	80173d8 <rcl_clock_init+0x1c>
 801748a:	fab6 f386 	clz	r3, r6
 801748e:	095b      	lsrs	r3, r3, #5
 8017490:	2e00      	cmp	r6, #0
 8017492:	d0a1      	beq.n	80173d8 <rcl_clock_init+0x1c>
 8017494:	6133      	str	r3, [r6, #16]
 8017496:	469c      	mov	ip, r3
 8017498:	f106 0514 	add.w	r5, r6, #20
 801749c:	f8df e028 	ldr.w	lr, [pc, #40]	; 80174c8 <rcl_clock_init+0x10c>
 80174a0:	2702      	movs	r7, #2
 80174a2:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80174a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80174a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80174aa:	6823      	ldr	r3, [r4, #0]
 80174ac:	4660      	mov	r0, ip
 80174ae:	602b      	str	r3, [r5, #0]
 80174b0:	f8c6 e00c 	str.w	lr, [r6, #12]
 80174b4:	7037      	strb	r7, [r6, #0]
 80174b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80174b8:	f04f 0c0a 	mov.w	ip, #10
 80174bc:	e78e      	b.n	80173dc <rcl_clock_init+0x20>
 80174be:	bf00      	nop
 80174c0:	08017391 	.word	0x08017391
 80174c4:	08017399 	.word	0x08017399
 80174c8:	08017389 	.word	0x08017389

080174cc <rcl_clock_get_now>:
 80174cc:	b140      	cbz	r0, 80174e0 <rcl_clock_get_now+0x14>
 80174ce:	b139      	cbz	r1, 80174e0 <rcl_clock_get_now+0x14>
 80174d0:	7803      	ldrb	r3, [r0, #0]
 80174d2:	b11b      	cbz	r3, 80174dc <rcl_clock_get_now+0x10>
 80174d4:	68c3      	ldr	r3, [r0, #12]
 80174d6:	b10b      	cbz	r3, 80174dc <rcl_clock_get_now+0x10>
 80174d8:	6900      	ldr	r0, [r0, #16]
 80174da:	4718      	bx	r3
 80174dc:	2001      	movs	r0, #1
 80174de:	4770      	bx	lr
 80174e0:	200b      	movs	r0, #11
 80174e2:	4770      	bx	lr

080174e4 <rcl_timer_call>:
 80174e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80174e8:	b087      	sub	sp, #28
 80174ea:	2800      	cmp	r0, #0
 80174ec:	d06c      	beq.n	80175c8 <rcl_timer_call+0xe4>
 80174ee:	6803      	ldr	r3, [r0, #0]
 80174f0:	4604      	mov	r4, r0
 80174f2:	2b00      	cmp	r3, #0
 80174f4:	d062      	beq.n	80175bc <rcl_timer_call+0xd8>
 80174f6:	f3bf 8f5b 	dmb	ish
 80174fa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80174fe:	f3bf 8f5b 	dmb	ish
 8017502:	2b00      	cmp	r3, #0
 8017504:	d14f      	bne.n	80175a6 <rcl_timer_call+0xc2>
 8017506:	6803      	ldr	r3, [r0, #0]
 8017508:	a904      	add	r1, sp, #16
 801750a:	6818      	ldr	r0, [r3, #0]
 801750c:	f7ff ffde 	bl	80174cc <rcl_clock_get_now>
 8017510:	4605      	mov	r5, r0
 8017512:	2800      	cmp	r0, #0
 8017514:	d149      	bne.n	80175aa <rcl_timer_call+0xc6>
 8017516:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801751a:	2b00      	cmp	r3, #0
 801751c:	db49      	blt.n	80175b2 <rcl_timer_call+0xce>
 801751e:	2605      	movs	r6, #5
 8017520:	6820      	ldr	r0, [r4, #0]
 8017522:	9600      	str	r6, [sp, #0]
 8017524:	3020      	adds	r0, #32
 8017526:	f001 fd23 	bl	8018f70 <__atomic_exchange_8>
 801752a:	6823      	ldr	r3, [r4, #0]
 801752c:	4680      	mov	r8, r0
 801752e:	f3bf 8f5b 	dmb	ish
 8017532:	f8d3 b010 	ldr.w	fp, [r3, #16]
 8017536:	f3bf 8f5b 	dmb	ish
 801753a:	6820      	ldr	r0, [r4, #0]
 801753c:	4689      	mov	r9, r1
 801753e:	4631      	mov	r1, r6
 8017540:	3028      	adds	r0, #40	; 0x28
 8017542:	f001 fca9 	bl	8018e98 <__atomic_load_8>
 8017546:	460f      	mov	r7, r1
 8017548:	4631      	mov	r1, r6
 801754a:	4606      	mov	r6, r0
 801754c:	6820      	ldr	r0, [r4, #0]
 801754e:	3018      	adds	r0, #24
 8017550:	f001 fca2 	bl	8018e98 <__atomic_load_8>
 8017554:	4602      	mov	r2, r0
 8017556:	9804      	ldr	r0, [sp, #16]
 8017558:	460b      	mov	r3, r1
 801755a:	18b6      	adds	r6, r6, r2
 801755c:	f8dd c014 	ldr.w	ip, [sp, #20]
 8017560:	4692      	mov	sl, r2
 8017562:	eb47 0701 	adc.w	r7, r7, r1
 8017566:	4286      	cmp	r6, r0
 8017568:	eb77 010c 	sbcs.w	r1, r7, ip
 801756c:	da04      	bge.n	8017578 <rcl_timer_call+0x94>
 801756e:	ea53 0102 	orrs.w	r1, r3, r2
 8017572:	d12e      	bne.n	80175d2 <rcl_timer_call+0xee>
 8017574:	4606      	mov	r6, r0
 8017576:	4667      	mov	r7, ip
 8017578:	6820      	ldr	r0, [r4, #0]
 801757a:	2105      	movs	r1, #5
 801757c:	4632      	mov	r2, r6
 801757e:	463b      	mov	r3, r7
 8017580:	3028      	adds	r0, #40	; 0x28
 8017582:	9100      	str	r1, [sp, #0]
 8017584:	f001 fcbe 	bl	8018f04 <__atomic_store_8>
 8017588:	f1bb 0f00 	cmp.w	fp, #0
 801758c:	d00d      	beq.n	80175aa <rcl_timer_call+0xc6>
 801758e:	9a04      	ldr	r2, [sp, #16]
 8017590:	4620      	mov	r0, r4
 8017592:	9b05      	ldr	r3, [sp, #20]
 8017594:	ebb2 0208 	subs.w	r2, r2, r8
 8017598:	eb63 0309 	sbc.w	r3, r3, r9
 801759c:	47d8      	blx	fp
 801759e:	4628      	mov	r0, r5
 80175a0:	b007      	add	sp, #28
 80175a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80175a6:	f240 3521 	movw	r5, #801	; 0x321
 80175aa:	4628      	mov	r0, r5
 80175ac:	b007      	add	sp, #28
 80175ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80175b2:	2501      	movs	r5, #1
 80175b4:	4628      	mov	r0, r5
 80175b6:	b007      	add	sp, #28
 80175b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80175bc:	f44f 7548 	mov.w	r5, #800	; 0x320
 80175c0:	4628      	mov	r0, r5
 80175c2:	b007      	add	sp, #28
 80175c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80175c8:	250b      	movs	r5, #11
 80175ca:	4628      	mov	r0, r5
 80175cc:	b007      	add	sp, #28
 80175ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80175d2:	1b80      	subs	r0, r0, r6
 80175d4:	eb6c 0107 	sbc.w	r1, ip, r7
 80175d8:	3801      	subs	r0, #1
 80175da:	f161 0100 	sbc.w	r1, r1, #0
 80175de:	e9cd 3202 	strd	r3, r2, [sp, #8]
 80175e2:	f7e8 fe95 	bl	8000310 <__aeabi_ldivmod>
 80175e6:	9b02      	ldr	r3, [sp, #8]
 80175e8:	3001      	adds	r0, #1
 80175ea:	f141 0100 	adc.w	r1, r1, #0
 80175ee:	fb00 f303 	mul.w	r3, r0, r3
 80175f2:	fb01 330a 	mla	r3, r1, sl, r3
 80175f6:	fba0 0a0a 	umull	r0, sl, r0, sl
 80175fa:	1986      	adds	r6, r0, r6
 80175fc:	4453      	add	r3, sl
 80175fe:	eb43 0707 	adc.w	r7, r3, r7
 8017602:	e7b9      	b.n	8017578 <rcl_timer_call+0x94>

08017604 <rcl_timer_is_ready>:
 8017604:	b570      	push	{r4, r5, r6, lr}
 8017606:	b082      	sub	sp, #8
 8017608:	b380      	cbz	r0, 801766c <rcl_timer_is_ready+0x68>
 801760a:	6803      	ldr	r3, [r0, #0]
 801760c:	4604      	mov	r4, r0
 801760e:	b38b      	cbz	r3, 8017674 <rcl_timer_is_ready+0x70>
 8017610:	460d      	mov	r5, r1
 8017612:	b359      	cbz	r1, 801766c <rcl_timer_is_ready+0x68>
 8017614:	f3bf 8f5b 	dmb	ish
 8017618:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801761c:	f3bf 8f5b 	dmb	ish
 8017620:	b953      	cbnz	r3, 8017638 <rcl_timer_is_ready+0x34>
 8017622:	6803      	ldr	r3, [r0, #0]
 8017624:	4669      	mov	r1, sp
 8017626:	6818      	ldr	r0, [r3, #0]
 8017628:	f7ff ff50 	bl	80174cc <rcl_clock_get_now>
 801762c:	4606      	mov	r6, r0
 801762e:	b148      	cbz	r0, 8017644 <rcl_timer_is_ready+0x40>
 8017630:	f240 3321 	movw	r3, #801	; 0x321
 8017634:	4298      	cmp	r0, r3
 8017636:	d102      	bne.n	801763e <rcl_timer_is_ready+0x3a>
 8017638:	2300      	movs	r3, #0
 801763a:	461e      	mov	r6, r3
 801763c:	702b      	strb	r3, [r5, #0]
 801763e:	4630      	mov	r0, r6
 8017640:	b002      	add	sp, #8
 8017642:	bd70      	pop	{r4, r5, r6, pc}
 8017644:	6820      	ldr	r0, [r4, #0]
 8017646:	2105      	movs	r1, #5
 8017648:	3028      	adds	r0, #40	; 0x28
 801764a:	f001 fc25 	bl	8018e98 <__atomic_load_8>
 801764e:	9b00      	ldr	r3, [sp, #0]
 8017650:	1ac0      	subs	r0, r0, r3
 8017652:	9b01      	ldr	r3, [sp, #4]
 8017654:	eb61 0103 	sbc.w	r1, r1, r3
 8017658:	2801      	cmp	r0, #1
 801765a:	4630      	mov	r0, r6
 801765c:	f171 0300 	sbcs.w	r3, r1, #0
 8017660:	bfb4      	ite	lt
 8017662:	2301      	movlt	r3, #1
 8017664:	2300      	movge	r3, #0
 8017666:	702b      	strb	r3, [r5, #0]
 8017668:	b002      	add	sp, #8
 801766a:	bd70      	pop	{r4, r5, r6, pc}
 801766c:	260b      	movs	r6, #11
 801766e:	4630      	mov	r0, r6
 8017670:	b002      	add	sp, #8
 8017672:	bd70      	pop	{r4, r5, r6, pc}
 8017674:	f44f 7648 	mov.w	r6, #800	; 0x320
 8017678:	e7e1      	b.n	801763e <rcl_timer_is_ready+0x3a>
 801767a:	bf00      	nop

0801767c <rcl_timer_get_time_until_next_call>:
 801767c:	b570      	push	{r4, r5, r6, lr}
 801767e:	b082      	sub	sp, #8
 8017680:	b330      	cbz	r0, 80176d0 <rcl_timer_get_time_until_next_call+0x54>
 8017682:	6803      	ldr	r3, [r0, #0]
 8017684:	4604      	mov	r4, r0
 8017686:	b33b      	cbz	r3, 80176d8 <rcl_timer_get_time_until_next_call+0x5c>
 8017688:	460d      	mov	r5, r1
 801768a:	b309      	cbz	r1, 80176d0 <rcl_timer_get_time_until_next_call+0x54>
 801768c:	f3bf 8f5b 	dmb	ish
 8017690:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8017694:	f3bf 8f5b 	dmb	ish
 8017698:	b9ab      	cbnz	r3, 80176c6 <rcl_timer_get_time_until_next_call+0x4a>
 801769a:	6803      	ldr	r3, [r0, #0]
 801769c:	4669      	mov	r1, sp
 801769e:	6818      	ldr	r0, [r3, #0]
 80176a0:	f7ff ff14 	bl	80174cc <rcl_clock_get_now>
 80176a4:	4606      	mov	r6, r0
 80176a6:	b958      	cbnz	r0, 80176c0 <rcl_timer_get_time_until_next_call+0x44>
 80176a8:	6820      	ldr	r0, [r4, #0]
 80176aa:	2105      	movs	r1, #5
 80176ac:	3028      	adds	r0, #40	; 0x28
 80176ae:	f001 fbf3 	bl	8018e98 <__atomic_load_8>
 80176b2:	9b00      	ldr	r3, [sp, #0]
 80176b4:	1ac0      	subs	r0, r0, r3
 80176b6:	9b01      	ldr	r3, [sp, #4]
 80176b8:	eb61 0103 	sbc.w	r1, r1, r3
 80176bc:	6028      	str	r0, [r5, #0]
 80176be:	6069      	str	r1, [r5, #4]
 80176c0:	4630      	mov	r0, r6
 80176c2:	b002      	add	sp, #8
 80176c4:	bd70      	pop	{r4, r5, r6, pc}
 80176c6:	f240 3621 	movw	r6, #801	; 0x321
 80176ca:	4630      	mov	r0, r6
 80176cc:	b002      	add	sp, #8
 80176ce:	bd70      	pop	{r4, r5, r6, pc}
 80176d0:	260b      	movs	r6, #11
 80176d2:	4630      	mov	r0, r6
 80176d4:	b002      	add	sp, #8
 80176d6:	bd70      	pop	{r4, r5, r6, pc}
 80176d8:	f44f 7648 	mov.w	r6, #800	; 0x320
 80176dc:	e7f0      	b.n	80176c0 <rcl_timer_get_time_until_next_call+0x44>
 80176de:	bf00      	nop

080176e0 <rcl_timer_get_guard_condition>:
 80176e0:	b130      	cbz	r0, 80176f0 <rcl_timer_get_guard_condition+0x10>
 80176e2:	6800      	ldr	r0, [r0, #0]
 80176e4:	b120      	cbz	r0, 80176f0 <rcl_timer_get_guard_condition+0x10>
 80176e6:	68c3      	ldr	r3, [r0, #12]
 80176e8:	b10b      	cbz	r3, 80176ee <rcl_timer_get_guard_condition+0xe>
 80176ea:	3008      	adds	r0, #8
 80176ec:	4770      	bx	lr
 80176ee:	4618      	mov	r0, r3
 80176f0:	4770      	bx	lr
 80176f2:	bf00      	nop

080176f4 <rcl_validate_enclave_name_with_size>:
 80176f4:	2800      	cmp	r0, #0
 80176f6:	d049      	beq.n	801778c <rcl_validate_enclave_name_with_size+0x98>
 80176f8:	b570      	push	{r4, r5, r6, lr}
 80176fa:	4615      	mov	r5, r2
 80176fc:	b0c2      	sub	sp, #264	; 0x108
 80176fe:	b19a      	cbz	r2, 8017728 <rcl_validate_enclave_name_with_size+0x34>
 8017700:	461e      	mov	r6, r3
 8017702:	466a      	mov	r2, sp
 8017704:	ab01      	add	r3, sp, #4
 8017706:	460c      	mov	r4, r1
 8017708:	f7f9 faa6 	bl	8010c58 <rmw_validate_namespace_with_size>
 801770c:	4684      	mov	ip, r0
 801770e:	b9b8      	cbnz	r0, 8017740 <rcl_validate_enclave_name_with_size+0x4c>
 8017710:	9900      	ldr	r1, [sp, #0]
 8017712:	b171      	cbz	r1, 8017732 <rcl_validate_enclave_name_with_size+0x3e>
 8017714:	2907      	cmp	r1, #7
 8017716:	d019      	beq.n	801774c <rcl_validate_enclave_name_with_size+0x58>
 8017718:	1e4b      	subs	r3, r1, #1
 801771a:	2b05      	cmp	r3, #5
 801771c:	d83a      	bhi.n	8017794 <rcl_validate_enclave_name_with_size+0xa0>
 801771e:	e8df f003 	tbb	[pc, r3]
 8017722:	2926      	.short	0x2926
 8017724:	1d322f2c 	.word	0x1d322f2c
 8017728:	f04f 0c0b 	mov.w	ip, #11
 801772c:	4660      	mov	r0, ip
 801772e:	b042      	add	sp, #264	; 0x108
 8017730:	bd70      	pop	{r4, r5, r6, pc}
 8017732:	2907      	cmp	r1, #7
 8017734:	d00a      	beq.n	801774c <rcl_validate_enclave_name_with_size+0x58>
 8017736:	2300      	movs	r3, #0
 8017738:	4660      	mov	r0, ip
 801773a:	602b      	str	r3, [r5, #0]
 801773c:	b042      	add	sp, #264	; 0x108
 801773e:	bd70      	pop	{r4, r5, r6, pc}
 8017740:	f7ff f9f4 	bl	8016b2c <rcl_convert_rmw_ret_to_rcl_ret>
 8017744:	4684      	mov	ip, r0
 8017746:	4660      	mov	r0, ip
 8017748:	b042      	add	sp, #264	; 0x108
 801774a:	bd70      	pop	{r4, r5, r6, pc}
 801774c:	2cff      	cmp	r4, #255	; 0xff
 801774e:	d9f2      	bls.n	8017736 <rcl_validate_enclave_name_with_size+0x42>
 8017750:	6029      	str	r1, [r5, #0]
 8017752:	2e00      	cmp	r6, #0
 8017754:	d0ea      	beq.n	801772c <rcl_validate_enclave_name_with_size+0x38>
 8017756:	23fe      	movs	r3, #254	; 0xfe
 8017758:	6033      	str	r3, [r6, #0]
 801775a:	e7e7      	b.n	801772c <rcl_validate_enclave_name_with_size+0x38>
 801775c:	2306      	movs	r3, #6
 801775e:	602b      	str	r3, [r5, #0]
 8017760:	2e00      	cmp	r6, #0
 8017762:	d0e3      	beq.n	801772c <rcl_validate_enclave_name_with_size+0x38>
 8017764:	9b01      	ldr	r3, [sp, #4]
 8017766:	4660      	mov	r0, ip
 8017768:	6033      	str	r3, [r6, #0]
 801776a:	b042      	add	sp, #264	; 0x108
 801776c:	bd70      	pop	{r4, r5, r6, pc}
 801776e:	2301      	movs	r3, #1
 8017770:	602b      	str	r3, [r5, #0]
 8017772:	e7f5      	b.n	8017760 <rcl_validate_enclave_name_with_size+0x6c>
 8017774:	2302      	movs	r3, #2
 8017776:	602b      	str	r3, [r5, #0]
 8017778:	e7f2      	b.n	8017760 <rcl_validate_enclave_name_with_size+0x6c>
 801777a:	2303      	movs	r3, #3
 801777c:	602b      	str	r3, [r5, #0]
 801777e:	e7ef      	b.n	8017760 <rcl_validate_enclave_name_with_size+0x6c>
 8017780:	2304      	movs	r3, #4
 8017782:	602b      	str	r3, [r5, #0]
 8017784:	e7ec      	b.n	8017760 <rcl_validate_enclave_name_with_size+0x6c>
 8017786:	2305      	movs	r3, #5
 8017788:	602b      	str	r3, [r5, #0]
 801778a:	e7e9      	b.n	8017760 <rcl_validate_enclave_name_with_size+0x6c>
 801778c:	f04f 0c0b 	mov.w	ip, #11
 8017790:	4660      	mov	r0, ip
 8017792:	4770      	bx	lr
 8017794:	460b      	mov	r3, r1
 8017796:	4a04      	ldr	r2, [pc, #16]	; (80177a8 <rcl_validate_enclave_name_with_size+0xb4>)
 8017798:	f44f 7180 	mov.w	r1, #256	; 0x100
 801779c:	a802      	add	r0, sp, #8
 801779e:	f7f9 f943 	bl	8010a28 <rcutils_snprintf>
 80177a2:	f04f 0c01 	mov.w	ip, #1
 80177a6:	e7c1      	b.n	801772c <rcl_validate_enclave_name_with_size+0x38>
 80177a8:	0801d7d0 	.word	0x0801d7d0

080177ac <rcl_validate_enclave_name>:
 80177ac:	b168      	cbz	r0, 80177ca <rcl_validate_enclave_name+0x1e>
 80177ae:	b570      	push	{r4, r5, r6, lr}
 80177b0:	460d      	mov	r5, r1
 80177b2:	4616      	mov	r6, r2
 80177b4:	4604      	mov	r4, r0
 80177b6:	f7e8 fd4d 	bl	8000254 <strlen>
 80177ba:	4633      	mov	r3, r6
 80177bc:	4601      	mov	r1, r0
 80177be:	462a      	mov	r2, r5
 80177c0:	4620      	mov	r0, r4
 80177c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80177c6:	f7ff bf95 	b.w	80176f4 <rcl_validate_enclave_name_with_size>
 80177ca:	200b      	movs	r0, #11
 80177cc:	4770      	bx	lr
 80177ce:	bf00      	nop

080177d0 <rcl_get_zero_initialized_wait_set>:
 80177d0:	b510      	push	{r4, lr}
 80177d2:	4c08      	ldr	r4, [pc, #32]	; (80177f4 <rcl_get_zero_initialized_wait_set+0x24>)
 80177d4:	4686      	mov	lr, r0
 80177d6:	4684      	mov	ip, r0
 80177d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80177da:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80177de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80177e0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80177e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80177e6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80177ea:	6823      	ldr	r3, [r4, #0]
 80177ec:	4670      	mov	r0, lr
 80177ee:	f8cc 3000 	str.w	r3, [ip]
 80177f2:	bd10      	pop	{r4, pc}
 80177f4:	0801d830 	.word	0x0801d830

080177f8 <rcl_wait_set_is_valid>:
 80177f8:	b118      	cbz	r0, 8017802 <rcl_wait_set_is_valid+0xa>
 80177fa:	6b00      	ldr	r0, [r0, #48]	; 0x30
 80177fc:	3800      	subs	r0, #0
 80177fe:	bf18      	it	ne
 8017800:	2001      	movne	r0, #1
 8017802:	4770      	bx	lr

08017804 <rcl_wait_set_fini>:
 8017804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017808:	b082      	sub	sp, #8
 801780a:	2800      	cmp	r0, #0
 801780c:	f000 8095 	beq.w	801793a <rcl_wait_set_fini+0x136>
 8017810:	6b06      	ldr	r6, [r0, #48]	; 0x30
 8017812:	4604      	mov	r4, r0
 8017814:	2e00      	cmp	r6, #0
 8017816:	f000 808c 	beq.w	8017932 <rcl_wait_set_fini+0x12e>
 801781a:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
 801781c:	f002 f9c0 	bl	8019ba0 <rmw_destroy_wait_set>
 8017820:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8017822:	1e06      	subs	r6, r0, #0
 8017824:	bf18      	it	ne
 8017826:	f44f 7661 	movne.w	r6, #900	; 0x384
 801782a:	2d00      	cmp	r5, #0
 801782c:	f000 8081 	beq.w	8017932 <rcl_wait_set_fini+0x12e>
 8017830:	2700      	movs	r7, #0
 8017832:	6820      	ldr	r0, [r4, #0]
 8017834:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 8017838:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801783a:	6067      	str	r7, [r4, #4]
 801783c:	602f      	str	r7, [r5, #0]
 801783e:	b120      	cbz	r0, 801784a <rcl_wait_set_fini+0x46>
 8017840:	9101      	str	r1, [sp, #4]
 8017842:	47c0      	blx	r8
 8017844:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8017846:	9901      	ldr	r1, [sp, #4]
 8017848:	6027      	str	r7, [r4, #0]
 801784a:	68a8      	ldr	r0, [r5, #8]
 801784c:	b120      	cbz	r0, 8017858 <rcl_wait_set_fini+0x54>
 801784e:	47c0      	blx	r8
 8017850:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8017852:	2300      	movs	r3, #0
 8017854:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8017858:	f04f 0800 	mov.w	r8, #0
 801785c:	68a0      	ldr	r0, [r4, #8]
 801785e:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 8017860:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8017862:	f8c4 800c 	str.w	r8, [r4, #12]
 8017866:	f8c5 800c 	str.w	r8, [r5, #12]
 801786a:	b128      	cbz	r0, 8017878 <rcl_wait_set_fini+0x74>
 801786c:	47b8      	blx	r7
 801786e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8017870:	f8c4 8008 	str.w	r8, [r4, #8]
 8017874:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 8017876:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8017878:	f04f 0800 	mov.w	r8, #0
 801787c:	6968      	ldr	r0, [r5, #20]
 801787e:	f8c5 8010 	str.w	r8, [r5, #16]
 8017882:	b128      	cbz	r0, 8017890 <rcl_wait_set_fini+0x8c>
 8017884:	47b8      	blx	r7
 8017886:	f8c5 8014 	str.w	r8, [r5, #20]
 801788a:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801788c:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 801788e:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8017890:	f04f 0800 	mov.w	r8, #0
 8017894:	6920      	ldr	r0, [r4, #16]
 8017896:	f8c4 8014 	str.w	r8, [r4, #20]
 801789a:	f8c5 8040 	str.w	r8, [r5, #64]	; 0x40
 801789e:	b128      	cbz	r0, 80178ac <rcl_wait_set_fini+0xa8>
 80178a0:	47b8      	blx	r7
 80178a2:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80178a4:	f8c4 8010 	str.w	r8, [r4, #16]
 80178a8:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 80178aa:	6da9      	ldr	r1, [r5, #88]	; 0x58
 80178ac:	f04f 0800 	mov.w	r8, #0
 80178b0:	69a0      	ldr	r0, [r4, #24]
 80178b2:	f8c4 801c 	str.w	r8, [r4, #28]
 80178b6:	f8c5 8018 	str.w	r8, [r5, #24]
 80178ba:	b128      	cbz	r0, 80178c8 <rcl_wait_set_fini+0xc4>
 80178bc:	9101      	str	r1, [sp, #4]
 80178be:	47b8      	blx	r7
 80178c0:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80178c2:	9901      	ldr	r1, [sp, #4]
 80178c4:	f8c4 8018 	str.w	r8, [r4, #24]
 80178c8:	6a28      	ldr	r0, [r5, #32]
 80178ca:	b120      	cbz	r0, 80178d6 <rcl_wait_set_fini+0xd2>
 80178cc:	47b8      	blx	r7
 80178ce:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80178d0:	2300      	movs	r3, #0
 80178d2:	e9c5 3307 	strd	r3, r3, [r5, #28]
 80178d6:	2700      	movs	r7, #0
 80178d8:	6a20      	ldr	r0, [r4, #32]
 80178da:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 80178de:	6da9      	ldr	r1, [r5, #88]	; 0x58
 80178e0:	6267      	str	r7, [r4, #36]	; 0x24
 80178e2:	626f      	str	r7, [r5, #36]	; 0x24
 80178e4:	b120      	cbz	r0, 80178f0 <rcl_wait_set_fini+0xec>
 80178e6:	9101      	str	r1, [sp, #4]
 80178e8:	47c0      	blx	r8
 80178ea:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80178ec:	9901      	ldr	r1, [sp, #4]
 80178ee:	6227      	str	r7, [r4, #32]
 80178f0:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 80178f2:	b120      	cbz	r0, 80178fe <rcl_wait_set_fini+0xfa>
 80178f4:	47c0      	blx	r8
 80178f6:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80178f8:	2300      	movs	r3, #0
 80178fa:	e9c5 330a 	strd	r3, r3, [r5, #40]	; 0x28
 80178fe:	2700      	movs	r7, #0
 8017900:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8017902:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 8017906:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8017908:	62e7      	str	r7, [r4, #44]	; 0x2c
 801790a:	632f      	str	r7, [r5, #48]	; 0x30
 801790c:	b120      	cbz	r0, 8017918 <rcl_wait_set_fini+0x114>
 801790e:	9101      	str	r1, [sp, #4]
 8017910:	47c0      	blx	r8
 8017912:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8017914:	9901      	ldr	r1, [sp, #4]
 8017916:	62a7      	str	r7, [r4, #40]	; 0x28
 8017918:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 801791a:	b120      	cbz	r0, 8017926 <rcl_wait_set_fini+0x122>
 801791c:	47c0      	blx	r8
 801791e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8017920:	2300      	movs	r3, #0
 8017922:	e9c5 330d 	strd	r3, r3, [r5, #52]	; 0x34
 8017926:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8017928:	4628      	mov	r0, r5
 801792a:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801792c:	4798      	blx	r3
 801792e:	2300      	movs	r3, #0
 8017930:	6323      	str	r3, [r4, #48]	; 0x30
 8017932:	4630      	mov	r0, r6
 8017934:	b002      	add	sp, #8
 8017936:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801793a:	260b      	movs	r6, #11
 801793c:	4630      	mov	r0, r6
 801793e:	b002      	add	sp, #8
 8017940:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017944 <rcl_wait_set_add_subscription>:
 8017944:	b318      	cbz	r0, 801798e <rcl_wait_set_add_subscription+0x4a>
 8017946:	b538      	push	{r3, r4, r5, lr}
 8017948:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801794a:	4604      	mov	r4, r0
 801794c:	b30b      	cbz	r3, 8017992 <rcl_wait_set_add_subscription+0x4e>
 801794e:	b319      	cbz	r1, 8017998 <rcl_wait_set_add_subscription+0x54>
 8017950:	681d      	ldr	r5, [r3, #0]
 8017952:	6840      	ldr	r0, [r0, #4]
 8017954:	4285      	cmp	r5, r0
 8017956:	d217      	bcs.n	8017988 <rcl_wait_set_add_subscription+0x44>
 8017958:	1c68      	adds	r0, r5, #1
 801795a:	6018      	str	r0, [r3, #0]
 801795c:	6823      	ldr	r3, [r4, #0]
 801795e:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 8017962:	b102      	cbz	r2, 8017966 <rcl_wait_set_add_subscription+0x22>
 8017964:	6015      	str	r5, [r2, #0]
 8017966:	4608      	mov	r0, r1
 8017968:	f7f7 ff30 	bl	800f7cc <rcl_subscription_get_rmw_handle>
 801796c:	b150      	cbz	r0, 8017984 <rcl_wait_set_add_subscription+0x40>
 801796e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017970:	6842      	ldr	r2, [r0, #4]
 8017972:	2000      	movs	r0, #0
 8017974:	689b      	ldr	r3, [r3, #8]
 8017976:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801797a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801797c:	6853      	ldr	r3, [r2, #4]
 801797e:	3301      	adds	r3, #1
 8017980:	6053      	str	r3, [r2, #4]
 8017982:	bd38      	pop	{r3, r4, r5, pc}
 8017984:	2001      	movs	r0, #1
 8017986:	bd38      	pop	{r3, r4, r5, pc}
 8017988:	f240 3086 	movw	r0, #902	; 0x386
 801798c:	bd38      	pop	{r3, r4, r5, pc}
 801798e:	200b      	movs	r0, #11
 8017990:	4770      	bx	lr
 8017992:	f44f 7061 	mov.w	r0, #900	; 0x384
 8017996:	bd38      	pop	{r3, r4, r5, pc}
 8017998:	200b      	movs	r0, #11
 801799a:	bd38      	pop	{r3, r4, r5, pc}

0801799c <rcl_wait_set_clear>:
 801799c:	2800      	cmp	r0, #0
 801799e:	d074      	beq.n	8017a8a <rcl_wait_set_clear+0xee>
 80179a0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80179a2:	b510      	push	{r4, lr}
 80179a4:	4604      	mov	r4, r0
 80179a6:	2b00      	cmp	r3, #0
 80179a8:	d071      	beq.n	8017a8e <rcl_wait_set_clear+0xf2>
 80179aa:	6800      	ldr	r0, [r0, #0]
 80179ac:	b138      	cbz	r0, 80179be <rcl_wait_set_clear+0x22>
 80179ae:	6862      	ldr	r2, [r4, #4]
 80179b0:	2100      	movs	r1, #0
 80179b2:	0092      	lsls	r2, r2, #2
 80179b4:	f003 ff0a 	bl	801b7cc <memset>
 80179b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80179ba:	2200      	movs	r2, #0
 80179bc:	601a      	str	r2, [r3, #0]
 80179be:	68a0      	ldr	r0, [r4, #8]
 80179c0:	b138      	cbz	r0, 80179d2 <rcl_wait_set_clear+0x36>
 80179c2:	68e2      	ldr	r2, [r4, #12]
 80179c4:	2100      	movs	r1, #0
 80179c6:	0092      	lsls	r2, r2, #2
 80179c8:	f003 ff00 	bl	801b7cc <memset>
 80179cc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80179ce:	2200      	movs	r2, #0
 80179d0:	60da      	str	r2, [r3, #12]
 80179d2:	69a0      	ldr	r0, [r4, #24]
 80179d4:	b138      	cbz	r0, 80179e6 <rcl_wait_set_clear+0x4a>
 80179d6:	69e2      	ldr	r2, [r4, #28]
 80179d8:	2100      	movs	r1, #0
 80179da:	0092      	lsls	r2, r2, #2
 80179dc:	f003 fef6 	bl	801b7cc <memset>
 80179e0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80179e2:	2200      	movs	r2, #0
 80179e4:	619a      	str	r2, [r3, #24]
 80179e6:	6a20      	ldr	r0, [r4, #32]
 80179e8:	b138      	cbz	r0, 80179fa <rcl_wait_set_clear+0x5e>
 80179ea:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80179ec:	2100      	movs	r1, #0
 80179ee:	0092      	lsls	r2, r2, #2
 80179f0:	f003 feec 	bl	801b7cc <memset>
 80179f4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80179f6:	2200      	movs	r2, #0
 80179f8:	625a      	str	r2, [r3, #36]	; 0x24
 80179fa:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80179fc:	b138      	cbz	r0, 8017a0e <rcl_wait_set_clear+0x72>
 80179fe:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8017a00:	2100      	movs	r1, #0
 8017a02:	0092      	lsls	r2, r2, #2
 8017a04:	f003 fee2 	bl	801b7cc <memset>
 8017a08:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017a0a:	2200      	movs	r2, #0
 8017a0c:	631a      	str	r2, [r3, #48]	; 0x30
 8017a0e:	6920      	ldr	r0, [r4, #16]
 8017a10:	b138      	cbz	r0, 8017a22 <rcl_wait_set_clear+0x86>
 8017a12:	6962      	ldr	r2, [r4, #20]
 8017a14:	2100      	movs	r1, #0
 8017a16:	0092      	lsls	r2, r2, #2
 8017a18:	f003 fed8 	bl	801b7cc <memset>
 8017a1c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017a1e:	2200      	movs	r2, #0
 8017a20:	641a      	str	r2, [r3, #64]	; 0x40
 8017a22:	6898      	ldr	r0, [r3, #8]
 8017a24:	b138      	cbz	r0, 8017a36 <rcl_wait_set_clear+0x9a>
 8017a26:	685a      	ldr	r2, [r3, #4]
 8017a28:	2100      	movs	r1, #0
 8017a2a:	0092      	lsls	r2, r2, #2
 8017a2c:	f003 fece 	bl	801b7cc <memset>
 8017a30:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017a32:	2200      	movs	r2, #0
 8017a34:	605a      	str	r2, [r3, #4]
 8017a36:	6958      	ldr	r0, [r3, #20]
 8017a38:	b138      	cbz	r0, 8017a4a <rcl_wait_set_clear+0xae>
 8017a3a:	691a      	ldr	r2, [r3, #16]
 8017a3c:	2100      	movs	r1, #0
 8017a3e:	0092      	lsls	r2, r2, #2
 8017a40:	f003 fec4 	bl	801b7cc <memset>
 8017a44:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017a46:	2200      	movs	r2, #0
 8017a48:	611a      	str	r2, [r3, #16]
 8017a4a:	6a18      	ldr	r0, [r3, #32]
 8017a4c:	b138      	cbz	r0, 8017a5e <rcl_wait_set_clear+0xc2>
 8017a4e:	69da      	ldr	r2, [r3, #28]
 8017a50:	2100      	movs	r1, #0
 8017a52:	0092      	lsls	r2, r2, #2
 8017a54:	f003 feba 	bl	801b7cc <memset>
 8017a58:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017a5a:	2200      	movs	r2, #0
 8017a5c:	61da      	str	r2, [r3, #28]
 8017a5e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8017a60:	b138      	cbz	r0, 8017a72 <rcl_wait_set_clear+0xd6>
 8017a62:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017a64:	2100      	movs	r1, #0
 8017a66:	0092      	lsls	r2, r2, #2
 8017a68:	f003 feb0 	bl	801b7cc <memset>
 8017a6c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017a6e:	2200      	movs	r2, #0
 8017a70:	629a      	str	r2, [r3, #40]	; 0x28
 8017a72:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8017a74:	b140      	cbz	r0, 8017a88 <rcl_wait_set_clear+0xec>
 8017a76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8017a78:	2100      	movs	r1, #0
 8017a7a:	0092      	lsls	r2, r2, #2
 8017a7c:	f003 fea6 	bl	801b7cc <memset>
 8017a80:	2300      	movs	r3, #0
 8017a82:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8017a84:	4618      	mov	r0, r3
 8017a86:	6353      	str	r3, [r2, #52]	; 0x34
 8017a88:	bd10      	pop	{r4, pc}
 8017a8a:	200b      	movs	r0, #11
 8017a8c:	4770      	bx	lr
 8017a8e:	f44f 7061 	mov.w	r0, #900	; 0x384
 8017a92:	bd10      	pop	{r4, pc}

08017a94 <rcl_wait_set_resize>:
 8017a94:	2800      	cmp	r0, #0
 8017a96:	f000 8180 	beq.w	8017d9a <rcl_wait_set_resize+0x306>
 8017a9a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017a9e:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8017aa0:	b083      	sub	sp, #12
 8017aa2:	4605      	mov	r5, r0
 8017aa4:	2c00      	cmp	r4, #0
 8017aa6:	f000 817a 	beq.w	8017d9e <rcl_wait_set_resize+0x30a>
 8017aaa:	f04f 0900 	mov.w	r9, #0
 8017aae:	461f      	mov	r7, r3
 8017ab0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8017ab4:	4688      	mov	r8, r1
 8017ab6:	4616      	mov	r6, r2
 8017ab8:	e9d4 b313 	ldrd	fp, r3, [r4, #76]	; 0x4c
 8017abc:	f8c0 9004 	str.w	r9, [r0, #4]
 8017ac0:	f8c4 9000 	str.w	r9, [r4]
 8017ac4:	2900      	cmp	r1, #0
 8017ac6:	f000 80bf 	beq.w	8017c48 <rcl_wait_set_resize+0x1b4>
 8017aca:	008c      	lsls	r4, r1, #2
 8017acc:	4652      	mov	r2, sl
 8017ace:	6800      	ldr	r0, [r0, #0]
 8017ad0:	4621      	mov	r1, r4
 8017ad2:	9301      	str	r3, [sp, #4]
 8017ad4:	4798      	blx	r3
 8017ad6:	9b01      	ldr	r3, [sp, #4]
 8017ad8:	6028      	str	r0, [r5, #0]
 8017ada:	2800      	cmp	r0, #0
 8017adc:	f000 80f6 	beq.w	8017ccc <rcl_wait_set_resize+0x238>
 8017ae0:	4622      	mov	r2, r4
 8017ae2:	4649      	mov	r1, r9
 8017ae4:	9301      	str	r3, [sp, #4]
 8017ae6:	f003 fe71 	bl	801b7cc <memset>
 8017aea:	f8c5 8004 	str.w	r8, [r5, #4]
 8017aee:	4652      	mov	r2, sl
 8017af0:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 8017af4:	4621      	mov	r1, r4
 8017af6:	9b01      	ldr	r3, [sp, #4]
 8017af8:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8017afc:	f8c8 9004 	str.w	r9, [r8, #4]
 8017b00:	4798      	blx	r3
 8017b02:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8017b04:	f8c8 0008 	str.w	r0, [r8, #8]
 8017b08:	689b      	ldr	r3, [r3, #8]
 8017b0a:	2b00      	cmp	r3, #0
 8017b0c:	f000 814a 	beq.w	8017da4 <rcl_wait_set_resize+0x310>
 8017b10:	4622      	mov	r2, r4
 8017b12:	4649      	mov	r1, r9
 8017b14:	4618      	mov	r0, r3
 8017b16:	f003 fe59 	bl	801b7cc <memset>
 8017b1a:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017b1c:	f04f 0800 	mov.w	r8, #0
 8017b20:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8017b24:	e9d4 2313 	ldrd	r2, r3, [r4, #76]	; 0x4c
 8017b28:	f8c5 800c 	str.w	r8, [r5, #12]
 8017b2c:	f8c4 800c 	str.w	r8, [r4, #12]
 8017b30:	2e00      	cmp	r6, #0
 8017b32:	f040 809b 	bne.w	8017c6c <rcl_wait_set_resize+0x1d8>
 8017b36:	68a8      	ldr	r0, [r5, #8]
 8017b38:	b128      	cbz	r0, 8017b46 <rcl_wait_set_resize+0xb2>
 8017b3a:	4649      	mov	r1, r9
 8017b3c:	4790      	blx	r2
 8017b3e:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017b40:	60ae      	str	r6, [r5, #8]
 8017b42:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8017b46:	f04f 0800 	mov.w	r8, #0
 8017b4a:	19f6      	adds	r6, r6, r7
 8017b4c:	f8c4 8010 	str.w	r8, [r4, #16]
 8017b50:	f040 80a2 	bne.w	8017c98 <rcl_wait_set_resize+0x204>
 8017b54:	6960      	ldr	r0, [r4, #20]
 8017b56:	b130      	cbz	r0, 8017b66 <rcl_wait_set_resize+0xd2>
 8017b58:	4649      	mov	r1, r9
 8017b5a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8017b5c:	4798      	blx	r3
 8017b5e:	6166      	str	r6, [r4, #20]
 8017b60:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017b62:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8017b66:	2600      	movs	r6, #0
 8017b68:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	; 0x4c
 8017b6c:	616e      	str	r6, [r5, #20]
 8017b6e:	6426      	str	r6, [r4, #64]	; 0x40
 8017b70:	2f00      	cmp	r7, #0
 8017b72:	f040 80af 	bne.w	8017cd4 <rcl_wait_set_resize+0x240>
 8017b76:	6928      	ldr	r0, [r5, #16]
 8017b78:	b138      	cbz	r0, 8017b8a <rcl_wait_set_resize+0xf6>
 8017b7a:	4649      	mov	r1, r9
 8017b7c:	47d0      	blx	sl
 8017b7e:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017b80:	612f      	str	r7, [r5, #16]
 8017b82:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8017b86:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	; 0x4c
 8017b8a:	2600      	movs	r6, #0
 8017b8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017b8e:	61ee      	str	r6, [r5, #28]
 8017b90:	61a6      	str	r6, [r4, #24]
 8017b92:	2b00      	cmp	r3, #0
 8017b94:	f040 8093 	bne.w	8017cbe <rcl_wait_set_resize+0x22a>
 8017b98:	69a8      	ldr	r0, [r5, #24]
 8017b9a:	b120      	cbz	r0, 8017ba6 <rcl_wait_set_resize+0x112>
 8017b9c:	4649      	mov	r1, r9
 8017b9e:	47d0      	blx	sl
 8017ba0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017ba2:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017ba4:	61ab      	str	r3, [r5, #24]
 8017ba6:	6a20      	ldr	r0, [r4, #32]
 8017ba8:	b128      	cbz	r0, 8017bb6 <rcl_wait_set_resize+0x122>
 8017baa:	4649      	mov	r1, r9
 8017bac:	47d0      	blx	sl
 8017bae:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017bb0:	2300      	movs	r3, #0
 8017bb2:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8017bb6:	2600      	movs	r6, #0
 8017bb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017bba:	6da7      	ldr	r7, [r4, #88]	; 0x58
 8017bbc:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	; 0x4c
 8017bc0:	626e      	str	r6, [r5, #36]	; 0x24
 8017bc2:	6266      	str	r6, [r4, #36]	; 0x24
 8017bc4:	2b00      	cmp	r3, #0
 8017bc6:	f000 8098 	beq.w	8017cfa <rcl_wait_set_resize+0x266>
 8017bca:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8017bce:	463a      	mov	r2, r7
 8017bd0:	6a28      	ldr	r0, [r5, #32]
 8017bd2:	4651      	mov	r1, sl
 8017bd4:	47c8      	blx	r9
 8017bd6:	6228      	str	r0, [r5, #32]
 8017bd8:	2800      	cmp	r0, #0
 8017bda:	d077      	beq.n	8017ccc <rcl_wait_set_resize+0x238>
 8017bdc:	4652      	mov	r2, sl
 8017bde:	4631      	mov	r1, r6
 8017be0:	f003 fdf4 	bl	801b7cc <memset>
 8017be4:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017be6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017be8:	463a      	mov	r2, r7
 8017bea:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8017bec:	4651      	mov	r1, sl
 8017bee:	626b      	str	r3, [r5, #36]	; 0x24
 8017bf0:	62a6      	str	r6, [r4, #40]	; 0x28
 8017bf2:	47c8      	blx	r9
 8017bf4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8017bf6:	62e0      	str	r0, [r4, #44]	; 0x2c
 8017bf8:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8017bfa:	2c00      	cmp	r4, #0
 8017bfc:	f000 80f2 	beq.w	8017de4 <rcl_wait_set_resize+0x350>
 8017c00:	4620      	mov	r0, r4
 8017c02:	4652      	mov	r2, sl
 8017c04:	4631      	mov	r1, r6
 8017c06:	f003 fde1 	bl	801b7cc <memset>
 8017c0a:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017c0c:	2600      	movs	r6, #0
 8017c0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017c10:	6da7      	ldr	r7, [r4, #88]	; 0x58
 8017c12:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	; 0x4c
 8017c16:	62ee      	str	r6, [r5, #44]	; 0x2c
 8017c18:	6326      	str	r6, [r4, #48]	; 0x30
 8017c1a:	2b00      	cmp	r3, #0
 8017c1c:	f040 8097 	bne.w	8017d4e <rcl_wait_set_resize+0x2ba>
 8017c20:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8017c22:	b120      	cbz	r0, 8017c2e <rcl_wait_set_resize+0x19a>
 8017c24:	4639      	mov	r1, r7
 8017c26:	47c0      	blx	r8
 8017c28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017c2a:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017c2c:	62ab      	str	r3, [r5, #40]	; 0x28
 8017c2e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8017c30:	2800      	cmp	r0, #0
 8017c32:	d04c      	beq.n	8017cce <rcl_wait_set_resize+0x23a>
 8017c34:	4639      	mov	r1, r7
 8017c36:	47c0      	blx	r8
 8017c38:	2300      	movs	r3, #0
 8017c3a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8017c3c:	4618      	mov	r0, r3
 8017c3e:	e9c2 330d 	strd	r3, r3, [r2, #52]	; 0x34
 8017c42:	b003      	add	sp, #12
 8017c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017c48:	6800      	ldr	r0, [r0, #0]
 8017c4a:	b120      	cbz	r0, 8017c56 <rcl_wait_set_resize+0x1c2>
 8017c4c:	4651      	mov	r1, sl
 8017c4e:	47d8      	blx	fp
 8017c50:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017c52:	f8c5 8000 	str.w	r8, [r5]
 8017c56:	68a0      	ldr	r0, [r4, #8]
 8017c58:	2800      	cmp	r0, #0
 8017c5a:	f43f af5f 	beq.w	8017b1c <rcl_wait_set_resize+0x88>
 8017c5e:	4651      	mov	r1, sl
 8017c60:	47d8      	blx	fp
 8017c62:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017c64:	2300      	movs	r3, #0
 8017c66:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8017c6a:	e757      	b.n	8017b1c <rcl_wait_set_resize+0x88>
 8017c6c:	00b4      	lsls	r4, r6, #2
 8017c6e:	464a      	mov	r2, r9
 8017c70:	68a8      	ldr	r0, [r5, #8]
 8017c72:	4621      	mov	r1, r4
 8017c74:	4798      	blx	r3
 8017c76:	60a8      	str	r0, [r5, #8]
 8017c78:	b340      	cbz	r0, 8017ccc <rcl_wait_set_resize+0x238>
 8017c7a:	4622      	mov	r2, r4
 8017c7c:	4641      	mov	r1, r8
 8017c7e:	f003 fda5 	bl	801b7cc <memset>
 8017c82:	f04f 0800 	mov.w	r8, #0
 8017c86:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017c88:	60ee      	str	r6, [r5, #12]
 8017c8a:	19f6      	adds	r6, r6, r7
 8017c8c:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8017c90:	f8c4 8010 	str.w	r8, [r4, #16]
 8017c94:	f43f af5e 	beq.w	8017b54 <rcl_wait_set_resize+0xc0>
 8017c98:	00b6      	lsls	r6, r6, #2
 8017c9a:	464a      	mov	r2, r9
 8017c9c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8017c9e:	6960      	ldr	r0, [r4, #20]
 8017ca0:	4631      	mov	r1, r6
 8017ca2:	4798      	blx	r3
 8017ca4:	4681      	mov	r9, r0
 8017ca6:	6160      	str	r0, [r4, #20]
 8017ca8:	2800      	cmp	r0, #0
 8017caa:	f000 8084 	beq.w	8017db6 <rcl_wait_set_resize+0x322>
 8017cae:	4632      	mov	r2, r6
 8017cb0:	4641      	mov	r1, r8
 8017cb2:	f003 fd8b 	bl	801b7cc <memset>
 8017cb6:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017cb8:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8017cbc:	e753      	b.n	8017b66 <rcl_wait_set_resize+0xd2>
 8017cbe:	009c      	lsls	r4, r3, #2
 8017cc0:	464a      	mov	r2, r9
 8017cc2:	69a8      	ldr	r0, [r5, #24]
 8017cc4:	4621      	mov	r1, r4
 8017cc6:	47c0      	blx	r8
 8017cc8:	61a8      	str	r0, [r5, #24]
 8017cca:	bb40      	cbnz	r0, 8017d1e <rcl_wait_set_resize+0x28a>
 8017ccc:	200a      	movs	r0, #10
 8017cce:	b003      	add	sp, #12
 8017cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017cd4:	00bc      	lsls	r4, r7, #2
 8017cd6:	464a      	mov	r2, r9
 8017cd8:	6928      	ldr	r0, [r5, #16]
 8017cda:	4621      	mov	r1, r4
 8017cdc:	47c0      	blx	r8
 8017cde:	6128      	str	r0, [r5, #16]
 8017ce0:	2800      	cmp	r0, #0
 8017ce2:	d0f3      	beq.n	8017ccc <rcl_wait_set_resize+0x238>
 8017ce4:	4622      	mov	r2, r4
 8017ce6:	4631      	mov	r1, r6
 8017ce8:	f003 fd70 	bl	801b7cc <memset>
 8017cec:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017cee:	616f      	str	r7, [r5, #20]
 8017cf0:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8017cf4:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	; 0x4c
 8017cf8:	e747      	b.n	8017b8a <rcl_wait_set_resize+0xf6>
 8017cfa:	6a28      	ldr	r0, [r5, #32]
 8017cfc:	b120      	cbz	r0, 8017d08 <rcl_wait_set_resize+0x274>
 8017cfe:	4639      	mov	r1, r7
 8017d00:	47c0      	blx	r8
 8017d02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017d04:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017d06:	622b      	str	r3, [r5, #32]
 8017d08:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8017d0a:	2800      	cmp	r0, #0
 8017d0c:	f43f af7e 	beq.w	8017c0c <rcl_wait_set_resize+0x178>
 8017d10:	4639      	mov	r1, r7
 8017d12:	47c0      	blx	r8
 8017d14:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017d16:	2300      	movs	r3, #0
 8017d18:	e9c4 330a 	strd	r3, r3, [r4, #40]	; 0x28
 8017d1c:	e776      	b.n	8017c0c <rcl_wait_set_resize+0x178>
 8017d1e:	4622      	mov	r2, r4
 8017d20:	4631      	mov	r1, r6
 8017d22:	f003 fd53 	bl	801b7cc <memset>
 8017d26:	6b2f      	ldr	r7, [r5, #48]	; 0x30
 8017d28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017d2a:	464a      	mov	r2, r9
 8017d2c:	6a38      	ldr	r0, [r7, #32]
 8017d2e:	4621      	mov	r1, r4
 8017d30:	61eb      	str	r3, [r5, #28]
 8017d32:	61fe      	str	r6, [r7, #28]
 8017d34:	47c0      	blx	r8
 8017d36:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8017d38:	6238      	str	r0, [r7, #32]
 8017d3a:	6a1f      	ldr	r7, [r3, #32]
 8017d3c:	2f00      	cmp	r7, #0
 8017d3e:	d04a      	beq.n	8017dd6 <rcl_wait_set_resize+0x342>
 8017d40:	4622      	mov	r2, r4
 8017d42:	4631      	mov	r1, r6
 8017d44:	4638      	mov	r0, r7
 8017d46:	f003 fd41 	bl	801b7cc <memset>
 8017d4a:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8017d4c:	e733      	b.n	8017bb6 <rcl_wait_set_resize+0x122>
 8017d4e:	009c      	lsls	r4, r3, #2
 8017d50:	463a      	mov	r2, r7
 8017d52:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8017d54:	4621      	mov	r1, r4
 8017d56:	47c8      	blx	r9
 8017d58:	62a8      	str	r0, [r5, #40]	; 0x28
 8017d5a:	2800      	cmp	r0, #0
 8017d5c:	d0b6      	beq.n	8017ccc <rcl_wait_set_resize+0x238>
 8017d5e:	4622      	mov	r2, r4
 8017d60:	4631      	mov	r1, r6
 8017d62:	f003 fd33 	bl	801b7cc <memset>
 8017d66:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 8017d6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017d6c:	463a      	mov	r2, r7
 8017d6e:	4621      	mov	r1, r4
 8017d70:	f8da 0038 	ldr.w	r0, [sl, #56]	; 0x38
 8017d74:	62eb      	str	r3, [r5, #44]	; 0x2c
 8017d76:	f8ca 6034 	str.w	r6, [sl, #52]	; 0x34
 8017d7a:	47c8      	blx	r9
 8017d7c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8017d7e:	f8ca 0038 	str.w	r0, [sl, #56]	; 0x38
 8017d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017d84:	2b00      	cmp	r3, #0
 8017d86:	d034      	beq.n	8017df2 <rcl_wait_set_resize+0x35e>
 8017d88:	4622      	mov	r2, r4
 8017d8a:	4631      	mov	r1, r6
 8017d8c:	4618      	mov	r0, r3
 8017d8e:	f003 fd1d 	bl	801b7cc <memset>
 8017d92:	4630      	mov	r0, r6
 8017d94:	b003      	add	sp, #12
 8017d96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017d9a:	200b      	movs	r0, #11
 8017d9c:	4770      	bx	lr
 8017d9e:	f44f 7061 	mov.w	r0, #900	; 0x384
 8017da2:	e794      	b.n	8017cce <rcl_wait_set_resize+0x23a>
 8017da4:	6828      	ldr	r0, [r5, #0]
 8017da6:	4651      	mov	r1, sl
 8017da8:	9301      	str	r3, [sp, #4]
 8017daa:	47d8      	blx	fp
 8017dac:	9b01      	ldr	r3, [sp, #4]
 8017dae:	200a      	movs	r0, #10
 8017db0:	e9c5 3300 	strd	r3, r3, [r5]
 8017db4:	e78b      	b.n	8017cce <rcl_wait_set_resize+0x23a>
 8017db6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8017db8:	68a8      	ldr	r0, [r5, #8]
 8017dba:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8017dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8017dbe:	4798      	blx	r3
 8017dc0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8017dc2:	6928      	ldr	r0, [r5, #16]
 8017dc4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8017dc6:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8017dc8:	e9c5 9902 	strd	r9, r9, [r5, #8]
 8017dcc:	4790      	blx	r2
 8017dce:	200a      	movs	r0, #10
 8017dd0:	e9c5 9904 	strd	r9, r9, [r5, #16]
 8017dd4:	e77b      	b.n	8017cce <rcl_wait_set_resize+0x23a>
 8017dd6:	69a8      	ldr	r0, [r5, #24]
 8017dd8:	4649      	mov	r1, r9
 8017dda:	47d0      	blx	sl
 8017ddc:	200a      	movs	r0, #10
 8017dde:	e9c5 7706 	strd	r7, r7, [r5, #24]
 8017de2:	e774      	b.n	8017cce <rcl_wait_set_resize+0x23a>
 8017de4:	6a28      	ldr	r0, [r5, #32]
 8017de6:	4639      	mov	r1, r7
 8017de8:	47c0      	blx	r8
 8017dea:	200a      	movs	r0, #10
 8017dec:	e9c5 4408 	strd	r4, r4, [r5, #32]
 8017df0:	e76d      	b.n	8017cce <rcl_wait_set_resize+0x23a>
 8017df2:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8017df4:	4639      	mov	r1, r7
 8017df6:	9301      	str	r3, [sp, #4]
 8017df8:	47c0      	blx	r8
 8017dfa:	9b01      	ldr	r3, [sp, #4]
 8017dfc:	200a      	movs	r0, #10
 8017dfe:	e9c5 330a 	strd	r3, r3, [r5, #40]	; 0x28
 8017e02:	e764      	b.n	8017cce <rcl_wait_set_resize+0x23a>

08017e04 <rcl_wait_set_init>:
 8017e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017e08:	b085      	sub	sp, #20
 8017e0a:	4605      	mov	r5, r0
 8017e0c:	460e      	mov	r6, r1
 8017e0e:	4617      	mov	r7, r2
 8017e10:	a812      	add	r0, sp, #72	; 0x48
 8017e12:	4698      	mov	r8, r3
 8017e14:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
 8017e18:	f7f8 fcc0 	bl	801079c <rcutils_allocator_is_valid>
 8017e1c:	2d00      	cmp	r5, #0
 8017e1e:	d072      	beq.n	8017f06 <rcl_wait_set_init+0x102>
 8017e20:	f080 0001 	eor.w	r0, r0, #1
 8017e24:	b2c0      	uxtb	r0, r0
 8017e26:	2800      	cmp	r0, #0
 8017e28:	d16d      	bne.n	8017f06 <rcl_wait_set_init+0x102>
 8017e2a:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 8017e2e:	f1ba 0f00 	cmp.w	sl, #0
 8017e32:	d004      	beq.n	8017e3e <rcl_wait_set_init+0x3a>
 8017e34:	2464      	movs	r4, #100	; 0x64
 8017e36:	4620      	mov	r0, r4
 8017e38:	b005      	add	sp, #20
 8017e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e3e:	f1b9 0f00 	cmp.w	r9, #0
 8017e42:	d060      	beq.n	8017f06 <rcl_wait_set_init+0x102>
 8017e44:	4648      	mov	r0, r9
 8017e46:	f7fe fe8f 	bl	8016b68 <rcl_context_is_valid>
 8017e4a:	2800      	cmp	r0, #0
 8017e4c:	d068      	beq.n	8017f20 <rcl_wait_set_init+0x11c>
 8017e4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8017e50:	205c      	movs	r0, #92	; 0x5c
 8017e52:	9916      	ldr	r1, [sp, #88]	; 0x58
 8017e54:	4798      	blx	r3
 8017e56:	6328      	str	r0, [r5, #48]	; 0x30
 8017e58:	2800      	cmp	r0, #0
 8017e5a:	d063      	beq.n	8017f24 <rcl_wait_set_init+0x120>
 8017e5c:	225c      	movs	r2, #92	; 0x5c
 8017e5e:	4651      	mov	r1, sl
 8017e60:	f003 fcb4 	bl	801b7cc <memset>
 8017e64:	ac12      	add	r4, sp, #72	; 0x48
 8017e66:	f8d5 b030 	ldr.w	fp, [r5, #48]	; 0x30
 8017e6a:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 8017e6e:	f10b 0c48 	add.w	ip, fp, #72	; 0x48
 8017e72:	f8cb 9044 	str.w	r9, [fp, #68]	; 0x44
 8017e76:	eb03 0e02 	add.w	lr, r3, r2
 8017e7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017e7c:	f8d9 9000 	ldr.w	r9, [r9]
 8017e80:	449e      	add	lr, r3
 8017e82:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8017e84:	e9cb aa01 	strd	sl, sl, [fp, #4]
 8017e88:	e9cb aa04 	strd	sl, sl, [fp, #16]
 8017e8c:	e9cb aa07 	strd	sl, sl, [fp, #28]
 8017e90:	e9cb aa0a 	strd	sl, sl, [fp, #40]	; 0x28
 8017e94:	e9cb aa0d 	strd	sl, sl, [fp, #52]	; 0x34
 8017e98:	44be      	add	lr, r7
 8017e9a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017e9e:	6823      	ldr	r3, [r4, #0]
 8017ea0:	eb0e 0146 	add.w	r1, lr, r6, lsl #1
 8017ea4:	f109 0028 	add.w	r0, r9, #40	; 0x28
 8017ea8:	f8cc 3000 	str.w	r3, [ip]
 8017eac:	f001 fe6e 	bl	8019b8c <rmw_create_wait_set>
 8017eb0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8017eb2:	f8cb 003c 	str.w	r0, [fp, #60]	; 0x3c
 8017eb6:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8017eb8:	b350      	cbz	r0, 8017f10 <rcl_wait_set_init+0x10c>
 8017eba:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8017ebc:	4643      	mov	r3, r8
 8017ebe:	463a      	mov	r2, r7
 8017ec0:	4631      	mov	r1, r6
 8017ec2:	9402      	str	r4, [sp, #8]
 8017ec4:	4628      	mov	r0, r5
 8017ec6:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8017ec8:	9401      	str	r4, [sp, #4]
 8017eca:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8017ecc:	9400      	str	r4, [sp, #0]
 8017ece:	f7ff fde1 	bl	8017a94 <rcl_wait_set_resize>
 8017ed2:	4604      	mov	r4, r0
 8017ed4:	2800      	cmp	r0, #0
 8017ed6:	d0ae      	beq.n	8017e36 <rcl_wait_set_init+0x32>
 8017ed8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8017eda:	bb2b      	cbnz	r3, 8017f28 <rcl_wait_set_init+0x124>
 8017edc:	2600      	movs	r6, #0
 8017ede:	4628      	mov	r0, r5
 8017ee0:	4633      	mov	r3, r6
 8017ee2:	4632      	mov	r2, r6
 8017ee4:	4631      	mov	r1, r6
 8017ee6:	9600      	str	r6, [sp, #0]
 8017ee8:	e9cd 6601 	strd	r6, r6, [sp, #4]
 8017eec:	f7ff fdd2 	bl	8017a94 <rcl_wait_set_resize>
 8017ef0:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8017ef2:	2800      	cmp	r0, #0
 8017ef4:	d09f      	beq.n	8017e36 <rcl_wait_set_init+0x32>
 8017ef6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8017ef8:	6d81      	ldr	r1, [r0, #88]	; 0x58
 8017efa:	4798      	blx	r3
 8017efc:	4620      	mov	r0, r4
 8017efe:	632e      	str	r6, [r5, #48]	; 0x30
 8017f00:	b005      	add	sp, #20
 8017f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f06:	240b      	movs	r4, #11
 8017f08:	4620      	mov	r0, r4
 8017f0a:	b005      	add	sp, #20
 8017f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f10:	2401      	movs	r4, #1
 8017f12:	f001 fe45 	bl	8019ba0 <rmw_destroy_wait_set>
 8017f16:	2800      	cmp	r0, #0
 8017f18:	bf18      	it	ne
 8017f1a:	f44f 7461 	movne.w	r4, #900	; 0x384
 8017f1e:	e7dd      	b.n	8017edc <rcl_wait_set_init+0xd8>
 8017f20:	2465      	movs	r4, #101	; 0x65
 8017f22:	e788      	b.n	8017e36 <rcl_wait_set_init+0x32>
 8017f24:	240a      	movs	r4, #10
 8017f26:	e786      	b.n	8017e36 <rcl_wait_set_init+0x32>
 8017f28:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8017f2a:	e7f2      	b.n	8017f12 <rcl_wait_set_init+0x10e>

08017f2c <rcl_wait_set_add_guard_condition>:
 8017f2c:	b318      	cbz	r0, 8017f76 <rcl_wait_set_add_guard_condition+0x4a>
 8017f2e:	b538      	push	{r3, r4, r5, lr}
 8017f30:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8017f32:	4604      	mov	r4, r0
 8017f34:	b30b      	cbz	r3, 8017f7a <rcl_wait_set_add_guard_condition+0x4e>
 8017f36:	b319      	cbz	r1, 8017f80 <rcl_wait_set_add_guard_condition+0x54>
 8017f38:	68dd      	ldr	r5, [r3, #12]
 8017f3a:	68c0      	ldr	r0, [r0, #12]
 8017f3c:	4285      	cmp	r5, r0
 8017f3e:	d217      	bcs.n	8017f70 <rcl_wait_set_add_guard_condition+0x44>
 8017f40:	1c68      	adds	r0, r5, #1
 8017f42:	60d8      	str	r0, [r3, #12]
 8017f44:	68a3      	ldr	r3, [r4, #8]
 8017f46:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 8017f4a:	b102      	cbz	r2, 8017f4e <rcl_wait_set_add_guard_condition+0x22>
 8017f4c:	6015      	str	r5, [r2, #0]
 8017f4e:	4608      	mov	r0, r1
 8017f50:	f7fe ff18 	bl	8016d84 <rcl_guard_condition_get_rmw_handle>
 8017f54:	b150      	cbz	r0, 8017f6c <rcl_wait_set_add_guard_condition+0x40>
 8017f56:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017f58:	6842      	ldr	r2, [r0, #4]
 8017f5a:	2000      	movs	r0, #0
 8017f5c:	695b      	ldr	r3, [r3, #20]
 8017f5e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8017f62:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8017f64:	6913      	ldr	r3, [r2, #16]
 8017f66:	3301      	adds	r3, #1
 8017f68:	6113      	str	r3, [r2, #16]
 8017f6a:	bd38      	pop	{r3, r4, r5, pc}
 8017f6c:	2001      	movs	r0, #1
 8017f6e:	bd38      	pop	{r3, r4, r5, pc}
 8017f70:	f240 3086 	movw	r0, #902	; 0x386
 8017f74:	bd38      	pop	{r3, r4, r5, pc}
 8017f76:	200b      	movs	r0, #11
 8017f78:	4770      	bx	lr
 8017f7a:	f44f 7061 	mov.w	r0, #900	; 0x384
 8017f7e:	bd38      	pop	{r3, r4, r5, pc}
 8017f80:	200b      	movs	r0, #11
 8017f82:	bd38      	pop	{r3, r4, r5, pc}

08017f84 <rcl_wait_set_add_timer>:
 8017f84:	b328      	cbz	r0, 8017fd2 <rcl_wait_set_add_timer+0x4e>
 8017f86:	b538      	push	{r3, r4, r5, lr}
 8017f88:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8017f8a:	4604      	mov	r4, r0
 8017f8c:	b31b      	cbz	r3, 8017fd6 <rcl_wait_set_add_timer+0x52>
 8017f8e:	b329      	cbz	r1, 8017fdc <rcl_wait_set_add_timer+0x58>
 8017f90:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8017f92:	6965      	ldr	r5, [r4, #20]
 8017f94:	42a8      	cmp	r0, r5
 8017f96:	d219      	bcs.n	8017fcc <rcl_wait_set_add_timer+0x48>
 8017f98:	1c45      	adds	r5, r0, #1
 8017f9a:	641d      	str	r5, [r3, #64]	; 0x40
 8017f9c:	6923      	ldr	r3, [r4, #16]
 8017f9e:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
 8017fa2:	b102      	cbz	r2, 8017fa6 <rcl_wait_set_add_timer+0x22>
 8017fa4:	6010      	str	r0, [r2, #0]
 8017fa6:	4608      	mov	r0, r1
 8017fa8:	f7ff fb9a 	bl	80176e0 <rcl_timer_get_guard_condition>
 8017fac:	b168      	cbz	r0, 8017fca <rcl_wait_set_add_timer+0x46>
 8017fae:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8017fb0:	68e3      	ldr	r3, [r4, #12]
 8017fb2:	6c15      	ldr	r5, [r2, #64]	; 0x40
 8017fb4:	3b01      	subs	r3, #1
 8017fb6:	441d      	add	r5, r3
 8017fb8:	f7fe fee4 	bl	8016d84 <rcl_guard_condition_get_rmw_handle>
 8017fbc:	b180      	cbz	r0, 8017fe0 <rcl_wait_set_add_timer+0x5c>
 8017fbe:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017fc0:	6842      	ldr	r2, [r0, #4]
 8017fc2:	2000      	movs	r0, #0
 8017fc4:	695b      	ldr	r3, [r3, #20]
 8017fc6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8017fca:	bd38      	pop	{r3, r4, r5, pc}
 8017fcc:	f240 3086 	movw	r0, #902	; 0x386
 8017fd0:	bd38      	pop	{r3, r4, r5, pc}
 8017fd2:	200b      	movs	r0, #11
 8017fd4:	4770      	bx	lr
 8017fd6:	f44f 7061 	mov.w	r0, #900	; 0x384
 8017fda:	bd38      	pop	{r3, r4, r5, pc}
 8017fdc:	200b      	movs	r0, #11
 8017fde:	bd38      	pop	{r3, r4, r5, pc}
 8017fe0:	2001      	movs	r0, #1
 8017fe2:	bd38      	pop	{r3, r4, r5, pc}

08017fe4 <rcl_wait_set_add_client>:
 8017fe4:	b318      	cbz	r0, 801802e <rcl_wait_set_add_client+0x4a>
 8017fe6:	b538      	push	{r3, r4, r5, lr}
 8017fe8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8017fea:	4604      	mov	r4, r0
 8017fec:	b30b      	cbz	r3, 8018032 <rcl_wait_set_add_client+0x4e>
 8017fee:	b319      	cbz	r1, 8018038 <rcl_wait_set_add_client+0x54>
 8017ff0:	699d      	ldr	r5, [r3, #24]
 8017ff2:	69c0      	ldr	r0, [r0, #28]
 8017ff4:	4285      	cmp	r5, r0
 8017ff6:	d217      	bcs.n	8018028 <rcl_wait_set_add_client+0x44>
 8017ff8:	1c68      	adds	r0, r5, #1
 8017ffa:	6198      	str	r0, [r3, #24]
 8017ffc:	69a3      	ldr	r3, [r4, #24]
 8017ffe:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 8018002:	b102      	cbz	r2, 8018006 <rcl_wait_set_add_client+0x22>
 8018004:	6015      	str	r5, [r2, #0]
 8018006:	4608      	mov	r0, r1
 8018008:	f7fe fd00 	bl	8016a0c <rcl_client_get_rmw_handle>
 801800c:	b150      	cbz	r0, 8018024 <rcl_wait_set_add_client+0x40>
 801800e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8018010:	6842      	ldr	r2, [r0, #4]
 8018012:	2000      	movs	r0, #0
 8018014:	6a1b      	ldr	r3, [r3, #32]
 8018016:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801801a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801801c:	69d3      	ldr	r3, [r2, #28]
 801801e:	3301      	adds	r3, #1
 8018020:	61d3      	str	r3, [r2, #28]
 8018022:	bd38      	pop	{r3, r4, r5, pc}
 8018024:	2001      	movs	r0, #1
 8018026:	bd38      	pop	{r3, r4, r5, pc}
 8018028:	f240 3086 	movw	r0, #902	; 0x386
 801802c:	bd38      	pop	{r3, r4, r5, pc}
 801802e:	200b      	movs	r0, #11
 8018030:	4770      	bx	lr
 8018032:	f44f 7061 	mov.w	r0, #900	; 0x384
 8018036:	bd38      	pop	{r3, r4, r5, pc}
 8018038:	200b      	movs	r0, #11
 801803a:	bd38      	pop	{r3, r4, r5, pc}

0801803c <rcl_wait_set_add_service>:
 801803c:	b318      	cbz	r0, 8018086 <rcl_wait_set_add_service+0x4a>
 801803e:	b538      	push	{r3, r4, r5, lr}
 8018040:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8018042:	4604      	mov	r4, r0
 8018044:	b30b      	cbz	r3, 801808a <rcl_wait_set_add_service+0x4e>
 8018046:	b319      	cbz	r1, 8018090 <rcl_wait_set_add_service+0x54>
 8018048:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 801804a:	6a40      	ldr	r0, [r0, #36]	; 0x24
 801804c:	4285      	cmp	r5, r0
 801804e:	d217      	bcs.n	8018080 <rcl_wait_set_add_service+0x44>
 8018050:	1c68      	adds	r0, r5, #1
 8018052:	6258      	str	r0, [r3, #36]	; 0x24
 8018054:	6a23      	ldr	r3, [r4, #32]
 8018056:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801805a:	b102      	cbz	r2, 801805e <rcl_wait_set_add_service+0x22>
 801805c:	6015      	str	r5, [r2, #0]
 801805e:	4608      	mov	r0, r1
 8018060:	f7f7 fa14 	bl	800f48c <rcl_service_get_rmw_handle>
 8018064:	b150      	cbz	r0, 801807c <rcl_wait_set_add_service+0x40>
 8018066:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8018068:	6842      	ldr	r2, [r0, #4]
 801806a:	2000      	movs	r0, #0
 801806c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801806e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018072:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8018074:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8018076:	3301      	adds	r3, #1
 8018078:	6293      	str	r3, [r2, #40]	; 0x28
 801807a:	bd38      	pop	{r3, r4, r5, pc}
 801807c:	2001      	movs	r0, #1
 801807e:	bd38      	pop	{r3, r4, r5, pc}
 8018080:	f240 3086 	movw	r0, #902	; 0x386
 8018084:	bd38      	pop	{r3, r4, r5, pc}
 8018086:	200b      	movs	r0, #11
 8018088:	4770      	bx	lr
 801808a:	f44f 7061 	mov.w	r0, #900	; 0x384
 801808e:	bd38      	pop	{r3, r4, r5, pc}
 8018090:	200b      	movs	r0, #11
 8018092:	bd38      	pop	{r3, r4, r5, pc}
 8018094:	0000      	movs	r0, r0
	...

08018098 <rcl_wait>:
 8018098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801809c:	ed2d 8b02 	vpush	{d8}
 80180a0:	b08d      	sub	sp, #52	; 0x34
 80180a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80180a6:	2800      	cmp	r0, #0
 80180a8:	f000 814f 	beq.w	801834a <rcl_wait+0x2b2>
 80180ac:	6b06      	ldr	r6, [r0, #48]	; 0x30
 80180ae:	4605      	mov	r5, r0
 80180b0:	2e00      	cmp	r6, #0
 80180b2:	f000 811a 	beq.w	80182ea <rcl_wait+0x252>
 80180b6:	6843      	ldr	r3, [r0, #4]
 80180b8:	b983      	cbnz	r3, 80180dc <rcl_wait+0x44>
 80180ba:	68eb      	ldr	r3, [r5, #12]
 80180bc:	b973      	cbnz	r3, 80180dc <rcl_wait+0x44>
 80180be:	696b      	ldr	r3, [r5, #20]
 80180c0:	b963      	cbnz	r3, 80180dc <rcl_wait+0x44>
 80180c2:	69eb      	ldr	r3, [r5, #28]
 80180c4:	b953      	cbnz	r3, 80180dc <rcl_wait+0x44>
 80180c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80180c8:	b943      	cbnz	r3, 80180dc <rcl_wait+0x44>
 80180ca:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80180cc:	b933      	cbnz	r3, 80180dc <rcl_wait+0x44>
 80180ce:	f240 3085 	movw	r0, #901	; 0x385
 80180d2:	b00d      	add	sp, #52	; 0x34
 80180d4:	ecbd 8b02 	vpop	{d8}
 80180d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80180dc:	9b04      	ldr	r3, [sp, #16]
 80180de:	6c32      	ldr	r2, [r6, #64]	; 0x40
 80180e0:	2b01      	cmp	r3, #1
 80180e2:	9b05      	ldr	r3, [sp, #20]
 80180e4:	f173 0300 	sbcs.w	r3, r3, #0
 80180e8:	f2c0 80f8 	blt.w	80182dc <rcl_wait+0x244>
 80180ec:	e9dd 8704 	ldrd	r8, r7, [sp, #16]
 80180f0:	2a00      	cmp	r2, #0
 80180f2:	f000 810f 	beq.w	8018314 <rcl_wait+0x27c>
 80180f6:	2400      	movs	r4, #0
 80180f8:	4613      	mov	r3, r2
 80180fa:	f240 3921 	movw	r9, #801	; 0x321
 80180fe:	4632      	mov	r2, r6
 8018100:	46a2      	mov	sl, r4
 8018102:	46a3      	mov	fp, r4
 8018104:	ed9f 8b98 	vldr	d8, [pc, #608]	; 8018368 <rcl_wait+0x2d0>
 8018108:	e014      	b.n	8018134 <rcl_wait+0x9c>
 801810a:	2800      	cmp	r0, #0
 801810c:	d1e1      	bne.n	80180d2 <rcl_wait+0x3a>
 801810e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8018112:	4542      	cmp	r2, r8
 8018114:	eb73 0107 	sbcs.w	r1, r3, r7
 8018118:	da03      	bge.n	8018122 <rcl_wait+0x8a>
 801811a:	4690      	mov	r8, r2
 801811c:	461f      	mov	r7, r3
 801811e:	f04f 0b01 	mov.w	fp, #1
 8018122:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8018124:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8018126:	3401      	adds	r4, #1
 8018128:	f14a 0a00 	adc.w	sl, sl, #0
 801812c:	429c      	cmp	r4, r3
 801812e:	f17a 0100 	sbcs.w	r1, sl, #0
 8018132:	d228      	bcs.n	8018186 <rcl_wait+0xee>
 8018134:	6928      	ldr	r0, [r5, #16]
 8018136:	a908      	add	r1, sp, #32
 8018138:	00a6      	lsls	r6, r4, #2
 801813a:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 801813e:	2800      	cmp	r0, #0
 8018140:	d0f1      	beq.n	8018126 <rcl_wait+0x8e>
 8018142:	68eb      	ldr	r3, [r5, #12]
 8018144:	f8d2 c014 	ldr.w	ip, [r2, #20]
 8018148:	4423      	add	r3, r4
 801814a:	f85c e023 	ldr.w	lr, [ip, r3, lsl #2]
 801814e:	f1be 0f00 	cmp.w	lr, #0
 8018152:	d006      	beq.n	8018162 <rcl_wait+0xca>
 8018154:	6913      	ldr	r3, [r2, #16]
 8018156:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
 801815a:	3301      	adds	r3, #1
 801815c:	6113      	str	r3, [r2, #16]
 801815e:	692b      	ldr	r3, [r5, #16]
 8018160:	5998      	ldr	r0, [r3, r6]
 8018162:	ed8d 8b08 	vstr	d8, [sp, #32]
 8018166:	f7ff fa89 	bl	801767c <rcl_timer_get_time_until_next_call>
 801816a:	4548      	cmp	r0, r9
 801816c:	d1cd      	bne.n	801810a <rcl_wait+0x72>
 801816e:	692b      	ldr	r3, [r5, #16]
 8018170:	2200      	movs	r2, #0
 8018172:	3401      	adds	r4, #1
 8018174:	519a      	str	r2, [r3, r6]
 8018176:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8018178:	f14a 0a00 	adc.w	sl, sl, #0
 801817c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 801817e:	429c      	cmp	r4, r3
 8018180:	f17a 0100 	sbcs.w	r1, sl, #0
 8018184:	d3d6      	bcc.n	8018134 <rcl_wait+0x9c>
 8018186:	4659      	mov	r1, fp
 8018188:	4616      	mov	r6, r2
 801818a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 801818e:	4313      	orrs	r3, r2
 8018190:	f040 80b4 	bne.w	80182fc <rcl_wait+0x264>
 8018194:	2300      	movs	r3, #0
 8018196:	2200      	movs	r2, #0
 8018198:	460c      	mov	r4, r1
 801819a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801819e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80181a2:	ab08      	add	r3, sp, #32
 80181a4:	9302      	str	r3, [sp, #8]
 80181a6:	f106 0334 	add.w	r3, r6, #52	; 0x34
 80181aa:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
 80181ac:	f106 0110 	add.w	r1, r6, #16
 80181b0:	9300      	str	r3, [sp, #0]
 80181b2:	1d30      	adds	r0, r6, #4
 80181b4:	f106 031c 	add.w	r3, r6, #28
 80181b8:	9201      	str	r2, [sp, #4]
 80181ba:	f106 0228 	add.w	r2, r6, #40	; 0x28
 80181be:	f001 fb81 	bl	80198c4 <rmw_wait>
 80181c2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80181c4:	4680      	mov	r8, r0
 80181c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80181c8:	b1e2      	cbz	r2, 8018204 <rcl_wait+0x16c>
 80181ca:	f04f 0900 	mov.w	r9, #0
 80181ce:	464f      	mov	r7, r9
 80181d0:	692a      	ldr	r2, [r5, #16]
 80181d2:	f10d 011f 	add.w	r1, sp, #31
 80181d6:	ea4f 0689 	mov.w	r6, r9, lsl #2
 80181da:	f852 0029 	ldr.w	r0, [r2, r9, lsl #2]
 80181de:	b160      	cbz	r0, 80181fa <rcl_wait+0x162>
 80181e0:	f88d 701f 	strb.w	r7, [sp, #31]
 80181e4:	f7ff fa0e 	bl	8017604 <rcl_timer_is_ready>
 80181e8:	2800      	cmp	r0, #0
 80181ea:	f47f af72 	bne.w	80180d2 <rcl_wait+0x3a>
 80181ee:	f89d 301f 	ldrb.w	r3, [sp, #31]
 80181f2:	b90b      	cbnz	r3, 80181f8 <rcl_wait+0x160>
 80181f4:	692a      	ldr	r2, [r5, #16]
 80181f6:	5193      	str	r3, [r2, r6]
 80181f8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80181fa:	f109 0901 	add.w	r9, r9, #1
 80181fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8018200:	454a      	cmp	r2, r9
 8018202:	d8e5      	bhi.n	80181d0 <rcl_wait+0x138>
 8018204:	f038 0002 	bics.w	r0, r8, #2
 8018208:	d176      	bne.n	80182f8 <rcl_wait+0x260>
 801820a:	686f      	ldr	r7, [r5, #4]
 801820c:	b17f      	cbz	r7, 801822e <rcl_wait+0x196>
 801820e:	4602      	mov	r2, r0
 8018210:	e002      	b.n	8018218 <rcl_wait+0x180>
 8018212:	3201      	adds	r2, #1
 8018214:	42ba      	cmp	r2, r7
 8018216:	d00a      	beq.n	801822e <rcl_wait+0x196>
 8018218:	6899      	ldr	r1, [r3, #8]
 801821a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801821e:	2900      	cmp	r1, #0
 8018220:	d1f7      	bne.n	8018212 <rcl_wait+0x17a>
 8018222:	682e      	ldr	r6, [r5, #0]
 8018224:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 8018228:	3201      	adds	r2, #1
 801822a:	42ba      	cmp	r2, r7
 801822c:	d1f4      	bne.n	8018218 <rcl_wait+0x180>
 801822e:	68ef      	ldr	r7, [r5, #12]
 8018230:	b17f      	cbz	r7, 8018252 <rcl_wait+0x1ba>
 8018232:	2200      	movs	r2, #0
 8018234:	e002      	b.n	801823c <rcl_wait+0x1a4>
 8018236:	3201      	adds	r2, #1
 8018238:	42ba      	cmp	r2, r7
 801823a:	d00a      	beq.n	8018252 <rcl_wait+0x1ba>
 801823c:	6959      	ldr	r1, [r3, #20]
 801823e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8018242:	2900      	cmp	r1, #0
 8018244:	d1f7      	bne.n	8018236 <rcl_wait+0x19e>
 8018246:	68ae      	ldr	r6, [r5, #8]
 8018248:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 801824c:	3201      	adds	r2, #1
 801824e:	42ba      	cmp	r2, r7
 8018250:	d1f4      	bne.n	801823c <rcl_wait+0x1a4>
 8018252:	69ef      	ldr	r7, [r5, #28]
 8018254:	b17f      	cbz	r7, 8018276 <rcl_wait+0x1de>
 8018256:	2200      	movs	r2, #0
 8018258:	e002      	b.n	8018260 <rcl_wait+0x1c8>
 801825a:	3201      	adds	r2, #1
 801825c:	42ba      	cmp	r2, r7
 801825e:	d00a      	beq.n	8018276 <rcl_wait+0x1de>
 8018260:	6a19      	ldr	r1, [r3, #32]
 8018262:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8018266:	2900      	cmp	r1, #0
 8018268:	d1f7      	bne.n	801825a <rcl_wait+0x1c2>
 801826a:	69ae      	ldr	r6, [r5, #24]
 801826c:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 8018270:	3201      	adds	r2, #1
 8018272:	42ba      	cmp	r2, r7
 8018274:	d1f4      	bne.n	8018260 <rcl_wait+0x1c8>
 8018276:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 8018278:	b17f      	cbz	r7, 801829a <rcl_wait+0x202>
 801827a:	2200      	movs	r2, #0
 801827c:	e002      	b.n	8018284 <rcl_wait+0x1ec>
 801827e:	3201      	adds	r2, #1
 8018280:	42ba      	cmp	r2, r7
 8018282:	d00a      	beq.n	801829a <rcl_wait+0x202>
 8018284:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8018286:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801828a:	2900      	cmp	r1, #0
 801828c:	d1f7      	bne.n	801827e <rcl_wait+0x1e6>
 801828e:	6a2e      	ldr	r6, [r5, #32]
 8018290:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 8018294:	3201      	adds	r2, #1
 8018296:	42ba      	cmp	r2, r7
 8018298:	d1f4      	bne.n	8018284 <rcl_wait+0x1ec>
 801829a:	6aef      	ldr	r7, [r5, #44]	; 0x2c
 801829c:	b17f      	cbz	r7, 80182be <rcl_wait+0x226>
 801829e:	2200      	movs	r2, #0
 80182a0:	e002      	b.n	80182a8 <rcl_wait+0x210>
 80182a2:	3201      	adds	r2, #1
 80182a4:	42ba      	cmp	r2, r7
 80182a6:	d00a      	beq.n	80182be <rcl_wait+0x226>
 80182a8:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80182aa:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80182ae:	2900      	cmp	r1, #0
 80182b0:	d1f7      	bne.n	80182a2 <rcl_wait+0x20a>
 80182b2:	6aae      	ldr	r6, [r5, #40]	; 0x28
 80182b4:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 80182b8:	3201      	adds	r2, #1
 80182ba:	42ba      	cmp	r2, r7
 80182bc:	d1f4      	bne.n	80182a8 <rcl_wait+0x210>
 80182be:	f1b8 0f02 	cmp.w	r8, #2
 80182c2:	f47f af06 	bne.w	80180d2 <rcl_wait+0x3a>
 80182c6:	f084 0301 	eor.w	r3, r4, #1
 80182ca:	b2db      	uxtb	r3, r3
 80182cc:	2b00      	cmp	r3, #0
 80182ce:	bf18      	it	ne
 80182d0:	2002      	movne	r0, #2
 80182d2:	b00d      	add	sp, #52	; 0x34
 80182d4:	ecbd 8b02 	vpop	{d8}
 80182d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80182dc:	2a00      	cmp	r2, #0
 80182de:	d03a      	beq.n	8018356 <rcl_wait+0x2be>
 80182e0:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 80182e4:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 80182e8:	e705      	b.n	80180f6 <rcl_wait+0x5e>
 80182ea:	f44f 7061 	mov.w	r0, #900	; 0x384
 80182ee:	b00d      	add	sp, #52	; 0x34
 80182f0:	ecbd 8b02 	vpop	{d8}
 80182f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80182f8:	2001      	movs	r0, #1
 80182fa:	e6ea      	b.n	80180d2 <rcl_wait+0x3a>
 80182fc:	9b04      	ldr	r3, [sp, #16]
 80182fe:	460c      	mov	r4, r1
 8018300:	2b01      	cmp	r3, #1
 8018302:	9b05      	ldr	r3, [sp, #20]
 8018304:	f173 0300 	sbcs.w	r3, r3, #0
 8018308:	bfa8      	it	ge
 801830a:	f044 0401 	orrge.w	r4, r4, #1
 801830e:	b914      	cbnz	r4, 8018316 <rcl_wait+0x27e>
 8018310:	4623      	mov	r3, r4
 8018312:	e747      	b.n	80181a4 <rcl_wait+0x10c>
 8018314:	4611      	mov	r1, r2
 8018316:	2f00      	cmp	r7, #0
 8018318:	da02      	bge.n	8018320 <rcl_wait+0x288>
 801831a:	f04f 0800 	mov.w	r8, #0
 801831e:	4647      	mov	r7, r8
 8018320:	460c      	mov	r4, r1
 8018322:	4640      	mov	r0, r8
 8018324:	4639      	mov	r1, r7
 8018326:	a312      	add	r3, pc, #72	; (adr r3, 8018370 <rcl_wait+0x2d8>)
 8018328:	e9d3 2300 	ldrd	r2, r3, [r3]
 801832c:	f7e7 fff0 	bl	8000310 <__aeabi_ldivmod>
 8018330:	a30f      	add	r3, pc, #60	; (adr r3, 8018370 <rcl_wait+0x2d8>)
 8018332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018336:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801833a:	4640      	mov	r0, r8
 801833c:	4639      	mov	r1, r7
 801833e:	f7e7 ffe7 	bl	8000310 <__aeabi_ldivmod>
 8018342:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8018346:	ab08      	add	r3, sp, #32
 8018348:	e72c      	b.n	80181a4 <rcl_wait+0x10c>
 801834a:	200b      	movs	r0, #11
 801834c:	b00d      	add	sp, #52	; 0x34
 801834e:	ecbd 8b02 	vpop	{d8}
 8018352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018356:	4611      	mov	r1, r2
 8018358:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 801835c:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 8018360:	e713      	b.n	801818a <rcl_wait+0xf2>
 8018362:	bf00      	nop
 8018364:	f3af 8000 	nop.w
 8018368:	ffffffff 	.word	0xffffffff
 801836c:	7fffffff 	.word	0x7fffffff
 8018370:	3b9aca00 	.word	0x3b9aca00
 8018374:	00000000 	.word	0x00000000

08018378 <rcl_action_take_goal_response>:
 8018378:	2800      	cmp	r0, #0
 801837a:	d039      	beq.n	80183f0 <rcl_action_take_goal_response+0x78>
 801837c:	b570      	push	{r4, r5, r6, lr}
 801837e:	4604      	mov	r4, r0
 8018380:	6800      	ldr	r0, [r0, #0]
 8018382:	b380      	cbz	r0, 80183e6 <rcl_action_take_goal_response+0x6e>
 8018384:	460e      	mov	r6, r1
 8018386:	4615      	mov	r5, r2
 8018388:	f7fe fbc6 	bl	8016b18 <rcl_client_is_valid>
 801838c:	b330      	cbz	r0, 80183dc <rcl_action_take_goal_response+0x64>
 801838e:	6820      	ldr	r0, [r4, #0]
 8018390:	3004      	adds	r0, #4
 8018392:	f7fe fbc1 	bl	8016b18 <rcl_client_is_valid>
 8018396:	b308      	cbz	r0, 80183dc <rcl_action_take_goal_response+0x64>
 8018398:	6820      	ldr	r0, [r4, #0]
 801839a:	3008      	adds	r0, #8
 801839c:	f7fe fbbc 	bl	8016b18 <rcl_client_is_valid>
 80183a0:	b1e0      	cbz	r0, 80183dc <rcl_action_take_goal_response+0x64>
 80183a2:	6820      	ldr	r0, [r4, #0]
 80183a4:	300c      	adds	r0, #12
 80183a6:	f7f7 fa17 	bl	800f7d8 <rcl_subscription_is_valid>
 80183aa:	b1b8      	cbz	r0, 80183dc <rcl_action_take_goal_response+0x64>
 80183ac:	6820      	ldr	r0, [r4, #0]
 80183ae:	3010      	adds	r0, #16
 80183b0:	f7f7 fa12 	bl	800f7d8 <rcl_subscription_is_valid>
 80183b4:	b190      	cbz	r0, 80183dc <rcl_action_take_goal_response+0x64>
 80183b6:	b1cd      	cbz	r5, 80183ec <rcl_action_take_goal_response+0x74>
 80183b8:	b1c6      	cbz	r6, 80183ec <rcl_action_take_goal_response+0x74>
 80183ba:	462a      	mov	r2, r5
 80183bc:	4631      	mov	r1, r6
 80183be:	6820      	ldr	r0, [r4, #0]
 80183c0:	f7fe fb62 	bl	8016a88 <rcl_take_response>
 80183c4:	b148      	cbz	r0, 80183da <rcl_action_take_goal_response+0x62>
 80183c6:	280a      	cmp	r0, #10
 80183c8:	d007      	beq.n	80183da <rcl_action_take_goal_response+0x62>
 80183ca:	f240 12f5 	movw	r2, #501	; 0x1f5
 80183ce:	f640 0337 	movw	r3, #2103	; 0x837
 80183d2:	4290      	cmp	r0, r2
 80183d4:	bf0c      	ite	eq
 80183d6:	4618      	moveq	r0, r3
 80183d8:	2001      	movne	r0, #1
 80183da:	bd70      	pop	{r4, r5, r6, pc}
 80183dc:	f7f8 fa1c 	bl	8010818 <rcutils_reset_error>
 80183e0:	f640 0036 	movw	r0, #2102	; 0x836
 80183e4:	bd70      	pop	{r4, r5, r6, pc}
 80183e6:	f640 0036 	movw	r0, #2102	; 0x836
 80183ea:	bd70      	pop	{r4, r5, r6, pc}
 80183ec:	200b      	movs	r0, #11
 80183ee:	bd70      	pop	{r4, r5, r6, pc}
 80183f0:	f640 0036 	movw	r0, #2102	; 0x836
 80183f4:	4770      	bx	lr
 80183f6:	bf00      	nop

080183f8 <rcl_action_send_result_request>:
 80183f8:	b390      	cbz	r0, 8018460 <rcl_action_send_result_request+0x68>
 80183fa:	b570      	push	{r4, r5, r6, lr}
 80183fc:	4604      	mov	r4, r0
 80183fe:	6800      	ldr	r0, [r0, #0]
 8018400:	b348      	cbz	r0, 8018456 <rcl_action_send_result_request+0x5e>
 8018402:	460e      	mov	r6, r1
 8018404:	4615      	mov	r5, r2
 8018406:	f7fe fb87 	bl	8016b18 <rcl_client_is_valid>
 801840a:	b1f8      	cbz	r0, 801844c <rcl_action_send_result_request+0x54>
 801840c:	6820      	ldr	r0, [r4, #0]
 801840e:	3004      	adds	r0, #4
 8018410:	f7fe fb82 	bl	8016b18 <rcl_client_is_valid>
 8018414:	b1d0      	cbz	r0, 801844c <rcl_action_send_result_request+0x54>
 8018416:	6820      	ldr	r0, [r4, #0]
 8018418:	3008      	adds	r0, #8
 801841a:	f7fe fb7d 	bl	8016b18 <rcl_client_is_valid>
 801841e:	b1a8      	cbz	r0, 801844c <rcl_action_send_result_request+0x54>
 8018420:	6820      	ldr	r0, [r4, #0]
 8018422:	300c      	adds	r0, #12
 8018424:	f7f7 f9d8 	bl	800f7d8 <rcl_subscription_is_valid>
 8018428:	b180      	cbz	r0, 801844c <rcl_action_send_result_request+0x54>
 801842a:	6820      	ldr	r0, [r4, #0]
 801842c:	3010      	adds	r0, #16
 801842e:	f7f7 f9d3 	bl	800f7d8 <rcl_subscription_is_valid>
 8018432:	b158      	cbz	r0, 801844c <rcl_action_send_result_request+0x54>
 8018434:	b195      	cbz	r5, 801845c <rcl_action_send_result_request+0x64>
 8018436:	b18e      	cbz	r6, 801845c <rcl_action_send_result_request+0x64>
 8018438:	6820      	ldr	r0, [r4, #0]
 801843a:	462a      	mov	r2, r5
 801843c:	4631      	mov	r1, r6
 801843e:	3008      	adds	r0, #8
 8018440:	f7fe faea 	bl	8016a18 <rcl_send_request>
 8018444:	3800      	subs	r0, #0
 8018446:	bf18      	it	ne
 8018448:	2001      	movne	r0, #1
 801844a:	bd70      	pop	{r4, r5, r6, pc}
 801844c:	f7f8 f9e4 	bl	8010818 <rcutils_reset_error>
 8018450:	f640 0036 	movw	r0, #2102	; 0x836
 8018454:	bd70      	pop	{r4, r5, r6, pc}
 8018456:	f640 0036 	movw	r0, #2102	; 0x836
 801845a:	bd70      	pop	{r4, r5, r6, pc}
 801845c:	200b      	movs	r0, #11
 801845e:	bd70      	pop	{r4, r5, r6, pc}
 8018460:	f640 0036 	movw	r0, #2102	; 0x836
 8018464:	4770      	bx	lr
 8018466:	bf00      	nop

08018468 <rcl_action_take_result_response>:
 8018468:	2800      	cmp	r0, #0
 801846a:	d03a      	beq.n	80184e2 <rcl_action_take_result_response+0x7a>
 801846c:	b570      	push	{r4, r5, r6, lr}
 801846e:	4604      	mov	r4, r0
 8018470:	6800      	ldr	r0, [r0, #0]
 8018472:	b388      	cbz	r0, 80184d8 <rcl_action_take_result_response+0x70>
 8018474:	460e      	mov	r6, r1
 8018476:	4615      	mov	r5, r2
 8018478:	f7fe fb4e 	bl	8016b18 <rcl_client_is_valid>
 801847c:	b338      	cbz	r0, 80184ce <rcl_action_take_result_response+0x66>
 801847e:	6820      	ldr	r0, [r4, #0]
 8018480:	3004      	adds	r0, #4
 8018482:	f7fe fb49 	bl	8016b18 <rcl_client_is_valid>
 8018486:	b310      	cbz	r0, 80184ce <rcl_action_take_result_response+0x66>
 8018488:	6820      	ldr	r0, [r4, #0]
 801848a:	3008      	adds	r0, #8
 801848c:	f7fe fb44 	bl	8016b18 <rcl_client_is_valid>
 8018490:	b1e8      	cbz	r0, 80184ce <rcl_action_take_result_response+0x66>
 8018492:	6820      	ldr	r0, [r4, #0]
 8018494:	300c      	adds	r0, #12
 8018496:	f7f7 f99f 	bl	800f7d8 <rcl_subscription_is_valid>
 801849a:	b1c0      	cbz	r0, 80184ce <rcl_action_take_result_response+0x66>
 801849c:	6820      	ldr	r0, [r4, #0]
 801849e:	3010      	adds	r0, #16
 80184a0:	f7f7 f99a 	bl	800f7d8 <rcl_subscription_is_valid>
 80184a4:	b198      	cbz	r0, 80184ce <rcl_action_take_result_response+0x66>
 80184a6:	b1d5      	cbz	r5, 80184de <rcl_action_take_result_response+0x76>
 80184a8:	b1ce      	cbz	r6, 80184de <rcl_action_take_result_response+0x76>
 80184aa:	6820      	ldr	r0, [r4, #0]
 80184ac:	462a      	mov	r2, r5
 80184ae:	4631      	mov	r1, r6
 80184b0:	3008      	adds	r0, #8
 80184b2:	f7fe fae9 	bl	8016a88 <rcl_take_response>
 80184b6:	b148      	cbz	r0, 80184cc <rcl_action_take_result_response+0x64>
 80184b8:	280a      	cmp	r0, #10
 80184ba:	d007      	beq.n	80184cc <rcl_action_take_result_response+0x64>
 80184bc:	f240 12f5 	movw	r2, #501	; 0x1f5
 80184c0:	f640 0337 	movw	r3, #2103	; 0x837
 80184c4:	4290      	cmp	r0, r2
 80184c6:	bf0c      	ite	eq
 80184c8:	4618      	moveq	r0, r3
 80184ca:	2001      	movne	r0, #1
 80184cc:	bd70      	pop	{r4, r5, r6, pc}
 80184ce:	f7f8 f9a3 	bl	8010818 <rcutils_reset_error>
 80184d2:	f640 0036 	movw	r0, #2102	; 0x836
 80184d6:	bd70      	pop	{r4, r5, r6, pc}
 80184d8:	f640 0036 	movw	r0, #2102	; 0x836
 80184dc:	bd70      	pop	{r4, r5, r6, pc}
 80184de:	200b      	movs	r0, #11
 80184e0:	bd70      	pop	{r4, r5, r6, pc}
 80184e2:	f640 0036 	movw	r0, #2102	; 0x836
 80184e6:	4770      	bx	lr

080184e8 <rcl_action_take_cancel_response>:
 80184e8:	2800      	cmp	r0, #0
 80184ea:	d03a      	beq.n	8018562 <rcl_action_take_cancel_response+0x7a>
 80184ec:	b570      	push	{r4, r5, r6, lr}
 80184ee:	4604      	mov	r4, r0
 80184f0:	6800      	ldr	r0, [r0, #0]
 80184f2:	b388      	cbz	r0, 8018558 <rcl_action_take_cancel_response+0x70>
 80184f4:	460e      	mov	r6, r1
 80184f6:	4615      	mov	r5, r2
 80184f8:	f7fe fb0e 	bl	8016b18 <rcl_client_is_valid>
 80184fc:	b338      	cbz	r0, 801854e <rcl_action_take_cancel_response+0x66>
 80184fe:	6820      	ldr	r0, [r4, #0]
 8018500:	3004      	adds	r0, #4
 8018502:	f7fe fb09 	bl	8016b18 <rcl_client_is_valid>
 8018506:	b310      	cbz	r0, 801854e <rcl_action_take_cancel_response+0x66>
 8018508:	6820      	ldr	r0, [r4, #0]
 801850a:	3008      	adds	r0, #8
 801850c:	f7fe fb04 	bl	8016b18 <rcl_client_is_valid>
 8018510:	b1e8      	cbz	r0, 801854e <rcl_action_take_cancel_response+0x66>
 8018512:	6820      	ldr	r0, [r4, #0]
 8018514:	300c      	adds	r0, #12
 8018516:	f7f7 f95f 	bl	800f7d8 <rcl_subscription_is_valid>
 801851a:	b1c0      	cbz	r0, 801854e <rcl_action_take_cancel_response+0x66>
 801851c:	6820      	ldr	r0, [r4, #0]
 801851e:	3010      	adds	r0, #16
 8018520:	f7f7 f95a 	bl	800f7d8 <rcl_subscription_is_valid>
 8018524:	b198      	cbz	r0, 801854e <rcl_action_take_cancel_response+0x66>
 8018526:	b1d5      	cbz	r5, 801855e <rcl_action_take_cancel_response+0x76>
 8018528:	b1ce      	cbz	r6, 801855e <rcl_action_take_cancel_response+0x76>
 801852a:	6820      	ldr	r0, [r4, #0]
 801852c:	462a      	mov	r2, r5
 801852e:	4631      	mov	r1, r6
 8018530:	3004      	adds	r0, #4
 8018532:	f7fe faa9 	bl	8016a88 <rcl_take_response>
 8018536:	b148      	cbz	r0, 801854c <rcl_action_take_cancel_response+0x64>
 8018538:	280a      	cmp	r0, #10
 801853a:	d007      	beq.n	801854c <rcl_action_take_cancel_response+0x64>
 801853c:	f240 12f5 	movw	r2, #501	; 0x1f5
 8018540:	f640 0337 	movw	r3, #2103	; 0x837
 8018544:	4290      	cmp	r0, r2
 8018546:	bf0c      	ite	eq
 8018548:	4618      	moveq	r0, r3
 801854a:	2001      	movne	r0, #1
 801854c:	bd70      	pop	{r4, r5, r6, pc}
 801854e:	f7f8 f963 	bl	8010818 <rcutils_reset_error>
 8018552:	f640 0036 	movw	r0, #2102	; 0x836
 8018556:	bd70      	pop	{r4, r5, r6, pc}
 8018558:	f640 0036 	movw	r0, #2102	; 0x836
 801855c:	bd70      	pop	{r4, r5, r6, pc}
 801855e:	200b      	movs	r0, #11
 8018560:	bd70      	pop	{r4, r5, r6, pc}
 8018562:	f640 0036 	movw	r0, #2102	; 0x836
 8018566:	4770      	bx	lr

08018568 <rcl_action_take_feedback>:
 8018568:	2800      	cmp	r0, #0
 801856a:	d038      	beq.n	80185de <rcl_action_take_feedback+0x76>
 801856c:	b530      	push	{r4, r5, lr}
 801856e:	4604      	mov	r4, r0
 8018570:	6800      	ldr	r0, [r0, #0]
 8018572:	b091      	sub	sp, #68	; 0x44
 8018574:	b378      	cbz	r0, 80185d6 <rcl_action_take_feedback+0x6e>
 8018576:	460d      	mov	r5, r1
 8018578:	f7fe face 	bl	8016b18 <rcl_client_is_valid>
 801857c:	b328      	cbz	r0, 80185ca <rcl_action_take_feedback+0x62>
 801857e:	6820      	ldr	r0, [r4, #0]
 8018580:	3004      	adds	r0, #4
 8018582:	f7fe fac9 	bl	8016b18 <rcl_client_is_valid>
 8018586:	b300      	cbz	r0, 80185ca <rcl_action_take_feedback+0x62>
 8018588:	6820      	ldr	r0, [r4, #0]
 801858a:	3008      	adds	r0, #8
 801858c:	f7fe fac4 	bl	8016b18 <rcl_client_is_valid>
 8018590:	b1d8      	cbz	r0, 80185ca <rcl_action_take_feedback+0x62>
 8018592:	6820      	ldr	r0, [r4, #0]
 8018594:	300c      	adds	r0, #12
 8018596:	f7f7 f91f 	bl	800f7d8 <rcl_subscription_is_valid>
 801859a:	b1b0      	cbz	r0, 80185ca <rcl_action_take_feedback+0x62>
 801859c:	6820      	ldr	r0, [r4, #0]
 801859e:	3010      	adds	r0, #16
 80185a0:	f7f7 f91a 	bl	800f7d8 <rcl_subscription_is_valid>
 80185a4:	b188      	cbz	r0, 80185ca <rcl_action_take_feedback+0x62>
 80185a6:	b1ed      	cbz	r5, 80185e4 <rcl_action_take_feedback+0x7c>
 80185a8:	6820      	ldr	r0, [r4, #0]
 80185aa:	2300      	movs	r3, #0
 80185ac:	466a      	mov	r2, sp
 80185ae:	4629      	mov	r1, r5
 80185b0:	300c      	adds	r0, #12
 80185b2:	f7f7 f8b5 	bl	800f720 <rcl_take>
 80185b6:	b160      	cbz	r0, 80185d2 <rcl_action_take_feedback+0x6a>
 80185b8:	f240 1391 	movw	r3, #401	; 0x191
 80185bc:	4298      	cmp	r0, r3
 80185be:	d014      	beq.n	80185ea <rcl_action_take_feedback+0x82>
 80185c0:	280a      	cmp	r0, #10
 80185c2:	bf18      	it	ne
 80185c4:	2001      	movne	r0, #1
 80185c6:	b011      	add	sp, #68	; 0x44
 80185c8:	bd30      	pop	{r4, r5, pc}
 80185ca:	f7f8 f925 	bl	8010818 <rcutils_reset_error>
 80185ce:	f640 0036 	movw	r0, #2102	; 0x836
 80185d2:	b011      	add	sp, #68	; 0x44
 80185d4:	bd30      	pop	{r4, r5, pc}
 80185d6:	f640 0036 	movw	r0, #2102	; 0x836
 80185da:	b011      	add	sp, #68	; 0x44
 80185dc:	bd30      	pop	{r4, r5, pc}
 80185de:	f640 0036 	movw	r0, #2102	; 0x836
 80185e2:	4770      	bx	lr
 80185e4:	200b      	movs	r0, #11
 80185e6:	b011      	add	sp, #68	; 0x44
 80185e8:	bd30      	pop	{r4, r5, pc}
 80185ea:	f640 0037 	movw	r0, #2103	; 0x837
 80185ee:	e7f0      	b.n	80185d2 <rcl_action_take_feedback+0x6a>

080185f0 <rcl_action_wait_set_add_action_client>:
 80185f0:	2800      	cmp	r0, #0
 80185f2:	d048      	beq.n	8018686 <rcl_action_wait_set_add_action_client+0x96>
 80185f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80185f6:	460c      	mov	r4, r1
 80185f8:	2900      	cmp	r1, #0
 80185fa:	d03c      	beq.n	8018676 <rcl_action_wait_set_add_action_client+0x86>
 80185fc:	4605      	mov	r5, r0
 80185fe:	6808      	ldr	r0, [r1, #0]
 8018600:	2800      	cmp	r0, #0
 8018602:	d038      	beq.n	8018676 <rcl_action_wait_set_add_action_client+0x86>
 8018604:	4617      	mov	r7, r2
 8018606:	461e      	mov	r6, r3
 8018608:	f7fe fa86 	bl	8016b18 <rcl_client_is_valid>
 801860c:	b3b0      	cbz	r0, 801867c <rcl_action_wait_set_add_action_client+0x8c>
 801860e:	6820      	ldr	r0, [r4, #0]
 8018610:	3004      	adds	r0, #4
 8018612:	f7fe fa81 	bl	8016b18 <rcl_client_is_valid>
 8018616:	b388      	cbz	r0, 801867c <rcl_action_wait_set_add_action_client+0x8c>
 8018618:	6820      	ldr	r0, [r4, #0]
 801861a:	3008      	adds	r0, #8
 801861c:	f7fe fa7c 	bl	8016b18 <rcl_client_is_valid>
 8018620:	b360      	cbz	r0, 801867c <rcl_action_wait_set_add_action_client+0x8c>
 8018622:	6820      	ldr	r0, [r4, #0]
 8018624:	300c      	adds	r0, #12
 8018626:	f7f7 f8d7 	bl	800f7d8 <rcl_subscription_is_valid>
 801862a:	b338      	cbz	r0, 801867c <rcl_action_wait_set_add_action_client+0x8c>
 801862c:	6820      	ldr	r0, [r4, #0]
 801862e:	3010      	adds	r0, #16
 8018630:	f7f7 f8d2 	bl	800f7d8 <rcl_subscription_is_valid>
 8018634:	b310      	cbz	r0, 801867c <rcl_action_wait_set_add_action_client+0x8c>
 8018636:	6821      	ldr	r1, [r4, #0]
 8018638:	4628      	mov	r0, r5
 801863a:	f501 72e2 	add.w	r2, r1, #452	; 0x1c4
 801863e:	f7ff fcd1 	bl	8017fe4 <rcl_wait_set_add_client>
 8018642:	b9b8      	cbnz	r0, 8018674 <rcl_action_wait_set_add_action_client+0x84>
 8018644:	6821      	ldr	r1, [r4, #0]
 8018646:	4628      	mov	r0, r5
 8018648:	f501 72e4 	add.w	r2, r1, #456	; 0x1c8
 801864c:	3104      	adds	r1, #4
 801864e:	f7ff fcc9 	bl	8017fe4 <rcl_wait_set_add_client>
 8018652:	b978      	cbnz	r0, 8018674 <rcl_action_wait_set_add_action_client+0x84>
 8018654:	6821      	ldr	r1, [r4, #0]
 8018656:	4628      	mov	r0, r5
 8018658:	f501 72e6 	add.w	r2, r1, #460	; 0x1cc
 801865c:	3108      	adds	r1, #8
 801865e:	f7ff fcc1 	bl	8017fe4 <rcl_wait_set_add_client>
 8018662:	b938      	cbnz	r0, 8018674 <rcl_action_wait_set_add_action_client+0x84>
 8018664:	6821      	ldr	r1, [r4, #0]
 8018666:	4628      	mov	r0, r5
 8018668:	f501 72e8 	add.w	r2, r1, #464	; 0x1d0
 801866c:	310c      	adds	r1, #12
 801866e:	f7ff f969 	bl	8017944 <rcl_wait_set_add_subscription>
 8018672:	b158      	cbz	r0, 801868c <rcl_action_wait_set_add_action_client+0x9c>
 8018674:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018676:	f640 0036 	movw	r0, #2102	; 0x836
 801867a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801867c:	f7f8 f8cc 	bl	8010818 <rcutils_reset_error>
 8018680:	f640 0036 	movw	r0, #2102	; 0x836
 8018684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018686:	f44f 7061 	mov.w	r0, #900	; 0x384
 801868a:	4770      	bx	lr
 801868c:	6821      	ldr	r1, [r4, #0]
 801868e:	4628      	mov	r0, r5
 8018690:	f501 72ea 	add.w	r2, r1, #468	; 0x1d4
 8018694:	3110      	adds	r1, #16
 8018696:	f7ff f955 	bl	8017944 <rcl_wait_set_add_subscription>
 801869a:	2800      	cmp	r0, #0
 801869c:	d1ea      	bne.n	8018674 <rcl_action_wait_set_add_action_client+0x84>
 801869e:	b11f      	cbz	r7, 80186a8 <rcl_action_wait_set_add_action_client+0xb8>
 80186a0:	6823      	ldr	r3, [r4, #0]
 80186a2:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 80186a6:	603b      	str	r3, [r7, #0]
 80186a8:	2e00      	cmp	r6, #0
 80186aa:	d0e3      	beq.n	8018674 <rcl_action_wait_set_add_action_client+0x84>
 80186ac:	6823      	ldr	r3, [r4, #0]
 80186ae:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 80186b2:	6033      	str	r3, [r6, #0]
 80186b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80186b6:	bf00      	nop

080186b8 <rcl_action_client_wait_set_get_entities_ready>:
 80186b8:	2800      	cmp	r0, #0
 80186ba:	d050      	beq.n	801875e <rcl_action_client_wait_set_get_entities_ready+0xa6>
 80186bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80186c0:	460c      	mov	r4, r1
 80186c2:	2900      	cmp	r1, #0
 80186c4:	d03e      	beq.n	8018744 <rcl_action_client_wait_set_get_entities_ready+0x8c>
 80186c6:	4605      	mov	r5, r0
 80186c8:	6808      	ldr	r0, [r1, #0]
 80186ca:	2800      	cmp	r0, #0
 80186cc:	d03a      	beq.n	8018744 <rcl_action_client_wait_set_get_entities_ready+0x8c>
 80186ce:	4616      	mov	r6, r2
 80186d0:	461f      	mov	r7, r3
 80186d2:	f7fe fa21 	bl	8016b18 <rcl_client_is_valid>
 80186d6:	2800      	cmp	r0, #0
 80186d8:	d038      	beq.n	801874c <rcl_action_client_wait_set_get_entities_ready+0x94>
 80186da:	6820      	ldr	r0, [r4, #0]
 80186dc:	3004      	adds	r0, #4
 80186de:	f7fe fa1b 	bl	8016b18 <rcl_client_is_valid>
 80186e2:	2800      	cmp	r0, #0
 80186e4:	d032      	beq.n	801874c <rcl_action_client_wait_set_get_entities_ready+0x94>
 80186e6:	6820      	ldr	r0, [r4, #0]
 80186e8:	3008      	adds	r0, #8
 80186ea:	f7fe fa15 	bl	8016b18 <rcl_client_is_valid>
 80186ee:	b368      	cbz	r0, 801874c <rcl_action_client_wait_set_get_entities_ready+0x94>
 80186f0:	6820      	ldr	r0, [r4, #0]
 80186f2:	300c      	adds	r0, #12
 80186f4:	f7f7 f870 	bl	800f7d8 <rcl_subscription_is_valid>
 80186f8:	b340      	cbz	r0, 801874c <rcl_action_client_wait_set_get_entities_ready+0x94>
 80186fa:	6820      	ldr	r0, [r4, #0]
 80186fc:	3010      	adds	r0, #16
 80186fe:	f7f7 f86b 	bl	800f7d8 <rcl_subscription_is_valid>
 8018702:	b318      	cbz	r0, 801874c <rcl_action_client_wait_set_get_entities_ready+0x94>
 8018704:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8018708:	2a00      	cmp	r2, #0
 801870a:	bf18      	it	ne
 801870c:	2b00      	cmpne	r3, #0
 801870e:	9b08      	ldr	r3, [sp, #32]
 8018710:	bf0c      	ite	eq
 8018712:	2101      	moveq	r1, #1
 8018714:	2100      	movne	r1, #0
 8018716:	2b00      	cmp	r3, #0
 8018718:	bf08      	it	eq
 801871a:	f041 0101 	orreq.w	r1, r1, #1
 801871e:	2f00      	cmp	r7, #0
 8018720:	bf08      	it	eq
 8018722:	f041 0101 	orreq.w	r1, r1, #1
 8018726:	b9b9      	cbnz	r1, 8018758 <rcl_action_client_wait_set_get_entities_ready+0xa0>
 8018728:	b1b6      	cbz	r6, 8018758 <rcl_action_client_wait_set_get_entities_ready+0xa0>
 801872a:	6823      	ldr	r3, [r4, #0]
 801872c:	686c      	ldr	r4, [r5, #4]
 801872e:	e9d3 2174 	ldrd	r2, r1, [r3, #464]	; 0x1d0
 8018732:	428a      	cmp	r2, r1
 8018734:	4610      	mov	r0, r2
 8018736:	bf38      	it	cc
 8018738:	4608      	movcc	r0, r1
 801873a:	4284      	cmp	r4, r0
 801873c:	d812      	bhi.n	8018764 <rcl_action_client_wait_set_get_entities_ready+0xac>
 801873e:	2001      	movs	r0, #1
 8018740:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018744:	f640 0036 	movw	r0, #2102	; 0x836
 8018748:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801874c:	f7f8 f864 	bl	8010818 <rcutils_reset_error>
 8018750:	f640 0036 	movw	r0, #2102	; 0x836
 8018754:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018758:	200b      	movs	r0, #11
 801875a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801875e:	f44f 7061 	mov.w	r0, #900	; 0x384
 8018762:	4770      	bx	lr
 8018764:	e9d3 8e71 	ldrd	r8, lr, [r3, #452]	; 0x1c4
 8018768:	f8d3 c1cc 	ldr.w	ip, [r3, #460]	; 0x1cc
 801876c:	45f0      	cmp	r8, lr
 801876e:	4640      	mov	r0, r8
 8018770:	69ec      	ldr	r4, [r5, #28]
 8018772:	bf38      	it	cc
 8018774:	4670      	movcc	r0, lr
 8018776:	4560      	cmp	r0, ip
 8018778:	bf38      	it	cc
 801877a:	4660      	movcc	r0, ip
 801877c:	4284      	cmp	r4, r0
 801877e:	d9de      	bls.n	801873e <rcl_action_client_wait_set_get_entities_ready+0x86>
 8018780:	f8d5 9018 	ldr.w	r9, [r5, #24]
 8018784:	682d      	ldr	r5, [r5, #0]
 8018786:	f859 0028 	ldr.w	r0, [r9, r8, lsl #2]
 801878a:	f855 4021 	ldr.w	r4, [r5, r1, lsl #2]
 801878e:	f855 5022 	ldr.w	r5, [r5, r2, lsl #2]
 8018792:	1a18      	subs	r0, r3, r0
 8018794:	f859 202c 	ldr.w	r2, [r9, ip, lsl #2]
 8018798:	f103 0c0c 	add.w	ip, r3, #12
 801879c:	f859 102e 	ldr.w	r1, [r9, lr, lsl #2]
 80187a0:	fab0 f080 	clz	r0, r0
 80187a4:	eba5 050c 	sub.w	r5, r5, ip
 80187a8:	0940      	lsrs	r0, r0, #5
 80187aa:	fab5 f585 	clz	r5, r5
 80187ae:	096d      	lsrs	r5, r5, #5
 80187b0:	7035      	strb	r5, [r6, #0]
 80187b2:	f103 0510 	add.w	r5, r3, #16
 80187b6:	1b64      	subs	r4, r4, r5
 80187b8:	9d08      	ldr	r5, [sp, #32]
 80187ba:	fab4 f484 	clz	r4, r4
 80187be:	0964      	lsrs	r4, r4, #5
 80187c0:	703c      	strb	r4, [r7, #0]
 80187c2:	1d1c      	adds	r4, r3, #4
 80187c4:	3308      	adds	r3, #8
 80187c6:	7028      	strb	r0, [r5, #0]
 80187c8:	1b09      	subs	r1, r1, r4
 80187ca:	2000      	movs	r0, #0
 80187cc:	1ad3      	subs	r3, r2, r3
 80187ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80187d0:	fab1 f181 	clz	r1, r1
 80187d4:	fab3 f383 	clz	r3, r3
 80187d8:	0949      	lsrs	r1, r1, #5
 80187da:	095b      	lsrs	r3, r3, #5
 80187dc:	7011      	strb	r1, [r2, #0]
 80187de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80187e0:	7013      	strb	r3, [r2, #0]
 80187e2:	e7b1      	b.n	8018748 <rcl_action_client_wait_set_get_entities_ready+0x90>

080187e4 <rcl_action_take_goal_request>:
 80187e4:	2800      	cmp	r0, #0
 80187e6:	d039      	beq.n	801885c <rcl_action_take_goal_request+0x78>
 80187e8:	b570      	push	{r4, r5, r6, lr}
 80187ea:	4604      	mov	r4, r0
 80187ec:	6800      	ldr	r0, [r0, #0]
 80187ee:	b380      	cbz	r0, 8018852 <rcl_action_take_goal_request+0x6e>
 80187f0:	460e      	mov	r6, r1
 80187f2:	4615      	mov	r5, r2
 80187f4:	f7f6 fea8 	bl	800f548 <rcl_service_is_valid>
 80187f8:	b330      	cbz	r0, 8018848 <rcl_action_take_goal_request+0x64>
 80187fa:	6820      	ldr	r0, [r4, #0]
 80187fc:	3004      	adds	r0, #4
 80187fe:	f7f6 fea3 	bl	800f548 <rcl_service_is_valid>
 8018802:	b308      	cbz	r0, 8018848 <rcl_action_take_goal_request+0x64>
 8018804:	6820      	ldr	r0, [r4, #0]
 8018806:	3008      	adds	r0, #8
 8018808:	f7f6 fe9e 	bl	800f548 <rcl_service_is_valid>
 801880c:	b1e0      	cbz	r0, 8018848 <rcl_action_take_goal_request+0x64>
 801880e:	6820      	ldr	r0, [r4, #0]
 8018810:	300c      	adds	r0, #12
 8018812:	f7f6 fd5d 	bl	800f2d0 <rcl_publisher_is_valid>
 8018816:	b1b8      	cbz	r0, 8018848 <rcl_action_take_goal_request+0x64>
 8018818:	6820      	ldr	r0, [r4, #0]
 801881a:	3010      	adds	r0, #16
 801881c:	f7f6 fd58 	bl	800f2d0 <rcl_publisher_is_valid>
 8018820:	b190      	cbz	r0, 8018848 <rcl_action_take_goal_request+0x64>
 8018822:	b1cd      	cbz	r5, 8018858 <rcl_action_take_goal_request+0x74>
 8018824:	b1c6      	cbz	r6, 8018858 <rcl_action_take_goal_request+0x74>
 8018826:	462a      	mov	r2, r5
 8018828:	4631      	mov	r1, r6
 801882a:	6820      	ldr	r0, [r4, #0]
 801882c:	f7f6 fe34 	bl	800f498 <rcl_take_request>
 8018830:	b148      	cbz	r0, 8018846 <rcl_action_take_goal_request+0x62>
 8018832:	280a      	cmp	r0, #10
 8018834:	d007      	beq.n	8018846 <rcl_action_take_goal_request+0x62>
 8018836:	f240 2259 	movw	r2, #601	; 0x259
 801883a:	f640 0399 	movw	r3, #2201	; 0x899
 801883e:	4290      	cmp	r0, r2
 8018840:	bf0c      	ite	eq
 8018842:	4618      	moveq	r0, r3
 8018844:	2001      	movne	r0, #1
 8018846:	bd70      	pop	{r4, r5, r6, pc}
 8018848:	f7f7 ffe6 	bl	8010818 <rcutils_reset_error>
 801884c:	f640 0098 	movw	r0, #2200	; 0x898
 8018850:	bd70      	pop	{r4, r5, r6, pc}
 8018852:	f640 0098 	movw	r0, #2200	; 0x898
 8018856:	bd70      	pop	{r4, r5, r6, pc}
 8018858:	200b      	movs	r0, #11
 801885a:	bd70      	pop	{r4, r5, r6, pc}
 801885c:	f640 0098 	movw	r0, #2200	; 0x898
 8018860:	4770      	bx	lr
 8018862:	bf00      	nop

08018864 <rcl_action_send_goal_response>:
 8018864:	b388      	cbz	r0, 80188ca <rcl_action_send_goal_response+0x66>
 8018866:	b570      	push	{r4, r5, r6, lr}
 8018868:	4604      	mov	r4, r0
 801886a:	6800      	ldr	r0, [r0, #0]
 801886c:	b340      	cbz	r0, 80188c0 <rcl_action_send_goal_response+0x5c>
 801886e:	460e      	mov	r6, r1
 8018870:	4615      	mov	r5, r2
 8018872:	f7f6 fe69 	bl	800f548 <rcl_service_is_valid>
 8018876:	b1f0      	cbz	r0, 80188b6 <rcl_action_send_goal_response+0x52>
 8018878:	6820      	ldr	r0, [r4, #0]
 801887a:	3004      	adds	r0, #4
 801887c:	f7f6 fe64 	bl	800f548 <rcl_service_is_valid>
 8018880:	b1c8      	cbz	r0, 80188b6 <rcl_action_send_goal_response+0x52>
 8018882:	6820      	ldr	r0, [r4, #0]
 8018884:	3008      	adds	r0, #8
 8018886:	f7f6 fe5f 	bl	800f548 <rcl_service_is_valid>
 801888a:	b1a0      	cbz	r0, 80188b6 <rcl_action_send_goal_response+0x52>
 801888c:	6820      	ldr	r0, [r4, #0]
 801888e:	300c      	adds	r0, #12
 8018890:	f7f6 fd1e 	bl	800f2d0 <rcl_publisher_is_valid>
 8018894:	b178      	cbz	r0, 80188b6 <rcl_action_send_goal_response+0x52>
 8018896:	6820      	ldr	r0, [r4, #0]
 8018898:	3010      	adds	r0, #16
 801889a:	f7f6 fd19 	bl	800f2d0 <rcl_publisher_is_valid>
 801889e:	b150      	cbz	r0, 80188b6 <rcl_action_send_goal_response+0x52>
 80188a0:	b18d      	cbz	r5, 80188c6 <rcl_action_send_goal_response+0x62>
 80188a2:	b186      	cbz	r6, 80188c6 <rcl_action_send_goal_response+0x62>
 80188a4:	462a      	mov	r2, r5
 80188a6:	4631      	mov	r1, r6
 80188a8:	6820      	ldr	r0, [r4, #0]
 80188aa:	f7f6 fe35 	bl	800f518 <rcl_send_response>
 80188ae:	3800      	subs	r0, #0
 80188b0:	bf18      	it	ne
 80188b2:	2001      	movne	r0, #1
 80188b4:	bd70      	pop	{r4, r5, r6, pc}
 80188b6:	f7f7 ffaf 	bl	8010818 <rcutils_reset_error>
 80188ba:	f640 0098 	movw	r0, #2200	; 0x898
 80188be:	bd70      	pop	{r4, r5, r6, pc}
 80188c0:	f640 0098 	movw	r0, #2200	; 0x898
 80188c4:	bd70      	pop	{r4, r5, r6, pc}
 80188c6:	200b      	movs	r0, #11
 80188c8:	bd70      	pop	{r4, r5, r6, pc}
 80188ca:	f640 0098 	movw	r0, #2200	; 0x898
 80188ce:	4770      	bx	lr

080188d0 <rcl_action_take_result_request>:
 80188d0:	2800      	cmp	r0, #0
 80188d2:	d03a      	beq.n	801894a <rcl_action_take_result_request+0x7a>
 80188d4:	b570      	push	{r4, r5, r6, lr}
 80188d6:	4604      	mov	r4, r0
 80188d8:	6800      	ldr	r0, [r0, #0]
 80188da:	b388      	cbz	r0, 8018940 <rcl_action_take_result_request+0x70>
 80188dc:	460e      	mov	r6, r1
 80188de:	4615      	mov	r5, r2
 80188e0:	f7f6 fe32 	bl	800f548 <rcl_service_is_valid>
 80188e4:	b338      	cbz	r0, 8018936 <rcl_action_take_result_request+0x66>
 80188e6:	6820      	ldr	r0, [r4, #0]
 80188e8:	3004      	adds	r0, #4
 80188ea:	f7f6 fe2d 	bl	800f548 <rcl_service_is_valid>
 80188ee:	b310      	cbz	r0, 8018936 <rcl_action_take_result_request+0x66>
 80188f0:	6820      	ldr	r0, [r4, #0]
 80188f2:	3008      	adds	r0, #8
 80188f4:	f7f6 fe28 	bl	800f548 <rcl_service_is_valid>
 80188f8:	b1e8      	cbz	r0, 8018936 <rcl_action_take_result_request+0x66>
 80188fa:	6820      	ldr	r0, [r4, #0]
 80188fc:	300c      	adds	r0, #12
 80188fe:	f7f6 fce7 	bl	800f2d0 <rcl_publisher_is_valid>
 8018902:	b1c0      	cbz	r0, 8018936 <rcl_action_take_result_request+0x66>
 8018904:	6820      	ldr	r0, [r4, #0]
 8018906:	3010      	adds	r0, #16
 8018908:	f7f6 fce2 	bl	800f2d0 <rcl_publisher_is_valid>
 801890c:	b198      	cbz	r0, 8018936 <rcl_action_take_result_request+0x66>
 801890e:	b1d5      	cbz	r5, 8018946 <rcl_action_take_result_request+0x76>
 8018910:	b1ce      	cbz	r6, 8018946 <rcl_action_take_result_request+0x76>
 8018912:	6820      	ldr	r0, [r4, #0]
 8018914:	462a      	mov	r2, r5
 8018916:	4631      	mov	r1, r6
 8018918:	3008      	adds	r0, #8
 801891a:	f7f6 fdbd 	bl	800f498 <rcl_take_request>
 801891e:	b148      	cbz	r0, 8018934 <rcl_action_take_result_request+0x64>
 8018920:	280a      	cmp	r0, #10
 8018922:	d007      	beq.n	8018934 <rcl_action_take_result_request+0x64>
 8018924:	f240 2259 	movw	r2, #601	; 0x259
 8018928:	f640 0399 	movw	r3, #2201	; 0x899
 801892c:	4290      	cmp	r0, r2
 801892e:	bf0c      	ite	eq
 8018930:	4618      	moveq	r0, r3
 8018932:	2001      	movne	r0, #1
 8018934:	bd70      	pop	{r4, r5, r6, pc}
 8018936:	f7f7 ff6f 	bl	8010818 <rcutils_reset_error>
 801893a:	f640 0098 	movw	r0, #2200	; 0x898
 801893e:	bd70      	pop	{r4, r5, r6, pc}
 8018940:	f640 0098 	movw	r0, #2200	; 0x898
 8018944:	bd70      	pop	{r4, r5, r6, pc}
 8018946:	200b      	movs	r0, #11
 8018948:	bd70      	pop	{r4, r5, r6, pc}
 801894a:	f640 0098 	movw	r0, #2200	; 0x898
 801894e:	4770      	bx	lr

08018950 <rcl_action_take_cancel_request>:
 8018950:	2800      	cmp	r0, #0
 8018952:	d03a      	beq.n	80189ca <rcl_action_take_cancel_request+0x7a>
 8018954:	b570      	push	{r4, r5, r6, lr}
 8018956:	4604      	mov	r4, r0
 8018958:	6800      	ldr	r0, [r0, #0]
 801895a:	b388      	cbz	r0, 80189c0 <rcl_action_take_cancel_request+0x70>
 801895c:	460e      	mov	r6, r1
 801895e:	4615      	mov	r5, r2
 8018960:	f7f6 fdf2 	bl	800f548 <rcl_service_is_valid>
 8018964:	b338      	cbz	r0, 80189b6 <rcl_action_take_cancel_request+0x66>
 8018966:	6820      	ldr	r0, [r4, #0]
 8018968:	3004      	adds	r0, #4
 801896a:	f7f6 fded 	bl	800f548 <rcl_service_is_valid>
 801896e:	b310      	cbz	r0, 80189b6 <rcl_action_take_cancel_request+0x66>
 8018970:	6820      	ldr	r0, [r4, #0]
 8018972:	3008      	adds	r0, #8
 8018974:	f7f6 fde8 	bl	800f548 <rcl_service_is_valid>
 8018978:	b1e8      	cbz	r0, 80189b6 <rcl_action_take_cancel_request+0x66>
 801897a:	6820      	ldr	r0, [r4, #0]
 801897c:	300c      	adds	r0, #12
 801897e:	f7f6 fca7 	bl	800f2d0 <rcl_publisher_is_valid>
 8018982:	b1c0      	cbz	r0, 80189b6 <rcl_action_take_cancel_request+0x66>
 8018984:	6820      	ldr	r0, [r4, #0]
 8018986:	3010      	adds	r0, #16
 8018988:	f7f6 fca2 	bl	800f2d0 <rcl_publisher_is_valid>
 801898c:	b198      	cbz	r0, 80189b6 <rcl_action_take_cancel_request+0x66>
 801898e:	b1d5      	cbz	r5, 80189c6 <rcl_action_take_cancel_request+0x76>
 8018990:	b1ce      	cbz	r6, 80189c6 <rcl_action_take_cancel_request+0x76>
 8018992:	6820      	ldr	r0, [r4, #0]
 8018994:	462a      	mov	r2, r5
 8018996:	4631      	mov	r1, r6
 8018998:	3004      	adds	r0, #4
 801899a:	f7f6 fd7d 	bl	800f498 <rcl_take_request>
 801899e:	b148      	cbz	r0, 80189b4 <rcl_action_take_cancel_request+0x64>
 80189a0:	280a      	cmp	r0, #10
 80189a2:	d007      	beq.n	80189b4 <rcl_action_take_cancel_request+0x64>
 80189a4:	f240 2259 	movw	r2, #601	; 0x259
 80189a8:	f640 0399 	movw	r3, #2201	; 0x899
 80189ac:	4290      	cmp	r0, r2
 80189ae:	bf0c      	ite	eq
 80189b0:	4618      	moveq	r0, r3
 80189b2:	2001      	movne	r0, #1
 80189b4:	bd70      	pop	{r4, r5, r6, pc}
 80189b6:	f7f7 ff2f 	bl	8010818 <rcutils_reset_error>
 80189ba:	f640 0098 	movw	r0, #2200	; 0x898
 80189be:	bd70      	pop	{r4, r5, r6, pc}
 80189c0:	f640 0098 	movw	r0, #2200	; 0x898
 80189c4:	bd70      	pop	{r4, r5, r6, pc}
 80189c6:	200b      	movs	r0, #11
 80189c8:	bd70      	pop	{r4, r5, r6, pc}
 80189ca:	f640 0098 	movw	r0, #2200	; 0x898
 80189ce:	4770      	bx	lr

080189d0 <rcl_action_send_cancel_response>:
 80189d0:	b390      	cbz	r0, 8018a38 <rcl_action_send_cancel_response+0x68>
 80189d2:	b570      	push	{r4, r5, r6, lr}
 80189d4:	4604      	mov	r4, r0
 80189d6:	6800      	ldr	r0, [r0, #0]
 80189d8:	b348      	cbz	r0, 8018a2e <rcl_action_send_cancel_response+0x5e>
 80189da:	460e      	mov	r6, r1
 80189dc:	4615      	mov	r5, r2
 80189de:	f7f6 fdb3 	bl	800f548 <rcl_service_is_valid>
 80189e2:	b1f8      	cbz	r0, 8018a24 <rcl_action_send_cancel_response+0x54>
 80189e4:	6820      	ldr	r0, [r4, #0]
 80189e6:	3004      	adds	r0, #4
 80189e8:	f7f6 fdae 	bl	800f548 <rcl_service_is_valid>
 80189ec:	b1d0      	cbz	r0, 8018a24 <rcl_action_send_cancel_response+0x54>
 80189ee:	6820      	ldr	r0, [r4, #0]
 80189f0:	3008      	adds	r0, #8
 80189f2:	f7f6 fda9 	bl	800f548 <rcl_service_is_valid>
 80189f6:	b1a8      	cbz	r0, 8018a24 <rcl_action_send_cancel_response+0x54>
 80189f8:	6820      	ldr	r0, [r4, #0]
 80189fa:	300c      	adds	r0, #12
 80189fc:	f7f6 fc68 	bl	800f2d0 <rcl_publisher_is_valid>
 8018a00:	b180      	cbz	r0, 8018a24 <rcl_action_send_cancel_response+0x54>
 8018a02:	6820      	ldr	r0, [r4, #0]
 8018a04:	3010      	adds	r0, #16
 8018a06:	f7f6 fc63 	bl	800f2d0 <rcl_publisher_is_valid>
 8018a0a:	b158      	cbz	r0, 8018a24 <rcl_action_send_cancel_response+0x54>
 8018a0c:	b195      	cbz	r5, 8018a34 <rcl_action_send_cancel_response+0x64>
 8018a0e:	b18e      	cbz	r6, 8018a34 <rcl_action_send_cancel_response+0x64>
 8018a10:	6820      	ldr	r0, [r4, #0]
 8018a12:	462a      	mov	r2, r5
 8018a14:	4631      	mov	r1, r6
 8018a16:	3004      	adds	r0, #4
 8018a18:	f7f6 fd7e 	bl	800f518 <rcl_send_response>
 8018a1c:	3800      	subs	r0, #0
 8018a1e:	bf18      	it	ne
 8018a20:	2001      	movne	r0, #1
 8018a22:	bd70      	pop	{r4, r5, r6, pc}
 8018a24:	f7f7 fef8 	bl	8010818 <rcutils_reset_error>
 8018a28:	f640 0098 	movw	r0, #2200	; 0x898
 8018a2c:	bd70      	pop	{r4, r5, r6, pc}
 8018a2e:	f640 0098 	movw	r0, #2200	; 0x898
 8018a32:	bd70      	pop	{r4, r5, r6, pc}
 8018a34:	200b      	movs	r0, #11
 8018a36:	bd70      	pop	{r4, r5, r6, pc}
 8018a38:	f640 0098 	movw	r0, #2200	; 0x898
 8018a3c:	4770      	bx	lr
 8018a3e:	bf00      	nop

08018a40 <rcl_action_wait_set_add_action_server>:
 8018a40:	2800      	cmp	r0, #0
 8018a42:	d04d      	beq.n	8018ae0 <rcl_action_wait_set_add_action_server+0xa0>
 8018a44:	b570      	push	{r4, r5, r6, lr}
 8018a46:	460c      	mov	r4, r1
 8018a48:	b159      	cbz	r1, 8018a62 <rcl_action_wait_set_add_action_server+0x22>
 8018a4a:	4605      	mov	r5, r0
 8018a4c:	6808      	ldr	r0, [r1, #0]
 8018a4e:	b140      	cbz	r0, 8018a62 <rcl_action_wait_set_add_action_server+0x22>
 8018a50:	4616      	mov	r6, r2
 8018a52:	f7f6 fd79 	bl	800f548 <rcl_service_is_valid>
 8018a56:	b120      	cbz	r0, 8018a62 <rcl_action_wait_set_add_action_server+0x22>
 8018a58:	6820      	ldr	r0, [r4, #0]
 8018a5a:	3004      	adds	r0, #4
 8018a5c:	f7f6 fd74 	bl	800f548 <rcl_service_is_valid>
 8018a60:	b910      	cbnz	r0, 8018a68 <rcl_action_wait_set_add_action_server+0x28>
 8018a62:	f640 0098 	movw	r0, #2200	; 0x898
 8018a66:	bd70      	pop	{r4, r5, r6, pc}
 8018a68:	6820      	ldr	r0, [r4, #0]
 8018a6a:	3008      	adds	r0, #8
 8018a6c:	f7f6 fd6c 	bl	800f548 <rcl_service_is_valid>
 8018a70:	2800      	cmp	r0, #0
 8018a72:	d0f6      	beq.n	8018a62 <rcl_action_wait_set_add_action_server+0x22>
 8018a74:	6820      	ldr	r0, [r4, #0]
 8018a76:	300c      	adds	r0, #12
 8018a78:	f7f6 fc42 	bl	800f300 <rcl_publisher_is_valid_except_context>
 8018a7c:	2800      	cmp	r0, #0
 8018a7e:	d0f0      	beq.n	8018a62 <rcl_action_wait_set_add_action_server+0x22>
 8018a80:	6820      	ldr	r0, [r4, #0]
 8018a82:	3010      	adds	r0, #16
 8018a84:	f7f6 fc3c 	bl	800f300 <rcl_publisher_is_valid_except_context>
 8018a88:	2800      	cmp	r0, #0
 8018a8a:	d0ea      	beq.n	8018a62 <rcl_action_wait_set_add_action_server+0x22>
 8018a8c:	6821      	ldr	r1, [r4, #0]
 8018a8e:	4628      	mov	r0, r5
 8018a90:	f501 72ee 	add.w	r2, r1, #476	; 0x1dc
 8018a94:	f7ff fad2 	bl	801803c <rcl_wait_set_add_service>
 8018a98:	2800      	cmp	r0, #0
 8018a9a:	d1e4      	bne.n	8018a66 <rcl_action_wait_set_add_action_server+0x26>
 8018a9c:	6821      	ldr	r1, [r4, #0]
 8018a9e:	4628      	mov	r0, r5
 8018aa0:	f501 72f0 	add.w	r2, r1, #480	; 0x1e0
 8018aa4:	3104      	adds	r1, #4
 8018aa6:	f7ff fac9 	bl	801803c <rcl_wait_set_add_service>
 8018aaa:	2800      	cmp	r0, #0
 8018aac:	d1db      	bne.n	8018a66 <rcl_action_wait_set_add_action_server+0x26>
 8018aae:	6821      	ldr	r1, [r4, #0]
 8018ab0:	4628      	mov	r0, r5
 8018ab2:	f501 72f2 	add.w	r2, r1, #484	; 0x1e4
 8018ab6:	3108      	adds	r1, #8
 8018ab8:	f7ff fac0 	bl	801803c <rcl_wait_set_add_service>
 8018abc:	2800      	cmp	r0, #0
 8018abe:	d1d2      	bne.n	8018a66 <rcl_action_wait_set_add_action_server+0x26>
 8018ac0:	6821      	ldr	r1, [r4, #0]
 8018ac2:	4628      	mov	r0, r5
 8018ac4:	f501 72f4 	add.w	r2, r1, #488	; 0x1e8
 8018ac8:	3114      	adds	r1, #20
 8018aca:	f7ff fa5b 	bl	8017f84 <rcl_wait_set_add_timer>
 8018ace:	2800      	cmp	r0, #0
 8018ad0:	d1c9      	bne.n	8018a66 <rcl_action_wait_set_add_action_server+0x26>
 8018ad2:	2e00      	cmp	r6, #0
 8018ad4:	d0c7      	beq.n	8018a66 <rcl_action_wait_set_add_action_server+0x26>
 8018ad6:	6823      	ldr	r3, [r4, #0]
 8018ad8:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8018adc:	6033      	str	r3, [r6, #0]
 8018ade:	bd70      	pop	{r4, r5, r6, pc}
 8018ae0:	f44f 7061 	mov.w	r0, #900	; 0x384
 8018ae4:	4770      	bx	lr
 8018ae6:	bf00      	nop

08018ae8 <rcl_action_server_wait_set_get_entities_ready>:
 8018ae8:	2800      	cmp	r0, #0
 8018aea:	d067      	beq.n	8018bbc <rcl_action_server_wait_set_get_entities_ready+0xd4>
 8018aec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018af0:	460c      	mov	r4, r1
 8018af2:	b161      	cbz	r1, 8018b0e <rcl_action_server_wait_set_get_entities_ready+0x26>
 8018af4:	4605      	mov	r5, r0
 8018af6:	6808      	ldr	r0, [r1, #0]
 8018af8:	b148      	cbz	r0, 8018b0e <rcl_action_server_wait_set_get_entities_ready+0x26>
 8018afa:	4616      	mov	r6, r2
 8018afc:	4698      	mov	r8, r3
 8018afe:	f7f6 fd23 	bl	800f548 <rcl_service_is_valid>
 8018b02:	b120      	cbz	r0, 8018b0e <rcl_action_server_wait_set_get_entities_ready+0x26>
 8018b04:	6820      	ldr	r0, [r4, #0]
 8018b06:	3004      	adds	r0, #4
 8018b08:	f7f6 fd1e 	bl	800f548 <rcl_service_is_valid>
 8018b0c:	b918      	cbnz	r0, 8018b16 <rcl_action_server_wait_set_get_entities_ready+0x2e>
 8018b0e:	f640 0098 	movw	r0, #2200	; 0x898
 8018b12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018b16:	6820      	ldr	r0, [r4, #0]
 8018b18:	3008      	adds	r0, #8
 8018b1a:	f7f6 fd15 	bl	800f548 <rcl_service_is_valid>
 8018b1e:	2800      	cmp	r0, #0
 8018b20:	d0f5      	beq.n	8018b0e <rcl_action_server_wait_set_get_entities_ready+0x26>
 8018b22:	6820      	ldr	r0, [r4, #0]
 8018b24:	300c      	adds	r0, #12
 8018b26:	f7f6 fbeb 	bl	800f300 <rcl_publisher_is_valid_except_context>
 8018b2a:	2800      	cmp	r0, #0
 8018b2c:	d0ef      	beq.n	8018b0e <rcl_action_server_wait_set_get_entities_ready+0x26>
 8018b2e:	6820      	ldr	r0, [r4, #0]
 8018b30:	3010      	adds	r0, #16
 8018b32:	f7f6 fbe5 	bl	800f300 <rcl_publisher_is_valid_except_context>
 8018b36:	2800      	cmp	r0, #0
 8018b38:	d0e9      	beq.n	8018b0e <rcl_action_server_wait_set_get_entities_ready+0x26>
 8018b3a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8018b3e:	2a00      	cmp	r2, #0
 8018b40:	bf18      	it	ne
 8018b42:	2b00      	cmpne	r3, #0
 8018b44:	bf0c      	ite	eq
 8018b46:	2101      	moveq	r1, #1
 8018b48:	2100      	movne	r1, #0
 8018b4a:	f1b8 0f00 	cmp.w	r8, #0
 8018b4e:	bf08      	it	eq
 8018b50:	f041 0101 	orreq.w	r1, r1, #1
 8018b54:	bba9      	cbnz	r1, 8018bc2 <rcl_action_server_wait_set_get_entities_ready+0xda>
 8018b56:	b3a6      	cbz	r6, 8018bc2 <rcl_action_server_wait_set_get_entities_ready+0xda>
 8018b58:	6821      	ldr	r1, [r4, #0]
 8018b5a:	2000      	movs	r0, #0
 8018b5c:	692c      	ldr	r4, [r5, #16]
 8018b5e:	f8d1 21e8 	ldr.w	r2, [r1, #488]	; 0x1e8
 8018b62:	6a2f      	ldr	r7, [r5, #32]
 8018b64:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8018b68:	f8d1 41dc 	ldr.w	r4, [r1, #476]	; 0x1dc
 8018b6c:	f8d1 31e0 	ldr.w	r3, [r1, #480]	; 0x1e0
 8018b70:	f857 4024 	ldr.w	r4, [r7, r4, lsl #2]
 8018b74:	f857 5023 	ldr.w	r5, [r7, r3, lsl #2]
 8018b78:	1a64      	subs	r4, r4, r1
 8018b7a:	f8d1 31e4 	ldr.w	r3, [r1, #484]	; 0x1e4
 8018b7e:	fab4 f484 	clz	r4, r4
 8018b82:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8018b86:	0964      	lsrs	r4, r4, #5
 8018b88:	7034      	strb	r4, [r6, #0]
 8018b8a:	1d0c      	adds	r4, r1, #4
 8018b8c:	1b2c      	subs	r4, r5, r4
 8018b8e:	fab4 f484 	clz	r4, r4
 8018b92:	0964      	lsrs	r4, r4, #5
 8018b94:	f888 4000 	strb.w	r4, [r8]
 8018b98:	f101 0408 	add.w	r4, r1, #8
 8018b9c:	1b1b      	subs	r3, r3, r4
 8018b9e:	9c06      	ldr	r4, [sp, #24]
 8018ba0:	fab3 f383 	clz	r3, r3
 8018ba4:	095b      	lsrs	r3, r3, #5
 8018ba6:	7023      	strb	r3, [r4, #0]
 8018ba8:	f101 0314 	add.w	r3, r1, #20
 8018bac:	1ad3      	subs	r3, r2, r3
 8018bae:	9a07      	ldr	r2, [sp, #28]
 8018bb0:	fab3 f383 	clz	r3, r3
 8018bb4:	095b      	lsrs	r3, r3, #5
 8018bb6:	7013      	strb	r3, [r2, #0]
 8018bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018bbc:	f44f 7061 	mov.w	r0, #900	; 0x384
 8018bc0:	4770      	bx	lr
 8018bc2:	200b      	movs	r0, #11
 8018bc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018bc8 <_execute_event_handler>:
 8018bc8:	2002      	movs	r0, #2
 8018bca:	4770      	bx	lr

08018bcc <_cancel_goal_event_handler>:
 8018bcc:	2003      	movs	r0, #3
 8018bce:	4770      	bx	lr

08018bd0 <_succeed_event_handler>:
 8018bd0:	2004      	movs	r0, #4
 8018bd2:	4770      	bx	lr

08018bd4 <_abort_event_handler>:
 8018bd4:	2006      	movs	r0, #6
 8018bd6:	4770      	bx	lr

08018bd8 <_canceled_event_handler>:
 8018bd8:	2005      	movs	r0, #5
 8018bda:	4770      	bx	lr

08018bdc <rcl_action_transition_goal_state>:
 8018bdc:	b2c2      	uxtb	r2, r0
 8018bde:	2a06      	cmp	r2, #6
 8018be0:	d810      	bhi.n	8018c04 <rcl_action_transition_goal_state+0x28>
 8018be2:	2904      	cmp	r1, #4
 8018be4:	d80e      	bhi.n	8018c04 <rcl_action_transition_goal_state+0x28>
 8018be6:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 8018bea:	b410      	push	{r4}
 8018bec:	1853      	adds	r3, r2, r1
 8018bee:	4c06      	ldr	r4, [pc, #24]	; (8018c08 <rcl_action_transition_goal_state+0x2c>)
 8018bf0:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8018bf4:	b113      	cbz	r3, 8018bfc <rcl_action_transition_goal_state+0x20>
 8018bf6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018bfa:	4718      	bx	r3
 8018bfc:	2000      	movs	r0, #0
 8018bfe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018c02:	4770      	bx	lr
 8018c04:	2000      	movs	r0, #0
 8018c06:	4770      	bx	lr
 8018c08:	0801d864 	.word	0x0801d864

08018c0c <rcl_action_get_zero_initialized_cancel_response>:
 8018c0c:	b510      	push	{r4, lr}
 8018c0e:	4c07      	ldr	r4, [pc, #28]	; (8018c2c <rcl_action_get_zero_initialized_cancel_response+0x20>)
 8018c10:	4686      	mov	lr, r0
 8018c12:	4684      	mov	ip, r0
 8018c14:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018c16:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018c1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018c1c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018c20:	6823      	ldr	r3, [r4, #0]
 8018c22:	4670      	mov	r0, lr
 8018c24:	f8cc 3000 	str.w	r3, [ip]
 8018c28:	bd10      	pop	{r4, pc}
 8018c2a:	bf00      	nop
 8018c2c:	0801d8f0 	.word	0x0801d8f0

08018c30 <rclc_action_send_result_request>:
 8018c30:	b1d0      	cbz	r0, 8018c68 <rclc_action_send_result_request+0x38>
 8018c32:	4684      	mov	ip, r0
 8018c34:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8018c38:	b500      	push	{lr}
 8018c3a:	b087      	sub	sp, #28
 8018c3c:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8018c40:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8018c44:	f8dc 3015 	ldr.w	r3, [ip, #21]
 8018c48:	f10d 0e08 	add.w	lr, sp, #8
 8018c4c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8018c50:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8018c54:	f10c 0240 	add.w	r2, ip, #64	; 0x40
 8018c58:	a902      	add	r1, sp, #8
 8018c5a:	3010      	adds	r0, #16
 8018c5c:	f7ff fbcc 	bl	80183f8 <rcl_action_send_result_request>
 8018c60:	b920      	cbnz	r0, 8018c6c <rclc_action_send_result_request+0x3c>
 8018c62:	b007      	add	sp, #28
 8018c64:	f85d fb04 	ldr.w	pc, [sp], #4
 8018c68:	200b      	movs	r0, #11
 8018c6a:	4770      	bx	lr
 8018c6c:	9001      	str	r0, [sp, #4]
 8018c6e:	f7f7 fdd3 	bl	8010818 <rcutils_reset_error>
 8018c72:	9801      	ldr	r0, [sp, #4]
 8018c74:	b007      	add	sp, #28
 8018c76:	f85d fb04 	ldr.w	pc, [sp], #4
 8018c7a:	bf00      	nop

08018c7c <rclc_action_take_goal_handle>:
 8018c7c:	b160      	cbz	r0, 8018c98 <rclc_action_take_goal_handle+0x1c>
 8018c7e:	6883      	ldr	r3, [r0, #8]
 8018c80:	b143      	cbz	r3, 8018c94 <rclc_action_take_goal_handle+0x18>
 8018c82:	6819      	ldr	r1, [r3, #0]
 8018c84:	2200      	movs	r2, #0
 8018c86:	6081      	str	r1, [r0, #8]
 8018c88:	721a      	strb	r2, [r3, #8]
 8018c8a:	68c1      	ldr	r1, [r0, #12]
 8018c8c:	621a      	str	r2, [r3, #32]
 8018c8e:	849a      	strh	r2, [r3, #36]	; 0x24
 8018c90:	6019      	str	r1, [r3, #0]
 8018c92:	60c3      	str	r3, [r0, #12]
 8018c94:	4618      	mov	r0, r3
 8018c96:	4770      	bx	lr
 8018c98:	4603      	mov	r3, r0
 8018c9a:	e7fb      	b.n	8018c94 <rclc_action_take_goal_handle+0x18>

08018c9c <rclc_action_remove_used_goal_handle>:
 8018c9c:	b180      	cbz	r0, 8018cc0 <rclc_action_remove_used_goal_handle+0x24>
 8018c9e:	b179      	cbz	r1, 8018cc0 <rclc_action_remove_used_goal_handle+0x24>
 8018ca0:	68c3      	ldr	r3, [r0, #12]
 8018ca2:	4299      	cmp	r1, r3
 8018ca4:	d00d      	beq.n	8018cc2 <rclc_action_remove_used_goal_handle+0x26>
 8018ca6:	b12b      	cbz	r3, 8018cb4 <rclc_action_remove_used_goal_handle+0x18>
 8018ca8:	681a      	ldr	r2, [r3, #0]
 8018caa:	4291      	cmp	r1, r2
 8018cac:	d003      	beq.n	8018cb6 <rclc_action_remove_used_goal_handle+0x1a>
 8018cae:	4613      	mov	r3, r2
 8018cb0:	2b00      	cmp	r3, #0
 8018cb2:	d1f9      	bne.n	8018ca8 <rclc_action_remove_used_goal_handle+0xc>
 8018cb4:	4770      	bx	lr
 8018cb6:	680a      	ldr	r2, [r1, #0]
 8018cb8:	601a      	str	r2, [r3, #0]
 8018cba:	6883      	ldr	r3, [r0, #8]
 8018cbc:	600b      	str	r3, [r1, #0]
 8018cbe:	6081      	str	r1, [r0, #8]
 8018cc0:	4770      	bx	lr
 8018cc2:	680b      	ldr	r3, [r1, #0]
 8018cc4:	60c3      	str	r3, [r0, #12]
 8018cc6:	e7f8      	b.n	8018cba <rclc_action_remove_used_goal_handle+0x1e>

08018cc8 <rclc_action_find_goal_handle_by_uuid>:
 8018cc8:	b538      	push	{r3, r4, r5, lr}
 8018cca:	b181      	cbz	r1, 8018cee <rclc_action_find_goal_handle_by_uuid+0x26>
 8018ccc:	b178      	cbz	r0, 8018cee <rclc_action_find_goal_handle_by_uuid+0x26>
 8018cce:	68c4      	ldr	r4, [r0, #12]
 8018cd0:	460d      	mov	r5, r1
 8018cd2:	b914      	cbnz	r4, 8018cda <rclc_action_find_goal_handle_by_uuid+0x12>
 8018cd4:	e009      	b.n	8018cea <rclc_action_find_goal_handle_by_uuid+0x22>
 8018cd6:	6824      	ldr	r4, [r4, #0]
 8018cd8:	b13c      	cbz	r4, 8018cea <rclc_action_find_goal_handle_by_uuid+0x22>
 8018cda:	f104 0009 	add.w	r0, r4, #9
 8018cde:	2210      	movs	r2, #16
 8018ce0:	4629      	mov	r1, r5
 8018ce2:	f002 fd49 	bl	801b778 <memcmp>
 8018ce6:	2800      	cmp	r0, #0
 8018ce8:	d1f5      	bne.n	8018cd6 <rclc_action_find_goal_handle_by_uuid+0xe>
 8018cea:	4620      	mov	r0, r4
 8018cec:	bd38      	pop	{r3, r4, r5, pc}
 8018cee:	2400      	movs	r4, #0
 8018cf0:	4620      	mov	r0, r4
 8018cf2:	bd38      	pop	{r3, r4, r5, pc}

08018cf4 <rclc_action_find_first_handle_by_status>:
 8018cf4:	b140      	cbz	r0, 8018d08 <rclc_action_find_first_handle_by_status+0x14>
 8018cf6:	68c0      	ldr	r0, [r0, #12]
 8018cf8:	b910      	cbnz	r0, 8018d00 <rclc_action_find_first_handle_by_status+0xc>
 8018cfa:	e005      	b.n	8018d08 <rclc_action_find_first_handle_by_status+0x14>
 8018cfc:	6800      	ldr	r0, [r0, #0]
 8018cfe:	b118      	cbz	r0, 8018d08 <rclc_action_find_first_handle_by_status+0x14>
 8018d00:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8018d04:	428b      	cmp	r3, r1
 8018d06:	d1f9      	bne.n	8018cfc <rclc_action_find_first_handle_by_status+0x8>
 8018d08:	4770      	bx	lr
 8018d0a:	bf00      	nop

08018d0c <rclc_action_find_first_terminated_handle>:
 8018d0c:	b140      	cbz	r0, 8018d20 <rclc_action_find_first_terminated_handle+0x14>
 8018d0e:	68c0      	ldr	r0, [r0, #12]
 8018d10:	b910      	cbnz	r0, 8018d18 <rclc_action_find_first_terminated_handle+0xc>
 8018d12:	e005      	b.n	8018d20 <rclc_action_find_first_terminated_handle+0x14>
 8018d14:	6800      	ldr	r0, [r0, #0]
 8018d16:	b118      	cbz	r0, 8018d20 <rclc_action_find_first_terminated_handle+0x14>
 8018d18:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8018d1c:	2b03      	cmp	r3, #3
 8018d1e:	ddf9      	ble.n	8018d14 <rclc_action_find_first_terminated_handle+0x8>
 8018d20:	4770      	bx	lr
 8018d22:	bf00      	nop

08018d24 <rclc_action_find_handle_by_goal_request_sequence_number>:
 8018d24:	b170      	cbz	r0, 8018d44 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8018d26:	68c0      	ldr	r0, [r0, #12]
 8018d28:	b160      	cbz	r0, 8018d44 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8018d2a:	b410      	push	{r4}
 8018d2c:	e001      	b.n	8018d32 <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 8018d2e:	6800      	ldr	r0, [r0, #0]
 8018d30:	b128      	cbz	r0, 8018d3e <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 8018d32:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	; 0x28
 8018d36:	4299      	cmp	r1, r3
 8018d38:	bf08      	it	eq
 8018d3a:	4294      	cmpeq	r4, r2
 8018d3c:	d1f7      	bne.n	8018d2e <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 8018d3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018d42:	4770      	bx	lr
 8018d44:	4770      	bx	lr
 8018d46:	bf00      	nop

08018d48 <rclc_action_find_handle_by_result_request_sequence_number>:
 8018d48:	b170      	cbz	r0, 8018d68 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8018d4a:	68c0      	ldr	r0, [r0, #12]
 8018d4c:	b160      	cbz	r0, 8018d68 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8018d4e:	b410      	push	{r4}
 8018d50:	e001      	b.n	8018d56 <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 8018d52:	6800      	ldr	r0, [r0, #0]
 8018d54:	b128      	cbz	r0, 8018d62 <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 8018d56:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	; 0x40
 8018d5a:	4299      	cmp	r1, r3
 8018d5c:	bf08      	it	eq
 8018d5e:	4294      	cmpeq	r4, r2
 8018d60:	d1f7      	bne.n	8018d52 <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 8018d62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018d66:	4770      	bx	lr
 8018d68:	4770      	bx	lr
 8018d6a:	bf00      	nop

08018d6c <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8018d6c:	b170      	cbz	r0, 8018d8c <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8018d6e:	68c0      	ldr	r0, [r0, #12]
 8018d70:	b160      	cbz	r0, 8018d8c <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8018d72:	b410      	push	{r4}
 8018d74:	e001      	b.n	8018d7a <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 8018d76:	6800      	ldr	r0, [r0, #0]
 8018d78:	b128      	cbz	r0, 8018d86 <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8018d7a:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	; 0x58
 8018d7e:	4299      	cmp	r1, r3
 8018d80:	bf08      	it	eq
 8018d82:	4294      	cmpeq	r4, r2
 8018d84:	d1f7      	bne.n	8018d76 <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 8018d86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018d8a:	4770      	bx	lr
 8018d8c:	4770      	bx	lr
 8018d8e:	bf00      	nop

08018d90 <rclc_action_find_first_handle_with_goal_response>:
 8018d90:	b140      	cbz	r0, 8018da4 <rclc_action_find_first_handle_with_goal_response+0x14>
 8018d92:	68c0      	ldr	r0, [r0, #12]
 8018d94:	b910      	cbnz	r0, 8018d9c <rclc_action_find_first_handle_with_goal_response+0xc>
 8018d96:	e005      	b.n	8018da4 <rclc_action_find_first_handle_with_goal_response+0x14>
 8018d98:	6800      	ldr	r0, [r0, #0]
 8018d9a:	b118      	cbz	r0, 8018da4 <rclc_action_find_first_handle_with_goal_response+0x14>
 8018d9c:	f890 3020 	ldrb.w	r3, [r0, #32]
 8018da0:	2b00      	cmp	r3, #0
 8018da2:	d0f9      	beq.n	8018d98 <rclc_action_find_first_handle_with_goal_response+0x8>
 8018da4:	4770      	bx	lr
 8018da6:	bf00      	nop

08018da8 <rclc_action_find_first_handle_with_result_response>:
 8018da8:	b140      	cbz	r0, 8018dbc <rclc_action_find_first_handle_with_result_response+0x14>
 8018daa:	68c0      	ldr	r0, [r0, #12]
 8018dac:	b910      	cbnz	r0, 8018db4 <rclc_action_find_first_handle_with_result_response+0xc>
 8018dae:	e005      	b.n	8018dbc <rclc_action_find_first_handle_with_result_response+0x14>
 8018db0:	6800      	ldr	r0, [r0, #0]
 8018db2:	b118      	cbz	r0, 8018dbc <rclc_action_find_first_handle_with_result_response+0x14>
 8018db4:	f890 3023 	ldrb.w	r3, [r0, #35]	; 0x23
 8018db8:	2b00      	cmp	r3, #0
 8018dba:	d0f9      	beq.n	8018db0 <rclc_action_find_first_handle_with_result_response+0x8>
 8018dbc:	4770      	bx	lr
 8018dbe:	bf00      	nop

08018dc0 <rclc_action_server_response_goal_request>:
 8018dc0:	b198      	cbz	r0, 8018dea <rclc_action_server_response_goal_request+0x2a>
 8018dc2:	2200      	movs	r2, #0
 8018dc4:	460b      	mov	r3, r1
 8018dc6:	f100 0128 	add.w	r1, r0, #40	; 0x28
 8018dca:	b510      	push	{r4, lr}
 8018dcc:	6844      	ldr	r4, [r0, #4]
 8018dce:	b086      	sub	sp, #24
 8018dd0:	f104 0010 	add.w	r0, r4, #16
 8018dd4:	9205      	str	r2, [sp, #20]
 8018dd6:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8018dda:	aa03      	add	r2, sp, #12
 8018ddc:	f88d 300c 	strb.w	r3, [sp, #12]
 8018de0:	f7ff fd40 	bl	8018864 <rcl_action_send_goal_response>
 8018de4:	b918      	cbnz	r0, 8018dee <rclc_action_server_response_goal_request+0x2e>
 8018de6:	b006      	add	sp, #24
 8018de8:	bd10      	pop	{r4, pc}
 8018dea:	200b      	movs	r0, #11
 8018dec:	4770      	bx	lr
 8018dee:	9001      	str	r0, [sp, #4]
 8018df0:	f7f7 fd12 	bl	8010818 <rcutils_reset_error>
 8018df4:	9801      	ldr	r0, [sp, #4]
 8018df6:	b006      	add	sp, #24
 8018df8:	bd10      	pop	{r4, pc}
 8018dfa:	bf00      	nop
 8018dfc:	0000      	movs	r0, r0
	...

08018e00 <rclc_action_server_goal_cancel_accept>:
 8018e00:	b310      	cbz	r0, 8018e48 <rclc_action_server_goal_cancel_accept+0x48>
 8018e02:	b510      	push	{r4, lr}
 8018e04:	b090      	sub	sp, #64	; 0x40
 8018e06:	4604      	mov	r4, r0
 8018e08:	a806      	add	r0, sp, #24
 8018e0a:	f7ff feff 	bl	8018c0c <rcl_action_get_zero_initialized_cancel_response>
 8018e0e:	2300      	movs	r3, #0
 8018e10:	f8d4 0009 	ldr.w	r0, [r4, #9]
 8018e14:	46ec      	mov	ip, sp
 8018e16:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8018e1a:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8018e1e:	f88d 3018 	strb.w	r3, [sp, #24]
 8018e22:	f8d4 3015 	ldr.w	r3, [r4, #21]
 8018e26:	f8cd d01c 	str.w	sp, [sp, #28]
 8018e2a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018e2e:	ed9f 7b08 	vldr	d7, [pc, #32]	; 8018e50 <rclc_action_server_goal_cancel_accept+0x50>
 8018e32:	6860      	ldr	r0, [r4, #4]
 8018e34:	aa06      	add	r2, sp, #24
 8018e36:	f104 0158 	add.w	r1, r4, #88	; 0x58
 8018e3a:	3010      	adds	r0, #16
 8018e3c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8018e40:	f7ff fdc6 	bl	80189d0 <rcl_action_send_cancel_response>
 8018e44:	b010      	add	sp, #64	; 0x40
 8018e46:	bd10      	pop	{r4, pc}
 8018e48:	200b      	movs	r0, #11
 8018e4a:	4770      	bx	lr
 8018e4c:	f3af 8000 	nop.w
 8018e50:	00000001 	.word	0x00000001
 8018e54:	00000001 	.word	0x00000001

08018e58 <rclc_action_server_goal_cancel_reject>:
 8018e58:	b082      	sub	sp, #8
 8018e5a:	b530      	push	{r4, r5, lr}
 8018e5c:	b08b      	sub	sp, #44	; 0x2c
 8018e5e:	ac0e      	add	r4, sp, #56	; 0x38
 8018e60:	e884 000c 	stmia.w	r4, {r2, r3}
 8018e64:	b188      	cbz	r0, 8018e8a <rclc_action_server_goal_cancel_reject+0x32>
 8018e66:	4604      	mov	r4, r0
 8018e68:	a801      	add	r0, sp, #4
 8018e6a:	460d      	mov	r5, r1
 8018e6c:	f7ff fece 	bl	8018c0c <rcl_action_get_zero_initialized_cancel_response>
 8018e70:	aa01      	add	r2, sp, #4
 8018e72:	a90e      	add	r1, sp, #56	; 0x38
 8018e74:	f104 0010 	add.w	r0, r4, #16
 8018e78:	f88d 5004 	strb.w	r5, [sp, #4]
 8018e7c:	f7ff fda8 	bl	80189d0 <rcl_action_send_cancel_response>
 8018e80:	b00b      	add	sp, #44	; 0x2c
 8018e82:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018e86:	b002      	add	sp, #8
 8018e88:	4770      	bx	lr
 8018e8a:	200b      	movs	r0, #11
 8018e8c:	b00b      	add	sp, #44	; 0x2c
 8018e8e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018e92:	b002      	add	sp, #8
 8018e94:	4770      	bx	lr
 8018e96:	bf00      	nop

08018e98 <__atomic_load_8>:
 8018e98:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8018e9c:	4a16      	ldr	r2, [pc, #88]	; (8018ef8 <__atomic_load_8+0x60>)
 8018e9e:	4b17      	ldr	r3, [pc, #92]	; (8018efc <__atomic_load_8+0x64>)
 8018ea0:	f04f 0c01 	mov.w	ip, #1
 8018ea4:	f081 013d 	eor.w	r1, r1, #61	; 0x3d
 8018ea8:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8018eac:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8018eb0:	fb02 f101 	mul.w	r1, r2, r1
 8018eb4:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8018eb8:	fba3 2301 	umull	r2, r3, r3, r1
 8018ebc:	091b      	lsrs	r3, r3, #4
 8018ebe:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8018ec2:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 8018ec6:	b4d0      	push	{r4, r6, r7}
 8018ec8:	1ac9      	subs	r1, r1, r3
 8018eca:	4c0d      	ldr	r4, [pc, #52]	; (8018f00 <__atomic_load_8+0x68>)
 8018ecc:	1862      	adds	r2, r4, r1
 8018ece:	e8d2 3f4f 	ldrexb	r3, [r2]
 8018ed2:	e8c2 cf46 	strexb	r6, ip, [r2]
 8018ed6:	2e00      	cmp	r6, #0
 8018ed8:	d1f9      	bne.n	8018ece <__atomic_load_8+0x36>
 8018eda:	b2db      	uxtb	r3, r3
 8018edc:	f3bf 8f5b 	dmb	ish
 8018ee0:	2b00      	cmp	r3, #0
 8018ee2:	d1f4      	bne.n	8018ece <__atomic_load_8+0x36>
 8018ee4:	e9d0 6700 	ldrd	r6, r7, [r0]
 8018ee8:	f3bf 8f5b 	dmb	ish
 8018eec:	5463      	strb	r3, [r4, r1]
 8018eee:	4630      	mov	r0, r6
 8018ef0:	4639      	mov	r1, r7
 8018ef2:	bcd0      	pop	{r4, r6, r7}
 8018ef4:	4770      	bx	lr
 8018ef6:	bf00      	nop
 8018ef8:	27d4eb2d 	.word	0x27d4eb2d
 8018efc:	b21642c9 	.word	0xb21642c9
 8018f00:	20011468 	.word	0x20011468

08018f04 <__atomic_store_8>:
 8018f04:	b570      	push	{r4, r5, r6, lr}
 8018f06:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 8018f0a:	4916      	ldr	r1, [pc, #88]	; (8018f64 <__atomic_store_8+0x60>)
 8018f0c:	4c16      	ldr	r4, [pc, #88]	; (8018f68 <__atomic_store_8+0x64>)
 8018f0e:	f08e 0e3d 	eor.w	lr, lr, #61	; 0x3d
 8018f12:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 8018f16:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 8018f1a:	fb01 fe0e 	mul.w	lr, r1, lr
 8018f1e:	4913      	ldr	r1, [pc, #76]	; (8018f6c <__atomic_store_8+0x68>)
 8018f20:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 8018f24:	fba1 510e 	umull	r5, r1, r1, lr
 8018f28:	f04f 0501 	mov.w	r5, #1
 8018f2c:	0909      	lsrs	r1, r1, #4
 8018f2e:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
 8018f32:	ebc1 01cc 	rsb	r1, r1, ip, lsl #3
 8018f36:	ebae 0e01 	sub.w	lr, lr, r1
 8018f3a:	eb04 0c0e 	add.w	ip, r4, lr
 8018f3e:	e8dc 1f4f 	ldrexb	r1, [ip]
 8018f42:	e8cc 5f46 	strexb	r6, r5, [ip]
 8018f46:	2e00      	cmp	r6, #0
 8018f48:	d1f9      	bne.n	8018f3e <__atomic_store_8+0x3a>
 8018f4a:	b2c9      	uxtb	r1, r1
 8018f4c:	f3bf 8f5b 	dmb	ish
 8018f50:	2900      	cmp	r1, #0
 8018f52:	d1f4      	bne.n	8018f3e <__atomic_store_8+0x3a>
 8018f54:	e9c0 2300 	strd	r2, r3, [r0]
 8018f58:	f3bf 8f5b 	dmb	ish
 8018f5c:	f804 100e 	strb.w	r1, [r4, lr]
 8018f60:	bd70      	pop	{r4, r5, r6, pc}
 8018f62:	bf00      	nop
 8018f64:	27d4eb2d 	.word	0x27d4eb2d
 8018f68:	20011468 	.word	0x20011468
 8018f6c:	b21642c9 	.word	0xb21642c9

08018f70 <__atomic_exchange_8>:
 8018f70:	ea80 4c10 	eor.w	ip, r0, r0, lsr #16
 8018f74:	4917      	ldr	r1, [pc, #92]	; (8018fd4 <__atomic_exchange_8+0x64>)
 8018f76:	f08c 0c3d 	eor.w	ip, ip, #61	; 0x3d
 8018f7a:	eb0c 0ccc 	add.w	ip, ip, ip, lsl #3
 8018f7e:	ea8c 1c1c 	eor.w	ip, ip, ip, lsr #4
 8018f82:	fb01 fc0c 	mul.w	ip, r1, ip
 8018f86:	4914      	ldr	r1, [pc, #80]	; (8018fd8 <__atomic_exchange_8+0x68>)
 8018f88:	ea8c 3cdc 	eor.w	ip, ip, ip, lsr #15
 8018f8c:	b570      	push	{r4, r5, r6, lr}
 8018f8e:	4686      	mov	lr, r0
 8018f90:	fba1 010c 	umull	r0, r1, r1, ip
 8018f94:	4d11      	ldr	r5, [pc, #68]	; (8018fdc <__atomic_exchange_8+0x6c>)
 8018f96:	f04f 0001 	mov.w	r0, #1
 8018f9a:	0909      	lsrs	r1, r1, #4
 8018f9c:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 8018fa0:	ebc1 01c4 	rsb	r1, r1, r4, lsl #3
 8018fa4:	ebac 0c01 	sub.w	ip, ip, r1
 8018fa8:	eb05 010c 	add.w	r1, r5, ip
 8018fac:	e8d1 4f4f 	ldrexb	r4, [r1]
 8018fb0:	e8c1 0f46 	strexb	r6, r0, [r1]
 8018fb4:	2e00      	cmp	r6, #0
 8018fb6:	d1f9      	bne.n	8018fac <__atomic_exchange_8+0x3c>
 8018fb8:	b2e4      	uxtb	r4, r4
 8018fba:	f3bf 8f5b 	dmb	ish
 8018fbe:	2c00      	cmp	r4, #0
 8018fc0:	d1f4      	bne.n	8018fac <__atomic_exchange_8+0x3c>
 8018fc2:	e9de 0100 	ldrd	r0, r1, [lr]
 8018fc6:	e9ce 2300 	strd	r2, r3, [lr]
 8018fca:	f3bf 8f5b 	dmb	ish
 8018fce:	f805 400c 	strb.w	r4, [r5, ip]
 8018fd2:	bd70      	pop	{r4, r5, r6, pc}
 8018fd4:	27d4eb2d 	.word	0x27d4eb2d
 8018fd8:	b21642c9 	.word	0xb21642c9
 8018fdc:	20011468 	.word	0x20011468

08018fe0 <rcutils_is_directory>:
 8018fe0:	2000      	movs	r0, #0
 8018fe2:	4770      	bx	lr

08018fe4 <rcutils_join_path>:
 8018fe4:	b082      	sub	sp, #8
 8018fe6:	2000      	movs	r0, #0
 8018fe8:	e88d 000c 	stmia.w	sp, {r2, r3}
 8018fec:	b002      	add	sp, #8
 8018fee:	4770      	bx	lr

08018ff0 <rcutils_to_native_path>:
 8018ff0:	b084      	sub	sp, #16
 8018ff2:	2000      	movs	r0, #0
 8018ff4:	f10d 0c04 	add.w	ip, sp, #4
 8018ff8:	b004      	add	sp, #16
 8018ffa:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 8018ffe:	4770      	bx	lr

08019000 <rcutils_string_array_fini>:
 8019000:	b328      	cbz	r0, 801904e <rcutils_string_array_fini+0x4e>
 8019002:	b570      	push	{r4, r5, r6, lr}
 8019004:	4604      	mov	r4, r0
 8019006:	6840      	ldr	r0, [r0, #4]
 8019008:	b1e0      	cbz	r0, 8019044 <rcutils_string_array_fini+0x44>
 801900a:	f104 0008 	add.w	r0, r4, #8
 801900e:	f7f7 fbc5 	bl	801079c <rcutils_allocator_is_valid>
 8019012:	b1c0      	cbz	r0, 8019046 <rcutils_string_array_fini+0x46>
 8019014:	6823      	ldr	r3, [r4, #0]
 8019016:	b1c3      	cbz	r3, 801904a <rcutils_string_array_fini+0x4a>
 8019018:	2500      	movs	r5, #0
 801901a:	6860      	ldr	r0, [r4, #4]
 801901c:	462e      	mov	r6, r5
 801901e:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8019022:	68e3      	ldr	r3, [r4, #12]
 8019024:	69a1      	ldr	r1, [r4, #24]
 8019026:	4798      	blx	r3
 8019028:	e9d4 3000 	ldrd	r3, r0, [r4]
 801902c:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 8019030:	3501      	adds	r5, #1
 8019032:	429d      	cmp	r5, r3
 8019034:	d3f3      	bcc.n	801901e <rcutils_string_array_fini+0x1e>
 8019036:	68e3      	ldr	r3, [r4, #12]
 8019038:	69a1      	ldr	r1, [r4, #24]
 801903a:	4798      	blx	r3
 801903c:	2300      	movs	r3, #0
 801903e:	4618      	mov	r0, r3
 8019040:	e9c4 3300 	strd	r3, r3, [r4]
 8019044:	bd70      	pop	{r4, r5, r6, pc}
 8019046:	200b      	movs	r0, #11
 8019048:	bd70      	pop	{r4, r5, r6, pc}
 801904a:	6860      	ldr	r0, [r4, #4]
 801904c:	e7f3      	b.n	8019036 <rcutils_string_array_fini+0x36>
 801904e:	200b      	movs	r0, #11
 8019050:	4770      	bx	lr
 8019052:	bf00      	nop

08019054 <rcutils_get_zero_initialized_string_map>:
 8019054:	2000      	movs	r0, #0
 8019056:	4b01      	ldr	r3, [pc, #4]	; (801905c <rcutils_get_zero_initialized_string_map+0x8>)
 8019058:	6018      	str	r0, [r3, #0]
 801905a:	4770      	bx	lr
 801905c:	20011480 	.word	0x20011480

08019060 <rcutils_string_map_reserve>:
 8019060:	2800      	cmp	r0, #0
 8019062:	d05e      	beq.n	8019122 <rcutils_string_map_reserve+0xc2>
 8019064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019068:	460c      	mov	r4, r1
 801906a:	6801      	ldr	r1, [r0, #0]
 801906c:	b082      	sub	sp, #8
 801906e:	4605      	mov	r5, r0
 8019070:	b129      	cbz	r1, 801907e <rcutils_string_map_reserve+0x1e>
 8019072:	68cb      	ldr	r3, [r1, #12]
 8019074:	42a3      	cmp	r3, r4
 8019076:	d906      	bls.n	8019086 <rcutils_string_map_reserve+0x26>
 8019078:	461c      	mov	r4, r3
 801907a:	2900      	cmp	r1, #0
 801907c:	d1f9      	bne.n	8019072 <rcutils_string_map_reserve+0x12>
 801907e:	201f      	movs	r0, #31
 8019080:	b002      	add	sp, #8
 8019082:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019086:	688b      	ldr	r3, [r1, #8]
 8019088:	42a3      	cmp	r3, r4
 801908a:	d046      	beq.n	801911a <rcutils_string_map_reserve+0xba>
 801908c:	6a0e      	ldr	r6, [r1, #32]
 801908e:	2c00      	cmp	r4, #0
 8019090:	d033      	beq.n	80190fa <rcutils_string_map_reserve+0x9a>
 8019092:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8019096:	d242      	bcs.n	801911e <rcutils_string_map_reserve+0xbe>
 8019098:	00a7      	lsls	r7, r4, #2
 801909a:	f8d1 8018 	ldr.w	r8, [r1, #24]
 801909e:	6808      	ldr	r0, [r1, #0]
 80190a0:	4632      	mov	r2, r6
 80190a2:	4639      	mov	r1, r7
 80190a4:	47c0      	blx	r8
 80190a6:	2800      	cmp	r0, #0
 80190a8:	d039      	beq.n	801911e <rcutils_string_map_reserve+0xbe>
 80190aa:	682b      	ldr	r3, [r5, #0]
 80190ac:	4632      	mov	r2, r6
 80190ae:	4639      	mov	r1, r7
 80190b0:	6018      	str	r0, [r3, #0]
 80190b2:	6858      	ldr	r0, [r3, #4]
 80190b4:	47c0      	blx	r8
 80190b6:	2800      	cmp	r0, #0
 80190b8:	d031      	beq.n	801911e <rcutils_string_map_reserve+0xbe>
 80190ba:	682d      	ldr	r5, [r5, #0]
 80190bc:	68ab      	ldr	r3, [r5, #8]
 80190be:	6068      	str	r0, [r5, #4]
 80190c0:	42a3      	cmp	r3, r4
 80190c2:	d225      	bcs.n	8019110 <rcutils_string_map_reserve+0xb0>
 80190c4:	682a      	ldr	r2, [r5, #0]
 80190c6:	eb00 0c07 	add.w	ip, r0, r7
 80190ca:	0099      	lsls	r1, r3, #2
 80190cc:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 80190d0:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 80190d4:	45e6      	cmp	lr, ip
 80190d6:	d203      	bcs.n	80190e0 <rcutils_string_map_reserve+0x80>
 80190d8:	eb02 0c07 	add.w	ip, r2, r7
 80190dc:	4566      	cmp	r6, ip
 80190de:	d322      	bcc.n	8019126 <rcutils_string_map_reserve+0xc6>
 80190e0:	1ae3      	subs	r3, r4, r3
 80190e2:	4670      	mov	r0, lr
 80190e4:	2100      	movs	r1, #0
 80190e6:	009a      	lsls	r2, r3, #2
 80190e8:	9201      	str	r2, [sp, #4]
 80190ea:	f002 fb6f 	bl	801b7cc <memset>
 80190ee:	9a01      	ldr	r2, [sp, #4]
 80190f0:	2100      	movs	r1, #0
 80190f2:	4630      	mov	r0, r6
 80190f4:	f002 fb6a 	bl	801b7cc <memset>
 80190f8:	e00a      	b.n	8019110 <rcutils_string_map_reserve+0xb0>
 80190fa:	694f      	ldr	r7, [r1, #20]
 80190fc:	6808      	ldr	r0, [r1, #0]
 80190fe:	4631      	mov	r1, r6
 8019100:	47b8      	blx	r7
 8019102:	682b      	ldr	r3, [r5, #0]
 8019104:	4631      	mov	r1, r6
 8019106:	6858      	ldr	r0, [r3, #4]
 8019108:	601c      	str	r4, [r3, #0]
 801910a:	47b8      	blx	r7
 801910c:	682d      	ldr	r5, [r5, #0]
 801910e:	606c      	str	r4, [r5, #4]
 8019110:	2000      	movs	r0, #0
 8019112:	60ac      	str	r4, [r5, #8]
 8019114:	b002      	add	sp, #8
 8019116:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801911a:	2000      	movs	r0, #0
 801911c:	e7b0      	b.n	8019080 <rcutils_string_map_reserve+0x20>
 801911e:	200a      	movs	r0, #10
 8019120:	e7ae      	b.n	8019080 <rcutils_string_map_reserve+0x20>
 8019122:	200b      	movs	r0, #11
 8019124:	4770      	bx	lr
 8019126:	1f0b      	subs	r3, r1, #4
 8019128:	4418      	add	r0, r3
 801912a:	4413      	add	r3, r2
 801912c:	3a04      	subs	r2, #4
 801912e:	4417      	add	r7, r2
 8019130:	2200      	movs	r2, #0
 8019132:	f843 2f04 	str.w	r2, [r3, #4]!
 8019136:	42bb      	cmp	r3, r7
 8019138:	f840 2f04 	str.w	r2, [r0, #4]!
 801913c:	d1f9      	bne.n	8019132 <rcutils_string_map_reserve+0xd2>
 801913e:	e7e7      	b.n	8019110 <rcutils_string_map_reserve+0xb0>

08019140 <rcutils_string_map_init>:
 8019140:	b082      	sub	sp, #8
 8019142:	b570      	push	{r4, r5, r6, lr}
 8019144:	ac04      	add	r4, sp, #16
 8019146:	e884 000c 	stmia.w	r4, {r2, r3}
 801914a:	b380      	cbz	r0, 80191ae <rcutils_string_map_init+0x6e>
 801914c:	6806      	ldr	r6, [r0, #0]
 801914e:	4604      	mov	r4, r0
 8019150:	b12e      	cbz	r6, 801915e <rcutils_string_map_init+0x1e>
 8019152:	251e      	movs	r5, #30
 8019154:	4628      	mov	r0, r5
 8019156:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801915a:	b002      	add	sp, #8
 801915c:	4770      	bx	lr
 801915e:	a804      	add	r0, sp, #16
 8019160:	460d      	mov	r5, r1
 8019162:	f7f7 fb1b 	bl	801079c <rcutils_allocator_is_valid>
 8019166:	b310      	cbz	r0, 80191ae <rcutils_string_map_init+0x6e>
 8019168:	9b04      	ldr	r3, [sp, #16]
 801916a:	2024      	movs	r0, #36	; 0x24
 801916c:	9908      	ldr	r1, [sp, #32]
 801916e:	4798      	blx	r3
 8019170:	6020      	str	r0, [r4, #0]
 8019172:	b310      	cbz	r0, 80191ba <rcutils_string_map_init+0x7a>
 8019174:	f10d 0e10 	add.w	lr, sp, #16
 8019178:	f100 0c10 	add.w	ip, r0, #16
 801917c:	e9c0 6600 	strd	r6, r6, [r0]
 8019180:	e9c0 6602 	strd	r6, r6, [r0, #8]
 8019184:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8019188:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801918c:	f8de 3000 	ldr.w	r3, [lr]
 8019190:	4629      	mov	r1, r5
 8019192:	4620      	mov	r0, r4
 8019194:	f8cc 3000 	str.w	r3, [ip]
 8019198:	f7ff ff62 	bl	8019060 <rcutils_string_map_reserve>
 801919c:	4605      	mov	r5, r0
 801919e:	2800      	cmp	r0, #0
 80191a0:	d0d8      	beq.n	8019154 <rcutils_string_map_init+0x14>
 80191a2:	9b05      	ldr	r3, [sp, #20]
 80191a4:	9908      	ldr	r1, [sp, #32]
 80191a6:	6820      	ldr	r0, [r4, #0]
 80191a8:	4798      	blx	r3
 80191aa:	6026      	str	r6, [r4, #0]
 80191ac:	e7d2      	b.n	8019154 <rcutils_string_map_init+0x14>
 80191ae:	250b      	movs	r5, #11
 80191b0:	4628      	mov	r0, r5
 80191b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80191b6:	b002      	add	sp, #8
 80191b8:	4770      	bx	lr
 80191ba:	250a      	movs	r5, #10
 80191bc:	e7ca      	b.n	8019154 <rcutils_string_map_init+0x14>
 80191be:	bf00      	nop

080191c0 <rcutils_string_map_fini>:
 80191c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80191c4:	b082      	sub	sp, #8
 80191c6:	2800      	cmp	r0, #0
 80191c8:	d03a      	beq.n	8019240 <rcutils_string_map_fini+0x80>
 80191ca:	6804      	ldr	r4, [r0, #0]
 80191cc:	4606      	mov	r6, r0
 80191ce:	2c00      	cmp	r4, #0
 80191d0:	d032      	beq.n	8019238 <rcutils_string_map_fini+0x78>
 80191d2:	68a3      	ldr	r3, [r4, #8]
 80191d4:	b32b      	cbz	r3, 8019222 <rcutils_string_map_fini+0x62>
 80191d6:	2500      	movs	r5, #0
 80191d8:	6822      	ldr	r2, [r4, #0]
 80191da:	462f      	mov	r7, r5
 80191dc:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80191e0:	b1e0      	cbz	r0, 801921c <rcutils_string_map_fini+0x5c>
 80191e2:	6a21      	ldr	r1, [r4, #32]
 80191e4:	f8d4 8014 	ldr.w	r8, [r4, #20]
 80191e8:	9101      	str	r1, [sp, #4]
 80191ea:	47c0      	blx	r8
 80191ec:	9901      	ldr	r1, [sp, #4]
 80191ee:	e9d4 3200 	ldrd	r3, r2, [r4]
 80191f2:	f843 7025 	str.w	r7, [r3, r5, lsl #2]
 80191f6:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80191fa:	47c0      	blx	r8
 80191fc:	68e3      	ldr	r3, [r4, #12]
 80191fe:	6862      	ldr	r2, [r4, #4]
 8019200:	3b01      	subs	r3, #1
 8019202:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 8019206:	3501      	adds	r5, #1
 8019208:	60e3      	str	r3, [r4, #12]
 801920a:	6834      	ldr	r4, [r6, #0]
 801920c:	68a3      	ldr	r3, [r4, #8]
 801920e:	429d      	cmp	r5, r3
 8019210:	d207      	bcs.n	8019222 <rcutils_string_map_fini+0x62>
 8019212:	6822      	ldr	r2, [r4, #0]
 8019214:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8019218:	2800      	cmp	r0, #0
 801921a:	d1e2      	bne.n	80191e2 <rcutils_string_map_fini+0x22>
 801921c:	3501      	adds	r5, #1
 801921e:	429d      	cmp	r5, r3
 8019220:	d3dc      	bcc.n	80191dc <rcutils_string_map_fini+0x1c>
 8019222:	2100      	movs	r1, #0
 8019224:	4630      	mov	r0, r6
 8019226:	f7ff ff1b 	bl	8019060 <rcutils_string_map_reserve>
 801922a:	4604      	mov	r4, r0
 801922c:	b920      	cbnz	r0, 8019238 <rcutils_string_map_fini+0x78>
 801922e:	6830      	ldr	r0, [r6, #0]
 8019230:	6943      	ldr	r3, [r0, #20]
 8019232:	6a01      	ldr	r1, [r0, #32]
 8019234:	4798      	blx	r3
 8019236:	6034      	str	r4, [r6, #0]
 8019238:	4620      	mov	r0, r4
 801923a:	b002      	add	sp, #8
 801923c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019240:	240b      	movs	r4, #11
 8019242:	4620      	mov	r0, r4
 8019244:	b002      	add	sp, #8
 8019246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801924a:	bf00      	nop

0801924c <rcutils_string_map_getn>:
 801924c:	b378      	cbz	r0, 80192ae <rcutils_string_map_getn+0x62>
 801924e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019252:	f8d0 b000 	ldr.w	fp, [r0]
 8019256:	f1bb 0f00 	cmp.w	fp, #0
 801925a:	d01f      	beq.n	801929c <rcutils_string_map_getn+0x50>
 801925c:	fab1 f481 	clz	r4, r1
 8019260:	4688      	mov	r8, r1
 8019262:	0964      	lsrs	r4, r4, #5
 8019264:	b1d1      	cbz	r1, 801929c <rcutils_string_map_getn+0x50>
 8019266:	f8db 7008 	ldr.w	r7, [fp, #8]
 801926a:	f8db 6000 	ldr.w	r6, [fp]
 801926e:	b1af      	cbz	r7, 801929c <rcutils_string_map_getn+0x50>
 8019270:	4691      	mov	r9, r2
 8019272:	3e04      	subs	r6, #4
 8019274:	f856 5f04 	ldr.w	r5, [r6, #4]!
 8019278:	ea4f 0a84 	mov.w	sl, r4, lsl #2
 801927c:	3401      	adds	r4, #1
 801927e:	4628      	mov	r0, r5
 8019280:	b155      	cbz	r5, 8019298 <rcutils_string_map_getn+0x4c>
 8019282:	f7e6 ffe7 	bl	8000254 <strlen>
 8019286:	4602      	mov	r2, r0
 8019288:	4629      	mov	r1, r5
 801928a:	4640      	mov	r0, r8
 801928c:	454a      	cmp	r2, r9
 801928e:	bf38      	it	cc
 8019290:	464a      	movcc	r2, r9
 8019292:	f002 fab0 	bl	801b7f6 <strncmp>
 8019296:	b120      	cbz	r0, 80192a2 <rcutils_string_map_getn+0x56>
 8019298:	42a7      	cmp	r7, r4
 801929a:	d1eb      	bne.n	8019274 <rcutils_string_map_getn+0x28>
 801929c:	2000      	movs	r0, #0
 801929e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80192a2:	f8db 3004 	ldr.w	r3, [fp, #4]
 80192a6:	f853 000a 	ldr.w	r0, [r3, sl]
 80192aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80192ae:	4770      	bx	lr

080192b0 <rmw_get_zero_initialized_context>:
 80192b0:	b510      	push	{r4, lr}
 80192b2:	4604      	mov	r4, r0
 80192b4:	3010      	adds	r0, #16
 80192b6:	f7f7 fc8f 	bl	8010bd8 <rmw_get_zero_initialized_init_options>
 80192ba:	2300      	movs	r3, #0
 80192bc:	4620      	mov	r0, r4
 80192be:	60a3      	str	r3, [r4, #8]
 80192c0:	64a3      	str	r3, [r4, #72]	; 0x48
 80192c2:	64e3      	str	r3, [r4, #76]	; 0x4c
 80192c4:	ed9f 7b02 	vldr	d7, [pc, #8]	; 80192d0 <rmw_get_zero_initialized_context+0x20>
 80192c8:	ed84 7b00 	vstr	d7, [r4]
 80192cc:	bd10      	pop	{r4, pc}
 80192ce:	bf00      	nop
	...

080192d8 <rmw_time_equal>:
 80192d8:	b4f0      	push	{r4, r5, r6, r7}
 80192da:	b084      	sub	sp, #16
 80192dc:	ac04      	add	r4, sp, #16
 80192de:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 80192e2:	4603      	mov	r3, r0
 80192e4:	4925      	ldr	r1, [pc, #148]	; (801937c <rmw_time_equal+0xa4>)
 80192e6:	9d01      	ldr	r5, [sp, #4]
 80192e8:	4610      	mov	r0, r2
 80192ea:	4299      	cmp	r1, r3
 80192ec:	f04f 0202 	mov.w	r2, #2
 80192f0:	9e03      	ldr	r6, [sp, #12]
 80192f2:	41aa      	sbcs	r2, r5
 80192f4:	d330      	bcc.n	8019358 <rmw_time_equal+0x80>
 80192f6:	4c22      	ldr	r4, [pc, #136]	; (8019380 <rmw_time_equal+0xa8>)
 80192f8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80192fc:	fba3 3204 	umull	r3, r2, r3, r4
 8019300:	fb04 2205 	mla	r2, r4, r5, r2
 8019304:	43dd      	mvns	r5, r3
 8019306:	1a8c      	subs	r4, r1, r2
 8019308:	4285      	cmp	r5, r0
 801930a:	41b4      	sbcs	r4, r6
 801930c:	d332      	bcc.n	8019374 <rmw_time_equal+0x9c>
 801930e:	eb10 0c03 	adds.w	ip, r0, r3
 8019312:	eb42 0106 	adc.w	r1, r2, r6
 8019316:	4819      	ldr	r0, [pc, #100]	; (801937c <rmw_time_equal+0xa4>)
 8019318:	2202      	movs	r2, #2
 801931a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801931c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 801931e:	e9dd 3608 	ldrd	r3, r6, [sp, #32]
 8019322:	4298      	cmp	r0, r3
 8019324:	41b2      	sbcs	r2, r6
 8019326:	d31c      	bcc.n	8019362 <rmw_time_equal+0x8a>
 8019328:	4c15      	ldr	r4, [pc, #84]	; (8019380 <rmw_time_equal+0xa8>)
 801932a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 801932e:	fba3 3204 	umull	r3, r2, r3, r4
 8019332:	fb04 2206 	mla	r2, r4, r6, r2
 8019336:	43de      	mvns	r6, r3
 8019338:	1a84      	subs	r4, r0, r2
 801933a:	42ae      	cmp	r6, r5
 801933c:	41bc      	sbcs	r4, r7
 801933e:	d315      	bcc.n	801936c <rmw_time_equal+0x94>
 8019340:	195b      	adds	r3, r3, r5
 8019342:	eb42 0207 	adc.w	r2, r2, r7
 8019346:	428a      	cmp	r2, r1
 8019348:	bf08      	it	eq
 801934a:	4563      	cmpeq	r3, ip
 801934c:	bf0c      	ite	eq
 801934e:	2001      	moveq	r0, #1
 8019350:	2000      	movne	r0, #0
 8019352:	b004      	add	sp, #16
 8019354:	bcf0      	pop	{r4, r5, r6, r7}
 8019356:	4770      	bx	lr
 8019358:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 801935c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8019360:	e7d9      	b.n	8019316 <rmw_time_equal+0x3e>
 8019362:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019366:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 801936a:	e7ec      	b.n	8019346 <rmw_time_equal+0x6e>
 801936c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019370:	4602      	mov	r2, r0
 8019372:	e7e8      	b.n	8019346 <rmw_time_equal+0x6e>
 8019374:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8019378:	e7cd      	b.n	8019316 <rmw_time_equal+0x3e>
 801937a:	bf00      	nop
 801937c:	25c17d04 	.word	0x25c17d04
 8019380:	3b9aca00 	.word	0x3b9aca00

08019384 <rmw_time_total_nsec>:
 8019384:	b470      	push	{r4, r5, r6}
 8019386:	b085      	sub	sp, #20
 8019388:	ac04      	add	r4, sp, #16
 801938a:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801938e:	4603      	mov	r3, r0
 8019390:	4913      	ldr	r1, [pc, #76]	; (80193e0 <rmw_time_total_nsec+0x5c>)
 8019392:	9d01      	ldr	r5, [sp, #4]
 8019394:	4610      	mov	r0, r2
 8019396:	4299      	cmp	r1, r3
 8019398:	f04f 0202 	mov.w	r2, #2
 801939c:	9e03      	ldr	r6, [sp, #12]
 801939e:	41aa      	sbcs	r2, r5
 80193a0:	d311      	bcc.n	80193c6 <rmw_time_total_nsec+0x42>
 80193a2:	4c10      	ldr	r4, [pc, #64]	; (80193e4 <rmw_time_total_nsec+0x60>)
 80193a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80193a8:	fba3 3204 	umull	r3, r2, r3, r4
 80193ac:	fb04 2205 	mla	r2, r4, r5, r2
 80193b0:	43dd      	mvns	r5, r3
 80193b2:	1a8c      	subs	r4, r1, r2
 80193b4:	4285      	cmp	r5, r0
 80193b6:	41b4      	sbcs	r4, r6
 80193b8:	d30c      	bcc.n	80193d4 <rmw_time_total_nsec+0x50>
 80193ba:	1818      	adds	r0, r3, r0
 80193bc:	eb42 0106 	adc.w	r1, r2, r6
 80193c0:	b005      	add	sp, #20
 80193c2:	bc70      	pop	{r4, r5, r6}
 80193c4:	4770      	bx	lr
 80193c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80193ca:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80193ce:	b005      	add	sp, #20
 80193d0:	bc70      	pop	{r4, r5, r6}
 80193d2:	4770      	bx	lr
 80193d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80193d8:	b005      	add	sp, #20
 80193da:	bc70      	pop	{r4, r5, r6}
 80193dc:	4770      	bx	lr
 80193de:	bf00      	nop
 80193e0:	25c17d04 	.word	0x25c17d04
 80193e4:	3b9aca00 	.word	0x3b9aca00

080193e8 <rmw_validate_full_topic_name>:
 80193e8:	2800      	cmp	r0, #0
 80193ea:	d05d      	beq.n	80194a8 <rmw_validate_full_topic_name+0xc0>
 80193ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80193f0:	460d      	mov	r5, r1
 80193f2:	2900      	cmp	r1, #0
 80193f4:	d05a      	beq.n	80194ac <rmw_validate_full_topic_name+0xc4>
 80193f6:	4604      	mov	r4, r0
 80193f8:	4616      	mov	r6, r2
 80193fa:	f7e6 ff2b 	bl	8000254 <strlen>
 80193fe:	b150      	cbz	r0, 8019416 <rmw_validate_full_topic_name+0x2e>
 8019400:	7823      	ldrb	r3, [r4, #0]
 8019402:	2b2f      	cmp	r3, #47	; 0x2f
 8019404:	d00e      	beq.n	8019424 <rmw_validate_full_topic_name+0x3c>
 8019406:	2302      	movs	r3, #2
 8019408:	602b      	str	r3, [r5, #0]
 801940a:	b146      	cbz	r6, 801941e <rmw_validate_full_topic_name+0x36>
 801940c:	2300      	movs	r3, #0
 801940e:	4618      	mov	r0, r3
 8019410:	6033      	str	r3, [r6, #0]
 8019412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019416:	2301      	movs	r3, #1
 8019418:	602b      	str	r3, [r5, #0]
 801941a:	2e00      	cmp	r6, #0
 801941c:	d1f6      	bne.n	801940c <rmw_validate_full_topic_name+0x24>
 801941e:	2000      	movs	r0, #0
 8019420:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019424:	1e43      	subs	r3, r0, #1
 8019426:	5ce2      	ldrb	r2, [r4, r3]
 8019428:	2a2f      	cmp	r2, #47	; 0x2f
 801942a:	d041      	beq.n	80194b0 <rmw_validate_full_topic_name+0xc8>
 801942c:	1e62      	subs	r2, r4, #1
 801942e:	f1c4 0e01 	rsb	lr, r4, #1
 8019432:	eb02 0800 	add.w	r8, r2, r0
 8019436:	eb0e 0702 	add.w	r7, lr, r2
 801943a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 801943e:	f023 0120 	bic.w	r1, r3, #32
 8019442:	f1a3 0c2f 	sub.w	ip, r3, #47	; 0x2f
 8019446:	3941      	subs	r1, #65	; 0x41
 8019448:	2919      	cmp	r1, #25
 801944a:	d90f      	bls.n	801946c <rmw_validate_full_topic_name+0x84>
 801944c:	f1bc 0f0a 	cmp.w	ip, #10
 8019450:	d90c      	bls.n	801946c <rmw_validate_full_topic_name+0x84>
 8019452:	f1a3 035f 	sub.w	r3, r3, #95	; 0x5f
 8019456:	fab3 f383 	clz	r3, r3
 801945a:	095b      	lsrs	r3, r3, #5
 801945c:	b933      	cbnz	r3, 801946c <rmw_validate_full_topic_name+0x84>
 801945e:	2204      	movs	r2, #4
 8019460:	602a      	str	r2, [r5, #0]
 8019462:	2e00      	cmp	r6, #0
 8019464:	d0db      	beq.n	801941e <rmw_validate_full_topic_name+0x36>
 8019466:	4618      	mov	r0, r3
 8019468:	6037      	str	r7, [r6, #0]
 801946a:	e7d2      	b.n	8019412 <rmw_validate_full_topic_name+0x2a>
 801946c:	4542      	cmp	r2, r8
 801946e:	d1e2      	bne.n	8019436 <rmw_validate_full_topic_name+0x4e>
 8019470:	2301      	movs	r3, #1
 8019472:	4f1a      	ldr	r7, [pc, #104]	; (80194dc <rmw_validate_full_topic_name+0xf4>)
 8019474:	e004      	b.n	8019480 <rmw_validate_full_topic_name+0x98>
 8019476:	4298      	cmp	r0, r3
 8019478:	f104 0401 	add.w	r4, r4, #1
 801947c:	4613      	mov	r3, r2
 801947e:	d91c      	bls.n	80194ba <rmw_validate_full_topic_name+0xd2>
 8019480:	4298      	cmp	r0, r3
 8019482:	f103 0201 	add.w	r2, r3, #1
 8019486:	d0f6      	beq.n	8019476 <rmw_validate_full_topic_name+0x8e>
 8019488:	7821      	ldrb	r1, [r4, #0]
 801948a:	292f      	cmp	r1, #47	; 0x2f
 801948c:	d1f3      	bne.n	8019476 <rmw_validate_full_topic_name+0x8e>
 801948e:	7861      	ldrb	r1, [r4, #1]
 8019490:	292f      	cmp	r1, #47	; 0x2f
 8019492:	d01e      	beq.n	80194d2 <rmw_validate_full_topic_name+0xea>
 8019494:	5dc9      	ldrb	r1, [r1, r7]
 8019496:	0749      	lsls	r1, r1, #29
 8019498:	d5ed      	bpl.n	8019476 <rmw_validate_full_topic_name+0x8e>
 801949a:	2206      	movs	r2, #6
 801949c:	602a      	str	r2, [r5, #0]
 801949e:	2e00      	cmp	r6, #0
 80194a0:	d0bd      	beq.n	801941e <rmw_validate_full_topic_name+0x36>
 80194a2:	2000      	movs	r0, #0
 80194a4:	6033      	str	r3, [r6, #0]
 80194a6:	e7b4      	b.n	8019412 <rmw_validate_full_topic_name+0x2a>
 80194a8:	200b      	movs	r0, #11
 80194aa:	4770      	bx	lr
 80194ac:	200b      	movs	r0, #11
 80194ae:	e7b0      	b.n	8019412 <rmw_validate_full_topic_name+0x2a>
 80194b0:	2203      	movs	r2, #3
 80194b2:	602a      	str	r2, [r5, #0]
 80194b4:	2e00      	cmp	r6, #0
 80194b6:	d1f4      	bne.n	80194a2 <rmw_validate_full_topic_name+0xba>
 80194b8:	e7b1      	b.n	801941e <rmw_validate_full_topic_name+0x36>
 80194ba:	28f7      	cmp	r0, #247	; 0xf7
 80194bc:	d803      	bhi.n	80194c6 <rmw_validate_full_topic_name+0xde>
 80194be:	2300      	movs	r3, #0
 80194c0:	4618      	mov	r0, r3
 80194c2:	602b      	str	r3, [r5, #0]
 80194c4:	e7a5      	b.n	8019412 <rmw_validate_full_topic_name+0x2a>
 80194c6:	2307      	movs	r3, #7
 80194c8:	602b      	str	r3, [r5, #0]
 80194ca:	2e00      	cmp	r6, #0
 80194cc:	d0a7      	beq.n	801941e <rmw_validate_full_topic_name+0x36>
 80194ce:	23f6      	movs	r3, #246	; 0xf6
 80194d0:	e7e7      	b.n	80194a2 <rmw_validate_full_topic_name+0xba>
 80194d2:	2205      	movs	r2, #5
 80194d4:	602a      	str	r2, [r5, #0]
 80194d6:	2e00      	cmp	r6, #0
 80194d8:	d1e3      	bne.n	80194a2 <rmw_validate_full_topic_name+0xba>
 80194da:	e7a0      	b.n	801941e <rmw_validate_full_topic_name+0x36>
 80194dc:	0801d9d4 	.word	0x0801d9d4

080194e0 <on_status>:
 80194e0:	b082      	sub	sp, #8
 80194e2:	b002      	add	sp, #8
 80194e4:	4770      	bx	lr
 80194e6:	bf00      	nop

080194e8 <on_topic>:
 80194e8:	4a23      	ldr	r2, [pc, #140]	; (8019578 <on_topic+0x90>)
 80194ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80194ee:	6812      	ldr	r2, [r2, #0]
 80194f0:	b094      	sub	sp, #80	; 0x50
 80194f2:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 80194f4:	f8bd 506c 	ldrh.w	r5, [sp, #108]	; 0x6c
 80194f8:	9113      	str	r1, [sp, #76]	; 0x4c
 80194fa:	9312      	str	r3, [sp, #72]	; 0x48
 80194fc:	b3c2      	cbz	r2, 8019570 <on_topic+0x88>
 80194fe:	f8bd 104c 	ldrh.w	r1, [sp, #76]	; 0x4c
 8019502:	f89d 004e 	ldrb.w	r0, [sp, #78]	; 0x4e
 8019506:	e001      	b.n	801950c <on_topic+0x24>
 8019508:	6852      	ldr	r2, [r2, #4]
 801950a:	b38a      	cbz	r2, 8019570 <on_topic+0x88>
 801950c:	6894      	ldr	r4, [r2, #8]
 801950e:	8aa3      	ldrh	r3, [r4, #20]
 8019510:	428b      	cmp	r3, r1
 8019512:	d1f9      	bne.n	8019508 <on_topic+0x20>
 8019514:	7da3      	ldrb	r3, [r4, #22]
 8019516:	4283      	cmp	r3, r0
 8019518:	d1f6      	bne.n	8019508 <on_topic+0x20>
 801951a:	2248      	movs	r2, #72	; 0x48
 801951c:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8019520:	4668      	mov	r0, sp
 8019522:	f002 fa1c 	bl	801b95e <memcpy>
 8019526:	f104 0328 	add.w	r3, r4, #40	; 0x28
 801952a:	4620      	mov	r0, r4
 801952c:	cb0c      	ldmia	r3, {r2, r3}
 801952e:	f7f8 fff7 	bl	8012520 <rmw_uxrce_get_static_input_buffer_for_entity>
 8019532:	4607      	mov	r7, r0
 8019534:	b1e0      	cbz	r0, 8019570 <on_topic+0x88>
 8019536:	f8d0 8008 	ldr.w	r8, [r0, #8]
 801953a:	462a      	mov	r2, r5
 801953c:	4630      	mov	r0, r6
 801953e:	f108 0110 	add.w	r1, r8, #16
 8019542:	f7f9 fc91 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 8019546:	b930      	cbnz	r0, 8019556 <on_topic+0x6e>
 8019548:	4639      	mov	r1, r7
 801954a:	480c      	ldr	r0, [pc, #48]	; (801957c <on_topic+0x94>)
 801954c:	b014      	add	sp, #80	; 0x50
 801954e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019552:	f000 b8bd 	b.w	80196d0 <put_memory>
 8019556:	f8c8 4814 	str.w	r4, [r8, #2068]	; 0x814
 801955a:	f8c8 5810 	str.w	r5, [r8, #2064]	; 0x810
 801955e:	f000 fb33 	bl	8019bc8 <rmw_uros_epoch_nanos>
 8019562:	f508 6202 	add.w	r2, r8, #2080	; 0x820
 8019566:	2305      	movs	r3, #5
 8019568:	e942 0102 	strd	r0, r1, [r2, #-8]
 801956c:	f888 3820 	strb.w	r3, [r8, #2080]	; 0x820
 8019570:	b014      	add	sp, #80	; 0x50
 8019572:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019576:	bf00      	nop
 8019578:	2001141c 	.word	0x2001141c
 801957c:	2001140c 	.word	0x2001140c

08019580 <on_request>:
 8019580:	4824      	ldr	r0, [pc, #144]	; (8019614 <on_request+0x94>)
 8019582:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019586:	6800      	ldr	r0, [r0, #0]
 8019588:	b094      	sub	sp, #80	; 0x50
 801958a:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 801958c:	f8bd 706c 	ldrh.w	r7, [sp, #108]	; 0x6c
 8019590:	9113      	str	r1, [sp, #76]	; 0x4c
 8019592:	2800      	cmp	r0, #0
 8019594:	d03b      	beq.n	801960e <on_request+0x8e>
 8019596:	461d      	mov	r5, r3
 8019598:	e001      	b.n	801959e <on_request+0x1e>
 801959a:	6840      	ldr	r0, [r0, #4]
 801959c:	b3b8      	cbz	r0, 801960e <on_request+0x8e>
 801959e:	6884      	ldr	r4, [r0, #8]
 80195a0:	8b21      	ldrh	r1, [r4, #24]
 80195a2:	4291      	cmp	r1, r2
 80195a4:	d1f9      	bne.n	801959a <on_request+0x1a>
 80195a6:	2248      	movs	r2, #72	; 0x48
 80195a8:	f104 0128 	add.w	r1, r4, #40	; 0x28
 80195ac:	4668      	mov	r0, sp
 80195ae:	f002 f9d6 	bl	801b95e <memcpy>
 80195b2:	f104 0320 	add.w	r3, r4, #32
 80195b6:	4620      	mov	r0, r4
 80195b8:	cb0c      	ldmia	r3, {r2, r3}
 80195ba:	f7f8 ffb1 	bl	8012520 <rmw_uxrce_get_static_input_buffer_for_entity>
 80195be:	4680      	mov	r8, r0
 80195c0:	b328      	cbz	r0, 801960e <on_request+0x8e>
 80195c2:	4630      	mov	r0, r6
 80195c4:	f8d8 6008 	ldr.w	r6, [r8, #8]
 80195c8:	463a      	mov	r2, r7
 80195ca:	f106 0110 	add.w	r1, r6, #16
 80195ce:	f7f9 fc4b 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 80195d2:	b930      	cbnz	r0, 80195e2 <on_request+0x62>
 80195d4:	4641      	mov	r1, r8
 80195d6:	4810      	ldr	r0, [pc, #64]	; (8019618 <on_request+0x98>)
 80195d8:	b014      	add	sp, #80	; 0x50
 80195da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80195de:	f000 b877 	b.w	80196d0 <put_memory>
 80195e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80195e4:	f606 0c28 	addw	ip, r6, #2088	; 0x828
 80195e8:	f8c6 4814 	str.w	r4, [r6, #2068]	; 0x814
 80195ec:	f8c6 7810 	str.w	r7, [r6, #2064]	; 0x810
 80195f0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80195f4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80195f8:	e88c 0003 	stmia.w	ip, {r0, r1}
 80195fc:	f000 fae4 	bl	8019bc8 <rmw_uros_epoch_nanos>
 8019600:	f506 6202 	add.w	r2, r6, #2080	; 0x820
 8019604:	2303      	movs	r3, #3
 8019606:	e942 0102 	strd	r0, r1, [r2, #-8]
 801960a:	f886 3820 	strb.w	r3, [r6, #2080]	; 0x820
 801960e:	b014      	add	sp, #80	; 0x50
 8019610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019614:	200113ec 	.word	0x200113ec
 8019618:	2001140c 	.word	0x2001140c

0801961c <on_reply>:
 801961c:	4822      	ldr	r0, [pc, #136]	; (80196a8 <on_reply+0x8c>)
 801961e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019622:	6800      	ldr	r0, [r0, #0]
 8019624:	b094      	sub	sp, #80	; 0x50
 8019626:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8019628:	f8bd 706c 	ldrh.w	r7, [sp, #108]	; 0x6c
 801962c:	9113      	str	r1, [sp, #76]	; 0x4c
 801962e:	b3b8      	cbz	r0, 80196a0 <on_reply+0x84>
 8019630:	461d      	mov	r5, r3
 8019632:	e001      	b.n	8019638 <on_reply+0x1c>
 8019634:	6840      	ldr	r0, [r0, #4]
 8019636:	b398      	cbz	r0, 80196a0 <on_reply+0x84>
 8019638:	6884      	ldr	r4, [r0, #8]
 801963a:	8b21      	ldrh	r1, [r4, #24]
 801963c:	4291      	cmp	r1, r2
 801963e:	d1f9      	bne.n	8019634 <on_reply+0x18>
 8019640:	2248      	movs	r2, #72	; 0x48
 8019642:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8019646:	4668      	mov	r0, sp
 8019648:	f002 f989 	bl	801b95e <memcpy>
 801964c:	f104 0320 	add.w	r3, r4, #32
 8019650:	4620      	mov	r0, r4
 8019652:	cb0c      	ldmia	r3, {r2, r3}
 8019654:	f7f8 ff64 	bl	8012520 <rmw_uxrce_get_static_input_buffer_for_entity>
 8019658:	4680      	mov	r8, r0
 801965a:	b308      	cbz	r0, 80196a0 <on_reply+0x84>
 801965c:	4630      	mov	r0, r6
 801965e:	f8d8 6008 	ldr.w	r6, [r8, #8]
 8019662:	463a      	mov	r2, r7
 8019664:	f106 0110 	add.w	r1, r6, #16
 8019668:	f7f9 fbfe 	bl	8012e68 <ucdr_deserialize_array_uint8_t>
 801966c:	b930      	cbnz	r0, 801967c <on_reply+0x60>
 801966e:	4641      	mov	r1, r8
 8019670:	480e      	ldr	r0, [pc, #56]	; (80196ac <on_reply+0x90>)
 8019672:	b014      	add	sp, #80	; 0x50
 8019674:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019678:	f000 b82a 	b.w	80196d0 <put_memory>
 801967c:	2200      	movs	r2, #0
 801967e:	f8c6 4814 	str.w	r4, [r6, #2068]	; 0x814
 8019682:	f8c6 7810 	str.w	r7, [r6, #2064]	; 0x810
 8019686:	f8c6 282c 	str.w	r2, [r6, #2092]	; 0x82c
 801968a:	f8c6 5828 	str.w	r5, [r6, #2088]	; 0x828
 801968e:	f000 fa9b 	bl	8019bc8 <rmw_uros_epoch_nanos>
 8019692:	f506 6202 	add.w	r2, r6, #2080	; 0x820
 8019696:	2304      	movs	r3, #4
 8019698:	e942 0102 	strd	r0, r1, [r2, #-8]
 801969c:	f886 3820 	strb.w	r3, [r6, #2080]	; 0x820
 80196a0:	b014      	add	sp, #80	; 0x50
 80196a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80196a6:	bf00      	nop
 80196a8:	2000cafc 	.word	0x2000cafc
 80196ac:	2001140c 	.word	0x2001140c

080196b0 <get_memory>:
 80196b0:	4603      	mov	r3, r0
 80196b2:	6840      	ldr	r0, [r0, #4]
 80196b4:	b158      	cbz	r0, 80196ce <get_memory+0x1e>
 80196b6:	6842      	ldr	r2, [r0, #4]
 80196b8:	605a      	str	r2, [r3, #4]
 80196ba:	b10a      	cbz	r2, 80196c0 <get_memory+0x10>
 80196bc:	2100      	movs	r1, #0
 80196be:	6011      	str	r1, [r2, #0]
 80196c0:	681a      	ldr	r2, [r3, #0]
 80196c2:	6042      	str	r2, [r0, #4]
 80196c4:	b102      	cbz	r2, 80196c8 <get_memory+0x18>
 80196c6:	6010      	str	r0, [r2, #0]
 80196c8:	2200      	movs	r2, #0
 80196ca:	6002      	str	r2, [r0, #0]
 80196cc:	6018      	str	r0, [r3, #0]
 80196ce:	4770      	bx	lr

080196d0 <put_memory>:
 80196d0:	680b      	ldr	r3, [r1, #0]
 80196d2:	b10b      	cbz	r3, 80196d8 <put_memory+0x8>
 80196d4:	684a      	ldr	r2, [r1, #4]
 80196d6:	605a      	str	r2, [r3, #4]
 80196d8:	684a      	ldr	r2, [r1, #4]
 80196da:	b102      	cbz	r2, 80196de <put_memory+0xe>
 80196dc:	6013      	str	r3, [r2, #0]
 80196de:	6803      	ldr	r3, [r0, #0]
 80196e0:	428b      	cmp	r3, r1
 80196e2:	6843      	ldr	r3, [r0, #4]
 80196e4:	bf08      	it	eq
 80196e6:	6002      	streq	r2, [r0, #0]
 80196e8:	604b      	str	r3, [r1, #4]
 80196ea:	b103      	cbz	r3, 80196ee <put_memory+0x1e>
 80196ec:	6019      	str	r1, [r3, #0]
 80196ee:	2300      	movs	r3, #0
 80196f0:	600b      	str	r3, [r1, #0]
 80196f2:	6041      	str	r1, [r0, #4]
 80196f4:	4770      	bx	lr
 80196f6:	bf00      	nop

080196f8 <rmw_destroy_client>:
 80196f8:	b570      	push	{r4, r5, r6, lr}
 80196fa:	b128      	cbz	r0, 8019708 <rmw_destroy_client+0x10>
 80196fc:	4604      	mov	r4, r0
 80196fe:	6800      	ldr	r0, [r0, #0]
 8019700:	460d      	mov	r5, r1
 8019702:	f7f9 f921 	bl	8012948 <is_uxrce_rmw_identifier_valid>
 8019706:	b910      	cbnz	r0, 801970e <rmw_destroy_client+0x16>
 8019708:	2401      	movs	r4, #1
 801970a:	4620      	mov	r0, r4
 801970c:	bd70      	pop	{r4, r5, r6, pc}
 801970e:	6863      	ldr	r3, [r4, #4]
 8019710:	2b00      	cmp	r3, #0
 8019712:	d0f9      	beq.n	8019708 <rmw_destroy_client+0x10>
 8019714:	2d00      	cmp	r5, #0
 8019716:	d0f7      	beq.n	8019708 <rmw_destroy_client+0x10>
 8019718:	6828      	ldr	r0, [r5, #0]
 801971a:	f7f9 f915 	bl	8012948 <is_uxrce_rmw_identifier_valid>
 801971e:	2800      	cmp	r0, #0
 8019720:	d0f2      	beq.n	8019708 <rmw_destroy_client+0x10>
 8019722:	686e      	ldr	r6, [r5, #4]
 8019724:	2e00      	cmp	r6, #0
 8019726:	d0ef      	beq.n	8019708 <rmw_destroy_client+0x10>
 8019728:	6864      	ldr	r4, [r4, #4]
 801972a:	6932      	ldr	r2, [r6, #16]
 801972c:	6920      	ldr	r0, [r4, #16]
 801972e:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8019732:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8019736:	6819      	ldr	r1, [r3, #0]
 8019738:	f7f9 ff62 	bl	8013600 <uxr_buffer_cancel_data>
 801973c:	4602      	mov	r2, r0
 801973e:	6920      	ldr	r0, [r4, #16]
 8019740:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8019744:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8019748:	f7f8 ffec 	bl	8012724 <run_xrce_session>
 801974c:	6920      	ldr	r0, [r4, #16]
 801974e:	6932      	ldr	r2, [r6, #16]
 8019750:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8019754:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8019758:	6819      	ldr	r1, [r3, #0]
 801975a:	f7f9 fbed 	bl	8012f38 <uxr_buffer_delete_entity>
 801975e:	4602      	mov	r2, r0
 8019760:	6920      	ldr	r0, [r4, #16]
 8019762:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8019766:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801976a:	f7f8 ffdb 	bl	8012724 <run_xrce_session>
 801976e:	4603      	mov	r3, r0
 8019770:	4628      	mov	r0, r5
 8019772:	2b00      	cmp	r3, #0
 8019774:	bf14      	ite	ne
 8019776:	2400      	movne	r4, #0
 8019778:	2402      	moveq	r4, #2
 801977a:	f7f8 feaf 	bl	80124dc <rmw_uxrce_fini_client_memory>
 801977e:	e7c4      	b.n	801970a <rmw_destroy_client+0x12>

08019780 <rmw_get_implementation_identifier>:
 8019780:	4b01      	ldr	r3, [pc, #4]	; (8019788 <rmw_get_implementation_identifier+0x8>)
 8019782:	6818      	ldr	r0, [r3, #0]
 8019784:	4770      	bx	lr
 8019786:	bf00      	nop
 8019788:	0801d92c 	.word	0x0801d92c

0801978c <rmw_create_guard_condition>:
 801978c:	b538      	push	{r3, r4, r5, lr}
 801978e:	4605      	mov	r5, r0
 8019790:	4808      	ldr	r0, [pc, #32]	; (80197b4 <rmw_create_guard_condition+0x28>)
 8019792:	f7ff ff8d 	bl	80196b0 <get_memory>
 8019796:	4603      	mov	r3, r0
 8019798:	b148      	cbz	r0, 80197ae <rmw_create_guard_condition+0x22>
 801979a:	6884      	ldr	r4, [r0, #8]
 801979c:	2300      	movs	r3, #0
 801979e:	61e5      	str	r5, [r4, #28]
 80197a0:	7423      	strb	r3, [r4, #16]
 80197a2:	f7ff ffed 	bl	8019780 <rmw_get_implementation_identifier>
 80197a6:	f104 0314 	add.w	r3, r4, #20
 80197aa:	e9c4 0405 	strd	r0, r4, [r4, #20]
 80197ae:	4618      	mov	r0, r3
 80197b0:	bd38      	pop	{r3, r4, r5, pc}
 80197b2:	bf00      	nop
 80197b4:	200113ac 	.word	0x200113ac

080197b8 <rmw_destroy_guard_condition>:
 80197b8:	b508      	push	{r3, lr}
 80197ba:	4b08      	ldr	r3, [pc, #32]	; (80197dc <rmw_destroy_guard_condition+0x24>)
 80197bc:	6819      	ldr	r1, [r3, #0]
 80197be:	b911      	cbnz	r1, 80197c6 <rmw_destroy_guard_condition+0xe>
 80197c0:	e00a      	b.n	80197d8 <rmw_destroy_guard_condition+0x20>
 80197c2:	6849      	ldr	r1, [r1, #4]
 80197c4:	b141      	cbz	r1, 80197d8 <rmw_destroy_guard_condition+0x20>
 80197c6:	688b      	ldr	r3, [r1, #8]
 80197c8:	3314      	adds	r3, #20
 80197ca:	4298      	cmp	r0, r3
 80197cc:	d1f9      	bne.n	80197c2 <rmw_destroy_guard_condition+0xa>
 80197ce:	4803      	ldr	r0, [pc, #12]	; (80197dc <rmw_destroy_guard_condition+0x24>)
 80197d0:	f7ff ff7e 	bl	80196d0 <put_memory>
 80197d4:	2000      	movs	r0, #0
 80197d6:	bd08      	pop	{r3, pc}
 80197d8:	2001      	movs	r0, #1
 80197da:	bd08      	pop	{r3, pc}
 80197dc:	200113ac 	.word	0x200113ac

080197e0 <create_topic>:
 80197e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80197e4:	4605      	mov	r5, r0
 80197e6:	b084      	sub	sp, #16
 80197e8:	4822      	ldr	r0, [pc, #136]	; (8019874 <create_topic+0x94>)
 80197ea:	460f      	mov	r7, r1
 80197ec:	4616      	mov	r6, r2
 80197ee:	f7ff ff5f 	bl	80196b0 <get_memory>
 80197f2:	4604      	mov	r4, r0
 80197f4:	2800      	cmp	r0, #0
 80197f6:	d039      	beq.n	801986c <create_topic+0x8c>
 80197f8:	692b      	ldr	r3, [r5, #16]
 80197fa:	2102      	movs	r1, #2
 80197fc:	6884      	ldr	r4, [r0, #8]
 80197fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8019802:	f8df 8078 	ldr.w	r8, [pc, #120]	; 801987c <create_topic+0x9c>
 8019806:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	; 0x596
 801980a:	1c42      	adds	r2, r0, #1
 801980c:	e9c4 6505 	strd	r6, r5, [r4, #20]
 8019810:	f8a3 2596 	strh.w	r2, [r3, #1430]	; 0x596
 8019814:	f7f9 fe8a 	bl	801352c <uxr_object_id>
 8019818:	223c      	movs	r2, #60	; 0x3c
 801981a:	6120      	str	r0, [r4, #16]
 801981c:	4641      	mov	r1, r8
 801981e:	4638      	mov	r0, r7
 8019820:	f7f9 f87a 	bl	8012918 <generate_topic_name>
 8019824:	b1f0      	cbz	r0, 8019864 <create_topic+0x84>
 8019826:	4f14      	ldr	r7, [pc, #80]	; (8019878 <create_topic+0x98>)
 8019828:	4630      	mov	r0, r6
 801982a:	2264      	movs	r2, #100	; 0x64
 801982c:	4639      	mov	r1, r7
 801982e:	f7f9 f845 	bl	80128bc <generate_type_name>
 8019832:	b1b8      	cbz	r0, 8019864 <create_topic+0x84>
 8019834:	6928      	ldr	r0, [r5, #16]
 8019836:	2106      	movs	r1, #6
 8019838:	696b      	ldr	r3, [r5, #20]
 801983a:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 801983e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8019842:	f8cd 8000 	str.w	r8, [sp]
 8019846:	e9cd 7101 	strd	r7, r1, [sp, #4]
 801984a:	6811      	ldr	r1, [r2, #0]
 801984c:	6922      	ldr	r2, [r4, #16]
 801984e:	f7f9 fbf1 	bl	8013034 <uxr_buffer_create_topic_bin>
 8019852:	4602      	mov	r2, r0
 8019854:	6928      	ldr	r0, [r5, #16]
 8019856:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 801985a:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 801985e:	f7f8 ff61 	bl	8012724 <run_xrce_session>
 8019862:	b918      	cbnz	r0, 801986c <create_topic+0x8c>
 8019864:	4620      	mov	r0, r4
 8019866:	2400      	movs	r4, #0
 8019868:	f7f8 fe4e 	bl	8012508 <rmw_uxrce_fini_topic_memory>
 801986c:	4620      	mov	r0, r4
 801986e:	b004      	add	sp, #16
 8019870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019874:	2001142c 	.word	0x2001142c
 8019878:	200114c0 	.word	0x200114c0
 801987c:	20011484 	.word	0x20011484

08019880 <destroy_topic>:
 8019880:	b538      	push	{r3, r4, r5, lr}
 8019882:	6985      	ldr	r5, [r0, #24]
 8019884:	b1dd      	cbz	r5, 80198be <destroy_topic+0x3e>
 8019886:	4604      	mov	r4, r0
 8019888:	6928      	ldr	r0, [r5, #16]
 801988a:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801988e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8019892:	6922      	ldr	r2, [r4, #16]
 8019894:	6819      	ldr	r1, [r3, #0]
 8019896:	f7f9 fb4f 	bl	8012f38 <uxr_buffer_delete_entity>
 801989a:	4602      	mov	r2, r0
 801989c:	6928      	ldr	r0, [r5, #16]
 801989e:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 80198a2:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 80198a6:	f7f8 ff3d 	bl	8012724 <run_xrce_session>
 80198aa:	4603      	mov	r3, r0
 80198ac:	4620      	mov	r0, r4
 80198ae:	2b00      	cmp	r3, #0
 80198b0:	bf14      	ite	ne
 80198b2:	2400      	movne	r4, #0
 80198b4:	2402      	moveq	r4, #2
 80198b6:	f7f8 fe27 	bl	8012508 <rmw_uxrce_fini_topic_memory>
 80198ba:	4620      	mov	r0, r4
 80198bc:	bd38      	pop	{r3, r4, r5, pc}
 80198be:	2401      	movs	r4, #1
 80198c0:	4620      	mov	r0, r4
 80198c2:	bd38      	pop	{r3, r4, r5, pc}

080198c4 <rmw_wait>:
 80198c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80198c8:	4698      	mov	r8, r3
 80198ca:	ea40 0301 	orr.w	r3, r0, r1
 80198ce:	b089      	sub	sp, #36	; 0x24
 80198d0:	ea48 0303 	orr.w	r3, r8, r3
 80198d4:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80198d6:	4313      	orrs	r3, r2
 80198d8:	f000 8106 	beq.w	8019ae8 <rmw_wait+0x224>
 80198dc:	4605      	mov	r5, r0
 80198de:	460e      	mov	r6, r1
 80198e0:	4691      	mov	r9, r2
 80198e2:	b16c      	cbz	r4, 8019900 <rmw_wait+0x3c>
 80198e4:	4ba6      	ldr	r3, [pc, #664]	; (8019b80 <rmw_wait+0x2bc>)
 80198e6:	af04      	add	r7, sp, #16
 80198e8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80198ea:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 80198ee:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80198f2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80198f6:	f7ff fcef 	bl	80192d8 <rmw_time_equal>
 80198fa:	2800      	cmp	r0, #0
 80198fc:	f000 810b 	beq.w	8019b16 <rmw_wait+0x252>
 8019900:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8019904:	f7f8 fe90 	bl	8012628 <rmw_uxrce_clean_expired_static_input_buffer>
 8019908:	4b9e      	ldr	r3, [pc, #632]	; (8019b84 <rmw_wait+0x2c0>)
 801990a:	681c      	ldr	r4, [r3, #0]
 801990c:	b14c      	cbz	r4, 8019922 <rmw_wait+0x5e>
 801990e:	4623      	mov	r3, r4
 8019910:	2100      	movs	r1, #0
 8019912:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 8019916:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 801991a:	f882 15a4 	strb.w	r1, [r2, #1444]	; 0x5a4
 801991e:	2b00      	cmp	r3, #0
 8019920:	d1f7      	bne.n	8019912 <rmw_wait+0x4e>
 8019922:	f1b9 0f00 	cmp.w	r9, #0
 8019926:	d011      	beq.n	801994c <rmw_wait+0x88>
 8019928:	f8d9 1000 	ldr.w	r1, [r9]
 801992c:	b171      	cbz	r1, 801994c <rmw_wait+0x88>
 801992e:	f8d9 c004 	ldr.w	ip, [r9, #4]
 8019932:	2300      	movs	r3, #0
 8019934:	2001      	movs	r0, #1
 8019936:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801993a:	3301      	adds	r3, #1
 801993c:	6f92      	ldr	r2, [r2, #120]	; 0x78
 801993e:	4299      	cmp	r1, r3
 8019940:	6912      	ldr	r2, [r2, #16]
 8019942:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8019946:	f882 05a4 	strb.w	r0, [r2, #1444]	; 0x5a4
 801994a:	d1f4      	bne.n	8019936 <rmw_wait+0x72>
 801994c:	f1b8 0f00 	cmp.w	r8, #0
 8019950:	d011      	beq.n	8019976 <rmw_wait+0xb2>
 8019952:	f8d8 1000 	ldr.w	r1, [r8]
 8019956:	b171      	cbz	r1, 8019976 <rmw_wait+0xb2>
 8019958:	f8d8 c004 	ldr.w	ip, [r8, #4]
 801995c:	2300      	movs	r3, #0
 801995e:	2001      	movs	r0, #1
 8019960:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8019964:	3301      	adds	r3, #1
 8019966:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8019968:	4299      	cmp	r1, r3
 801996a:	6912      	ldr	r2, [r2, #16]
 801996c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8019970:	f882 05a4 	strb.w	r0, [r2, #1444]	; 0x5a4
 8019974:	d1f4      	bne.n	8019960 <rmw_wait+0x9c>
 8019976:	b185      	cbz	r5, 801999a <rmw_wait+0xd6>
 8019978:	6829      	ldr	r1, [r5, #0]
 801997a:	b171      	cbz	r1, 801999a <rmw_wait+0xd6>
 801997c:	f8d5 c004 	ldr.w	ip, [r5, #4]
 8019980:	2300      	movs	r3, #0
 8019982:	2001      	movs	r0, #1
 8019984:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8019988:	3301      	adds	r3, #1
 801998a:	6a12      	ldr	r2, [r2, #32]
 801998c:	4299      	cmp	r1, r3
 801998e:	6912      	ldr	r2, [r2, #16]
 8019990:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8019994:	f882 05a4 	strb.w	r0, [r2, #1444]	; 0x5a4
 8019998:	d1f4      	bne.n	8019984 <rmw_wait+0xc0>
 801999a:	b344      	cbz	r4, 80199ee <rmw_wait+0x12a>
 801999c:	4622      	mov	r2, r4
 801999e:	2300      	movs	r3, #0
 80199a0:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 80199a4:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 80199a8:	f891 15a4 	ldrb.w	r1, [r1, #1444]	; 0x5a4
 80199ac:	440b      	add	r3, r1
 80199ae:	b2db      	uxtb	r3, r3
 80199b0:	2a00      	cmp	r2, #0
 80199b2:	d1f5      	bne.n	80199a0 <rmw_wait+0xdc>
 80199b4:	2b00      	cmp	r3, #0
 80199b6:	d05f      	beq.n	8019a78 <rmw_wait+0x1b4>
 80199b8:	1c7a      	adds	r2, r7, #1
 80199ba:	d00d      	beq.n	80199d8 <rmw_wait+0x114>
 80199bc:	ee07 7a90 	vmov	s15, r7
 80199c0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80199c4:	ee07 3a90 	vmov	s15, r3
 80199c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80199cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80199d0:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 80199d4:	ee17 7a90 	vmov	r7, s15
 80199d8:	68a0      	ldr	r0, [r4, #8]
 80199da:	f500 5380 	add.w	r3, r0, #4096	; 0x1000
 80199de:	f893 35a4 	ldrb.w	r3, [r3, #1444]	; 0x5a4
 80199e2:	2b00      	cmp	r3, #0
 80199e4:	f040 808d 	bne.w	8019b02 <rmw_wait+0x23e>
 80199e8:	6864      	ldr	r4, [r4, #4]
 80199ea:	2c00      	cmp	r4, #0
 80199ec:	d1f4      	bne.n	80199d8 <rmw_wait+0x114>
 80199ee:	f1b9 0f00 	cmp.w	r9, #0
 80199f2:	f000 80a1 	beq.w	8019b38 <rmw_wait+0x274>
 80199f6:	f8d9 7000 	ldr.w	r7, [r9]
 80199fa:	2f00      	cmp	r7, #0
 80199fc:	f000 80a4 	beq.w	8019b48 <rmw_wait+0x284>
 8019a00:	2400      	movs	r4, #0
 8019a02:	4627      	mov	r7, r4
 8019a04:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8019a08:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8019a0c:	f7f8 fde2 	bl	80125d4 <rmw_uxrce_find_static_input_buffer_by_owner>
 8019a10:	2800      	cmp	r0, #0
 8019a12:	d03b      	beq.n	8019a8c <rmw_wait+0x1c8>
 8019a14:	3401      	adds	r4, #1
 8019a16:	f8d9 3000 	ldr.w	r3, [r9]
 8019a1a:	2701      	movs	r7, #1
 8019a1c:	42a3      	cmp	r3, r4
 8019a1e:	d8f1      	bhi.n	8019a04 <rmw_wait+0x140>
 8019a20:	2701      	movs	r7, #1
 8019a22:	f1b8 0f00 	cmp.w	r8, #0
 8019a26:	d010      	beq.n	8019a4a <rmw_wait+0x186>
 8019a28:	f8d8 3000 	ldr.w	r3, [r8]
 8019a2c:	b16b      	cbz	r3, 8019a4a <rmw_wait+0x186>
 8019a2e:	2400      	movs	r4, #0
 8019a30:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8019a34:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8019a38:	f7f8 fdcc 	bl	80125d4 <rmw_uxrce_find_static_input_buffer_by_owner>
 8019a3c:	b370      	cbz	r0, 8019a9c <rmw_wait+0x1d8>
 8019a3e:	3401      	adds	r4, #1
 8019a40:	f8d8 3000 	ldr.w	r3, [r8]
 8019a44:	2701      	movs	r7, #1
 8019a46:	42a3      	cmp	r3, r4
 8019a48:	d8f2      	bhi.n	8019a30 <rmw_wait+0x16c>
 8019a4a:	2d00      	cmp	r5, #0
 8019a4c:	d035      	beq.n	8019aba <rmw_wait+0x1f6>
 8019a4e:	682b      	ldr	r3, [r5, #0]
 8019a50:	b39b      	cbz	r3, 8019aba <rmw_wait+0x1f6>
 8019a52:	2400      	movs	r4, #0
 8019a54:	686b      	ldr	r3, [r5, #4]
 8019a56:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8019a5a:	f7f8 fdbb 	bl	80125d4 <rmw_uxrce_find_static_input_buffer_by_owner>
 8019a5e:	b328      	cbz	r0, 8019aac <rmw_wait+0x1e8>
 8019a60:	3401      	adds	r4, #1
 8019a62:	682b      	ldr	r3, [r5, #0]
 8019a64:	2701      	movs	r7, #1
 8019a66:	42a3      	cmp	r3, r4
 8019a68:	d8f4      	bhi.n	8019a54 <rmw_wait+0x190>
 8019a6a:	2e00      	cmp	r6, #0
 8019a6c:	d03c      	beq.n	8019ae8 <rmw_wait+0x224>
 8019a6e:	6834      	ldr	r4, [r6, #0]
 8019a70:	2c00      	cmp	r4, #0
 8019a72:	d039      	beq.n	8019ae8 <rmw_wait+0x224>
 8019a74:	2701      	movs	r7, #1
 8019a76:	e023      	b.n	8019ac0 <rmw_wait+0x1fc>
 8019a78:	68a0      	ldr	r0, [r4, #8]
 8019a7a:	2100      	movs	r1, #0
 8019a7c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8019a80:	f7fa fb54 	bl	801412c <uxr_run_session_timeout>
 8019a84:	6864      	ldr	r4, [r4, #4]
 8019a86:	2c00      	cmp	r4, #0
 8019a88:	d1f6      	bne.n	8019a78 <rmw_wait+0x1b4>
 8019a8a:	e7b0      	b.n	80199ee <rmw_wait+0x12a>
 8019a8c:	e9d9 3200 	ldrd	r3, r2, [r9]
 8019a90:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8019a94:	3401      	adds	r4, #1
 8019a96:	42a3      	cmp	r3, r4
 8019a98:	d8b4      	bhi.n	8019a04 <rmw_wait+0x140>
 8019a9a:	e7c2      	b.n	8019a22 <rmw_wait+0x15e>
 8019a9c:	e9d8 3200 	ldrd	r3, r2, [r8]
 8019aa0:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8019aa4:	3401      	adds	r4, #1
 8019aa6:	429c      	cmp	r4, r3
 8019aa8:	d3c2      	bcc.n	8019a30 <rmw_wait+0x16c>
 8019aaa:	e7ce      	b.n	8019a4a <rmw_wait+0x186>
 8019aac:	e9d5 3200 	ldrd	r3, r2, [r5]
 8019ab0:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8019ab4:	3401      	adds	r4, #1
 8019ab6:	42a3      	cmp	r3, r4
 8019ab8:	d8cc      	bhi.n	8019a54 <rmw_wait+0x190>
 8019aba:	b1a6      	cbz	r6, 8019ae6 <rmw_wait+0x222>
 8019abc:	6834      	ldr	r4, [r6, #0]
 8019abe:	b194      	cbz	r4, 8019ae6 <rmw_wait+0x222>
 8019ac0:	2300      	movs	r3, #0
 8019ac2:	461d      	mov	r5, r3
 8019ac4:	e004      	b.n	8019ad0 <rmw_wait+0x20c>
 8019ac6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8019aca:	3301      	adds	r3, #1
 8019acc:	42a3      	cmp	r3, r4
 8019ace:	d00a      	beq.n	8019ae6 <rmw_wait+0x222>
 8019ad0:	6870      	ldr	r0, [r6, #4]
 8019ad2:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 8019ad6:	7c0a      	ldrb	r2, [r1, #16]
 8019ad8:	2a00      	cmp	r2, #0
 8019ada:	d0f4      	beq.n	8019ac6 <rmw_wait+0x202>
 8019adc:	3301      	adds	r3, #1
 8019ade:	4617      	mov	r7, r2
 8019ae0:	740d      	strb	r5, [r1, #16]
 8019ae2:	42a3      	cmp	r3, r4
 8019ae4:	d1f4      	bne.n	8019ad0 <rmw_wait+0x20c>
 8019ae6:	b147      	cbz	r7, 8019afa <rmw_wait+0x236>
 8019ae8:	2000      	movs	r0, #0
 8019aea:	b009      	add	sp, #36	; 0x24
 8019aec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019af0:	b11e      	cbz	r6, 8019afa <rmw_wait+0x236>
 8019af2:	6834      	ldr	r4, [r6, #0]
 8019af4:	462f      	mov	r7, r5
 8019af6:	2c00      	cmp	r4, #0
 8019af8:	d1e2      	bne.n	8019ac0 <rmw_wait+0x1fc>
 8019afa:	2002      	movs	r0, #2
 8019afc:	b009      	add	sp, #36	; 0x24
 8019afe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019b02:	4639      	mov	r1, r7
 8019b04:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8019b08:	f7fa fb2a 	bl	8014160 <uxr_run_session_until_data>
 8019b0c:	6864      	ldr	r4, [r4, #4]
 8019b0e:	2c00      	cmp	r4, #0
 8019b10:	f47f af62 	bne.w	80199d8 <rmw_wait+0x114>
 8019b14:	e76b      	b.n	80199ee <rmw_wait+0x12a>
 8019b16:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8019b1a:	f7ff fc33 	bl	8019384 <rmw_time_total_nsec>
 8019b1e:	2300      	movs	r3, #0
 8019b20:	4a19      	ldr	r2, [pc, #100]	; (8019b88 <rmw_wait+0x2c4>)
 8019b22:	f7e6 fc45 	bl	80003b0 <__aeabi_uldivmod>
 8019b26:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 8019b2a:	4607      	mov	r7, r0
 8019b2c:	f171 0300 	sbcs.w	r3, r1, #0
 8019b30:	bfa8      	it	ge
 8019b32:	f06f 4700 	mvnge.w	r7, #2147483648	; 0x80000000
 8019b36:	e6e5      	b.n	8019904 <rmw_wait+0x40>
 8019b38:	f1b8 0f00 	cmp.w	r8, #0
 8019b3c:	d00f      	beq.n	8019b5e <rmw_wait+0x29a>
 8019b3e:	f8d8 3000 	ldr.w	r3, [r8]
 8019b42:	b193      	cbz	r3, 8019b6a <rmw_wait+0x2a6>
 8019b44:	464f      	mov	r7, r9
 8019b46:	e772      	b.n	8019a2e <rmw_wait+0x16a>
 8019b48:	f1b8 0f00 	cmp.w	r8, #0
 8019b4c:	d007      	beq.n	8019b5e <rmw_wait+0x29a>
 8019b4e:	f8d8 3000 	ldr.w	r3, [r8]
 8019b52:	2b00      	cmp	r3, #0
 8019b54:	f47f af6b 	bne.w	8019a2e <rmw_wait+0x16a>
 8019b58:	b155      	cbz	r5, 8019b70 <rmw_wait+0x2ac>
 8019b5a:	461f      	mov	r7, r3
 8019b5c:	e777      	b.n	8019a4e <rmw_wait+0x18a>
 8019b5e:	2d00      	cmp	r5, #0
 8019b60:	d0c6      	beq.n	8019af0 <rmw_wait+0x22c>
 8019b62:	682b      	ldr	r3, [r5, #0]
 8019b64:	b143      	cbz	r3, 8019b78 <rmw_wait+0x2b4>
 8019b66:	4647      	mov	r7, r8
 8019b68:	e773      	b.n	8019a52 <rmw_wait+0x18e>
 8019b6a:	b10d      	cbz	r5, 8019b70 <rmw_wait+0x2ac>
 8019b6c:	464f      	mov	r7, r9
 8019b6e:	e76e      	b.n	8019a4e <rmw_wait+0x18a>
 8019b70:	462f      	mov	r7, r5
 8019b72:	2e00      	cmp	r6, #0
 8019b74:	d1a2      	bne.n	8019abc <rmw_wait+0x1f8>
 8019b76:	e7c0      	b.n	8019afa <rmw_wait+0x236>
 8019b78:	4647      	mov	r7, r8
 8019b7a:	2e00      	cmp	r6, #0
 8019b7c:	d19e      	bne.n	8019abc <rmw_wait+0x1f8>
 8019b7e:	e7bc      	b.n	8019afa <rmw_wait+0x236>
 8019b80:	0801c740 	.word	0x0801c740
 8019b84:	200113fc 	.word	0x200113fc
 8019b88:	000f4240 	.word	0x000f4240

08019b8c <rmw_create_wait_set>:
 8019b8c:	b508      	push	{r3, lr}
 8019b8e:	4803      	ldr	r0, [pc, #12]	; (8019b9c <rmw_create_wait_set+0x10>)
 8019b90:	f7ff fd8e 	bl	80196b0 <get_memory>
 8019b94:	b108      	cbz	r0, 8019b9a <rmw_create_wait_set+0xe>
 8019b96:	6880      	ldr	r0, [r0, #8]
 8019b98:	3010      	adds	r0, #16
 8019b9a:	bd08      	pop	{r3, pc}
 8019b9c:	2001143c 	.word	0x2001143c

08019ba0 <rmw_destroy_wait_set>:
 8019ba0:	b508      	push	{r3, lr}
 8019ba2:	4b08      	ldr	r3, [pc, #32]	; (8019bc4 <rmw_destroy_wait_set+0x24>)
 8019ba4:	6819      	ldr	r1, [r3, #0]
 8019ba6:	b911      	cbnz	r1, 8019bae <rmw_destroy_wait_set+0xe>
 8019ba8:	e00a      	b.n	8019bc0 <rmw_destroy_wait_set+0x20>
 8019baa:	6849      	ldr	r1, [r1, #4]
 8019bac:	b141      	cbz	r1, 8019bc0 <rmw_destroy_wait_set+0x20>
 8019bae:	688b      	ldr	r3, [r1, #8]
 8019bb0:	3310      	adds	r3, #16
 8019bb2:	4298      	cmp	r0, r3
 8019bb4:	d1f9      	bne.n	8019baa <rmw_destroy_wait_set+0xa>
 8019bb6:	4803      	ldr	r0, [pc, #12]	; (8019bc4 <rmw_destroy_wait_set+0x24>)
 8019bb8:	f7ff fd8a 	bl	80196d0 <put_memory>
 8019bbc:	2000      	movs	r0, #0
 8019bbe:	bd08      	pop	{r3, pc}
 8019bc0:	2001      	movs	r0, #1
 8019bc2:	bd08      	pop	{r3, pc}
 8019bc4:	2001143c 	.word	0x2001143c

08019bc8 <rmw_uros_epoch_nanos>:
 8019bc8:	4b05      	ldr	r3, [pc, #20]	; (8019be0 <rmw_uros_epoch_nanos+0x18>)
 8019bca:	681b      	ldr	r3, [r3, #0]
 8019bcc:	b123      	cbz	r3, 8019bd8 <rmw_uros_epoch_nanos+0x10>
 8019bce:	6898      	ldr	r0, [r3, #8]
 8019bd0:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8019bd4:	f7f9 bf20 	b.w	8013a18 <uxr_epoch_nanos>
 8019bd8:	2000      	movs	r0, #0
 8019bda:	2100      	movs	r1, #0
 8019bdc:	4770      	bx	lr
 8019bde:	bf00      	nop
 8019be0:	200113fc 	.word	0x200113fc

08019be4 <std_msgs__msg__String__init>:
 8019be4:	b538      	push	{r3, r4, r5, lr}
 8019be6:	4604      	mov	r4, r0
 8019be8:	b128      	cbz	r0, 8019bf6 <std_msgs__msg__String__init+0x12>
 8019bea:	f7f8 fed3 	bl	8012994 <rosidl_runtime_c__String__init>
 8019bee:	4605      	mov	r5, r0
 8019bf0:	b120      	cbz	r0, 8019bfc <std_msgs__msg__String__init+0x18>
 8019bf2:	4628      	mov	r0, r5
 8019bf4:	bd38      	pop	{r3, r4, r5, pc}
 8019bf6:	4605      	mov	r5, r0
 8019bf8:	4628      	mov	r0, r5
 8019bfa:	bd38      	pop	{r3, r4, r5, pc}
 8019bfc:	4620      	mov	r0, r4
 8019bfe:	f7f8 fedf 	bl	80129c0 <rosidl_runtime_c__String__fini>
 8019c02:	4628      	mov	r0, r5
 8019c04:	bd38      	pop	{r3, r4, r5, pc}
 8019c06:	bf00      	nop

08019c08 <std_msgs__msg__String__fini>:
 8019c08:	b108      	cbz	r0, 8019c0e <std_msgs__msg__String__fini+0x6>
 8019c0a:	f7f8 bed9 	b.w	80129c0 <rosidl_runtime_c__String__fini>
 8019c0e:	4770      	bx	lr

08019c10 <ucdr_serialize_string>:
 8019c10:	b510      	push	{r4, lr}
 8019c12:	b082      	sub	sp, #8
 8019c14:	4604      	mov	r4, r0
 8019c16:	4608      	mov	r0, r1
 8019c18:	9101      	str	r1, [sp, #4]
 8019c1a:	f7e6 fb1b 	bl	8000254 <strlen>
 8019c1e:	4602      	mov	r2, r0
 8019c20:	9901      	ldr	r1, [sp, #4]
 8019c22:	4620      	mov	r0, r4
 8019c24:	3201      	adds	r2, #1
 8019c26:	b002      	add	sp, #8
 8019c28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019c2c:	f7f4 bf54 	b.w	800ead8 <ucdr_serialize_sequence_char>

08019c30 <ucdr_deserialize_string>:
 8019c30:	b500      	push	{lr}
 8019c32:	b083      	sub	sp, #12
 8019c34:	ab01      	add	r3, sp, #4
 8019c36:	f7f4 ff61 	bl	800eafc <ucdr_deserialize_sequence_char>
 8019c3a:	b003      	add	sp, #12
 8019c3c:	f85d fb04 	ldr.w	pc, [sp], #4

08019c40 <uxr_init_input_best_effort_stream>:
 8019c40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019c44:	8003      	strh	r3, [r0, #0]
 8019c46:	4770      	bx	lr

08019c48 <uxr_reset_input_best_effort_stream>:
 8019c48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019c4c:	8003      	strh	r3, [r0, #0]
 8019c4e:	4770      	bx	lr

08019c50 <uxr_receive_best_effort_message>:
 8019c50:	b538      	push	{r3, r4, r5, lr}
 8019c52:	4604      	mov	r4, r0
 8019c54:	8800      	ldrh	r0, [r0, #0]
 8019c56:	460d      	mov	r5, r1
 8019c58:	f000 fd46 	bl	801a6e8 <uxr_seq_num_cmp>
 8019c5c:	4603      	mov	r3, r0
 8019c5e:	0fc0      	lsrs	r0, r0, #31
 8019c60:	2b00      	cmp	r3, #0
 8019c62:	bfb8      	it	lt
 8019c64:	8025      	strhlt	r5, [r4, #0]
 8019c66:	bd38      	pop	{r3, r4, r5, pc}

08019c68 <on_full_input_buffer>:
 8019c68:	b570      	push	{r4, r5, r6, lr}
 8019c6a:	460c      	mov	r4, r1
 8019c6c:	4605      	mov	r5, r0
 8019c6e:	8908      	ldrh	r0, [r1, #8]
 8019c70:	682b      	ldr	r3, [r5, #0]
 8019c72:	7d26      	ldrb	r6, [r4, #20]
 8019c74:	e9d1 1200 	ldrd	r1, r2, [r1]
 8019c78:	fbb2 f2f0 	udiv	r2, r2, r0
 8019c7c:	eba3 0c01 	sub.w	ip, r3, r1
 8019c80:	fbbc fcf2 	udiv	ip, ip, r2
 8019c84:	f10c 0c01 	add.w	ip, ip, #1
 8019c88:	fa1f f38c 	uxth.w	r3, ip
 8019c8c:	fbb3 fcf0 	udiv	ip, r3, r0
 8019c90:	fb00 331c 	mls	r3, r0, ip, r3
 8019c94:	b29b      	uxth	r3, r3
 8019c96:	fb02 f303 	mul.w	r3, r2, r3
 8019c9a:	1d18      	adds	r0, r3, #4
 8019c9c:	4408      	add	r0, r1
 8019c9e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8019ca2:	b116      	cbz	r6, 8019caa <on_full_input_buffer+0x42>
 8019ca4:	2600      	movs	r6, #0
 8019ca6:	f840 6c04 	str.w	r6, [r0, #-4]
 8019caa:	2a03      	cmp	r2, #3
 8019cac:	d801      	bhi.n	8019cb2 <on_full_input_buffer+0x4a>
 8019cae:	2001      	movs	r0, #1
 8019cb0:	bd70      	pop	{r4, r5, r6, pc}
 8019cb2:	3308      	adds	r3, #8
 8019cb4:	4628      	mov	r0, r5
 8019cb6:	3a04      	subs	r2, #4
 8019cb8:	4419      	add	r1, r3
 8019cba:	692b      	ldr	r3, [r5, #16]
 8019cbc:	f7f4 fe90 	bl	800e9e0 <ucdr_init_buffer_origin>
 8019cc0:	4628      	mov	r0, r5
 8019cc2:	4622      	mov	r2, r4
 8019cc4:	4902      	ldr	r1, [pc, #8]	; (8019cd0 <on_full_input_buffer+0x68>)
 8019cc6:	f7f4 fe67 	bl	800e998 <ucdr_set_on_full_buffer_callback>
 8019cca:	2000      	movs	r0, #0
 8019ccc:	bd70      	pop	{r4, r5, r6, pc}
 8019cce:	bf00      	nop
 8019cd0:	08019c69 	.word	0x08019c69

08019cd4 <uxr_init_input_reliable_stream>:
 8019cd4:	b510      	push	{r4, lr}
 8019cd6:	e9c0 1200 	strd	r1, r2, [r0]
 8019cda:	2400      	movs	r4, #0
 8019cdc:	9a02      	ldr	r2, [sp, #8]
 8019cde:	8103      	strh	r3, [r0, #8]
 8019ce0:	6102      	str	r2, [r0, #16]
 8019ce2:	7504      	strb	r4, [r0, #20]
 8019ce4:	b1c3      	cbz	r3, 8019d18 <uxr_init_input_reliable_stream+0x44>
 8019ce6:	600c      	str	r4, [r1, #0]
 8019ce8:	8901      	ldrh	r1, [r0, #8]
 8019cea:	2901      	cmp	r1, #1
 8019cec:	d914      	bls.n	8019d18 <uxr_init_input_reliable_stream+0x44>
 8019cee:	f04f 0c01 	mov.w	ip, #1
 8019cf2:	6843      	ldr	r3, [r0, #4]
 8019cf4:	f10c 0e01 	add.w	lr, ip, #1
 8019cf8:	fbbc f2f1 	udiv	r2, ip, r1
 8019cfc:	fbb3 f3f1 	udiv	r3, r3, r1
 8019d00:	fb01 c212 	mls	r2, r1, r2, ip
 8019d04:	fa1f fc8e 	uxth.w	ip, lr
 8019d08:	b292      	uxth	r2, r2
 8019d0a:	fb02 f303 	mul.w	r3, r2, r3
 8019d0e:	6802      	ldr	r2, [r0, #0]
 8019d10:	50d4      	str	r4, [r2, r3]
 8019d12:	8901      	ldrh	r1, [r0, #8]
 8019d14:	4561      	cmp	r1, ip
 8019d16:	d8ec      	bhi.n	8019cf2 <uxr_init_input_reliable_stream+0x1e>
 8019d18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019d1c:	60c3      	str	r3, [r0, #12]
 8019d1e:	bd10      	pop	{r4, pc}

08019d20 <uxr_reset_input_reliable_stream>:
 8019d20:	8901      	ldrh	r1, [r0, #8]
 8019d22:	b1d9      	cbz	r1, 8019d5c <uxr_reset_input_reliable_stream+0x3c>
 8019d24:	b510      	push	{r4, lr}
 8019d26:	f04f 0e00 	mov.w	lr, #0
 8019d2a:	46f4      	mov	ip, lr
 8019d2c:	4674      	mov	r4, lr
 8019d2e:	6843      	ldr	r3, [r0, #4]
 8019d30:	f10e 0e01 	add.w	lr, lr, #1
 8019d34:	fbbc f2f1 	udiv	r2, ip, r1
 8019d38:	fbb3 f3f1 	udiv	r3, r3, r1
 8019d3c:	fb01 c212 	mls	r2, r1, r2, ip
 8019d40:	fa1f fc8e 	uxth.w	ip, lr
 8019d44:	b292      	uxth	r2, r2
 8019d46:	fb02 f303 	mul.w	r3, r2, r3
 8019d4a:	6802      	ldr	r2, [r0, #0]
 8019d4c:	50d4      	str	r4, [r2, r3]
 8019d4e:	8901      	ldrh	r1, [r0, #8]
 8019d50:	4561      	cmp	r1, ip
 8019d52:	d8ec      	bhi.n	8019d2e <uxr_reset_input_reliable_stream+0xe>
 8019d54:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019d58:	60c3      	str	r3, [r0, #12]
 8019d5a:	bd10      	pop	{r4, pc}
 8019d5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019d60:	60c3      	str	r3, [r0, #12]
 8019d62:	4770      	bx	lr

08019d64 <uxr_receive_reliable_message>:
 8019d64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019d68:	4604      	mov	r4, r0
 8019d6a:	460d      	mov	r5, r1
 8019d6c:	8901      	ldrh	r1, [r0, #8]
 8019d6e:	4617      	mov	r7, r2
 8019d70:	8980      	ldrh	r0, [r0, #12]
 8019d72:	4698      	mov	r8, r3
 8019d74:	f000 fcb0 	bl	801a6d8 <uxr_seq_num_add>
 8019d78:	4629      	mov	r1, r5
 8019d7a:	4606      	mov	r6, r0
 8019d7c:	89a0      	ldrh	r0, [r4, #12]
 8019d7e:	f000 fcb3 	bl	801a6e8 <uxr_seq_num_cmp>
 8019d82:	2800      	cmp	r0, #0
 8019d84:	db0a      	blt.n	8019d9c <uxr_receive_reliable_message+0x38>
 8019d86:	2600      	movs	r6, #0
 8019d88:	4629      	mov	r1, r5
 8019d8a:	89e0      	ldrh	r0, [r4, #14]
 8019d8c:	f000 fcac 	bl	801a6e8 <uxr_seq_num_cmp>
 8019d90:	2800      	cmp	r0, #0
 8019d92:	da00      	bge.n	8019d96 <uxr_receive_reliable_message+0x32>
 8019d94:	81e5      	strh	r5, [r4, #14]
 8019d96:	4630      	mov	r0, r6
 8019d98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019d9c:	4630      	mov	r0, r6
 8019d9e:	4629      	mov	r1, r5
 8019da0:	f000 fca2 	bl	801a6e8 <uxr_seq_num_cmp>
 8019da4:	2800      	cmp	r0, #0
 8019da6:	dbee      	blt.n	8019d86 <uxr_receive_reliable_message+0x22>
 8019da8:	6923      	ldr	r3, [r4, #16]
 8019daa:	4638      	mov	r0, r7
 8019dac:	4798      	blx	r3
 8019dae:	4681      	mov	r9, r0
 8019db0:	2101      	movs	r1, #1
 8019db2:	89a0      	ldrh	r0, [r4, #12]
 8019db4:	f000 fc90 	bl	801a6d8 <uxr_seq_num_add>
 8019db8:	f1b9 0f00 	cmp.w	r9, #0
 8019dbc:	bf08      	it	eq
 8019dbe:	4285      	cmpeq	r5, r0
 8019dc0:	bf0c      	ite	eq
 8019dc2:	2601      	moveq	r6, #1
 8019dc4:	2600      	movne	r6, #0
 8019dc6:	d104      	bne.n	8019dd2 <uxr_receive_reliable_message+0x6e>
 8019dc8:	2300      	movs	r3, #0
 8019dca:	9a08      	ldr	r2, [sp, #32]
 8019dcc:	81a0      	strh	r0, [r4, #12]
 8019dce:	7013      	strb	r3, [r2, #0]
 8019dd0:	e7da      	b.n	8019d88 <uxr_receive_reliable_message+0x24>
 8019dd2:	8922      	ldrh	r2, [r4, #8]
 8019dd4:	6863      	ldr	r3, [r4, #4]
 8019dd6:	fbb5 f0f2 	udiv	r0, r5, r2
 8019dda:	fbb3 f3f2 	udiv	r3, r3, r2
 8019dde:	fb02 5010 	mls	r0, r2, r0, r5
 8019de2:	b280      	uxth	r0, r0
 8019de4:	fb03 f000 	mul.w	r0, r3, r0
 8019de8:	6823      	ldr	r3, [r4, #0]
 8019dea:	3004      	adds	r0, #4
 8019dec:	4418      	add	r0, r3
 8019dee:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019df2:	2b00      	cmp	r3, #0
 8019df4:	d1c7      	bne.n	8019d86 <uxr_receive_reliable_message+0x22>
 8019df6:	4639      	mov	r1, r7
 8019df8:	4642      	mov	r2, r8
 8019dfa:	f001 fdb0 	bl	801b95e <memcpy>
 8019dfe:	8921      	ldrh	r1, [r4, #8]
 8019e00:	6863      	ldr	r3, [r4, #4]
 8019e02:	fbb5 f2f1 	udiv	r2, r5, r1
 8019e06:	fbb3 f3f1 	udiv	r3, r3, r1
 8019e0a:	fb01 5212 	mls	r2, r1, r2, r5
 8019e0e:	b292      	uxth	r2, r2
 8019e10:	fb02 f303 	mul.w	r3, r2, r3
 8019e14:	6822      	ldr	r2, [r4, #0]
 8019e16:	f842 8003 	str.w	r8, [r2, r3]
 8019e1a:	2301      	movs	r3, #1
 8019e1c:	9a08      	ldr	r2, [sp, #32]
 8019e1e:	7013      	strb	r3, [r2, #0]
 8019e20:	f1b9 0f00 	cmp.w	r9, #0
 8019e24:	d0af      	beq.n	8019d86 <uxr_receive_reliable_message+0x22>
 8019e26:	89a6      	ldrh	r6, [r4, #12]
 8019e28:	2101      	movs	r1, #1
 8019e2a:	4630      	mov	r0, r6
 8019e2c:	f000 fc54 	bl	801a6d8 <uxr_seq_num_add>
 8019e30:	8921      	ldrh	r1, [r4, #8]
 8019e32:	6863      	ldr	r3, [r4, #4]
 8019e34:	4606      	mov	r6, r0
 8019e36:	fbb0 f2f1 	udiv	r2, r0, r1
 8019e3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8019e3e:	fb01 0212 	mls	r2, r1, r2, r0
 8019e42:	6820      	ldr	r0, [r4, #0]
 8019e44:	b292      	uxth	r2, r2
 8019e46:	fb02 f303 	mul.w	r3, r2, r3
 8019e4a:	3304      	adds	r3, #4
 8019e4c:	4418      	add	r0, r3
 8019e4e:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019e52:	2b00      	cmp	r3, #0
 8019e54:	d097      	beq.n	8019d86 <uxr_receive_reliable_message+0x22>
 8019e56:	6923      	ldr	r3, [r4, #16]
 8019e58:	4798      	blx	r3
 8019e5a:	2802      	cmp	r0, #2
 8019e5c:	d002      	beq.n	8019e64 <uxr_receive_reliable_message+0x100>
 8019e5e:	2801      	cmp	r0, #1
 8019e60:	d0e2      	beq.n	8019e28 <uxr_receive_reliable_message+0xc4>
 8019e62:	e790      	b.n	8019d86 <uxr_receive_reliable_message+0x22>
 8019e64:	2601      	movs	r6, #1
 8019e66:	e78f      	b.n	8019d88 <uxr_receive_reliable_message+0x24>

08019e68 <uxr_next_input_reliable_buffer_available>:
 8019e68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019e6c:	4604      	mov	r4, r0
 8019e6e:	460f      	mov	r7, r1
 8019e70:	8980      	ldrh	r0, [r0, #12]
 8019e72:	2101      	movs	r1, #1
 8019e74:	4690      	mov	r8, r2
 8019e76:	f000 fc2f 	bl	801a6d8 <uxr_seq_num_add>
 8019e7a:	8922      	ldrh	r2, [r4, #8]
 8019e7c:	6866      	ldr	r6, [r4, #4]
 8019e7e:	fbb0 f3f2 	udiv	r3, r0, r2
 8019e82:	fbb6 f6f2 	udiv	r6, r6, r2
 8019e86:	fb02 0313 	mls	r3, r2, r3, r0
 8019e8a:	b29b      	uxth	r3, r3
 8019e8c:	fb03 f606 	mul.w	r6, r3, r6
 8019e90:	6823      	ldr	r3, [r4, #0]
 8019e92:	3604      	adds	r6, #4
 8019e94:	441e      	add	r6, r3
 8019e96:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8019e9a:	f1b9 0f00 	cmp.w	r9, #0
 8019e9e:	d023      	beq.n	8019ee8 <uxr_next_input_reliable_buffer_available+0x80>
 8019ea0:	4605      	mov	r5, r0
 8019ea2:	6923      	ldr	r3, [r4, #16]
 8019ea4:	4630      	mov	r0, r6
 8019ea6:	4798      	blx	r3
 8019ea8:	4682      	mov	sl, r0
 8019eaa:	b300      	cbz	r0, 8019eee <uxr_next_input_reliable_buffer_available+0x86>
 8019eac:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8019eb0:	2101      	movs	r1, #1
 8019eb2:	4650      	mov	r0, sl
 8019eb4:	f000 fc10 	bl	801a6d8 <uxr_seq_num_add>
 8019eb8:	8921      	ldrh	r1, [r4, #8]
 8019eba:	4682      	mov	sl, r0
 8019ebc:	6863      	ldr	r3, [r4, #4]
 8019ebe:	6820      	ldr	r0, [r4, #0]
 8019ec0:	fbba f2f1 	udiv	r2, sl, r1
 8019ec4:	fbb3 f3f1 	udiv	r3, r3, r1
 8019ec8:	fb01 a212 	mls	r2, r1, r2, sl
 8019ecc:	b292      	uxth	r2, r2
 8019ece:	fb02 f303 	mul.w	r3, r2, r3
 8019ed2:	3304      	adds	r3, #4
 8019ed4:	4418      	add	r0, r3
 8019ed6:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019eda:	b12b      	cbz	r3, 8019ee8 <uxr_next_input_reliable_buffer_available+0x80>
 8019edc:	6923      	ldr	r3, [r4, #16]
 8019ede:	4798      	blx	r3
 8019ee0:	2802      	cmp	r0, #2
 8019ee2:	d01b      	beq.n	8019f1c <uxr_next_input_reliable_buffer_available+0xb4>
 8019ee4:	2801      	cmp	r0, #1
 8019ee6:	d0e3      	beq.n	8019eb0 <uxr_next_input_reliable_buffer_available+0x48>
 8019ee8:	2000      	movs	r0, #0
 8019eea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019eee:	464a      	mov	r2, r9
 8019ef0:	4631      	mov	r1, r6
 8019ef2:	4638      	mov	r0, r7
 8019ef4:	f7f4 fd7c 	bl	800e9f0 <ucdr_init_buffer>
 8019ef8:	8921      	ldrh	r1, [r4, #8]
 8019efa:	6863      	ldr	r3, [r4, #4]
 8019efc:	2001      	movs	r0, #1
 8019efe:	fbb5 f2f1 	udiv	r2, r5, r1
 8019f02:	fbb3 f3f1 	udiv	r3, r3, r1
 8019f06:	fb01 5212 	mls	r2, r1, r2, r5
 8019f0a:	b292      	uxth	r2, r2
 8019f0c:	fb02 f303 	mul.w	r3, r2, r3
 8019f10:	6822      	ldr	r2, [r4, #0]
 8019f12:	f842 a003 	str.w	sl, [r2, r3]
 8019f16:	81a5      	strh	r5, [r4, #12]
 8019f18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019f1c:	8920      	ldrh	r0, [r4, #8]
 8019f1e:	eb06 0108 	add.w	r1, r6, r8
 8019f22:	6863      	ldr	r3, [r4, #4]
 8019f24:	eba9 0208 	sub.w	r2, r9, r8
 8019f28:	fbb5 f6f0 	udiv	r6, r5, r0
 8019f2c:	fbb3 f3f0 	udiv	r3, r3, r0
 8019f30:	fb00 5516 	mls	r5, r0, r6, r5
 8019f34:	2000      	movs	r0, #0
 8019f36:	b2ad      	uxth	r5, r5
 8019f38:	fb03 f505 	mul.w	r5, r3, r5
 8019f3c:	6823      	ldr	r3, [r4, #0]
 8019f3e:	5158      	str	r0, [r3, r5]
 8019f40:	4638      	mov	r0, r7
 8019f42:	f7f4 fd55 	bl	800e9f0 <ucdr_init_buffer>
 8019f46:	4638      	mov	r0, r7
 8019f48:	4622      	mov	r2, r4
 8019f4a:	4903      	ldr	r1, [pc, #12]	; (8019f58 <uxr_next_input_reliable_buffer_available+0xf0>)
 8019f4c:	f7f4 fd24 	bl	800e998 <ucdr_set_on_full_buffer_callback>
 8019f50:	2001      	movs	r0, #1
 8019f52:	f8a4 a00c 	strh.w	sl, [r4, #12]
 8019f56:	e7c8      	b.n	8019eea <uxr_next_input_reliable_buffer_available+0x82>
 8019f58:	08019c69 	.word	0x08019c69

08019f5c <uxr_process_heartbeat>:
 8019f5c:	b538      	push	{r3, r4, r5, lr}
 8019f5e:	4611      	mov	r1, r2
 8019f60:	4604      	mov	r4, r0
 8019f62:	89c0      	ldrh	r0, [r0, #14]
 8019f64:	4615      	mov	r5, r2
 8019f66:	f000 fbbf 	bl	801a6e8 <uxr_seq_num_cmp>
 8019f6a:	2800      	cmp	r0, #0
 8019f6c:	bfb8      	it	lt
 8019f6e:	81e5      	strhlt	r5, [r4, #14]
 8019f70:	bd38      	pop	{r3, r4, r5, pc}
 8019f72:	bf00      	nop

08019f74 <uxr_compute_acknack>:
 8019f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019f78:	8903      	ldrh	r3, [r0, #8]
 8019f7a:	4604      	mov	r4, r0
 8019f7c:	460f      	mov	r7, r1
 8019f7e:	8985      	ldrh	r5, [r0, #12]
 8019f80:	b1db      	cbz	r3, 8019fba <uxr_compute_acknack+0x46>
 8019f82:	4628      	mov	r0, r5
 8019f84:	2601      	movs	r6, #1
 8019f86:	e004      	b.n	8019f92 <uxr_compute_acknack+0x1e>
 8019f88:	4566      	cmp	r6, ip
 8019f8a:	f106 0601 	add.w	r6, r6, #1
 8019f8e:	d214      	bcs.n	8019fba <uxr_compute_acknack+0x46>
 8019f90:	89a0      	ldrh	r0, [r4, #12]
 8019f92:	b2b1      	uxth	r1, r6
 8019f94:	f000 fba0 	bl	801a6d8 <uxr_seq_num_add>
 8019f98:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8019f9c:	fbb0 f2fc 	udiv	r2, r0, ip
 8019fa0:	e9d4 1300 	ldrd	r1, r3, [r4]
 8019fa4:	fb0c 0212 	mls	r2, ip, r2, r0
 8019fa8:	fbb3 f3fc 	udiv	r3, r3, ip
 8019fac:	b292      	uxth	r2, r2
 8019fae:	fb02 f303 	mul.w	r3, r2, r3
 8019fb2:	58cb      	ldr	r3, [r1, r3]
 8019fb4:	2b00      	cmp	r3, #0
 8019fb6:	d1e7      	bne.n	8019f88 <uxr_compute_acknack+0x14>
 8019fb8:	4605      	mov	r5, r0
 8019fba:	803d      	strh	r5, [r7, #0]
 8019fbc:	2101      	movs	r1, #1
 8019fbe:	89e6      	ldrh	r6, [r4, #14]
 8019fc0:	4628      	mov	r0, r5
 8019fc2:	f000 fb8d 	bl	801a6e0 <uxr_seq_num_sub>
 8019fc6:	4601      	mov	r1, r0
 8019fc8:	4630      	mov	r0, r6
 8019fca:	f000 fb89 	bl	801a6e0 <uxr_seq_num_sub>
 8019fce:	4606      	mov	r6, r0
 8019fd0:	b328      	cbz	r0, 801a01e <uxr_compute_acknack+0xaa>
 8019fd2:	f04f 0900 	mov.w	r9, #0
 8019fd6:	f04f 0801 	mov.w	r8, #1
 8019fda:	464d      	mov	r5, r9
 8019fdc:	fa1f f189 	uxth.w	r1, r9
 8019fe0:	8838      	ldrh	r0, [r7, #0]
 8019fe2:	f000 fb79 	bl	801a6d8 <uxr_seq_num_add>
 8019fe6:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8019fea:	6861      	ldr	r1, [r4, #4]
 8019fec:	fa08 fe09 	lsl.w	lr, r8, r9
 8019ff0:	6822      	ldr	r2, [r4, #0]
 8019ff2:	f109 0901 	add.w	r9, r9, #1
 8019ff6:	ea4e 0e05 	orr.w	lr, lr, r5
 8019ffa:	fbb0 f3fc 	udiv	r3, r0, ip
 8019ffe:	fbb1 f1fc 	udiv	r1, r1, ip
 801a002:	fb03 001c 	mls	r0, r3, ip, r0
 801a006:	b283      	uxth	r3, r0
 801a008:	fb01 f303 	mul.w	r3, r1, r3
 801a00c:	58d3      	ldr	r3, [r2, r3]
 801a00e:	b90b      	cbnz	r3, 801a014 <uxr_compute_acknack+0xa0>
 801a010:	fa1f f58e 	uxth.w	r5, lr
 801a014:	454e      	cmp	r6, r9
 801a016:	d1e1      	bne.n	8019fdc <uxr_compute_acknack+0x68>
 801a018:	4628      	mov	r0, r5
 801a01a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a01e:	4605      	mov	r5, r0
 801a020:	4628      	mov	r0, r5
 801a022:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a026:	bf00      	nop

0801a028 <uxr_init_output_best_effort_stream>:
 801a028:	f64f 7cff 	movw	ip, #65535	; 0xffff
 801a02c:	6001      	str	r1, [r0, #0]
 801a02e:	7303      	strb	r3, [r0, #12]
 801a030:	f8a0 c00e 	strh.w	ip, [r0, #14]
 801a034:	e9c0 3201 	strd	r3, r2, [r0, #4]
 801a038:	4770      	bx	lr
 801a03a:	bf00      	nop

0801a03c <uxr_reset_output_best_effort_stream>:
 801a03c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a040:	7b03      	ldrb	r3, [r0, #12]
 801a042:	81c2      	strh	r2, [r0, #14]
 801a044:	6043      	str	r3, [r0, #4]
 801a046:	4770      	bx	lr

0801a048 <uxr_prepare_best_effort_buffer_to_write>:
 801a048:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a04a:	4604      	mov	r4, r0
 801a04c:	b083      	sub	sp, #12
 801a04e:	6840      	ldr	r0, [r0, #4]
 801a050:	460d      	mov	r5, r1
 801a052:	4616      	mov	r6, r2
 801a054:	f7fb fa5c 	bl	8015510 <uxr_submessage_padding>
 801a058:	6863      	ldr	r3, [r4, #4]
 801a05a:	4418      	add	r0, r3
 801a05c:	68a3      	ldr	r3, [r4, #8]
 801a05e:	1942      	adds	r2, r0, r5
 801a060:	4293      	cmp	r3, r2
 801a062:	bf2c      	ite	cs
 801a064:	2701      	movcs	r7, #1
 801a066:	2700      	movcc	r7, #0
 801a068:	d202      	bcs.n	801a070 <uxr_prepare_best_effort_buffer_to_write+0x28>
 801a06a:	4638      	mov	r0, r7
 801a06c:	b003      	add	sp, #12
 801a06e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a070:	9000      	str	r0, [sp, #0]
 801a072:	2300      	movs	r3, #0
 801a074:	4630      	mov	r0, r6
 801a076:	6821      	ldr	r1, [r4, #0]
 801a078:	f7f4 fca8 	bl	800e9cc <ucdr_init_buffer_origin_offset>
 801a07c:	6861      	ldr	r1, [r4, #4]
 801a07e:	4638      	mov	r0, r7
 801a080:	4429      	add	r1, r5
 801a082:	6061      	str	r1, [r4, #4]
 801a084:	b003      	add	sp, #12
 801a086:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801a088 <uxr_prepare_best_effort_buffer_to_send>:
 801a088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a08c:	4604      	mov	r4, r0
 801a08e:	461d      	mov	r5, r3
 801a090:	6840      	ldr	r0, [r0, #4]
 801a092:	7b23      	ldrb	r3, [r4, #12]
 801a094:	4298      	cmp	r0, r3
 801a096:	bf8c      	ite	hi
 801a098:	2601      	movhi	r6, #1
 801a09a:	2600      	movls	r6, #0
 801a09c:	d802      	bhi.n	801a0a4 <uxr_prepare_best_effort_buffer_to_send+0x1c>
 801a09e:	4630      	mov	r0, r6
 801a0a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a0a4:	4688      	mov	r8, r1
 801a0a6:	89e0      	ldrh	r0, [r4, #14]
 801a0a8:	2101      	movs	r1, #1
 801a0aa:	4617      	mov	r7, r2
 801a0ac:	f000 fb14 	bl	801a6d8 <uxr_seq_num_add>
 801a0b0:	6823      	ldr	r3, [r4, #0]
 801a0b2:	81e0      	strh	r0, [r4, #14]
 801a0b4:	8028      	strh	r0, [r5, #0]
 801a0b6:	4630      	mov	r0, r6
 801a0b8:	f8c8 3000 	str.w	r3, [r8]
 801a0bc:	6863      	ldr	r3, [r4, #4]
 801a0be:	603b      	str	r3, [r7, #0]
 801a0c0:	7b23      	ldrb	r3, [r4, #12]
 801a0c2:	6063      	str	r3, [r4, #4]
 801a0c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801a0c8 <on_full_output_buffer>:
 801a0c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a0ca:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 801a0ce:	460c      	mov	r4, r1
 801a0d0:	6803      	ldr	r3, [r0, #0]
 801a0d2:	4605      	mov	r5, r0
 801a0d4:	7b26      	ldrb	r6, [r4, #12]
 801a0d6:	e9d1 1200 	ldrd	r1, r2, [r1]
 801a0da:	fbb2 f2fc 	udiv	r2, r2, ip
 801a0de:	eba3 0e01 	sub.w	lr, r3, r1
 801a0e2:	6903      	ldr	r3, [r0, #16]
 801a0e4:	fbbe fef2 	udiv	lr, lr, r2
 801a0e8:	f10e 0e01 	add.w	lr, lr, #1
 801a0ec:	fa1f fe8e 	uxth.w	lr, lr
 801a0f0:	fbbe f7fc 	udiv	r7, lr, ip
 801a0f4:	fb0c ec17 	mls	ip, ip, r7, lr
 801a0f8:	fa1f fc8c 	uxth.w	ip, ip
 801a0fc:	fb02 fc0c 	mul.w	ip, r2, ip
 801a100:	f851 200c 	ldr.w	r2, [r1, ip]
 801a104:	44b4      	add	ip, r6
 801a106:	1b92      	subs	r2, r2, r6
 801a108:	f10c 0c08 	add.w	ip, ip, #8
 801a10c:	3a04      	subs	r2, #4
 801a10e:	4461      	add	r1, ip
 801a110:	f7f4 fc66 	bl	800e9e0 <ucdr_init_buffer_origin>
 801a114:	4628      	mov	r0, r5
 801a116:	4622      	mov	r2, r4
 801a118:	4902      	ldr	r1, [pc, #8]	; (801a124 <on_full_output_buffer+0x5c>)
 801a11a:	f7f4 fc3d 	bl	800e998 <ucdr_set_on_full_buffer_callback>
 801a11e:	2000      	movs	r0, #0
 801a120:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a122:	bf00      	nop
 801a124:	0801a0c9 	.word	0x0801a0c9

0801a128 <uxr_init_output_reliable_stream>:
 801a128:	b530      	push	{r4, r5, lr}
 801a12a:	f89d 400c 	ldrb.w	r4, [sp, #12]
 801a12e:	8103      	strh	r3, [r0, #8]
 801a130:	7304      	strb	r4, [r0, #12]
 801a132:	e9c0 1200 	strd	r1, r2, [r0]
 801a136:	b1e3      	cbz	r3, 801a172 <uxr_init_output_reliable_stream+0x4a>
 801a138:	600c      	str	r4, [r1, #0]
 801a13a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801a13e:	f1bc 0f01 	cmp.w	ip, #1
 801a142:	d916      	bls.n	801a172 <uxr_init_output_reliable_stream+0x4a>
 801a144:	f04f 0e01 	mov.w	lr, #1
 801a148:	6843      	ldr	r3, [r0, #4]
 801a14a:	f10e 0501 	add.w	r5, lr, #1
 801a14e:	7b04      	ldrb	r4, [r0, #12]
 801a150:	6801      	ldr	r1, [r0, #0]
 801a152:	fbbe f2fc 	udiv	r2, lr, ip
 801a156:	fbb3 f3fc 	udiv	r3, r3, ip
 801a15a:	fb0c e212 	mls	r2, ip, r2, lr
 801a15e:	fa1f fe85 	uxth.w	lr, r5
 801a162:	b292      	uxth	r2, r2
 801a164:	fb02 f303 	mul.w	r3, r2, r3
 801a168:	50cc      	str	r4, [r1, r3]
 801a16a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801a16e:	45f4      	cmp	ip, lr
 801a170:	d8ea      	bhi.n	801a148 <uxr_init_output_reliable_stream+0x20>
 801a172:	4b07      	ldr	r3, [pc, #28]	; (801a190 <uxr_init_output_reliable_stream+0x68>)
 801a174:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a178:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801a17c:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 801a180:	f8c0 300e 	str.w	r3, [r0, #14]
 801a184:	2300      	movs	r3, #0
 801a186:	8242      	strh	r2, [r0, #18]
 801a188:	8403      	strh	r3, [r0, #32]
 801a18a:	e9c0 4506 	strd	r4, r5, [r0, #24]
 801a18e:	bd30      	pop	{r4, r5, pc}
 801a190:	ffff0000 	.word	0xffff0000
 801a194:	00000000 	.word	0x00000000

0801a198 <uxr_reset_output_reliable_stream>:
 801a198:	8901      	ldrh	r1, [r0, #8]
 801a19a:	b510      	push	{r4, lr}
 801a19c:	b1b1      	cbz	r1, 801a1cc <uxr_reset_output_reliable_stream+0x34>
 801a19e:	f04f 0e00 	mov.w	lr, #0
 801a1a2:	46f4      	mov	ip, lr
 801a1a4:	6843      	ldr	r3, [r0, #4]
 801a1a6:	f10e 0e01 	add.w	lr, lr, #1
 801a1aa:	7b04      	ldrb	r4, [r0, #12]
 801a1ac:	fbbc f2f1 	udiv	r2, ip, r1
 801a1b0:	fbb3 f3f1 	udiv	r3, r3, r1
 801a1b4:	fb01 c212 	mls	r2, r1, r2, ip
 801a1b8:	fa1f fc8e 	uxth.w	ip, lr
 801a1bc:	b292      	uxth	r2, r2
 801a1be:	fb02 f303 	mul.w	r3, r2, r3
 801a1c2:	6802      	ldr	r2, [r0, #0]
 801a1c4:	50d4      	str	r4, [r2, r3]
 801a1c6:	8901      	ldrh	r1, [r0, #8]
 801a1c8:	4561      	cmp	r1, ip
 801a1ca:	d8eb      	bhi.n	801a1a4 <uxr_reset_output_reliable_stream+0xc>
 801a1cc:	4b08      	ldr	r3, [pc, #32]	; (801a1f0 <uxr_reset_output_reliable_stream+0x58>)
 801a1ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a1d2:	ed9f 7b05 	vldr	d7, [pc, #20]	; 801a1e8 <uxr_reset_output_reliable_stream+0x50>
 801a1d6:	f8c0 300e 	str.w	r3, [r0, #14]
 801a1da:	2300      	movs	r3, #0
 801a1dc:	8242      	strh	r2, [r0, #18]
 801a1de:	8403      	strh	r3, [r0, #32]
 801a1e0:	ed80 7b06 	vstr	d7, [r0, #24]
 801a1e4:	bd10      	pop	{r4, pc}
 801a1e6:	bf00      	nop
 801a1e8:	ffffffff 	.word	0xffffffff
 801a1ec:	7fffffff 	.word	0x7fffffff
 801a1f0:	ffff0000 	.word	0xffff0000

0801a1f4 <uxr_prepare_reliable_buffer_to_write>:
 801a1f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a1f8:	4604      	mov	r4, r0
 801a1fa:	b091      	sub	sp, #68	; 0x44
 801a1fc:	8900      	ldrh	r0, [r0, #8]
 801a1fe:	468b      	mov	fp, r1
 801a200:	89e6      	ldrh	r6, [r4, #14]
 801a202:	9204      	str	r2, [sp, #16]
 801a204:	6865      	ldr	r5, [r4, #4]
 801a206:	6823      	ldr	r3, [r4, #0]
 801a208:	f894 900c 	ldrb.w	r9, [r4, #12]
 801a20c:	fbb6 f2f0 	udiv	r2, r6, r0
 801a210:	fbb5 f5f0 	udiv	r5, r5, r0
 801a214:	fb00 6212 	mls	r2, r0, r2, r6
 801a218:	1f2f      	subs	r7, r5, #4
 801a21a:	b292      	uxth	r2, r2
 801a21c:	fb05 3202 	mla	r2, r5, r2, r3
 801a220:	1d11      	adds	r1, r2, #4
 801a222:	f8d2 8000 	ldr.w	r8, [r2]
 801a226:	9103      	str	r1, [sp, #12]
 801a228:	2800      	cmp	r0, #0
 801a22a:	f000 814a 	beq.w	801a4c2 <uxr_prepare_reliable_buffer_to_write+0x2ce>
 801a22e:	f04f 0c00 	mov.w	ip, #0
 801a232:	46e2      	mov	sl, ip
 801a234:	4661      	mov	r1, ip
 801a236:	f10c 0c01 	add.w	ip, ip, #1
 801a23a:	fbb1 f2f0 	udiv	r2, r1, r0
 801a23e:	fb00 1212 	mls	r2, r0, r2, r1
 801a242:	fa1f f18c 	uxth.w	r1, ip
 801a246:	b292      	uxth	r2, r2
 801a248:	fb05 f202 	mul.w	r2, r5, r2
 801a24c:	589a      	ldr	r2, [r3, r2]
 801a24e:	454a      	cmp	r2, r9
 801a250:	d103      	bne.n	801a25a <uxr_prepare_reliable_buffer_to_write+0x66>
 801a252:	f10a 0a01 	add.w	sl, sl, #1
 801a256:	fa1f fa8a 	uxth.w	sl, sl
 801a25a:	4281      	cmp	r1, r0
 801a25c:	d3eb      	bcc.n	801a236 <uxr_prepare_reliable_buffer_to_write+0x42>
 801a25e:	4640      	mov	r0, r8
 801a260:	2104      	movs	r1, #4
 801a262:	f8cd a014 	str.w	sl, [sp, #20]
 801a266:	f7f4 fbc7 	bl	800e9f8 <ucdr_alignment>
 801a26a:	4480      	add	r8, r0
 801a26c:	eb08 020b 	add.w	r2, r8, fp
 801a270:	42ba      	cmp	r2, r7
 801a272:	f240 80ca 	bls.w	801a40a <uxr_prepare_reliable_buffer_to_write+0x216>
 801a276:	7b22      	ldrb	r2, [r4, #12]
 801a278:	445a      	add	r2, fp
 801a27a:	42ba      	cmp	r2, r7
 801a27c:	f240 80b2 	bls.w	801a3e4 <uxr_prepare_reliable_buffer_to_write+0x1f0>
 801a280:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 801a284:	b2bb      	uxth	r3, r7
 801a286:	eba2 0209 	sub.w	r2, r2, r9
 801a28a:	441a      	add	r2, r3
 801a28c:	b292      	uxth	r2, r2
 801a28e:	fb0a f902 	mul.w	r9, sl, r2
 801a292:	9205      	str	r2, [sp, #20]
 801a294:	45d9      	cmp	r9, fp
 801a296:	9206      	str	r2, [sp, #24]
 801a298:	f0c0 80b3 	bcc.w	801a402 <uxr_prepare_reliable_buffer_to_write+0x20e>
 801a29c:	f108 0204 	add.w	r2, r8, #4
 801a2a0:	42ba      	cmp	r2, r7
 801a2a2:	f080 80da 	bcs.w	801a45a <uxr_prepare_reliable_buffer_to_write+0x266>
 801a2a6:	f1a3 0904 	sub.w	r9, r3, #4
 801a2aa:	9b05      	ldr	r3, [sp, #20]
 801a2ac:	eba9 0908 	sub.w	r9, r9, r8
 801a2b0:	fa1f f989 	uxth.w	r9, r9
 801a2b4:	ebab 0b09 	sub.w	fp, fp, r9
 801a2b8:	fbbb f2f3 	udiv	r2, fp, r3
 801a2bc:	fb03 b312 	mls	r3, r3, r2, fp
 801a2c0:	2b00      	cmp	r3, #0
 801a2c2:	f040 80c4 	bne.w	801a44e <uxr_prepare_reliable_buffer_to_write+0x25a>
 801a2c6:	b293      	uxth	r3, r2
 801a2c8:	4553      	cmp	r3, sl
 801a2ca:	f200 809a 	bhi.w	801a402 <uxr_prepare_reliable_buffer_to_write+0x20e>
 801a2ce:	2b00      	cmp	r3, #0
 801a2d0:	f000 80f9 	beq.w	801a4c6 <uxr_prepare_reliable_buffer_to_write+0x2d2>
 801a2d4:	f8cd 801c 	str.w	r8, [sp, #28]
 801a2d8:	f04f 0a00 	mov.w	sl, #0
 801a2dc:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801a2e0:	f10d 0b20 	add.w	fp, sp, #32
 801a2e4:	9505      	str	r5, [sp, #20]
 801a2e6:	461d      	mov	r5, r3
 801a2e8:	e000      	b.n	801a2ec <uxr_prepare_reliable_buffer_to_write+0xf8>
 801a2ea:	46c1      	mov	r9, r8
 801a2ec:	8922      	ldrh	r2, [r4, #8]
 801a2ee:	4658      	mov	r0, fp
 801a2f0:	6863      	ldr	r3, [r4, #4]
 801a2f2:	f10a 0a01 	add.w	sl, sl, #1
 801a2f6:	fbb6 f1f2 	udiv	r1, r6, r2
 801a2fa:	fbb3 f3f2 	udiv	r3, r3, r2
 801a2fe:	fb02 6111 	mls	r1, r2, r1, r6
 801a302:	463a      	mov	r2, r7
 801a304:	b289      	uxth	r1, r1
 801a306:	fb03 f101 	mul.w	r1, r3, r1
 801a30a:	6823      	ldr	r3, [r4, #0]
 801a30c:	3104      	adds	r1, #4
 801a30e:	4419      	add	r1, r3
 801a310:	2300      	movs	r3, #0
 801a312:	f851 cc04 	ldr.w	ip, [r1, #-4]
 801a316:	f8cd c000 	str.w	ip, [sp]
 801a31a:	f7f4 fb57 	bl	800e9cc <ucdr_init_buffer_origin_offset>
 801a31e:	464a      	mov	r2, r9
 801a320:	2300      	movs	r3, #0
 801a322:	210d      	movs	r1, #13
 801a324:	4658      	mov	r0, fp
 801a326:	f7fb f8b3 	bl	8015490 <uxr_buffer_submessage_header>
 801a32a:	8921      	ldrh	r1, [r4, #8]
 801a32c:	6863      	ldr	r3, [r4, #4]
 801a32e:	4630      	mov	r0, r6
 801a330:	fbb6 f2f1 	udiv	r2, r6, r1
 801a334:	fbb3 f3f1 	udiv	r3, r3, r1
 801a338:	fb01 6212 	mls	r2, r1, r2, r6
 801a33c:	2101      	movs	r1, #1
 801a33e:	b292      	uxth	r2, r2
 801a340:	fb02 f303 	mul.w	r3, r2, r3
 801a344:	6822      	ldr	r2, [r4, #0]
 801a346:	50d7      	str	r7, [r2, r3]
 801a348:	f000 f9c6 	bl	801a6d8 <uxr_seq_num_add>
 801a34c:	4606      	mov	r6, r0
 801a34e:	fa1f f38a 	uxth.w	r3, sl
 801a352:	429d      	cmp	r5, r3
 801a354:	d8c9      	bhi.n	801a2ea <uxr_prepare_reliable_buffer_to_write+0xf6>
 801a356:	f8dd 801c 	ldr.w	r8, [sp, #28]
 801a35a:	9d05      	ldr	r5, [sp, #20]
 801a35c:	8920      	ldrh	r0, [r4, #8]
 801a35e:	463a      	mov	r2, r7
 801a360:	6863      	ldr	r3, [r4, #4]
 801a362:	fbb6 f1f0 	udiv	r1, r6, r0
 801a366:	fbb3 f3f0 	udiv	r3, r3, r0
 801a36a:	fb00 6111 	mls	r1, r0, r1, r6
 801a36e:	4658      	mov	r0, fp
 801a370:	b289      	uxth	r1, r1
 801a372:	fb01 f303 	mul.w	r3, r1, r3
 801a376:	6821      	ldr	r1, [r4, #0]
 801a378:	3304      	adds	r3, #4
 801a37a:	4419      	add	r1, r3
 801a37c:	2300      	movs	r3, #0
 801a37e:	f851 7c04 	ldr.w	r7, [r1, #-4]
 801a382:	9700      	str	r7, [sp, #0]
 801a384:	f7f4 fb22 	bl	800e9cc <ucdr_init_buffer_origin_offset>
 801a388:	9f06      	ldr	r7, [sp, #24]
 801a38a:	4658      	mov	r0, fp
 801a38c:	2302      	movs	r3, #2
 801a38e:	b2ba      	uxth	r2, r7
 801a390:	210d      	movs	r1, #13
 801a392:	f7fb f87d 	bl	8015490 <uxr_buffer_submessage_header>
 801a396:	f108 0104 	add.w	r1, r8, #4
 801a39a:	9b03      	ldr	r3, [sp, #12]
 801a39c:	f1a5 0208 	sub.w	r2, r5, #8
 801a3a0:	8925      	ldrh	r5, [r4, #8]
 801a3a2:	440b      	add	r3, r1
 801a3a4:	eba2 0208 	sub.w	r2, r2, r8
 801a3a8:	fbb6 f0f5 	udiv	r0, r6, r5
 801a3ac:	4619      	mov	r1, r3
 801a3ae:	6863      	ldr	r3, [r4, #4]
 801a3b0:	fb05 6010 	mls	r0, r5, r0, r6
 801a3b4:	fbb3 f3f5 	udiv	r3, r3, r5
 801a3b8:	b280      	uxth	r0, r0
 801a3ba:	6825      	ldr	r5, [r4, #0]
 801a3bc:	fb00 f303 	mul.w	r3, r0, r3
 801a3c0:	7b20      	ldrb	r0, [r4, #12]
 801a3c2:	3004      	adds	r0, #4
 801a3c4:	4438      	add	r0, r7
 801a3c6:	50e8      	str	r0, [r5, r3]
 801a3c8:	9d04      	ldr	r5, [sp, #16]
 801a3ca:	4628      	mov	r0, r5
 801a3cc:	f7f4 fb10 	bl	800e9f0 <ucdr_init_buffer>
 801a3d0:	4628      	mov	r0, r5
 801a3d2:	4622      	mov	r2, r4
 801a3d4:	493d      	ldr	r1, [pc, #244]	; (801a4cc <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 801a3d6:	f7f4 fadf 	bl	800e998 <ucdr_set_on_full_buffer_callback>
 801a3da:	2001      	movs	r0, #1
 801a3dc:	81e6      	strh	r6, [r4, #14]
 801a3de:	b011      	add	sp, #68	; 0x44
 801a3e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a3e4:	2101      	movs	r1, #1
 801a3e6:	89e0      	ldrh	r0, [r4, #14]
 801a3e8:	f000 f976 	bl	801a6d8 <uxr_seq_num_add>
 801a3ec:	4605      	mov	r5, r0
 801a3ee:	8921      	ldrh	r1, [r4, #8]
 801a3f0:	8a60      	ldrh	r0, [r4, #18]
 801a3f2:	f000 f971 	bl	801a6d8 <uxr_seq_num_add>
 801a3f6:	4601      	mov	r1, r0
 801a3f8:	4628      	mov	r0, r5
 801a3fa:	f000 f975 	bl	801a6e8 <uxr_seq_num_cmp>
 801a3fe:	2800      	cmp	r0, #0
 801a400:	dd44      	ble.n	801a48c <uxr_prepare_reliable_buffer_to_write+0x298>
 801a402:	2000      	movs	r0, #0
 801a404:	b011      	add	sp, #68	; 0x44
 801a406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a40a:	8921      	ldrh	r1, [r4, #8]
 801a40c:	8a60      	ldrh	r0, [r4, #18]
 801a40e:	9205      	str	r2, [sp, #20]
 801a410:	f000 f962 	bl	801a6d8 <uxr_seq_num_add>
 801a414:	4601      	mov	r1, r0
 801a416:	4630      	mov	r0, r6
 801a418:	f000 f966 	bl	801a6e8 <uxr_seq_num_cmp>
 801a41c:	2800      	cmp	r0, #0
 801a41e:	9a05      	ldr	r2, [sp, #20]
 801a420:	dcef      	bgt.n	801a402 <uxr_prepare_reliable_buffer_to_write+0x20e>
 801a422:	8925      	ldrh	r5, [r4, #8]
 801a424:	e9d4 7300 	ldrd	r7, r3, [r4]
 801a428:	fbb6 f4f5 	udiv	r4, r6, r5
 801a42c:	fbb3 f3f5 	udiv	r3, r3, r5
 801a430:	fb05 6414 	mls	r4, r5, r4, r6
 801a434:	b2a4      	uxth	r4, r4
 801a436:	fb04 f303 	mul.w	r3, r4, r3
 801a43a:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 801a43e:	50fa      	str	r2, [r7, r3]
 801a440:	2300      	movs	r3, #0
 801a442:	f8cd 8000 	str.w	r8, [sp]
 801a446:	f7f4 fac1 	bl	800e9cc <ucdr_init_buffer_origin_offset>
 801a44a:	2001      	movs	r0, #1
 801a44c:	e7da      	b.n	801a404 <uxr_prepare_reliable_buffer_to_write+0x210>
 801a44e:	3201      	adds	r2, #1
 801a450:	9306      	str	r3, [sp, #24]
 801a452:	b293      	uxth	r3, r2
 801a454:	4553      	cmp	r3, sl
 801a456:	d8d4      	bhi.n	801a402 <uxr_prepare_reliable_buffer_to_write+0x20e>
 801a458:	e739      	b.n	801a2ce <uxr_prepare_reliable_buffer_to_write+0xda>
 801a45a:	4630      	mov	r0, r6
 801a45c:	2101      	movs	r1, #1
 801a45e:	9307      	str	r3, [sp, #28]
 801a460:	f000 f93a 	bl	801a6d8 <uxr_seq_num_add>
 801a464:	4606      	mov	r6, r0
 801a466:	8920      	ldrh	r0, [r4, #8]
 801a468:	6862      	ldr	r2, [r4, #4]
 801a46a:	fbb6 f1f0 	udiv	r1, r6, r0
 801a46e:	fbb2 f2f0 	udiv	r2, r2, r0
 801a472:	fb00 6111 	mls	r1, r0, r1, r6
 801a476:	b289      	uxth	r1, r1
 801a478:	fb01 f202 	mul.w	r2, r1, r2
 801a47c:	6821      	ldr	r1, [r4, #0]
 801a47e:	3204      	adds	r2, #4
 801a480:	188b      	adds	r3, r1, r2
 801a482:	f853 8c04 	ldr.w	r8, [r3, #-4]
 801a486:	9303      	str	r3, [sp, #12]
 801a488:	9b07      	ldr	r3, [sp, #28]
 801a48a:	e70c      	b.n	801a2a6 <uxr_prepare_reliable_buffer_to_write+0xb2>
 801a48c:	8921      	ldrh	r1, [r4, #8]
 801a48e:	6863      	ldr	r3, [r4, #4]
 801a490:	9804      	ldr	r0, [sp, #16]
 801a492:	fbb5 f2f1 	udiv	r2, r5, r1
 801a496:	fbb3 f3f1 	udiv	r3, r3, r1
 801a49a:	fb01 5212 	mls	r2, r1, r2, r5
 801a49e:	6821      	ldr	r1, [r4, #0]
 801a4a0:	b292      	uxth	r2, r2
 801a4a2:	fb02 f303 	mul.w	r3, r2, r3
 801a4a6:	7b22      	ldrb	r2, [r4, #12]
 801a4a8:	3304      	adds	r3, #4
 801a4aa:	445a      	add	r2, fp
 801a4ac:	4419      	add	r1, r3
 801a4ae:	f841 2c04 	str.w	r2, [r1, #-4]
 801a4b2:	7b23      	ldrb	r3, [r4, #12]
 801a4b4:	9300      	str	r3, [sp, #0]
 801a4b6:	2300      	movs	r3, #0
 801a4b8:	f7f4 fa88 	bl	800e9cc <ucdr_init_buffer_origin_offset>
 801a4bc:	2001      	movs	r0, #1
 801a4be:	81e5      	strh	r5, [r4, #14]
 801a4c0:	e7a0      	b.n	801a404 <uxr_prepare_reliable_buffer_to_write+0x210>
 801a4c2:	4682      	mov	sl, r0
 801a4c4:	e6cb      	b.n	801a25e <uxr_prepare_reliable_buffer_to_write+0x6a>
 801a4c6:	f10d 0b20 	add.w	fp, sp, #32
 801a4ca:	e747      	b.n	801a35c <uxr_prepare_reliable_buffer_to_write+0x168>
 801a4cc:	0801a0c9 	.word	0x0801a0c9

0801a4d0 <uxr_prepare_next_reliable_buffer_to_send>:
 801a4d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a4d2:	4604      	mov	r4, r0
 801a4d4:	461d      	mov	r5, r3
 801a4d6:	460f      	mov	r7, r1
 801a4d8:	8a00      	ldrh	r0, [r0, #16]
 801a4da:	2101      	movs	r1, #1
 801a4dc:	4616      	mov	r6, r2
 801a4de:	f000 f8fb 	bl	801a6d8 <uxr_seq_num_add>
 801a4e2:	8028      	strh	r0, [r5, #0]
 801a4e4:	8922      	ldrh	r2, [r4, #8]
 801a4e6:	6863      	ldr	r3, [r4, #4]
 801a4e8:	fbb0 f1f2 	udiv	r1, r0, r2
 801a4ec:	fbb3 f3f2 	udiv	r3, r3, r2
 801a4f0:	fb02 0c11 	mls	ip, r2, r1, r0
 801a4f4:	89e1      	ldrh	r1, [r4, #14]
 801a4f6:	fa1f fc8c 	uxth.w	ip, ip
 801a4fa:	fb0c fc03 	mul.w	ip, ip, r3
 801a4fe:	6823      	ldr	r3, [r4, #0]
 801a500:	f10c 0c04 	add.w	ip, ip, #4
 801a504:	4463      	add	r3, ip
 801a506:	603b      	str	r3, [r7, #0]
 801a508:	6823      	ldr	r3, [r4, #0]
 801a50a:	449c      	add	ip, r3
 801a50c:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 801a510:	6033      	str	r3, [r6, #0]
 801a512:	f000 f8e9 	bl	801a6e8 <uxr_seq_num_cmp>
 801a516:	2800      	cmp	r0, #0
 801a518:	dd01      	ble.n	801a51e <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 801a51a:	2000      	movs	r0, #0
 801a51c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a51e:	7b23      	ldrb	r3, [r4, #12]
 801a520:	6832      	ldr	r2, [r6, #0]
 801a522:	429a      	cmp	r2, r3
 801a524:	d9f9      	bls.n	801a51a <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801a526:	8a61      	ldrh	r1, [r4, #18]
 801a528:	8a20      	ldrh	r0, [r4, #16]
 801a52a:	f000 f8d9 	bl	801a6e0 <uxr_seq_num_sub>
 801a52e:	8923      	ldrh	r3, [r4, #8]
 801a530:	4283      	cmp	r3, r0
 801a532:	d0f2      	beq.n	801a51a <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801a534:	8828      	ldrh	r0, [r5, #0]
 801a536:	89e3      	ldrh	r3, [r4, #14]
 801a538:	8220      	strh	r0, [r4, #16]
 801a53a:	4298      	cmp	r0, r3
 801a53c:	d001      	beq.n	801a542 <uxr_prepare_next_reliable_buffer_to_send+0x72>
 801a53e:	2001      	movs	r0, #1
 801a540:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a542:	2101      	movs	r1, #1
 801a544:	f000 f8c8 	bl	801a6d8 <uxr_seq_num_add>
 801a548:	4603      	mov	r3, r0
 801a54a:	2001      	movs	r0, #1
 801a54c:	81e3      	strh	r3, [r4, #14]
 801a54e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801a550 <uxr_update_output_stream_heartbeat_timestamp>:
 801a550:	b570      	push	{r4, r5, r6, lr}
 801a552:	8a01      	ldrh	r1, [r0, #16]
 801a554:	4604      	mov	r4, r0
 801a556:	8a40      	ldrh	r0, [r0, #18]
 801a558:	4615      	mov	r5, r2
 801a55a:	461e      	mov	r6, r3
 801a55c:	f000 f8c4 	bl	801a6e8 <uxr_seq_num_cmp>
 801a560:	2800      	cmp	r0, #0
 801a562:	db07      	blt.n	801a574 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 801a564:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801a568:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 801a56c:	2000      	movs	r0, #0
 801a56e:	e9c4 2306 	strd	r2, r3, [r4, #24]
 801a572:	bd70      	pop	{r4, r5, r6, pc}
 801a574:	f894 0020 	ldrb.w	r0, [r4, #32]
 801a578:	b940      	cbnz	r0, 801a58c <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 801a57a:	2301      	movs	r3, #1
 801a57c:	f884 3020 	strb.w	r3, [r4, #32]
 801a580:	3564      	adds	r5, #100	; 0x64
 801a582:	f146 0600 	adc.w	r6, r6, #0
 801a586:	e9c4 5606 	strd	r5, r6, [r4, #24]
 801a58a:	bd70      	pop	{r4, r5, r6, pc}
 801a58c:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 801a590:	4295      	cmp	r5, r2
 801a592:	eb76 0303 	sbcs.w	r3, r6, r3
 801a596:	db04      	blt.n	801a5a2 <uxr_update_output_stream_heartbeat_timestamp+0x52>
 801a598:	1c43      	adds	r3, r0, #1
 801a59a:	2001      	movs	r0, #1
 801a59c:	f884 3020 	strb.w	r3, [r4, #32]
 801a5a0:	e7ee      	b.n	801a580 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 801a5a2:	2000      	movs	r0, #0
 801a5a4:	e7ec      	b.n	801a580 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 801a5a6:	bf00      	nop

0801a5a8 <uxr_begin_output_nack_buffer_it>:
 801a5a8:	8a40      	ldrh	r0, [r0, #18]
 801a5aa:	4770      	bx	lr

0801a5ac <uxr_next_reliable_nack_buffer_to_send>:
 801a5ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a5b0:	f890 7021 	ldrb.w	r7, [r0, #33]	; 0x21
 801a5b4:	b197      	cbz	r7, 801a5dc <uxr_next_reliable_nack_buffer_to_send+0x30>
 801a5b6:	4680      	mov	r8, r0
 801a5b8:	460d      	mov	r5, r1
 801a5ba:	4616      	mov	r6, r2
 801a5bc:	461c      	mov	r4, r3
 801a5be:	8818      	ldrh	r0, [r3, #0]
 801a5c0:	2101      	movs	r1, #1
 801a5c2:	f000 f889 	bl	801a6d8 <uxr_seq_num_add>
 801a5c6:	8020      	strh	r0, [r4, #0]
 801a5c8:	f8b8 1010 	ldrh.w	r1, [r8, #16]
 801a5cc:	f000 f88c 	bl	801a6e8 <uxr_seq_num_cmp>
 801a5d0:	2800      	cmp	r0, #0
 801a5d2:	dd06      	ble.n	801a5e2 <uxr_next_reliable_nack_buffer_to_send+0x36>
 801a5d4:	2300      	movs	r3, #0
 801a5d6:	461f      	mov	r7, r3
 801a5d8:	f888 3021 	strb.w	r3, [r8, #33]	; 0x21
 801a5dc:	4638      	mov	r0, r7
 801a5de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a5e2:	f8b8 2008 	ldrh.w	r2, [r8, #8]
 801a5e6:	8820      	ldrh	r0, [r4, #0]
 801a5e8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801a5ec:	fbb0 f3f2 	udiv	r3, r0, r2
 801a5f0:	fbb1 fcf2 	udiv	ip, r1, r2
 801a5f4:	fb02 0313 	mls	r3, r2, r3, r0
 801a5f8:	b29b      	uxth	r3, r3
 801a5fa:	fb03 fc0c 	mul.w	ip, r3, ip
 801a5fe:	f8d8 3000 	ldr.w	r3, [r8]
 801a602:	f10c 0c04 	add.w	ip, ip, #4
 801a606:	4463      	add	r3, ip
 801a608:	602b      	str	r3, [r5, #0]
 801a60a:	f8d8 3000 	ldr.w	r3, [r8]
 801a60e:	4463      	add	r3, ip
 801a610:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801a614:	6033      	str	r3, [r6, #0]
 801a616:	f898 200c 	ldrb.w	r2, [r8, #12]
 801a61a:	429a      	cmp	r2, r3
 801a61c:	d0d0      	beq.n	801a5c0 <uxr_next_reliable_nack_buffer_to_send+0x14>
 801a61e:	e7dd      	b.n	801a5dc <uxr_next_reliable_nack_buffer_to_send+0x30>

0801a620 <uxr_process_acknack>:
 801a620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a622:	4604      	mov	r4, r0
 801a624:	460e      	mov	r6, r1
 801a626:	4610      	mov	r0, r2
 801a628:	2101      	movs	r1, #1
 801a62a:	f000 f859 	bl	801a6e0 <uxr_seq_num_sub>
 801a62e:	8a61      	ldrh	r1, [r4, #18]
 801a630:	f000 f856 	bl	801a6e0 <uxr_seq_num_sub>
 801a634:	b1c8      	cbz	r0, 801a66a <uxr_process_acknack+0x4a>
 801a636:	4605      	mov	r5, r0
 801a638:	2700      	movs	r7, #0
 801a63a:	2101      	movs	r1, #1
 801a63c:	8a60      	ldrh	r0, [r4, #18]
 801a63e:	f000 f84b 	bl	801a6d8 <uxr_seq_num_add>
 801a642:	8923      	ldrh	r3, [r4, #8]
 801a644:	6862      	ldr	r2, [r4, #4]
 801a646:	3701      	adds	r7, #1
 801a648:	f894 c00c 	ldrb.w	ip, [r4, #12]
 801a64c:	6821      	ldr	r1, [r4, #0]
 801a64e:	42bd      	cmp	r5, r7
 801a650:	8260      	strh	r0, [r4, #18]
 801a652:	fbb0 fef3 	udiv	lr, r0, r3
 801a656:	fbb2 f2f3 	udiv	r2, r2, r3
 801a65a:	fb03 031e 	mls	r3, r3, lr, r0
 801a65e:	b29b      	uxth	r3, r3
 801a660:	fb02 f303 	mul.w	r3, r2, r3
 801a664:	f841 c003 	str.w	ip, [r1, r3]
 801a668:	d1e7      	bne.n	801a63a <uxr_process_acknack+0x1a>
 801a66a:	3e00      	subs	r6, #0
 801a66c:	f04f 0300 	mov.w	r3, #0
 801a670:	bf18      	it	ne
 801a672:	2601      	movne	r6, #1
 801a674:	f884 3020 	strb.w	r3, [r4, #32]
 801a678:	f884 6021 	strb.w	r6, [r4, #33]	; 0x21
 801a67c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a67e:	bf00      	nop

0801a680 <uxr_is_output_up_to_date>:
 801a680:	8a01      	ldrh	r1, [r0, #16]
 801a682:	8a40      	ldrh	r0, [r0, #18]
 801a684:	b508      	push	{r3, lr}
 801a686:	f000 f82f 	bl	801a6e8 <uxr_seq_num_cmp>
 801a68a:	fab0 f080 	clz	r0, r0
 801a68e:	0940      	lsrs	r0, r0, #5
 801a690:	bd08      	pop	{r3, pc}
 801a692:	bf00      	nop

0801a694 <get_available_free_slots>:
 801a694:	8901      	ldrh	r1, [r0, #8]
 801a696:	b1e1      	cbz	r1, 801a6d2 <get_available_free_slots+0x3e>
 801a698:	6843      	ldr	r3, [r0, #4]
 801a69a:	f04f 0c00 	mov.w	ip, #0
 801a69e:	b530      	push	{r4, r5, lr}
 801a6a0:	fbb3 fef1 	udiv	lr, r3, r1
 801a6a4:	6805      	ldr	r5, [r0, #0]
 801a6a6:	4662      	mov	r2, ip
 801a6a8:	7b04      	ldrb	r4, [r0, #12]
 801a6aa:	4660      	mov	r0, ip
 801a6ac:	f10c 0c01 	add.w	ip, ip, #1
 801a6b0:	fbb2 f3f1 	udiv	r3, r2, r1
 801a6b4:	fb01 2313 	mls	r3, r1, r3, r2
 801a6b8:	fa1f f28c 	uxth.w	r2, ip
 801a6bc:	b29b      	uxth	r3, r3
 801a6be:	fb0e f303 	mul.w	r3, lr, r3
 801a6c2:	58eb      	ldr	r3, [r5, r3]
 801a6c4:	429c      	cmp	r4, r3
 801a6c6:	d101      	bne.n	801a6cc <get_available_free_slots+0x38>
 801a6c8:	3001      	adds	r0, #1
 801a6ca:	b280      	uxth	r0, r0
 801a6cc:	428a      	cmp	r2, r1
 801a6ce:	d3ed      	bcc.n	801a6ac <get_available_free_slots+0x18>
 801a6d0:	bd30      	pop	{r4, r5, pc}
 801a6d2:	4608      	mov	r0, r1
 801a6d4:	4770      	bx	lr
 801a6d6:	bf00      	nop

0801a6d8 <uxr_seq_num_add>:
 801a6d8:	4408      	add	r0, r1
 801a6da:	b280      	uxth	r0, r0
 801a6dc:	4770      	bx	lr
 801a6de:	bf00      	nop

0801a6e0 <uxr_seq_num_sub>:
 801a6e0:	1a40      	subs	r0, r0, r1
 801a6e2:	b280      	uxth	r0, r0
 801a6e4:	4770      	bx	lr
 801a6e6:	bf00      	nop

0801a6e8 <uxr_seq_num_cmp>:
 801a6e8:	4288      	cmp	r0, r1
 801a6ea:	d011      	beq.n	801a710 <uxr_seq_num_cmp+0x28>
 801a6ec:	d309      	bcc.n	801a702 <uxr_seq_num_cmp+0x1a>
 801a6ee:	4288      	cmp	r0, r1
 801a6f0:	d910      	bls.n	801a714 <uxr_seq_num_cmp+0x2c>
 801a6f2:	1a40      	subs	r0, r0, r1
 801a6f4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 801a6f8:	bfd4      	ite	le
 801a6fa:	2001      	movle	r0, #1
 801a6fc:	f04f 30ff 	movgt.w	r0, #4294967295	; 0xffffffff
 801a700:	4770      	bx	lr
 801a702:	1a0b      	subs	r3, r1, r0
 801a704:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801a708:	daf1      	bge.n	801a6ee <uxr_seq_num_cmp+0x6>
 801a70a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801a70e:	4770      	bx	lr
 801a710:	2000      	movs	r0, #0
 801a712:	4770      	bx	lr
 801a714:	2001      	movs	r0, #1
 801a716:	4770      	bx	lr

0801a718 <rcl_get_default_domain_id>:
 801a718:	b530      	push	{r4, r5, lr}
 801a71a:	2300      	movs	r3, #0
 801a71c:	b083      	sub	sp, #12
 801a71e:	9300      	str	r3, [sp, #0]
 801a720:	b1d0      	cbz	r0, 801a758 <rcl_get_default_domain_id+0x40>
 801a722:	4604      	mov	r4, r0
 801a724:	4669      	mov	r1, sp
 801a726:	4815      	ldr	r0, [pc, #84]	; (801a77c <rcl_get_default_domain_id+0x64>)
 801a728:	f7f6 f846 	bl	80107b8 <rcutils_get_env>
 801a72c:	4602      	mov	r2, r0
 801a72e:	b110      	cbz	r0, 801a736 <rcl_get_default_domain_id+0x1e>
 801a730:	2001      	movs	r0, #1
 801a732:	b003      	add	sp, #12
 801a734:	bd30      	pop	{r4, r5, pc}
 801a736:	9b00      	ldr	r3, [sp, #0]
 801a738:	b18b      	cbz	r3, 801a75e <rcl_get_default_domain_id+0x46>
 801a73a:	7818      	ldrb	r0, [r3, #0]
 801a73c:	2800      	cmp	r0, #0
 801a73e:	d0f8      	beq.n	801a732 <rcl_get_default_domain_id+0x1a>
 801a740:	a901      	add	r1, sp, #4
 801a742:	4618      	mov	r0, r3
 801a744:	9201      	str	r2, [sp, #4]
 801a746:	f000 fc8f 	bl	801b068 <strtoul>
 801a74a:	4605      	mov	r5, r0
 801a74c:	b150      	cbz	r0, 801a764 <rcl_get_default_domain_id+0x4c>
 801a74e:	1c43      	adds	r3, r0, #1
 801a750:	d00d      	beq.n	801a76e <rcl_get_default_domain_id+0x56>
 801a752:	2000      	movs	r0, #0
 801a754:	6025      	str	r5, [r4, #0]
 801a756:	e7ec      	b.n	801a732 <rcl_get_default_domain_id+0x1a>
 801a758:	200b      	movs	r0, #11
 801a75a:	b003      	add	sp, #12
 801a75c:	bd30      	pop	{r4, r5, pc}
 801a75e:	4618      	mov	r0, r3
 801a760:	b003      	add	sp, #12
 801a762:	bd30      	pop	{r4, r5, pc}
 801a764:	9b01      	ldr	r3, [sp, #4]
 801a766:	781b      	ldrb	r3, [r3, #0]
 801a768:	2b00      	cmp	r3, #0
 801a76a:	d0f2      	beq.n	801a752 <rcl_get_default_domain_id+0x3a>
 801a76c:	e7e0      	b.n	801a730 <rcl_get_default_domain_id+0x18>
 801a76e:	f001 f8c1 	bl	801b8f4 <__errno>
 801a772:	6803      	ldr	r3, [r0, #0]
 801a774:	2b22      	cmp	r3, #34	; 0x22
 801a776:	d1ec      	bne.n	801a752 <rcl_get_default_domain_id+0x3a>
 801a778:	e7da      	b.n	801a730 <rcl_get_default_domain_id+0x18>
 801a77a:	bf00      	nop
 801a77c:	0801d930 	.word	0x0801d930

0801a780 <rcl_expand_topic_name>:
 801a780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a784:	b08d      	sub	sp, #52	; 0x34
 801a786:	4698      	mov	r8, r3
 801a788:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801a78a:	9207      	str	r2, [sp, #28]
 801a78c:	2b00      	cmp	r3, #0
 801a78e:	bf18      	it	ne
 801a790:	f1b8 0f00 	cmpne.w	r8, #0
 801a794:	bf0c      	ite	eq
 801a796:	2301      	moveq	r3, #1
 801a798:	2300      	movne	r3, #0
 801a79a:	2a00      	cmp	r2, #0
 801a79c:	bf08      	it	eq
 801a79e:	f043 0301 	orreq.w	r3, r3, #1
 801a7a2:	2900      	cmp	r1, #0
 801a7a4:	bf08      	it	eq
 801a7a6:	f043 0301 	orreq.w	r3, r3, #1
 801a7aa:	2b00      	cmp	r3, #0
 801a7ac:	d13d      	bne.n	801a82a <rcl_expand_topic_name+0xaa>
 801a7ae:	fab0 f280 	clz	r2, r0
 801a7b2:	4604      	mov	r4, r0
 801a7b4:	0952      	lsrs	r2, r2, #5
 801a7b6:	2800      	cmp	r0, #0
 801a7b8:	d037      	beq.n	801a82a <rcl_expand_topic_name+0xaa>
 801a7ba:	460f      	mov	r7, r1
 801a7bc:	a90b      	add	r1, sp, #44	; 0x2c
 801a7be:	f000 f945 	bl	801aa4c <rcl_validate_topic_name>
 801a7c2:	4605      	mov	r5, r0
 801a7c4:	bb68      	cbnz	r0, 801a822 <rcl_expand_topic_name+0xa2>
 801a7c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a7c8:	2b00      	cmp	r3, #0
 801a7ca:	d137      	bne.n	801a83c <rcl_expand_topic_name+0xbc>
 801a7cc:	4602      	mov	r2, r0
 801a7ce:	a90b      	add	r1, sp, #44	; 0x2c
 801a7d0:	4638      	mov	r0, r7
 801a7d2:	f7f6 fab3 	bl	8010d3c <rmw_validate_node_name>
 801a7d6:	bb68      	cbnz	r0, 801a834 <rcl_expand_topic_name+0xb4>
 801a7d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a7da:	2b00      	cmp	r3, #0
 801a7dc:	d133      	bne.n	801a846 <rcl_expand_topic_name+0xc6>
 801a7de:	462a      	mov	r2, r5
 801a7e0:	a90b      	add	r1, sp, #44	; 0x2c
 801a7e2:	9807      	ldr	r0, [sp, #28]
 801a7e4:	f7f6 fa8c 	bl	8010d00 <rmw_validate_namespace>
 801a7e8:	bb20      	cbnz	r0, 801a834 <rcl_expand_topic_name+0xb4>
 801a7ea:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 801a7ec:	2d00      	cmp	r5, #0
 801a7ee:	f040 80a2 	bne.w	801a936 <rcl_expand_topic_name+0x1b6>
 801a7f2:	217b      	movs	r1, #123	; 0x7b
 801a7f4:	4620      	mov	r0, r4
 801a7f6:	f000 fff1 	bl	801b7dc <strchr>
 801a7fa:	7823      	ldrb	r3, [r4, #0]
 801a7fc:	4681      	mov	r9, r0
 801a7fe:	bb20      	cbnz	r0, 801a84a <rcl_expand_topic_name+0xca>
 801a800:	2b2f      	cmp	r3, #47	; 0x2f
 801a802:	d122      	bne.n	801a84a <rcl_expand_topic_name+0xca>
 801a804:	ab19      	add	r3, sp, #100	; 0x64
 801a806:	e893 0003 	ldmia.w	r3, {r0, r1}
 801a80a:	ab16      	add	r3, sp, #88	; 0x58
 801a80c:	e88d 0003 	stmia.w	sp, {r0, r1}
 801a810:	4620      	mov	r0, r4
 801a812:	cb0e      	ldmia	r3, {r1, r2, r3}
 801a814:	f7f6 f956 	bl	8010ac4 <rcutils_strdup>
 801a818:	2800      	cmp	r0, #0
 801a81a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801a81c:	bf08      	it	eq
 801a81e:	250a      	moveq	r5, #10
 801a820:	6018      	str	r0, [r3, #0]
 801a822:	4628      	mov	r0, r5
 801a824:	b00d      	add	sp, #52	; 0x34
 801a826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a82a:	250b      	movs	r5, #11
 801a82c:	4628      	mov	r0, r5
 801a82e:	b00d      	add	sp, #52	; 0x34
 801a830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a834:	f7fc f97a 	bl	8016b2c <rcl_convert_rmw_ret_to_rcl_ret>
 801a838:	4605      	mov	r5, r0
 801a83a:	e7f2      	b.n	801a822 <rcl_expand_topic_name+0xa2>
 801a83c:	2567      	movs	r5, #103	; 0x67
 801a83e:	4628      	mov	r0, r5
 801a840:	b00d      	add	sp, #52	; 0x34
 801a842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a846:	25c9      	movs	r5, #201	; 0xc9
 801a848:	e7eb      	b.n	801a822 <rcl_expand_topic_name+0xa2>
 801a84a:	2b7e      	cmp	r3, #126	; 0x7e
 801a84c:	d075      	beq.n	801a93a <rcl_expand_topic_name+0x1ba>
 801a84e:	f1b9 0f00 	cmp.w	r9, #0
 801a852:	f000 80c2 	beq.w	801a9da <rcl_expand_topic_name+0x25a>
 801a856:	2300      	movs	r3, #0
 801a858:	46a2      	mov	sl, r4
 801a85a:	461e      	mov	r6, r3
 801a85c:	9508      	str	r5, [sp, #32]
 801a85e:	4655      	mov	r5, sl
 801a860:	9409      	str	r4, [sp, #36]	; 0x24
 801a862:	46b2      	mov	sl, r6
 801a864:	464c      	mov	r4, r9
 801a866:	f8dd b01c 	ldr.w	fp, [sp, #28]
 801a86a:	2c00      	cmp	r4, #0
 801a86c:	f000 80ae 	beq.w	801a9cc <rcl_expand_topic_name+0x24c>
 801a870:	217d      	movs	r1, #125	; 0x7d
 801a872:	4628      	mov	r0, r5
 801a874:	f000 ffb2 	bl	801b7dc <strchr>
 801a878:	eba0 0904 	sub.w	r9, r0, r4
 801a87c:	4621      	mov	r1, r4
 801a87e:	4869      	ldr	r0, [pc, #420]	; (801aa24 <rcl_expand_topic_name+0x2a4>)
 801a880:	f109 0601 	add.w	r6, r9, #1
 801a884:	4632      	mov	r2, r6
 801a886:	f000 ffb6 	bl	801b7f6 <strncmp>
 801a88a:	2800      	cmp	r0, #0
 801a88c:	d051      	beq.n	801a932 <rcl_expand_topic_name+0x1b2>
 801a88e:	4632      	mov	r2, r6
 801a890:	4621      	mov	r1, r4
 801a892:	4865      	ldr	r0, [pc, #404]	; (801aa28 <rcl_expand_topic_name+0x2a8>)
 801a894:	f000 ffaf 	bl	801b7f6 <strncmp>
 801a898:	b128      	cbz	r0, 801a8a6 <rcl_expand_topic_name+0x126>
 801a89a:	4632      	mov	r2, r6
 801a89c:	4621      	mov	r1, r4
 801a89e:	4863      	ldr	r0, [pc, #396]	; (801aa2c <rcl_expand_topic_name+0x2ac>)
 801a8a0:	f000 ffa9 	bl	801b7f6 <strncmp>
 801a8a4:	bb38      	cbnz	r0, 801a8f6 <rcl_expand_topic_name+0x176>
 801a8a6:	46d9      	mov	r9, fp
 801a8a8:	ab18      	add	r3, sp, #96	; 0x60
 801a8aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801a8ae:	ab16      	add	r3, sp, #88	; 0x58
 801a8b0:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801a8b4:	4620      	mov	r0, r4
 801a8b6:	4631      	mov	r1, r6
 801a8b8:	cb0c      	ldmia	r3, {r2, r3}
 801a8ba:	f7f6 f925 	bl	8010b08 <rcutils_strndup>
 801a8be:	4604      	mov	r4, r0
 801a8c0:	2800      	cmp	r0, #0
 801a8c2:	f000 80a3 	beq.w	801aa0c <rcl_expand_topic_name+0x28c>
 801a8c6:	464a      	mov	r2, r9
 801a8c8:	4628      	mov	r0, r5
 801a8ca:	ab16      	add	r3, sp, #88	; 0x58
 801a8cc:	4621      	mov	r1, r4
 801a8ce:	f7f5 fff9 	bl	80108c4 <rcutils_repl_str>
 801a8d2:	991a      	ldr	r1, [sp, #104]	; 0x68
 801a8d4:	4605      	mov	r5, r0
 801a8d6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801a8d8:	4620      	mov	r0, r4
 801a8da:	4798      	blx	r3
 801a8dc:	4650      	mov	r0, sl
 801a8de:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801a8e0:	991a      	ldr	r1, [sp, #104]	; 0x68
 801a8e2:	4798      	blx	r3
 801a8e4:	2d00      	cmp	r5, #0
 801a8e6:	d06c      	beq.n	801a9c2 <rcl_expand_topic_name+0x242>
 801a8e8:	217b      	movs	r1, #123	; 0x7b
 801a8ea:	4628      	mov	r0, r5
 801a8ec:	f000 ff76 	bl	801b7dc <strchr>
 801a8f0:	46aa      	mov	sl, r5
 801a8f2:	4604      	mov	r4, r0
 801a8f4:	e7b9      	b.n	801a86a <rcl_expand_topic_name+0xea>
 801a8f6:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
 801a8fa:	1c61      	adds	r1, r4, #1
 801a8fc:	4640      	mov	r0, r8
 801a8fe:	f7fe fca5 	bl	801924c <rcutils_string_map_getn>
 801a902:	4681      	mov	r9, r0
 801a904:	2800      	cmp	r0, #0
 801a906:	d1cf      	bne.n	801a8a8 <rcl_expand_topic_name+0x128>
 801a908:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801a90a:	aa18      	add	r2, sp, #96	; 0x60
 801a90c:	2569      	movs	r5, #105	; 0x69
 801a90e:	6018      	str	r0, [r3, #0]
 801a910:	ab16      	add	r3, sp, #88	; 0x58
 801a912:	ca07      	ldmia	r2, {r0, r1, r2}
 801a914:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801a918:	4631      	mov	r1, r6
 801a91a:	4620      	mov	r0, r4
 801a91c:	cb0c      	ldmia	r3, {r2, r3}
 801a91e:	f7f6 f8f3 	bl	8010b08 <rcutils_strndup>
 801a922:	991a      	ldr	r1, [sp, #104]	; 0x68
 801a924:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801a926:	4798      	blx	r3
 801a928:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801a92a:	991a      	ldr	r1, [sp, #104]	; 0x68
 801a92c:	4650      	mov	r0, sl
 801a92e:	4798      	blx	r3
 801a930:	e777      	b.n	801a822 <rcl_expand_topic_name+0xa2>
 801a932:	46b9      	mov	r9, r7
 801a934:	e7b8      	b.n	801a8a8 <rcl_expand_topic_name+0x128>
 801a936:	25ca      	movs	r5, #202	; 0xca
 801a938:	e773      	b.n	801a822 <rcl_expand_topic_name+0xa2>
 801a93a:	9e07      	ldr	r6, [sp, #28]
 801a93c:	4630      	mov	r0, r6
 801a93e:	f7e5 fc89 	bl	8000254 <strlen>
 801a942:	4a3b      	ldr	r2, [pc, #236]	; (801aa30 <rcl_expand_topic_name+0x2b0>)
 801a944:	4b3b      	ldr	r3, [pc, #236]	; (801aa34 <rcl_expand_topic_name+0x2b4>)
 801a946:	9603      	str	r6, [sp, #12]
 801a948:	2801      	cmp	r0, #1
 801a94a:	bf18      	it	ne
 801a94c:	4613      	movne	r3, r2
 801a94e:	9704      	str	r7, [sp, #16]
 801a950:	9302      	str	r3, [sp, #8]
 801a952:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801a954:	9300      	str	r3, [sp, #0]
 801a956:	1c63      	adds	r3, r4, #1
 801a958:	9305      	str	r3, [sp, #20]
 801a95a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a95e:	9301      	str	r3, [sp, #4]
 801a960:	ab16      	add	r3, sp, #88	; 0x58
 801a962:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a964:	f7f5 ff74 	bl	8010850 <rcutils_format_string_limit>
 801a968:	4606      	mov	r6, r0
 801a96a:	b350      	cbz	r0, 801a9c2 <rcl_expand_topic_name+0x242>
 801a96c:	f1b9 0f00 	cmp.w	r9, #0
 801a970:	d005      	beq.n	801a97e <rcl_expand_topic_name+0x1fe>
 801a972:	217b      	movs	r1, #123	; 0x7b
 801a974:	46b2      	mov	sl, r6
 801a976:	f000 ff31 	bl	801b7dc <strchr>
 801a97a:	4681      	mov	r9, r0
 801a97c:	e76e      	b.n	801a85c <rcl_expand_topic_name+0xdc>
 801a97e:	7833      	ldrb	r3, [r6, #0]
 801a980:	2b2f      	cmp	r3, #47	; 0x2f
 801a982:	d01b      	beq.n	801a9bc <rcl_expand_topic_name+0x23c>
 801a984:	9c07      	ldr	r4, [sp, #28]
 801a986:	4620      	mov	r0, r4
 801a988:	f7e5 fc64 	bl	8000254 <strlen>
 801a98c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a990:	4a29      	ldr	r2, [pc, #164]	; (801aa38 <rcl_expand_topic_name+0x2b8>)
 801a992:	9301      	str	r3, [sp, #4]
 801a994:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801a996:	9604      	str	r6, [sp, #16]
 801a998:	9300      	str	r3, [sp, #0]
 801a99a:	4b28      	ldr	r3, [pc, #160]	; (801aa3c <rcl_expand_topic_name+0x2bc>)
 801a99c:	9403      	str	r4, [sp, #12]
 801a99e:	2801      	cmp	r0, #1
 801a9a0:	bf18      	it	ne
 801a9a2:	4613      	movne	r3, r2
 801a9a4:	9302      	str	r3, [sp, #8]
 801a9a6:	ab16      	add	r3, sp, #88	; 0x58
 801a9a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a9aa:	f7f5 ff51 	bl	8010850 <rcutils_format_string_limit>
 801a9ae:	4603      	mov	r3, r0
 801a9b0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801a9b2:	4630      	mov	r0, r6
 801a9b4:	991a      	ldr	r1, [sp, #104]	; 0x68
 801a9b6:	461e      	mov	r6, r3
 801a9b8:	4790      	blx	r2
 801a9ba:	b116      	cbz	r6, 801a9c2 <rcl_expand_topic_name+0x242>
 801a9bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801a9be:	601e      	str	r6, [r3, #0]
 801a9c0:	e72f      	b.n	801a822 <rcl_expand_topic_name+0xa2>
 801a9c2:	2300      	movs	r3, #0
 801a9c4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801a9c6:	250a      	movs	r5, #10
 801a9c8:	6013      	str	r3, [r2, #0]
 801a9ca:	e72a      	b.n	801a822 <rcl_expand_topic_name+0xa2>
 801a9cc:	4653      	mov	r3, sl
 801a9ce:	4656      	mov	r6, sl
 801a9d0:	e9dd 5408 	ldrd	r5, r4, [sp, #32]
 801a9d4:	2b00      	cmp	r3, #0
 801a9d6:	d1d2      	bne.n	801a97e <rcl_expand_topic_name+0x1fe>
 801a9d8:	7823      	ldrb	r3, [r4, #0]
 801a9da:	2b2f      	cmp	r3, #47	; 0x2f
 801a9dc:	d01e      	beq.n	801aa1c <rcl_expand_topic_name+0x29c>
 801a9de:	9e07      	ldr	r6, [sp, #28]
 801a9e0:	4630      	mov	r0, r6
 801a9e2:	f7e5 fc37 	bl	8000254 <strlen>
 801a9e6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801a9e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a9ec:	9603      	str	r6, [sp, #12]
 801a9ee:	9404      	str	r4, [sp, #16]
 801a9f0:	e9cd 2300 	strd	r2, r3, [sp]
 801a9f4:	4a10      	ldr	r2, [pc, #64]	; (801aa38 <rcl_expand_topic_name+0x2b8>)
 801a9f6:	4b11      	ldr	r3, [pc, #68]	; (801aa3c <rcl_expand_topic_name+0x2bc>)
 801a9f8:	2801      	cmp	r0, #1
 801a9fa:	bf18      	it	ne
 801a9fc:	4613      	movne	r3, r2
 801a9fe:	9302      	str	r3, [sp, #8]
 801aa00:	ab16      	add	r3, sp, #88	; 0x58
 801aa02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801aa04:	f7f5 ff24 	bl	8010850 <rcutils_format_string_limit>
 801aa08:	4606      	mov	r6, r0
 801aa0a:	e7d6      	b.n	801a9ba <rcl_expand_topic_name+0x23a>
 801aa0c:	e9dd 121a 	ldrd	r1, r2, [sp, #104]	; 0x68
 801aa10:	4650      	mov	r0, sl
 801aa12:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801aa14:	6014      	str	r4, [r2, #0]
 801aa16:	250a      	movs	r5, #10
 801aa18:	4798      	blx	r3
 801aa1a:	e702      	b.n	801a822 <rcl_expand_topic_name+0xa2>
 801aa1c:	2300      	movs	r3, #0
 801aa1e:	461e      	mov	r6, r3
 801aa20:	e7cc      	b.n	801a9bc <rcl_expand_topic_name+0x23c>
 801aa22:	bf00      	nop
 801aa24:	0801d948 	.word	0x0801d948
 801aa28:	0801d950 	.word	0x0801d950
 801aa2c:	0801d958 	.word	0x0801d958
 801aa30:	0801d940 	.word	0x0801d940
 801aa34:	0801d2c8 	.word	0x0801d2c8
 801aa38:	0801cccc 	.word	0x0801cccc
 801aa3c:	0801ccc4 	.word	0x0801ccc4

0801aa40 <rcl_get_default_topic_name_substitutions>:
 801aa40:	2800      	cmp	r0, #0
 801aa42:	bf0c      	ite	eq
 801aa44:	200b      	moveq	r0, #11
 801aa46:	2000      	movne	r0, #0
 801aa48:	4770      	bx	lr
 801aa4a:	bf00      	nop

0801aa4c <rcl_validate_topic_name>:
 801aa4c:	2800      	cmp	r0, #0
 801aa4e:	f000 8089 	beq.w	801ab64 <rcl_validate_topic_name+0x118>
 801aa52:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801aa56:	460e      	mov	r6, r1
 801aa58:	2900      	cmp	r1, #0
 801aa5a:	f000 8085 	beq.w	801ab68 <rcl_validate_topic_name+0x11c>
 801aa5e:	4604      	mov	r4, r0
 801aa60:	4617      	mov	r7, r2
 801aa62:	f7e5 fbf7 	bl	8000254 <strlen>
 801aa66:	b1b0      	cbz	r0, 801aa96 <rcl_validate_topic_name+0x4a>
 801aa68:	f894 e000 	ldrb.w	lr, [r4]
 801aa6c:	f8df c160 	ldr.w	ip, [pc, #352]	; 801abd0 <rcl_validate_topic_name+0x184>
 801aa70:	f81c 300e 	ldrb.w	r3, [ip, lr]
 801aa74:	f013 0304 	ands.w	r3, r3, #4
 801aa78:	d139      	bne.n	801aaee <rcl_validate_topic_name+0xa2>
 801aa7a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 801aa7e:	f814 2008 	ldrb.w	r2, [r4, r8]
 801aa82:	2a2f      	cmp	r2, #47	; 0x2f
 801aa84:	d10f      	bne.n	801aaa6 <rcl_validate_topic_name+0x5a>
 801aa86:	2202      	movs	r2, #2
 801aa88:	6032      	str	r2, [r6, #0]
 801aa8a:	b3a7      	cbz	r7, 801aaf6 <rcl_validate_topic_name+0xaa>
 801aa8c:	4618      	mov	r0, r3
 801aa8e:	f8c7 8000 	str.w	r8, [r7]
 801aa92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801aa96:	2301      	movs	r3, #1
 801aa98:	6033      	str	r3, [r6, #0]
 801aa9a:	b367      	cbz	r7, 801aaf6 <rcl_validate_topic_name+0xaa>
 801aa9c:	2300      	movs	r3, #0
 801aa9e:	4618      	mov	r0, r3
 801aaa0:	603b      	str	r3, [r7, #0]
 801aaa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801aaa6:	f104 3aff 	add.w	sl, r4, #4294967295	; 0xffffffff
 801aaaa:	461d      	mov	r5, r3
 801aaac:	4619      	mov	r1, r3
 801aaae:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 801aab2:	f1a2 0930 	sub.w	r9, r2, #48	; 0x30
 801aab6:	f1b9 0f09 	cmp.w	r9, #9
 801aaba:	d91f      	bls.n	801aafc <rcl_validate_topic_name+0xb0>
 801aabc:	f022 0920 	bic.w	r9, r2, #32
 801aac0:	f1a9 0941 	sub.w	r9, r9, #65	; 0x41
 801aac4:	f1b9 0f19 	cmp.w	r9, #25
 801aac8:	d918      	bls.n	801aafc <rcl_validate_topic_name+0xb0>
 801aaca:	2a5f      	cmp	r2, #95	; 0x5f
 801aacc:	d024      	beq.n	801ab18 <rcl_validate_topic_name+0xcc>
 801aace:	2a2f      	cmp	r2, #47	; 0x2f
 801aad0:	d058      	beq.n	801ab84 <rcl_validate_topic_name+0x138>
 801aad2:	2a7e      	cmp	r2, #126	; 0x7e
 801aad4:	d04a      	beq.n	801ab6c <rcl_validate_topic_name+0x120>
 801aad6:	2a7b      	cmp	r2, #123	; 0x7b
 801aad8:	d05b      	beq.n	801ab92 <rcl_validate_topic_name+0x146>
 801aada:	2a7d      	cmp	r2, #125	; 0x7d
 801aadc:	d169      	bne.n	801abb2 <rcl_validate_topic_name+0x166>
 801aade:	2d00      	cmp	r5, #0
 801aae0:	d15c      	bne.n	801ab9c <rcl_validate_topic_name+0x150>
 801aae2:	2305      	movs	r3, #5
 801aae4:	6033      	str	r3, [r6, #0]
 801aae6:	b137      	cbz	r7, 801aaf6 <rcl_validate_topic_name+0xaa>
 801aae8:	2000      	movs	r0, #0
 801aaea:	6039      	str	r1, [r7, #0]
 801aaec:	e7d9      	b.n	801aaa2 <rcl_validate_topic_name+0x56>
 801aaee:	2304      	movs	r3, #4
 801aaf0:	6033      	str	r3, [r6, #0]
 801aaf2:	2f00      	cmp	r7, #0
 801aaf4:	d1d2      	bne.n	801aa9c <rcl_validate_topic_name+0x50>
 801aaf6:	2000      	movs	r0, #0
 801aaf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801aafc:	f81c 2002 	ldrb.w	r2, [ip, r2]
 801ab00:	0752      	lsls	r2, r2, #29
 801ab02:	d509      	bpl.n	801ab18 <rcl_validate_topic_name+0xcc>
 801ab04:	2900      	cmp	r1, #0
 801ab06:	bf0c      	ite	eq
 801ab08:	2200      	moveq	r2, #0
 801ab0a:	f005 0201 	andne.w	r2, r5, #1
 801ab0e:	b11a      	cbz	r2, 801ab18 <rcl_validate_topic_name+0xcc>
 801ab10:	1e4d      	subs	r5, r1, #1
 801ab12:	429d      	cmp	r5, r3
 801ab14:	d031      	beq.n	801ab7a <rcl_validate_topic_name+0x12e>
 801ab16:	4615      	mov	r5, r2
 801ab18:	3101      	adds	r1, #1
 801ab1a:	4288      	cmp	r0, r1
 801ab1c:	d1c7      	bne.n	801aaae <rcl_validate_topic_name+0x62>
 801ab1e:	2d00      	cmp	r5, #0
 801ab20:	d142      	bne.n	801aba8 <rcl_validate_topic_name+0x15c>
 801ab22:	4628      	mov	r0, r5
 801ab24:	2301      	movs	r3, #1
 801ab26:	e00c      	b.n	801ab42 <rcl_validate_topic_name+0xf6>
 801ab28:	f1be 0f7e 	cmp.w	lr, #126	; 0x7e
 801ab2c:	d101      	bne.n	801ab32 <rcl_validate_topic_name+0xe6>
 801ab2e:	2801      	cmp	r0, #1
 801ab30:	d047      	beq.n	801abc2 <rcl_validate_topic_name+0x176>
 801ab32:	1c5a      	adds	r2, r3, #1
 801ab34:	428b      	cmp	r3, r1
 801ab36:	f100 0001 	add.w	r0, r0, #1
 801ab3a:	f104 0401 	add.w	r4, r4, #1
 801ab3e:	4613      	mov	r3, r2
 801ab40:	d22e      	bcs.n	801aba0 <rcl_validate_topic_name+0x154>
 801ab42:	4580      	cmp	r8, r0
 801ab44:	d0f5      	beq.n	801ab32 <rcl_validate_topic_name+0xe6>
 801ab46:	7822      	ldrb	r2, [r4, #0]
 801ab48:	2a2f      	cmp	r2, #47	; 0x2f
 801ab4a:	d1ed      	bne.n	801ab28 <rcl_validate_topic_name+0xdc>
 801ab4c:	7862      	ldrb	r2, [r4, #1]
 801ab4e:	f81c 2002 	ldrb.w	r2, [ip, r2]
 801ab52:	0752      	lsls	r2, r2, #29
 801ab54:	d5ed      	bpl.n	801ab32 <rcl_validate_topic_name+0xe6>
 801ab56:	2204      	movs	r2, #4
 801ab58:	6032      	str	r2, [r6, #0]
 801ab5a:	2f00      	cmp	r7, #0
 801ab5c:	d0cb      	beq.n	801aaf6 <rcl_validate_topic_name+0xaa>
 801ab5e:	2000      	movs	r0, #0
 801ab60:	603b      	str	r3, [r7, #0]
 801ab62:	e79e      	b.n	801aaa2 <rcl_validate_topic_name+0x56>
 801ab64:	200b      	movs	r0, #11
 801ab66:	4770      	bx	lr
 801ab68:	200b      	movs	r0, #11
 801ab6a:	e79a      	b.n	801aaa2 <rcl_validate_topic_name+0x56>
 801ab6c:	2900      	cmp	r1, #0
 801ab6e:	d0d3      	beq.n	801ab18 <rcl_validate_topic_name+0xcc>
 801ab70:	2306      	movs	r3, #6
 801ab72:	6033      	str	r3, [r6, #0]
 801ab74:	2f00      	cmp	r7, #0
 801ab76:	d1b7      	bne.n	801aae8 <rcl_validate_topic_name+0x9c>
 801ab78:	e7bd      	b.n	801aaf6 <rcl_validate_topic_name+0xaa>
 801ab7a:	2309      	movs	r3, #9
 801ab7c:	6033      	str	r3, [r6, #0]
 801ab7e:	2f00      	cmp	r7, #0
 801ab80:	d1b2      	bne.n	801aae8 <rcl_validate_topic_name+0x9c>
 801ab82:	e7b8      	b.n	801aaf6 <rcl_validate_topic_name+0xaa>
 801ab84:	2d00      	cmp	r5, #0
 801ab86:	d0c7      	beq.n	801ab18 <rcl_validate_topic_name+0xcc>
 801ab88:	2308      	movs	r3, #8
 801ab8a:	6033      	str	r3, [r6, #0]
 801ab8c:	2f00      	cmp	r7, #0
 801ab8e:	d1ab      	bne.n	801aae8 <rcl_validate_topic_name+0x9c>
 801ab90:	e7b1      	b.n	801aaf6 <rcl_validate_topic_name+0xaa>
 801ab92:	2d00      	cmp	r5, #0
 801ab94:	d1f8      	bne.n	801ab88 <rcl_validate_topic_name+0x13c>
 801ab96:	460b      	mov	r3, r1
 801ab98:	2501      	movs	r5, #1
 801ab9a:	e7bd      	b.n	801ab18 <rcl_validate_topic_name+0xcc>
 801ab9c:	2500      	movs	r5, #0
 801ab9e:	e7bb      	b.n	801ab18 <rcl_validate_topic_name+0xcc>
 801aba0:	2300      	movs	r3, #0
 801aba2:	4618      	mov	r0, r3
 801aba4:	6033      	str	r3, [r6, #0]
 801aba6:	e77c      	b.n	801aaa2 <rcl_validate_topic_name+0x56>
 801aba8:	2205      	movs	r2, #5
 801abaa:	6032      	str	r2, [r6, #0]
 801abac:	2f00      	cmp	r7, #0
 801abae:	d1d6      	bne.n	801ab5e <rcl_validate_topic_name+0x112>
 801abb0:	e7a1      	b.n	801aaf6 <rcl_validate_topic_name+0xaa>
 801abb2:	2d00      	cmp	r5, #0
 801abb4:	bf14      	ite	ne
 801abb6:	2308      	movne	r3, #8
 801abb8:	2303      	moveq	r3, #3
 801abba:	6033      	str	r3, [r6, #0]
 801abbc:	2f00      	cmp	r7, #0
 801abbe:	d193      	bne.n	801aae8 <rcl_validate_topic_name+0x9c>
 801abc0:	e799      	b.n	801aaf6 <rcl_validate_topic_name+0xaa>
 801abc2:	2307      	movs	r3, #7
 801abc4:	6033      	str	r3, [r6, #0]
 801abc6:	2f00      	cmp	r7, #0
 801abc8:	d095      	beq.n	801aaf6 <rcl_validate_topic_name+0xaa>
 801abca:	2301      	movs	r3, #1
 801abcc:	e7c7      	b.n	801ab5e <rcl_validate_topic_name+0x112>
 801abce:	bf00      	nop
 801abd0:	0801d9d4 	.word	0x0801d9d4

0801abd4 <calloc>:
 801abd4:	4b02      	ldr	r3, [pc, #8]	; (801abe0 <calloc+0xc>)
 801abd6:	460a      	mov	r2, r1
 801abd8:	4601      	mov	r1, r0
 801abda:	6818      	ldr	r0, [r3, #0]
 801abdc:	f000 b802 	b.w	801abe4 <_calloc_r>
 801abe0:	200003d4 	.word	0x200003d4

0801abe4 <_calloc_r>:
 801abe4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801abe6:	fba1 2402 	umull	r2, r4, r1, r2
 801abea:	b94c      	cbnz	r4, 801ac00 <_calloc_r+0x1c>
 801abec:	4611      	mov	r1, r2
 801abee:	9201      	str	r2, [sp, #4]
 801abf0:	f000 f898 	bl	801ad24 <_malloc_r>
 801abf4:	9a01      	ldr	r2, [sp, #4]
 801abf6:	4605      	mov	r5, r0
 801abf8:	b930      	cbnz	r0, 801ac08 <_calloc_r+0x24>
 801abfa:	4628      	mov	r0, r5
 801abfc:	b003      	add	sp, #12
 801abfe:	bd30      	pop	{r4, r5, pc}
 801ac00:	220c      	movs	r2, #12
 801ac02:	6002      	str	r2, [r0, #0]
 801ac04:	2500      	movs	r5, #0
 801ac06:	e7f8      	b.n	801abfa <_calloc_r+0x16>
 801ac08:	4621      	mov	r1, r4
 801ac0a:	f000 fddf 	bl	801b7cc <memset>
 801ac0e:	e7f4      	b.n	801abfa <_calloc_r+0x16>

0801ac10 <exit>:
 801ac10:	b508      	push	{r3, lr}
 801ac12:	4b06      	ldr	r3, [pc, #24]	; (801ac2c <exit+0x1c>)
 801ac14:	4604      	mov	r4, r0
 801ac16:	b113      	cbz	r3, 801ac1e <exit+0xe>
 801ac18:	2100      	movs	r1, #0
 801ac1a:	f3af 8000 	nop.w
 801ac1e:	4b04      	ldr	r3, [pc, #16]	; (801ac30 <exit+0x20>)
 801ac20:	681b      	ldr	r3, [r3, #0]
 801ac22:	b103      	cbz	r3, 801ac26 <exit+0x16>
 801ac24:	4798      	blx	r3
 801ac26:	4620      	mov	r0, r4
 801ac28:	f7e6 fec0 	bl	80019ac <_exit>
 801ac2c:	00000000 	.word	0x00000000
 801ac30:	20011664 	.word	0x20011664

0801ac34 <getenv>:
 801ac34:	b507      	push	{r0, r1, r2, lr}
 801ac36:	4b04      	ldr	r3, [pc, #16]	; (801ac48 <getenv+0x14>)
 801ac38:	4601      	mov	r1, r0
 801ac3a:	aa01      	add	r2, sp, #4
 801ac3c:	6818      	ldr	r0, [r3, #0]
 801ac3e:	f000 f805 	bl	801ac4c <_findenv_r>
 801ac42:	b003      	add	sp, #12
 801ac44:	f85d fb04 	ldr.w	pc, [sp], #4
 801ac48:	200003d4 	.word	0x200003d4

0801ac4c <_findenv_r>:
 801ac4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ac50:	f8df a06c 	ldr.w	sl, [pc, #108]	; 801acc0 <_findenv_r+0x74>
 801ac54:	4607      	mov	r7, r0
 801ac56:	4689      	mov	r9, r1
 801ac58:	4616      	mov	r6, r2
 801ac5a:	f000 fead 	bl	801b9b8 <__env_lock>
 801ac5e:	f8da 4000 	ldr.w	r4, [sl]
 801ac62:	b134      	cbz	r4, 801ac72 <_findenv_r+0x26>
 801ac64:	464b      	mov	r3, r9
 801ac66:	4698      	mov	r8, r3
 801ac68:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ac6c:	b13a      	cbz	r2, 801ac7e <_findenv_r+0x32>
 801ac6e:	2a3d      	cmp	r2, #61	; 0x3d
 801ac70:	d1f9      	bne.n	801ac66 <_findenv_r+0x1a>
 801ac72:	4638      	mov	r0, r7
 801ac74:	f000 fea6 	bl	801b9c4 <__env_unlock>
 801ac78:	2000      	movs	r0, #0
 801ac7a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ac7e:	eba8 0809 	sub.w	r8, r8, r9
 801ac82:	46a3      	mov	fp, r4
 801ac84:	f854 0b04 	ldr.w	r0, [r4], #4
 801ac88:	2800      	cmp	r0, #0
 801ac8a:	d0f2      	beq.n	801ac72 <_findenv_r+0x26>
 801ac8c:	4642      	mov	r2, r8
 801ac8e:	4649      	mov	r1, r9
 801ac90:	f000 fdb1 	bl	801b7f6 <strncmp>
 801ac94:	2800      	cmp	r0, #0
 801ac96:	d1f4      	bne.n	801ac82 <_findenv_r+0x36>
 801ac98:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801ac9c:	eb03 0508 	add.w	r5, r3, r8
 801aca0:	f813 3008 	ldrb.w	r3, [r3, r8]
 801aca4:	2b3d      	cmp	r3, #61	; 0x3d
 801aca6:	d1ec      	bne.n	801ac82 <_findenv_r+0x36>
 801aca8:	f8da 3000 	ldr.w	r3, [sl]
 801acac:	ebab 0303 	sub.w	r3, fp, r3
 801acb0:	109b      	asrs	r3, r3, #2
 801acb2:	4638      	mov	r0, r7
 801acb4:	6033      	str	r3, [r6, #0]
 801acb6:	f000 fe85 	bl	801b9c4 <__env_unlock>
 801acba:	1c68      	adds	r0, r5, #1
 801acbc:	e7dd      	b.n	801ac7a <_findenv_r+0x2e>
 801acbe:	bf00      	nop
 801acc0:	20000000 	.word	0x20000000

0801acc4 <malloc>:
 801acc4:	4b02      	ldr	r3, [pc, #8]	; (801acd0 <malloc+0xc>)
 801acc6:	4601      	mov	r1, r0
 801acc8:	6818      	ldr	r0, [r3, #0]
 801acca:	f000 b82b 	b.w	801ad24 <_malloc_r>
 801acce:	bf00      	nop
 801acd0:	200003d4 	.word	0x200003d4

0801acd4 <free>:
 801acd4:	4b02      	ldr	r3, [pc, #8]	; (801ace0 <free+0xc>)
 801acd6:	4601      	mov	r1, r0
 801acd8:	6818      	ldr	r0, [r3, #0]
 801acda:	f000 be79 	b.w	801b9d0 <_free_r>
 801acde:	bf00      	nop
 801ace0:	200003d4 	.word	0x200003d4

0801ace4 <sbrk_aligned>:
 801ace4:	b570      	push	{r4, r5, r6, lr}
 801ace6:	4e0e      	ldr	r6, [pc, #56]	; (801ad20 <sbrk_aligned+0x3c>)
 801ace8:	460c      	mov	r4, r1
 801acea:	6831      	ldr	r1, [r6, #0]
 801acec:	4605      	mov	r5, r0
 801acee:	b911      	cbnz	r1, 801acf6 <sbrk_aligned+0x12>
 801acf0:	f000 fdde 	bl	801b8b0 <_sbrk_r>
 801acf4:	6030      	str	r0, [r6, #0]
 801acf6:	4621      	mov	r1, r4
 801acf8:	4628      	mov	r0, r5
 801acfa:	f000 fdd9 	bl	801b8b0 <_sbrk_r>
 801acfe:	1c43      	adds	r3, r0, #1
 801ad00:	d00a      	beq.n	801ad18 <sbrk_aligned+0x34>
 801ad02:	1cc4      	adds	r4, r0, #3
 801ad04:	f024 0403 	bic.w	r4, r4, #3
 801ad08:	42a0      	cmp	r0, r4
 801ad0a:	d007      	beq.n	801ad1c <sbrk_aligned+0x38>
 801ad0c:	1a21      	subs	r1, r4, r0
 801ad0e:	4628      	mov	r0, r5
 801ad10:	f000 fdce 	bl	801b8b0 <_sbrk_r>
 801ad14:	3001      	adds	r0, #1
 801ad16:	d101      	bne.n	801ad1c <sbrk_aligned+0x38>
 801ad18:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801ad1c:	4620      	mov	r0, r4
 801ad1e:	bd70      	pop	{r4, r5, r6, pc}
 801ad20:	20011528 	.word	0x20011528

0801ad24 <_malloc_r>:
 801ad24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ad28:	1ccd      	adds	r5, r1, #3
 801ad2a:	f025 0503 	bic.w	r5, r5, #3
 801ad2e:	3508      	adds	r5, #8
 801ad30:	2d0c      	cmp	r5, #12
 801ad32:	bf38      	it	cc
 801ad34:	250c      	movcc	r5, #12
 801ad36:	2d00      	cmp	r5, #0
 801ad38:	4607      	mov	r7, r0
 801ad3a:	db01      	blt.n	801ad40 <_malloc_r+0x1c>
 801ad3c:	42a9      	cmp	r1, r5
 801ad3e:	d905      	bls.n	801ad4c <_malloc_r+0x28>
 801ad40:	230c      	movs	r3, #12
 801ad42:	603b      	str	r3, [r7, #0]
 801ad44:	2600      	movs	r6, #0
 801ad46:	4630      	mov	r0, r6
 801ad48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ad4c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801ae20 <_malloc_r+0xfc>
 801ad50:	f000 f868 	bl	801ae24 <__malloc_lock>
 801ad54:	f8d8 3000 	ldr.w	r3, [r8]
 801ad58:	461c      	mov	r4, r3
 801ad5a:	bb5c      	cbnz	r4, 801adb4 <_malloc_r+0x90>
 801ad5c:	4629      	mov	r1, r5
 801ad5e:	4638      	mov	r0, r7
 801ad60:	f7ff ffc0 	bl	801ace4 <sbrk_aligned>
 801ad64:	1c43      	adds	r3, r0, #1
 801ad66:	4604      	mov	r4, r0
 801ad68:	d155      	bne.n	801ae16 <_malloc_r+0xf2>
 801ad6a:	f8d8 4000 	ldr.w	r4, [r8]
 801ad6e:	4626      	mov	r6, r4
 801ad70:	2e00      	cmp	r6, #0
 801ad72:	d145      	bne.n	801ae00 <_malloc_r+0xdc>
 801ad74:	2c00      	cmp	r4, #0
 801ad76:	d048      	beq.n	801ae0a <_malloc_r+0xe6>
 801ad78:	6823      	ldr	r3, [r4, #0]
 801ad7a:	4631      	mov	r1, r6
 801ad7c:	4638      	mov	r0, r7
 801ad7e:	eb04 0903 	add.w	r9, r4, r3
 801ad82:	f000 fd95 	bl	801b8b0 <_sbrk_r>
 801ad86:	4581      	cmp	r9, r0
 801ad88:	d13f      	bne.n	801ae0a <_malloc_r+0xe6>
 801ad8a:	6821      	ldr	r1, [r4, #0]
 801ad8c:	1a6d      	subs	r5, r5, r1
 801ad8e:	4629      	mov	r1, r5
 801ad90:	4638      	mov	r0, r7
 801ad92:	f7ff ffa7 	bl	801ace4 <sbrk_aligned>
 801ad96:	3001      	adds	r0, #1
 801ad98:	d037      	beq.n	801ae0a <_malloc_r+0xe6>
 801ad9a:	6823      	ldr	r3, [r4, #0]
 801ad9c:	442b      	add	r3, r5
 801ad9e:	6023      	str	r3, [r4, #0]
 801ada0:	f8d8 3000 	ldr.w	r3, [r8]
 801ada4:	2b00      	cmp	r3, #0
 801ada6:	d038      	beq.n	801ae1a <_malloc_r+0xf6>
 801ada8:	685a      	ldr	r2, [r3, #4]
 801adaa:	42a2      	cmp	r2, r4
 801adac:	d12b      	bne.n	801ae06 <_malloc_r+0xe2>
 801adae:	2200      	movs	r2, #0
 801adb0:	605a      	str	r2, [r3, #4]
 801adb2:	e00f      	b.n	801add4 <_malloc_r+0xb0>
 801adb4:	6822      	ldr	r2, [r4, #0]
 801adb6:	1b52      	subs	r2, r2, r5
 801adb8:	d41f      	bmi.n	801adfa <_malloc_r+0xd6>
 801adba:	2a0b      	cmp	r2, #11
 801adbc:	d917      	bls.n	801adee <_malloc_r+0xca>
 801adbe:	1961      	adds	r1, r4, r5
 801adc0:	42a3      	cmp	r3, r4
 801adc2:	6025      	str	r5, [r4, #0]
 801adc4:	bf18      	it	ne
 801adc6:	6059      	strne	r1, [r3, #4]
 801adc8:	6863      	ldr	r3, [r4, #4]
 801adca:	bf08      	it	eq
 801adcc:	f8c8 1000 	streq.w	r1, [r8]
 801add0:	5162      	str	r2, [r4, r5]
 801add2:	604b      	str	r3, [r1, #4]
 801add4:	4638      	mov	r0, r7
 801add6:	f104 060b 	add.w	r6, r4, #11
 801adda:	f000 f829 	bl	801ae30 <__malloc_unlock>
 801adde:	f026 0607 	bic.w	r6, r6, #7
 801ade2:	1d23      	adds	r3, r4, #4
 801ade4:	1af2      	subs	r2, r6, r3
 801ade6:	d0ae      	beq.n	801ad46 <_malloc_r+0x22>
 801ade8:	1b9b      	subs	r3, r3, r6
 801adea:	50a3      	str	r3, [r4, r2]
 801adec:	e7ab      	b.n	801ad46 <_malloc_r+0x22>
 801adee:	42a3      	cmp	r3, r4
 801adf0:	6862      	ldr	r2, [r4, #4]
 801adf2:	d1dd      	bne.n	801adb0 <_malloc_r+0x8c>
 801adf4:	f8c8 2000 	str.w	r2, [r8]
 801adf8:	e7ec      	b.n	801add4 <_malloc_r+0xb0>
 801adfa:	4623      	mov	r3, r4
 801adfc:	6864      	ldr	r4, [r4, #4]
 801adfe:	e7ac      	b.n	801ad5a <_malloc_r+0x36>
 801ae00:	4634      	mov	r4, r6
 801ae02:	6876      	ldr	r6, [r6, #4]
 801ae04:	e7b4      	b.n	801ad70 <_malloc_r+0x4c>
 801ae06:	4613      	mov	r3, r2
 801ae08:	e7cc      	b.n	801ada4 <_malloc_r+0x80>
 801ae0a:	230c      	movs	r3, #12
 801ae0c:	603b      	str	r3, [r7, #0]
 801ae0e:	4638      	mov	r0, r7
 801ae10:	f000 f80e 	bl	801ae30 <__malloc_unlock>
 801ae14:	e797      	b.n	801ad46 <_malloc_r+0x22>
 801ae16:	6025      	str	r5, [r4, #0]
 801ae18:	e7dc      	b.n	801add4 <_malloc_r+0xb0>
 801ae1a:	605b      	str	r3, [r3, #4]
 801ae1c:	deff      	udf	#255	; 0xff
 801ae1e:	bf00      	nop
 801ae20:	20011524 	.word	0x20011524

0801ae24 <__malloc_lock>:
 801ae24:	4801      	ldr	r0, [pc, #4]	; (801ae2c <__malloc_lock+0x8>)
 801ae26:	f000 bd90 	b.w	801b94a <__retarget_lock_acquire_recursive>
 801ae2a:	bf00      	nop
 801ae2c:	2001166d 	.word	0x2001166d

0801ae30 <__malloc_unlock>:
 801ae30:	4801      	ldr	r0, [pc, #4]	; (801ae38 <__malloc_unlock+0x8>)
 801ae32:	f000 bd8b 	b.w	801b94c <__retarget_lock_release_recursive>
 801ae36:	bf00      	nop
 801ae38:	2001166d 	.word	0x2001166d

0801ae3c <srand>:
 801ae3c:	b538      	push	{r3, r4, r5, lr}
 801ae3e:	4b10      	ldr	r3, [pc, #64]	; (801ae80 <srand+0x44>)
 801ae40:	681d      	ldr	r5, [r3, #0]
 801ae42:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801ae44:	4604      	mov	r4, r0
 801ae46:	b9b3      	cbnz	r3, 801ae76 <srand+0x3a>
 801ae48:	2018      	movs	r0, #24
 801ae4a:	f7ff ff3b 	bl	801acc4 <malloc>
 801ae4e:	4602      	mov	r2, r0
 801ae50:	6328      	str	r0, [r5, #48]	; 0x30
 801ae52:	b920      	cbnz	r0, 801ae5e <srand+0x22>
 801ae54:	4b0b      	ldr	r3, [pc, #44]	; (801ae84 <srand+0x48>)
 801ae56:	480c      	ldr	r0, [pc, #48]	; (801ae88 <srand+0x4c>)
 801ae58:	2146      	movs	r1, #70	; 0x46
 801ae5a:	f000 fd8f 	bl	801b97c <__assert_func>
 801ae5e:	490b      	ldr	r1, [pc, #44]	; (801ae8c <srand+0x50>)
 801ae60:	4b0b      	ldr	r3, [pc, #44]	; (801ae90 <srand+0x54>)
 801ae62:	e9c0 1300 	strd	r1, r3, [r0]
 801ae66:	4b0b      	ldr	r3, [pc, #44]	; (801ae94 <srand+0x58>)
 801ae68:	6083      	str	r3, [r0, #8]
 801ae6a:	230b      	movs	r3, #11
 801ae6c:	8183      	strh	r3, [r0, #12]
 801ae6e:	2100      	movs	r1, #0
 801ae70:	2001      	movs	r0, #1
 801ae72:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801ae76:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801ae78:	2200      	movs	r2, #0
 801ae7a:	611c      	str	r4, [r3, #16]
 801ae7c:	615a      	str	r2, [r3, #20]
 801ae7e:	bd38      	pop	{r3, r4, r5, pc}
 801ae80:	200003d4 	.word	0x200003d4
 801ae84:	0801d964 	.word	0x0801d964
 801ae88:	0801d97b 	.word	0x0801d97b
 801ae8c:	abcd330e 	.word	0xabcd330e
 801ae90:	e66d1234 	.word	0xe66d1234
 801ae94:	0005deec 	.word	0x0005deec

0801ae98 <rand>:
 801ae98:	4b16      	ldr	r3, [pc, #88]	; (801aef4 <rand+0x5c>)
 801ae9a:	b510      	push	{r4, lr}
 801ae9c:	681c      	ldr	r4, [r3, #0]
 801ae9e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801aea0:	b9b3      	cbnz	r3, 801aed0 <rand+0x38>
 801aea2:	2018      	movs	r0, #24
 801aea4:	f7ff ff0e 	bl	801acc4 <malloc>
 801aea8:	4602      	mov	r2, r0
 801aeaa:	6320      	str	r0, [r4, #48]	; 0x30
 801aeac:	b920      	cbnz	r0, 801aeb8 <rand+0x20>
 801aeae:	4b12      	ldr	r3, [pc, #72]	; (801aef8 <rand+0x60>)
 801aeb0:	4812      	ldr	r0, [pc, #72]	; (801aefc <rand+0x64>)
 801aeb2:	2152      	movs	r1, #82	; 0x52
 801aeb4:	f000 fd62 	bl	801b97c <__assert_func>
 801aeb8:	4911      	ldr	r1, [pc, #68]	; (801af00 <rand+0x68>)
 801aeba:	4b12      	ldr	r3, [pc, #72]	; (801af04 <rand+0x6c>)
 801aebc:	e9c0 1300 	strd	r1, r3, [r0]
 801aec0:	4b11      	ldr	r3, [pc, #68]	; (801af08 <rand+0x70>)
 801aec2:	6083      	str	r3, [r0, #8]
 801aec4:	230b      	movs	r3, #11
 801aec6:	8183      	strh	r3, [r0, #12]
 801aec8:	2100      	movs	r1, #0
 801aeca:	2001      	movs	r0, #1
 801aecc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801aed0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801aed2:	480e      	ldr	r0, [pc, #56]	; (801af0c <rand+0x74>)
 801aed4:	690b      	ldr	r3, [r1, #16]
 801aed6:	694c      	ldr	r4, [r1, #20]
 801aed8:	4a0d      	ldr	r2, [pc, #52]	; (801af10 <rand+0x78>)
 801aeda:	4358      	muls	r0, r3
 801aedc:	fb02 0004 	mla	r0, r2, r4, r0
 801aee0:	fba3 3202 	umull	r3, r2, r3, r2
 801aee4:	3301      	adds	r3, #1
 801aee6:	eb40 0002 	adc.w	r0, r0, r2
 801aeea:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801aeee:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801aef2:	bd10      	pop	{r4, pc}
 801aef4:	200003d4 	.word	0x200003d4
 801aef8:	0801d964 	.word	0x0801d964
 801aefc:	0801d97b 	.word	0x0801d97b
 801af00:	abcd330e 	.word	0xabcd330e
 801af04:	e66d1234 	.word	0xe66d1234
 801af08:	0005deec 	.word	0x0005deec
 801af0c:	5851f42d 	.word	0x5851f42d
 801af10:	4c957f2d 	.word	0x4c957f2d

0801af14 <realloc>:
 801af14:	4b02      	ldr	r3, [pc, #8]	; (801af20 <realloc+0xc>)
 801af16:	460a      	mov	r2, r1
 801af18:	4601      	mov	r1, r0
 801af1a:	6818      	ldr	r0, [r3, #0]
 801af1c:	f000 b802 	b.w	801af24 <_realloc_r>
 801af20:	200003d4 	.word	0x200003d4

0801af24 <_realloc_r>:
 801af24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801af28:	4680      	mov	r8, r0
 801af2a:	4614      	mov	r4, r2
 801af2c:	460e      	mov	r6, r1
 801af2e:	b921      	cbnz	r1, 801af3a <_realloc_r+0x16>
 801af30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801af34:	4611      	mov	r1, r2
 801af36:	f7ff bef5 	b.w	801ad24 <_malloc_r>
 801af3a:	b92a      	cbnz	r2, 801af48 <_realloc_r+0x24>
 801af3c:	f000 fd48 	bl	801b9d0 <_free_r>
 801af40:	4625      	mov	r5, r4
 801af42:	4628      	mov	r0, r5
 801af44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801af48:	f000 fd8e 	bl	801ba68 <_malloc_usable_size_r>
 801af4c:	4284      	cmp	r4, r0
 801af4e:	4607      	mov	r7, r0
 801af50:	d802      	bhi.n	801af58 <_realloc_r+0x34>
 801af52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801af56:	d812      	bhi.n	801af7e <_realloc_r+0x5a>
 801af58:	4621      	mov	r1, r4
 801af5a:	4640      	mov	r0, r8
 801af5c:	f7ff fee2 	bl	801ad24 <_malloc_r>
 801af60:	4605      	mov	r5, r0
 801af62:	2800      	cmp	r0, #0
 801af64:	d0ed      	beq.n	801af42 <_realloc_r+0x1e>
 801af66:	42bc      	cmp	r4, r7
 801af68:	4622      	mov	r2, r4
 801af6a:	4631      	mov	r1, r6
 801af6c:	bf28      	it	cs
 801af6e:	463a      	movcs	r2, r7
 801af70:	f000 fcf5 	bl	801b95e <memcpy>
 801af74:	4631      	mov	r1, r6
 801af76:	4640      	mov	r0, r8
 801af78:	f000 fd2a 	bl	801b9d0 <_free_r>
 801af7c:	e7e1      	b.n	801af42 <_realloc_r+0x1e>
 801af7e:	4635      	mov	r5, r6
 801af80:	e7df      	b.n	801af42 <_realloc_r+0x1e>
	...

0801af84 <_strtoul_l.constprop.0>:
 801af84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801af88:	4f36      	ldr	r7, [pc, #216]	; (801b064 <_strtoul_l.constprop.0+0xe0>)
 801af8a:	4686      	mov	lr, r0
 801af8c:	460d      	mov	r5, r1
 801af8e:	4628      	mov	r0, r5
 801af90:	f815 4b01 	ldrb.w	r4, [r5], #1
 801af94:	5d3e      	ldrb	r6, [r7, r4]
 801af96:	f016 0608 	ands.w	r6, r6, #8
 801af9a:	d1f8      	bne.n	801af8e <_strtoul_l.constprop.0+0xa>
 801af9c:	2c2d      	cmp	r4, #45	; 0x2d
 801af9e:	d130      	bne.n	801b002 <_strtoul_l.constprop.0+0x7e>
 801afa0:	782c      	ldrb	r4, [r5, #0]
 801afa2:	2601      	movs	r6, #1
 801afa4:	1c85      	adds	r5, r0, #2
 801afa6:	2b00      	cmp	r3, #0
 801afa8:	d057      	beq.n	801b05a <_strtoul_l.constprop.0+0xd6>
 801afaa:	2b10      	cmp	r3, #16
 801afac:	d109      	bne.n	801afc2 <_strtoul_l.constprop.0+0x3e>
 801afae:	2c30      	cmp	r4, #48	; 0x30
 801afb0:	d107      	bne.n	801afc2 <_strtoul_l.constprop.0+0x3e>
 801afb2:	7828      	ldrb	r0, [r5, #0]
 801afb4:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801afb8:	2858      	cmp	r0, #88	; 0x58
 801afba:	d149      	bne.n	801b050 <_strtoul_l.constprop.0+0xcc>
 801afbc:	786c      	ldrb	r4, [r5, #1]
 801afbe:	2310      	movs	r3, #16
 801afc0:	3502      	adds	r5, #2
 801afc2:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 801afc6:	2700      	movs	r7, #0
 801afc8:	fbb8 f8f3 	udiv	r8, r8, r3
 801afcc:	fb03 f908 	mul.w	r9, r3, r8
 801afd0:	ea6f 0909 	mvn.w	r9, r9
 801afd4:	4638      	mov	r0, r7
 801afd6:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801afda:	f1bc 0f09 	cmp.w	ip, #9
 801afde:	d815      	bhi.n	801b00c <_strtoul_l.constprop.0+0x88>
 801afe0:	4664      	mov	r4, ip
 801afe2:	42a3      	cmp	r3, r4
 801afe4:	dd23      	ble.n	801b02e <_strtoul_l.constprop.0+0xaa>
 801afe6:	f1b7 3fff 	cmp.w	r7, #4294967295	; 0xffffffff
 801afea:	d007      	beq.n	801affc <_strtoul_l.constprop.0+0x78>
 801afec:	4580      	cmp	r8, r0
 801afee:	d31b      	bcc.n	801b028 <_strtoul_l.constprop.0+0xa4>
 801aff0:	d101      	bne.n	801aff6 <_strtoul_l.constprop.0+0x72>
 801aff2:	45a1      	cmp	r9, r4
 801aff4:	db18      	blt.n	801b028 <_strtoul_l.constprop.0+0xa4>
 801aff6:	fb00 4003 	mla	r0, r0, r3, r4
 801affa:	2701      	movs	r7, #1
 801affc:	f815 4b01 	ldrb.w	r4, [r5], #1
 801b000:	e7e9      	b.n	801afd6 <_strtoul_l.constprop.0+0x52>
 801b002:	2c2b      	cmp	r4, #43	; 0x2b
 801b004:	bf04      	itt	eq
 801b006:	782c      	ldrbeq	r4, [r5, #0]
 801b008:	1c85      	addeq	r5, r0, #2
 801b00a:	e7cc      	b.n	801afa6 <_strtoul_l.constprop.0+0x22>
 801b00c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801b010:	f1bc 0f19 	cmp.w	ip, #25
 801b014:	d801      	bhi.n	801b01a <_strtoul_l.constprop.0+0x96>
 801b016:	3c37      	subs	r4, #55	; 0x37
 801b018:	e7e3      	b.n	801afe2 <_strtoul_l.constprop.0+0x5e>
 801b01a:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801b01e:	f1bc 0f19 	cmp.w	ip, #25
 801b022:	d804      	bhi.n	801b02e <_strtoul_l.constprop.0+0xaa>
 801b024:	3c57      	subs	r4, #87	; 0x57
 801b026:	e7dc      	b.n	801afe2 <_strtoul_l.constprop.0+0x5e>
 801b028:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801b02c:	e7e6      	b.n	801affc <_strtoul_l.constprop.0+0x78>
 801b02e:	1c7b      	adds	r3, r7, #1
 801b030:	d106      	bne.n	801b040 <_strtoul_l.constprop.0+0xbc>
 801b032:	2322      	movs	r3, #34	; 0x22
 801b034:	f8ce 3000 	str.w	r3, [lr]
 801b038:	4638      	mov	r0, r7
 801b03a:	b932      	cbnz	r2, 801b04a <_strtoul_l.constprop.0+0xc6>
 801b03c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b040:	b106      	cbz	r6, 801b044 <_strtoul_l.constprop.0+0xc0>
 801b042:	4240      	negs	r0, r0
 801b044:	2a00      	cmp	r2, #0
 801b046:	d0f9      	beq.n	801b03c <_strtoul_l.constprop.0+0xb8>
 801b048:	b107      	cbz	r7, 801b04c <_strtoul_l.constprop.0+0xc8>
 801b04a:	1e69      	subs	r1, r5, #1
 801b04c:	6011      	str	r1, [r2, #0]
 801b04e:	e7f5      	b.n	801b03c <_strtoul_l.constprop.0+0xb8>
 801b050:	2430      	movs	r4, #48	; 0x30
 801b052:	2b00      	cmp	r3, #0
 801b054:	d1b5      	bne.n	801afc2 <_strtoul_l.constprop.0+0x3e>
 801b056:	2308      	movs	r3, #8
 801b058:	e7b3      	b.n	801afc2 <_strtoul_l.constprop.0+0x3e>
 801b05a:	2c30      	cmp	r4, #48	; 0x30
 801b05c:	d0a9      	beq.n	801afb2 <_strtoul_l.constprop.0+0x2e>
 801b05e:	230a      	movs	r3, #10
 801b060:	e7af      	b.n	801afc2 <_strtoul_l.constprop.0+0x3e>
 801b062:	bf00      	nop
 801b064:	0801d9d4 	.word	0x0801d9d4

0801b068 <strtoul>:
 801b068:	4613      	mov	r3, r2
 801b06a:	460a      	mov	r2, r1
 801b06c:	4601      	mov	r1, r0
 801b06e:	4802      	ldr	r0, [pc, #8]	; (801b078 <strtoul+0x10>)
 801b070:	6800      	ldr	r0, [r0, #0]
 801b072:	f7ff bf87 	b.w	801af84 <_strtoul_l.constprop.0>
 801b076:	bf00      	nop
 801b078:	200003d4 	.word	0x200003d4

0801b07c <std>:
 801b07c:	2300      	movs	r3, #0
 801b07e:	b510      	push	{r4, lr}
 801b080:	4604      	mov	r4, r0
 801b082:	e9c0 3300 	strd	r3, r3, [r0]
 801b086:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801b08a:	6083      	str	r3, [r0, #8]
 801b08c:	8181      	strh	r1, [r0, #12]
 801b08e:	6643      	str	r3, [r0, #100]	; 0x64
 801b090:	81c2      	strh	r2, [r0, #14]
 801b092:	6183      	str	r3, [r0, #24]
 801b094:	4619      	mov	r1, r3
 801b096:	2208      	movs	r2, #8
 801b098:	305c      	adds	r0, #92	; 0x5c
 801b09a:	f000 fb97 	bl	801b7cc <memset>
 801b09e:	4b0d      	ldr	r3, [pc, #52]	; (801b0d4 <std+0x58>)
 801b0a0:	6263      	str	r3, [r4, #36]	; 0x24
 801b0a2:	4b0d      	ldr	r3, [pc, #52]	; (801b0d8 <std+0x5c>)
 801b0a4:	62a3      	str	r3, [r4, #40]	; 0x28
 801b0a6:	4b0d      	ldr	r3, [pc, #52]	; (801b0dc <std+0x60>)
 801b0a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 801b0aa:	4b0d      	ldr	r3, [pc, #52]	; (801b0e0 <std+0x64>)
 801b0ac:	6323      	str	r3, [r4, #48]	; 0x30
 801b0ae:	4b0d      	ldr	r3, [pc, #52]	; (801b0e4 <std+0x68>)
 801b0b0:	6224      	str	r4, [r4, #32]
 801b0b2:	429c      	cmp	r4, r3
 801b0b4:	d006      	beq.n	801b0c4 <std+0x48>
 801b0b6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 801b0ba:	4294      	cmp	r4, r2
 801b0bc:	d002      	beq.n	801b0c4 <std+0x48>
 801b0be:	33d0      	adds	r3, #208	; 0xd0
 801b0c0:	429c      	cmp	r4, r3
 801b0c2:	d105      	bne.n	801b0d0 <std+0x54>
 801b0c4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801b0c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b0cc:	f000 bc3c 	b.w	801b948 <__retarget_lock_init_recursive>
 801b0d0:	bd10      	pop	{r4, pc}
 801b0d2:	bf00      	nop
 801b0d4:	0801b555 	.word	0x0801b555
 801b0d8:	0801b577 	.word	0x0801b577
 801b0dc:	0801b5af 	.word	0x0801b5af
 801b0e0:	0801b5d3 	.word	0x0801b5d3
 801b0e4:	2001152c 	.word	0x2001152c

0801b0e8 <stdio_exit_handler>:
 801b0e8:	4a02      	ldr	r2, [pc, #8]	; (801b0f4 <stdio_exit_handler+0xc>)
 801b0ea:	4903      	ldr	r1, [pc, #12]	; (801b0f8 <stdio_exit_handler+0x10>)
 801b0ec:	4803      	ldr	r0, [pc, #12]	; (801b0fc <stdio_exit_handler+0x14>)
 801b0ee:	f000 b869 	b.w	801b1c4 <_fwalk_sglue>
 801b0f2:	bf00      	nop
 801b0f4:	2000037c 	.word	0x2000037c
 801b0f8:	0801c3dd 	.word	0x0801c3dd
 801b0fc:	20000388 	.word	0x20000388

0801b100 <cleanup_stdio>:
 801b100:	6841      	ldr	r1, [r0, #4]
 801b102:	4b0c      	ldr	r3, [pc, #48]	; (801b134 <cleanup_stdio+0x34>)
 801b104:	4299      	cmp	r1, r3
 801b106:	b510      	push	{r4, lr}
 801b108:	4604      	mov	r4, r0
 801b10a:	d001      	beq.n	801b110 <cleanup_stdio+0x10>
 801b10c:	f001 f966 	bl	801c3dc <_fflush_r>
 801b110:	68a1      	ldr	r1, [r4, #8]
 801b112:	4b09      	ldr	r3, [pc, #36]	; (801b138 <cleanup_stdio+0x38>)
 801b114:	4299      	cmp	r1, r3
 801b116:	d002      	beq.n	801b11e <cleanup_stdio+0x1e>
 801b118:	4620      	mov	r0, r4
 801b11a:	f001 f95f 	bl	801c3dc <_fflush_r>
 801b11e:	68e1      	ldr	r1, [r4, #12]
 801b120:	4b06      	ldr	r3, [pc, #24]	; (801b13c <cleanup_stdio+0x3c>)
 801b122:	4299      	cmp	r1, r3
 801b124:	d004      	beq.n	801b130 <cleanup_stdio+0x30>
 801b126:	4620      	mov	r0, r4
 801b128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b12c:	f001 b956 	b.w	801c3dc <_fflush_r>
 801b130:	bd10      	pop	{r4, pc}
 801b132:	bf00      	nop
 801b134:	2001152c 	.word	0x2001152c
 801b138:	20011594 	.word	0x20011594
 801b13c:	200115fc 	.word	0x200115fc

0801b140 <global_stdio_init.part.0>:
 801b140:	b510      	push	{r4, lr}
 801b142:	4b0b      	ldr	r3, [pc, #44]	; (801b170 <global_stdio_init.part.0+0x30>)
 801b144:	4c0b      	ldr	r4, [pc, #44]	; (801b174 <global_stdio_init.part.0+0x34>)
 801b146:	4a0c      	ldr	r2, [pc, #48]	; (801b178 <global_stdio_init.part.0+0x38>)
 801b148:	601a      	str	r2, [r3, #0]
 801b14a:	4620      	mov	r0, r4
 801b14c:	2200      	movs	r2, #0
 801b14e:	2104      	movs	r1, #4
 801b150:	f7ff ff94 	bl	801b07c <std>
 801b154:	f104 0068 	add.w	r0, r4, #104	; 0x68
 801b158:	2201      	movs	r2, #1
 801b15a:	2109      	movs	r1, #9
 801b15c:	f7ff ff8e 	bl	801b07c <std>
 801b160:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 801b164:	2202      	movs	r2, #2
 801b166:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b16a:	2112      	movs	r1, #18
 801b16c:	f7ff bf86 	b.w	801b07c <std>
 801b170:	20011664 	.word	0x20011664
 801b174:	2001152c 	.word	0x2001152c
 801b178:	0801b0e9 	.word	0x0801b0e9

0801b17c <__sfp_lock_acquire>:
 801b17c:	4801      	ldr	r0, [pc, #4]	; (801b184 <__sfp_lock_acquire+0x8>)
 801b17e:	f000 bbe4 	b.w	801b94a <__retarget_lock_acquire_recursive>
 801b182:	bf00      	nop
 801b184:	2001166e 	.word	0x2001166e

0801b188 <__sfp_lock_release>:
 801b188:	4801      	ldr	r0, [pc, #4]	; (801b190 <__sfp_lock_release+0x8>)
 801b18a:	f000 bbdf 	b.w	801b94c <__retarget_lock_release_recursive>
 801b18e:	bf00      	nop
 801b190:	2001166e 	.word	0x2001166e

0801b194 <__sinit>:
 801b194:	b510      	push	{r4, lr}
 801b196:	4604      	mov	r4, r0
 801b198:	f7ff fff0 	bl	801b17c <__sfp_lock_acquire>
 801b19c:	6a23      	ldr	r3, [r4, #32]
 801b19e:	b11b      	cbz	r3, 801b1a8 <__sinit+0x14>
 801b1a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b1a4:	f7ff bff0 	b.w	801b188 <__sfp_lock_release>
 801b1a8:	4b04      	ldr	r3, [pc, #16]	; (801b1bc <__sinit+0x28>)
 801b1aa:	6223      	str	r3, [r4, #32]
 801b1ac:	4b04      	ldr	r3, [pc, #16]	; (801b1c0 <__sinit+0x2c>)
 801b1ae:	681b      	ldr	r3, [r3, #0]
 801b1b0:	2b00      	cmp	r3, #0
 801b1b2:	d1f5      	bne.n	801b1a0 <__sinit+0xc>
 801b1b4:	f7ff ffc4 	bl	801b140 <global_stdio_init.part.0>
 801b1b8:	e7f2      	b.n	801b1a0 <__sinit+0xc>
 801b1ba:	bf00      	nop
 801b1bc:	0801b101 	.word	0x0801b101
 801b1c0:	20011664 	.word	0x20011664

0801b1c4 <_fwalk_sglue>:
 801b1c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b1c8:	4607      	mov	r7, r0
 801b1ca:	4688      	mov	r8, r1
 801b1cc:	4614      	mov	r4, r2
 801b1ce:	2600      	movs	r6, #0
 801b1d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801b1d4:	f1b9 0901 	subs.w	r9, r9, #1
 801b1d8:	d505      	bpl.n	801b1e6 <_fwalk_sglue+0x22>
 801b1da:	6824      	ldr	r4, [r4, #0]
 801b1dc:	2c00      	cmp	r4, #0
 801b1de:	d1f7      	bne.n	801b1d0 <_fwalk_sglue+0xc>
 801b1e0:	4630      	mov	r0, r6
 801b1e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b1e6:	89ab      	ldrh	r3, [r5, #12]
 801b1e8:	2b01      	cmp	r3, #1
 801b1ea:	d907      	bls.n	801b1fc <_fwalk_sglue+0x38>
 801b1ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801b1f0:	3301      	adds	r3, #1
 801b1f2:	d003      	beq.n	801b1fc <_fwalk_sglue+0x38>
 801b1f4:	4629      	mov	r1, r5
 801b1f6:	4638      	mov	r0, r7
 801b1f8:	47c0      	blx	r8
 801b1fa:	4306      	orrs	r6, r0
 801b1fc:	3568      	adds	r5, #104	; 0x68
 801b1fe:	e7e9      	b.n	801b1d4 <_fwalk_sglue+0x10>

0801b200 <_fwrite_r>:
 801b200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b204:	9c08      	ldr	r4, [sp, #32]
 801b206:	468a      	mov	sl, r1
 801b208:	4690      	mov	r8, r2
 801b20a:	fb02 f903 	mul.w	r9, r2, r3
 801b20e:	4606      	mov	r6, r0
 801b210:	b118      	cbz	r0, 801b21a <_fwrite_r+0x1a>
 801b212:	6a03      	ldr	r3, [r0, #32]
 801b214:	b90b      	cbnz	r3, 801b21a <_fwrite_r+0x1a>
 801b216:	f7ff ffbd 	bl	801b194 <__sinit>
 801b21a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b21c:	07dd      	lsls	r5, r3, #31
 801b21e:	d405      	bmi.n	801b22c <_fwrite_r+0x2c>
 801b220:	89a3      	ldrh	r3, [r4, #12]
 801b222:	0598      	lsls	r0, r3, #22
 801b224:	d402      	bmi.n	801b22c <_fwrite_r+0x2c>
 801b226:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b228:	f000 fb8f 	bl	801b94a <__retarget_lock_acquire_recursive>
 801b22c:	89a3      	ldrh	r3, [r4, #12]
 801b22e:	0719      	lsls	r1, r3, #28
 801b230:	d516      	bpl.n	801b260 <_fwrite_r+0x60>
 801b232:	6923      	ldr	r3, [r4, #16]
 801b234:	b1a3      	cbz	r3, 801b260 <_fwrite_r+0x60>
 801b236:	2500      	movs	r5, #0
 801b238:	454d      	cmp	r5, r9
 801b23a:	d01f      	beq.n	801b27c <_fwrite_r+0x7c>
 801b23c:	68a7      	ldr	r7, [r4, #8]
 801b23e:	f81a 1005 	ldrb.w	r1, [sl, r5]
 801b242:	3f01      	subs	r7, #1
 801b244:	2f00      	cmp	r7, #0
 801b246:	60a7      	str	r7, [r4, #8]
 801b248:	da04      	bge.n	801b254 <_fwrite_r+0x54>
 801b24a:	69a3      	ldr	r3, [r4, #24]
 801b24c:	429f      	cmp	r7, r3
 801b24e:	db0f      	blt.n	801b270 <_fwrite_r+0x70>
 801b250:	290a      	cmp	r1, #10
 801b252:	d00d      	beq.n	801b270 <_fwrite_r+0x70>
 801b254:	6823      	ldr	r3, [r4, #0]
 801b256:	1c5a      	adds	r2, r3, #1
 801b258:	6022      	str	r2, [r4, #0]
 801b25a:	7019      	strb	r1, [r3, #0]
 801b25c:	3501      	adds	r5, #1
 801b25e:	e7eb      	b.n	801b238 <_fwrite_r+0x38>
 801b260:	4621      	mov	r1, r4
 801b262:	4630      	mov	r0, r6
 801b264:	f000 fa30 	bl	801b6c8 <__swsetup_r>
 801b268:	2800      	cmp	r0, #0
 801b26a:	d0e4      	beq.n	801b236 <_fwrite_r+0x36>
 801b26c:	2500      	movs	r5, #0
 801b26e:	e005      	b.n	801b27c <_fwrite_r+0x7c>
 801b270:	4622      	mov	r2, r4
 801b272:	4630      	mov	r0, r6
 801b274:	f000 f9ea 	bl	801b64c <__swbuf_r>
 801b278:	3001      	adds	r0, #1
 801b27a:	d1ef      	bne.n	801b25c <_fwrite_r+0x5c>
 801b27c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b27e:	07da      	lsls	r2, r3, #31
 801b280:	d405      	bmi.n	801b28e <_fwrite_r+0x8e>
 801b282:	89a3      	ldrh	r3, [r4, #12]
 801b284:	059b      	lsls	r3, r3, #22
 801b286:	d402      	bmi.n	801b28e <_fwrite_r+0x8e>
 801b288:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b28a:	f000 fb5f 	bl	801b94c <__retarget_lock_release_recursive>
 801b28e:	fbb5 f0f8 	udiv	r0, r5, r8
 801b292:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0801b298 <fwrite>:
 801b298:	b507      	push	{r0, r1, r2, lr}
 801b29a:	9300      	str	r3, [sp, #0]
 801b29c:	4613      	mov	r3, r2
 801b29e:	460a      	mov	r2, r1
 801b2a0:	4601      	mov	r1, r0
 801b2a2:	4803      	ldr	r0, [pc, #12]	; (801b2b0 <fwrite+0x18>)
 801b2a4:	6800      	ldr	r0, [r0, #0]
 801b2a6:	f7ff ffab 	bl	801b200 <_fwrite_r>
 801b2aa:	b003      	add	sp, #12
 801b2ac:	f85d fb04 	ldr.w	pc, [sp], #4
 801b2b0:	200003d4 	.word	0x200003d4

0801b2b4 <iprintf>:
 801b2b4:	b40f      	push	{r0, r1, r2, r3}
 801b2b6:	b507      	push	{r0, r1, r2, lr}
 801b2b8:	4906      	ldr	r1, [pc, #24]	; (801b2d4 <iprintf+0x20>)
 801b2ba:	ab04      	add	r3, sp, #16
 801b2bc:	6808      	ldr	r0, [r1, #0]
 801b2be:	f853 2b04 	ldr.w	r2, [r3], #4
 801b2c2:	6881      	ldr	r1, [r0, #8]
 801b2c4:	9301      	str	r3, [sp, #4]
 801b2c6:	f000 fd59 	bl	801bd7c <_vfiprintf_r>
 801b2ca:	b003      	add	sp, #12
 801b2cc:	f85d eb04 	ldr.w	lr, [sp], #4
 801b2d0:	b004      	add	sp, #16
 801b2d2:	4770      	bx	lr
 801b2d4:	200003d4 	.word	0x200003d4

0801b2d8 <_puts_r>:
 801b2d8:	6a03      	ldr	r3, [r0, #32]
 801b2da:	b570      	push	{r4, r5, r6, lr}
 801b2dc:	6884      	ldr	r4, [r0, #8]
 801b2de:	4605      	mov	r5, r0
 801b2e0:	460e      	mov	r6, r1
 801b2e2:	b90b      	cbnz	r3, 801b2e8 <_puts_r+0x10>
 801b2e4:	f7ff ff56 	bl	801b194 <__sinit>
 801b2e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b2ea:	07db      	lsls	r3, r3, #31
 801b2ec:	d405      	bmi.n	801b2fa <_puts_r+0x22>
 801b2ee:	89a3      	ldrh	r3, [r4, #12]
 801b2f0:	0598      	lsls	r0, r3, #22
 801b2f2:	d402      	bmi.n	801b2fa <_puts_r+0x22>
 801b2f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b2f6:	f000 fb28 	bl	801b94a <__retarget_lock_acquire_recursive>
 801b2fa:	89a3      	ldrh	r3, [r4, #12]
 801b2fc:	0719      	lsls	r1, r3, #28
 801b2fe:	d513      	bpl.n	801b328 <_puts_r+0x50>
 801b300:	6923      	ldr	r3, [r4, #16]
 801b302:	b18b      	cbz	r3, 801b328 <_puts_r+0x50>
 801b304:	3e01      	subs	r6, #1
 801b306:	68a3      	ldr	r3, [r4, #8]
 801b308:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801b30c:	3b01      	subs	r3, #1
 801b30e:	60a3      	str	r3, [r4, #8]
 801b310:	b9e9      	cbnz	r1, 801b34e <_puts_r+0x76>
 801b312:	2b00      	cmp	r3, #0
 801b314:	da2e      	bge.n	801b374 <_puts_r+0x9c>
 801b316:	4622      	mov	r2, r4
 801b318:	210a      	movs	r1, #10
 801b31a:	4628      	mov	r0, r5
 801b31c:	f000 f996 	bl	801b64c <__swbuf_r>
 801b320:	3001      	adds	r0, #1
 801b322:	d007      	beq.n	801b334 <_puts_r+0x5c>
 801b324:	250a      	movs	r5, #10
 801b326:	e007      	b.n	801b338 <_puts_r+0x60>
 801b328:	4621      	mov	r1, r4
 801b32a:	4628      	mov	r0, r5
 801b32c:	f000 f9cc 	bl	801b6c8 <__swsetup_r>
 801b330:	2800      	cmp	r0, #0
 801b332:	d0e7      	beq.n	801b304 <_puts_r+0x2c>
 801b334:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 801b338:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b33a:	07da      	lsls	r2, r3, #31
 801b33c:	d405      	bmi.n	801b34a <_puts_r+0x72>
 801b33e:	89a3      	ldrh	r3, [r4, #12]
 801b340:	059b      	lsls	r3, r3, #22
 801b342:	d402      	bmi.n	801b34a <_puts_r+0x72>
 801b344:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b346:	f000 fb01 	bl	801b94c <__retarget_lock_release_recursive>
 801b34a:	4628      	mov	r0, r5
 801b34c:	bd70      	pop	{r4, r5, r6, pc}
 801b34e:	2b00      	cmp	r3, #0
 801b350:	da04      	bge.n	801b35c <_puts_r+0x84>
 801b352:	69a2      	ldr	r2, [r4, #24]
 801b354:	429a      	cmp	r2, r3
 801b356:	dc06      	bgt.n	801b366 <_puts_r+0x8e>
 801b358:	290a      	cmp	r1, #10
 801b35a:	d004      	beq.n	801b366 <_puts_r+0x8e>
 801b35c:	6823      	ldr	r3, [r4, #0]
 801b35e:	1c5a      	adds	r2, r3, #1
 801b360:	6022      	str	r2, [r4, #0]
 801b362:	7019      	strb	r1, [r3, #0]
 801b364:	e7cf      	b.n	801b306 <_puts_r+0x2e>
 801b366:	4622      	mov	r2, r4
 801b368:	4628      	mov	r0, r5
 801b36a:	f000 f96f 	bl	801b64c <__swbuf_r>
 801b36e:	3001      	adds	r0, #1
 801b370:	d1c9      	bne.n	801b306 <_puts_r+0x2e>
 801b372:	e7df      	b.n	801b334 <_puts_r+0x5c>
 801b374:	6823      	ldr	r3, [r4, #0]
 801b376:	250a      	movs	r5, #10
 801b378:	1c5a      	adds	r2, r3, #1
 801b37a:	6022      	str	r2, [r4, #0]
 801b37c:	701d      	strb	r5, [r3, #0]
 801b37e:	e7db      	b.n	801b338 <_puts_r+0x60>

0801b380 <puts>:
 801b380:	4b02      	ldr	r3, [pc, #8]	; (801b38c <puts+0xc>)
 801b382:	4601      	mov	r1, r0
 801b384:	6818      	ldr	r0, [r3, #0]
 801b386:	f7ff bfa7 	b.w	801b2d8 <_puts_r>
 801b38a:	bf00      	nop
 801b38c:	200003d4 	.word	0x200003d4

0801b390 <setvbuf>:
 801b390:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b394:	461d      	mov	r5, r3
 801b396:	4b54      	ldr	r3, [pc, #336]	; (801b4e8 <setvbuf+0x158>)
 801b398:	681f      	ldr	r7, [r3, #0]
 801b39a:	4604      	mov	r4, r0
 801b39c:	460e      	mov	r6, r1
 801b39e:	4690      	mov	r8, r2
 801b3a0:	b127      	cbz	r7, 801b3ac <setvbuf+0x1c>
 801b3a2:	6a3b      	ldr	r3, [r7, #32]
 801b3a4:	b913      	cbnz	r3, 801b3ac <setvbuf+0x1c>
 801b3a6:	4638      	mov	r0, r7
 801b3a8:	f7ff fef4 	bl	801b194 <__sinit>
 801b3ac:	f1b8 0f02 	cmp.w	r8, #2
 801b3b0:	d006      	beq.n	801b3c0 <setvbuf+0x30>
 801b3b2:	f1b8 0f01 	cmp.w	r8, #1
 801b3b6:	f200 8094 	bhi.w	801b4e2 <setvbuf+0x152>
 801b3ba:	2d00      	cmp	r5, #0
 801b3bc:	f2c0 8091 	blt.w	801b4e2 <setvbuf+0x152>
 801b3c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b3c2:	07da      	lsls	r2, r3, #31
 801b3c4:	d405      	bmi.n	801b3d2 <setvbuf+0x42>
 801b3c6:	89a3      	ldrh	r3, [r4, #12]
 801b3c8:	059b      	lsls	r3, r3, #22
 801b3ca:	d402      	bmi.n	801b3d2 <setvbuf+0x42>
 801b3cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b3ce:	f000 fabc 	bl	801b94a <__retarget_lock_acquire_recursive>
 801b3d2:	4621      	mov	r1, r4
 801b3d4:	4638      	mov	r0, r7
 801b3d6:	f001 f801 	bl	801c3dc <_fflush_r>
 801b3da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b3dc:	b141      	cbz	r1, 801b3f0 <setvbuf+0x60>
 801b3de:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b3e2:	4299      	cmp	r1, r3
 801b3e4:	d002      	beq.n	801b3ec <setvbuf+0x5c>
 801b3e6:	4638      	mov	r0, r7
 801b3e8:	f000 faf2 	bl	801b9d0 <_free_r>
 801b3ec:	2300      	movs	r3, #0
 801b3ee:	6363      	str	r3, [r4, #52]	; 0x34
 801b3f0:	2300      	movs	r3, #0
 801b3f2:	61a3      	str	r3, [r4, #24]
 801b3f4:	6063      	str	r3, [r4, #4]
 801b3f6:	89a3      	ldrh	r3, [r4, #12]
 801b3f8:	0618      	lsls	r0, r3, #24
 801b3fa:	d503      	bpl.n	801b404 <setvbuf+0x74>
 801b3fc:	6921      	ldr	r1, [r4, #16]
 801b3fe:	4638      	mov	r0, r7
 801b400:	f000 fae6 	bl	801b9d0 <_free_r>
 801b404:	89a3      	ldrh	r3, [r4, #12]
 801b406:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 801b40a:	f023 0303 	bic.w	r3, r3, #3
 801b40e:	f1b8 0f02 	cmp.w	r8, #2
 801b412:	81a3      	strh	r3, [r4, #12]
 801b414:	d05f      	beq.n	801b4d6 <setvbuf+0x146>
 801b416:	ab01      	add	r3, sp, #4
 801b418:	466a      	mov	r2, sp
 801b41a:	4621      	mov	r1, r4
 801b41c:	4638      	mov	r0, r7
 801b41e:	f001 f817 	bl	801c450 <__swhatbuf_r>
 801b422:	89a3      	ldrh	r3, [r4, #12]
 801b424:	4318      	orrs	r0, r3
 801b426:	81a0      	strh	r0, [r4, #12]
 801b428:	bb2d      	cbnz	r5, 801b476 <setvbuf+0xe6>
 801b42a:	9d00      	ldr	r5, [sp, #0]
 801b42c:	4628      	mov	r0, r5
 801b42e:	f7ff fc49 	bl	801acc4 <malloc>
 801b432:	4606      	mov	r6, r0
 801b434:	2800      	cmp	r0, #0
 801b436:	d150      	bne.n	801b4da <setvbuf+0x14a>
 801b438:	f8dd 9000 	ldr.w	r9, [sp]
 801b43c:	45a9      	cmp	r9, r5
 801b43e:	d13e      	bne.n	801b4be <setvbuf+0x12e>
 801b440:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 801b444:	2200      	movs	r2, #0
 801b446:	60a2      	str	r2, [r4, #8]
 801b448:	f104 0247 	add.w	r2, r4, #71	; 0x47
 801b44c:	6022      	str	r2, [r4, #0]
 801b44e:	6122      	str	r2, [r4, #16]
 801b450:	2201      	movs	r2, #1
 801b452:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b456:	6162      	str	r2, [r4, #20]
 801b458:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801b45a:	f043 0302 	orr.w	r3, r3, #2
 801b45e:	07d1      	lsls	r1, r2, #31
 801b460:	81a3      	strh	r3, [r4, #12]
 801b462:	d404      	bmi.n	801b46e <setvbuf+0xde>
 801b464:	059b      	lsls	r3, r3, #22
 801b466:	d402      	bmi.n	801b46e <setvbuf+0xde>
 801b468:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b46a:	f000 fa6f 	bl	801b94c <__retarget_lock_release_recursive>
 801b46e:	4628      	mov	r0, r5
 801b470:	b003      	add	sp, #12
 801b472:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b476:	2e00      	cmp	r6, #0
 801b478:	d0d8      	beq.n	801b42c <setvbuf+0x9c>
 801b47a:	6a3b      	ldr	r3, [r7, #32]
 801b47c:	b913      	cbnz	r3, 801b484 <setvbuf+0xf4>
 801b47e:	4638      	mov	r0, r7
 801b480:	f7ff fe88 	bl	801b194 <__sinit>
 801b484:	f1b8 0f01 	cmp.w	r8, #1
 801b488:	bf08      	it	eq
 801b48a:	89a3      	ldrheq	r3, [r4, #12]
 801b48c:	6026      	str	r6, [r4, #0]
 801b48e:	bf04      	itt	eq
 801b490:	f043 0301 	orreq.w	r3, r3, #1
 801b494:	81a3      	strheq	r3, [r4, #12]
 801b496:	89a3      	ldrh	r3, [r4, #12]
 801b498:	f013 0208 	ands.w	r2, r3, #8
 801b49c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 801b4a0:	d01d      	beq.n	801b4de <setvbuf+0x14e>
 801b4a2:	07da      	lsls	r2, r3, #31
 801b4a4:	bf41      	itttt	mi
 801b4a6:	2200      	movmi	r2, #0
 801b4a8:	426d      	negmi	r5, r5
 801b4aa:	60a2      	strmi	r2, [r4, #8]
 801b4ac:	61a5      	strmi	r5, [r4, #24]
 801b4ae:	bf58      	it	pl
 801b4b0:	60a5      	strpl	r5, [r4, #8]
 801b4b2:	6e65      	ldr	r5, [r4, #100]	; 0x64
 801b4b4:	f015 0501 	ands.w	r5, r5, #1
 801b4b8:	d0d4      	beq.n	801b464 <setvbuf+0xd4>
 801b4ba:	2500      	movs	r5, #0
 801b4bc:	e7d7      	b.n	801b46e <setvbuf+0xde>
 801b4be:	4648      	mov	r0, r9
 801b4c0:	f7ff fc00 	bl	801acc4 <malloc>
 801b4c4:	4606      	mov	r6, r0
 801b4c6:	2800      	cmp	r0, #0
 801b4c8:	d0ba      	beq.n	801b440 <setvbuf+0xb0>
 801b4ca:	89a3      	ldrh	r3, [r4, #12]
 801b4cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b4d0:	81a3      	strh	r3, [r4, #12]
 801b4d2:	464d      	mov	r5, r9
 801b4d4:	e7d1      	b.n	801b47a <setvbuf+0xea>
 801b4d6:	2500      	movs	r5, #0
 801b4d8:	e7b4      	b.n	801b444 <setvbuf+0xb4>
 801b4da:	46a9      	mov	r9, r5
 801b4dc:	e7f5      	b.n	801b4ca <setvbuf+0x13a>
 801b4de:	60a2      	str	r2, [r4, #8]
 801b4e0:	e7e7      	b.n	801b4b2 <setvbuf+0x122>
 801b4e2:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 801b4e6:	e7c2      	b.n	801b46e <setvbuf+0xde>
 801b4e8:	200003d4 	.word	0x200003d4

0801b4ec <sniprintf>:
 801b4ec:	b40c      	push	{r2, r3}
 801b4ee:	b530      	push	{r4, r5, lr}
 801b4f0:	4b17      	ldr	r3, [pc, #92]	; (801b550 <sniprintf+0x64>)
 801b4f2:	1e0c      	subs	r4, r1, #0
 801b4f4:	681d      	ldr	r5, [r3, #0]
 801b4f6:	b09d      	sub	sp, #116	; 0x74
 801b4f8:	da08      	bge.n	801b50c <sniprintf+0x20>
 801b4fa:	238b      	movs	r3, #139	; 0x8b
 801b4fc:	602b      	str	r3, [r5, #0]
 801b4fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b502:	b01d      	add	sp, #116	; 0x74
 801b504:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801b508:	b002      	add	sp, #8
 801b50a:	4770      	bx	lr
 801b50c:	f44f 7302 	mov.w	r3, #520	; 0x208
 801b510:	f8ad 3014 	strh.w	r3, [sp, #20]
 801b514:	bf14      	ite	ne
 801b516:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 801b51a:	4623      	moveq	r3, r4
 801b51c:	9304      	str	r3, [sp, #16]
 801b51e:	9307      	str	r3, [sp, #28]
 801b520:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b524:	9002      	str	r0, [sp, #8]
 801b526:	9006      	str	r0, [sp, #24]
 801b528:	f8ad 3016 	strh.w	r3, [sp, #22]
 801b52c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801b52e:	ab21      	add	r3, sp, #132	; 0x84
 801b530:	a902      	add	r1, sp, #8
 801b532:	4628      	mov	r0, r5
 801b534:	9301      	str	r3, [sp, #4]
 801b536:	f000 faf9 	bl	801bb2c <_svfiprintf_r>
 801b53a:	1c43      	adds	r3, r0, #1
 801b53c:	bfbc      	itt	lt
 801b53e:	238b      	movlt	r3, #139	; 0x8b
 801b540:	602b      	strlt	r3, [r5, #0]
 801b542:	2c00      	cmp	r4, #0
 801b544:	d0dd      	beq.n	801b502 <sniprintf+0x16>
 801b546:	9b02      	ldr	r3, [sp, #8]
 801b548:	2200      	movs	r2, #0
 801b54a:	701a      	strb	r2, [r3, #0]
 801b54c:	e7d9      	b.n	801b502 <sniprintf+0x16>
 801b54e:	bf00      	nop
 801b550:	200003d4 	.word	0x200003d4

0801b554 <__sread>:
 801b554:	b510      	push	{r4, lr}
 801b556:	460c      	mov	r4, r1
 801b558:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b55c:	f000 f996 	bl	801b88c <_read_r>
 801b560:	2800      	cmp	r0, #0
 801b562:	bfab      	itete	ge
 801b564:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801b566:	89a3      	ldrhlt	r3, [r4, #12]
 801b568:	181b      	addge	r3, r3, r0
 801b56a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801b56e:	bfac      	ite	ge
 801b570:	6563      	strge	r3, [r4, #84]	; 0x54
 801b572:	81a3      	strhlt	r3, [r4, #12]
 801b574:	bd10      	pop	{r4, pc}

0801b576 <__swrite>:
 801b576:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b57a:	461f      	mov	r7, r3
 801b57c:	898b      	ldrh	r3, [r1, #12]
 801b57e:	05db      	lsls	r3, r3, #23
 801b580:	4605      	mov	r5, r0
 801b582:	460c      	mov	r4, r1
 801b584:	4616      	mov	r6, r2
 801b586:	d505      	bpl.n	801b594 <__swrite+0x1e>
 801b588:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b58c:	2302      	movs	r3, #2
 801b58e:	2200      	movs	r2, #0
 801b590:	f000 f96a 	bl	801b868 <_lseek_r>
 801b594:	89a3      	ldrh	r3, [r4, #12]
 801b596:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b59a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801b59e:	81a3      	strh	r3, [r4, #12]
 801b5a0:	4632      	mov	r2, r6
 801b5a2:	463b      	mov	r3, r7
 801b5a4:	4628      	mov	r0, r5
 801b5a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b5aa:	f000 b991 	b.w	801b8d0 <_write_r>

0801b5ae <__sseek>:
 801b5ae:	b510      	push	{r4, lr}
 801b5b0:	460c      	mov	r4, r1
 801b5b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b5b6:	f000 f957 	bl	801b868 <_lseek_r>
 801b5ba:	1c43      	adds	r3, r0, #1
 801b5bc:	89a3      	ldrh	r3, [r4, #12]
 801b5be:	bf15      	itete	ne
 801b5c0:	6560      	strne	r0, [r4, #84]	; 0x54
 801b5c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801b5c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801b5ca:	81a3      	strheq	r3, [r4, #12]
 801b5cc:	bf18      	it	ne
 801b5ce:	81a3      	strhne	r3, [r4, #12]
 801b5d0:	bd10      	pop	{r4, pc}

0801b5d2 <__sclose>:
 801b5d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b5d6:	f000 b937 	b.w	801b848 <_close_r>

0801b5da <_vsniprintf_r>:
 801b5da:	b530      	push	{r4, r5, lr}
 801b5dc:	4614      	mov	r4, r2
 801b5de:	2c00      	cmp	r4, #0
 801b5e0:	b09b      	sub	sp, #108	; 0x6c
 801b5e2:	4605      	mov	r5, r0
 801b5e4:	461a      	mov	r2, r3
 801b5e6:	da05      	bge.n	801b5f4 <_vsniprintf_r+0x1a>
 801b5e8:	238b      	movs	r3, #139	; 0x8b
 801b5ea:	6003      	str	r3, [r0, #0]
 801b5ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b5f0:	b01b      	add	sp, #108	; 0x6c
 801b5f2:	bd30      	pop	{r4, r5, pc}
 801b5f4:	f44f 7302 	mov.w	r3, #520	; 0x208
 801b5f8:	f8ad 300c 	strh.w	r3, [sp, #12]
 801b5fc:	bf14      	ite	ne
 801b5fe:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 801b602:	4623      	moveq	r3, r4
 801b604:	9302      	str	r3, [sp, #8]
 801b606:	9305      	str	r3, [sp, #20]
 801b608:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b60c:	9100      	str	r1, [sp, #0]
 801b60e:	9104      	str	r1, [sp, #16]
 801b610:	f8ad 300e 	strh.w	r3, [sp, #14]
 801b614:	4669      	mov	r1, sp
 801b616:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801b618:	f000 fa88 	bl	801bb2c <_svfiprintf_r>
 801b61c:	1c43      	adds	r3, r0, #1
 801b61e:	bfbc      	itt	lt
 801b620:	238b      	movlt	r3, #139	; 0x8b
 801b622:	602b      	strlt	r3, [r5, #0]
 801b624:	2c00      	cmp	r4, #0
 801b626:	d0e3      	beq.n	801b5f0 <_vsniprintf_r+0x16>
 801b628:	9b00      	ldr	r3, [sp, #0]
 801b62a:	2200      	movs	r2, #0
 801b62c:	701a      	strb	r2, [r3, #0]
 801b62e:	e7df      	b.n	801b5f0 <_vsniprintf_r+0x16>

0801b630 <vsniprintf>:
 801b630:	b507      	push	{r0, r1, r2, lr}
 801b632:	9300      	str	r3, [sp, #0]
 801b634:	4613      	mov	r3, r2
 801b636:	460a      	mov	r2, r1
 801b638:	4601      	mov	r1, r0
 801b63a:	4803      	ldr	r0, [pc, #12]	; (801b648 <vsniprintf+0x18>)
 801b63c:	6800      	ldr	r0, [r0, #0]
 801b63e:	f7ff ffcc 	bl	801b5da <_vsniprintf_r>
 801b642:	b003      	add	sp, #12
 801b644:	f85d fb04 	ldr.w	pc, [sp], #4
 801b648:	200003d4 	.word	0x200003d4

0801b64c <__swbuf_r>:
 801b64c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b64e:	460e      	mov	r6, r1
 801b650:	4614      	mov	r4, r2
 801b652:	4605      	mov	r5, r0
 801b654:	b118      	cbz	r0, 801b65e <__swbuf_r+0x12>
 801b656:	6a03      	ldr	r3, [r0, #32]
 801b658:	b90b      	cbnz	r3, 801b65e <__swbuf_r+0x12>
 801b65a:	f7ff fd9b 	bl	801b194 <__sinit>
 801b65e:	69a3      	ldr	r3, [r4, #24]
 801b660:	60a3      	str	r3, [r4, #8]
 801b662:	89a3      	ldrh	r3, [r4, #12]
 801b664:	071a      	lsls	r2, r3, #28
 801b666:	d525      	bpl.n	801b6b4 <__swbuf_r+0x68>
 801b668:	6923      	ldr	r3, [r4, #16]
 801b66a:	b31b      	cbz	r3, 801b6b4 <__swbuf_r+0x68>
 801b66c:	6823      	ldr	r3, [r4, #0]
 801b66e:	6922      	ldr	r2, [r4, #16]
 801b670:	1a98      	subs	r0, r3, r2
 801b672:	6963      	ldr	r3, [r4, #20]
 801b674:	b2f6      	uxtb	r6, r6
 801b676:	4283      	cmp	r3, r0
 801b678:	4637      	mov	r7, r6
 801b67a:	dc04      	bgt.n	801b686 <__swbuf_r+0x3a>
 801b67c:	4621      	mov	r1, r4
 801b67e:	4628      	mov	r0, r5
 801b680:	f000 feac 	bl	801c3dc <_fflush_r>
 801b684:	b9e0      	cbnz	r0, 801b6c0 <__swbuf_r+0x74>
 801b686:	68a3      	ldr	r3, [r4, #8]
 801b688:	3b01      	subs	r3, #1
 801b68a:	60a3      	str	r3, [r4, #8]
 801b68c:	6823      	ldr	r3, [r4, #0]
 801b68e:	1c5a      	adds	r2, r3, #1
 801b690:	6022      	str	r2, [r4, #0]
 801b692:	701e      	strb	r6, [r3, #0]
 801b694:	6962      	ldr	r2, [r4, #20]
 801b696:	1c43      	adds	r3, r0, #1
 801b698:	429a      	cmp	r2, r3
 801b69a:	d004      	beq.n	801b6a6 <__swbuf_r+0x5a>
 801b69c:	89a3      	ldrh	r3, [r4, #12]
 801b69e:	07db      	lsls	r3, r3, #31
 801b6a0:	d506      	bpl.n	801b6b0 <__swbuf_r+0x64>
 801b6a2:	2e0a      	cmp	r6, #10
 801b6a4:	d104      	bne.n	801b6b0 <__swbuf_r+0x64>
 801b6a6:	4621      	mov	r1, r4
 801b6a8:	4628      	mov	r0, r5
 801b6aa:	f000 fe97 	bl	801c3dc <_fflush_r>
 801b6ae:	b938      	cbnz	r0, 801b6c0 <__swbuf_r+0x74>
 801b6b0:	4638      	mov	r0, r7
 801b6b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b6b4:	4621      	mov	r1, r4
 801b6b6:	4628      	mov	r0, r5
 801b6b8:	f000 f806 	bl	801b6c8 <__swsetup_r>
 801b6bc:	2800      	cmp	r0, #0
 801b6be:	d0d5      	beq.n	801b66c <__swbuf_r+0x20>
 801b6c0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801b6c4:	e7f4      	b.n	801b6b0 <__swbuf_r+0x64>
	...

0801b6c8 <__swsetup_r>:
 801b6c8:	b538      	push	{r3, r4, r5, lr}
 801b6ca:	4b2a      	ldr	r3, [pc, #168]	; (801b774 <__swsetup_r+0xac>)
 801b6cc:	4605      	mov	r5, r0
 801b6ce:	6818      	ldr	r0, [r3, #0]
 801b6d0:	460c      	mov	r4, r1
 801b6d2:	b118      	cbz	r0, 801b6dc <__swsetup_r+0x14>
 801b6d4:	6a03      	ldr	r3, [r0, #32]
 801b6d6:	b90b      	cbnz	r3, 801b6dc <__swsetup_r+0x14>
 801b6d8:	f7ff fd5c 	bl	801b194 <__sinit>
 801b6dc:	89a3      	ldrh	r3, [r4, #12]
 801b6de:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b6e2:	0718      	lsls	r0, r3, #28
 801b6e4:	d422      	bmi.n	801b72c <__swsetup_r+0x64>
 801b6e6:	06d9      	lsls	r1, r3, #27
 801b6e8:	d407      	bmi.n	801b6fa <__swsetup_r+0x32>
 801b6ea:	2309      	movs	r3, #9
 801b6ec:	602b      	str	r3, [r5, #0]
 801b6ee:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801b6f2:	81a3      	strh	r3, [r4, #12]
 801b6f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b6f8:	e034      	b.n	801b764 <__swsetup_r+0x9c>
 801b6fa:	0758      	lsls	r0, r3, #29
 801b6fc:	d512      	bpl.n	801b724 <__swsetup_r+0x5c>
 801b6fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b700:	b141      	cbz	r1, 801b714 <__swsetup_r+0x4c>
 801b702:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b706:	4299      	cmp	r1, r3
 801b708:	d002      	beq.n	801b710 <__swsetup_r+0x48>
 801b70a:	4628      	mov	r0, r5
 801b70c:	f000 f960 	bl	801b9d0 <_free_r>
 801b710:	2300      	movs	r3, #0
 801b712:	6363      	str	r3, [r4, #52]	; 0x34
 801b714:	89a3      	ldrh	r3, [r4, #12]
 801b716:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801b71a:	81a3      	strh	r3, [r4, #12]
 801b71c:	2300      	movs	r3, #0
 801b71e:	6063      	str	r3, [r4, #4]
 801b720:	6923      	ldr	r3, [r4, #16]
 801b722:	6023      	str	r3, [r4, #0]
 801b724:	89a3      	ldrh	r3, [r4, #12]
 801b726:	f043 0308 	orr.w	r3, r3, #8
 801b72a:	81a3      	strh	r3, [r4, #12]
 801b72c:	6923      	ldr	r3, [r4, #16]
 801b72e:	b94b      	cbnz	r3, 801b744 <__swsetup_r+0x7c>
 801b730:	89a3      	ldrh	r3, [r4, #12]
 801b732:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801b736:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801b73a:	d003      	beq.n	801b744 <__swsetup_r+0x7c>
 801b73c:	4621      	mov	r1, r4
 801b73e:	4628      	mov	r0, r5
 801b740:	f000 feac 	bl	801c49c <__smakebuf_r>
 801b744:	89a0      	ldrh	r0, [r4, #12]
 801b746:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b74a:	f010 0301 	ands.w	r3, r0, #1
 801b74e:	d00a      	beq.n	801b766 <__swsetup_r+0x9e>
 801b750:	2300      	movs	r3, #0
 801b752:	60a3      	str	r3, [r4, #8]
 801b754:	6963      	ldr	r3, [r4, #20]
 801b756:	425b      	negs	r3, r3
 801b758:	61a3      	str	r3, [r4, #24]
 801b75a:	6923      	ldr	r3, [r4, #16]
 801b75c:	b943      	cbnz	r3, 801b770 <__swsetup_r+0xa8>
 801b75e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801b762:	d1c4      	bne.n	801b6ee <__swsetup_r+0x26>
 801b764:	bd38      	pop	{r3, r4, r5, pc}
 801b766:	0781      	lsls	r1, r0, #30
 801b768:	bf58      	it	pl
 801b76a:	6963      	ldrpl	r3, [r4, #20]
 801b76c:	60a3      	str	r3, [r4, #8]
 801b76e:	e7f4      	b.n	801b75a <__swsetup_r+0x92>
 801b770:	2000      	movs	r0, #0
 801b772:	e7f7      	b.n	801b764 <__swsetup_r+0x9c>
 801b774:	200003d4 	.word	0x200003d4

0801b778 <memcmp>:
 801b778:	b510      	push	{r4, lr}
 801b77a:	3901      	subs	r1, #1
 801b77c:	4402      	add	r2, r0
 801b77e:	4290      	cmp	r0, r2
 801b780:	d101      	bne.n	801b786 <memcmp+0xe>
 801b782:	2000      	movs	r0, #0
 801b784:	e005      	b.n	801b792 <memcmp+0x1a>
 801b786:	7803      	ldrb	r3, [r0, #0]
 801b788:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801b78c:	42a3      	cmp	r3, r4
 801b78e:	d001      	beq.n	801b794 <memcmp+0x1c>
 801b790:	1b18      	subs	r0, r3, r4
 801b792:	bd10      	pop	{r4, pc}
 801b794:	3001      	adds	r0, #1
 801b796:	e7f2      	b.n	801b77e <memcmp+0x6>

0801b798 <memmove>:
 801b798:	4288      	cmp	r0, r1
 801b79a:	b510      	push	{r4, lr}
 801b79c:	eb01 0402 	add.w	r4, r1, r2
 801b7a0:	d902      	bls.n	801b7a8 <memmove+0x10>
 801b7a2:	4284      	cmp	r4, r0
 801b7a4:	4623      	mov	r3, r4
 801b7a6:	d807      	bhi.n	801b7b8 <memmove+0x20>
 801b7a8:	1e43      	subs	r3, r0, #1
 801b7aa:	42a1      	cmp	r1, r4
 801b7ac:	d008      	beq.n	801b7c0 <memmove+0x28>
 801b7ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b7b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 801b7b6:	e7f8      	b.n	801b7aa <memmove+0x12>
 801b7b8:	4402      	add	r2, r0
 801b7ba:	4601      	mov	r1, r0
 801b7bc:	428a      	cmp	r2, r1
 801b7be:	d100      	bne.n	801b7c2 <memmove+0x2a>
 801b7c0:	bd10      	pop	{r4, pc}
 801b7c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801b7c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801b7ca:	e7f7      	b.n	801b7bc <memmove+0x24>

0801b7cc <memset>:
 801b7cc:	4402      	add	r2, r0
 801b7ce:	4603      	mov	r3, r0
 801b7d0:	4293      	cmp	r3, r2
 801b7d2:	d100      	bne.n	801b7d6 <memset+0xa>
 801b7d4:	4770      	bx	lr
 801b7d6:	f803 1b01 	strb.w	r1, [r3], #1
 801b7da:	e7f9      	b.n	801b7d0 <memset+0x4>

0801b7dc <strchr>:
 801b7dc:	b2c9      	uxtb	r1, r1
 801b7de:	4603      	mov	r3, r0
 801b7e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b7e4:	b11a      	cbz	r2, 801b7ee <strchr+0x12>
 801b7e6:	428a      	cmp	r2, r1
 801b7e8:	d1f9      	bne.n	801b7de <strchr+0x2>
 801b7ea:	4618      	mov	r0, r3
 801b7ec:	4770      	bx	lr
 801b7ee:	2900      	cmp	r1, #0
 801b7f0:	bf18      	it	ne
 801b7f2:	2300      	movne	r3, #0
 801b7f4:	e7f9      	b.n	801b7ea <strchr+0xe>

0801b7f6 <strncmp>:
 801b7f6:	b510      	push	{r4, lr}
 801b7f8:	b16a      	cbz	r2, 801b816 <strncmp+0x20>
 801b7fa:	3901      	subs	r1, #1
 801b7fc:	1884      	adds	r4, r0, r2
 801b7fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b802:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801b806:	429a      	cmp	r2, r3
 801b808:	d103      	bne.n	801b812 <strncmp+0x1c>
 801b80a:	42a0      	cmp	r0, r4
 801b80c:	d001      	beq.n	801b812 <strncmp+0x1c>
 801b80e:	2a00      	cmp	r2, #0
 801b810:	d1f5      	bne.n	801b7fe <strncmp+0x8>
 801b812:	1ad0      	subs	r0, r2, r3
 801b814:	bd10      	pop	{r4, pc}
 801b816:	4610      	mov	r0, r2
 801b818:	e7fc      	b.n	801b814 <strncmp+0x1e>

0801b81a <strstr>:
 801b81a:	780a      	ldrb	r2, [r1, #0]
 801b81c:	b570      	push	{r4, r5, r6, lr}
 801b81e:	b96a      	cbnz	r2, 801b83c <strstr+0x22>
 801b820:	bd70      	pop	{r4, r5, r6, pc}
 801b822:	429a      	cmp	r2, r3
 801b824:	d109      	bne.n	801b83a <strstr+0x20>
 801b826:	460c      	mov	r4, r1
 801b828:	4605      	mov	r5, r0
 801b82a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801b82e:	2b00      	cmp	r3, #0
 801b830:	d0f6      	beq.n	801b820 <strstr+0x6>
 801b832:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801b836:	429e      	cmp	r6, r3
 801b838:	d0f7      	beq.n	801b82a <strstr+0x10>
 801b83a:	3001      	adds	r0, #1
 801b83c:	7803      	ldrb	r3, [r0, #0]
 801b83e:	2b00      	cmp	r3, #0
 801b840:	d1ef      	bne.n	801b822 <strstr+0x8>
 801b842:	4618      	mov	r0, r3
 801b844:	e7ec      	b.n	801b820 <strstr+0x6>
	...

0801b848 <_close_r>:
 801b848:	b538      	push	{r3, r4, r5, lr}
 801b84a:	4d06      	ldr	r5, [pc, #24]	; (801b864 <_close_r+0x1c>)
 801b84c:	2300      	movs	r3, #0
 801b84e:	4604      	mov	r4, r0
 801b850:	4608      	mov	r0, r1
 801b852:	602b      	str	r3, [r5, #0]
 801b854:	f7e6 f8ed 	bl	8001a32 <_close>
 801b858:	1c43      	adds	r3, r0, #1
 801b85a:	d102      	bne.n	801b862 <_close_r+0x1a>
 801b85c:	682b      	ldr	r3, [r5, #0]
 801b85e:	b103      	cbz	r3, 801b862 <_close_r+0x1a>
 801b860:	6023      	str	r3, [r4, #0]
 801b862:	bd38      	pop	{r3, r4, r5, pc}
 801b864:	20011668 	.word	0x20011668

0801b868 <_lseek_r>:
 801b868:	b538      	push	{r3, r4, r5, lr}
 801b86a:	4d07      	ldr	r5, [pc, #28]	; (801b888 <_lseek_r+0x20>)
 801b86c:	4604      	mov	r4, r0
 801b86e:	4608      	mov	r0, r1
 801b870:	4611      	mov	r1, r2
 801b872:	2200      	movs	r2, #0
 801b874:	602a      	str	r2, [r5, #0]
 801b876:	461a      	mov	r2, r3
 801b878:	f7e6 f902 	bl	8001a80 <_lseek>
 801b87c:	1c43      	adds	r3, r0, #1
 801b87e:	d102      	bne.n	801b886 <_lseek_r+0x1e>
 801b880:	682b      	ldr	r3, [r5, #0]
 801b882:	b103      	cbz	r3, 801b886 <_lseek_r+0x1e>
 801b884:	6023      	str	r3, [r4, #0]
 801b886:	bd38      	pop	{r3, r4, r5, pc}
 801b888:	20011668 	.word	0x20011668

0801b88c <_read_r>:
 801b88c:	b538      	push	{r3, r4, r5, lr}
 801b88e:	4d07      	ldr	r5, [pc, #28]	; (801b8ac <_read_r+0x20>)
 801b890:	4604      	mov	r4, r0
 801b892:	4608      	mov	r0, r1
 801b894:	4611      	mov	r1, r2
 801b896:	2200      	movs	r2, #0
 801b898:	602a      	str	r2, [r5, #0]
 801b89a:	461a      	mov	r2, r3
 801b89c:	f7e6 f890 	bl	80019c0 <_read>
 801b8a0:	1c43      	adds	r3, r0, #1
 801b8a2:	d102      	bne.n	801b8aa <_read_r+0x1e>
 801b8a4:	682b      	ldr	r3, [r5, #0]
 801b8a6:	b103      	cbz	r3, 801b8aa <_read_r+0x1e>
 801b8a8:	6023      	str	r3, [r4, #0]
 801b8aa:	bd38      	pop	{r3, r4, r5, pc}
 801b8ac:	20011668 	.word	0x20011668

0801b8b0 <_sbrk_r>:
 801b8b0:	b538      	push	{r3, r4, r5, lr}
 801b8b2:	4d06      	ldr	r5, [pc, #24]	; (801b8cc <_sbrk_r+0x1c>)
 801b8b4:	2300      	movs	r3, #0
 801b8b6:	4604      	mov	r4, r0
 801b8b8:	4608      	mov	r0, r1
 801b8ba:	602b      	str	r3, [r5, #0]
 801b8bc:	f7e6 f8ee 	bl	8001a9c <_sbrk>
 801b8c0:	1c43      	adds	r3, r0, #1
 801b8c2:	d102      	bne.n	801b8ca <_sbrk_r+0x1a>
 801b8c4:	682b      	ldr	r3, [r5, #0]
 801b8c6:	b103      	cbz	r3, 801b8ca <_sbrk_r+0x1a>
 801b8c8:	6023      	str	r3, [r4, #0]
 801b8ca:	bd38      	pop	{r3, r4, r5, pc}
 801b8cc:	20011668 	.word	0x20011668

0801b8d0 <_write_r>:
 801b8d0:	b538      	push	{r3, r4, r5, lr}
 801b8d2:	4d07      	ldr	r5, [pc, #28]	; (801b8f0 <_write_r+0x20>)
 801b8d4:	4604      	mov	r4, r0
 801b8d6:	4608      	mov	r0, r1
 801b8d8:	4611      	mov	r1, r2
 801b8da:	2200      	movs	r2, #0
 801b8dc:	602a      	str	r2, [r5, #0]
 801b8de:	461a      	mov	r2, r3
 801b8e0:	f7e6 f88b 	bl	80019fa <_write>
 801b8e4:	1c43      	adds	r3, r0, #1
 801b8e6:	d102      	bne.n	801b8ee <_write_r+0x1e>
 801b8e8:	682b      	ldr	r3, [r5, #0]
 801b8ea:	b103      	cbz	r3, 801b8ee <_write_r+0x1e>
 801b8ec:	6023      	str	r3, [r4, #0]
 801b8ee:	bd38      	pop	{r3, r4, r5, pc}
 801b8f0:	20011668 	.word	0x20011668

0801b8f4 <__errno>:
 801b8f4:	4b01      	ldr	r3, [pc, #4]	; (801b8fc <__errno+0x8>)
 801b8f6:	6818      	ldr	r0, [r3, #0]
 801b8f8:	4770      	bx	lr
 801b8fa:	bf00      	nop
 801b8fc:	200003d4 	.word	0x200003d4

0801b900 <__libc_init_array>:
 801b900:	b570      	push	{r4, r5, r6, lr}
 801b902:	4d0d      	ldr	r5, [pc, #52]	; (801b938 <__libc_init_array+0x38>)
 801b904:	4c0d      	ldr	r4, [pc, #52]	; (801b93c <__libc_init_array+0x3c>)
 801b906:	1b64      	subs	r4, r4, r5
 801b908:	10a4      	asrs	r4, r4, #2
 801b90a:	2600      	movs	r6, #0
 801b90c:	42a6      	cmp	r6, r4
 801b90e:	d109      	bne.n	801b924 <__libc_init_array+0x24>
 801b910:	4d0b      	ldr	r5, [pc, #44]	; (801b940 <__libc_init_array+0x40>)
 801b912:	4c0c      	ldr	r4, [pc, #48]	; (801b944 <__libc_init_array+0x44>)
 801b914:	f000 fe6c 	bl	801c5f0 <_init>
 801b918:	1b64      	subs	r4, r4, r5
 801b91a:	10a4      	asrs	r4, r4, #2
 801b91c:	2600      	movs	r6, #0
 801b91e:	42a6      	cmp	r6, r4
 801b920:	d105      	bne.n	801b92e <__libc_init_array+0x2e>
 801b922:	bd70      	pop	{r4, r5, r6, pc}
 801b924:	f855 3b04 	ldr.w	r3, [r5], #4
 801b928:	4798      	blx	r3
 801b92a:	3601      	adds	r6, #1
 801b92c:	e7ee      	b.n	801b90c <__libc_init_array+0xc>
 801b92e:	f855 3b04 	ldr.w	r3, [r5], #4
 801b932:	4798      	blx	r3
 801b934:	3601      	adds	r6, #1
 801b936:	e7f2      	b.n	801b91e <__libc_init_array+0x1e>
 801b938:	0801db4c 	.word	0x0801db4c
 801b93c:	0801db4c 	.word	0x0801db4c
 801b940:	0801db4c 	.word	0x0801db4c
 801b944:	0801db5c 	.word	0x0801db5c

0801b948 <__retarget_lock_init_recursive>:
 801b948:	4770      	bx	lr

0801b94a <__retarget_lock_acquire_recursive>:
 801b94a:	4770      	bx	lr

0801b94c <__retarget_lock_release_recursive>:
 801b94c:	4770      	bx	lr

0801b94e <strcpy>:
 801b94e:	4603      	mov	r3, r0
 801b950:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b954:	f803 2b01 	strb.w	r2, [r3], #1
 801b958:	2a00      	cmp	r2, #0
 801b95a:	d1f9      	bne.n	801b950 <strcpy+0x2>
 801b95c:	4770      	bx	lr

0801b95e <memcpy>:
 801b95e:	440a      	add	r2, r1
 801b960:	4291      	cmp	r1, r2
 801b962:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 801b966:	d100      	bne.n	801b96a <memcpy+0xc>
 801b968:	4770      	bx	lr
 801b96a:	b510      	push	{r4, lr}
 801b96c:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b970:	f803 4f01 	strb.w	r4, [r3, #1]!
 801b974:	4291      	cmp	r1, r2
 801b976:	d1f9      	bne.n	801b96c <memcpy+0xe>
 801b978:	bd10      	pop	{r4, pc}
	...

0801b97c <__assert_func>:
 801b97c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801b97e:	4614      	mov	r4, r2
 801b980:	461a      	mov	r2, r3
 801b982:	4b09      	ldr	r3, [pc, #36]	; (801b9a8 <__assert_func+0x2c>)
 801b984:	681b      	ldr	r3, [r3, #0]
 801b986:	4605      	mov	r5, r0
 801b988:	68d8      	ldr	r0, [r3, #12]
 801b98a:	b14c      	cbz	r4, 801b9a0 <__assert_func+0x24>
 801b98c:	4b07      	ldr	r3, [pc, #28]	; (801b9ac <__assert_func+0x30>)
 801b98e:	9100      	str	r1, [sp, #0]
 801b990:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801b994:	4906      	ldr	r1, [pc, #24]	; (801b9b0 <__assert_func+0x34>)
 801b996:	462b      	mov	r3, r5
 801b998:	f000 fd48 	bl	801c42c <fiprintf>
 801b99c:	f000 fddc 	bl	801c558 <abort>
 801b9a0:	4b04      	ldr	r3, [pc, #16]	; (801b9b4 <__assert_func+0x38>)
 801b9a2:	461c      	mov	r4, r3
 801b9a4:	e7f3      	b.n	801b98e <__assert_func+0x12>
 801b9a6:	bf00      	nop
 801b9a8:	200003d4 	.word	0x200003d4
 801b9ac:	0801dad4 	.word	0x0801dad4
 801b9b0:	0801dae1 	.word	0x0801dae1
 801b9b4:	0801db0f 	.word	0x0801db0f

0801b9b8 <__env_lock>:
 801b9b8:	4801      	ldr	r0, [pc, #4]	; (801b9c0 <__env_lock+0x8>)
 801b9ba:	f7ff bfc6 	b.w	801b94a <__retarget_lock_acquire_recursive>
 801b9be:	bf00      	nop
 801b9c0:	2001166c 	.word	0x2001166c

0801b9c4 <__env_unlock>:
 801b9c4:	4801      	ldr	r0, [pc, #4]	; (801b9cc <__env_unlock+0x8>)
 801b9c6:	f7ff bfc1 	b.w	801b94c <__retarget_lock_release_recursive>
 801b9ca:	bf00      	nop
 801b9cc:	2001166c 	.word	0x2001166c

0801b9d0 <_free_r>:
 801b9d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801b9d2:	2900      	cmp	r1, #0
 801b9d4:	d044      	beq.n	801ba60 <_free_r+0x90>
 801b9d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801b9da:	9001      	str	r0, [sp, #4]
 801b9dc:	2b00      	cmp	r3, #0
 801b9de:	f1a1 0404 	sub.w	r4, r1, #4
 801b9e2:	bfb8      	it	lt
 801b9e4:	18e4      	addlt	r4, r4, r3
 801b9e6:	f7ff fa1d 	bl	801ae24 <__malloc_lock>
 801b9ea:	4a1e      	ldr	r2, [pc, #120]	; (801ba64 <_free_r+0x94>)
 801b9ec:	9801      	ldr	r0, [sp, #4]
 801b9ee:	6813      	ldr	r3, [r2, #0]
 801b9f0:	b933      	cbnz	r3, 801ba00 <_free_r+0x30>
 801b9f2:	6063      	str	r3, [r4, #4]
 801b9f4:	6014      	str	r4, [r2, #0]
 801b9f6:	b003      	add	sp, #12
 801b9f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801b9fc:	f7ff ba18 	b.w	801ae30 <__malloc_unlock>
 801ba00:	42a3      	cmp	r3, r4
 801ba02:	d908      	bls.n	801ba16 <_free_r+0x46>
 801ba04:	6825      	ldr	r5, [r4, #0]
 801ba06:	1961      	adds	r1, r4, r5
 801ba08:	428b      	cmp	r3, r1
 801ba0a:	bf01      	itttt	eq
 801ba0c:	6819      	ldreq	r1, [r3, #0]
 801ba0e:	685b      	ldreq	r3, [r3, #4]
 801ba10:	1949      	addeq	r1, r1, r5
 801ba12:	6021      	streq	r1, [r4, #0]
 801ba14:	e7ed      	b.n	801b9f2 <_free_r+0x22>
 801ba16:	461a      	mov	r2, r3
 801ba18:	685b      	ldr	r3, [r3, #4]
 801ba1a:	b10b      	cbz	r3, 801ba20 <_free_r+0x50>
 801ba1c:	42a3      	cmp	r3, r4
 801ba1e:	d9fa      	bls.n	801ba16 <_free_r+0x46>
 801ba20:	6811      	ldr	r1, [r2, #0]
 801ba22:	1855      	adds	r5, r2, r1
 801ba24:	42a5      	cmp	r5, r4
 801ba26:	d10b      	bne.n	801ba40 <_free_r+0x70>
 801ba28:	6824      	ldr	r4, [r4, #0]
 801ba2a:	4421      	add	r1, r4
 801ba2c:	1854      	adds	r4, r2, r1
 801ba2e:	42a3      	cmp	r3, r4
 801ba30:	6011      	str	r1, [r2, #0]
 801ba32:	d1e0      	bne.n	801b9f6 <_free_r+0x26>
 801ba34:	681c      	ldr	r4, [r3, #0]
 801ba36:	685b      	ldr	r3, [r3, #4]
 801ba38:	6053      	str	r3, [r2, #4]
 801ba3a:	440c      	add	r4, r1
 801ba3c:	6014      	str	r4, [r2, #0]
 801ba3e:	e7da      	b.n	801b9f6 <_free_r+0x26>
 801ba40:	d902      	bls.n	801ba48 <_free_r+0x78>
 801ba42:	230c      	movs	r3, #12
 801ba44:	6003      	str	r3, [r0, #0]
 801ba46:	e7d6      	b.n	801b9f6 <_free_r+0x26>
 801ba48:	6825      	ldr	r5, [r4, #0]
 801ba4a:	1961      	adds	r1, r4, r5
 801ba4c:	428b      	cmp	r3, r1
 801ba4e:	bf04      	itt	eq
 801ba50:	6819      	ldreq	r1, [r3, #0]
 801ba52:	685b      	ldreq	r3, [r3, #4]
 801ba54:	6063      	str	r3, [r4, #4]
 801ba56:	bf04      	itt	eq
 801ba58:	1949      	addeq	r1, r1, r5
 801ba5a:	6021      	streq	r1, [r4, #0]
 801ba5c:	6054      	str	r4, [r2, #4]
 801ba5e:	e7ca      	b.n	801b9f6 <_free_r+0x26>
 801ba60:	b003      	add	sp, #12
 801ba62:	bd30      	pop	{r4, r5, pc}
 801ba64:	20011524 	.word	0x20011524

0801ba68 <_malloc_usable_size_r>:
 801ba68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ba6c:	1f18      	subs	r0, r3, #4
 801ba6e:	2b00      	cmp	r3, #0
 801ba70:	bfbc      	itt	lt
 801ba72:	580b      	ldrlt	r3, [r1, r0]
 801ba74:	18c0      	addlt	r0, r0, r3
 801ba76:	4770      	bx	lr

0801ba78 <__ssputs_r>:
 801ba78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ba7c:	688e      	ldr	r6, [r1, #8]
 801ba7e:	461f      	mov	r7, r3
 801ba80:	42be      	cmp	r6, r7
 801ba82:	680b      	ldr	r3, [r1, #0]
 801ba84:	4682      	mov	sl, r0
 801ba86:	460c      	mov	r4, r1
 801ba88:	4690      	mov	r8, r2
 801ba8a:	d82c      	bhi.n	801bae6 <__ssputs_r+0x6e>
 801ba8c:	898a      	ldrh	r2, [r1, #12]
 801ba8e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801ba92:	d026      	beq.n	801bae2 <__ssputs_r+0x6a>
 801ba94:	6965      	ldr	r5, [r4, #20]
 801ba96:	6909      	ldr	r1, [r1, #16]
 801ba98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801ba9c:	eba3 0901 	sub.w	r9, r3, r1
 801baa0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801baa4:	1c7b      	adds	r3, r7, #1
 801baa6:	444b      	add	r3, r9
 801baa8:	106d      	asrs	r5, r5, #1
 801baaa:	429d      	cmp	r5, r3
 801baac:	bf38      	it	cc
 801baae:	461d      	movcc	r5, r3
 801bab0:	0553      	lsls	r3, r2, #21
 801bab2:	d527      	bpl.n	801bb04 <__ssputs_r+0x8c>
 801bab4:	4629      	mov	r1, r5
 801bab6:	f7ff f935 	bl	801ad24 <_malloc_r>
 801baba:	4606      	mov	r6, r0
 801babc:	b360      	cbz	r0, 801bb18 <__ssputs_r+0xa0>
 801babe:	6921      	ldr	r1, [r4, #16]
 801bac0:	464a      	mov	r2, r9
 801bac2:	f7ff ff4c 	bl	801b95e <memcpy>
 801bac6:	89a3      	ldrh	r3, [r4, #12]
 801bac8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801bacc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bad0:	81a3      	strh	r3, [r4, #12]
 801bad2:	6126      	str	r6, [r4, #16]
 801bad4:	6165      	str	r5, [r4, #20]
 801bad6:	444e      	add	r6, r9
 801bad8:	eba5 0509 	sub.w	r5, r5, r9
 801badc:	6026      	str	r6, [r4, #0]
 801bade:	60a5      	str	r5, [r4, #8]
 801bae0:	463e      	mov	r6, r7
 801bae2:	42be      	cmp	r6, r7
 801bae4:	d900      	bls.n	801bae8 <__ssputs_r+0x70>
 801bae6:	463e      	mov	r6, r7
 801bae8:	6820      	ldr	r0, [r4, #0]
 801baea:	4632      	mov	r2, r6
 801baec:	4641      	mov	r1, r8
 801baee:	f7ff fe53 	bl	801b798 <memmove>
 801baf2:	68a3      	ldr	r3, [r4, #8]
 801baf4:	1b9b      	subs	r3, r3, r6
 801baf6:	60a3      	str	r3, [r4, #8]
 801baf8:	6823      	ldr	r3, [r4, #0]
 801bafa:	4433      	add	r3, r6
 801bafc:	6023      	str	r3, [r4, #0]
 801bafe:	2000      	movs	r0, #0
 801bb00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bb04:	462a      	mov	r2, r5
 801bb06:	f7ff fa0d 	bl	801af24 <_realloc_r>
 801bb0a:	4606      	mov	r6, r0
 801bb0c:	2800      	cmp	r0, #0
 801bb0e:	d1e0      	bne.n	801bad2 <__ssputs_r+0x5a>
 801bb10:	6921      	ldr	r1, [r4, #16]
 801bb12:	4650      	mov	r0, sl
 801bb14:	f7ff ff5c 	bl	801b9d0 <_free_r>
 801bb18:	230c      	movs	r3, #12
 801bb1a:	f8ca 3000 	str.w	r3, [sl]
 801bb1e:	89a3      	ldrh	r3, [r4, #12]
 801bb20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bb24:	81a3      	strh	r3, [r4, #12]
 801bb26:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bb2a:	e7e9      	b.n	801bb00 <__ssputs_r+0x88>

0801bb2c <_svfiprintf_r>:
 801bb2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bb30:	4698      	mov	r8, r3
 801bb32:	898b      	ldrh	r3, [r1, #12]
 801bb34:	061b      	lsls	r3, r3, #24
 801bb36:	b09d      	sub	sp, #116	; 0x74
 801bb38:	4607      	mov	r7, r0
 801bb3a:	460d      	mov	r5, r1
 801bb3c:	4614      	mov	r4, r2
 801bb3e:	d50e      	bpl.n	801bb5e <_svfiprintf_r+0x32>
 801bb40:	690b      	ldr	r3, [r1, #16]
 801bb42:	b963      	cbnz	r3, 801bb5e <_svfiprintf_r+0x32>
 801bb44:	2140      	movs	r1, #64	; 0x40
 801bb46:	f7ff f8ed 	bl	801ad24 <_malloc_r>
 801bb4a:	6028      	str	r0, [r5, #0]
 801bb4c:	6128      	str	r0, [r5, #16]
 801bb4e:	b920      	cbnz	r0, 801bb5a <_svfiprintf_r+0x2e>
 801bb50:	230c      	movs	r3, #12
 801bb52:	603b      	str	r3, [r7, #0]
 801bb54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bb58:	e0d0      	b.n	801bcfc <_svfiprintf_r+0x1d0>
 801bb5a:	2340      	movs	r3, #64	; 0x40
 801bb5c:	616b      	str	r3, [r5, #20]
 801bb5e:	2300      	movs	r3, #0
 801bb60:	9309      	str	r3, [sp, #36]	; 0x24
 801bb62:	2320      	movs	r3, #32
 801bb64:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801bb68:	f8cd 800c 	str.w	r8, [sp, #12]
 801bb6c:	2330      	movs	r3, #48	; 0x30
 801bb6e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 801bd14 <_svfiprintf_r+0x1e8>
 801bb72:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801bb76:	f04f 0901 	mov.w	r9, #1
 801bb7a:	4623      	mov	r3, r4
 801bb7c:	469a      	mov	sl, r3
 801bb7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bb82:	b10a      	cbz	r2, 801bb88 <_svfiprintf_r+0x5c>
 801bb84:	2a25      	cmp	r2, #37	; 0x25
 801bb86:	d1f9      	bne.n	801bb7c <_svfiprintf_r+0x50>
 801bb88:	ebba 0b04 	subs.w	fp, sl, r4
 801bb8c:	d00b      	beq.n	801bba6 <_svfiprintf_r+0x7a>
 801bb8e:	465b      	mov	r3, fp
 801bb90:	4622      	mov	r2, r4
 801bb92:	4629      	mov	r1, r5
 801bb94:	4638      	mov	r0, r7
 801bb96:	f7ff ff6f 	bl	801ba78 <__ssputs_r>
 801bb9a:	3001      	adds	r0, #1
 801bb9c:	f000 80a9 	beq.w	801bcf2 <_svfiprintf_r+0x1c6>
 801bba0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801bba2:	445a      	add	r2, fp
 801bba4:	9209      	str	r2, [sp, #36]	; 0x24
 801bba6:	f89a 3000 	ldrb.w	r3, [sl]
 801bbaa:	2b00      	cmp	r3, #0
 801bbac:	f000 80a1 	beq.w	801bcf2 <_svfiprintf_r+0x1c6>
 801bbb0:	2300      	movs	r3, #0
 801bbb2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801bbb6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801bbba:	f10a 0a01 	add.w	sl, sl, #1
 801bbbe:	9304      	str	r3, [sp, #16]
 801bbc0:	9307      	str	r3, [sp, #28]
 801bbc2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801bbc6:	931a      	str	r3, [sp, #104]	; 0x68
 801bbc8:	4654      	mov	r4, sl
 801bbca:	2205      	movs	r2, #5
 801bbcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bbd0:	4850      	ldr	r0, [pc, #320]	; (801bd14 <_svfiprintf_r+0x1e8>)
 801bbd2:	f7e4 fb4d 	bl	8000270 <memchr>
 801bbd6:	9a04      	ldr	r2, [sp, #16]
 801bbd8:	b9d8      	cbnz	r0, 801bc12 <_svfiprintf_r+0xe6>
 801bbda:	06d0      	lsls	r0, r2, #27
 801bbdc:	bf44      	itt	mi
 801bbde:	2320      	movmi	r3, #32
 801bbe0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801bbe4:	0711      	lsls	r1, r2, #28
 801bbe6:	bf44      	itt	mi
 801bbe8:	232b      	movmi	r3, #43	; 0x2b
 801bbea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801bbee:	f89a 3000 	ldrb.w	r3, [sl]
 801bbf2:	2b2a      	cmp	r3, #42	; 0x2a
 801bbf4:	d015      	beq.n	801bc22 <_svfiprintf_r+0xf6>
 801bbf6:	9a07      	ldr	r2, [sp, #28]
 801bbf8:	4654      	mov	r4, sl
 801bbfa:	2000      	movs	r0, #0
 801bbfc:	f04f 0c0a 	mov.w	ip, #10
 801bc00:	4621      	mov	r1, r4
 801bc02:	f811 3b01 	ldrb.w	r3, [r1], #1
 801bc06:	3b30      	subs	r3, #48	; 0x30
 801bc08:	2b09      	cmp	r3, #9
 801bc0a:	d94d      	bls.n	801bca8 <_svfiprintf_r+0x17c>
 801bc0c:	b1b0      	cbz	r0, 801bc3c <_svfiprintf_r+0x110>
 801bc0e:	9207      	str	r2, [sp, #28]
 801bc10:	e014      	b.n	801bc3c <_svfiprintf_r+0x110>
 801bc12:	eba0 0308 	sub.w	r3, r0, r8
 801bc16:	fa09 f303 	lsl.w	r3, r9, r3
 801bc1a:	4313      	orrs	r3, r2
 801bc1c:	9304      	str	r3, [sp, #16]
 801bc1e:	46a2      	mov	sl, r4
 801bc20:	e7d2      	b.n	801bbc8 <_svfiprintf_r+0x9c>
 801bc22:	9b03      	ldr	r3, [sp, #12]
 801bc24:	1d19      	adds	r1, r3, #4
 801bc26:	681b      	ldr	r3, [r3, #0]
 801bc28:	9103      	str	r1, [sp, #12]
 801bc2a:	2b00      	cmp	r3, #0
 801bc2c:	bfbb      	ittet	lt
 801bc2e:	425b      	neglt	r3, r3
 801bc30:	f042 0202 	orrlt.w	r2, r2, #2
 801bc34:	9307      	strge	r3, [sp, #28]
 801bc36:	9307      	strlt	r3, [sp, #28]
 801bc38:	bfb8      	it	lt
 801bc3a:	9204      	strlt	r2, [sp, #16]
 801bc3c:	7823      	ldrb	r3, [r4, #0]
 801bc3e:	2b2e      	cmp	r3, #46	; 0x2e
 801bc40:	d10c      	bne.n	801bc5c <_svfiprintf_r+0x130>
 801bc42:	7863      	ldrb	r3, [r4, #1]
 801bc44:	2b2a      	cmp	r3, #42	; 0x2a
 801bc46:	d134      	bne.n	801bcb2 <_svfiprintf_r+0x186>
 801bc48:	9b03      	ldr	r3, [sp, #12]
 801bc4a:	1d1a      	adds	r2, r3, #4
 801bc4c:	681b      	ldr	r3, [r3, #0]
 801bc4e:	9203      	str	r2, [sp, #12]
 801bc50:	2b00      	cmp	r3, #0
 801bc52:	bfb8      	it	lt
 801bc54:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801bc58:	3402      	adds	r4, #2
 801bc5a:	9305      	str	r3, [sp, #20]
 801bc5c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801bd24 <_svfiprintf_r+0x1f8>
 801bc60:	7821      	ldrb	r1, [r4, #0]
 801bc62:	2203      	movs	r2, #3
 801bc64:	4650      	mov	r0, sl
 801bc66:	f7e4 fb03 	bl	8000270 <memchr>
 801bc6a:	b138      	cbz	r0, 801bc7c <_svfiprintf_r+0x150>
 801bc6c:	9b04      	ldr	r3, [sp, #16]
 801bc6e:	eba0 000a 	sub.w	r0, r0, sl
 801bc72:	2240      	movs	r2, #64	; 0x40
 801bc74:	4082      	lsls	r2, r0
 801bc76:	4313      	orrs	r3, r2
 801bc78:	3401      	adds	r4, #1
 801bc7a:	9304      	str	r3, [sp, #16]
 801bc7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bc80:	4825      	ldr	r0, [pc, #148]	; (801bd18 <_svfiprintf_r+0x1ec>)
 801bc82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801bc86:	2206      	movs	r2, #6
 801bc88:	f7e4 faf2 	bl	8000270 <memchr>
 801bc8c:	2800      	cmp	r0, #0
 801bc8e:	d038      	beq.n	801bd02 <_svfiprintf_r+0x1d6>
 801bc90:	4b22      	ldr	r3, [pc, #136]	; (801bd1c <_svfiprintf_r+0x1f0>)
 801bc92:	bb1b      	cbnz	r3, 801bcdc <_svfiprintf_r+0x1b0>
 801bc94:	9b03      	ldr	r3, [sp, #12]
 801bc96:	3307      	adds	r3, #7
 801bc98:	f023 0307 	bic.w	r3, r3, #7
 801bc9c:	3308      	adds	r3, #8
 801bc9e:	9303      	str	r3, [sp, #12]
 801bca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bca2:	4433      	add	r3, r6
 801bca4:	9309      	str	r3, [sp, #36]	; 0x24
 801bca6:	e768      	b.n	801bb7a <_svfiprintf_r+0x4e>
 801bca8:	fb0c 3202 	mla	r2, ip, r2, r3
 801bcac:	460c      	mov	r4, r1
 801bcae:	2001      	movs	r0, #1
 801bcb0:	e7a6      	b.n	801bc00 <_svfiprintf_r+0xd4>
 801bcb2:	2300      	movs	r3, #0
 801bcb4:	3401      	adds	r4, #1
 801bcb6:	9305      	str	r3, [sp, #20]
 801bcb8:	4619      	mov	r1, r3
 801bcba:	f04f 0c0a 	mov.w	ip, #10
 801bcbe:	4620      	mov	r0, r4
 801bcc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 801bcc4:	3a30      	subs	r2, #48	; 0x30
 801bcc6:	2a09      	cmp	r2, #9
 801bcc8:	d903      	bls.n	801bcd2 <_svfiprintf_r+0x1a6>
 801bcca:	2b00      	cmp	r3, #0
 801bccc:	d0c6      	beq.n	801bc5c <_svfiprintf_r+0x130>
 801bcce:	9105      	str	r1, [sp, #20]
 801bcd0:	e7c4      	b.n	801bc5c <_svfiprintf_r+0x130>
 801bcd2:	fb0c 2101 	mla	r1, ip, r1, r2
 801bcd6:	4604      	mov	r4, r0
 801bcd8:	2301      	movs	r3, #1
 801bcda:	e7f0      	b.n	801bcbe <_svfiprintf_r+0x192>
 801bcdc:	ab03      	add	r3, sp, #12
 801bcde:	9300      	str	r3, [sp, #0]
 801bce0:	462a      	mov	r2, r5
 801bce2:	4b0f      	ldr	r3, [pc, #60]	; (801bd20 <_svfiprintf_r+0x1f4>)
 801bce4:	a904      	add	r1, sp, #16
 801bce6:	4638      	mov	r0, r7
 801bce8:	f3af 8000 	nop.w
 801bcec:	1c42      	adds	r2, r0, #1
 801bcee:	4606      	mov	r6, r0
 801bcf0:	d1d6      	bne.n	801bca0 <_svfiprintf_r+0x174>
 801bcf2:	89ab      	ldrh	r3, [r5, #12]
 801bcf4:	065b      	lsls	r3, r3, #25
 801bcf6:	f53f af2d 	bmi.w	801bb54 <_svfiprintf_r+0x28>
 801bcfa:	9809      	ldr	r0, [sp, #36]	; 0x24
 801bcfc:	b01d      	add	sp, #116	; 0x74
 801bcfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bd02:	ab03      	add	r3, sp, #12
 801bd04:	9300      	str	r3, [sp, #0]
 801bd06:	462a      	mov	r2, r5
 801bd08:	4b05      	ldr	r3, [pc, #20]	; (801bd20 <_svfiprintf_r+0x1f4>)
 801bd0a:	a904      	add	r1, sp, #16
 801bd0c:	4638      	mov	r0, r7
 801bd0e:	f000 f9bd 	bl	801c08c <_printf_i>
 801bd12:	e7eb      	b.n	801bcec <_svfiprintf_r+0x1c0>
 801bd14:	0801db10 	.word	0x0801db10
 801bd18:	0801db1a 	.word	0x0801db1a
 801bd1c:	00000000 	.word	0x00000000
 801bd20:	0801ba79 	.word	0x0801ba79
 801bd24:	0801db16 	.word	0x0801db16

0801bd28 <__sfputc_r>:
 801bd28:	6893      	ldr	r3, [r2, #8]
 801bd2a:	3b01      	subs	r3, #1
 801bd2c:	2b00      	cmp	r3, #0
 801bd2e:	b410      	push	{r4}
 801bd30:	6093      	str	r3, [r2, #8]
 801bd32:	da08      	bge.n	801bd46 <__sfputc_r+0x1e>
 801bd34:	6994      	ldr	r4, [r2, #24]
 801bd36:	42a3      	cmp	r3, r4
 801bd38:	db01      	blt.n	801bd3e <__sfputc_r+0x16>
 801bd3a:	290a      	cmp	r1, #10
 801bd3c:	d103      	bne.n	801bd46 <__sfputc_r+0x1e>
 801bd3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bd42:	f7ff bc83 	b.w	801b64c <__swbuf_r>
 801bd46:	6813      	ldr	r3, [r2, #0]
 801bd48:	1c58      	adds	r0, r3, #1
 801bd4a:	6010      	str	r0, [r2, #0]
 801bd4c:	7019      	strb	r1, [r3, #0]
 801bd4e:	4608      	mov	r0, r1
 801bd50:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bd54:	4770      	bx	lr

0801bd56 <__sfputs_r>:
 801bd56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bd58:	4606      	mov	r6, r0
 801bd5a:	460f      	mov	r7, r1
 801bd5c:	4614      	mov	r4, r2
 801bd5e:	18d5      	adds	r5, r2, r3
 801bd60:	42ac      	cmp	r4, r5
 801bd62:	d101      	bne.n	801bd68 <__sfputs_r+0x12>
 801bd64:	2000      	movs	r0, #0
 801bd66:	e007      	b.n	801bd78 <__sfputs_r+0x22>
 801bd68:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bd6c:	463a      	mov	r2, r7
 801bd6e:	4630      	mov	r0, r6
 801bd70:	f7ff ffda 	bl	801bd28 <__sfputc_r>
 801bd74:	1c43      	adds	r3, r0, #1
 801bd76:	d1f3      	bne.n	801bd60 <__sfputs_r+0xa>
 801bd78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801bd7c <_vfiprintf_r>:
 801bd7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bd80:	460d      	mov	r5, r1
 801bd82:	b09d      	sub	sp, #116	; 0x74
 801bd84:	4614      	mov	r4, r2
 801bd86:	4698      	mov	r8, r3
 801bd88:	4606      	mov	r6, r0
 801bd8a:	b118      	cbz	r0, 801bd94 <_vfiprintf_r+0x18>
 801bd8c:	6a03      	ldr	r3, [r0, #32]
 801bd8e:	b90b      	cbnz	r3, 801bd94 <_vfiprintf_r+0x18>
 801bd90:	f7ff fa00 	bl	801b194 <__sinit>
 801bd94:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801bd96:	07d9      	lsls	r1, r3, #31
 801bd98:	d405      	bmi.n	801bda6 <_vfiprintf_r+0x2a>
 801bd9a:	89ab      	ldrh	r3, [r5, #12]
 801bd9c:	059a      	lsls	r2, r3, #22
 801bd9e:	d402      	bmi.n	801bda6 <_vfiprintf_r+0x2a>
 801bda0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801bda2:	f7ff fdd2 	bl	801b94a <__retarget_lock_acquire_recursive>
 801bda6:	89ab      	ldrh	r3, [r5, #12]
 801bda8:	071b      	lsls	r3, r3, #28
 801bdaa:	d501      	bpl.n	801bdb0 <_vfiprintf_r+0x34>
 801bdac:	692b      	ldr	r3, [r5, #16]
 801bdae:	b99b      	cbnz	r3, 801bdd8 <_vfiprintf_r+0x5c>
 801bdb0:	4629      	mov	r1, r5
 801bdb2:	4630      	mov	r0, r6
 801bdb4:	f7ff fc88 	bl	801b6c8 <__swsetup_r>
 801bdb8:	b170      	cbz	r0, 801bdd8 <_vfiprintf_r+0x5c>
 801bdba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801bdbc:	07dc      	lsls	r4, r3, #31
 801bdbe:	d504      	bpl.n	801bdca <_vfiprintf_r+0x4e>
 801bdc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bdc4:	b01d      	add	sp, #116	; 0x74
 801bdc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bdca:	89ab      	ldrh	r3, [r5, #12]
 801bdcc:	0598      	lsls	r0, r3, #22
 801bdce:	d4f7      	bmi.n	801bdc0 <_vfiprintf_r+0x44>
 801bdd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801bdd2:	f7ff fdbb 	bl	801b94c <__retarget_lock_release_recursive>
 801bdd6:	e7f3      	b.n	801bdc0 <_vfiprintf_r+0x44>
 801bdd8:	2300      	movs	r3, #0
 801bdda:	9309      	str	r3, [sp, #36]	; 0x24
 801bddc:	2320      	movs	r3, #32
 801bdde:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801bde2:	f8cd 800c 	str.w	r8, [sp, #12]
 801bde6:	2330      	movs	r3, #48	; 0x30
 801bde8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801bf9c <_vfiprintf_r+0x220>
 801bdec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801bdf0:	f04f 0901 	mov.w	r9, #1
 801bdf4:	4623      	mov	r3, r4
 801bdf6:	469a      	mov	sl, r3
 801bdf8:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bdfc:	b10a      	cbz	r2, 801be02 <_vfiprintf_r+0x86>
 801bdfe:	2a25      	cmp	r2, #37	; 0x25
 801be00:	d1f9      	bne.n	801bdf6 <_vfiprintf_r+0x7a>
 801be02:	ebba 0b04 	subs.w	fp, sl, r4
 801be06:	d00b      	beq.n	801be20 <_vfiprintf_r+0xa4>
 801be08:	465b      	mov	r3, fp
 801be0a:	4622      	mov	r2, r4
 801be0c:	4629      	mov	r1, r5
 801be0e:	4630      	mov	r0, r6
 801be10:	f7ff ffa1 	bl	801bd56 <__sfputs_r>
 801be14:	3001      	adds	r0, #1
 801be16:	f000 80a9 	beq.w	801bf6c <_vfiprintf_r+0x1f0>
 801be1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801be1c:	445a      	add	r2, fp
 801be1e:	9209      	str	r2, [sp, #36]	; 0x24
 801be20:	f89a 3000 	ldrb.w	r3, [sl]
 801be24:	2b00      	cmp	r3, #0
 801be26:	f000 80a1 	beq.w	801bf6c <_vfiprintf_r+0x1f0>
 801be2a:	2300      	movs	r3, #0
 801be2c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801be30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801be34:	f10a 0a01 	add.w	sl, sl, #1
 801be38:	9304      	str	r3, [sp, #16]
 801be3a:	9307      	str	r3, [sp, #28]
 801be3c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801be40:	931a      	str	r3, [sp, #104]	; 0x68
 801be42:	4654      	mov	r4, sl
 801be44:	2205      	movs	r2, #5
 801be46:	f814 1b01 	ldrb.w	r1, [r4], #1
 801be4a:	4854      	ldr	r0, [pc, #336]	; (801bf9c <_vfiprintf_r+0x220>)
 801be4c:	f7e4 fa10 	bl	8000270 <memchr>
 801be50:	9a04      	ldr	r2, [sp, #16]
 801be52:	b9d8      	cbnz	r0, 801be8c <_vfiprintf_r+0x110>
 801be54:	06d1      	lsls	r1, r2, #27
 801be56:	bf44      	itt	mi
 801be58:	2320      	movmi	r3, #32
 801be5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801be5e:	0713      	lsls	r3, r2, #28
 801be60:	bf44      	itt	mi
 801be62:	232b      	movmi	r3, #43	; 0x2b
 801be64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801be68:	f89a 3000 	ldrb.w	r3, [sl]
 801be6c:	2b2a      	cmp	r3, #42	; 0x2a
 801be6e:	d015      	beq.n	801be9c <_vfiprintf_r+0x120>
 801be70:	9a07      	ldr	r2, [sp, #28]
 801be72:	4654      	mov	r4, sl
 801be74:	2000      	movs	r0, #0
 801be76:	f04f 0c0a 	mov.w	ip, #10
 801be7a:	4621      	mov	r1, r4
 801be7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801be80:	3b30      	subs	r3, #48	; 0x30
 801be82:	2b09      	cmp	r3, #9
 801be84:	d94d      	bls.n	801bf22 <_vfiprintf_r+0x1a6>
 801be86:	b1b0      	cbz	r0, 801beb6 <_vfiprintf_r+0x13a>
 801be88:	9207      	str	r2, [sp, #28]
 801be8a:	e014      	b.n	801beb6 <_vfiprintf_r+0x13a>
 801be8c:	eba0 0308 	sub.w	r3, r0, r8
 801be90:	fa09 f303 	lsl.w	r3, r9, r3
 801be94:	4313      	orrs	r3, r2
 801be96:	9304      	str	r3, [sp, #16]
 801be98:	46a2      	mov	sl, r4
 801be9a:	e7d2      	b.n	801be42 <_vfiprintf_r+0xc6>
 801be9c:	9b03      	ldr	r3, [sp, #12]
 801be9e:	1d19      	adds	r1, r3, #4
 801bea0:	681b      	ldr	r3, [r3, #0]
 801bea2:	9103      	str	r1, [sp, #12]
 801bea4:	2b00      	cmp	r3, #0
 801bea6:	bfbb      	ittet	lt
 801bea8:	425b      	neglt	r3, r3
 801beaa:	f042 0202 	orrlt.w	r2, r2, #2
 801beae:	9307      	strge	r3, [sp, #28]
 801beb0:	9307      	strlt	r3, [sp, #28]
 801beb2:	bfb8      	it	lt
 801beb4:	9204      	strlt	r2, [sp, #16]
 801beb6:	7823      	ldrb	r3, [r4, #0]
 801beb8:	2b2e      	cmp	r3, #46	; 0x2e
 801beba:	d10c      	bne.n	801bed6 <_vfiprintf_r+0x15a>
 801bebc:	7863      	ldrb	r3, [r4, #1]
 801bebe:	2b2a      	cmp	r3, #42	; 0x2a
 801bec0:	d134      	bne.n	801bf2c <_vfiprintf_r+0x1b0>
 801bec2:	9b03      	ldr	r3, [sp, #12]
 801bec4:	1d1a      	adds	r2, r3, #4
 801bec6:	681b      	ldr	r3, [r3, #0]
 801bec8:	9203      	str	r2, [sp, #12]
 801beca:	2b00      	cmp	r3, #0
 801becc:	bfb8      	it	lt
 801bece:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801bed2:	3402      	adds	r4, #2
 801bed4:	9305      	str	r3, [sp, #20]
 801bed6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801bfac <_vfiprintf_r+0x230>
 801beda:	7821      	ldrb	r1, [r4, #0]
 801bedc:	2203      	movs	r2, #3
 801bede:	4650      	mov	r0, sl
 801bee0:	f7e4 f9c6 	bl	8000270 <memchr>
 801bee4:	b138      	cbz	r0, 801bef6 <_vfiprintf_r+0x17a>
 801bee6:	9b04      	ldr	r3, [sp, #16]
 801bee8:	eba0 000a 	sub.w	r0, r0, sl
 801beec:	2240      	movs	r2, #64	; 0x40
 801beee:	4082      	lsls	r2, r0
 801bef0:	4313      	orrs	r3, r2
 801bef2:	3401      	adds	r4, #1
 801bef4:	9304      	str	r3, [sp, #16]
 801bef6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801befa:	4829      	ldr	r0, [pc, #164]	; (801bfa0 <_vfiprintf_r+0x224>)
 801befc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801bf00:	2206      	movs	r2, #6
 801bf02:	f7e4 f9b5 	bl	8000270 <memchr>
 801bf06:	2800      	cmp	r0, #0
 801bf08:	d03f      	beq.n	801bf8a <_vfiprintf_r+0x20e>
 801bf0a:	4b26      	ldr	r3, [pc, #152]	; (801bfa4 <_vfiprintf_r+0x228>)
 801bf0c:	bb1b      	cbnz	r3, 801bf56 <_vfiprintf_r+0x1da>
 801bf0e:	9b03      	ldr	r3, [sp, #12]
 801bf10:	3307      	adds	r3, #7
 801bf12:	f023 0307 	bic.w	r3, r3, #7
 801bf16:	3308      	adds	r3, #8
 801bf18:	9303      	str	r3, [sp, #12]
 801bf1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bf1c:	443b      	add	r3, r7
 801bf1e:	9309      	str	r3, [sp, #36]	; 0x24
 801bf20:	e768      	b.n	801bdf4 <_vfiprintf_r+0x78>
 801bf22:	fb0c 3202 	mla	r2, ip, r2, r3
 801bf26:	460c      	mov	r4, r1
 801bf28:	2001      	movs	r0, #1
 801bf2a:	e7a6      	b.n	801be7a <_vfiprintf_r+0xfe>
 801bf2c:	2300      	movs	r3, #0
 801bf2e:	3401      	adds	r4, #1
 801bf30:	9305      	str	r3, [sp, #20]
 801bf32:	4619      	mov	r1, r3
 801bf34:	f04f 0c0a 	mov.w	ip, #10
 801bf38:	4620      	mov	r0, r4
 801bf3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801bf3e:	3a30      	subs	r2, #48	; 0x30
 801bf40:	2a09      	cmp	r2, #9
 801bf42:	d903      	bls.n	801bf4c <_vfiprintf_r+0x1d0>
 801bf44:	2b00      	cmp	r3, #0
 801bf46:	d0c6      	beq.n	801bed6 <_vfiprintf_r+0x15a>
 801bf48:	9105      	str	r1, [sp, #20]
 801bf4a:	e7c4      	b.n	801bed6 <_vfiprintf_r+0x15a>
 801bf4c:	fb0c 2101 	mla	r1, ip, r1, r2
 801bf50:	4604      	mov	r4, r0
 801bf52:	2301      	movs	r3, #1
 801bf54:	e7f0      	b.n	801bf38 <_vfiprintf_r+0x1bc>
 801bf56:	ab03      	add	r3, sp, #12
 801bf58:	9300      	str	r3, [sp, #0]
 801bf5a:	462a      	mov	r2, r5
 801bf5c:	4b12      	ldr	r3, [pc, #72]	; (801bfa8 <_vfiprintf_r+0x22c>)
 801bf5e:	a904      	add	r1, sp, #16
 801bf60:	4630      	mov	r0, r6
 801bf62:	f3af 8000 	nop.w
 801bf66:	4607      	mov	r7, r0
 801bf68:	1c78      	adds	r0, r7, #1
 801bf6a:	d1d6      	bne.n	801bf1a <_vfiprintf_r+0x19e>
 801bf6c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801bf6e:	07d9      	lsls	r1, r3, #31
 801bf70:	d405      	bmi.n	801bf7e <_vfiprintf_r+0x202>
 801bf72:	89ab      	ldrh	r3, [r5, #12]
 801bf74:	059a      	lsls	r2, r3, #22
 801bf76:	d402      	bmi.n	801bf7e <_vfiprintf_r+0x202>
 801bf78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801bf7a:	f7ff fce7 	bl	801b94c <__retarget_lock_release_recursive>
 801bf7e:	89ab      	ldrh	r3, [r5, #12]
 801bf80:	065b      	lsls	r3, r3, #25
 801bf82:	f53f af1d 	bmi.w	801bdc0 <_vfiprintf_r+0x44>
 801bf86:	9809      	ldr	r0, [sp, #36]	; 0x24
 801bf88:	e71c      	b.n	801bdc4 <_vfiprintf_r+0x48>
 801bf8a:	ab03      	add	r3, sp, #12
 801bf8c:	9300      	str	r3, [sp, #0]
 801bf8e:	462a      	mov	r2, r5
 801bf90:	4b05      	ldr	r3, [pc, #20]	; (801bfa8 <_vfiprintf_r+0x22c>)
 801bf92:	a904      	add	r1, sp, #16
 801bf94:	4630      	mov	r0, r6
 801bf96:	f000 f879 	bl	801c08c <_printf_i>
 801bf9a:	e7e4      	b.n	801bf66 <_vfiprintf_r+0x1ea>
 801bf9c:	0801db10 	.word	0x0801db10
 801bfa0:	0801db1a 	.word	0x0801db1a
 801bfa4:	00000000 	.word	0x00000000
 801bfa8:	0801bd57 	.word	0x0801bd57
 801bfac:	0801db16 	.word	0x0801db16

0801bfb0 <_printf_common>:
 801bfb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bfb4:	4616      	mov	r6, r2
 801bfb6:	4699      	mov	r9, r3
 801bfb8:	688a      	ldr	r2, [r1, #8]
 801bfba:	690b      	ldr	r3, [r1, #16]
 801bfbc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801bfc0:	4293      	cmp	r3, r2
 801bfc2:	bfb8      	it	lt
 801bfc4:	4613      	movlt	r3, r2
 801bfc6:	6033      	str	r3, [r6, #0]
 801bfc8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801bfcc:	4607      	mov	r7, r0
 801bfce:	460c      	mov	r4, r1
 801bfd0:	b10a      	cbz	r2, 801bfd6 <_printf_common+0x26>
 801bfd2:	3301      	adds	r3, #1
 801bfd4:	6033      	str	r3, [r6, #0]
 801bfd6:	6823      	ldr	r3, [r4, #0]
 801bfd8:	0699      	lsls	r1, r3, #26
 801bfda:	bf42      	ittt	mi
 801bfdc:	6833      	ldrmi	r3, [r6, #0]
 801bfde:	3302      	addmi	r3, #2
 801bfe0:	6033      	strmi	r3, [r6, #0]
 801bfe2:	6825      	ldr	r5, [r4, #0]
 801bfe4:	f015 0506 	ands.w	r5, r5, #6
 801bfe8:	d106      	bne.n	801bff8 <_printf_common+0x48>
 801bfea:	f104 0a19 	add.w	sl, r4, #25
 801bfee:	68e3      	ldr	r3, [r4, #12]
 801bff0:	6832      	ldr	r2, [r6, #0]
 801bff2:	1a9b      	subs	r3, r3, r2
 801bff4:	42ab      	cmp	r3, r5
 801bff6:	dc26      	bgt.n	801c046 <_printf_common+0x96>
 801bff8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801bffc:	1e13      	subs	r3, r2, #0
 801bffe:	6822      	ldr	r2, [r4, #0]
 801c000:	bf18      	it	ne
 801c002:	2301      	movne	r3, #1
 801c004:	0692      	lsls	r2, r2, #26
 801c006:	d42b      	bmi.n	801c060 <_printf_common+0xb0>
 801c008:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801c00c:	4649      	mov	r1, r9
 801c00e:	4638      	mov	r0, r7
 801c010:	47c0      	blx	r8
 801c012:	3001      	adds	r0, #1
 801c014:	d01e      	beq.n	801c054 <_printf_common+0xa4>
 801c016:	6823      	ldr	r3, [r4, #0]
 801c018:	6922      	ldr	r2, [r4, #16]
 801c01a:	f003 0306 	and.w	r3, r3, #6
 801c01e:	2b04      	cmp	r3, #4
 801c020:	bf02      	ittt	eq
 801c022:	68e5      	ldreq	r5, [r4, #12]
 801c024:	6833      	ldreq	r3, [r6, #0]
 801c026:	1aed      	subeq	r5, r5, r3
 801c028:	68a3      	ldr	r3, [r4, #8]
 801c02a:	bf0c      	ite	eq
 801c02c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801c030:	2500      	movne	r5, #0
 801c032:	4293      	cmp	r3, r2
 801c034:	bfc4      	itt	gt
 801c036:	1a9b      	subgt	r3, r3, r2
 801c038:	18ed      	addgt	r5, r5, r3
 801c03a:	2600      	movs	r6, #0
 801c03c:	341a      	adds	r4, #26
 801c03e:	42b5      	cmp	r5, r6
 801c040:	d11a      	bne.n	801c078 <_printf_common+0xc8>
 801c042:	2000      	movs	r0, #0
 801c044:	e008      	b.n	801c058 <_printf_common+0xa8>
 801c046:	2301      	movs	r3, #1
 801c048:	4652      	mov	r2, sl
 801c04a:	4649      	mov	r1, r9
 801c04c:	4638      	mov	r0, r7
 801c04e:	47c0      	blx	r8
 801c050:	3001      	adds	r0, #1
 801c052:	d103      	bne.n	801c05c <_printf_common+0xac>
 801c054:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c05c:	3501      	adds	r5, #1
 801c05e:	e7c6      	b.n	801bfee <_printf_common+0x3e>
 801c060:	18e1      	adds	r1, r4, r3
 801c062:	1c5a      	adds	r2, r3, #1
 801c064:	2030      	movs	r0, #48	; 0x30
 801c066:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801c06a:	4422      	add	r2, r4
 801c06c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801c070:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801c074:	3302      	adds	r3, #2
 801c076:	e7c7      	b.n	801c008 <_printf_common+0x58>
 801c078:	2301      	movs	r3, #1
 801c07a:	4622      	mov	r2, r4
 801c07c:	4649      	mov	r1, r9
 801c07e:	4638      	mov	r0, r7
 801c080:	47c0      	blx	r8
 801c082:	3001      	adds	r0, #1
 801c084:	d0e6      	beq.n	801c054 <_printf_common+0xa4>
 801c086:	3601      	adds	r6, #1
 801c088:	e7d9      	b.n	801c03e <_printf_common+0x8e>
	...

0801c08c <_printf_i>:
 801c08c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801c090:	7e0f      	ldrb	r7, [r1, #24]
 801c092:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801c094:	2f78      	cmp	r7, #120	; 0x78
 801c096:	4691      	mov	r9, r2
 801c098:	4680      	mov	r8, r0
 801c09a:	460c      	mov	r4, r1
 801c09c:	469a      	mov	sl, r3
 801c09e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801c0a2:	d807      	bhi.n	801c0b4 <_printf_i+0x28>
 801c0a4:	2f62      	cmp	r7, #98	; 0x62
 801c0a6:	d80a      	bhi.n	801c0be <_printf_i+0x32>
 801c0a8:	2f00      	cmp	r7, #0
 801c0aa:	f000 80d4 	beq.w	801c256 <_printf_i+0x1ca>
 801c0ae:	2f58      	cmp	r7, #88	; 0x58
 801c0b0:	f000 80c0 	beq.w	801c234 <_printf_i+0x1a8>
 801c0b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801c0b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801c0bc:	e03a      	b.n	801c134 <_printf_i+0xa8>
 801c0be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801c0c2:	2b15      	cmp	r3, #21
 801c0c4:	d8f6      	bhi.n	801c0b4 <_printf_i+0x28>
 801c0c6:	a101      	add	r1, pc, #4	; (adr r1, 801c0cc <_printf_i+0x40>)
 801c0c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801c0cc:	0801c125 	.word	0x0801c125
 801c0d0:	0801c139 	.word	0x0801c139
 801c0d4:	0801c0b5 	.word	0x0801c0b5
 801c0d8:	0801c0b5 	.word	0x0801c0b5
 801c0dc:	0801c0b5 	.word	0x0801c0b5
 801c0e0:	0801c0b5 	.word	0x0801c0b5
 801c0e4:	0801c139 	.word	0x0801c139
 801c0e8:	0801c0b5 	.word	0x0801c0b5
 801c0ec:	0801c0b5 	.word	0x0801c0b5
 801c0f0:	0801c0b5 	.word	0x0801c0b5
 801c0f4:	0801c0b5 	.word	0x0801c0b5
 801c0f8:	0801c23d 	.word	0x0801c23d
 801c0fc:	0801c165 	.word	0x0801c165
 801c100:	0801c1f7 	.word	0x0801c1f7
 801c104:	0801c0b5 	.word	0x0801c0b5
 801c108:	0801c0b5 	.word	0x0801c0b5
 801c10c:	0801c25f 	.word	0x0801c25f
 801c110:	0801c0b5 	.word	0x0801c0b5
 801c114:	0801c165 	.word	0x0801c165
 801c118:	0801c0b5 	.word	0x0801c0b5
 801c11c:	0801c0b5 	.word	0x0801c0b5
 801c120:	0801c1ff 	.word	0x0801c1ff
 801c124:	682b      	ldr	r3, [r5, #0]
 801c126:	1d1a      	adds	r2, r3, #4
 801c128:	681b      	ldr	r3, [r3, #0]
 801c12a:	602a      	str	r2, [r5, #0]
 801c12c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801c130:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801c134:	2301      	movs	r3, #1
 801c136:	e09f      	b.n	801c278 <_printf_i+0x1ec>
 801c138:	6820      	ldr	r0, [r4, #0]
 801c13a:	682b      	ldr	r3, [r5, #0]
 801c13c:	0607      	lsls	r7, r0, #24
 801c13e:	f103 0104 	add.w	r1, r3, #4
 801c142:	6029      	str	r1, [r5, #0]
 801c144:	d501      	bpl.n	801c14a <_printf_i+0xbe>
 801c146:	681e      	ldr	r6, [r3, #0]
 801c148:	e003      	b.n	801c152 <_printf_i+0xc6>
 801c14a:	0646      	lsls	r6, r0, #25
 801c14c:	d5fb      	bpl.n	801c146 <_printf_i+0xba>
 801c14e:	f9b3 6000 	ldrsh.w	r6, [r3]
 801c152:	2e00      	cmp	r6, #0
 801c154:	da03      	bge.n	801c15e <_printf_i+0xd2>
 801c156:	232d      	movs	r3, #45	; 0x2d
 801c158:	4276      	negs	r6, r6
 801c15a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801c15e:	485a      	ldr	r0, [pc, #360]	; (801c2c8 <_printf_i+0x23c>)
 801c160:	230a      	movs	r3, #10
 801c162:	e012      	b.n	801c18a <_printf_i+0xfe>
 801c164:	682b      	ldr	r3, [r5, #0]
 801c166:	6820      	ldr	r0, [r4, #0]
 801c168:	1d19      	adds	r1, r3, #4
 801c16a:	6029      	str	r1, [r5, #0]
 801c16c:	0605      	lsls	r5, r0, #24
 801c16e:	d501      	bpl.n	801c174 <_printf_i+0xe8>
 801c170:	681e      	ldr	r6, [r3, #0]
 801c172:	e002      	b.n	801c17a <_printf_i+0xee>
 801c174:	0641      	lsls	r1, r0, #25
 801c176:	d5fb      	bpl.n	801c170 <_printf_i+0xe4>
 801c178:	881e      	ldrh	r6, [r3, #0]
 801c17a:	4853      	ldr	r0, [pc, #332]	; (801c2c8 <_printf_i+0x23c>)
 801c17c:	2f6f      	cmp	r7, #111	; 0x6f
 801c17e:	bf0c      	ite	eq
 801c180:	2308      	moveq	r3, #8
 801c182:	230a      	movne	r3, #10
 801c184:	2100      	movs	r1, #0
 801c186:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801c18a:	6865      	ldr	r5, [r4, #4]
 801c18c:	60a5      	str	r5, [r4, #8]
 801c18e:	2d00      	cmp	r5, #0
 801c190:	bfa2      	ittt	ge
 801c192:	6821      	ldrge	r1, [r4, #0]
 801c194:	f021 0104 	bicge.w	r1, r1, #4
 801c198:	6021      	strge	r1, [r4, #0]
 801c19a:	b90e      	cbnz	r6, 801c1a0 <_printf_i+0x114>
 801c19c:	2d00      	cmp	r5, #0
 801c19e:	d04b      	beq.n	801c238 <_printf_i+0x1ac>
 801c1a0:	4615      	mov	r5, r2
 801c1a2:	fbb6 f1f3 	udiv	r1, r6, r3
 801c1a6:	fb03 6711 	mls	r7, r3, r1, r6
 801c1aa:	5dc7      	ldrb	r7, [r0, r7]
 801c1ac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801c1b0:	4637      	mov	r7, r6
 801c1b2:	42bb      	cmp	r3, r7
 801c1b4:	460e      	mov	r6, r1
 801c1b6:	d9f4      	bls.n	801c1a2 <_printf_i+0x116>
 801c1b8:	2b08      	cmp	r3, #8
 801c1ba:	d10b      	bne.n	801c1d4 <_printf_i+0x148>
 801c1bc:	6823      	ldr	r3, [r4, #0]
 801c1be:	07de      	lsls	r6, r3, #31
 801c1c0:	d508      	bpl.n	801c1d4 <_printf_i+0x148>
 801c1c2:	6923      	ldr	r3, [r4, #16]
 801c1c4:	6861      	ldr	r1, [r4, #4]
 801c1c6:	4299      	cmp	r1, r3
 801c1c8:	bfde      	ittt	le
 801c1ca:	2330      	movle	r3, #48	; 0x30
 801c1cc:	f805 3c01 	strble.w	r3, [r5, #-1]
 801c1d0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801c1d4:	1b52      	subs	r2, r2, r5
 801c1d6:	6122      	str	r2, [r4, #16]
 801c1d8:	f8cd a000 	str.w	sl, [sp]
 801c1dc:	464b      	mov	r3, r9
 801c1de:	aa03      	add	r2, sp, #12
 801c1e0:	4621      	mov	r1, r4
 801c1e2:	4640      	mov	r0, r8
 801c1e4:	f7ff fee4 	bl	801bfb0 <_printf_common>
 801c1e8:	3001      	adds	r0, #1
 801c1ea:	d14a      	bne.n	801c282 <_printf_i+0x1f6>
 801c1ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c1f0:	b004      	add	sp, #16
 801c1f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c1f6:	6823      	ldr	r3, [r4, #0]
 801c1f8:	f043 0320 	orr.w	r3, r3, #32
 801c1fc:	6023      	str	r3, [r4, #0]
 801c1fe:	4833      	ldr	r0, [pc, #204]	; (801c2cc <_printf_i+0x240>)
 801c200:	2778      	movs	r7, #120	; 0x78
 801c202:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801c206:	6823      	ldr	r3, [r4, #0]
 801c208:	6829      	ldr	r1, [r5, #0]
 801c20a:	061f      	lsls	r7, r3, #24
 801c20c:	f851 6b04 	ldr.w	r6, [r1], #4
 801c210:	d402      	bmi.n	801c218 <_printf_i+0x18c>
 801c212:	065f      	lsls	r7, r3, #25
 801c214:	bf48      	it	mi
 801c216:	b2b6      	uxthmi	r6, r6
 801c218:	07df      	lsls	r7, r3, #31
 801c21a:	bf48      	it	mi
 801c21c:	f043 0320 	orrmi.w	r3, r3, #32
 801c220:	6029      	str	r1, [r5, #0]
 801c222:	bf48      	it	mi
 801c224:	6023      	strmi	r3, [r4, #0]
 801c226:	b91e      	cbnz	r6, 801c230 <_printf_i+0x1a4>
 801c228:	6823      	ldr	r3, [r4, #0]
 801c22a:	f023 0320 	bic.w	r3, r3, #32
 801c22e:	6023      	str	r3, [r4, #0]
 801c230:	2310      	movs	r3, #16
 801c232:	e7a7      	b.n	801c184 <_printf_i+0xf8>
 801c234:	4824      	ldr	r0, [pc, #144]	; (801c2c8 <_printf_i+0x23c>)
 801c236:	e7e4      	b.n	801c202 <_printf_i+0x176>
 801c238:	4615      	mov	r5, r2
 801c23a:	e7bd      	b.n	801c1b8 <_printf_i+0x12c>
 801c23c:	682b      	ldr	r3, [r5, #0]
 801c23e:	6826      	ldr	r6, [r4, #0]
 801c240:	6961      	ldr	r1, [r4, #20]
 801c242:	1d18      	adds	r0, r3, #4
 801c244:	6028      	str	r0, [r5, #0]
 801c246:	0635      	lsls	r5, r6, #24
 801c248:	681b      	ldr	r3, [r3, #0]
 801c24a:	d501      	bpl.n	801c250 <_printf_i+0x1c4>
 801c24c:	6019      	str	r1, [r3, #0]
 801c24e:	e002      	b.n	801c256 <_printf_i+0x1ca>
 801c250:	0670      	lsls	r0, r6, #25
 801c252:	d5fb      	bpl.n	801c24c <_printf_i+0x1c0>
 801c254:	8019      	strh	r1, [r3, #0]
 801c256:	2300      	movs	r3, #0
 801c258:	6123      	str	r3, [r4, #16]
 801c25a:	4615      	mov	r5, r2
 801c25c:	e7bc      	b.n	801c1d8 <_printf_i+0x14c>
 801c25e:	682b      	ldr	r3, [r5, #0]
 801c260:	1d1a      	adds	r2, r3, #4
 801c262:	602a      	str	r2, [r5, #0]
 801c264:	681d      	ldr	r5, [r3, #0]
 801c266:	6862      	ldr	r2, [r4, #4]
 801c268:	2100      	movs	r1, #0
 801c26a:	4628      	mov	r0, r5
 801c26c:	f7e4 f800 	bl	8000270 <memchr>
 801c270:	b108      	cbz	r0, 801c276 <_printf_i+0x1ea>
 801c272:	1b40      	subs	r0, r0, r5
 801c274:	6060      	str	r0, [r4, #4]
 801c276:	6863      	ldr	r3, [r4, #4]
 801c278:	6123      	str	r3, [r4, #16]
 801c27a:	2300      	movs	r3, #0
 801c27c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801c280:	e7aa      	b.n	801c1d8 <_printf_i+0x14c>
 801c282:	6923      	ldr	r3, [r4, #16]
 801c284:	462a      	mov	r2, r5
 801c286:	4649      	mov	r1, r9
 801c288:	4640      	mov	r0, r8
 801c28a:	47d0      	blx	sl
 801c28c:	3001      	adds	r0, #1
 801c28e:	d0ad      	beq.n	801c1ec <_printf_i+0x160>
 801c290:	6823      	ldr	r3, [r4, #0]
 801c292:	079b      	lsls	r3, r3, #30
 801c294:	d413      	bmi.n	801c2be <_printf_i+0x232>
 801c296:	68e0      	ldr	r0, [r4, #12]
 801c298:	9b03      	ldr	r3, [sp, #12]
 801c29a:	4298      	cmp	r0, r3
 801c29c:	bfb8      	it	lt
 801c29e:	4618      	movlt	r0, r3
 801c2a0:	e7a6      	b.n	801c1f0 <_printf_i+0x164>
 801c2a2:	2301      	movs	r3, #1
 801c2a4:	4632      	mov	r2, r6
 801c2a6:	4649      	mov	r1, r9
 801c2a8:	4640      	mov	r0, r8
 801c2aa:	47d0      	blx	sl
 801c2ac:	3001      	adds	r0, #1
 801c2ae:	d09d      	beq.n	801c1ec <_printf_i+0x160>
 801c2b0:	3501      	adds	r5, #1
 801c2b2:	68e3      	ldr	r3, [r4, #12]
 801c2b4:	9903      	ldr	r1, [sp, #12]
 801c2b6:	1a5b      	subs	r3, r3, r1
 801c2b8:	42ab      	cmp	r3, r5
 801c2ba:	dcf2      	bgt.n	801c2a2 <_printf_i+0x216>
 801c2bc:	e7eb      	b.n	801c296 <_printf_i+0x20a>
 801c2be:	2500      	movs	r5, #0
 801c2c0:	f104 0619 	add.w	r6, r4, #25
 801c2c4:	e7f5      	b.n	801c2b2 <_printf_i+0x226>
 801c2c6:	bf00      	nop
 801c2c8:	0801db21 	.word	0x0801db21
 801c2cc:	0801db32 	.word	0x0801db32

0801c2d0 <__sflush_r>:
 801c2d0:	898a      	ldrh	r2, [r1, #12]
 801c2d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c2d6:	4605      	mov	r5, r0
 801c2d8:	0710      	lsls	r0, r2, #28
 801c2da:	460c      	mov	r4, r1
 801c2dc:	d458      	bmi.n	801c390 <__sflush_r+0xc0>
 801c2de:	684b      	ldr	r3, [r1, #4]
 801c2e0:	2b00      	cmp	r3, #0
 801c2e2:	dc05      	bgt.n	801c2f0 <__sflush_r+0x20>
 801c2e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801c2e6:	2b00      	cmp	r3, #0
 801c2e8:	dc02      	bgt.n	801c2f0 <__sflush_r+0x20>
 801c2ea:	2000      	movs	r0, #0
 801c2ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c2f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801c2f2:	2e00      	cmp	r6, #0
 801c2f4:	d0f9      	beq.n	801c2ea <__sflush_r+0x1a>
 801c2f6:	2300      	movs	r3, #0
 801c2f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801c2fc:	682f      	ldr	r7, [r5, #0]
 801c2fe:	6a21      	ldr	r1, [r4, #32]
 801c300:	602b      	str	r3, [r5, #0]
 801c302:	d032      	beq.n	801c36a <__sflush_r+0x9a>
 801c304:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801c306:	89a3      	ldrh	r3, [r4, #12]
 801c308:	075a      	lsls	r2, r3, #29
 801c30a:	d505      	bpl.n	801c318 <__sflush_r+0x48>
 801c30c:	6863      	ldr	r3, [r4, #4]
 801c30e:	1ac0      	subs	r0, r0, r3
 801c310:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801c312:	b10b      	cbz	r3, 801c318 <__sflush_r+0x48>
 801c314:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801c316:	1ac0      	subs	r0, r0, r3
 801c318:	2300      	movs	r3, #0
 801c31a:	4602      	mov	r2, r0
 801c31c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801c31e:	6a21      	ldr	r1, [r4, #32]
 801c320:	4628      	mov	r0, r5
 801c322:	47b0      	blx	r6
 801c324:	1c43      	adds	r3, r0, #1
 801c326:	89a3      	ldrh	r3, [r4, #12]
 801c328:	d106      	bne.n	801c338 <__sflush_r+0x68>
 801c32a:	6829      	ldr	r1, [r5, #0]
 801c32c:	291d      	cmp	r1, #29
 801c32e:	d82b      	bhi.n	801c388 <__sflush_r+0xb8>
 801c330:	4a29      	ldr	r2, [pc, #164]	; (801c3d8 <__sflush_r+0x108>)
 801c332:	410a      	asrs	r2, r1
 801c334:	07d6      	lsls	r6, r2, #31
 801c336:	d427      	bmi.n	801c388 <__sflush_r+0xb8>
 801c338:	2200      	movs	r2, #0
 801c33a:	6062      	str	r2, [r4, #4]
 801c33c:	04d9      	lsls	r1, r3, #19
 801c33e:	6922      	ldr	r2, [r4, #16]
 801c340:	6022      	str	r2, [r4, #0]
 801c342:	d504      	bpl.n	801c34e <__sflush_r+0x7e>
 801c344:	1c42      	adds	r2, r0, #1
 801c346:	d101      	bne.n	801c34c <__sflush_r+0x7c>
 801c348:	682b      	ldr	r3, [r5, #0]
 801c34a:	b903      	cbnz	r3, 801c34e <__sflush_r+0x7e>
 801c34c:	6560      	str	r0, [r4, #84]	; 0x54
 801c34e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801c350:	602f      	str	r7, [r5, #0]
 801c352:	2900      	cmp	r1, #0
 801c354:	d0c9      	beq.n	801c2ea <__sflush_r+0x1a>
 801c356:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801c35a:	4299      	cmp	r1, r3
 801c35c:	d002      	beq.n	801c364 <__sflush_r+0x94>
 801c35e:	4628      	mov	r0, r5
 801c360:	f7ff fb36 	bl	801b9d0 <_free_r>
 801c364:	2000      	movs	r0, #0
 801c366:	6360      	str	r0, [r4, #52]	; 0x34
 801c368:	e7c0      	b.n	801c2ec <__sflush_r+0x1c>
 801c36a:	2301      	movs	r3, #1
 801c36c:	4628      	mov	r0, r5
 801c36e:	47b0      	blx	r6
 801c370:	1c41      	adds	r1, r0, #1
 801c372:	d1c8      	bne.n	801c306 <__sflush_r+0x36>
 801c374:	682b      	ldr	r3, [r5, #0]
 801c376:	2b00      	cmp	r3, #0
 801c378:	d0c5      	beq.n	801c306 <__sflush_r+0x36>
 801c37a:	2b1d      	cmp	r3, #29
 801c37c:	d001      	beq.n	801c382 <__sflush_r+0xb2>
 801c37e:	2b16      	cmp	r3, #22
 801c380:	d101      	bne.n	801c386 <__sflush_r+0xb6>
 801c382:	602f      	str	r7, [r5, #0]
 801c384:	e7b1      	b.n	801c2ea <__sflush_r+0x1a>
 801c386:	89a3      	ldrh	r3, [r4, #12]
 801c388:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801c38c:	81a3      	strh	r3, [r4, #12]
 801c38e:	e7ad      	b.n	801c2ec <__sflush_r+0x1c>
 801c390:	690f      	ldr	r7, [r1, #16]
 801c392:	2f00      	cmp	r7, #0
 801c394:	d0a9      	beq.n	801c2ea <__sflush_r+0x1a>
 801c396:	0793      	lsls	r3, r2, #30
 801c398:	680e      	ldr	r6, [r1, #0]
 801c39a:	bf08      	it	eq
 801c39c:	694b      	ldreq	r3, [r1, #20]
 801c39e:	600f      	str	r7, [r1, #0]
 801c3a0:	bf18      	it	ne
 801c3a2:	2300      	movne	r3, #0
 801c3a4:	eba6 0807 	sub.w	r8, r6, r7
 801c3a8:	608b      	str	r3, [r1, #8]
 801c3aa:	f1b8 0f00 	cmp.w	r8, #0
 801c3ae:	dd9c      	ble.n	801c2ea <__sflush_r+0x1a>
 801c3b0:	6a21      	ldr	r1, [r4, #32]
 801c3b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801c3b4:	4643      	mov	r3, r8
 801c3b6:	463a      	mov	r2, r7
 801c3b8:	4628      	mov	r0, r5
 801c3ba:	47b0      	blx	r6
 801c3bc:	2800      	cmp	r0, #0
 801c3be:	dc06      	bgt.n	801c3ce <__sflush_r+0xfe>
 801c3c0:	89a3      	ldrh	r3, [r4, #12]
 801c3c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801c3c6:	81a3      	strh	r3, [r4, #12]
 801c3c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c3cc:	e78e      	b.n	801c2ec <__sflush_r+0x1c>
 801c3ce:	4407      	add	r7, r0
 801c3d0:	eba8 0800 	sub.w	r8, r8, r0
 801c3d4:	e7e9      	b.n	801c3aa <__sflush_r+0xda>
 801c3d6:	bf00      	nop
 801c3d8:	dfbffffe 	.word	0xdfbffffe

0801c3dc <_fflush_r>:
 801c3dc:	b538      	push	{r3, r4, r5, lr}
 801c3de:	690b      	ldr	r3, [r1, #16]
 801c3e0:	4605      	mov	r5, r0
 801c3e2:	460c      	mov	r4, r1
 801c3e4:	b913      	cbnz	r3, 801c3ec <_fflush_r+0x10>
 801c3e6:	2500      	movs	r5, #0
 801c3e8:	4628      	mov	r0, r5
 801c3ea:	bd38      	pop	{r3, r4, r5, pc}
 801c3ec:	b118      	cbz	r0, 801c3f6 <_fflush_r+0x1a>
 801c3ee:	6a03      	ldr	r3, [r0, #32]
 801c3f0:	b90b      	cbnz	r3, 801c3f6 <_fflush_r+0x1a>
 801c3f2:	f7fe fecf 	bl	801b194 <__sinit>
 801c3f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c3fa:	2b00      	cmp	r3, #0
 801c3fc:	d0f3      	beq.n	801c3e6 <_fflush_r+0xa>
 801c3fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801c400:	07d0      	lsls	r0, r2, #31
 801c402:	d404      	bmi.n	801c40e <_fflush_r+0x32>
 801c404:	0599      	lsls	r1, r3, #22
 801c406:	d402      	bmi.n	801c40e <_fflush_r+0x32>
 801c408:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c40a:	f7ff fa9e 	bl	801b94a <__retarget_lock_acquire_recursive>
 801c40e:	4628      	mov	r0, r5
 801c410:	4621      	mov	r1, r4
 801c412:	f7ff ff5d 	bl	801c2d0 <__sflush_r>
 801c416:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801c418:	07da      	lsls	r2, r3, #31
 801c41a:	4605      	mov	r5, r0
 801c41c:	d4e4      	bmi.n	801c3e8 <_fflush_r+0xc>
 801c41e:	89a3      	ldrh	r3, [r4, #12]
 801c420:	059b      	lsls	r3, r3, #22
 801c422:	d4e1      	bmi.n	801c3e8 <_fflush_r+0xc>
 801c424:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c426:	f7ff fa91 	bl	801b94c <__retarget_lock_release_recursive>
 801c42a:	e7dd      	b.n	801c3e8 <_fflush_r+0xc>

0801c42c <fiprintf>:
 801c42c:	b40e      	push	{r1, r2, r3}
 801c42e:	b503      	push	{r0, r1, lr}
 801c430:	4601      	mov	r1, r0
 801c432:	ab03      	add	r3, sp, #12
 801c434:	4805      	ldr	r0, [pc, #20]	; (801c44c <fiprintf+0x20>)
 801c436:	f853 2b04 	ldr.w	r2, [r3], #4
 801c43a:	6800      	ldr	r0, [r0, #0]
 801c43c:	9301      	str	r3, [sp, #4]
 801c43e:	f7ff fc9d 	bl	801bd7c <_vfiprintf_r>
 801c442:	b002      	add	sp, #8
 801c444:	f85d eb04 	ldr.w	lr, [sp], #4
 801c448:	b003      	add	sp, #12
 801c44a:	4770      	bx	lr
 801c44c:	200003d4 	.word	0x200003d4

0801c450 <__swhatbuf_r>:
 801c450:	b570      	push	{r4, r5, r6, lr}
 801c452:	460c      	mov	r4, r1
 801c454:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c458:	2900      	cmp	r1, #0
 801c45a:	b096      	sub	sp, #88	; 0x58
 801c45c:	4615      	mov	r5, r2
 801c45e:	461e      	mov	r6, r3
 801c460:	da0d      	bge.n	801c47e <__swhatbuf_r+0x2e>
 801c462:	89a3      	ldrh	r3, [r4, #12]
 801c464:	f013 0f80 	tst.w	r3, #128	; 0x80
 801c468:	f04f 0100 	mov.w	r1, #0
 801c46c:	bf0c      	ite	eq
 801c46e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801c472:	2340      	movne	r3, #64	; 0x40
 801c474:	2000      	movs	r0, #0
 801c476:	6031      	str	r1, [r6, #0]
 801c478:	602b      	str	r3, [r5, #0]
 801c47a:	b016      	add	sp, #88	; 0x58
 801c47c:	bd70      	pop	{r4, r5, r6, pc}
 801c47e:	466a      	mov	r2, sp
 801c480:	f000 f848 	bl	801c514 <_fstat_r>
 801c484:	2800      	cmp	r0, #0
 801c486:	dbec      	blt.n	801c462 <__swhatbuf_r+0x12>
 801c488:	9901      	ldr	r1, [sp, #4]
 801c48a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801c48e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801c492:	4259      	negs	r1, r3
 801c494:	4159      	adcs	r1, r3
 801c496:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801c49a:	e7eb      	b.n	801c474 <__swhatbuf_r+0x24>

0801c49c <__smakebuf_r>:
 801c49c:	898b      	ldrh	r3, [r1, #12]
 801c49e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801c4a0:	079d      	lsls	r5, r3, #30
 801c4a2:	4606      	mov	r6, r0
 801c4a4:	460c      	mov	r4, r1
 801c4a6:	d507      	bpl.n	801c4b8 <__smakebuf_r+0x1c>
 801c4a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801c4ac:	6023      	str	r3, [r4, #0]
 801c4ae:	6123      	str	r3, [r4, #16]
 801c4b0:	2301      	movs	r3, #1
 801c4b2:	6163      	str	r3, [r4, #20]
 801c4b4:	b002      	add	sp, #8
 801c4b6:	bd70      	pop	{r4, r5, r6, pc}
 801c4b8:	ab01      	add	r3, sp, #4
 801c4ba:	466a      	mov	r2, sp
 801c4bc:	f7ff ffc8 	bl	801c450 <__swhatbuf_r>
 801c4c0:	9900      	ldr	r1, [sp, #0]
 801c4c2:	4605      	mov	r5, r0
 801c4c4:	4630      	mov	r0, r6
 801c4c6:	f7fe fc2d 	bl	801ad24 <_malloc_r>
 801c4ca:	b948      	cbnz	r0, 801c4e0 <__smakebuf_r+0x44>
 801c4cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c4d0:	059a      	lsls	r2, r3, #22
 801c4d2:	d4ef      	bmi.n	801c4b4 <__smakebuf_r+0x18>
 801c4d4:	f023 0303 	bic.w	r3, r3, #3
 801c4d8:	f043 0302 	orr.w	r3, r3, #2
 801c4dc:	81a3      	strh	r3, [r4, #12]
 801c4de:	e7e3      	b.n	801c4a8 <__smakebuf_r+0xc>
 801c4e0:	89a3      	ldrh	r3, [r4, #12]
 801c4e2:	6020      	str	r0, [r4, #0]
 801c4e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c4e8:	81a3      	strh	r3, [r4, #12]
 801c4ea:	9b00      	ldr	r3, [sp, #0]
 801c4ec:	6163      	str	r3, [r4, #20]
 801c4ee:	9b01      	ldr	r3, [sp, #4]
 801c4f0:	6120      	str	r0, [r4, #16]
 801c4f2:	b15b      	cbz	r3, 801c50c <__smakebuf_r+0x70>
 801c4f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c4f8:	4630      	mov	r0, r6
 801c4fa:	f000 f81d 	bl	801c538 <_isatty_r>
 801c4fe:	b128      	cbz	r0, 801c50c <__smakebuf_r+0x70>
 801c500:	89a3      	ldrh	r3, [r4, #12]
 801c502:	f023 0303 	bic.w	r3, r3, #3
 801c506:	f043 0301 	orr.w	r3, r3, #1
 801c50a:	81a3      	strh	r3, [r4, #12]
 801c50c:	89a3      	ldrh	r3, [r4, #12]
 801c50e:	431d      	orrs	r5, r3
 801c510:	81a5      	strh	r5, [r4, #12]
 801c512:	e7cf      	b.n	801c4b4 <__smakebuf_r+0x18>

0801c514 <_fstat_r>:
 801c514:	b538      	push	{r3, r4, r5, lr}
 801c516:	4d07      	ldr	r5, [pc, #28]	; (801c534 <_fstat_r+0x20>)
 801c518:	2300      	movs	r3, #0
 801c51a:	4604      	mov	r4, r0
 801c51c:	4608      	mov	r0, r1
 801c51e:	4611      	mov	r1, r2
 801c520:	602b      	str	r3, [r5, #0]
 801c522:	f7e5 fa92 	bl	8001a4a <_fstat>
 801c526:	1c43      	adds	r3, r0, #1
 801c528:	d102      	bne.n	801c530 <_fstat_r+0x1c>
 801c52a:	682b      	ldr	r3, [r5, #0]
 801c52c:	b103      	cbz	r3, 801c530 <_fstat_r+0x1c>
 801c52e:	6023      	str	r3, [r4, #0]
 801c530:	bd38      	pop	{r3, r4, r5, pc}
 801c532:	bf00      	nop
 801c534:	20011668 	.word	0x20011668

0801c538 <_isatty_r>:
 801c538:	b538      	push	{r3, r4, r5, lr}
 801c53a:	4d06      	ldr	r5, [pc, #24]	; (801c554 <_isatty_r+0x1c>)
 801c53c:	2300      	movs	r3, #0
 801c53e:	4604      	mov	r4, r0
 801c540:	4608      	mov	r0, r1
 801c542:	602b      	str	r3, [r5, #0]
 801c544:	f7e5 fa91 	bl	8001a6a <_isatty>
 801c548:	1c43      	adds	r3, r0, #1
 801c54a:	d102      	bne.n	801c552 <_isatty_r+0x1a>
 801c54c:	682b      	ldr	r3, [r5, #0]
 801c54e:	b103      	cbz	r3, 801c552 <_isatty_r+0x1a>
 801c550:	6023      	str	r3, [r4, #0]
 801c552:	bd38      	pop	{r3, r4, r5, pc}
 801c554:	20011668 	.word	0x20011668

0801c558 <abort>:
 801c558:	b508      	push	{r3, lr}
 801c55a:	2006      	movs	r0, #6
 801c55c:	f000 f82c 	bl	801c5b8 <raise>
 801c560:	2001      	movs	r0, #1
 801c562:	f7e5 fa23 	bl	80019ac <_exit>

0801c566 <_raise_r>:
 801c566:	291f      	cmp	r1, #31
 801c568:	b538      	push	{r3, r4, r5, lr}
 801c56a:	4604      	mov	r4, r0
 801c56c:	460d      	mov	r5, r1
 801c56e:	d904      	bls.n	801c57a <_raise_r+0x14>
 801c570:	2316      	movs	r3, #22
 801c572:	6003      	str	r3, [r0, #0]
 801c574:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c578:	bd38      	pop	{r3, r4, r5, pc}
 801c57a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801c57c:	b112      	cbz	r2, 801c584 <_raise_r+0x1e>
 801c57e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c582:	b94b      	cbnz	r3, 801c598 <_raise_r+0x32>
 801c584:	4620      	mov	r0, r4
 801c586:	f000 f831 	bl	801c5ec <_getpid_r>
 801c58a:	462a      	mov	r2, r5
 801c58c:	4601      	mov	r1, r0
 801c58e:	4620      	mov	r0, r4
 801c590:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c594:	f000 b818 	b.w	801c5c8 <_kill_r>
 801c598:	2b01      	cmp	r3, #1
 801c59a:	d00a      	beq.n	801c5b2 <_raise_r+0x4c>
 801c59c:	1c59      	adds	r1, r3, #1
 801c59e:	d103      	bne.n	801c5a8 <_raise_r+0x42>
 801c5a0:	2316      	movs	r3, #22
 801c5a2:	6003      	str	r3, [r0, #0]
 801c5a4:	2001      	movs	r0, #1
 801c5a6:	e7e7      	b.n	801c578 <_raise_r+0x12>
 801c5a8:	2400      	movs	r4, #0
 801c5aa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801c5ae:	4628      	mov	r0, r5
 801c5b0:	4798      	blx	r3
 801c5b2:	2000      	movs	r0, #0
 801c5b4:	e7e0      	b.n	801c578 <_raise_r+0x12>
	...

0801c5b8 <raise>:
 801c5b8:	4b02      	ldr	r3, [pc, #8]	; (801c5c4 <raise+0xc>)
 801c5ba:	4601      	mov	r1, r0
 801c5bc:	6818      	ldr	r0, [r3, #0]
 801c5be:	f7ff bfd2 	b.w	801c566 <_raise_r>
 801c5c2:	bf00      	nop
 801c5c4:	200003d4 	.word	0x200003d4

0801c5c8 <_kill_r>:
 801c5c8:	b538      	push	{r3, r4, r5, lr}
 801c5ca:	4d07      	ldr	r5, [pc, #28]	; (801c5e8 <_kill_r+0x20>)
 801c5cc:	2300      	movs	r3, #0
 801c5ce:	4604      	mov	r4, r0
 801c5d0:	4608      	mov	r0, r1
 801c5d2:	4611      	mov	r1, r2
 801c5d4:	602b      	str	r3, [r5, #0]
 801c5d6:	f7e5 f9d9 	bl	800198c <_kill>
 801c5da:	1c43      	adds	r3, r0, #1
 801c5dc:	d102      	bne.n	801c5e4 <_kill_r+0x1c>
 801c5de:	682b      	ldr	r3, [r5, #0]
 801c5e0:	b103      	cbz	r3, 801c5e4 <_kill_r+0x1c>
 801c5e2:	6023      	str	r3, [r4, #0]
 801c5e4:	bd38      	pop	{r3, r4, r5, pc}
 801c5e6:	bf00      	nop
 801c5e8:	20011668 	.word	0x20011668

0801c5ec <_getpid_r>:
 801c5ec:	f7e5 b9c6 	b.w	800197c <_getpid>

0801c5f0 <_init>:
 801c5f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c5f2:	bf00      	nop
 801c5f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c5f6:	bc08      	pop	{r3}
 801c5f8:	469e      	mov	lr, r3
 801c5fa:	4770      	bx	lr

0801c5fc <_fini>:
 801c5fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c5fe:	bf00      	nop
 801c600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c602:	bc08      	pop	{r3}
 801c604:	469e      	mov	lr, r3
 801c606:	4770      	bx	lr
