
---------- Begin Simulation Statistics ----------
final_tick                               132042188000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 130427                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655552                       # Number of bytes of host memory used
host_op_rate                                   142810                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   766.71                       # Real time elapsed on the host
host_tick_rate                              172218644                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109494535                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.132042                       # Number of seconds simulated
sim_ticks                                132042188000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109494535                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.320422                       # CPI: cycles per instruction
system.cpu.discardedOps                       1160764                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         9516961                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.757334                       # IPC: instructions per cycle
system.cpu.numCycles                        132042188                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                69858431     63.80%     63.80% # Class of committed instruction
system.cpu.op_class_0::IntMult                 401062      0.37%     64.17% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               11      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::MemRead               23772133     21.71%     85.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              15462898     14.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109494535                       # Class of committed instruction
system.cpu.tickCycles                       122525227                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5793                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44788                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          928                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       654730                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          439                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1310921                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            441                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                21233943                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16096325                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            171547                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9296489                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9208742                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.056128                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1594852                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                331                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          719033                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             718772                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              261                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          888                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     37721711                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37721711                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     37767608                       # number of overall hits
system.cpu.dcache.overall_hits::total        37767608                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        74750                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          74750                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        74787                       # number of overall misses
system.cpu.dcache.overall_misses::total         74787                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5750314000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5750314000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5750314000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5750314000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     37796461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37796461                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     37842395                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37842395                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001978                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001978                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001976                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001976                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76927.277592                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76927.277592                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76889.218714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76889.218714                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50879                       # number of writebacks
system.cpu.dcache.writebacks::total             50879                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17726                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17726                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17726                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17726                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        57024                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        57024                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        57056                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        57056                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4478875000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4478875000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4480510000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4480510000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001509                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001509                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001508                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001508                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78543.683361                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78543.683361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78528.287998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78528.287998                       # average overall mshr miss latency
system.cpu.dcache.replacements                  56034                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     23323642                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23323642                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18088                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18088                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    511814000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    511814000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23341730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23341730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28295.776205                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28295.776205                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17956                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17956                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    470979000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    470979000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26229.616841                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26229.616841                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14398069                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14398069                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56662                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56662                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5238500000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5238500000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14454731                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14454731                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003920                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003920                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92451.731319                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92451.731319                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17594                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17594                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39068                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39068                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4007896000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4007896000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002703                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002703                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102587.693253                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102587.693253                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        45897                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         45897                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        45934                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        45934                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000806                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000806                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1635000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1635000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000697                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000697                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 51093.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 51093.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85510                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85510                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       232000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       232000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000023                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000023                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       116000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       116000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       228000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       228000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000023                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       114000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       114000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85512                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85512                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85512                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85512                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 132042188000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.003710                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37995688                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             57058                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            665.913421                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            319000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.003710                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          740                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76083896                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76083896                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132042188000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132042188000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132042188000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            51284706                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           20565713                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10868493                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     31387652                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31387652                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31387652                       # number of overall hits
system.cpu.icache.overall_hits::total        31387652                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       599141                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         599141                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       599141                       # number of overall misses
system.cpu.icache.overall_misses::total        599141                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15635740000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15635740000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15635740000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15635740000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31986793                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31986793                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31986793                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31986793                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018731                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018731                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018731                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018731                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26096.928770                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26096.928770                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26096.928770                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26096.928770                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       598688                       # number of writebacks
system.cpu.icache.writebacks::total            598688                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       599141                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       599141                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       599141                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       599141                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14437458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14437458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14437458000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14437458000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018731                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018731                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018731                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018731                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24096.928770                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24096.928770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24096.928770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24096.928770                       # average overall mshr miss latency
system.cpu.icache.replacements                 598688                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31387652                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31387652                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       599141                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        599141                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15635740000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15635740000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31986793                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31986793                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018731                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018731                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26096.928770                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26096.928770                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       599141                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       599141                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14437458000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14437458000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018731                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018731                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24096.928770                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24096.928770                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 132042188000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           452.272431                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31986793                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            599141                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             53.387755                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   452.272431                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.883345                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.883345                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64572727                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64572727                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132042188000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132042188000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132042188000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 132042188000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109494535                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               598497                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                18696                       # number of demand (read+write) hits
system.l2.demand_hits::total                   617193                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              598497                       # number of overall hits
system.l2.overall_hits::.cpu.data               18696                       # number of overall hits
system.l2.overall_hits::total                  617193                       # number of overall hits
system.l2.demand_misses::.cpu.inst                644                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38362                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39006                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               644                       # number of overall misses
system.l2.overall_misses::.cpu.data             38362                       # number of overall misses
system.l2.overall_misses::total                 39006                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     62433000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3906407000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3968840000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     62433000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3906407000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3968840000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           599141                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            57058                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               656199                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          599141                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           57058                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              656199                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001075                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.672333                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059442                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001075                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.672333                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059442                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96945.652174                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101830.118346                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101749.474440                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96945.652174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101830.118346                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101749.474440                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5506                       # number of writebacks
system.l2.writebacks::total                      5506                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38995                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38995                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     49501000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3138222000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3187723000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     49501000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3138222000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3187723000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.672158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059426                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.672158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059426                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76984.447900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81826.814768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81746.967560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76984.447900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81826.814768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81746.967560                       # average overall mshr miss latency
system.l2.replacements                           6229                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50879                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50879                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50879                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50879                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       598658                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           598658                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       598658                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       598658                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1157                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37911                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37911                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3858465000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3858465000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         39068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.970385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.970385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101776.924903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101776.924903                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3100245000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3100245000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.970385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.970385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81776.924903                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81776.924903                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         598497                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             598497                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          644                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              644                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     62433000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62433000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       599141                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         599141                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001075                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001075                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96945.652174                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96945.652174                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          643                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          643                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49501000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49501000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001073                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001073                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76984.447900                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76984.447900                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         17539                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17539                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          451                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             451                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     47942000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     47942000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17990                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17990                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.025069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.025069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106301.552106                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106301.552106                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     37977000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     37977000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.024514                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.024514                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86115.646259                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86115.646259                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 132042188000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26259.174206                       # Cycle average of tags in use
system.l2.tags.total_refs                     1309977                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38997                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.591738                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.171831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       426.004133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25832.998242                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.788361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.801366                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1530                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31062                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10518941                       # Number of tag accesses
system.l2.tags.data_accesses                 10518941                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132042188000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      5506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.037249520500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          304                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          304                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              117382                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5185                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38995                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5506                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38995                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5506                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.98                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38995                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5506                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     128.226974                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.915482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1757.485088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          302     99.34%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           304                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.023026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.022423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.150234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              297     97.70%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      2.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           304                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2495680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               352384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     18.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  132036439000                       # Total gap between requests
system.mem_ctrls.avgGap                    2967044.31                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        41152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2454400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       350656                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 311657.967982172500                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 18587998.556946057826                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2655636.091095370241                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          643                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        38352                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5506                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16504000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1167787500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1407225328750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25667.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30449.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 255580335.77                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        41152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2454528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2495680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        41152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        41152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       352384                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       352384                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          643                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        38352                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          38995                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         5506                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          5506                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       311658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     18588968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         18900626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       311658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       311658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      2668723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         2668723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      2668723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       311658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     18588968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        21569349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                38993                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5479                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2529                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2511                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          277                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          271                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               453172750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             194965000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1184291500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11621.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30371.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               18915                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4647                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            48.51                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.81                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        20910                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   136.117073                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   102.973135                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   139.931991                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        12106     57.90%     57.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5632     26.93%     84.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1603      7.67%     92.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1079      5.16%     97.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          196      0.94%     98.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           40      0.19%     98.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           37      0.18%     98.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           39      0.19%     99.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          178      0.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        20910                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2495552                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             350656                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               18.899657                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                2.655636                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.17                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 132042188000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        74855760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        39786780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      138437460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      13096980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10423065120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21532980060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  32571164640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   64793386800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   490.702160                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  84460345500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4409080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  43172762500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        74441640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        39566670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      139972560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15503400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10423065120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21741460410                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  32395602240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   64829612040                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   490.976505                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  84002699000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4409080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  43630409000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 132042188000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1084                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5506                       # Transaction distribution
system.membus.trans_dist::CleanEvict              287                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37911                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37911                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1084                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        83783                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  83783                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2848064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2848064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38995                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38995    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38995                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 132042188000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            66812000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          209660500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            617131                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        56385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       598688                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5878                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39068                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39068                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        599141                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17990                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1796970                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       170150                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1967120                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     76661056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6907968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               83569024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6229                       # Total snoops (count)
system.tol2bus.snoopTraffic                    352384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           662428                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002082                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045645                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 661051     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1375      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             662428                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 132042188000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2610055000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1797423999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171192981                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
