/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "mediatek,MT6789";
	interrupt-parent = <0x1>;
	model = "MT6789";

	__symbols__ {
		accdet = "/soc/pwrap@10026000/mt6366/accdet";
		afe = "/soc/mt6789-afe-pcm@11210000";
		afe_clk = "/syscon@11210000";
		android = "/firmware/android";
		ap_ntc = "/thermal-zones/ap_ntc";
		apccci_mdo1 = "/soc/md_power_o1";
		apdma = "/soc/dma-controller@10217800";
		apmixedsys_clk = "/syscon@1000C000";
		atf_logger = "/atf_logger";
		aud_clk_miso_off = "/soc/pinctrl/aud_clk_miso_off";
		aud_clk_miso_on = "/soc/pinctrl/aud_clk_miso_on";
		aud_clk_mosi_off = "/soc/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/soc/pinctrl/aud_clk_mosi_on";
		aud_dat_miso0_off = "/soc/pinctrl/aud_dat_miso0_off";
		aud_dat_miso0_on = "/soc/pinctrl/aud_dat_miso0_on";
		aud_dat_miso1_off = "/soc/pinctrl/aud_dat_miso1_off";
		aud_dat_miso1_on = "/soc/pinctrl/aud_dat_miso1_on";
		aud_dat_mosi_off = "/soc/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/soc/pinctrl/aud_dat_mosi_on";
		aud_gpio_i2s1_off = "/soc/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/soc/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/soc/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/soc/pinctrl/aud_gpio_i2s2_on";
		auxadc = "/soc/auxadc@11001000";
		aw36518 = "/aw36518";
		backlight_cooler = "/backlight-cooler";
		board_id = "/soc/board_id";
		bp_thl = "/bp_thl";
		bq25601 = "/soc/i2c@11e01000/bq25601@6B";
		bq2589x = "/soc/i2c@11e01000/bq2589x@6A";
		btcvsd_snd = "/soc/mtk-btcvsd-snd@18050000";
		btif = "/soc/btif@1100c000";
		bus26m = "/mtk_lpm/resource-ctrl-list/bus26m";
		cam1_legacy = "/cam1_legacy@1a030000";
		cam2_legacy = "/cam2_legacy@1a050000";
		cam3_legacy = "/cam3_legacy@1a070000";
		cam_smi_3x1_sub_common1 = "/soc/cam_smi_3x1_sub_comm1@1a00c000";
		cam_smi_4x1_sub_common0 = "/soc/cam_smi_4x1_sub_comm0@1a00d000";
		camera_af_hw_node = "/camera_af_hw_node";
		camisp_legacy = "/camisp_legacy@1a000000";
		camsv2_legacy = "/camsv2_legacy@1a092000";
		camsv3_legacy = "/camsv3_legacy@1a093000";
		camsv4_legacy = "/camsv4_legacy@1a094000";
		camsv5_legacy = "/camsv5_legacy@1a095000";
		camsv6_legacy = "/camsv6_legacy@1a096000";
		camsv7_legacy = "/camsv7_legacy@1a097000";
		camsys_main_clk = "/syscon@1a000000";
		camsys_rawa_clk = "/syscon@1a04f000";
		camsys_rawa_legacy = "/camsys_rawa_legacy@1a04f000";
		camsys_rawb_clk = "/syscon@1a06f000";
		camsys_rawb_legacy = "/camsys_rawb_legacy@1a06f000";
		camsys_rawc_legacy = "/camsys_rawc_legacy@1a08f000";
		ccci_scp = "/soc/ccci_scp";
		ccifdriver = "/soc/ccifdriver@10209000";
		charger = "/charger";
		charger_cooler = "/charger-cooler";
		chosen = "/chosen";
		clk13m = "/clocks/clk13m";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		clk_ao = "/clk_ao";
		clkitg = "/clkitg";
		clock_buffer_ctrl = "/soc/clock_buffer_ctrl";
		clusteroff_b = "/cpus/idle-states/clusteroff_b";
		clusteroff_l = "/cpus/idle-states/clusteroff_l";
		cm_mgr = "/cm_mgr@0c530000";
		consys = "/soc/consys@18002000";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@004";
		cpu5 = "/cpus/cpu@005";
		cpu6 = "/cpus/cpu@100";
		cpu7 = "/cpus/cpu@101";
		cpu_mcucfg = "/soc/mcusys_ao_cfg@0c530000";
		cpu_pll = "/soc/mcusys_pll1u_top@1000c000";
		cpu_power_throttling = "/cpu_power_throttling";
		cpuhvfs = "/cpuhvfs@00114400";
		cpuoff_b = "/cpus/idle-states/cpuoff_b";
		cpuoff_l = "/cpus/idle-states/cpuoff_l";
		cpupm_sysram = "/mtk_lpm/cpupm-sysram@0011b000";
		dcm = "/dcm@10001000";
		dfd_cache = "/soc/dfd_mcu@0c530000/dfd_cache";
		dfd_mcu = "/soc/dfd_mcu@0c530000";
		disable_unused = "/disable_unused";
		disp_aal0 = "/soc/disp_aal0@1400c000";
		disp_ccorr0 = "/soc/disp_ccorr0@1400b000";
		disp_color0 = "/soc/disp_color0@14009000";
		disp_dither0 = "/soc/disp_dither0@1400f000";
		disp_dsc_wrap0 = "/soc/disp_dsc_wrap0@14012000";
		disp_gamma0 = "/soc/disp_gamma0@1400d000";
		disp_iommu = "/soc/iommu@14016000";
		disp_iommu_bank1 = "/soc/iommu@14017000";
		disp_iommu_bank2 = "/soc/iommu@14018000";
		disp_iommu_bank3 = "/soc/iommu@14019000";
		disp_iommu_bank4 = "/soc/iommu@1401a000";
		disp_mtee_sec = "/soc/disp_mtee_sec";
		disp_mutex0 = "/soc/disp_mutex@14001000";
		disp_ovl0 = "/soc/disp_ovl0@14005000";
		disp_ovl0_2l = "/soc/disp_ovl0_2l@14006000";
		disp_postmask0 = "/soc/disp_postmask0@1400e000";
		disp_pwm = "/soc/disp_pwm0@1100e000";
		disp_rdma0 = "/soc/disp_rdma0@14007000";
		disp_rsz0 = "/soc/disp_rsz0@14008000";
		disp_smi_2x1_sub_common_u0 = "/soc/disp_smi_2x1_sub_comm0@1401b000";
		disp_smi_2x1_sub_common_u1 = "/soc/disp_smi_2x1_sub_comm1@1401c000";
		disp_wdma0 = "/soc/disp_wdma0@14014000";
		dispsys_config = "/soc/dispsys_config@14000000";
		dispsys_config_clk = "/syscon@14000000";
		dpmaif = "/soc/dpmaif@10014000";
		dram_s0 = "/mtk_lpm/resource-ctrl-list/dram_s0";
		dram_s1 = "/mtk_lpm/resource-ctrl-list/dram_s1";
		dramc = "/soc/dramc@10230000";
		drm = "/soc/drm@1000d000";
		drm_wv = "/soc/drm_wv";
		dsi0 = "/soc/dsi@14013000";
		dsi_active = "/dsi_active";
		dsi_te = "/soc/dsi_te";
		dvfsrc = "/soc/dvfsrc@10012000";
		dvfsrc_freq_opp0 = "/soc/dvfsrc@10012000/opp0";
		dvfsrc_freq_opp1 = "/soc/dvfsrc@10012000/opp1";
		dvfsrc_freq_opp2 = "/soc/dvfsrc@10012000/opp2";
		dvfsrc_freq_opp3 = "/soc/dvfsrc@10012000/opp3";
		dvfsrc_freq_opp4 = "/soc/dvfsrc@10012000/opp4";
		dvfsrc_freq_opp5 = "/soc/dvfsrc@10012000/opp5";
		dvfsrc_freq_opp6 = "/soc/dvfsrc@10012000/opp6";
		dvfsrc_vcore = "/soc/dvfsrc@10012000/dvfsrc-vcore";
		dvfsrc_vscp = "/soc/dvfsrc@10012000/dvfsrc-vscp";
		eas_info = "/soc/eas_info";
		edge_keypad = "/mtk_lpm/irq-remain-list/edge_keypad";
		edge_mdwdt = "/mtk_lpm/irq-remain-list/edge_mdwdt";
		efuse = "/soc/efuse@11c10000";
		efuse_segment = "/soc/efuse@11c10000/segment@78";
		eint = "/soc/apirq@1000b000";
		emicen = "/soc/emicen@10219000";
		emichn = "/soc/emichn@10245000";
		emimpu = "/soc/emimpu@10226000";
		ext_32k = "/soc/pwrap@10026000/mt6366/mt6358rtc/ext_32k";
		extcon_usb = "/soc/extcon_usb";
		extern_gauge = "/soc/i2c@11e01000/extern_gauge@55";
		fg_init = "/soc/pwrap@10026000/mt6366/mt6358rtc/fg_init";
		fg_soc = "/soc/pwrap@10026000/mt6366/mt6358rtc/fg_soc";
		fhctl = "/fhctl@1000ce00";
		firmware = "/firmware";
		flashlight_core = "/flashlight_core";
		fpsgo = "/fpsgo";
		gate_ic = "/soc/i2c@1101a000/gate_ic@11";
		gce = "/soc/gce@10228000";
		gce_sec = "/soc/gce_mbox_sec@10228000";
		ged = "/soc/ged";
		gic = "/interrupt-controller";
		goodix_fp = "/soc/fingerprint";
		gpio = "/soc/gpio@10005000";
		gpio_usage_mapping = "/soc/gpio_usage_mapping";
		gps = "/gps@18c00000";
		gpu_mali_opp = "/soc/opp-table0";
		gpu_throttle = "/thermal-zones/gpu2/trips/trip-point@0";
		gpufreq = "/soc/gpufreq";
		gpufreq_wrapper = "/soc/gpufreq_wrapper";
		hall = "/hall_detect@0";
		hwrng = "/hwrng";
		i2c0 = "/soc/i2c@11e00000";
		i2c1 = "/soc/i2c@11e01000";
		i2c1_pin = "/soc/pinctrl/i2c1_pin";
		i2c2 = "/soc/i2c@11eb0000";
		i2c3 = "/soc/i2c@11015000";
		i2c3_pin = "/soc/pinctrl/i2c3_pin";
		i2c4 = "/soc/i2c@11eb1000";
		i2c5 = "/soc/i2c@11017000";
		i2c6 = "/soc/i2c@1101a000";
		i2c7 = "/soc/i2c@11f00000";
		i2c8 = "/soc/i2c@11eb2000";
		i2c9 = "/soc/i2c@11eb3000";
		img0_smi_2x1_sub_common = "/soc/img0_smi_2x1_sub_comm@1502f000";
		img1_smi_2x1_sub_common = "/soc/img1_smi_2x1_sub_comm@1401e000";
		imgsys1_clk = "/syscon@15020000";
		imgsys_config = "/soc/imgsys_config@15020000";
		imp_iic_wrap_c_clk = "/syscon@1101B000";
		imp_iic_wrap_en_clk = "/syscon@11EB4000";
		imp_iic_wrap_n_clk = "/syscon@11F01000";
		imp_iic_wrap_w_clk = "/syscon@11E02000";
		infra = "/mtk_lpm/resource-ctrl-list/infra";
		infracfg_ao = "/soc/infracfg_ao@10001000";
		infracfg_ao_clk = "/syscon@10001000";
		infracfg_rst = "/syscon@10001000/reset-controller";
		ipe_smi_2x1_sub_common = "/soc/ipe_smi_2x1_sub_comm@1b00e000";
		ipesys_clk = "/syscon@1b000000";
		irtx_pwm = "/soc/irtx_pwm";
		kd_camera_hw1 = "/soc/kd_camera_hw1@1a004000";
		keypad = "/soc/kp@10010000";
		lastbus = "/lastbus";
		level_btif_rx = "/mtk_lpm/irq-remain-list/level_btif_rx";
		level_btif_tx = "/mtk_lpm/irq-remain-list/level_btif_tx";
		level_usb = "/mtk_lpm/irq-remain-list/level_usb";
		lk_charger = "/lk_charger";
		lkg = "/soc/lkg@00114400";
		lkginfo = "/soc/efuse@11c10000/lkg";
		lpm_sysram = "/mtk_lpm/lpm_sysram@0011b500";
		ltepa_ntc = "/thermal-zones/ltepa_ntc";
		lvts = "/soc/lvts@1100B000";
		lvts_e_data1 = "/soc/efuse@11c10000/data1";
		lvts_e_data2 = "/soc/efuse@11c10000/data2";
		mali = "/soc/mali@13000000";
		masp = "/soc/masp@1000a000";
		mcupm = "/mcupm@0c540000";
		mcupm_rts_header = "/met/mcupm-rts-header";
		mcusys_ctrl = "/mtk_lpm/mcusys-ctrl@0c53a000";
		mcusysoff = "/cpus/idle-states/mcusysoff";
		md1_sim1_hot_plug_eint = "/soc/MD1_SIM1_HOT_PLUG_EINT";
		md1_sim2_hot_plug_eint = "/soc/MD1_SIM2_HOT_PLUG_EINT";
		md_auxadc = "/soc/md_auxadc";
		md_cooler = "/md-cooler";
		md_power_throttling = "/md_power_throttling";
		mddriver = "/soc/mddriver";
		mdp = "/soc/mdp@1f000000";
		mdp_aal0 = "/soc/mdp_aal0@1f005000";
		mdp_hdr0 = "/soc/mdp_hdr0@1f007000";
		mdp_mutex = "/soc/mdp_mutex@1f001000";
		mdp_rdma0 = "/soc/mdp_rdma0@1f003000";
		mdp_rsz0 = "/soc/mdp_rsz0@1f008000";
		mdp_rsz1 = "/soc/mdp_rsz1@1f009000";
		mdp_tdshp0 = "/soc/mdp_tdshp0@1f00c000";
		mdp_wrot0 = "/soc/mdp_wrot0@1f00a000";
		mdp_wrot1 = "/soc/mdp_wrot1@1f00b000";
		mdpm = "/mdpm";
		mdpsys_config = "/soc/mdpsys_config@1f000000";
		mdpsys_config_clk = "/syscon@1f000000";
		memory_ssmr_features = "/memory-ssmr-features";
		met_emi = "/met/met_emi";
		mfg_top_config_clk = "/syscon@13fbf000";
		mipi_tx_config0 = "/soc/mipi_tx_config@11f60000";
		mmc0 = "/soc/mmc@11230000";
		mmc1 = "/soc/mmc@11240000";
		mmc1_pins_camera = "/soc/pinctrl/cam0@0";
		mmqos = "/soc/interconnect";
		mobicore = "/soc/mobicore";
		mrdump_ext_rst = "/mrdump_ext_rst";
		mt6358_batoc_throttle = "/soc/pwrap@10026000/mt6366/mtk_battery_oc_throttling";
		mt6358_dynamic_loading_throttling = "/soc/pwrap@10026000/mt6366/mtk_dynamic_loading_throttling";
		mt6358_lbat = "/soc/pwrap@10026000/mt6366/pmic_lbat_service";
		mt6358_va09_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_va09";
		mt6358_va12_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_va12";
		mt6358_vaud28_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vaud28";
		mt6358_vaux18_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vaux18";
		mt6358_vbif28_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vbif28";
		mt6358_vcama1_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vcama1";
		mt6358_vcama2_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vcama2";
		mt6358_vcamd_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vcamd";
		mt6358_vcamio_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vcamio";
		mt6358_vcn18_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vcn18";
		mt6358_vcn28_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vcn28";
		mt6358_vcn33_bt_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vcn33_bt";
		mt6358_vcn33_wifi_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vcn33_wifi";
		mt6358_vcore_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/buck_vcore";
		mt6358_vcore_sshub_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/buck_vcore_sshub";
		mt6358_vdram1_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/buck_vdram1";
		mt6358_vdram2_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vdram2";
		mt6358_vefuse_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vefuse";
		mt6358_vemc_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vemc";
		mt6358_vfe28_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vfe28";
		mt6358_vgpu_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/buck_vgpu";
		mt6358_vibr_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vibr";
		mt6358_vio18_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vio18";
		mt6358_vio28_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vio28";
		mt6358_vldo28_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vldo28";
		mt6358_vmc_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vmc";
		mt6358_vmch_eint_high = "/soc/pwrap@10026000/mt6366/mt6358regulator/VMCH_EINT_HIGH";
		mt6358_vmch_eint_low = "/soc/pwrap@10026000/mt6366/mt6358regulator/VMCH_EINT_LOW";
		mt6358_vmch_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vmch";
		mt6358_vmodem_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/buck_vmodem";
		mt6358_vproc11_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/buck_vproc11";
		mt6358_vproc12_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/buck_vproc12";
		mt6358_vrf12_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vrf12";
		mt6358_vrf18_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vrf18";
		mt6358_vs1_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/buck_vs1";
		mt6358_vs2_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/buck_vs2";
		mt6358_vsim1_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vsim1";
		mt6358_vsim2_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vsim2";
		mt6358_vsram_core_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vsram_core";
		mt6358_vsram_gpu_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vsram_gpu";
		mt6358_vsram_others_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vsram_others";
		mt6358_vsram_others_sshub_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vsram_others_sshub";
		mt6358_vsram_proc11_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vsram_proc11";
		mt6358_vsram_proc12_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vsram_proc12";
		mt6358_vusb_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vusb";
		mt6358_vxo22_reg = "/soc/pwrap@10026000/mt6366/mt6358regulator/ldo_vxo22";
		mt6358codec = "/soc/pwrap@10026000/mt6366/mt6358codec";
		mt6358regulator = "/soc/pwrap@10026000/mt6366/mt6358regulator";
		mt6358rtc = "/soc/pwrap@10026000/mt6366/mt6358rtc";
		mt6366_clock_buffer = "/soc/pwrap@10026000/mt6366/mt6366_clock_buffer";
		mt6366_temp = "/mt6366_temp";
		mt6366_thermal_efuse = "/soc/pwrap@10026000/mt6366/mt6358-efuse/mt6366_e_data";
		mt6366keys = "/soc/pwrap@10026000/mt6366/mt6366keys";
		mt6375 = "/soc/i2c@11017000/mt6375@34";
		mt6375_adc = "/soc/i2c@11017000/mt6375@34/adc";
		mt6375_chg = "/soc/i2c@11017000/mt6375@34/chg";
		mt6375_otg_vbus = "/soc/i2c@11017000/mt6375@34/chg/otg";
		mt6375_typec = "/soc/i2c@11017000/mt6375@34/tcpc";
		mtee_svp = "/soc/mtee_svp";
		mtk_composite_v4l2_1 = "/mtk_composite_v4l2_1";
		mtk_ctd = "/mtk_ctd";
		mtk_gauge = "/soc/pwrap@10026000/mt6366/mtk_gauge";
		mtk_leds = "/soc/mtk_leds";
		mtk_lpm = "/mtk_lpm";
		mtk_ssc = "/mtk_ssc";
		mtkfb = "/soc/mtkfb@0";
		musb_drd_switch = "/soc/usb0@11200000/port/endpoint@0";
		mutt_pa1 = "/md-cooler/pa1/mutt-pa1";
		odm = "/soc/odm";
		opp_table_cam = "/opp-table-cam";
		opp_table_disp0 = "/opp-table-disp0";
		opp_table_img = "/opp-table-img";
		opp_table_ipe = "/opp-table-ipe";
		opp_table_mdp0 = "/opp-table-mdp0";
		opp_table_vdec = "/opp-table-vdec";
		opp_table_venc = "/opp-table-venc";
		pa1 = "/md-cooler/pa1";
		pbm = "/pbm";
		pd_adapter = "/pd_adapter";
		pdc = "/pdc";
		pe = "/pe";
		pe2 = "/pe2";
		pe4 = "/pe4";
		pe5 = "/pe5";
		performance = "/soc/performance-controller@0011bc00";
		pericfg = "/soc/pericfg@10003000";
		pio = "/soc/pinctrl";
		pmic = "/soc/pwrap@10026000/mt6366";
		pmic_auxadc = "/soc/pwrap@10026000/mt6366/mt635x-auxadc";
		pmic_efuse = "/soc/pwrap@10026000/mt6366/mt6358-efuse";
		product_region = "/product_region";
		pwrap = "/soc/pwrap@10026000";
		pwraph = "/soc/pwraphal@10026000";
		qos = "/qos@0011bb00";
		rc_bus26m = "/mtk_lpm/constraint-list/rc_bus26m";
		rc_cpu_buck_ldo = "/mtk_lpm/constraint-list/rc_cpu_buck_ldo";
		rc_dram = "/mtk_lpm/constraint-list/rc_dram";
		rc_syspll = "/mtk_lpm/constraint-list/rc_syspll";
		regulator_vibrator = "/soc/regulator_vibrator";
		reserved_memory = "/reserved-memory";
		rt1711_typec = "/soc/i2c@11015000/rt1711h@4e";
		rt5133 = "/soc/i2c@11017000/rt5133@18";
		rt5133_eint = "/soc/odm/rt5133_eint";
		rt5133_gpio1 = "/soc/odm/rt5133-gpio1";
		rt5133_gpio2 = "/soc/odm/rt5133-gpio2";
		rt5133_gpio3 = "/soc/odm/rt5133-gpio3";
		rt5133_ldo1 = "/soc/i2c@11017000/rt5133@18/regulators/LDO1";
		rt5133_ldo2 = "/soc/i2c@11017000/rt5133@18/regulators/LDO2";
		rt5133_ldo3 = "/soc/i2c@11017000/rt5133@18/regulators/LDO3";
		rt5133_ldo4 = "/soc/i2c@11017000/rt5133@18/regulators/LDO4";
		rt5133_ldo5 = "/soc/i2c@11017000/rt5133@18/regulators/LDO5";
		rt5133_ldo6 = "/soc/i2c@11017000/rt5133@18/regulators/LDO6";
		rt5133_ldo7 = "/soc/i2c@11017000/rt5133@18/regulators/LDO7";
		rt5133_ldo8 = "/soc/i2c@11017000/rt5133@18/regulators/LDO8";
		s2idle = "/cpus/idle-states/s2idle";
		scmi = "/firmware/scmi";
		scmi_rx_shmem = "/ssram2@10460000/tiny_mbox@1";
		scmi_tinysys = "/firmware/scmi/protocol@80";
		scmi_tx_shmem = "/ssram1@10450000/tiny_mbox@0";
		scp_audio_mbox = "/soc/scp_audio_mbox@107ff000";
		scp_clk_ctrl = "/soc/scp_clk_ctrl@10721000";
		scp_gpio = "/soc/scp_gpio@10005000";
		scp_infra = "/soc/scp_infra@10001000";
		scpsys = "/power-controller@10006000";
		seninf_n3d_top = "/soc/seninf_n3d_top@1a004000";
		seninf_top = "/soc/seninf_top@1a004000";
		sgm415xx = "/soc/i2c@11e01000/sgm415xx@1A";
		smart_pa = "/soc/smart_pa";
		smi_disp_common = "/soc/smi_disp_comm@14002000";
		smi_larb0 = "/soc/smi_larb0@14003000";
		smi_larb1 = "/soc/smi_larb1@14004000";
		smi_larb13 = "/soc/smi_larb13@1a001000";
		smi_larb14 = "/soc/smi_larb14@1a002000";
		smi_larb16 = "/soc/smi_larb16@1a00f000";
		smi_larb17 = "/soc/smi_larb17@1a010000";
		smi_larb2 = "/soc/smi_larb2@1f002000";
		smi_larb20 = "/soc/smi_larb20@1b00f000";
		smi_larb4 = "/soc/smi_larb4@1602e000";
		smi_larb7 = "/soc/smi_larb7@17010000";
		smi_larb9 = "/soc/smi_larb9@1502e000";
		smi_pd_cam_main = "/soc/smi_pd_cam_main";
		smi_pd_cam_rawa = "/soc/smi_pd_cam_rawa";
		smi_pd_cam_rawb = "/soc/smi_pd_cam_rawb";
		snd_scp_audio = "/soc/snd_scp_audio";
		snd_scp_ultra = "/soc/snd_scp_ultra";
		soc_max_crit = "/thermal-zones/soc_max/trips/soc_max_crit@0";
		sound = "/soc/sound";
		spi0 = "/soc/spi0@1100a000";
		spi1 = "/soc/spi1@11010000";
		spi2 = "/soc/spi2@11012000";
		spi3 = "/soc/spi3@11013000";
		spi4 = "/soc/spi4@11018000";
		spi5 = "/soc/spi5@11019000";
		spm_cond_cg = "/mtk_lpm/spm-cond-list/spm_cond_cg";
		spm_cond_pll = "/mtk_lpm/spm-cond-list/spm_cond_pll";
		spmtwam = "/spmtwam@10006000";
		ssmr_cma_mem = "/reserved-memory/ssmr-reserved-cma_memory";
		sspm = "/sspm@10400000";
		sspm_rts_header = "/met/sspm-rts-header";
		subpmic_pmu_eint = "/subpmic_pmu_eint";
		swpm = "/swpm";
		swtp = "/swtp";
		syspll = "/mtk_lpm/resource-ctrl-list/syspll";
		system_bus = "/cpus/idle-states/system_bus";
		system_mem = "/cpus/idle-states/system_mem";
		system_pll = "/cpus/idle-states/system_pll";
		systimer = "/soc/systimer@10017000";
		tboard_thermistor1 = "/thermal-ntc1";
		tboard_thermistor2 = "/thermal-ntc2";
		therm_intf = "/therm_intf@00114000";
		thermal_zones = "/thermal-zones";
		timer = "/timer";
		tinysys_mbox = "/tinysys_mbox@10451000";
		topckgen_clk = "/syscon@10000000";
		touch = "/touch";
		touch_panel = "/touch_panel";
		u2_phy_data = "/soc/efuse@11c10000/u2_phy_data";
		u2phy0 = "/soc/usb-phy@11f40000";
		u2port0 = "/soc/usb-phy@11f40000/usb-phy@11f40000";
		u3fpgaphy = "/soc/usb-phy";
		u3fpgaport0 = "/soc/usb-phy/usb-phy@0";
		uart0 = "/soc/serial@11002000";
		uart1 = "/soc/serial@11003000";
		ufshci = "/soc/ufshci@11270000";
		ulposc = "/clocks/ulposc";
		usb = "/soc/usb0@11200000";
		usb_boost = "/soc/usb_boost_manager";
		usb_meta = "/soc/usb_meta";
		usb_otg_vbus = "/soc/i2c@11e01000/bq2589x@6A/usb-otg-vbus";
		usb_role = "/soc/extcon_usb/port/endpoint@0";
		utos = "/utos";
		vcp = "/soc/vcp@1ec00000";
		vcu = "/soc/vcu@16000000";
		vdec_fmt = "/soc/vdec_fmt@16080000";
		vdec_gcon_base_clk = "/syscon@1602f000";
		venc_gcon_clk = "/syscon@17000000";
		vow_clk_miso_off = "/soc/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/soc/pinctrl/vow_clk_miso_on";
		vow_dat_miso_off = "/soc/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/soc/pinctrl/vow_dat_miso_on";
		watchdog = "/soc/watchdog@10007000";
		wifi = "/soc/wifi@18000000";
		wifi_pwrseq = "/wifi-pwrseq";
		wt6670_pins_default = "/soc/pinctrl/wt6670_default_mode";
		wt6670_pins_i2c = "/soc/pinctrl/wt6670_i2c_mode";
		wt6670_pins_scl_high = "/soc/pinctrl/wt6670_scl_high";
		wt6670_pins_scl_low = "/soc/pinctrl/wt6670_scl_low";
		wt6670_pins_sda_high = "/soc/pinctrl/wt6670_sda_high";
		wt6670_pins_sda_low = "/soc/pinctrl/wt6670_sda_low";
	};

	aliases {
		aal0 = "/soc/disp_aal0@1400c000";
		ccorr0 = "/soc/disp_ccorr0@1400b000";
		color0 = "/soc/disp_color0@14009000";
		dither0 = "/soc/disp_dither0@1400f000";
		dsc0 = "/soc/disp_dsc_wrap0@14012000";
		dsi0 = "/soc/dsi@14013000";
		gamma0 = "/soc/disp_gamma0@1400d000";
		i2c0 = "/soc/i2c@11e00000";
		i2c1 = "/soc/i2c@11e01000";
		i2c2 = "/soc/i2c@11eb0000";
		i2c3 = "/soc/i2c@11015000";
		i2c4 = "/soc/i2c@11eb1000";
		i2c5 = "/soc/i2c@11017000";
		i2c6 = "/soc/i2c@1101a000";
		i2c7 = "/soc/i2c@11f00000";
		i2c8 = "/soc/i2c@11eb2000";
		i2c9 = "/soc/i2c@11eb3000";
		ovl0 = "/soc/disp_ovl0@14005000";
		ovl3 = "/soc/disp_ovl0_2l@14006000";
		postmask0 = "/soc/disp_postmask0@1400e000";
		rdma0 = "/soc/disp_rdma0@14007000";
		wdma0 = "/soc/disp_wdma0@14014000";
	};

	atf_logger {
		compatible = "mediatek,tfa_debug";
		phandle = <0xf1>;
	};

	aw36518 {
		compatible = "awinic,aw36518";
		phandle = <0x10b>;
	};

	backlight-cooler {
		#cooling-cells = <0x2>;
		backlight-names = "lcd-backlight";
		compatible = "mediatek,backlight-cooler";
		phandle = <0xe4>;
	};

	bp_thl {
		compatible = "mediatek,mtk-bp-thl";
		phandle = <0x113>;
		soc_limit = <0xf>;
		soc_limit_ext = <0x14>;
		soc_limit_ext_release = <0x19>;
	};

	cache-parity {
		arm_dsu_ecc_hwirq = <0x20>;
		compatible = "mediatek,mt6873-cache-parity";
		ecc-irq-support = <0x1>;
		interrupts = <0x0 0x1 0x4 0x0 0x0 0x2 0x4 0x0 0x0 0x3 0x4 0x0 0x0 0x4 0x4 0x0 0x0 0x5 0x4 0x0 0x0 0x6 0x4 0x0 0x0 0x7 0x4 0x0 0x0 0x8 0x4 0x0 0x0 0x0 0x4 0x0>;
	};

	cam1_inner_legacy@1a038000 {
		compatible = "mediatek,cam1_inner_legacy";
		reg = <0x0 0x1a038000 0x0 0x8000>;
	};

	cam1_legacy@1a030000 {
		compatible = "mediatek,cam1_legacy";
		dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
		interrupts = <0x0 0x160 0x4 0x0>;
		mediatek,larb = <0x47>;
		phandle = <0xfe>;
		power-domains = <0x2d 0xd>;
		reg = <0x0 0x1a030000 0x0 0x8000>;
	};

	cam2_inner_legacy@1a058000 {
		compatible = "mediatek,cam2_inner_legacy";
		reg = <0x0 0x1a058000 0x0 0x8000>;
	};

	cam2_legacy@1a050000 {
		compatible = "mediatek,cam2_legacy";
		dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
		interrupts = <0x0 0x161 0x4 0x0>;
		mediatek,larb = <0x48>;
		phandle = <0x100>;
		power-domains = <0x2d 0xe>;
		reg = <0x0 0x1a050000 0x0 0x8000>;
	};

	cam3_inner_legacy@1a078000 {
		compatible = "mediatek,cam3_inner_legacy";
		reg = <0x0 0x1a078000 0x0 0x8000>;
	};

	cam3_legacy@1a070000 {
		compatible = "mediatek,cam3_legacy";
		phandle = <0x102>;
		reg = <0x0 0x1a070000 0x0 0x8000>;
	};

	cam_mem {
		compatible = "mediatek,cam_mem";
		dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
		iommus = <0x45 0x20120 0x45 0x20121 0x45 0x20122 0x45 0x20123 0x45 0x20124 0x45 0x20125 0x45 0x20126 0x45 0x20127 0x45 0x20128 0x45 0x20129 0x45 0x2012a 0x45 0x2012b 0x45 0x2012c 0x45 0x2012d 0x45 0x2012e 0x45 0x2012f 0x45 0x20130 0x45 0x20131 0x45 0x20132 0x45 0x20133 0x45 0x20134 0x45 0x20135 0x45 0x20136 0x45 0x20137 0x45 0x20138 0x45 0x20139 0x45 0x201a0 0x45 0x201a1 0x45 0x201a2 0x45 0x201a6 0x45 0x201a7 0x45 0x201a8 0x45 0x20200 0x45 0x20201 0x45 0x20202 0x45 0x20203 0x45 0x20204 0x45 0x20205 0x45 0x20206 0x45 0x20207 0x45 0x20208 0x45 0x20209 0x45 0x2020a 0x45 0x2020b 0x45 0x2020c 0x45 0x2020d 0x45 0x2020e 0x45 0x2020f 0x45 0x20210 0x45 0x20220 0x45 0x20221 0x45 0x20222 0x45 0x20223 0x45 0x20224 0x45 0x20225 0x45 0x20226 0x45 0x20227 0x45 0x20228 0x45 0x20229 0x45 0x2022a 0x45 0x2022b 0x45 0x2022c 0x45 0x2022d 0x45 0x2022e 0x45 0x2022f 0x45 0x20230>;
		mediatek,platform = "mt6789";
	};

	cam_qos_legacy {
		compatible = "mediatek,cam_qos_legacy";
		dvfsrc-vcore-supply = <0x44>;
		l13_cam_camsv4 = <0x201a6>;
		l13_cam_camsv5 = <0x201a7>;
		l13_cam_camsv6 = <0x201a8>;
		l13_cam_mrawi = <0x201a0>;
		l13_cam_mrawo0 = <0x201a1>;
		l13_cam_mrawo1 = <0x201a2>;
		l16_cam_aaho_r1_a = <0x2020f>;
		l16_cam_aao_r1_a = <0x20208>;
		l16_cam_afo_r1_a = <0x20209>;
		l16_cam_bpci_r1_a = <0x20203>;
		l16_cam_cqi_r1_a = <0x20202>;
		l16_cam_crzo_r1_a = <0x2020c>;
		l16_cam_flko_r1_a = <0x2020a>;
		l16_cam_imgo_r1_a = <0x20200>;
		l16_cam_lceso_r1_a = <0x2020b>;
		l16_cam_lsci_r1_a = <0x20210>;
		l16_cam_ltmso_r1_a = <0x2020d>;
		l16_cam_rawi_r2_a = <0x20206>;
		l16_cam_rawi_r3_a = <0x20207>;
		l16_cam_rrzo_r1_a = <0x20201>;
		l16_cam_rsso_r1_a = <0x2020e>;
		l16_cam_ufdi_r2_a = <0x20205>;
		l16_cam_yuvo_r1_a = <0x20204>;
		l17_cam_aaho_r1_b = <0x2022f>;
		l17_cam_aao_r1_b = <0x20228>;
		l17_cam_afo_r1_b = <0x20229>;
		l17_cam_bpci_r1_b = <0x20223>;
		l17_cam_cqi_r1_b = <0x20222>;
		l17_cam_crzo_r1_b = <0x2022c>;
		l17_cam_flko_r1_b = <0x2022a>;
		l17_cam_imgo_r1_b = <0x20220>;
		l17_cam_lceso_r1_b = <0x2022b>;
		l17_cam_lsci_r1_b = <0x20230>;
		l17_cam_ltmso_r1_b = <0x2022d>;
		l17_cam_rawi_r2_b = <0x20226>;
		l17_cam_rawi_r3_b = <0x20227>;
		l17_cam_rrzo_r1_b = <0x20221>;
		l17_cam_rsso_r1_b = <0x2022e>;
		l17_cam_ufdi_r2_b = <0x20225>;
		l17_cam_yuvo_r1_b = <0x20224>;
		operating-points-v2 = <0x43>;
	};

	camera_af_hw_node {
		compatible = "mediatek,camera_af_lens";
		phandle = <0x10d>;
	};

	camisp_legacy@1a000000 {
		#clock-cells = <0x1>;
		clock-names = "CAMSYS_CAM_CGPDN", "CAMSYS_CAMTG_CGPDN", "CAMSYS_CAMSV1_CGPDN", "CAMSYS_CAMSV2_CGPDN", "CAMSYS_CAMSV3_CGPDN", "CAMSYS_LARB13_CGPDN", "CAMSYS_LARB14_CGPDN", "CAMSYS_SENINF_CGPDN", "CAMSYS_MAIN_CAM2MM_GALS_CGPDN", "CAMSYS_RAWALARB16_CGPDN", "CAMSYS_RAWACAM_CGPDN", "CAMSYS_RAWATG_CGPDN", "CAMSYS_RAWBLARB17_CGPDN", "CAMSYS_RAWBCAM_CGPDN", "CAMSYS_RAWBTG_CGPDN", "TOPCKGEN_TOP_MUX_CAMTM";
		clocks = <0x31 0x2 0x31 0x3 0x31 0x5 0x31 0x6 0x31 0x7 0x31 0x0 0x31 0x1 0x31 0x4 0x31 0xa 0x30 0x0 0x30 0x1 0x30 0x2 0x2f 0x0 0x2f 0x1 0x2f 0x2 0x2a 0x2d>;
		compatible = "mediatek,camisp_legacy";
		dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
		mediatek,larb = <0x46>;
		mediatek,platform = "mt6789";
		phandle = <0xfd>;
		power-domains = <0x2d 0xc>;
		reg = <0x0 0x1a000000 0x0 0x10000>;
	};

	camsv2_legacy@1a092000 {
		compatible = "mediatek,camsv2_legacy";
		dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
		interrupts = <0x0 0x167 0x4 0x0>;
		mediatek,larb = <0x46>;
		phandle = <0x104>;
		reg = <0x0 0x1a092000 0x0 0x1000>;
	};

	camsv3_legacy@1a093000 {
		compatible = "mediatek,camsv3_legacy";
		dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
		interrupts = <0x0 0x168 0x4 0x0>;
		mediatek,larb = <0x46>;
		phandle = <0x105>;
		reg = <0x0 0x1a093000 0x0 0x1000>;
	};

	camsv4_legacy@1a094000 {
		compatible = "mediatek,camsv4_legacy";
		dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
		interrupts = <0x0 0x169 0x4 0x0>;
		mediatek,larb = <0x46>;
		phandle = <0x106>;
		reg = <0x0 0x1a094000 0x0 0x1000>;
	};

	camsv5_legacy@1a095000 {
		compatible = "mediatek,camsv5_legacy";
		dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
		interrupts = <0x0 0x16a 0x4 0x0>;
		mediatek,larb = <0x46>;
		phandle = <0x107>;
		reg = <0x0 0x1a095000 0x0 0x1000>;
	};

	camsv6_legacy@1a096000 {
		compatible = "mediatek,camsv6_legacy";
		dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
		interrupts = <0x0 0x16e 0x4 0x0>;
		mediatek,larb = <0x46>;
		phandle = <0x108>;
		reg = <0x0 0x1a096000 0x0 0x1000>;
	};

	camsv7_legacy@1a097000 {
		compatible = "mediatek,camsv7_legacy";
		dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
		interrupts = <0x0 0x16f 0x4 0x0>;
		mediatek,larb = <0x46>;
		phandle = <0x109>;
		reg = <0x0 0x1a097000 0x0 0x1000>;
	};

	camsys_rawa_legacy@1a04f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys_rawa_legacy";
		phandle = <0xff>;
		reg = <0x0 0x1a04f000 0x0 0x1000>;
	};

	camsys_rawb_legacy@1a06f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys_rawb_legacy";
		phandle = <0x101>;
		reg = <0x0 0x1a06f000 0x0 0x1000>;
	};

	camsys_rawc_legacy@1a08f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys_rawc_legacy";
		phandle = <0x103>;
		reg = <0x0 0x1a08f000 0x0 0x1000>;
	};

	charger {
		ac_charger_current = <0x3b8260>;
		ac_charger_input_current = <0x1cfde0>;
		algorithm_name = "Basic";
		battery_cv = <0x43ac38>;
		bootmode = <0x51>;
		charger = <0x54>;
		charger_configuration = <0x1>;
		charger_current_percent1 = <0x5>;
		charger_current_percent2 = <0xa>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,charger";
		enable_dynamic_mivr;
		enable_fast_charging_indicator;
		enable_min_charge_temp;
		enable_sw_jeita;
		gauge = <0xd3>;
		jeita_temp_above_t4_cv = <0x401640>;
		jeita_temp_below_t0_cv = <0x43ac38>;
		jeita_temp_t0_to_t1_cv = <0x43ac38>;
		jeita_temp_t1_to_t2_cv = <0x43ac38>;
		jeita_temp_t2_to_t3_cv = <0x43ac38>;
		jeita_temp_t3_to_t4_cv = <0x401640>;
		max_charge_temp = <0x32>;
		max_charge_temp_minus_x_degree = <0x2f>;
		max_charger_voltage = <0xaf79e0>;
		max_dmivr_charger_current = <0x1b7740>;
		min_charge_temp = <0x0>;
		min_charge_temp_plus_x_degree = <0x6>;
		min_charger_voltage = <0x4630c0>;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		pd_charger_current = <0x4c4b40>;
		pd_charger_input_current = <0x1e8480>;
		phandle = <0x1bb>;
		pogo_charger_current = <0x1f47d0>;
		pogo_charger_input_current = <0x1e8480>;
		temp_neg_10_thres = <0x0>;
		temp_t0_thres = <0x0>;
		temp_t0_thres_plus_x_degree = <0x0>;
		temp_t1_thres = <0x0>;
		temp_t1_thres_plus_x_degree = <0x0>;
		temp_t2_thres = <0x96>;
		temp_t2_thres_plus_x_degree = <0x96>;
		temp_t3_thres = <0x1c2>;
		temp_t3_thres_minus_x_degree = <0x1c2>;
		temp_t4_thres = <0x1f4>;
		temp_t4_thres_minus_x_degree = <0x1d6>;
		usb_charger_current = <0x7a120>;
	};

	charger-cooler {
		#cooling-cells = <0x2>;
		compatible = "mediatek,mt6375-charger-cooler";
		phandle = <0xe3>;
	};

	chosen {
		atag,videolfb-fb_base_h = <0x0>;
		atag,videolfb-fb_base_l = "~`P";
		atag,videolfb-fps = <0x1770>;
		atag,videolfb-islcm_inited = <0x0>;
		atag,videolfb-islcmfound = <0x1>;
		atag,videolfb-lcmname = "nt36672e_fhdp_dsi_vdo_60hz_jdi_dphy_drv";
		atag,videolfb-vramSize = <0x1be0000>;
		bootargs = "console=tty0 root=/dev/ram \t\t\t    loglevel=8 \t\t\t    8250.nr_uarts=4 \t\t\t    androidboot.hardware=mt6789 \t\t\t    initcall_debug=1 transparent_hugepage=never \t\t\t    vmalloc=400M swiotlb=noforce cma=64M \t\t\t    firmware_class.path=/vendor/firmware pelt=8\t\t\t    loop.max_part=7";
		kaslr-seed = <0x0 0x0>;
		phandle = <0x51>;
	};

	clk_ao {
		compatible = "simple-bus";
		phandle = <0xf3>;
	};

	clkchk {
		compatible = "mediatek,mt6789-clkchk";
	};

	clkitg {
		compatible = "simple-bus";
		phandle = <0xf4>;
		status = "okay";

		bring-up {
			clocks = <0x2a 0x18 0x2a 0x19 0x2a 0x2a 0x2b 0x0 0x2b 0x1 0x2b 0x4 0x2b 0x12 0x2b 0x19 0x2b 0x1a 0x2b 0x1e 0x2b 0x1f 0x2b 0x21 0x2b 0x24 0x2b 0x33 0x2b 0x34 0x2b 0x35 0x2b 0x38 0x2b 0x39 0x2b 0x3c>;
			compatible = "mediatek,clk-bring-up";
		};
	};

	clocks {

		clk13m {
			#clock-cells = <0x0>;
			clock-frequency = <0xc65d40>;
			compatible = "fixed-clock";
			phandle = <0x60>;
		};

		clk26m {
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0x56>;
		};

		clk32k {
			#clock-cells = <0x0>;
			clock-frequency = <0x7d00>;
			compatible = "fixed-clock";
			phandle = <0xf6>;
		};

		ulposc {
			#clock-cells = <0x0>;
			clock-frequency = <0xf7f4900>;
			compatible = "fixed-clock";
			phandle = <0xf7>;
		};
	};

	cm_mgr@0c530000 {
		cm_mgr,cp_down = <0x8c 0x8c 0x32 0x64 0x64 0x64>;
		cm_mgr,cp_up = <0xa0 0xa0 0x32 0x64 0x64 0x64>;
		cm_mgr,dt_down = <0x3 0x3 0x0 0x0 0x0 0x0>;
		cm_mgr,dt_up = <0x0 0x0 0x0 0x0 0x0 0x0>;
		cm_mgr,vp_down = <0x64 0x64 0x64 0x64 0x64 0x64>;
		cm_mgr,vp_up = <0x64 0x64 0x64 0x64 0x64 0x64>;
		compatible = "mediatek,mt6789-cm_mgr";
		cpu_power_bcpu_weight_max = <0xc8>;
		cpu_power_bcpu_weight_min = <0x64>;
		interconnect-names = "cm-perf-bw";
		interconnects = <0x22 0x1 0x22 0x0>;
		phandle = <0xeb>;
		reg = <0x0 0xc530000 0x0 0x9000>;
		reg-names = "cm_mgr_base";
		required-opps = <0x23 0x24 0x25 0x26 0x27 0x28 0x29>;
		use_bcpu_weight = "enable";
	};

	cpu_power_throttling {
		compatible = "mediatek,cpu-power-throttling";
		lbat_cpu_limit = <0xdbba0 0xdbba0 0x13d620>;
		oc_cpu_limit = <0xdbba0 0xdbba0 0x13d620>;
		phandle = <0x111>;
	};

	cpuhvfs@00114400 {
		apmixedsys = <0x3c>;
		clk-div = <0xa2a0 0xa2a4 0xa2e0>;
		clk-div-base = <0x3d>;
		compatible = "mediatek,cpufreq-hybrid";
		cslog-range = <0x3d0 0xfa0>;
		mcucfg-ver = <0x0>;
		nvmem-cell-names = "lkginfo";
		nvmem-cells = <0x40>;
		phandle = <0xf8>;
		pll-con = <0x20c 0x21c 0x25c>;
		proc1-supply = <0x3e>;
		proc2-supply = <0x3f>;
		proc3-supply = <0x3e>;
		reg = <0x0 0x114400 0x0 0xc00 0x0 0x11bc00 0x0 0x1400 0x0 0x112800 0x0 0x1800 0x0 0x114f40 0x0 0xc0>;
		reg-names = "USRAM", "CSRAM", "ESRAM";
		tbl-off = <0x4 0x4c 0x94>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0xc>;
				};

				core1 {
					cpu = <0xd>;
				};

				core2 {
					cpu = <0xe>;
				};

				core3 {
					cpu = <0xf>;
				};

				core4 {
					cpu = <0x10>;
				};

				core5 {
					cpu = <0x11>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x12>;
				};

				core1 {
					cpu = <0x13>;
				};
			};
		};

		cpu@000 {
			capacity-dmips-mhz = <0x17f>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2 0x0>;
			phandle = <0xc>;
			reg = <0x0>;
		};

		cpu@001 {
			capacity-dmips-mhz = <0x17f>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2 0x0>;
			phandle = <0xd>;
			reg = <0x100>;
		};

		cpu@002 {
			capacity-dmips-mhz = <0x17f>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2 0x0>;
			phandle = <0xe>;
			reg = <0x200>;
		};

		cpu@003 {
			capacity-dmips-mhz = <0x17f>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2 0x0>;
			phandle = <0xf>;
			reg = <0x300>;
		};

		cpu@004 {
			capacity-dmips-mhz = <0x17f>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2 0x0>;
			phandle = <0x10>;
			reg = <0x400>;
		};

		cpu@005 {
			capacity-dmips-mhz = <0x17f>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2 0x0>;
			phandle = <0x11>;
			reg = <0x500>;
		};

		cpu@100 {
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,cortex-a76";
			cpu-idle-states = <0xa 0xb 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2 0x1>;
			phandle = <0x12>;
			reg = <0x600>;
		};

		cpu@101 {
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,cortex-a76";
			cpu-idle-states = <0xa 0xb 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2 0x1>;
			phandle = <0x13>;
			reg = <0x700>;
		};

		idle-states {
			entry-method = "arm,psci";

			clusteroff_b {
				arm,psci-suspend-param = <0x1010102>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x76c>;
				phandle = <0xb>;
			};

			clusteroff_l {
				arm,psci-suspend-param = <0x1010101>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x834>;
				phandle = <0x4>;
			};

			cpuoff_b {
				arm,psci-suspend-param = <0x10002>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				local-timer-stop;
				min-residency-us = <0x578>;
				phandle = <0xa>;
			};

			cpuoff_l {
				arm,psci-suspend-param = <0x10001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				local-timer-stop;
				min-residency-us = <0x640>;
				phandle = <0x3>;
			};

			mcusysoff {
				arm,psci-suspend-param = <0x1010701>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x1c2>;
				exit-latency-us = <0x258>;
				local-timer-stop;
				min-residency-us = <0xfa0>;
				phandle = <0x5>;
			};

			s2idle {
				arm,psci-suspend-param = <0x1011f01>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x2710>;
				exit-latency-us = <0x2710>;
				local-timer-stop;
				min-residency-us = <0xffffffff>;
				phandle = <0x9>;
			};

			system_bus {
				arm,psci-suspend-param = <0x1010f03>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x514>;
				exit-latency-us = <0xaf0>;
				local-timer-stop;
				min-residency-us = <0xfa0>;
				phandle = <0x8>;
			};

			system_mem {
				arm,psci-suspend-param = <0x1010f01>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x2bc>;
				exit-latency-us = <0x352>;
				local-timer-stop;
				min-residency-us = <0xfa0>;
				phandle = <0x6>;
			};

			system_pll {
				arm,psci-suspend-param = <0x1010f02>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3b6>;
				local-timer-stop;
				min-residency-us = <0xfa0>;
				phandle = <0x7>;
			};
		};
	};

	dcm@10001000 {
		compatible = "mediatek,mt6789-dcm";
		phandle = <0xf2>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10022000 0x0 0x1000 0x0 0xc530000 0x0 0x5000 0x0 0xc538000 0x0 0x5000 0x0 0xc53a800 0x0 0x1000>;
		reg-names = "infracfg_ao", "infra_ao_bcrm", "mcusys_par_wrap", "mp_cpusys_top", "cpccfg_reg";
	};

	disable_unused {
		compatible = "simple-bus";
		phandle = <0xf5>;
		status = "okay";

		disable-unused-clk-afe {
			clocks = <0x39 0x0 0x39 0x1 0x39 0x2 0x39 0x3 0x39 0x4 0x39 0x5 0x39 0x6 0x39 0x7 0x39 0x8 0x39 0x9 0x39 0xa 0x39 0xb 0x39 0xc 0x39 0xd 0x39 0xe 0x39 0xf 0x39 0x10 0x39 0x11 0x39 0x12 0x39 0x13 0x39 0x14>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x2d 0xb>;
		};

		disable-unused-clk-apmixedsys {
			clocks = <0x3b 0x0 0x3b 0x1 0x3b 0x2 0x3b 0x3 0x3b 0x4 0x3b 0x5 0x3b 0x6 0x3b 0x7 0x3b 0x8 0x3b 0xa 0x3b 0xb 0x3b 0xc 0x3b 0xd>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-camsys_main {
			clocks = <0x31 0x0 0x31 0x1 0x31 0x2 0x31 0x3 0x31 0x4 0x31 0x5 0x31 0x6 0x31 0x7 0x31 0x8 0x31 0x9 0x31 0xa>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x2d 0xc>;
		};

		disable-unused-clk-camsys_rawa {
			clocks = <0x30 0x0 0x30 0x1 0x30 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x2d 0xd>;
		};

		disable-unused-clk-camsys_rawb {
			clocks = <0x2f 0x0 0x2f 0x1 0x2f 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x2d 0xe>;
		};

		disable-unused-clk-imgsys1 {
			clocks = <0x34 0x0 0x34 0x1 0x34 0x2 0x34 0x3>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x2d 0x6>;
		};

		disable-unused-clk-imp_iic_wrap_c {
			clocks = <0x3a 0x0 0x3a 0x1 0x3a 0x2>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-imp_iic_wrap_en {
			clocks = <0x37 0x0 0x37 0x1 0x37 0x2 0x37 0x3>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-imp_iic_wrap_n {
			clocks = <0x36 0x0>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-imp_iic_wrap_w {
			clocks = <0x38 0x0 0x38 0x1>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-infracfg_ao {
			clocks = <0x2b 0x0 0x2b 0x1 0x2b 0x2 0x2b 0x3 0x2b 0x4 0x2b 0x5 0x2b 0x6 0x2b 0x7 0x2b 0x8 0x2b 0x9 0x2b 0xa 0x2b 0xb 0x2b 0xc 0x2b 0xd 0x2b 0xe 0x2b 0xf 0x2b 0x10 0x2b 0x11 0x2b 0x12 0x2b 0x13 0x2b 0x14 0x2b 0x15 0x2b 0x16 0x2b 0x17 0x2b 0x18 0x2b 0x19 0x2b 0x1a 0x2b 0x1b 0x2b 0x1c 0x2b 0x1d 0x2b 0x1e 0x2b 0x1f 0x2b 0x20 0x2b 0x21 0x2b 0x22 0x2b 0x23 0x2b 0x24 0x2b 0x25 0x2b 0x26 0x2b 0x27 0x2b 0x28 0x2b 0x29 0x2b 0x2a 0x2b 0x2b 0x2b 0x2c 0x2b 0x2d 0x2b 0x2f 0x2b 0x30 0x2b 0x31 0x2b 0x32 0x2b 0x33 0x2b 0x34 0x2b 0x35 0x2b 0x36 0x2b 0x37 0x2b 0x38 0x2b 0x39 0x2b 0x3a 0x2b 0x3b 0x2b 0x3c 0x2b 0x3d>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-ipesys {
			clocks = <0x2e 0x0 0x2e 0x1 0x2e 0x2 0x2e 0x3 0x2e 0x4 0x2e 0x5 0x2e 0x6 0x2e 0x7>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x2d 0x7>;
		};

		disable-unused-clk-mdpsys {
			clocks = <0x2c 0x0 0x2c 0x1 0x2c 0x2 0x2c 0x3 0x2c 0x4 0x2c 0x5 0x2c 0x6 0x2c 0x7 0x2c 0x8 0x2c 0x9 0x2c 0xa 0x2c 0xb 0x2c 0xc 0x2c 0xd 0x2c 0xe 0x2c 0xf>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x2d 0xa>;
		};

		disable-unused-clk-mmsys {
			clocks = <0x35 0x0 0x35 0x1 0x35 0x2 0x35 0x3 0x35 0x4 0x35 0x5 0x35 0x6 0x35 0x7 0x35 0x8 0x35 0x9 0x35 0xa 0x35 0xb 0x35 0xc 0x35 0xd 0x35 0xe 0x35 0xf 0x35 0x10 0x35 0x11 0x35 0x12 0x35 0x13 0x35 0x14 0x35 0x15 0x35 0x16>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x2d 0xa>;
		};

		disable-unused-clk-topckgen {
			clocks = <0x2a 0x3f 0x2a 0x40 0x2a 0x41 0x2a 0x42 0x2a 0x43 0x2a 0x44 0x2a 0x45 0x2a 0x46 0x2a 0x47 0x2a 0x48 0x2a 0x49 0x2a 0x2 0x2a 0x4 0x2a 0x5 0x2a 0x6 0x2a 0x7 0x2a 0x8 0x2a 0xb 0x2a 0xc 0x2a 0xd 0x2a 0xe 0x2a 0xf 0x2a 0x10 0x2a 0x11 0x2a 0x12 0x2a 0x13 0x2a 0x14 0x2a 0x15 0x2a 0x16 0x2a 0x17 0x2a 0x18 0x2a 0x19 0x2a 0x1b 0x2a 0x1c 0x2a 0x1d 0x2a 0x1e 0x2a 0x1f 0x2a 0x20 0x2a 0x21 0x2a 0x22 0x2a 0x24 0x2a 0x25 0x2a 0x26 0x2a 0x27 0x2a 0x28 0x2a 0x29 0x2a 0x2a 0x2a 0x2b 0x2a 0x2c 0x2a 0x2d 0x2a 0x2e 0x2a 0x2f 0x2a 0x32 0x2a 0x34 0x2a 0x35 0x2a 0x36 0x2a 0x37 0x2a 0x38 0x2a 0x39 0x2a 0x3a 0x2a 0x3b 0x2a 0x3c 0x2a 0x3d 0x2a 0x3e>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-vdecsys {
			clocks = <0x33 0x0 0x33 0x1 0x33 0x2 0x33 0x3 0x33 0x4 0x33 0x5 0x33 0x6 0x33 0x7>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x2d 0x8>;
		};

		disable-unused-clk-vencsys {
			clocks = <0x32 0x0 0x32 0x1 0x32 0x2 0x32 0x3>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x2d 0x9>;
		};

		disable-unused-pd-audio {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x2d 0xb>;
		};

		disable-unused-pd-cam {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x2d 0xc>;
		};

		disable-unused-pd-cam_rawa {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x2d 0xd>;
		};

		disable-unused-pd-cam_rawb {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x2d 0xe>;
		};

		disable-unused-pd-disp {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x2d 0xa>;
		};

		disable-unused-pd-ipe {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x2d 0x7>;
		};

		disable-unused-pd-isp {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x2d 0x6>;
		};

		disable-unused-pd-vdec {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x2d 0x8>;
		};

		disable-unused-pd-venc {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x2d 0x9>;
		};
	};

	dsi_active {
		phandle = <0x42>;

		pins_cmd_dat {
			bias-disable;
			input-enable;
			pinmux = <0x900>;
			slew-rate = <0x0>;
		};
	};

	fhctl@1000ce00 {
		compatible = "mediatek,mt6853-fhctl";
		phandle = <0x92>;
		reg = <0x0 0x1000ce00 0x0 0x200 0x0 0x1000c000 0x0 0xe00>;

		map0 {
			domain = "top";
			method = "fhctl-mcupm";

			armpll_bl0 {
				fh-id = <0x1>;
				perms = <0x1c>;
				pll-id = <0x3e7>;
			};

			armpll_bl1 {
				fh-id = <0x2>;
				perms = <0x1c>;
				pll-id = <0x3e7>;
			};

			armpll_bl2 {
				fh-id = <0x3>;
				perms = <0x1c>;
				pll-id = <0x3e7>;
			};

			armpll_ll {
				fh-id = <0x0>;
				perms = <0x1c>;
				pll-id = <0x3e7>;
			};

			ccipll {
				fh-id = <0x5>;
				perms = <0x1c>;
				pll-id = <0x3e7>;
			};

			mainpll {
				fh-id = <0xa>;
				pll-id = <0x4>;
			};

			mfgpll {
				fh-id = <0x6>;
				pll-id = <0x9>;
			};

			mmpll {
				fh-id = <0x9>;
				pll-id = <0x7>;
			};

			mpll {
				fh-id = <0x8>;
				perms = <0x1c>;
				pll-id = <0x3e7>;
			};

			msdcpll {
				fh-id = <0xb>;
				pll-id = <0x6>;
			};

			npupll {
				fh-id = <0x4>;
				pll-id = <0x8>;
			};

			tvdpll {
				fh-id = <0xe>;
				pll-id = <0xa>;
			};
		};
	};

	firmware {
		phandle = <0xd8>;

		android {
			compatible = "android,firmware";
			hardware = "mt6789";
			phandle = <0xdb>;
		};

		scmi {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "arm,scmi";
			mbox-names = "tx", "rx";
			mboxes = <0x14 0x0 0x14 0x1>;
			phandle = <0xd9>;
			shmem = <0x15 0x16>;

			protocol@80 {
				phandle = <0xda>;
				reg = <0x80>;
				scmi_apmcupm = <0x8>;
				scmi_cm = <0x7>;
				scmi_gpupm = <0x4>;
				scmi_met = <0x3>;
				scmi_plt = <0x5>;
				scmi_pmic = <0x2>;
				scmi_qos = <0x1>;
				scmi_smi = <0x6>;
			};
		};
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x10a>;
	};

	fpsgo {
		compatible = "mediatek,fpsgo";
		fbt_cpu_mask = <0xff 0xc0 0x3f 0xff>;
		gcc_enable = <0x1>;
		interconnect-names = "fpsgo-perf-bw";
		interconnects = <0x22 0x1 0x22 0x0>;
		phandle = <0xec>;
		required-opps = <0x23>;
		sbe_resceue_enable = <0x1>;
	};

	gps@18c00000 {
		compatible = "mediatek,gps";
		emi-domain-ap = <0x0>;
		emi-domain-conn = <0x2>;
		emi-offset = <0x400000>;
		emi-region = <0x1d>;
		emi-size = <0xfffff>;
		phandle = <0x1bf>;
	};

	hall_detect@0 {
		compatible = "mediatek,hall_detect";
		hall,gpio_irq = <0x41 0x9 0x0>;
		interrupt-parent = <0x41>;
		interrupts = <0x9 0x8>;
		phandle = <0xfa>;
		pinctrl-0 = <0x42>;
		pinctrl-names = "hall_active";
	};

	hwrng {
		compatible = "arm,sec-rng";
		method-fid = [02 6a];
		methods = "smc";
		phandle = <0xf0>;
		quality = [03 84];
	};

	interrupt-controller {
		#address-cells = <0x2>;
		#interrupt-cells = <0x4>;
		#redistributor-regions = <0x1>;
		#size-cells = <0x2>;
		compatible = "arm,gic-v3";
		interrupt-controller;
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x9 0x4 0x0>;
		phandle = <0x1>;
		reg = <0x0 0xc000000 0x0 0x40000 0x0 0xc040000 0x0 0x200000>;
	};

	lastbus {
		compatible = "mediatek,lastbus";
		enabled = <0x1>;
		phandle = <0xd7>;
		sw_version = <0x1>;
		timeout_ms = <0xc8>;
		timeout_type = <0x0>;

		monitors {

			monitor1 {
				base = <0x1002b000>;
				bus_freq_mhz = <0x4e>;
				monitor_name = "debug_ctrl_ao_PERI_AO";
				num_ports = <0x22>;
			};

			monitor2 {
				base = <0x10042000>;
				bus_freq_mhz = <0x4e>;
				monitor_name = "debug_ctrl_ao_FMEM_AO";
				num_ports = <0xe>;
			};

			monitor3 {
				base = <0x1002e000>;
				bus_freq_mhz = <0x4e>;
				monitor_name = "debug_ctrl_ao_PERI_AO2";
				num_ports = <0x13>;
			};

			monitor4 {
				base = <0x10040000>;
				bus_freq_mhz = <0x4e>;
				monitor_name = "debug_ctrl_ao_PERI_PAR_AO";
				num_ports = <0x6>;
			};

			monitor5 {
				base = <0x10023000>;
				bus_freq_mhz = <0x4e>;
				monitor_name = "debug_ctrl_ao_INFRA_AO";
				num_ports = <0x16>;
			};
		};
	};

	lk_charger {
		ac_charger_current = <0x3b8260>;
		ac_charger_input_current = <0x2191c0>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_check_vsys;
		enable_pd20_reset;
		fast_charge_voltage = <0x325aa0>;
		max_charger_voltage = <0xaf79e0>;
		non_std_ac_charger_current = <0x7a120>;
		pd_charger_current = <0x7a120>;
		phandle = <0x1b5>;
		power_path_support;
		pre_charger_current = <0x5dc00>;
		ta_ac_charger_current = <0x2dc6c0>;
		temp_t1_threshold = <0x0>;
		temp_t2_threshold = <0xf>;
		temp_t3_threshold = <0x2d>;
		temp_t4_threshold = <0x32>;
		usb_charger_current = <0x7a120>;
	};

	low_battery_throttling {
		compatible = "mediatek,low_battery_throttling";
		hv_thd_volt = <0xd48>;
		lv1_thd_volt = <0xcb2>;
		lv2_thd_volt = <0xc1c>;
	};

	mcupm@0c540000 {
		compatible = "mediatek,mcupm";
		interrupt-names = "mbox0", "mbox1", "mbox2", "mbox3", "mbox4", "mbox5", "mbox6", "mbox7";
		interrupts = <0x0 0x21 0x4 0x0 0x0 0x22 0x4 0x0 0x0 0x23 0x4 0x0 0x0 0x24 0x4 0x0 0x0 0x25 0x4 0x0 0x0 0x26 0x4 0x0 0x0 0x27 0x4 0x0 0x0 0x28 0x4 0x0>;
		phandle = <0xed>;
		reg = <0x0 0xc540000 0x0 0x22000 0x0 0xc55fb00 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fba0 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fc40 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fce0 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fd80 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fe20 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fec0 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55ff60 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4>;
		reg-names = "mcupm_base", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_send", "mbox0_recv", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_send", "mbox1_recv", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_send", "mbox2_recv", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_send", "mbox3_recv", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_send", "mbox4_recv", "mbox5_base", "mbox5_set", "mbox5_clr", "mbox5_send", "mbox5_recv", "mbox6_base", "mbox6_set", "mbox6_clr", "mbox6_send", "mbox6_recv", "mbox7_base", "mbox7_set", "mbox7_clr", "mbox7_send", "mbox7_recv";
	};

	md-cooler {
		compatible = "mediatek,mt6295-md-cooler";
		phandle = <0xe0>;

		pa1 {
			phandle = <0xe1>;

			mutt-pa1 {
				#cooling-cells = <0x2>;
				phandle = <0xe2>;
			};
		};
	};

	md_power_throttling {
		compatible = "mediatek,md-power-throttling";
		lbat_md_reduce_tx = <0x6>;
		oc_md_reduce_tx = <0x6>;
		phandle = <0x112>;
	};

	mdpm {
		compatible = "mediatek,mt6789-mdpm";
		mediatek,md_generation = <0x1897>;
		phandle = <0x110>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x40000000>;
	};

	memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		phandle = <0xde>;
		prot-page-based-size = <0x0 0x0>;
		prot-region-based-size = <0x0 0x8000000>;
		svp-page-based-size = <0x0 0x0>;
		svp-region-based-size = <0x0 0x18000000>;
		tui-size = <0x0 0x4000000>;
		wfd-page-based-size = <0x0 0x0>;
		wfd-region-based-size = <0x0 0x4000000>;
	};

	met {

		mcupm-rts-header {
			node_0 = "MCUPM_MET_UNIT_TEST", "test";
			node_1 = "__MCUPM_MET_L3CTL__", "op_policy,ct_portion,nct_portion,\t\t\tcpuqos_mode,dnth0,dnth1,upth0,upth1";
			phandle = <0x1c1>;
		};

		met_emi {
			apmixedsys_reg_base = <0x1000c000>;
			apmixedsys_reg_size = <0x410>;
			cen_emi_reg_base = <0x10219000 0x1021d000>;
			cen_emi_reg_size = <0x1000>;
			chn_emi_reg_base = <0x10235000 0x10245000 0x10255000 0x10265000>;
			chn_emi_reg_size = <0xa90>;
			compatible = "mediatek,met_emi";
			ddr_ratio_default = <0x8>;
			ddrphy_ao_misc_cg_ctrl0 = <0x4ec>;
			ddrphy_ao_misc_cg_ctrl2 = <0x4f4>;
			ddrphy_ao_reg_base = <0x10248000 0x10238000 0x10258000 0x10268000>;
			ddrphy_ao_reg_size = <0x1650>;
			dram_freq_default = <0x1900>;
			dram_num = <0x2>;
			dram_type_default = <0x8>;
			dramc_ao_reg_base = <0x10240000 0x10230000 0x10250000 0x10260000>;
			dramc_ao_reg_size = <0x2000>;
			dramc_nao_reg_base = <0x10244000 0x10234000 0x10254000 0x10264000>;
			dramc_nao_reg_size = <0xb6c>;
			dramc_ver = <0x2>;
			emi_num = <0x1>;
			met_emi_support_list = <0x5>;
			phandle = <0x1c0>;
			slc_pmu_reg_base = <0x10342000 0x10343000>;
			slc_pmu_reg_size = <0x1000>;
		};

		met_res_ram {
			compatible = "mediatek,met_res_ram";

			met_res_ram_mcupm {
				size = <0x400000>;
				start = <0x0>;
			};

			met_res_ram_sspm {
				size = <0x400000>;
				start = <0x0>;
			};
		};

		sspm-rts-header {
			node_0 = "SSPM_PTPOD", "_id,voltage";
			node_1 = "SSPM_MET_UNIT_TEST", "test";
			node_10 = "SSPM_CM_MGR_VP_RATIO", "up0,up1,up2,up3,up4,up5,", "down0,down1,down2,down3,down4,down5";
			node_11 = "SSPM_CM_MGR_DE_TIMES", "up0,up1,up2,up3,up4,up5,", "down0,down1,down2,down3,down4,down5,reset";
			node_12 = "SSPM_CM_MGR_DSU_DVFS_PWR", "up_L,up_B,up_BB,up_DSU,cur_L,cur_B,cur_BB,cur_DSU,down_L,down_B,", "down_BB,down_DSU,total_up,total_cur,total_down";
			node_13 = "SSPM_CM_MGR_DSU_DVFS_ACT_STALL_PWR", "up_L_a,up_B_a,up_BB_a,cur_L_a,cur_B_a,", "cur_BB_a,down_L_a,down_B_a,down_BB_a,", "up_L_s,up_B_s,up_BB_s,cur_L_s,cur_B_s,", "cur_BB_s,down_L_s,down_B_s,down_BB_s";
			node_14 = "SSPM_CM_MGR_DSU_DVFS_STALL", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,l3_bw_val";
			node_15 = "SSPM_CM_MGR_DSU_DVFS_ACTIVE", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_16 = "SSPM_CM_MGR_DSU_DVFS_OPP", "map_opp_50,map_opp_70,final,", "orig,L3_vote_opp,debounce_up,debounce_down";
			node_17 = "SSPM_CM_MGR_DSU_DVFS_THRESHOLD_FLAG", "up_L,up_B,up_BB,down_L,down_B,down_BB,", "up_L_flag,up_B_flag,up_BB_flag,", "down_L_flag,down_B_flag,down_BB_flag";
			node_18 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_19 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_2 = "SSPM_QOS_BOUND_STATE", "ver,apu_num,idx,state,num,event,emibw_mon_total,", "emibw_mon_cpu,emibw_mon_gpu,emibw_mon_mm,", "emibw_mon_md,smibw_mon_gpu,smibw_mon_apu";
			node_20 = "SSPM_SWPM_CPU__CORE_OFF_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_21 = "SSPM_SWPM_CPU__CORE_STALL_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_22 = "SSPM_SWPM_CPU__CORE_PMU_L3DC", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_23 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_24 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_25 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_26 = "SSPM_SWPM_CPU__DSU_STATE_RATIO", "active,idle,dormant,off";
			node_27 = "SSPM_SWPM_CPU__DSU_L3_BW", "L3_BW";
			node_28 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO", "active,idle,off";
			node_29 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW", "cpu_emi_bw";
			node_3 = "SSPM_CM_MGR_NON_WFX", "non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,", "non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";
			node_30 = "SSPM_SWPM_CPU__DVFS", "vproc2,vproc1,cpuL_freq,cpuB_freq,", "cpu_L_opp,cpu_B_opp,cci_volt,cci_freq,cci_opp";
			node_31 = "SSPM_SWPM_CPU__LKG_POWER", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,dsu";
			node_32 = "SSPM_SWPM_CPU__POWER", "cpu_L,cpu_B,dsu,mcusys";
			node_33 = "SSPM_SWPM_GPU__GPU_STATE_RATIO", "active,idle,off";
			node_34 = "SSPM_SWPM_GPU__LOADING", "loading";
			node_35 = "SSPM_SWPM_GPU__DVFS", "vgpu,gpu_freq";
			node_36 = "SSPM_SWPM_GPU__URATE", "alu_fma,alu_cvt,alu_sfu,tex,lsc,l2c,vary,tiler,rast";
			node_37 = "SSPM_SWPM_GPU__THERMAL", "thermal,lkg";
			node_38 = "SSPM_SWPM_GPU__COUNTER", "GPU_ACTIVE,EXEC_INSTR_FMA,EXEC_INSTR_CVT,EXEC_INSTR_SFU,", "TEX,VARY_SLOT,L20,L21,L22,L23";
			node_39 = "SSPM_SWPM_GPU__POWER", "gpu";
			node_4 = "SSPM_CM_MGR_LOADING", "ratio,cps";
			node_40 = "SSPM_SWPM_CORE__CAM_STATE_RATIO", "RAW_A_active,RAW_B_active,RAW_C_active,idle,off";
			node_41 = "SSPM_SWPM_CORE__IMG_STATE_RATIO", "P2_active,P2_idle,MFB_active,WPE_active,off";
			node_42 = "SSPM_SWPM_CORE__IPE_STATE_RATIO", "FDVT_active,DVP_active,DVS_active,DV_idle,off";
			node_43 = "SSPM_SWPM_CORE__MDP_STATE_RATIO", "active,off";
			node_44 = "SSPM_SWPM_CORE__DISP_STATE_RATIO", "active,off";
			node_45 = "SSPM_SWPM_CORE__ADSP_STATE_RATIO", "active,off";
			node_46 = "SSPM_SWPM_CORE__VENC_STATE_RATIO", "active,idle,off";
			node_47 = "SSPM_SWPM_CORE__VDEC_STATE_RATIO", "active,idle,off";
			node_48 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO", "dact,cact,idle,dcm";
			node_49 = "SSPM_SWPM_CORE__VDO_CODING_TYPE", "venc,vdec";
			node_5 = "SSPM_CM_MGR_POWER", "c_up_array_0,c_up_array_1,c_down_array_0,c_down_array_1,", "c_up_0,c_up_1,c_down_0,c_down_1,c_up,", "c_down,v_up,v_down,v2f_0,v2f_1";
			node_50 = "SSPM_SWPM_CORE__DVFS", "vcore,ddr_freq";
			node_51 = "SSPM_SWPM_CORE__POWER", "dramc,infra_top,aphy_vcore";
			node_52 = "SSPM_SWPM_CORE__LKG_POWER", "infra_top,dramc,thermal";
			node_53 = "SSPM_SWPM_DRAM__MEM_IDX", "read_bw,write_bw,", "srr_pct,ssr_pct,pdir_pct,", "phr_pct,acc_util,", "trans,mr4,ddr_freq";
			node_54 = "SSPM_SWPM_DRAM__DVFS", "ddr_freq";
			node_55 = "SSPM_SWPM_DRAM__POWER", "aphy_vddq_0p6v,aphy_vm_0p75v,aphy_vio_1p2v,dram_vddq_0p6v,", "dram_vdd2_1p25v,dram_vdd1_1p8v";
			node_56 = "SSPM_SWPM_ME__POWER", "disp,mdp,venc,vdec";
			node_57 = "SSPM_SWPM_ME__IDX", "vdec_fps,venc_fps,disp_fps,disp_resolution";
			node_58 = "SSPM_SWPM_VPU__VPU0_STATE_RATIO", "active,idle,off";
			node_59 = "SSPM_SWPM_VPU__VPU1_STATE_RATIO", "active,idle,off";
			node_6 = "SSPM_CM_MGR_OPP", "v_dram_opp,v_dram_opp_cur,c_opp_cur_0,c_opp_cur_1,d_times_up,", "d_times_down";
			node_60 = "__SSPM_GPU_APU_SSC_CNT__", "APU_0_R,APU_0_W,GPU_0_R,GPU_0_W,", "APU_1_R,APU_1_W,GPU_1_R,", "GPU_1_W";
			node_61 = "SSPM_SLBC_SLOT", "enable,force,done,buffer_used,f_buffer,cached_used,force_size";
			node_62 = "SSPM_SLBC_REF", "venc,hifi3,sh_p2,sh_apu,mml,ainr,disp";
			node_63 = "SSPM_SLBC_BW", "mm,apu,mm_est";
			node_64 = "SSPM_SLBC_PMU", "hit,miss";
			node_65 = "SSPM_SLBC_WAY", "venc,hifi3,sh_p2,sh_apu,mml,ainr,disp,slb,cpu,gpu,slc,left";
			node_66 = "SSPM_SWPM_CPU__DSU_PMU", "dsu_cycles";
			node_67 = "SSPM_SWPM_CPU__CORE_TEMP", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_68 = "SSPM_SWPM_SOC__SMAP", "i2max,imax";
			node_69 = "SSPM_SWPM_CPU__PMU_TIMES", "idx_cnt,lock,idx_rechk,lock_rechk,valid,off_hint,diff_us";
			node_7 = "SSPM_CM_MGR_RATIO", "ratio_0,ratio_1,ratio_2,ratio_3,ratio_4,", "ratio_5,ratio_6,ratio_7";
			node_8 = "SSPM_CM_MGR_BW", "total_bw";
			node_9 = "SSPM_CM_MGR_CP_RATIO", "up0,up1,up2,up3,up4,up5,", "down0,down1,down2,down3,down4,down5";
			phandle = <0x1c2>;
		};
	};

	mmdvfs {
		clock-names = "disp0", "venc", "vdec", "mdp0", "cam", "img1", "ipe", "TOP_MAINPLL_D4", "TOP_UNIVPLL_D6", "TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6_D2", "TOP_TVDPLL", "TOP_MAINPLL_D5", "TOP_MMPLL_D4_D2", "TOP_MMPLL_D5_D2", "TOP_UNIVPLL_D4", "TOP_MMPLL_D6", "TOP_MMPLL_D7", "TOP_NPUPLL", "TOP_MAINPLL_D6", "TOP_UNIVPLL_D5_D2", "TOP_MAINPLL_D5_D2", "clk_mmpll_ck";
		clocks = <0x2a 0x4 0x2a 0x2b 0x2a 0x2c 0x2a 0x5 0x2a 0x8 0x2a 0x6 0x2a 0x7 0x2a 0x4b 0x2a 0x63 0x2a 0x5d 0x2a 0x64 0x2a 0x7d 0x2a 0x50 0x2a 0x76 0x2a 0x77 0x2a 0x5c 0x2a 0x78 0x2a 0x7a 0x2a 0x7c 0x2a 0x54 0x2a 0x61 0x2a 0x51 0x3b 0x7>;
		compatible = "mediatek,mmdvfs";
		dvfsrc-vcore-supply = <0x44>;
		mediatek,action = <0x1>;
		mediatek,hopping_clk_mmpll_ck = <0x887ea080 0xa3e9ab80 0xa3e9ab80 0xa3e9ab80>;
		mediatek,mux_cam = "TOP_NPUPLL", "TOP_MMPLL_D7", "TOP_MAINPLL_D4", "TOP_UNIVPLL_D4";
		mediatek,mux_disp0 = "TOP_UNIVPLL_D6_D2", "TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6", "TOP_MAINPLL_D4";
		mediatek,mux_img1 = "TOP_MMPLL_D5_D2", "TOP_MMPLL_D4_D2", "TOP_MMPLL_D6", "TOP_UNIVPLL_D4";
		mediatek,mux_ipe = "TOP_MMPLL_D5_D2", "TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6", "TOP_MAINPLL_D4";
		mediatek,mux_mdp0 = "TOP_MMPLL_D5_D2", "TOP_MMPLL_D4_D2", "TOP_MAINPLL_D5", "TOP_TVDPLL";
		mediatek,mux_vdec = "TOP_MAINPLL_D5_D2", "TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6", "TOP_MAINPLL_D4";
		mediatek,mux_venc = "TOP_UNIVPLL_D5_D2", "TOP_MAINPLL_D6", "TOP_MMPLL_D6", "TOP_UNIVPLL_D4";
		mediatek,support_hopping = "clk_mmpll_ck";
		mediatek,support_mux = "disp0", "venc", "vdec", "mdp0", "cam", "img1", "ipe";
		operating-points-v2 = <0x49>;
	};

	mmdvfs-debug {
		compatible = "mediatek,mmdvfs-debug";
		dvfsrc-vcore-supply = <0x44>;
		force-step0 = <0x1>;
		release-step0 = <0x1>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		phandle = <0xdf>;
		status = "okay";
	};

	mt6366_temp {
		#thermal-sensor-cells = <0x1>;
		compatible = "mediatek,mt6366-pmic-temp";
		io-channel-names = "pmic6366_ts1", "pmic6366_ts2", "pmic6366_ts3", "pmic6366_ts4";
		io-channels = <0x19 0x5 0x19 0x6 0x19 0x7 0x19 0x8>;
		nvmem-cell-names = "mt6366_e_data";
		nvmem-cells = <0x1a>;
		phandle = <0x20>;
	};

	mtk_composite_v4l2_1 {
		compatible = "mediatek,mtk_composite_v4l2_1";
		phandle = <0x10c>;
	};

	mtk_ctd {
		bc12 = <0x6e>;
		bc12_sel = <0x0>;
		compatible = "mediatek,mtk_ctd";
		phandle = <0x6b>;
	};

	mtk_lpm {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		cg-shift = <0x0>;
		compatible = "mediatek,mtk-lpm";
		constraints = <0xca 0xcb 0xcc 0xcd>;
		irq-remain = <0xc0 0xc1 0xc2 0xc3 0xc4>;
		logger-enable-states = "mcusysoff", "system_mem", "system_pll", "system_bus";
		lpm-kernel-suspend = <0x0>;
		mcusys-cnt-chk = <0x1>;
		phandle = <0x1b0>;
		pll-shift = <0x10>;
		power-gs = <0x0>;
		ranges;
		resource-ctrl = <0xc5 0xc6 0xc7 0xc8 0xc9>;
		spm-cond = <0xce 0xcf>;
		suspend-method = "enable";

		constraint-list {

			rc_bus26m {
				cond-info = <0x1>;
				id = <0x0>;
				phandle = <0xca>;
				rc-name = "bus26m";
				value = <0x1>;
			};

			rc_cpu_buck_ldo {
				cond-info = <0x0>;
				id = <0x3>;
				phandle = <0xcd>;
				rc-name = "cpu-buck-ldo";
				value = <0x1>;
			};

			rc_dram {
				cond-info = <0x1>;
				id = <0x2>;
				phandle = <0xcc>;
				rc-name = "dram";
				value = <0x1>;
			};

			rc_syspll {
				cond-info = <0x1>;
				id = <0x1>;
				phandle = <0xcb>;
				rc-name = "syspll";
				value = <0x1>;
			};
		};

		cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			phandle = <0x1b1>;
			reg = <0x0 0x11b000 0x0 0x500>;
		};

		irq-remain-list {

			edge_keypad {
				phandle = <0xc0>;
				target = <0xd0>;
				value = <0x1 0x0 0x0 0x4>;
			};

			edge_mdwdt {
				phandle = <0xc1>;
				target = <0xd1>;
				value = <0x1 0x0 0x80000000 0x2000000>;
			};

			level_btif_rx {
				phandle = <0xc3>;
				target = <0xd2>;
				value = <0x0 0x2 0x0 0x0>;
			};

			level_btif_tx {
				phandle = <0xc2>;
				target = <0xd2>;
				value = <0x0 0x1 0x0 0x0>;
			};

			level_usb {
				phandle = <0xc4>;
				target = <0x6d>;
				value = <0x0 0x0 0x0 0x0>;
			};
		};

		lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			phandle = <0x1b3>;
			reg = <0x0 0x11b500 0x0 0x300>;
		};

		mcusys-ctrl@0c53a000 {
			compatible = "mediatek,mcusys-ctrl";
			phandle = <0x1b2>;
			reg = <0x0 0xc53a000 0x0 0x1000>;
		};

		power-gs-list {
		};

		resource-ctrl-list {

			bus26m {
				id = <0x0>;
				phandle = <0xc5>;
				value = <0x0>;
			};

			dram_s0 {
				id = <0x3>;
				phandle = <0xc8>;
				value = <0x0>;
			};

			dram_s1 {
				id = <0x4>;
				phandle = <0xc9>;
				value = <0x0>;
			};

			infra {
				id = <0x1>;
				phandle = <0xc6>;
				value = <0x0>;
			};

			syspll {
				id = <0x2>;
				phandle = <0xc7>;
				value = <0x0>;
			};
		};

		spm-cond-list {

			spm_cond_cg {
				cg-name = "MTCMOS_0", "INFRA_0", "INFRA_1", "INFRA_2", "INFRA_3", "INFRA_4", "MMSYS_0", "MMSYS_3";
				phandle = <0xce>;
			};

			spm_cond_pll {
				phandle = <0xcf>;
				pll-name = "UNIVPLL", "MFGPLL", "MSDCPLL", "TVPLL", "MMPLL";
			};
		};
	};

	mtk_ssc {
		compatible = "mediatek,ssc";
		phandle = <0x1be>;
		safe-vlogic-uv = <0x927c0>;
		ssc_disable = <0x1>;
	};

	nebula {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,nebula-smc-v1";
		ranges;
		tee-id = <0x1>;
		tee-name = "nebula";

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};
	};

	opp-table-cam {
		compatible = "operating-points-v2";
		phandle = <0x43>;

		opp-0 {
			opp-hz = <0x0 0x110c0380>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x0 0x175d7200>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x0 0x208b4c80>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x0 0x25317c00>;
			opp-microvolt = <0xb1008>;
		};
	};

	opp-table-disp0 {
		compatible = "operating-points-v2";
		phandle = <0x49>;

		opp-0 {
			opp-hz = <0x0 0xc65d400>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x0 0x1298be00>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x0 0x18cba800>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x0 0x208b4c80>;
			opp-microvolt = <0xb1008>;
		};
	};

	opp-table-img {
		compatible = "operating-points-v2";
		phandle = <0xba>;

		opp-0 {
			opp-hz = <0x0 0xda64340>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x0 0x1471c3c0>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x0 0x1b4c8680>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x0 0x25317c00>;
			opp-microvolt = <0xb1008>;
		};
	};

	opp-table-ipe {
		compatible = "operating-points-v2";
		phandle = <0x10e>;

		opp-0 {
			opp-hz = <0x0 0xda64340>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x0 0x1298be00>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x0 0x18cba800>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x0 0x208b4c80>;
			opp-microvolt = <0xb1008>;
		};
	};

	opp-table-mdp0 {
		compatible = "operating-points-v2";
		phandle = <0xb9>;

		opp-0 {
			opp-hz = <0x0 0xda64340>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x0 0x14810600>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x0 0x19fcd500>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x0 0x2367b880>;
			opp-microvolt = <0xb1008>;
		};
	};

	opp-table-vdec {
		compatible = "operating-points-v2";
		phandle = <0xab>;

		opp-0 {
			opp-hz = <0x0 0xcfe6a80>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x0 0x1298be00>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x0 0x18cba800>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x0 0x208b4c80>;
			opp-microvolt = <0xb1008>;
		};
	};

	opp-table-venc {
		compatible = "operating-points-v2";
		phandle = <0xac>;

		opp-0 {
			opp-hz = <0x0 0xed77040>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x0 0x15b23300>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x0 0x1b4c8680>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x0 0x25317c00>;
			opp-microvolt = <0xb1008>;
		};
	};

	pbm {
		compatible = "mediatek,pbm";
		phandle = <0x10f>;
	};

	pd_adapter {
		adapter_name = "pd_adapter";
		boot_mode = <0x51>;
		compatible = "mediatek,pd_adapter";
		force_cv;
		phandle = <0x1bc>;
		phy-names = "usb2-phy";
		phys = <0x6c 0x3>;
	};

	pdc {
		compatible = "mediatek,charger,pd";
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dcs_input_current = <0x30d400>;
		dual_polling_ieoc = <0x6ddd0>;
		gauge = <0xd3>;
		ibus_err = <0xe>;
		min_charger_voltage = <0x4630c0>;
		pd_stop_battery_soc = <0x50>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x4c4b40>;
		phandle = <0x1b8>;
		sc_charger_current = <0x2dc6c0>;
		sc_input_current = <0x30d400>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
		vsys_watt = <0x4c4b40>;
	};

	pdchk {
		compatible = "mediatek,mt6789-pdchk";
	};

	pe {
		compatible = "mediatek,charger,pe";
		gauge = <0xd3>;
		min_charger_voltage = <0x4630c0>;
		pe_charger_current = <0x2dc6c0>;
		pe_ichg_level_threshold = <0xf4240>;
		phandle = <0x1b6>;
		ta_12v_support;
		ta_9v_support;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_start_battery_soc = <0x0>;
		ta_stop_battery_soc = <0x55>;
		vbat_threshold = <0x1036>;
	};

	pe2 {
		cable_imp_threshold = <0x2bb>;
		compatible = "mediatek,charger,pe2";
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dcs_input_current = <0x30d400>;
		dual_polling_ieoc = <0x6ddd0>;
		gauge = <0xd3>;
		min_charger_voltage = <0x4630c0>;
		pe20_ichg_level_threshold = <0xf4240>;
		phandle = <0x1b7>;
		sc_charger_current = <0x2dc6c0>;
		sc_input_current = <0x30d400>;
		slave_mivr_diff = <0x186a0>;
		ta_start_battery_soc = <0x0>;
		ta_stop_battery_soc = <0x55>;
		vbat_cable_imp_threshold = <0x3b8260>;
		vbat_threshold = <0x1036>;
	};

	pe4 {
		compatible = "mediatek,charger,pe4";
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dcs_input_current = <0x30d400>;
		dual_polling_ieoc = <0x6ddd0>;
		gauge = <0xd3>;
		high_temp_to_enter_pe40 = <0x27>;
		high_temp_to_leave_pe40 = <0x2e>;
		ibus_err = <0xe>;
		low_temp_to_enter_pe40 = <0x10>;
		low_temp_to_leave_pe40 = <0xa>;
		min_charger_voltage = <0x4630c0>;
		pe40_r_cable_1a_lower = <0x1f4>;
		pe40_r_cable_2a_lower = <0x15f>;
		pe40_r_cable_3a_lower = <0xf0>;
		pe40_stop_battery_soc = <0x50>;
		phandle = <0x1b9>;
		sc_charger_current = <0x2dc6c0>;
		sc_input_current = <0x30d400>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
	};

	pe5 {
		allow_not_check_ta_status;
		chg_time_max = <0x1518>;
		compatible = "mediatek,charger,pe5";
		force_ta_cv_vbat = <0x109a>;
		gauge = <0xd3>;
		idvchg_ss_init = <0x3e8>;
		idvchg_ss_step = <0xfa>;
		idvchg_ss_step1 = <0x64>;
		idvchg_ss_step1_vbat = <0xfa0>;
		idvchg_ss_step2 = <0x32>;
		idvchg_ss_step2_vbat = <0x1068>;
		idvchg_step = <0x32>;
		idvchg_term = <0x1f4>;
		ifod_threshold = <0xc8>;
		ircmp_rbat = <0x28>;
		ircmp_vclamp = <0x0>;
		ita_cap_min = <0x3e8>;
		ita_level = <0xbb8 0x9c4 0x7d0 0x5dc>;
		ita_level_dual = <0x1388 0xe74 0xd48 0xbb8>;
		phandle = <0x1ba>;
		polling_interval = <0x2710>;
		rcable_level = <0xfa 0x12c 0x177 0x1f4>;
		rcable_level_dual = <0xe6 0x15e 0x1c2 0x226>;
		rsw_min = <0x14>;
		start_soc_max = <0x50>;
		start_soc_min = <0x0>;
		start_vbat_max = <0x10cc>;
		support_ta = "pca_ta_pps", "pd_adapter";
		swchg_aicr = <0x0>;
		swchg_aicr_ss_init = <0x190>;
		swchg_aicr_ss_step = <0xc8>;
		swchg_ichg = <0x4b0>;
		swchg_off_vbat = <0x109a>;
		ta_blanking = <0x190>;
		ta_cv_ss_repeat_tmin = <0x19>;
		tbat_curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x0 0x258 0x384 0x41a 0xffffffff>;
		tbat_level_def = <0x0 0x0 0x0 0x5 0x19 0x28 0x2b 0x2e 0x32>;
		tbat_recovery_area = <0x3>;
		tdvchg_curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x0 0x12c 0x258 0x384 0xffffffff>;
		tdvchg_level_def = <0x0 0x0 0x0 0x5 0x19 0x37 0x3c 0x41 0x46>;
		tdvchg_recovery_area = <0x3>;
		tswchg_curlmt = <0xffffffff 0xffffffff 0xffffffff 0xc8 0x0 0xc8 0x12c 0x190 0xffffffff>;
		tswchg_level_def = <0x0 0x0 0x0 0x5 0x19 0x41 0x46 0x4b 0x50>;
		tswchg_recovery_area = <0x3>;
		tta_curlmt = <0x0 0x0 0x0 0x0 0x0 0x12c 0x258 0x384 0xffffffff>;
		tta_level_def = <0x0 0x0 0x0 0x0 0x19 0x32 0x3c 0x46 0x50>;
		tta_recovery_area = <0x3>;
		vbat_cv = <0x10fe>;
		vbat_threshold = <0x1036>;
		vta_cap_max = <0x2af8>;
		vta_cap_min = <0x1a90>;
	};

	power-controller@10006000 {
		#power-domain-cells = <0x1>;
		clock-names = "mfg", "isp", "ipe", "vdec", "venc", "mdp", "disp", "audio", "cam", "isp-0", "isp-1", "ipe-0", "ipe-1", "ipe-2", "ipe-3", "vdec-0", "vdec-1", "venc-0", "disp_lp-0", "disp-0", "disp-1", "disp-2", "disp-3", "audio-0", "audio-1", "cam-0", "cam-1", "cam_rawa-0", "cam_rawb-0";
		clocks = <0x2a 0x9 0x2a 0x6 0x2a 0x7 0x2a 0x2c 0x2a 0x2b 0x2a 0x5 0x2a 0x4 0x2a 0x17 0x2a 0x8 0x34 0x3 0x34 0x0 0x2e 0x2 0x2e 0x7 0x2e 0x0 0x2e 0x1 0x33 0x5 0x33 0x0 0x32 0x1 0x2c 0x4 0x35 0xa 0x35 0xf 0x35 0x13 0x35 0x14 0x2b 0x25 0x2b 0x20 0x31 0x0 0x31 0x1 0x30 0x0 0x2f 0x0>;
		compatible = "mediatek,mt6789-scpsys", "syscon";
		infracfg = <0x2b>;
		phandle = <0x2d>;
		reg = <0x0 0x10006000 0x0 0x1000>;
	};

	product_region {
		city = "ROW";
		country = "ROW";
		phandle = <0xd4>;
		province = "ROW";
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	qos@0011bb00 {
		compatible = "mediatek,mt6893-qos";
		mediatek,qos_enable = <0x1>;
		phandle = <0xea>;
		reg = <0x0 0x11bb00 0x0 0x100>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0xdd>;
		ranges;

		ssmr-reserved-cma_memory {
			alignment = <0x0 0x1000000>;
			compatible = "shared-dma-pool";
			phandle = <0x17>;
			reusable;
			size = <0x0 0x10000000>;
		};
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	sd-gpio {
		sel-gpios = <0x41 0x23 0x0>;
	};

	soc {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "simple-bus";
		ranges;

		MD1_SIM1_HOT_PLUG_EINT {
			phandle = <0x156>;
		};

		MD1_SIM2_HOT_PLUG_EINT {
			phandle = <0x157>;
		};

		aes_top0@10016000 {
			compatible = "mediatek,aes_top0";
			reg = <0x0 0x10016000 0x0 0x1000>;
		};

		aie@1b001000 {
			clock-names = "aie", "FDVT_CLK_IPE_LARB20";
			clocks = <0x2e 0x3 0x2e 0x1>;
			compatible = "mediatek,mt6789-aie", "mediatek,aie-hw2.0";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			fdvt_frame_done = <0xb1>;
			interrupts = <0x0 0x187 0x4 0x0>;
			iommus = <0x45 0x20280 0x45 0x20281 0x45 0x20282 0x45 0x20283>;
			mboxes = <0x70 0x14 0x0 0x1 0x72 0xb 0x0 0x1>;
			mediatek,larb = <0x9c>;
			power-domains = <0x2d 0x7>;
			reg = <0x0 0x1b001000 0x0 0x1000>;
		};

		ap_ccif0@10209000 {
			compatible = "mediatek,ap_ccif0";
			reg = <0x0 0x10209000 0x0 0x1000>;
		};

		ap_ccif1@1020b000 {
			compatible = "mediatek,ap_ccif1";
			reg = <0x0 0x1020b000 0x0 0x1000>;
		};

		ap_ccif2@1023c000 {
			compatible = "mediatek,ap_ccif2";
			reg = <0x0 0x1023c000 0x0 0x1000>;
		};

		ap_ccif3@1023e000 {
			compatible = "mediatek,ap_ccif3";
			interrupts = <0x0 0xe7 0x4 0x0>;
			reg = <0x0 0x1023e000 0x0 0x1000>;
		};

		ap_ccif4@1024c000 {
			compatible = "mediatek,ap_ccif4";
			reg = <0x0 0x1024c000 0x0 0x1000>;
		};

		ap_ccif5@1025c000 {
			compatible = "mediatek,ap_ccif5";
			reg = <0x0 0x1025c000 0x0 0x1000>;
		};

		apdma@10217000 {
			compatible = "mediatek,apdma";
			reg = <0x0 0x10217000 0x0 0x1000>;
		};

		apirq@1000b000 {
			compatible = "mediatek,mt6983-eint";
			interrupts = <0x0 0xf4 0x4 0x0>;
			mediatek,instance-num = <0x1>;
			mediatek,total-pin-number = <0xa0>;
			phandle = <0x4b>;
			reg = <0x0 0x1000b000 0x0 0x1000>;
			reg-name = "eint";
		};

		apmixed@1000c000 {
			compatible = "mediatek,apmixed";
			reg = <0x0 0x1000c000 0x0 0xe00>;
		};

		audio_sram@11212000 {
			block_size = <0x1000>;
			compatible = "mediatek,audio_sram";
			mode_size = <0x9c00 0xd000>;
			prefer_mode = <0x0>;
			reg = <0x0 0x11212000 0x0 0xd000>;
		};

		auxadc@11001000 {
			#interconnect-cells = <0x1>;
			#io-channel-cells = <0x1>;
			clock-names = "main";
			clocks = <0x2b 0x17>;
			compatible = "mediatek,mt6765-auxadc";
			interrupts = <0x0 0x60 0x1 0x0>;
			mediatek,cali-efuse-reg-offset = <0x198>;
			mediatek,cali-en-bit = <0x14>;
			mediatek,cali-ge-bit = <0xa>;
			mediatek,cali-oe-bit = <0x0>;
			nvmem = <0x73>;
			nvmem-names = "mtk_efuse";
			phandle = <0x18>;
			reg = <0x0 0x11001000 0x0 0x1000>;
		};

		board_id {
			compatible = "mediatek,board_id";
			io-channel-names = "board_id-channel";
			io-channels = <0x18 0x6>;
			phandle = <0x1a1>;
			status = "okay";
		};

		btif@1100c000 {
			clock-names = "btifc", "apdmac";
			clocks = <0x2b 0x12 0x2b 0x3d>;
			compatible = "mediatek,btif";
			interrupts = <0x0 0xbe 0x4 0x0 0x0 0xb8 0x4 0x0 0x0 0xb9 0x4 0x0>;
			phandle = <0xd2>;
			reg = <0x0 0x1100c000 0x0 0x1000 0x0 0x10217b00 0x0 0x80 0x0 0x10217b80 0x0 0x80>;
		};

		bus_dbg@10208000 {
			compatible = "mediatek,bus_dbg";
			reg = <0x0 0x10208000 0x0 0x1000>;
		};

		bus_parity {
			compatible = "mediatek,bus-parity";
			infra-names = "MCU2EMI_M0", "MCU2EMI_M1", "MCU2SUBEMI_M0", "MCU2SUBEMI_M1", "MCU2IFR", "IFR_L3C2MCU";
			infra-types = <0x2 0x2 0x2 0x2 0x1 0x0>;
			interrupt-names = "mcu-bus-parity", "infra-bus-parity";
			interrupts = <0x0 0x1f 0x4 0x0 0x0 0xd1 0x4 0x0>;
			mcu-data-len = <0x4 0x4 0x2 0x4 0x2 0x2>;
			mcu-names = "MST_CCI_M0", "MST_CCI_M1", "MST_INTAXI_", "SLV_1TO2", "SLV_L3C", "SLV_GIC";
			mcu-types = <0x0 0x0 0x0 0x1 0x1 0x1>;
			reg = <0x0 0xc538800 0x0 0x20 0x0 0xc538820 0x0 0x20 0x0 0xc538840 0x0 0x20 0x0 0xc538860 0x0 0x40 0x0 0xc5388a0 0x0 0x30 0x0 0xc5388d0 0x0 0x30 0x0 0x10270600 0x0 0x14 0x0 0x10270620 0x0 0x14 0x0 0x1030e600 0x0 0x14 0x0 0x1030e620 0x0 0x14 0x0 0x100017a8 0x0 0x14 0x0 0x100017bc 0x0 0x8 0x0 0xc53a39c 0x0 0x4>;
		};

		cam_smi_3x1_sub_comm1@1a00c000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x31 0x1 0x31 0x2 0x31 0x1 0x31 0x2>;
			compatible = "mediatek,mt6789-smi-common", "syscon", "mediatek,smi-common", "mediatek,smi-sub-common";
			mediatek,common-id = <0x6>;
			mediatek,smi = <0x9d>;
			phandle = <0xa1>;
			power-domains = <0x2d 0xc>;
			reg = <0x0 0x1a00c000 0x0 0x1000>;
		};

		cam_smi_4x1_sub_comm0@1a00d000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x31 0x0 0x31 0x2 0x31 0x0 0x31 0x2>;
			compatible = "mediatek,mt6789-smi-common", "syscon", "mediatek,smi-common", "mediatek,smi-sub-common";
			mediatek,common-id = <0x7>;
			mediatek,smi = <0x9d>;
			phandle = <0xa2>;
			power-domains = <0x2d 0xc>;
			reg = <0x0 0x1a00d000 0x0 0x1000>;
		};

		ccci_scp {
			clock-names = "infra-ccif2-ap", "infra-ccif2-md";
			clocks = <0x2b 0x34 0x2b 0x35>;
			compatible = "mediatek,ccci_md_scp";
			phandle = <0x153>;
			reg = <0x0 0x1023c000 0x0 0x1000 0x0 0x1023d000 0x0 0x1000>;
		};

		ccifdriver@10209000 {
			clock-names = "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif4-md", "infra-ccif5-md";
			clocks = <0x2b 0x1e 0x2b 0x21 0x2b 0x19 0x2b 0x1a 0x2b 0x39 0x2b 0x33>;
			compatible = "mediatek,ccci_ccif";
			interrupts = <0x0 0xe2 0x4 0x0 0x0 0xe3 0x4 0x0>;
			mediatek,sram_size = <0x200>;
			phandle = <0x152>;
			reg = <0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
		};

		clock_buffer_ctrl {
			compatible = "mediatek,clock_buffer_ctrl";
			mediatek,enable;
			mediatek,xo-buf-hwbblpm-bypass = <0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			mediatek,xo-buf-hwbblpm-mask = <0x1 0x0 0x0 0x0 0x0 0x0 0x0>;
			phandle = <0x4f>;
			pmif = <0x55 0x0>;
		};

		cmdq-test {
			compatible = "mediatek,cmdq-test";
			mboxes = <0x70 0xa 0x0 0x1 0x70 0xb 0xffffffff 0x1 0x72 0xc 0x0 0x1>;
			mediatek,gce = <0x70>;
			mediatek,gce-subsys = <0x63 0x1>;
			mmsys_config = <0x71>;
			token_gpr_set4 = [02 c0];
			token_user0 = [02 89];
		};

		consys@18002000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			#thermal-sensor-cells = <0x0>;
			clock-names = "ccif";
			clocks = <0x2b 0x38>;
			compatible = "mediatek,mt6789-consys";
			emi-addr = <0x0>;
			emi-alignment = <0x1000000>;
			emi-max-addr = <0x80000000>;
			emi-size = <0x500000>;
			interrupts = <0x0 0x19a 0x4 0x0 0x0 0x6f 0x4 0x0 0x0 0x19b 0x4 0x0>;
			phandle = <0x21>;
			pmic = <0xad>;
			power-domains = <0x2d 0x1>;
			reg = <0x0 0x18002000 0x0 0x1000 0x0 0x10007000 0x0 0x100 0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x18007000 0x0 0x1000 0x0 0x180b1000 0x0 0x1000 0x0 0x180a3000 0x0 0x1000 0x0 0x180a5000 0x0 0x800 0x0 0x180c1000 0x0 0x1000 0x0 0x18004000 0x0 0x1000 0x0 0x1024c000 0x0 0x40 0x0 0x10003000 0x0 0x1000>;
		};

		cq_dma@10212000 {
			compatible = "mediatek,mt6765-cqdma";
			dma-channel-mask = <0x3f>;
			dma-channels = <0x4>;
			interrupts = <0x0 0xba 0x4 0x0 0x0 0xbb 0x4 0x0 0x0 0xbc 0x4 0x0 0x0 0xbd 0x4 0x0>;
			reg = <0x0 0x10212000 0x0 0x80 0x0 0x10212100 0x0 0x80 0x0 0x10212200 0x0 0x80 0x0 0x10212300 0x0 0x80>;
		};

		dbg_tracker2@10218000 {
			compatible = "mediatek,dbg_tracker2";
			reg = <0x0 0x10218000 0x0 0x1000>;
		};

		depth@1b100000 {
			compatible = "mediatek,depth";
			interrupts = <0x0 0x18a 0x4 0x0>;
			reg = <0x0 0x1b100000 0x0 0x1000>;
		};

		devapc@10207000 {
			compatible = "mediatek,mt6789-devapc";
			interrupts = <0x0 0xdb 0x4 0x0>;
			reg = <0x0 0x10207000 0x0 0x1000 0x0 0x10274000 0x0 0x1000 0x0 0x10275000 0x0 0x1000 0x0 0x11020000 0x0 0x1000 0x0 0x10030000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10033000 0x0 0x1000 0x0 0x10c000 0x0 0x1000>;
		};

		devapc_ao_infra_peri@10022000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0x0 0x10022000 0x0 0x1000>;
		};

		devapc_ao_infra_peri@10023000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0x0 0x10023000 0x0 0x1000>;
		};

		devapc_ao_mm@1001c000 {
			compatible = "mediatek,devapc_ao_mm";
			reg = <0x0 0x1001c000 0x0 0x1000>;
		};

		device_mpu_low@1021a000 {
			compatible = "mediatek,device_mpu_low";
			interrupts = <0x0 0xdc 0x4 0x0>;
			page-size = <0x200000>;
			prot-base = <0x0 0x40000000>;
			prot-size = <0x4 0x0>;
			reg = <0x0 0x1021a000 0x0 0x1000>;
		};

		dfd@13e00000 {
			compatible = "mediatek,dfd";
			reg = <0x0 0x13e00000 0x0 0x112000>;
		};

		dfd_mcu@0c530000 {
			buf_addr_align = <0x1000000>;
			buf_length = <0x100000>;
			check_pattern_offset = <0x0>;
			chip_id_offset = <0x18>;
			compatible = "mediatek,dfd_mcu";
			dfd_disable_efuse = <0xffffffff 0xffffffff>;
			dfd_timeout = <0x1f4>;
			enabled = <0x1>;
			hw_version = <0x1e>;
			nr_big_core = <0x2>;
			nr_header_row = <0x0>;
			nr_max_core = <0x8>;
			nr_rs_entry_big = <0x2>;
			nr_rs_entry_little = <0x6>;
			phandle = <0x114>;
			sw_version = <0x1>;

			dfd_cache {
				buf_length = <0x800000>;
				dfd_timeout = <0x2710>;
				enabled = <0x0>;
				phandle = <0x115>;
				tap_en = <0x43ff>;
			};
		};

		dip_a0@15021000 {
			compatible = "mediatek,dip1";
			interrupts = <0x0 0x17a 0x4 0x0>;
			reg = <0x0 0x15021000 0x0 0xc000>;
		};

		dip_a10@1502b000 {
			compatible = "mediatek,dip_a10";
			reg = <0x0 0x1502b000 0x0 0x1000>;
		};

		dip_a11@1502c000 {
			compatible = "mediatek,dip_a11";
			reg = <0x0 0x1502c000 0x0 0x1000>;
		};

		dip_a1@15022000 {
			compatible = "mediatek,dip_a1";
			reg = <0x0 0x15022000 0x0 0x1000>;
		};

		dip_a2@15023000 {
			compatible = "mediatek,dip_a2";
			reg = <0x0 0x15023000 0x0 0x1000>;
		};

		dip_a3@15024000 {
			compatible = "mediatek,dip_a3";
			reg = <0x0 0x15024000 0x0 0x1000>;
		};

		dip_a4@15025000 {
			compatible = "mediatek,dip_a4";
			reg = <0x0 0x15025000 0x0 0x1000>;
		};

		dip_a5@15026000 {
			compatible = "mediatek,dip_a5";
			reg = <0x0 0x15026000 0x0 0x1000>;
		};

		dip_a6@15027000 {
			compatible = "mediatek,dip_a6";
			reg = <0x0 0x15027000 0x0 0x1000>;
		};

		dip_a7@15028000 {
			compatible = "mediatek,dip_a7";
			reg = <0x0 0x15028000 0x0 0x1000>;
		};

		dip_a8@15029000 {
			compatible = "mediatek,dip_a8";
			reg = <0x0 0x15029000 0x0 0x1000>;
		};

		dip_a9@1502a000 {
			compatible = "mediatek,dip_a9";
			reg = <0x0 0x1502a000 0x0 0x1000>;
		};

		dip_b0@15821000 {
			compatible = "mediatek,dip_b0";
			interrupts = <0x0 0x181 0x4 0x0>;
			reg = <0x0 0x15821000 0x0 0x1000>;
		};

		dip_b10@1582b000 {
			compatible = "mediatek,dip_b10";
			reg = <0x0 0x1582b000 0x0 0x1000>;
		};

		dip_b11@1582c000 {
			compatible = "mediatek,dip_b11";
			reg = <0x0 0x1582c000 0x0 0x1000>;
		};

		dip_b1@15822000 {
			compatible = "mediatek,dip_b1";
			reg = <0x0 0x15822000 0x0 0x1000>;
		};

		dip_b2@15823000 {
			compatible = "mediatek,dip_b2";
			reg = <0x0 0x15823000 0x0 0x1000>;
		};

		dip_b3@15824000 {
			compatible = "mediatek,dip_b3";
			reg = <0x0 0x15824000 0x0 0x1000>;
		};

		dip_b4@15825000 {
			compatible = "mediatek,dip_b4";
			reg = <0x0 0x15825000 0x0 0x1000>;
		};

		dip_b5@15826000 {
			compatible = "mediatek,dip_b5";
			reg = <0x0 0x15826000 0x0 0x1000>;
		};

		dip_b6@15827000 {
			compatible = "mediatek,dip_b6";
			reg = <0x0 0x15827000 0x0 0x1000>;
		};

		dip_b7@15828000 {
			compatible = "mediatek,dip_b7";
			reg = <0x0 0x15828000 0x0 0x1000>;
		};

		dip_b8@15829000 {
			compatible = "mediatek,dip_b8";
			reg = <0x0 0x15829000 0x0 0x1000>;
		};

		dip_b9@1582a000 {
			compatible = "mediatek,dip_b9";
			reg = <0x0 0x1582a000 0x0 0x1000>;
		};

		disp_aal0@1400c000 {
			clocks = <0x35 0x7>;
			compatible = "mediatek,disp_aal0", "mediatek,mt6789-disp-aal";
			interrupts = <0x0 0x126 0x4 0x0>;
			mtk_aal_support = <0x1>;
			mtk_dre30_support = <0x0>;
			phandle = <0x195>;
			reg = <0x0 0x1400c000 0x0 0x1000>;
		};

		disp_ccorr0@1400b000 {
			ccorr_bit = <0xd>;
			ccorr_linear_per_pipe = <0x1>;
			ccorr_num_per_pipe = <0x1>;
			clocks = <0x35 0x8>;
			compatible = "mediatek,disp_ccorr0", "mediatek,mt6789-disp-ccorr";
			interrupts = <0x0 0x124 0x4 0x0>;
			phandle = <0x194>;
			reg = <0x0 0x1400b000 0x0 0x1000>;
		};

		disp_color0@14009000 {
			clocks = <0x35 0x9>;
			compatible = "mediatek,disp_color0", "mediatek,mt6789-disp-color";
			interrupts = <0x0 0x123 0x4 0x0>;
			phandle = <0x193>;
			reg = <0x0 0x14009000 0x0 0x1000>;
		};

		disp_dither0@1400f000 {
			clocks = <0x35 0xe>;
			compatible = "mediatek,disp_dither0", "mediatek,mt6789-disp-dither";
			interrupts = <0x0 0x129 0x4 0x0>;
			phandle = <0x198>;
			pure_clr_det = <0x0>;
			pure_clr_num = <0x7>;
			pure_clr_rgb = <0xff 0x0 0x0 0x0 0xff 0x0 0x0 0x0 0xff 0xff 0xff 0x0 0xff 0x0 0xff 0x0 0xff 0xff 0xff 0xff 0xff>;
			reg = <0x0 0x1400f000 0x0 0x1000>;
		};

		disp_dsc_wrap0@14012000 {
			clocks = <0x35 0xb>;
			compatible = "mediatek,disp_dsc_wrap", "mediatek,mt6789-disp-dsc";
			interrupts = <0x0 0x12c 0x4 0x0>;
			phandle = <0x199>;
			reg = <0x0 0x14012000 0x0 0x1000>;
		};

		disp_gamma0@1400d000 {
			clocks = <0x35 0xc>;
			color_protect_black = <0x0>;
			color_protect_blue = <0x0>;
			color_protect_green = <0x0>;
			color_protect_lsb = <0x0>;
			color_protect_red = <0x0>;
			color_protect_white = <0x0>;
			compatible = "mediatek,disp_gamma0", "mediatek,mt6789-disp-gamma";
			gamma_data_mode = <0x2>;
			interrupts = <0x0 0x127 0x4 0x0>;
			phandle = <0x196>;
			reg = <0x0 0x1400d000 0x0 0x1000>;
		};

		disp_mtee_sec {
			compatible = "mediatek,disp_mtee";
			gce-client-names = "CLIENT_SEC_CFG0", "CLIENT_SEC_CFG1", "CLIENT_SEC_CFG2";
			mboxes = <0x72 0x8 0x0 0x3 0x72 0x9 0x0 0x3 0x72 0x9 0x0 0x3>;
			mediatek,mailbox-gce = <0x70>;
			phandle = <0x18d>;
		};

		disp_mutex@14001000 {
			clocks = <0x35 0x0>;
			compatible = "mediatek,disp_mutex0", "mediatek,mt6789-disp-mutex";
			interrupts = <0x0 0x11d 0x4 0x0>;
			phandle = <0x18e>;
			reg = <0x0 0x14001000 0x0 0x1000>;
		};

		disp_ovl0@14005000 {
			clocks = <0x35 0x2>;
			compatible = "mediatek,disp_ovl0", "mediatek,mt6789-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL0_qos", "DDP_COMPONENT_OVL0_fbdc_qos", "DDP_COMPONENT_OVL0_hrt_qos";
			interconnects = <0xa5 0x40002 0xa5 0x10000 0xa5 0x40002 0xa5 0x10000 0xa5 0x40002 0xa5 0x10000>;
			interrupts = <0x0 0x11f 0x4 0x0>;
			iommus = <0x45 0x2 0x45 0x1>;
			mediatek,larb = <0x95>;
			mediatek,smi-id = <0x0>;
			phandle = <0x18f>;
			reg = <0x0 0x14005000 0x0 0x1000>;
		};

		disp_ovl0_2l@14006000 {
			clocks = <0x35 0x4>;
			compatible = "mediatek,disp_ovl0_2l", "mediatek,mt6789-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL0_2L_qos", "DDP_COMPONENT_OVL0_2L_fbdc_qos", "DDP_COMPONENT_OVL0_2L_hrt_qos";
			interconnects = <0xa5 0x40021 0xa5 0x10000 0xa5 0x40021 0xa5 0x10000 0xa5 0x40021 0xa5 0x10000>;
			interrupts = <0x0 0x120 0x4 0x0>;
			iommus = <0x45 0x21 0x45 0x20>;
			mediatek,larb = <0x96>;
			mediatek,smi-id = <0x1>;
			phandle = <0x190>;
			reg = <0x0 0x14006000 0x0 0x1000>;
		};

		disp_postmask0@1400e000 {
			clocks = <0x35 0xd>;
			compatible = "mediatek,disp_postmask0", "mediatek,mt6789-disp-postmask";
			interrupts = <0x0 0x128 0x4 0x0>;
			iommus = <0x45 0x0>;
			mediatek,larb = <0x95>;
			mediatek,smi-id = <0x0>;
			phandle = <0x197>;
			reg = <0x0 0x1400e000 0x0 0x1000>;
		};

		disp_pwm0@1100e000 {
			#pwm-cells = <0x2>;
			clock-names = "main", "mm", "pwm_src";
			clocks = <0x2b 0x23 0x2a 0x1c 0x2a 0x85>;
			compatible = "mediatek,disp_pwm0", "mediatek,mt6789-disp-pwm";
			interrupts = <0x0 0xcb 0x4 0x0>;
			phandle = <0x18c>;
			reg = <0x0 0x1100e000 0x0 0x1000>;
		};

		disp_rdma0@14007000 {
			clocks = <0x35 0x3>;
			compatible = "mediatek,disp_rdma0", "mediatek,mt6789-disp-rdma";
			interconnect-names = "DDP_COMPONENT_RDMA0_qos", "DDP_COMPONENT_RDMA0_hrt_qos";
			interconnects = <0xa5 0x40022 0xa5 0x10000 0xa5 0x40022 0xa5 0x10000>;
			interrupts = <0x0 0x121 0x4 0x0>;
			iommus = <0x45 0x22>;
			mediatek,larb = <0x96>;
			mediatek,smi-id = <0x1>;
			phandle = <0x191>;
			reg = <0x0 0x14007000 0x0 0x1000>;
		};

		disp_rsz0@14008000 {
			clocks = <0x35 0x6>;
			compatible = "mediatek,disp_rsz0", "mediatek,mt6789-disp-rsz";
			interrupts = <0x0 0x122 0x4 0x0>;
			phandle = <0x192>;
			reg = <0x0 0x14008000 0x0 0x1000>;
		};

		disp_smi_2x1_sub_comm0@1401b000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x35 0xa 0x35 0xf 0x35 0x13 0x35 0x14>;
			compatible = "mediatek,mt6789-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			init-power-on;
			mediatek,common-id = <0x1>;
			phandle = <0x9e>;
			power-domains = <0x2d 0xa>;
			reg = <0x0 0x1401b000 0x0 0x1000>;
		};

		disp_smi_2x1_sub_comm1@1401c000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x35 0xa 0x35 0xf 0x35 0x13 0x35 0x14>;
			compatible = "mediatek,mt6789-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			mediatek,common-id = <0x2>;
			phandle = <0x9f>;
			power-domains = <0x2d 0xa>;
			reg = <0x0 0x1401c000 0x0 0x1000>;
		};

		disp_wdma0@14014000 {
			clocks = <0x35 0x5>;
			compatible = "mediatek,disp_wdma0", "mediatek,mt6789-disp-wdma";
			interrupts = <0x0 0x12e 0x4 0x0>;
			iommus = <0x45 0x23>;
			mediatek,larb = <0x96>;
			mediatek,smi-id = <0x1>;
			phandle = <0x19c>;
			reg = <0x0 0x14014000 0x0 0x1000>;
		};

		dispsys_config@14000000 {
			#clock-cells = <0x1>;
			clock-num = <0x3>;
			clocks = <0x35 0x16 0x35 0x1 0x35 0x0>;
			compatible = "mediatek,mt6789-disp";
			dvfsrc-vcore-supply = <0x44>;
			fake-engine = <0x95 0x3 0x96 0x24>;
			gce-client-names = "CLIENT_CFG0", "CLIENT_CFG1", "CLIENT_CFG2", "CLIENT_TRIG_LOOP0", "CLIENT_SUB_CFG0", "CLIENT_DSI_CFG0";
			gce-event-names = "disp_mutex0_eof", "disp_token_stream_dirty0", "disp_wait_dsi0_te", "disp_token_stream_eof0", "disp_dsi0_eof", "disp_token_esd_eof0", "disp_rdma0_eof0", "disp_wdma0_eof0", "disp_token_stream_block0", "disp_token_cabc_eof0", "disp_wdma0_eof2", "disp_dsi0_sof0", "disp_token_disp_va_start0", "disp_token_disp_va_end0", "disp_token_disp_va_start2", "disp_token_disp_va_end2";
			gce-events = <0x70 0x1b2 0x70 0x280 0x70 0x1c2 0x70 0x281 0x70 0x19a 0x70 0x282 0x70 0x19e 0x70 0x19b 0x70 0x283 0x70 0x284 0x70 0x19b 0x70 0x18e 0x70 0x2b4 0x70 0x2b5 0x70 0x2b4 0x70 0x2b5>;
			gce-subsys = <0x70 0x14000000 0x1 0x70 0x14010000 0x2 0x70 0x14020000 0x3>;
			helper-name = "MTK_DRM_OPT_STAGE", "MTK_DRM_OPT_USE_CMDQ", "MTK_DRM_OPT_USE_M4U", "MTK_DRM_OPT_MMQOS_SUPPORT", "MTK_DRM_OPT_MMDVFS_SUPPORT", "MTK_DRM_OPT_SODI_SUPPORT", "MTK_DRM_OPT_IDLE_MGR", "MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE", "MTK_DRM_OPT_IDLEMGR_BY_REPAINT", "MTK_DRM_OPT_IDLEMGR_ENTER_ULPS", "MTK_DRM_OPT_IDLEMGR_KEEP_LP11", "MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING", "MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ", "MTK_DRM_OPT_MET_LOG", "MTK_DRM_OPT_USE_PQ", "MTK_DRM_OPT_ESD_CHECK_RECOVERY", "MTK_DRM_OPT_ESD_CHECK_SWITCH", "MTK_DRM_OPT_PRESENT_FENCE", "MTK_DRM_OPT_RDMA_UNDERFLOW_AEE", "MTK_DRM_OPT_DSI_UNDERRUN_AEE", "MTK_DRM_OPT_HRT", "MTK_DRM_OPT_HRT_MODE", "MTK_DRM_OPT_DELAYED_TRIGGER", "MTK_DRM_OPT_OVL_EXT_LAYER", "MTK_DRM_OPT_AOD", "MTK_DRM_OPT_RPO", "MTK_DRM_OPT_DUAL_PIPE", "MTK_DRM_OPT_DC_BY_HRT", "MTK_DRM_OPT_OVL_WCG", "MTK_DRM_OPT_OVL_SBCH", "MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK", "MTK_DRM_OPT_MET", "MTK_DRM_OPT_REG_PARSER_RAW_DUMP", "MTK_DRM_OPT_VP_PQ", "MTK_DRM_OPT_GAME_PQ", "MTK_DRM_OPT_MMPATH", "MTK_DRM_OPT_HBM", "MTK_DRM_OPT_VDS_PATH_SWITCH", "MTK_DRM_OPT_LAYER_REC", "MTK_DRM_OPT_CLEAR_LAYER", "MTK_DRM_OPT_LFR", "MTK_DRM_OPT_SF_PF", "MTK_DRM_OPT_DYN_MIPI_CHANGE", "MTK_DRM_OPT_PRIM_DUAL_PIPE", "MTK_DRM_OPT_MSYNC2_0", "MTK_DRM_OPT_VIRTUAL_DISP", "MTK_DRM_OPT_MML_PRIMARY";
			helper-value = <0x0 0x1 0x1 0x1 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x1 0x0 0x1 0x1 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x0 0x0 0x0 0x0>;
			interconnect-names = "disp_hrt_qos";
			interconnects = <0xa5 0x30017 0xa5 0x10000>;
			iommus = <0x45 0x21>;
			mboxes = <0x70 0x0 0x0 0x4 0x70 0x1 0x0 0x4 0x70 0x2 0x0 0x4 0x70 0x3 0xffffffff 0x2 0x70 0x4 0x0 0x4 0x70 0x6 0x0 0x3>;
			mediatek,larb = <0x96>;
			mediatek,mailbox-gce = <0x70>;
			mediatek,smi-id = <0x1>;
			operating-points-v2 = <0x49>;
			phandle = <0x71>;
			power-domains = <0x2d 0xa>;
			reg = <0x0 0x14000000 0x0 0x1000>;
		};

		dma-controller@10217800 {
			#dma-cells = <0x1>;
			clock-names = "apdma";
			clocks = <0x2b 0x3d>;
			compatible = "mediatek,mt6779-uart-dma";
			dma-requests = <0x4>;
			interrupts = <0x0 0xb2 0x4 0x0 0x0 0xb3 0x4 0x0 0x0 0xb4 0x4 0x0 0x0 0xb5 0x4 0x0>;
			phandle = <0x61>;
			reg = <0x0 0x10217800 0x0 0x80 0x0 0x10217880 0x0 0x80 0x0 0x10217900 0x0 0x80 0x0 0x10217980 0x0 0x80>;
		};

		dpmaif@10014000 {
			clock-names = "infra-dpmaif-clk";
			clocks = <0x2b 0x37>;
			compatible = "mediatek,dpmaif";
			interrupts = <0x0 0xf1 0x4 0x0>;
			mediatek,chip_info = <0x1a85>;
			mediatek,dpmaif_capability = <0x6>;
			mediatek,dpmaif_ver = <0x1>;
			phandle = <0x151>;
			reg = <0x0 0x10014000 0x0 0x1000 0x0 0x10014400 0x0 0x1000 0x0 0x1022d000 0x0 0x1000 0x0 0x1022d100 0x0 0x1000 0x0 0x1022d400 0x0 0x1000 0x0 0x1022c000 0x0 0x1000 0x0 0x1022e000 0x0 0x1000>;
		};

		dramc@10230000 {
			ckdiv4 = <0x874 0x4 0x2 0x874 0x4 0x2>;
			ckdiv4_ca = <0xb74 0x4 0x2 0xb74 0x4 0x2>;
			cldiv2 = <0x8b4 0x2 0x1 0x8b4 0x2 0x1>;
			compatible = "mediatek,mt6789-dramc", "mediatek,common-dramc";
			crystal_freq = <0x34>;
			dqopen = <0x870 0x200000 0x15 0x870 0x200000 0x15>;
			dqsopen = <0x870 0x100000 0x14 0x870 0x100000 0x14>;
			fbksel = <0x70c 0x40 0x6 0x70c 0x40 0x6>;
			fmeter_version = <0x1>;
			mr4_rg = <0x90 0xffff 0x0>;
			mr4_version = <0x1>;
			phandle = <0x17e>;
			pll_id = <0x50c 0x100 0x8>;
			pll_md = <0x744 0x100 0x8 0x744 0x100 0x8>;
			posdiv = <0x708 0x7 0x0 0x728 0x7 0x0>;
			prediv = <0x708 0xc0000 0x12 0x728 0xc0000 0x12>;
			reg = <0x0 0x10230000 0x0 0x2000 0x0 0x10240000 0x0 0x2000 0x0 0x10234000 0x0 0x1000 0x0 0x10244000 0x0 0x1000 0x0 0x10238000 0x0 0x2000 0x0 0x10248000 0x0 0x2000 0x0 0x10236000 0x0 0x1000 0x0 0x10246000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
			sdmpcw = <0x704 0xffff0000 0x10 0x724 0xffff0000 0x10>;
			shu_lv = <0x50c 0x30000 0x10>;
			shu_of = <0x700>;
		};

		dramc_ch1_rsv@10900000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x10900000 0x0 0x40000>;
		};

		dramc_ch1_rsv@10940000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x10940000 0x0 0xc0000>;
		};

		drm@1000d000 {
			compatible = "mediatek,dbgtop-drm";
			phandle = <0x116>;
			reg = <0x0 0x1000d000 0x0 0x1000>;
			rgu_timeout = <0xea60>;
			ver = <0x1>;
		};

		drm_wv {
			compatible = "mediatek,drm_wv";
			phandle = <0x1ad>;
			status = "okay";
		};

		dsi@14013000 {
			clock-names = "engine", "digital", "hs";
			clocks = <0x35 0x10 0x35 0x15 0xa6>;
			compatible = "mediatek,dsi0", "mediatek,mt6789-dsi";
			interrupts = <0x0 0x12d 0x4 0x0>;
			phandle = <0x19a>;
			phy-names = "dphy";
			phys = <0xa6>;
			reg = <0x0 0x14013000 0x0 0x1000>;
		};

		dsi_te {
			compatible = "mediatek, dsi_te-eint";
			phandle = <0x19b>;
			status = "disabled";
		};

		dsu-pmu-0 {
			compatible = "arm,dsu-pmu";
			cpus = <0xc 0xd 0xe 0xf 0x10 0x11 0x12 0x13>;
			interrupts = <0x0 0x12 0x4 0x0>;
		};

		dvfsrc@10012000 {
			#interconnect-cells = <0x1>;
			compatible = "mediatek,mt6789-dvfsrc";
			phandle = <0x22>;
			reg = <0x0 0x10012000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
			reg-names = "dvfsrc", "spm";

			dvfsrc-helper {
				compatible = "mediatek,dvfsrc-helper";
				interconnect-names = "icc-bw", "icc-perf-bw", "icc-hrt-bw";
				interconnects = <0x22 0x13 0x22 0x0 0x22 0x13 0x22 0x0 0x22 0x1c 0x22 0x14>;
				rc-vcore-supply = <0x44>;
				rc-vscp-supply = <0x58>;
				required-opps = <0x23 0x24 0x25 0x26 0x27 0x28>;
				vcore-supply = <0x57>;
			};

			dvfsrc-met {
				compatible = "mediatek,dvfsrc-met";
				interconnect-names = "icc-bw", "icc-hrt-bw";
				interconnects = <0x22 0x13 0x22 0x0 0x22 0x1c 0x22 0x14>;
				rc-vcore-supply = <0x44>;
			};

			dvfsrc-vcore {
				phandle = <0x44>;
				regulator-always-on;
				regulator-max-microvolt = <0xb1008>;
				regulator-min-microvolt = <0x86470>;
				regulator-name = "dvfsrc-vcore";
			};

			dvfsrc-vscp {
				phandle = <0x58>;
				regulator-always-on;
				regulator-max-microvolt = <0xb1008>;
				regulator-min-microvolt = <0x86470>;
				regulator-name = "dvfsrc-vscp";
			};

			opp0 {
				opp-peak-KBps = <0x9ba3c0>;
				phandle = <0x23>;
			};

			opp1 {
				opp-peak-KBps = <0x73f780>;
				phandle = <0x24>;
			};

			opp2 {
				opp-peak-KBps = <0x5a06e0>;
				phandle = <0x25>;
			};

			opp3 {
				opp-peak-KBps = <0x4dd1e0>;
				phandle = <0x26>;
			};

			opp4 {
				opp-peak-KBps = <0x39fbc0>;
				phandle = <0x27>;
			};

			opp5 {
				opp-peak-KBps = <0x2625a0>;
				phandle = <0x28>;
			};

			opp6 {
				opp-peak-KBps = <0x0>;
				phandle = <0x29>;
			};
		};

		dxcc_sec@10210000 {
			compatible = "mediatek,dxcc_sec";
			interrupts = <0x0 0xf0 0x4 0x0>;
			reg = <0x0 0x10210000 0x0 0x1000>;
		};

		eas_info {
			compatible = "mediatek,eas-info";
			csram-base = <0x11bc00>;
			offs-cap = <0xfa0>;
			offs-thermal-limit = <0x1208 0x120c 0x1210>;
			phandle = <0x117>;
		};

		efuse@11c10000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "mediatek,devinfo";
			phandle = <0x73>;
			reg = <0x0 0x11c10000 0x0 0x10000>;

			data1 {
				phandle = <0x89>;
				reg = <0x1b4 0x2c>;
			};

			data2 {
				phandle = <0x8a>;
				reg = <0x2f8 0x8>;
			};

			lkg {
				phandle = <0x40>;
				reg = <0x218 0x18>;
			};

			segment@78 {
				phandle = <0x91>;
				reg = <0x78 0x4>;
			};

			u2_phy_data {
				phandle = <0xbf>;
				reg = <0x1b0 0x4>;
			};
		};

		emi@10219000 {
			compatible = "mediatek,emi";
			interrupts = <0x0 0xdd 0x4 0x0>;
			reg = <0x0 0x10219000 0x0 0x1000>;
		};

		emi_mpu@10226000 {
			compatible = "mediatek,emi_mpu";
			reg = <0x0 0x10226000 0x0 0x1000>;
		};

		emicen@10219000 {
			a2d_disph = <0x0>;
			a2d_hash = <0x7>;
			compatible = "mediatek,common-emicen";
			mediatek,emi-reg = <0x4c>;
			phandle = <0x4d>;
			reg = <0x0 0x10219000 0x0 0x1000>;
		};

		emichn@10245000 {
			compatible = "mediatek,common-emichn";
			phandle = <0x4c>;
			reg = <0x0 0x10245000 0x0 0x1000 0x0 0x10235000 0x0 0x1000>;
		};

		emiisu {
			compatible = "mediatek,common-emiisu";
			ctrl_intf = <0x1>;
		};

		emimpu@10226000 {
			addr_align = <0x10>;
			clear = <0x160 0xffffffff 0x10 0x200 0x3 0x10 0x1f0 0x80000000 0x1>;
			clear_md = <0x1fc 0x80000000 0x1>;
			compatible = "mediatek,common-emimpu";
			ctrl_intf = <0x1>;
			domain_cnt = <0x10>;
			dump = <0x1f0 0x1f8 0x1fc>;
			interrupts = <0x0 0xdd 0x4 0x0>;
			mediatek,emi-reg = <0x4d>;
			phandle = <0x120>;
			reg = <0x0 0x10226000 0x0 0x1000>;
			region_cnt = <0x20>;
			slverr = <0x0>;
		};

		extcon_usb {
			charger = <0x54>;
			compatible = "mediatek,extcon-usb";
			mediatek,bypss-typec-sink = <0x1>;
			mediatek,u2;
			phandle = <0x1a7>;
			tcpc = "type_c_port0";
			vbus-current = <0x1b7740>;
			vbus-supply = <0xbc>;
			vbus-voltage = <0x4c4b40>;

			port {

				endpoint@0 {
					phandle = <0xbe>;
					remote-endpoint = <0xbd>;
				};
			};
		};

		fe@1b002000 {
			compatible = "mediatek,fe";
			interrupts = <0x0 0x189 0x4 0x0>;
			reg = <0x0 0x1b002000 0x0 0x1000>;
		};

		fingerprint {
			compatible = "mediatek,goodix-fp";
			phandle = <0x162>;
		};

		g3d_config@13fbc000 {
			compatible = "mediatek,g3d_config";
			reg = <0x0 0x13fbc000 0x0 0x1000>;
		};

		g3d_config@13fbd000 {
			compatible = "mediatek,g3d_config";
			reg = <0x0 0x13fbd000 0x0 0x1000>;
		};

		g3d_config@13fbf000 {
			compatible = "mediatek,g3d_config";
			reg = <0x0 0x13fbf000 0x0 0x1000>;
		};

		g3d_dvfs@13fbb000 {
			compatible = "mediatek,g3d_dvfs";
			reg = <0x0 0x13fbb000 0x0 0x1000>;
		};

		gce@10228000 {
			#gce-event-cells = <0x1>;
			#gce-subsys-cells = <0x2>;
			#mbox-cells = <0x3>;
			clock-names = "gce", "gce-timer";
			clocks = <0x2b 0x2 0x2b 0x11>;
			compatible = "mediatek,mt6789-gce";
			cpr-not-support-cookie;
			default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
			interrupts = <0x0 0xeb 0x4 0x0>;
			mboxes = <0x70 0xe 0xffffffff 0x1>;
			phandle = <0x70>;
			reg = <0x0 0x10228000 0x0 0x4000>;
		};

		gce_mbox_sec@10228000 {
			#mbox-cells = <0x3>;
			clock-names = "gce";
			clocks = <0x2b 0x2>;
			compatible = "mediatek,mailbox-gce-sec";
			mboxes = <0x70 0xf 0xffffffff 0x1>;
			phandle = <0x72>;
			reg = <0x0 0x10228000 0x0 0x4000>;
		};

		ged {
			compatible = "mediatek,ged";
			gpufreq-supply = <0x94>;
			phandle = <0x8d>;
		};

		gpio@10005000 {
			compatible = "mediatek,gpio";
			phandle = <0x11d>;
			reg = <0x0 0x10005000 0x0 0x1000>;
		};

		gpio_usage_mapping {
			compatible = "mediatek,gpio_usage_mapping";
			phandle = <0x155>;
		};

		gpufreq {
			_vgpu-supply = <0x8f>;
			_vsram_gpu-supply = <0x90>;
			clock-names = "clk_mux", "clk_ref_mux", "clk_main_parent", "clk_sub_parent", "subsys_bg3d";
			clocks = <0x2a 0xa 0x2a 0x9 0x2a 0x4a 0x2a 0x91 0x8e 0x0>;
			compatible = "mediatek,gpufreq";
			fhctl-supply = <0x92>;
			gpufreq_wrapper-supply = <0x93>;
			nvmem-cell-names = "efuse_segment_cell";
			nvmem-cells = <0x91>;
			phandle = <0x94>;
			reg = <0x0 0x13fbf000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x1021c000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10042000 0x0 0x1000 0x0 0x10001000 0x0 0x1000 0x0 0x10023000 0x0 0x1000 0x0 0x1002b000 0x0 0x1000 0x0 0x10000000 0x0 0x1000 0x0 0x11c10000 0x0 0x1000 0x0 0x10215000 0x0 0x1000>;
			reg-names = "mfg_top_config", "sleep", "nth_emicfg_reg", "infracfg", "fmem_ao_debug_ctrl", "infracfg_ao", "infra_ao_debug_ctrl", "infra_ao1_debug_ctrl", "topckgen", "efuse", "infra_bcrm";
		};

		gpufreq_wrapper {
			compatible = "mediatek,gpufreq_wrapper";
			dual-buck = <0x0>;
			gpueb-support = <0x0>;
			gpufreq-version = <0x2>;
			phandle = <0x93>;
		};

		i2c@11015000 {
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x3a 0x0 0x2b 0x3d>;
			compatible = "mediatek,mt6983-i2c";
			interrupts = <0x0 0x93 0x4 0x0>;
			phandle = <0x16b>;
			pinctrl-0 = <0x63>;
			pinctrl-names = "default";
			reg = <0x0 0x11015000 0x0 0x1000 0x0 0x10217280 0x0 0x80>;

			rt1711h@4e {
				charger = <0x54>;
				compatible = "richtek,rt1711h";
				phandle = <0x16c>;
				reg = <0x4e>;
				rt-tcpc,name = "type_c_port0";
				rt-tcpc,role_def = <0x5>;
				rt-tcpc,rp_level = <0x0>;
				rt-tcpc,vconn_supply = <0x1>;
				rt1711pd,intr_gpio = <0x41 0x8 0x0>;
				rt1711pd,intr_gpio_num = <0x8>;
				status = "okay";

				displayport {
					1st_connection = "dfp_d";
					2nd_connection = "dfp_d";
					signal,dp_v13;
					typec,receptacle;

					dfp_d {
						pin_assignment,mode_c;
						pin_assignment,mode_d;
						pin_assignment,mode_e;
					};

					ufp_d {
					};
				};

				dpm_caps {
					attempt_discover_cable;
					attempt_discover_id;
					attempt_enter_dp_mode;
					dr_check = <0x0>;
					local_dr_data;
					local_dr_power;
					local_no_suspend;
					local_usb_comm;
					local_vconn_supply;
					pr_check = <0x0>;
				};

				pd-data {
					bat,nr = <0x1>;
					pd,charging_policy = <0x51>;
					pd,country_nr = <0x0>;
					pd,id-vdo-data = <0xd14029cf 0x0 0x17110000 0x61000000 0x0 0x41000000>;
					pd,id-vdo-size = <0x6>;
					pd,mfrs = "RichtekTCPC";
					pd,pid = <0x1711>;
					pd,sink-pdo-data = <0x1912c 0x2d0c8>;
					pd,sink-pdo-size = <0x2>;
					pd,source-cap-ext = [cf 29 11 17 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 02 00];
					pd,source-pdo-data = <0x19032>;
					pd,source-pdo-size = <0x1>;
					pd,vid = <0x29cf>;

					bat-info0 {
						bat,design_cap = <0xbb8>;
						bat,mfrs = "bat1";
						bat,pid = <0x1711>;
						bat,vid = <0x29cf>;
					};
				};
			};
		};

		i2c@11017000 {
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x3a 0x1 0x2b 0x3d>;
			compatible = "mediatek,mt6983-i2c";
			interrupts = <0x0 0x95 0x4 0x0>;
			phandle = <0x16e>;
			reg = <0x0 0x11017000 0x0 0x1000 0x0 0x10217400 0x0 0x80>;

			mt6375@34 {
				#interrupt-cells = <0x1>;
				compatible = "mediatek,mt6375";
				interrupt-controller;
				interrupt-parent = <0x41>;
				interrupts = <0x4 0x8>;
				phandle = <0x16f>;
				reg = <0x34>;
				status = "disabled";
				wakeup-source;

				adc {
					#io-channel-cells = <0x1>;
					compatible = "mediatek,mt6375-adc";
					interrupt-names = "adc_donei";
					interrupts = <0x2c>;
					phandle = <0x6a>;
				};

				chg {
					aicr = <0x1f4>;
					bc12_sel = <0x6b>;
					boot_mode = <0x51>;
					chg_name = "primary_chg";
					chg_tmr = <0xa>;
					chg_tmr_en;
					compatible = "mediatek,mt6375-chg";
					cv = <0x1068>;
					dcdt_sel = <0x258>;
					ichg = <0x7d0>;
					ieoc = <0x96>;
					interrupt-names = "fl_pwr_rdy", "fl_detach", "fl_vbus_ov", "fl_chg_tout", "fl_wdt", "fl_bc12_dn", "fl_aicc_done", "fl_pe_done", "fl_batpro_done", "adc_vbat_mon_ov";
					interrupts = <0x0 0x1 0x8 0xb 0x17 0x1f 0x12 0x13 0x1b 0x2b>;
					io-channels = <0x6a 0x1 0x6a 0x3 0x6a 0x4 0x6a 0x5 0x6a 0x6 0x6a 0x8 0x6a 0x2 0x6a 0x7>;
					ircmp_r = <0x413c>;
					ircmp_v = <0x20>;
					mivr = <0x1130>;
					otg_lbp = <0xaf0>;
					phandle = <0x6e>;
					phy-names = "usb2-phy";
					phys = <0x6c 0x3>;
					te_en;
					usb = <0x6d>;
					vbus_ov = <0x38a4>;
					vrec = <0x64>;
					wdt = <0x9c40>;

					otg {
						phandle = <0x170>;
						regulator-compatible = "mt6375,otg-vbus";
						regulator-max-microamp = <0x249f00>;
						regulator-max-microvolt = <0x53ec60>;
						regulator-min-microamp = <0x7a120>;
						regulator-min-microvolt = <0x4a0150>;
						regulator-name = "usb-otg-vbus";
					};
				};

				dbg {
					compatible = "mediatek,mt6375-dbg";
				};

				tcpc {
					boot_mode = <0x51>;
					charger = <0x6e>;
					compatible = "mediatek,mt6375-tcpc";
					interrupt-names = "pd_evt";
					interrupts = <0x78>;
					io-channels = <0x6a 0xe 0x6a 0xf>;
					phandle = <0x171>;
					tcpc,en_ctd;
					tcpc,en_fod;
					tcpc,en_typec_otp;
					tcpc,en_wd;
					tcpc,en_wd_polling_only;
					tcpc,en_wd_sbu_polling;
					tcpc,name = "type_c_port0";
					tcpc,notifier_supply_num = <0x3>;
					tcpc,role_def = <0x5>;
					tcpc,rp_level = <0x0>;
					tcpc,vconn_supply = <0x1>;
					wd,sbu_aud_ubound = <0x640>;
					wd,sbu_calib_init = <0x4b0>;
					wd,sbu_ph_auddev = <0x64>;
					wd,sbu_ph_lbound = <0x378>;
					wd,sbu_ph_lbound1_c2c = <0xb22>;
					wd,sbu_ph_ubound1_c2c = <0xc4e>;
					wd,sbu_ph_ubound2_c2c = <0xed8>;
					wd,sbu_pl_bound = <0xc8>;
					wd,sbu_pl_lbound_c2c = <0x44c>;
					wd,sbu_pl_ubound_c2c = <0xa28>;

					displayport {
						1st_connection = "dfp_d";
						2nd_connection = "dfp_d";
						signal,dp_v13;
						typec,receptacle;
						usbr20_not_used;

						dfp_d {
							pin_assignment,mode_c;
							pin_assignment,mode_d;
							pin_assignment,mode_e;
							pin_assignment,mode_f;
						};

						ufp_d {
						};
					};

					dpm_caps {
						attempt_discover_cable;
						attempt_discover_id;
						attempt_enter_dp_mode;
						dr_check = <0x0>;
						local_dr_data;
						local_dr_power;
						local_no_suspend;
						local_usb_comm;
						local_vconn_supply;
						pr_check = <0x0>;
					};

					pd-data {
						bat,nr = <0x1>;
						pd,charging_policy = <0x21>;
						pd,country_nr = <0x0>;
						pd,id-vdo-data = <0xec0029cf 0x0 0x10000 0x11000001>;
						pd,id-vdo-size = <0x4>;
						pd,mfrs = "RichtekTCPC";
						pd,pid = <0x6375>;
						pd,sink-pdo-data = <0x190c8 0x190c8>;
						pd,sink-pdo-size = <0x2>;
						pd,source-cap-ext = <0x637529cf 0x0 0x0 0x0 0x0 0x7010000>;
						pd,source-pdo-data = <0x19032>;
						pd,source-pdo-size = <0x1>;
						pd,vid = <0x29cf>;

						bat-info0 {
							bat,design_cap = <0xbb8>;
							bat,mfrs = "bat1";
							bat,pid = <0x6375>;
							bat,vid = <0x29cf>;
						};
					};
				};
			};

			rt5133@18 {
				#gpio-cells = <0x2>;
				compatible = "richtek,rt5133";
				enable-gpio = <0x41 0xf 0x0>;
				gpio-controller;
				gpio-supply = <0x6f>;
				interrupts-extended = <0x41 0x5 0x0>;
				phandle = <0xbb>;
				reg = <0x18>;
				regulator_nb = "rt5133-ldo1", "rt5133-ldo2", "rt5133-ldo3", "rt5133-ldo4", "rt5133-ldo5", "rt5133-ldo6", "rt5133-ldo7", "rt5133-ldo8";
				status = "ok";
				wakeup-source;

				regulators {

					BASE {
						oc_shutdown_all = <0x0>;
						pgb_shutdown_all = <0x0>;
						regulator-name = "rt5133,base";
					};

					LDO1 {
						oc_ptsel = <0x1>;
						pgb_ptsel = <0x1>;
						phandle = <0x6f>;
						regulator-active-discharge;
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "rt5133-ldo1";
						soft_start_time_sel = <0x1>;
					};

					LDO2 {
						oc_ptsel = <0x1>;
						pgb_ptsel = <0x1>;
						phandle = <0x172>;
						regulator-active-discharge;
						regulator-max-microvolt = <0x30d400>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "rt5133-ldo2";
						soft_start_time_sel = <0x1>;
					};

					LDO3 {
						oc_ptsel = <0x1>;
						pgb_ptsel = <0x1>;
						phandle = <0x173>;
						regulator-active-discharge;
						regulator-max-microvolt = <0x2dc6c0>;
						regulator-min-microvolt = <0x19f0a0>;
						regulator-name = "rt5133-ldo3";
						soft_start_time_sel = <0x1>;
					};

					LDO4 {
						oc_ptsel = <0x1>;
						pgb_ptsel = <0x1>;
						phandle = <0x174>;
						regulator-active-discharge;
						regulator-max-microvolt = <0x2dc6c0>;
						regulator-min-microvolt = <0x19f0a0>;
						regulator-name = "rt5133-ldo4";
						soft_start_time_sel = <0x1>;
					};

					LDO5 {
						oc_ptsel = <0x1>;
						pgb_ptsel = <0x1>;
						phandle = <0x175>;
						regulator-active-discharge;
						regulator-max-microvolt = <0x2dc6c0>;
						regulator-min-microvolt = <0x19f0a0>;
						regulator-name = "rt5133-ldo5";
						soft_start_time_sel = <0x1>;
					};

					LDO6 {
						oc_ptsel = <0x1>;
						pgb_ptsel = <0x1>;
						phandle = <0x176>;
						regulator-active-discharge;
						regulator-max-microvolt = <0x2dc6c0>;
						regulator-min-microvolt = <0x19f0a0>;
						regulator-name = "rt5133-ldo6";
						soft_start_time_sel = <0x1>;
					};

					LDO7 {
						oc_ptsel = <0x1>;
						pgb_ptsel = <0x1>;
						phandle = <0x177>;
						regulator-active-discharge;
						regulator-max-microvolt = <0x124f80>;
						regulator-min-microvolt = <0xdbba0>;
						regulator-name = "rt5133-ldo7";
						soft_start_time_sel = <0x1>;
					};

					LDO8 {
						oc_ptsel = <0x1>;
						pgb_ptsel = <0x1>;
						phandle = <0x178>;
						regulator-active-discharge;
						regulator-max-microvolt = <0x124f80>;
						regulator-min-microvolt = <0xdbba0>;
						regulator-name = "rt5133-ldo8";
						soft_start_time_sel = <0x1>;
					};
				};
			};

			wt6670f@35 {
				compatible = "mediatek,wt6670f_qc3p";
				pinctrl-0 = <0x64>;
				pinctrl-1 = <0x65>;
				pinctrl-2 = <0x66>;
				pinctrl-3 = <0x67>;
				pinctrl-4 = <0x68>;
				pinctrl-5 = <0x69>;
				pinctrl-names = "default", "wt6670_i2c_scl_low", "wt6670_i2c_scl_high", "wt6670_i2c_sda_low", "wt6670_i2c_sda_high", "wt6670_i2c";
				reg = <0x35>;
				status = "okay";
				wt6670f-i2c-scl-pin = <0x41 0x8c 0x0>;
				wt6670f-i2c-sda-pin = <0x41 0x8d 0x0>;
				wt6670f-int-gpio = <0x41 0x5 0x0>;
				wt6670f-reset-gpio = <0x41 0x2c 0x0>;
			};
		};

		i2c@1101a000 {
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x3a 0x2 0x2b 0x3d>;
			compatible = "mediatek,mt6983-i2c";
			interrupts = <0x0 0x96 0x4 0x0>;
			phandle = <0x179>;
			reg = <0x0 0x1101a000 0x0 0x1000 0x0 0x10217480 0x0 0x80>;

			gate_ic@11 {
				compatible = "mediatek,gate-ic-i2c";
				gate-power-gpios = <0x41 0x57 0x0>;
				id = <0x6>;
				phandle = <0x17a>;
				reg = <0x11>;
				status = "okay";
			};
		};

		i2c@11e00000 {
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x38 0x0 0x2b 0x3d>;
			compatible = "mediatek,mt6983-i2c";
			interrupts = <0x0 0x90 0x4 0x0>;
			phandle = <0x165>;
			reg = <0x0 0x11e00000 0x0 0x1000 0x0 0x10217080 0x0 0x80>;
		};

		i2c@11e01000 {
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x38 0x1 0x2b 0x3d>;
			compatible = "mediatek,mt6983-i2c";
			interrupts = <0x0 0x91 0x4 0x0>;
			phandle = <0x166>;
			pinctrl-0 = <0x62>;
			pinctrl-names = "default";
			reg = <0x0 0x11e01000 0x0 0x1000 0x0 0x10217100 0x0 0x80>;

			bq25601@6B {
				charger_name = "secondary_chg";
				compatible = "ti,bq25601";
				phandle = <0x168>;
				reg = <0x6b>;
				status = "okay";
				ti,bq2560x,boost-current = <0x4b0>;
				ti,bq2560x,boost-voltage = <0x1386>;
				ti,bq2560x,enable_term;
				ti,bq2560x,precharge-current = <0x100>;
				ti,bq2560x,stat-pin-ctrl = <0x3>;
				ti,bq2560x,termination-current = <0xb4>;
				ti,bq2560x,usb-ichg = <0x1f4>;
				ti,bq2560x,usb-ilim = <0x1f4>;
				ti,bq2560x,usb-vlim = <0x11f8>;
				ti,bq2560x,usb-vreg = <0x1130>;
				ti,bq2560x,vac-ovp-threshold = <0x36b0>;
				ti,chg-en-gpio = <0x41 0x18 0x0>;
			};

			bq2589x@6A {
				charger_name = "primary_chg";
				compatible = "ti,bq25890";
				interrupt-names = "chr_stat";
				interrupt-parent = <0x41>;
				interrupts = <0xc 0x2 0xc 0x0>;
				phandle = <0x54>;
				reg = <0x6a>;
				status = "okay";
				ti,bq2589x,boost-current = <0x2ee>;
				ti,bq2589x,charge-detect-enable;
				ti,bq2589x,termination-current = <0x10e>;
				ti,chg-en-gpio = <0x41 0x98 0x0>;
				ti,irq-gpio = <0x41 0xc 0x0>;
				ti,otg-en-gpio = <0x41 0x5f 0x0>;
				ti,otg-en2-gpio = <0x41 0x58 0x0>;
				ti,otg-ocflag-gpio = <0x41 0x59 0x0>;
				ti,otg-sgm6111-gpio = <0x41 0x9a 0x0>;

				usb-otg-vbus {
					phandle = <0xbc>;
					regulator-compatible = "usb-otg-vbus";
					regulator-max-microvolt = <0x4c4b40>;
					regulator-min-microvolt = <0x4c4b40>;
					regulator-name = "usb-otg-vbus";
				};
			};

			extern_gauge@55 {
				compatible = "nvt,mm8013";
				phandle = <0x167>;
				reg = <0x55>;
				status = "ok";
			};

			sgm415xx@1A {
				charger_name = "secondary_chg";
				compatible = "sgm,sgm41513";
				input-current-limit-microamp = <0x249f00>;
				input-voltage-limit-microvolt = <0x401640>;
				interrupt-parent = <0x41>;
				interrupts = <0x6 0x0>;
				phandle = <0x169>;
				reg = <0x1a>;
				sgm,chg-en-gpio = <0x41 0x18 0x0>;
				sgm,irq-gpio = <0x41 0x6 0x0>;
				status = "okay";
			};
		};

		i2c@11eb0000 {
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x37 0x0 0x2b 0x3d>;
			compatible = "mediatek,mt6983-i2c";
			interrupts = <0x0 0x92 0x4 0x0>;
			phandle = <0x16a>;
			reg = <0x0 0x11eb0000 0x0 0x1000 0x0 0x10217180 0x0 0x80>;
		};

		i2c@11eb1000 {
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x37 0x1 0x2b 0x3d>;
			compatible = "mediatek,mt6983-i2c";
			interrupts = <0x0 0x94 0x4 0x0>;
			phandle = <0x16d>;
			reg = <0x0 0x11eb1000 0x0 0x1000 0x0 0x10217300 0x0 0x80>;
		};

		i2c@11eb2000 {
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x37 0x2 0x2b 0x3d>;
			compatible = "mediatek,mt6983-i2c";
			interrupts = <0x0 0x98 0x4 0x0>;
			phandle = <0x17c>;
			reg = <0x0 0x11eb2000 0x0 0x1000 0x0 0x10217600 0x0 0x80>;
		};

		i2c@11eb3000 {
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x37 0x3 0x2b 0x3d>;
			compatible = "mediatek,mt6983-i2c";
			interrupts = <0x0 0x99 0x4 0x0>;
			phandle = <0x17d>;
			reg = <0x0 0x11eb3000 0x0 0x1000 0x0 0x10217700 0x0 0x80>;
		};

		i2c@11f00000 {
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x36 0x0 0x2b 0x3d>;
			compatible = "mediatek,mt6983-i2c";
			interrupts = <0x0 0x97 0x4 0x0>;
			phandle = <0x17b>;
			reg = <0x0 0x11f00000 0x0 0x1000 0x0 0x10217500 0x0 0x80>;
		};

		img0_smi_2x1_sub_comm@1502f000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x34 0x0 0x34 0x1 0x34 0x2 0x34 0x3>;
			compatible = "mediatek,mt6789-smi-common", "syscon", "mediatek,smi-common", "mediatek,smi-sub-common";
			mediatek,common-id = <0x4>;
			mediatek,smi = <0xa0>;
			phandle = <0xa3>;
			power-domains = <0x2d 0x6>;
			reg = <0x0 0x1502f000 0x0 0x1000>;
		};

		img1_smi_2x1_sub_comm@1401e000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x35 0xa 0x35 0xf 0x35 0x13 0x35 0x14>;
			compatible = "mediatek,mt6789-smi-common", "syscon", "mediatek,smi-common", "mediatek,smi-sub-common";
			mediatek,common-id = <0x3>;
			mediatek,smi = <0x9d>;
			phandle = <0xa0>;
			power-domains = <0x2d 0xa>;
			reg = <0x0 0x1401e000 0x0 0x1000>;
		};

		imgsys2_config@15820000 {
			compatible = "mediatek,imgsys2_config";
			reg = <0x0 0x15820000 0x0 0x1000>;
		};

		imgsys_config@15020000 {
			clock-names = "DIP_CG_IMG_LARB9", "DIP_CG_IMG_DIP";
			clocks = <0x34 0x0 0x34 0x2>;
			compatible = "mediatek,imgsys", "syscon";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <0x45 0x20120 0x45 0x20121 0x45 0x20122 0x45 0x20123 0x45 0x20124 0x45 0x20125 0x45 0x20126 0x45 0x20127 0x45 0x20128 0x45 0x20129 0x45 0x2012a 0x45 0x2012b 0x45 0x2012c 0x45 0x2012d 0x45 0x2012e>;
			mediatek,larb = <0x9a>;
			phandle = <0x19d>;
			power-domains = <0x2d 0x6>;
			reg = <0x0 0x15020000 0x0 0x1000>;
		};

		infra_bcrm@10215000 {
			compatible = "mediatek,infra_bcrm";
			reg = <0x0 0x10215000 0x0 0x1000>;
		};

		infra_device_mpu@1021b000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0x0 0x1021b000 0x0 0x1000>;
		};

		infra_dpmaif@1022c000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x0 0x1022c000 0x0 0x1000>;
		};

		infra_dpmaif@1022d000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x0 0x1022d000 0x0 0x1000>;
		};

		infra_dpmaif@1022e000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x0 0x1022e000 0x0 0x1000>;
		};

		infra_dpmaif@1022f000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x0 0x1022f000 0x0 0x1000>;
		};

		infra_mbist@1020d000 {
			compatible = "mediatek,infra_mbist";
			reg = <0x0 0x1020d000 0x0 0x1000>;
		};

		infracfg@1020e000 {
			compatible = "mediatek,infracfg";
			reg = <0x0 0x1020e000 0x0 0x1000>;
		};

		infracfg_ao@10001000 {
			compatible = "mediatek,infracfg_ao", "syscon";
			phandle = <0x11b>;
			reg = <0x0 0x10001000 0x0 0x1000>;
		};

		infracfg_ao_mem@10002000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0x0 0x10002000 0x0 0x1000>;
		};

		infracfg_mem@1021c000 {
			compatible = "mediatek,infracfg_mem";
			reg = <0x0 0x1021c000 0x0 0x1000>;
		};

		interconnect {
			#mtk-interconnect-cells = <0x1>;
			clock-names = "mm";
			clocks = <0x2a 0x4>;
			compatible = "mediatek,mt6789-mmqos";
			interconnect-names = "icc-bw", "icc-hrt-bw";
			interconnects = <0x22 0x3 0x22 0x0 0x22 0x15 0x22 0x14>;
			mediatek,commons = <0x9d>;
			mediatek,larbs = <0x95 0x96 0x97 0x98 0x99 0x9a 0x46 0x9b 0x47 0x48 0x9c>;
			phandle = <0xa5>;
		};

		iommu@14016000 {
			#iommu-cells = <0x1>;
			clock-names = "bclk";
			clocks = <0x35 0x14>;
			compatible = "mediatek,mt6789-disp-iommu";
			interrupts = <0x0 0x12f 0x4 0x0>;
			mediatek,iommu_banks = <0xa7 0xa8 0xa9 0xaa>;
			mediatek,larbs = <0x95 0x96 0x97 0x98 0x99 0x9a 0x46 0x9b 0x47 0x48 0x9c>;
			phandle = <0x45>;
			power-domains = <0x2d 0xa>;
			reg = <0x0 0x14016000 0x0 0x1000>;
		};

		iommu@14017000 {
			compatible = "mediatek,common-disp-iommu-bank1";
			interrupts = <0x0 0x130 0x4 0x0>;
			mediatek,bank-id = <0x1>;
			phandle = <0xa7>;
			reg = <0x0 0x14017000 0x0 0x1000>;
		};

		iommu@14018000 {
			compatible = "mediatek,common-disp-iommu-bank2";
			interrupts = <0x0 0x131 0x4 0x0>;
			mediatek,bank-id = <0x2>;
			phandle = <0xa8>;
			reg = <0x0 0x14018000 0x0 0x1000>;
		};

		iommu@14019000 {
			compatible = "mediatek,common-disp-iommu-bank3";
			interrupts = <0x0 0x132 0x4 0x0>;
			mediatek,bank-id = <0x3>;
			phandle = <0xa9>;
			reg = <0x0 0x14019000 0x0 0x1000>;
		};

		iommu@1401a000 {
			compatible = "mediatek,common-disp-iommu-bank4";
			interrupts = <0x0 0x133 0x4 0x0>;
			mediatek,bank-id = <0x4>;
			phandle = <0xaa>;
			reg = <0x0 0x1401a000 0x0 0x1000>;
		};

		iommu_test {
			compatible = "mediatek,ktf-iommu-test";
			iommus = <0x45 0x0>;
		};

		ipe_smi_2x1_sub_comm@1b00e000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x2e 0x2 0x2e 0x2 0x2e 0x2 0x2e 0x2>;
			compatible = "mediatek,mt6789-smi-common", "syscon", "mediatek,smi-common", "mediatek,smi-sub-common";
			mediatek,common-id = <0x5>;
			mediatek,smi = <0xa0>;
			phandle = <0xa4>;
			power-domains = <0x2d 0x7>;
			reg = <0x0 0x1b00e000 0x0 0x1000>;
		};

		ipesys_config@1b000000 {
			compatible = "mediatek,ipesys_config";
			reg = <0x0 0x1b000000 0x0 0x1000>;
		};

		irtx_pwm {
			compatible = "mediatek,irtx-pwm";
			phandle = <0x15b>;
			pwm-supply = "vio28";
			pwm_ch = <0x1>;
			pwm_data_invert = <0x0>;
		};

		jpgenc@17030000 {
			clock-names = "jpgenc";
			clocks = <0x32 0x2>;
			compatible = "mediatek,mtk-jpgenc-32bit";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			dvfsrc-vcore-supply = <0x44>;
			interconnect-names = "path_jpegenc_y_rdma", "path_jpegenc_c_rmda", "path_jpegenc_q_table", "path_jpegenc_bsdma";
			interconnects = <0xa5 0x400e9 0xa5 0x10000 0xa5 0x400ea 0xa5 0x10000 0xa5 0x400eb 0xa5 0x10000 0xa5 0x400ec 0xa5 0x10000>;
			interrupts = <0x0 0x157 0x4 0x0>;
			iommus = <0x45 0x100e9 0x45 0x100ea 0x45 0x100eb 0x45 0x100ec>;
			mediatek,larb = <0x99>;
			operating-points-v2 = <0xac>;
			power-domains = <0x2d 0x9>;
			reg = <0x0 0x17030000 0x0 0x10000>;
		};

		kd_camera_hw1@1a004000 {
			compatible = "mediatek,imgsensor";
			phandle = <0x122>;
		};

		kp@10010000 {
			clock-names = "kpd";
			clocks = <0x56>;
			compatible = "mediatek,kp";
			interrupts = <0x0 0x6a 0x1 0x0>;
			mediatek,hw-init-map = <0x72 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			mediatek,hw-map-num = <0x48>;
			mediatek,key-debounce-ms = <0x400>;
			phandle = <0xd0>;
			reg = <0x0 0x10010000 0x0 0x1000>;
		};

		lkg@00114400 {
			compatible = "mediatek,mtk-lkg";
			phandle = <0x118>;
			reg = <0x0 0x114400 0x0 0xc00>;
		};

		lvts@1100B000 {
			#thermal-sensor-cells = <0x1>;
			clock-names = "lvts_clk";
			clocks = <0x2b 0x4>;
			compatible = "mediatek,mt6789-lvts";
			interrupts = <0x0 0xc9 0x4 0x0>;
			nvmem-cell-names = "e_data1", "e_data2";
			nvmem-cells = <0x89 0x8a>;
			phandle = <0x1b>;
			reg = <0x0 0x1100b000 0x0 0x1000>;
			resets = <0x88 0x0>;
		};

		m4u@10220000 {
			compatible = "mediatek,m4u";
			reg = <0x0 0x10220000 0x0 0x2000>;
		};

		mali@13000000 {
			#cooling-cells = <0x2>;
			compatible = "mediatek,mali", "arm,mali-valhall";
			ged-supply = <0x8d>;
			interrupt-names = "GPU", "MMU", "JOB", "EVENT", "PWR";
			interrupts = <0x0 0x18c 0x4 0x0 0x0 0x18d 0x4 0x0 0x0 0x18e 0x4 0x0 0x0 0x18f 0x4 0x0 0x0 0x190 0x4 0x0>;
			operating-points-v2 = <0x8c>;
			phandle = <0x1d>;
			reg = <0x0 0x13000000 0x0 0x4000>;
		};

		masp@1000a000 {
			compatible = "mediatek,masp";
			interrupts = <0x0 0xe6 0x4 0x0>;
			phandle = <0x158>;
			reg = <0x0 0x1000a000 0x0 0x1000>;
		};

		mbist@17060000 {
			compatible = "mediatek,mbist";
			reg = <0x0 0x17060000 0x0 0x10000>;
		};

		mbist_ao@10013000 {
			compatible = "mediatek,mbist_ao";
			reg = <0x0 0x10013000 0x0 0x1000>;
		};

		mcusys_ao_cfg@0c530000 {
			phandle = <0x3d>;
			reg = <0x0 0xc520100 0x0 0x10000>;
		};

		mcusys_pll1u_top@1000c000 {
			phandle = <0x3c>;
			reg = <0x0 0x1000c000 0x0 0x1000>;
		};

		md_auxadc {
			compatible = "mediatek,md_auxadc";
			io-channel-names = "md-channel";
			io-channels = <0x18 0x2>;
			phandle = <0x154>;
		};

		md_ccif0@1020a000 {
			compatible = "mediatek,md_ccif0";
			reg = <0x0 0x1020a000 0x0 0x1000>;
		};

		md_ccif1@1020c000 {
			compatible = "mediatek,md_ccif1";
			reg = <0x0 0x1020c000 0x0 0x1000>;
		};

		md_ccif2@1023d000 {
			compatible = "mediatek,md_ccif2";
			reg = <0x0 0x1023d000 0x0 0x1000>;
		};

		md_ccif3@1023f000 {
			compatible = "mediatek,md_ccif3";
			reg = <0x0 0x1023f000 0x0 0x1000>;
		};

		md_ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0x0 0x1024d000 0x0 0x1000>;
		};

		md_ccif5@1025d000 {
			compatible = "mediatek,md_ccif5";
			reg = <0x0 0x1025d000 0x0 0x1000>;
		};

		md_power_o1 {
			compatible = "mediatek,md_power_o1", "syscon";
			phandle = <0x5d>;
			reg = <0x0 0x10006000 0x0 0x1000>;
		};

		mddriver {
			ccci-infracfg = <0x2b>;
			ccci-topckgen = <0x2a>;
			ccci_spmsleep = <0x5d>;
			compatible = "mediatek,mddriver";
			interrupts = <0x0 0x6e 0x1 0x0 0x0 0xe2 0x4 0x0 0x0 0xe3 0x4 0x0>;
			md_vmodem = <0xc96a8 0xc96a8>;
			md_vmodem-supply = <0x5e>;
			md_vsram = <0xc96a8 0xc96a8>;
			md_vsram-supply = <0x5f>;
			mediatek,ap_plat_info = <0x1a85>;
			mediatek,cldma_capability = <0x6>;
			mediatek,md_generation = <0x1897>;
			mediatek,md_id = <0x0>;
			mediatek,mdhif_type = <0x6>;
			mediatek,offset_epon_md1 = <0x24 0x6>;
			mediatek,power_flow_config = <0x12>;
			mediatek,srclken_o1 = <0x200000>;
			phandle = <0xd1>;
			power-domains = <0x2d 0x0>;
			reg = <0x0 0xd0cf000 0x0 0x1000>;
		};

		mdp@1f000000 {
			ap_dma_base = <0x18010000 0x17 0xffff0000>;
			audio_base = <0x17000000 0x12 0xffff0000>;
			camsys1_base = <0x180a0000 0x1c 0xffff0000>;
			camsys_base = <0x18080000 0x1b 0xffff0000>;
			compatible = "mediatek,mdp";
			conn_peri_base = <0x18820000 0x7 0xffff0000>;
			dip_cq_thread0_frame_done = <0xe1>;
			dip_cq_thread10_frame_done = <0xeb>;
			dip_cq_thread11_frame_done = <0xec>;
			dip_cq_thread12_frame_done = <0xed>;
			dip_cq_thread13_frame_done = <0xee>;
			dip_cq_thread14_frame_done = <0xef>;
			dip_cq_thread15_frame_done = <0xf0>;
			dip_cq_thread16_frame_done = <0xf1>;
			dip_cq_thread17_frame_done = <0xf2>;
			dip_cq_thread18_frame_done = <0xf3>;
			dip_cq_thread1_frame_done = <0xe2>;
			dip_cq_thread2_frame_done = <0xe3>;
			dip_cq_thread3_frame_done = <0xe4>;
			dip_cq_thread4_frame_done = <0xe5>;
			dip_cq_thread5_frame_done = <0xe6>;
			dip_cq_thread6_frame_done = <0xe7>;
			dip_cq_thread7_frame_done = <0xe8>;
			dip_cq_thread8_frame_done = <0xe9>;
			dip_cq_thread9_frame_done = <0xea>;
			disp_dither_base = <0x14010000 0x2 0xffff0000>;
			dre30_hist_sram_start = [06 00];
			g3d_config_base = <0x13000000 0x0 0xffff0000>;
			gce_base = <0x18020000 0x18 0xffff0000>;
			gcpu_base = <0x10050000 0xf 0xffff0000>;
			img_dl_relay1_sof = <0x10c>;
			img_dl_relay_sof = <0x10b>;
			imgsys_base = <0x15020000 0x4 0xffff0000>;
			infra_na3_base = <0x10010000 0xb 0xffff0000>;
			infra_na4_base = <0x10020000 0xc 0xffff0000>;
			interconnect-names = "mdp_rdma0", "mdp_wrot0", "mdp_wrot1", "l9_img_imgi_d1", "l9_img_imgbi_d1", "l9_img_dmgi_d1", "l9_img_depi_d1", "l9_img_ice_d1", "l9_img_smti_d1", "l9_img_smto_d2", "l9_img_smto_d1", "l9_img_crzo_d1", "l9_img_img3o_d1", "l9_img_vipi_d1", "l9_img_smti_d5", "l9_img_timgo_d1", "l9_img_ufbc_w0", "l9_img_ufbc_r0";
			interconnects = <0xa5 0x40040 0xa5 0x10000 0xa5 0x40042 0xa5 0x10000 0xa5 0x40043 0xa5 0x10000 0xa5 0x40120 0xa5 0x10000 0xa5 0x40121 0xa5 0x10000 0xa5 0x40122 0xa5 0x10000 0xa5 0x40123 0xa5 0x10000 0xa5 0x40124 0xa5 0x10000 0xa5 0x40125 0xa5 0x10000 0xa5 0x40126 0xa5 0x10000 0xa5 0x40127 0xa5 0x10000 0xa5 0x40128 0xa5 0x10000 0xa5 0x40129 0xa5 0x10000 0xa5 0x4012a 0xa5 0x10000 0xa5 0x4012b 0xa5 0x10000 0xa5 0x4012c 0xa5 0x10000 0xa5 0x4012d 0xa5 0x10000 0xa5 0x4012e 0xa5 0x10000>;
			isp-dvfsrc-vcore-supply = <0x44>;
			isp-opp = <0xba>;
			kp_base = <0x18840000 0x9 0xffff0000>;
			mboxes = <0x72 0xa 0x0 0x1 0x70 0x10 0x0 0x1 0x70 0x11 0x0 0x1 0x70 0x12 0x0 0x1 0x70 0x13 0x0 0x1>;
			mcucfg_base = <0x10040000 0xe 0xffff0000>;
			mdp-dvfsrc-vcore-supply = <0x44>;
			mdp-opp = <0xb9>;
			mdp_aal0 = <0xb7>;
			mdp_aal_frame_done = <0x136>;
			mdp_aal_sof = <0x102>;
			mdp_hdr0 = <0xb8>;
			mdp_hdr0_frame_done = <0x131>;
			mdp_hdr0_sof = <0x104>;
			mdp_rdma0 = <0xb1>;
			mdp_rdma0_frame_done = <0x12f>;
			mdp_rdma0_sof = <0x100>;
			mdp_rsz0 = <0xb2>;
			mdp_rsz0_frame_done = <0x12b>;
			mdp_rsz0_sof = <0x105>;
			mdp_rsz1 = <0xb3>;
			mdp_rsz1_frame_done = <0x12a>;
			mdp_rsz1_sof = <0x106>;
			mdp_tdshp0 = <0xb6>;
			mdp_tdshp_frame_done = <0x127>;
			mdp_tdshp_sof = <0x109>;
			mdp_wrot0 = <0xb4>;
			mdp_wrot0_sof = <0x107>;
			mdp_wrot0_write_frame_done = <0x123>;
			mdp_wrot1 = <0xb5>;
			mdp_wrot1_sof = <0x108>;
			mdp_wrot1_write_frame_done = <0x122>;
			mediatek,larb = <0x97>;
			mm_mutex = <0xb0>;
			mm_na_base = <0x14020000 0x3 0xffff0000>;
			mmsys_config = <0xaf>;
			mmsys_config_base = <0x14000000 0x1 0xffff0000>;
			msdc2_base = <0x17020000 0x14 0xffff0000>;
			msdc3_base = <0x18000000 0x16 0xffff0000>;
			operating-points-v2 = <0xb9 0xba>;
			phandle = <0x1a0>;
			pq_rb_event_lock = [02 b6];
			pq_rb_event_unlock = [02 b7];
			pq_rb_thread_id = [00 13];
			reg = <0x0 0x1f000000 0x0 0x1000>;
			scp_base = <0x10030000 0xd 0xffff0000>;
			scp_sram_base = <0x10000000 0xa 0xffff0000>;
			thread_count = <0x18>;
			topckgen_base = <0x18830000 0x8 0xffff0000>;
			usb0_base = <0x10200000 0x10 0xffff0000>;
			usb_sif_base = <0x10280000 0x11 0xffff0000>;
			vdec1_base = <0x17030000 0x15 0xffff0000>;
			vdec2_base = <0x18040000 0x19 0xffff0000>;
			vdec3_base = <0x18050000 0x1a 0xffff0000>;
			vdec_base = <0x17010000 0x13 0xffff0000>;
			vdec_gcon_base = <0x18800000 0x5 0xffff0000>;
			venc_gcon_base = <0x18810000 0x6 0xffff0000>;
		};

		mdp_aal0@1f005000 {
			clock-names = "MDP_AAL0";
			clocks = <0x2c 0xd>;
			compatible = "mediatek,mdp_aal0";
			phandle = <0xb7>;
			reg = <0x0 0x1f005000 0x0 0x1000>;
		};

		mdp_hdr0@1f007000 {
			clock-names = "MDP_HDR0";
			clocks = <0x2c 0x8>;
			compatible = "mediatek,mdp_hdr0";
			phandle = <0xb8>;
			reg = <0x0 0x1f007000 0x0 0x1000>;
		};

		mdp_mutex@1f001000 {
			clock-names = "MDP_MUTEX0";
			clocks = <0x2c 0x9>;
			compatible = "mediatek,mdp_mutex";
			phandle = <0xb0>;
			reg = <0x0 0x1f001000 0x0 0x1000>;
		};

		mdp_rdma0@1f003000 {
			clock-names = "MDP_RDMA0";
			clocks = <0x2c 0x0>;
			compatible = "mediatek,mdp_rdma0";
			phandle = <0xb1>;
			reg = <0x0 0x1f003000 0x0 0x1000>;
		};

		mdp_rsz0@1f008000 {
			clock-names = "MDP_RSZ0";
			clocks = <0x2c 0x7>;
			compatible = "mediatek,mdp_rsz0";
			phandle = <0xb2>;
			reg = <0x0 0x1f008000 0x0 0x1000>;
		};

		mdp_rsz1@1f009000 {
			clock-names = "MDP_RSZ1";
			clocks = <0x2c 0xb>;
			compatible = "mediatek,mdp_rsz1";
			phandle = <0xb3>;
			reg = <0x0 0x1f009000 0x0 0x1000>;
		};

		mdp_tdshp0@1f00c000 {
			clock-names = "MDP_TDSHP0";
			clocks = <0x2c 0x1>;
			compatible = "mediatek,mdp_tdshp0";
			phandle = <0xb6>;
			reg = <0x0 0x1f00c000 0x0 0x1000>;
		};

		mdp_wrot0@1f00a000 {
			clock-names = "MDP_WROT0";
			clocks = <0x2c 0x6>;
			compatible = "mediatek,mdp_wrot0";
			phandle = <0xb4>;
			reg = <0x0 0x1f00a000 0x0 0x1000>;
		};

		mdp_wrot1@1f00b000 {
			clock-names = "MDP_WROT1";
			clocks = <0x2c 0xa>;
			compatible = "mediatek,mdp_wrot1";
			phandle = <0xb5>;
			reg = <0x0 0x1f00b000 0x0 0x1000>;
		};

		mdpsys_config@1f000000 {
			clock-names = "MDP_IMG_DL_ASYNC0", "MDP_IMG_DL_ASYNC1", "MDP_IMG_DL_RELAY0_ASYNC0", "MDP_IMG_DL_RELAY1_ASYNC1", "MDP_APB_BUS";
			clocks = <0x2c 0x2 0x2c 0x3 0x2c 0xe 0x2c 0xf 0x2c 0x5>;
			compatible = "mediatek,mdpsys_config", "syscon";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			dma_mask_bit = <0x23>;
			iommus = <0x45 0x20040 0x45 0x20042 0x45 0x20043>;
			phandle = <0xaf>;
			reg = <0x0 0x1f000000 0x0 0x1000>;
		};

		mfb@15010000 {
			compatible = "mediatek,mfb";
			interrupts = <0x0 0x17c 0x4 0x0>;
			reg = <0x0 0x15010000 0x0 0x1000>;
		};

		mfb@15012000 {
			compatible = "mediatek,mfb";
			reg = <0x0 0x15012000 0x0 0x1000>;
		};

		mfb_b@15810000 {
			compatible = "mediatek,mfb_b";
			reg = <0x0 0x15810000 0x0 0x1000>;
		};

		mipi_tx_config@11f60000 {
			#clock-cells = <0x0>;
			#phy-cells = <0x0>;
			clock-output-names = "mipi_tx0_pll";
			clocks = <0x56>;
			compatible = "mediatek,mipi_tx_config0", "mediatek,mt6789-mipi-tx";
			phandle = <0xa6>;
			reg = <0x0 0x11f60000 0x0 0x1000>;
		};

		mm_vpu_m1_sub_common@1030c000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0x0 0x1030c000 0x0 0x1000>;
		};

		mmc@11230000 {
			clock-names = "bus_clk", "source", "crypto_clk", "hclk", "source_cg", "crypto_cg";
			clocks = <0x2a 0x13 0x2a 0x14 0x2a 0x32 0x2b 0x14 0x2b 0x16 0x2b 0x1d>;
			compatible = "mediatek,mt6789-mmc";
			interrupts = <0x0 0x83 0x4 0x0>;
			phandle = <0x186>;
			reg = <0x0 0x11230000 0x0 0x10000 0x0 0x11f50000 0x0 0x1000>;
			status = "disabled";
		};

		mmc@11240000 {
			clock-names = "source", "hclk", "source_cg";
			clocks = <0x2a 0x15 0x2b 0x15 0x2b 0x1c>;
			compatible = "mediatek,mt6789-mmc";
			interrupts = <0x0 0x87 0x4 0x0>;
			phandle = <0x187>;
			reg = <0x0 0x11240000 0x0 0x1000 0x0 0x11ef0000 0x0 0x1000>;
			status = "disabled";
		};

		mmqos_wrapper {
			compatible = "mediatek,mt6789-mmqos-wrapper";
		};

		mobicore {
			compatible = "trustonic,mobicore";
			interrupts = <0x0 0x73 0x1 0x0>;
			phandle = <0x15a>;
		};

		modem_temp_share@10018000 {
			compatible = "mediatek,modem_temp_share";
			reg = <0x0 0x10018000 0x0 0x1000>;
		};

		mss_b@15812000 {
			compatible = "mediatek,mss_b";
			reg = <0x0 0x15812000 0x0 0x1000>;
		};

		mt6789-afe-pcm@11210000 {
			apmixedsys = <0x3b>;
			clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_apll2_tuner_clk", "aud_tml_clk", "aud_nle", "aud_dac_hires_clk", "aud_adc_hires_clk", "aud_adc_hires_tml", "aud_i2s1_bclk", "aud_i2s2_bclk", "aud_i2s3_bclk", "aud_i2s4_bclk", "aud_general3_asrc", "aud_connsys_i2s_asrc", "aud_general1_asrc", "aud_general2_asrc", "aud_infra_clk", "aud_infra_26m_clk", "aud_clk_apmixed_apll1", "aud_clk_apmixed_apll2", "top_mux_audio", "top_mux_audio_int", "top_mainpll_d4_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_2", "top_apll2_ck", "top_mux_aud_eng1", "top_apll1_d4", "top_apll1_d8", "top_mux_aud_eng2", "top_apll2_d4", "top_apll2_d8", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_i2s4_m_sel", "top_i2s5_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "top_apll12_div4", "top_apll12_divb", "top_apll12_div5", "top_mux_audio_h", "top_clk26m_clk";
			clocks = <0x39 0x0 0x39 0x6 0x39 0x7 0x39 0x5 0x39 0x1 0x39 0x2 0x39 0x4 0x39 0x3 0x39 0x8 0x39 0x9 0x39 0x12 0x39 0x13 0x39 0x14 0x39 0xa 0x39 0xb 0x39 0xc 0x39 0xd 0x39 0xe 0x39 0xf 0x39 0x10 0x39 0x11 0x2b 0x20 0x2b 0x25 0x3b 0xb 0x3b 0xc 0x2a 0x16 0x2a 0x17 0x2a 0x4d 0x2a 0x28 0x2a 0x6e 0x2a 0x29 0x2a 0x72 0x2a 0x24 0x2a 0x70 0x2a 0x71 0x2a 0x25 0x2a 0x74 0x2a 0x75 0x2a 0x35 0x2a 0x36 0x2a 0x37 0x2a 0x38 0x2a 0x39 0x2a 0x3a 0x2a 0x3f 0x2a 0x40 0x2a 0x41 0x2a 0x42 0x2a 0x43 0x2a 0x44 0x2a 0x45 0x2a 0x2f 0x2a 0x82>;
			compatible = "mediatek,mt6789-sound";
			i2s3-share = "I2S0";
			infracfg = <0x2b>;
			interrupts = <0x0 0xea 0x4 0x0>;
			phandle = <0x86>;
			pinctrl-0 = <0x74>;
			pinctrl-1 = <0x75>;
			pinctrl-10 = <0x7e>;
			pinctrl-11 = <0x7f>;
			pinctrl-12 = <0x80>;
			pinctrl-13 = <0x81>;
			pinctrl-14 = <0x82>;
			pinctrl-15 = <0x83>;
			pinctrl-16 = <0x84>;
			pinctrl-17 = <0x85>;
			pinctrl-2 = <0x76>;
			pinctrl-3 = <0x77>;
			pinctrl-4 = <0x78>;
			pinctrl-5 = <0x79>;
			pinctrl-6 = <0x7a>;
			pinctrl-7 = <0x7b>;
			pinctrl-8 = <0x7c>;
			pinctrl-9 = <0x7d>;
			pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_clk_miso_off", "aud_clk_miso_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso0_off", "aud_dat_miso0_on", "aud_dat_miso1_off", "aud_dat_miso1_on", "aud_gpio_i2s2_off", "aud_gpio_i2s2_on", "aud_gpio_i2s1_off", "aud_gpio_i2s1_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on";
			power-domains = <0x2d 0xb>;
			reg = <0x0 0x11210000 0x0 0x2000>;
			topckgen = <0x2a>;
		};

		mtee_svp {
			compatible = "medaitek,svp";
			phandle = <0x1ae>;
		};

		mtk-btcvsd-snd@18050000 {
			compatible = "mediatek,mtk-btcvsd-snd";
			disable_write_silence = <0x1>;
			interrupts = <0x0 0x197 0x4 0x0>;
			mediatek,infracfg = <0x2b>;
			mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
			phandle = <0x181>;
			reg = <0x0 0x18050000 0x0 0x1000 0x0 0x18080000 0x0 0x10000>;
		};

		mtk_iommu_debug {
			compatible = "mediatek,mt6789-iommu-debug";
		};

		mtk_iommu_fake_aie@0 {
			compatible = "mediatek,mtk_iommu_fake_aie";
			iommus = <0x45 0x24>;
		};

		mtk_iommu_pseudo {
			compatible = "mediatek,mt6789-iommu-pseudo";
			mediatek,larbs = <0x95 0x96 0x97 0x98 0x99 0x9a 0x46 0x9b 0x47 0x48 0x9c>;
		};

		mtk_iommu_test0 {
			compatible = "mediatek,iommu-test-dom0";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <0x45 0x0>;
		};

		mtk_iommu_test1 {
			compatible = "mediatek,iommu-test-dom1";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <0x45 0x10080>;
		};

		mtk_iommu_test2 {
			compatible = "mediatek,iommu-test-dom2";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <0x45 0x20040>;
		};

		mtk_iommu_test_dmaheap_normal {
			compatible = "mediatek,dmaheap-normal";
			iommus = <0x45 0x0>;
		};

		mtk_leds {
			phandle = <0x119>;

			backlight {
				label = "lcd-backlight";
				max-brightness = <0xff>;
				max-hw-brightness = <0x7ff>;
			};
		};

		mtk_sec_dmaheap {
			compatible = "mediatek,dmaheap-region-base";
			iommus = <0x45 0x0>;
		};

		mtkfb@0 {
			compatible = "mediatek,mtkfb";
			phandle = <0x18b>;
		};

		odm {
			compatible = "simple-bus";
			phandle = <0x1a2>;

			rt5133-gpio1 {
				compatible = "regulator-fixed";
				enable-active-high;
				gpio = <0xbb 0x0 0x0>;
				phandle = <0x1a4>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "rt5133-gpio1";
				vin-supply = <0x6f>;
			};

			rt5133-gpio2 {
				compatible = "regulator-fixed";
				enable-active-high;
				gpio = <0xbb 0x1 0x0>;
				phandle = <0x1a5>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "rt5133-gpio2";
				vin-supply = <0x6f>;
			};

			rt5133-gpio3 {
				compatible = "regulator-fixed";
				enable-active-high;
				gpio = <0xbb 0x2 0x0>;
				phandle = <0x1a6>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "rt5133-gpio3";
				vin-supply = <0x6f>;
			};

			rt5133_eint {
				phandle = <0x1a3>;
			};
		};

		opp-table0 {
			compatible = "operating-points-v2";
			phandle = <0x8c>;

			opp00 {
				opp-hz = <0x0 0x4190ab00>;
				opp-microvolt = <0xdbba0>;
			};

			opp01 {
				opp-hz = <0x0 0x40bb0b80>;
				opp-microvolt = <0xda336>;
			};

			opp02 {
				opp-hz = <0x0 0x3fe56c00>;
				opp-microvolt = <0xd8acc>;
			};

			opp03 {
				opp-hz = <0x0 0x3f0fcc80>;
				opp-microvolt = <0xd7262>;
			};

			opp04 {
				opp-hz = <0x0 0x3e496f40>;
				opp-microvolt = <0xd59f8>;
			};

			opp05 {
				opp-hz = <0x0 0x3d73cfc0>;
				opp-microvolt = <0xd418e>;
			};

			opp06 {
				opp-hz = <0x0 0x3c9e3040>;
				opp-microvolt = <0xd2924>;
			};

			opp07 {
				opp-hz = <0x0 0x3bc890c0>;
				opp-microvolt = <0xd10ba>;
			};

			opp08 {
				opp-hz = <0x0 0x3b023380>;
				opp-microvolt = <0xcf850>;
			};

			opp09 {
				opp-hz = <0x0 0x3a2c9400>;
				opp-microvolt = <0xcdfe6>;
			};

			opp10 {
				opp-hz = <0x0 0x3956f480>;
				opp-microvolt = <0xcaf12>;
			};

			opp11 {
				opp-hz = <0x0 0x38815500>;
				opp-microvolt = <0xc96a8>;
			};

			opp12 {
				opp-hz = <0x0 0x37baf7c0>;
				opp-microvolt = <0xc7e3e>;
			};

			opp13 {
				opp-hz = <0x0 0x36e55840>;
				opp-microvolt = <0xc65d4>;
			};

			opp14 {
				opp-hz = <0x0 0x360fb8c0>;
				opp-microvolt = <0xc4d6a>;
			};

			opp15 {
				opp-hz = <0x0 0x353a1940>;
				opp-microvolt = <0xc3500>;
			};

			opp16 {
				opp-hz = <0x0 0x3473bc00>;
				opp-microvolt = <0xc1c96>;
			};

			opp17 {
				opp-hz = <0x0 0x33bca100>;
				opp-microvolt = <0xc042c>;
			};

			opp18 {
				opp-hz = <0x0 0x3314c840>;
				opp-microvolt = <0xbebc2>;
			};

			opp19 {
				opp-hz = <0x0 0x326cef80>;
				opp-microvolt = <0xbd358>;
			};

			opp20 {
				opp-hz = <0x0 0x31c516c0>;
				opp-microvolt = <0xbbaee>;
			};

			opp21 {
				opp-hz = <0x0 0x310dfbc0>;
				opp-microvolt = <0xba284>;
			};

			opp22 {
				opp-hz = <0x0 0x30662300>;
				opp-microvolt = <0xb8a1a>;
			};

			opp23 {
				opp-hz = <0x0 0x2fbe4a40>;
				opp-microvolt = <0xb8a1a>;
			};

			opp24 {
				opp-hz = <0x0 0x2f167180>;
				opp-microvolt = <0xb71b0>;
			};

			opp25 {
				opp-hz = <0x0 0x2e5f5680>;
				opp-microvolt = <0xb5946>;
			};

			opp26 {
				opp-hz = <0x0 0x2db77dc0>;
				opp-microvolt = <0xb40dc>;
			};

			opp27 {
				opp-hz = <0x0 0x2d0fa500>;
				opp-microvolt = <0xb2872>;
			};

			opp28 {
				opp-hz = <0x0 0x2c67cc40>;
				opp-microvolt = <0xb1008>;
			};

			opp29 {
				opp-hz = <0x0 0x2bb0b140>;
				opp-microvolt = <0xaf79e>;
			};

			opp30 {
				opp-hz = <0x0 0x2b08d880>;
				opp-microvolt = <0xadf34>;
			};

			opp31 {
				opp-hz = <0x0 0x2a60ffc0>;
				opp-microvolt = <0xac6ca>;
			};

			opp32 {
				opp-hz = <0x0 0x29b92700>;
				opp-microvolt = <0xaae60>;
			};

			opp33 {
				opp-hz = <0x0 0x282c6c80>;
				opp-microvolt = <0xaae60>;
			};

			opp34 {
				opp-hz = <0x0 0x269fb200>;
				opp-microvolt = <0xaae60>;
			};

			opp35 {
				opp-hz = <0x0 0x2512f780>;
				opp-microvolt = <0xa95f6>;
			};

			opp36 {
				opp-hz = <0x0 0x23863d00>;
				opp-microvolt = <0xa95f6>;
			};

			opp37 {
				opp-hz = <0x0 0x21f98280>;
				opp-microvolt = <0xa95f6>;
			};

			opp38 {
				opp-hz = <0x0 0x207c0a40>;
				opp-microvolt = <0xa7d8c>;
			};

			opp39 {
				opp-hz = <0x0 0x1eef4fc0>;
				opp-microvolt = <0xa7d8c>;
			};

			opp40 {
				opp-hz = <0x0 0x1d629540>;
				opp-microvolt = <0xa7d8c>;
			};

			opp41 {
				opp-hz = <0x0 0x1bd5dac0>;
				opp-microvolt = <0xa6522>;
			};

			opp42 {
				opp-hz = <0x0 0x1a492040>;
				opp-microvolt = <0xa6522>;
			};

			opp43 {
				opp-hz = <0x0 0x18bc65c0>;
				opp-microvolt = <0xa6522>;
			};

			opp44 {
				opp-hz = <0x0 0x173eed80>;
				opp-microvolt = <0xa4cb8>;
			};
		};

		performance-controller@0011bc00 {
			#performance-domain-cells = <0x1>;
			compatible = "mediatek,cpufreq-hw";
			phandle = <0x2>;
			reg = <0x0 0x11bc10 0x0 0x120 0x0 0x11bd30 0x0 0x120>;
			reg-names = "performance-domain0", "performance-domain1";
		};

		pericfg@10003000 {
			compatible = "mediatek,pericfg", "syscon";
			phandle = <0x11c>;
			reg = <0x0 0x10003000 0x0 0x1000>;
		};

		pinctrl {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt6789-pinctrl";
			gpio-controller;
			gpio-ranges = <0x41 0x0 0x0 0xbc>;
			interrupt-controller;
			mediatek,eint = <0x4b>;
			phandle = <0x41>;
			reg = <0x0 0x10005000 0x0 0x1000 0x0 0x11c30000 0x0 0x1000 0x0 0x11d10000 0x0 0x1000 0x0 0x11d40000 0x0 0x1000 0x0 0x11e20000 0x0 0x1000 0x0 0x11e60000 0x0 0x1000 0x0 0x11ea0000 0x0 0x1000>;
			reg-names = "gpio", "iocfg_rb", "iocfg_bm", "iocfg_br", "iocfg_lm", "iocfg_bl", "iocfg_rt";

			aud_clk_miso_off {
				phandle = <0x76>;

				pins_cmd0_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xad00>;
				};
			};

			aud_clk_miso_on {
				phandle = <0x77>;

				pins_cmd0_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xad01>;
				};
			};

			aud_clk_mosi_off {
				phandle = <0x74>;

				pins_cmd0_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xa900>;
				};
			};

			aud_clk_mosi_on {
				phandle = <0x75>;

				pins_cmd0_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xa901>;
				};
			};

			aud_dat_miso0_off {
				phandle = <0x7a>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xaf00>;
				};
			};

			aud_dat_miso0_on {
				phandle = <0x7b>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xaf01>;
				};
			};

			aud_dat_miso1_off {
				phandle = <0x7c>;

				pins_cmd1_dat {
					bias-disable;
					input-enable;
					pinmux = <0xb000>;
				};
			};

			aud_dat_miso1_on {
				phandle = <0x7d>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xb001>;
				};
			};

			aud_dat_mosi_off {
				phandle = <0x78>;

				pins_cmd0_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xab00>;
				};

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xac00>;
				};
			};

			aud_dat_mosi_on {
				phandle = <0x79>;

				pins_cmd0_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xab01>;
				};

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xac01>;
				};
			};

			aud_gpio_i2s1_off {
				phandle = <0x80>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x3200>;
				};

				pins_cmd2_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x3300>;
				};

				pins_cmd3_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x3400>;
				};
			};

			aud_gpio_i2s1_on {
				phandle = <0x81>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x3201>;
				};

				pins_cmd2_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x3301>;
				};

				pins_cmd3_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x3401>;
				};
			};

			aud_gpio_i2s2_off {
				phandle = <0x7e>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x3500>;
				};
			};

			aud_gpio_i2s2_on {
				phandle = <0x7f>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x3501>;
				};
			};

			cam0@0 {
				phandle = <0x11e>;

				pins_scl {
					bias-pull-up = <0xcc>;
					drive-strength = <0x4>;
					pinmux = <0x8a01>;
				};

				pins_sda {
					bias-pull-up = <0xcc>;
					drive-strength = <0x4>;
					pinmux = <0x8b01>;
				};
			};

			i2c1_pin {
				phandle = <0x62>;

				pins_cmd0_dat {
					bias-pull-up;
					pinmux = <0x8401>;
				};

				pins_cmd1_dat {
					bias-pull-up;
					pinmux = <0x8501>;
				};
			};

			i2c3_pin {
				phandle = <0x63>;

				pins_cmd0_dat {
					bias-pull-up;
					pinmux = <0x8801>;
				};

				pins_cmd1_dat {
					bias-pull-up;
					pinmux = <0x8901>;
				};
			};

			vow_clk_miso_off {
				phandle = <0x84>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xb000>;
				};
			};

			vow_clk_miso_on {
				phandle = <0x85>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xb004>;
				};
			};

			vow_dat_miso_off {
				phandle = <0x82>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xaf00>;
				};
			};

			vow_dat_miso_on {
				phandle = <0x83>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xaf04>;
				};
			};

			wt6670_default_mode {
				phandle = <0x64>;
			};

			wt6670_i2c_mode {
				phandle = <0x69>;

				pins_cmd_dat {
					pinmux = <0x8d01 0x8c01>;
				};
			};

			wt6670_scl_high {
				phandle = <0x66>;

				pins_cmd_dat {
					output-high;
					pinmux = <0x8c00>;
					slew-rate = <0x1>;
				};
			};

			wt6670_scl_low {
				phandle = <0x65>;

				pins_cmd_dat {
					output-low;
					pinmux = <0x8c00>;
					slew-rate = <0x1>;
				};
			};

			wt6670_sda_high {
				phandle = <0x68>;

				pins_cmd_dat {
					output-high;
					pinmux = <0x8d00>;
					slew-rate = <0x1>;
				};
			};

			wt6670_sda_low {
				phandle = <0x67>;

				pins_cmd_dat {
					output-low;
					pinmux = <0x8d00>;
					slew-rate = <0x1>;
				};
			};
		};

		pmu {
			compatible = "arm,armv8-pmuv3";
			interrupt-parent = <0x1>;
			interrupts = <0x1 0x7 0x4 0x0>;
		};

		pwm@10048000 {
			clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM-HCLK-main", "PWM-main";
			clocks = <0x2b 0x8 0x2b 0x9 0x2b 0xa 0x2b 0x7 0x2b 0xc>;
			compatible = "mediatek,pwm";
			interrupts = <0x0 0xf2 0x4 0x0>;
			mediatek,pwm-bclk-sw-ctrl-offset = <0xc>;
			mediatek,pwm-topclk-ctl-reg = <0x410>;
			mediatek,pwm-version = <0x2>;
			mediatek,pwm1-bclk-sw-ctrl-offset = <0x0>;
			mediatek,pwm2-bclk-sw-ctrl-offset = <0x2>;
			mediatek,pwm3-bclk-sw-ctrl-offset = <0x4>;
			pwmsrcclk = <0x2b>;
			reg = <0x0 0x10048000 0x0 0x1000>;
		};

		pwrap@10026000 {
			clock-names = "spi", "wrap", "ulposc", "ulposc_osc";
			clocks = <0x2b 0x1 0x2b 0x0 0x2a 0x18 0x2a 0x88>;
			compatible = "mediatek,mt6789-pwrap";
			interrupts = <0x0 0xfc 0x4>;
			phandle = <0x55>;
			reg = <0x0 0x10026000 0x0 0x1000>;
			reg-names = "pwrap";

			mt6366 {
				#interrupt-cells = <0x2>;
				compatible = "mediatek,mt6366";
				interrupt-controller;
				interrupt-parent = <0x41>;
				interrupts = <0x89 0x4 0x89 0x0>;
				phandle = <0xad>;

				accdet {
					accdet-mic-mode = <0x1>;
					accdet-mic-vol = <0x6>;
					accdet-name = "mt6358-accdet";
					accdet-plugout-debounce = <0x1>;
					compatible = "mediatek,mt6358-accdet";
					headset-eint-level-pol = <0x8>;
					headset-four-key-threshold = <0x0 0x3a 0x79 0xc0 0x190>;
					headset-mode-setting = <0x500 0x500 0x1 0x1f0 0x800 0x800 0x20 0x44 0x0 0x0 0xe 0x0 0x0 0x0 0x0 0x0>;
					headset-three-key-threshold = <0x0 0x50 0xdc 0x190>;
					headset-three-key-threshold-CDD = <0x0 0x79 0xc0 0x258>;
					io-channel-names = "pmic_accdet";
					io-channels = <0x19 0x9>;
					mediatek,accdet-pmic = <0x66>;
					nvmem = <0x4e>;
					nvmem-names = "mt63xx-accdet-efuse";
					phandle = <0x124>;
					status = "okay";
				};

				mt6358-efuse {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "mediatek,mt6358-efuse";
					phandle = <0x4e>;

					mt6366_e_data {
						phandle = <0x1a>;
						reg = <0x40 0xc>;
					};
				};

				mt6358codec {
					compatible = "mediatek,mt6366-sound";
					io-channel-names = "pmic_hpofs_cal";
					io-channels = <0x19 0xc>;
					mediatek,dmic-mode = <0x0>;
					mediatek,mic-type = <0x3>;
					nvmem = <0x4e>;
					nvmem-names = "pmic-hp-efuse";
					phandle = <0x14c>;
					reg_vaud28-supply = <0x50>;
				};

				mt6358regulator {
					compatible = "mediatek,mt6358-regulator";
					phandle = <0x126>;

					VMCH_EINT_HIGH {
						phandle = <0x147>;
						regulator-enable-ramp-delay = <0x3c>;
						regulator-max-microvolt = <0x325aa0>;
						regulator-min-microvolt = <0x2c4020>;
						regulator-name = "mt6358_vmch_eint_high";
					};

					VMCH_EINT_LOW {
						phandle = <0x148>;
						regulator-enable-ramp-delay = <0x3c>;
						regulator-max-microvolt = <0x325aa0>;
						regulator-min-microvolt = <0x2c4020>;
						regulator-name = "mt6358_vmch_eint_low";
					};

					buck_vcore {
						phandle = <0x57>;
						regulator-allowed-modes = <0x0 0x1>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0xc8>;
						regulator-max-microvolt = <0x13bdb6>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "vcore";
					};

					buck_vcore_sshub {
						phandle = <0x5a>;
						regulator-max-microvolt = <0x13bdb6>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "vcore_sshub";
					};

					buck_vdram1 {
						phandle = <0x127>;
						regulator-allowed-modes = <0x0 0x1>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0x0>;
						regulator-max-microvolt = <0x1fda4c>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "vdram1";
					};

					buck_vgpu {
						phandle = <0x8f>;
						regulator-allowed-modes = <0x0 0x1>;
						regulator-enable-ramp-delay = <0xc8>;
						regulator-max-microvolt = <0x13bdb6>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "vgpu";
					};

					buck_vmodem {
						phandle = <0x5e>;
						regulator-allowed-modes = <0x0 0x1>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0x384>;
						regulator-max-microvolt = <0x13bdb6>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "vmodem";
					};

					buck_vproc11 {
						phandle = <0x3e>;
						regulator-allowed-modes = <0x0 0x1>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0xc8>;
						regulator-max-microvolt = <0x13bdb6>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "vproc11";
					};

					buck_vproc12 {
						phandle = <0x3f>;
						regulator-allowed-modes = <0x0 0x1>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0xc8>;
						regulator-max-microvolt = <0x13bdb6>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "vproc12";
					};

					buck_vs1 {
						phandle = <0x129>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0x0>;
						regulator-max-microvolt = <0x277b6c>;
						regulator-min-microvolt = <0xf4240>;
						regulator-name = "vs1";
					};

					buck_vs2 {
						phandle = <0x128>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0x0>;
						regulator-max-microvolt = <0x1fda4c>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "vs2";
					};

					ldo_va09 {
						compatible = "regulator-fixed";
						phandle = <0x146>;
						regulator-enable-ramp-delay = <0x108>;
						regulator-max-microvolt = <0xdbba0>;
						regulator-min-microvolt = <0xdbba0>;
						regulator-name = "va09";
					};

					ldo_va12 {
						compatible = "regulator-fixed";
						phandle = <0x13e>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0x10e>;
						regulator-max-microvolt = <0x124f80>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "va12";
					};

					ldo_vaud28 {
						compatible = "regulator-fixed";
						phandle = <0x50>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0x10e>;
						regulator-max-microvolt = <0x2ab980>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-name = "vaud28";
					};

					ldo_vaux18 {
						compatible = "regulator-fixed";
						phandle = <0x138>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0x10e>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "vaux18";
					};

					ldo_vbif28 {
						compatible = "regulator-fixed";
						phandle = <0x13a>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0x10e>;
						regulator-max-microvolt = <0x2ab980>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-name = "vbif28";
					};

					ldo_vcama1 {
						phandle = <0x13c>;
						regulator-enable-ramp-delay = <0x145>;
						regulator-max-microvolt = <0x2dc6c0>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "vcama1";
					};

					ldo_vcama2 {
						phandle = <0x142>;
						regulator-enable-ramp-delay = <0x145>;
						regulator-max-microvolt = <0x2dc6c0>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "vcama2";
					};

					ldo_vcamd {
						phandle = <0x130>;
						regulator-enable-ramp-delay = <0x145>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0xdbba0>;
						regulator-name = "vcamd";
					};

					ldo_vcamio {
						compatible = "regulator-fixed";
						phandle = <0x12f>;
						regulator-enable-ramp-delay = <0x145>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "vcamio";
					};

					ldo_vcn18 {
						compatible = "regulator-fixed";
						phandle = <0x131>;
						regulator-enable-ramp-delay = <0x10e>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "vcn18";
					};

					ldo_vcn28 {
						compatible = "regulator-fixed";
						phandle = <0x134>;
						regulator-enable-ramp-delay = <0x10e>;
						regulator-max-microvolt = <0x2ab980>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-name = "vcn28";
					};

					ldo_vcn33_bt {
						phandle = <0x140>;
						regulator-enable-ramp-delay = <0x10e>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x325aa0>;
						regulator-name = "vcn33_bt";
					};

					ldo_vcn33_wifi {
						phandle = <0x141>;
						regulator-enable-ramp-delay = <0x10e>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x325aa0>;
						regulator-name = "vcn33_wifi";
					};

					ldo_vdram2 {
						phandle = <0x12a>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0xce4>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "vdram2";
					};

					ldo_vefuse {
						phandle = <0x137>;
						regulator-enable-ramp-delay = <0x10e>;
						regulator-max-microvolt = <0x1cfde0>;
						regulator-min-microvolt = <0x19f0a0>;
						regulator-name = "vefuse";
					};

					ldo_vemc {
						phandle = <0x8b>;
						regulator-enable-ramp-delay = <0x3c>;
						regulator-max-microvolt = <0x325aa0>;
						regulator-min-microvolt = <0x2c4020>;
						regulator-name = "vemc";
					};

					ldo_vfe28 {
						compatible = "regulator-fixed";
						phandle = <0x132>;
						regulator-enable-ramp-delay = <0x10e>;
						regulator-max-microvolt = <0x2ab980>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-name = "vfe28";
					};

					ldo_vibr {
						phandle = <0x4a>;
						regulator-enable-ramp-delay = <0x3c>;
						regulator-max-microvolt = <0x325aa0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "vibr";
					};

					ldo_vio18 {
						compatible = "regulator-fixed";
						phandle = <0x12d>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0xa8c>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "vio18";
					};

					ldo_vio28 {
						compatible = "regulator-fixed";
						phandle = <0x13d>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0x10e>;
						regulator-max-microvolt = <0x2ab980>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-name = "vio28";
					};

					ldo_vldo28 {
						phandle = <0x144>;
						regulator-enable-ramp-delay = <0x10e>;
						regulator-max-microvolt = <0x2dc6c0>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-name = "vldo28";
					};

					ldo_vmc {
						phandle = <0x143>;
						regulator-enable-ramp-delay = <0x3c>;
						regulator-max-microvolt = <0x325aa0>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "vmc";
					};

					ldo_vmch {
						phandle = <0x139>;
						regulator-enable-ramp-delay = <0x3c>;
						regulator-max-microvolt = <0x325aa0>;
						regulator-min-microvolt = <0x2c4020>;
						regulator-name = "vmch";
					};

					ldo_vrf12 {
						compatible = "regulator-fixed";
						phandle = <0x12c>;
						regulator-enable-ramp-delay = <0x78>;
						regulator-max-microvolt = <0x124f80>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "vrf12";
					};

					ldo_vrf18 {
						compatible = "regulator-fixed";
						phandle = <0x13f>;
						regulator-enable-ramp-delay = <0x78>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "vrf18";
					};

					ldo_vsim1 {
						phandle = <0x12b>;
						regulator-enable-ramp-delay = <0x21c>;
						regulator-max-microvolt = <0x2f4d60>;
						regulator-min-microvolt = <0x0>;
						regulator-name = "vsim1";
					};

					ldo_vsim2 {
						phandle = <0x145>;
						regulator-enable-ramp-delay = <0x21c>;
						regulator-max-microvolt = <0x2f4d60>;
						regulator-min-microvolt = <0x0>;
						regulator-name = "vsim2";
					};

					ldo_vsram_core {
						phandle = <0x5f>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0xf0>;
						regulator-max-microvolt = <0x13bdb6>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "vsram_core";
					};

					ldo_vsram_gpu {
						phandle = <0x90>;
						regulator-enable-ramp-delay = <0xf0>;
						regulator-max-microvolt = <0x13bdb6>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "vsram_gpu";
					};

					ldo_vsram_others {
						phandle = <0x135>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0xf0>;
						regulator-max-microvolt = <0x13bdb6>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "vsram_others";
					};

					ldo_vsram_others_sshub {
						phandle = <0x5b>;
						regulator-max-microvolt = <0x13bdb6>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "vsram_others_sshub";
					};

					ldo_vsram_proc11 {
						phandle = <0x133>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0xf0>;
						regulator-max-microvolt = <0x13bdb6>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "vsram_proc11";
					};

					ldo_vsram_proc12 {
						phandle = <0x13b>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0xf0>;
						regulator-max-microvolt = <0x13bdb6>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "vsram_proc12";
					};

					ldo_vusb {
						phandle = <0x12e>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0x10e>;
						regulator-max-microvolt = <0x2f4d60>;
						regulator-min-microvolt = <0x2dc6c0>;
						regulator-name = "vusb";
					};

					ldo_vxo22 {
						compatible = "regulator-fixed";
						phandle = <0x136>;
						regulator-always-on;
						regulator-enable-ramp-delay = <0x78>;
						regulator-max-microvolt = <0x2191c0>;
						regulator-min-microvolt = <0x2191c0>;
						regulator-name = "vxo22";
					};
				};

				mt6358rtc {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "mediatek,mt6358-rtc";
					phandle = <0x14d>;

					ext_32k {
						bits = <0x6 0x1>;
						phandle = <0x14e>;
						reg = <0x2 0x1>;
					};

					fg_init {
						phandle = <0x52>;
						reg = <0x0 0x1>;
					};

					fg_soc {
						phandle = <0x53>;
						reg = <0x1 0x1>;
					};
				};

				mt635x-auxadc {
					#io-channel-cells = <0x1>;
					cali-efuse-offset = <0x1>;
					compatible = "mediatek,pmic-auxadc", "mediatek,mt6358-auxadc";
					nvmem = <0x4e>;
					nvmem-names = "auxadc_efuse_dev";
					phandle = <0x19>;

					accdet {
						channel = <0x9>;
					};

					bat_temp {
						channel = <0x3>;
						resistance-ratio = <0x2 0x1>;
					};

					batadc {
						avg-num = <0x80>;
						channel = <0x0>;
						resistance-ratio = <0x3 0x1>;
					};

					chip_temp {
						channel = <0x5>;
					};

					dcxo_temp {
						avg-num = <0x10>;
						channel = <0xd>;
					};

					dcxo_volt {
						channel = <0xa>;
						resistance-ratio = <0x3 0x2>;
					};

					hpofs_cal {
						avg-num = <0x100>;
						channel = <0xc>;
					};

					imix_r {
						channel = <0x10>;
						val = <0x5a>;
					};

					imp {
						avg-num = <0x80>;
						channel = <0xf>;
						resistance-ratio = <0x3 0x1>;
					};

					tsx_temp {
						avg-num = <0x80>;
						channel = <0xb>;
					};

					vbif {
						channel = <0xe>;
						resistance-ratio = <0x2 0x1>;
					};

					vcdt {
						channel = <0x2>;
					};

					vcore_temp {
						channel = <0x6>;
					};

					vgpu_temp {
						channel = <0x8>;
					};

					vproc_temp {
						channel = <0x7>;
					};
				};

				mt6366_clock_buffer {
					clkbuf_ctl = <0x4f>;
					compatible = "mediatek,clock_buffer";
					mediatek,clkbuf-pmic-central-base;
					mediatek,dcxo-drv-curr-support;
					mediatek,enable;
					mediatek,xo-buf-allow-control = <0x0 0x1 0x1 0x1 0x0 0x0 0x1>;
					mediatek,xo-buf-name = "XO_SOC", "XO_WCN", "XO_NFC", "XO_CEL", "RSV1", "RSV2", "XO_EXT";
					mediatek,xo-buf-support = <0x1 0x1 0x1 0x1 0x0 0x0 0x1>;
					mediatek,xo-mode-num = <0x4>;
					phandle = <0x149>;
				};

				mt6366keys {
					compatible = "mediatek,mt6366-keys";
					mediatek,long-press-mode = <0x2>;
					phandle = <0x125>;
					power-off-time-sec = <0x0>;

					home {
						linux,keycodes = <0x72>;
					};

					power {
						linux,keycodes = <0x74>;
						wakeup-source;
					};
				};

				mt63xx-oc-debug {
					compatible = "mediatek,mt63xx-oc-debug";
				};

				mt63xx_debug {
					compatible = "mediatek,mt63xx-debug";
				};

				mtk_battery_oc_throttling {
					compatible = "mediatek,mt6358-battery_oc_throttling";
					oc-thd-h = <0x173e>;
					oc-thd-l = <0x1b58>;
					phandle = <0x14f>;
				};

				mtk_dynamic_loading_throttling {
					compatible = "mediatek,mt6358-dynamic_loading_throttling";
					io-channel-names = "pmic_ptim", "pmic_imix_r", "pmic_batadc";
					io-channels = <0x19 0xf 0x19 0x10 0x19 0x0>;
					phandle = <0x14a>;
					uvlo-level = <0xa28>;
				};

				mtk_gauge {
					ACTIVE_TABLE = <0x6>;
					CAR_TUNE_VALUE = <0x65>;
					COM_FG_METER_RESISTANCE = <0x64>;
					COM_R_FG_VALUE = <0x0>;
					DIFFERENCE_FULLOCV_ITH = <0xc8>;
					DISABLE_MTKBATTERY;
					EMBEDDED_SEL = <0x0>;
					FG_METER_RESISTANCE = <0x46>;
					KEEP_100_PERCENT = <0x1>;
					MULTI_TEMP_GAUGE0 = <0x1>;
					PMIC_MIN_VOL = <0x82dc>;
					PMIC_SHUTDOWN_CURRENT = <0x14>;
					POWERON_SYSTEM_IBOOT = <0x1f4>;
					Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
					Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
					Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
					Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
					RBAT_PULL_UP_VOLT = <0xaf0>;
					R_FG_VALUE = <0x5>;
					SHUTDOWN_1_TIME = <0x5>;
					SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
					TEMPERATURE_T0 = <0x32>;
					TEMPERATURE_T1 = <0x19>;
					TEMPERATURE_T2 = <0xa>;
					TEMPERATURE_T3 = <0x0>;
					TEMPERATURE_T4 = <0xfffffff9>;
					TEMPERATURE_T5 = <0xfffffff6>;
					battery0_profile_t0 = <0x0 0xa8d4 0x3fc 0x622 0x131 0xa832 0x3fc 0x6c2 0x263 0xa7b8 0x410 0x677 0x394 0xa73e 0x412 0x62e 0x4c5 0xa6ce 0x43a 0x5e8 0x5f6 0xa65d 0x44a 0x59b 0x728 0xa5e3 0x43a 0x576 0x859 0xa56b 0x44c 0x53f 0x98a 0xa4f9 0x44c 0x516 0xabb 0xa481 0x44f 0x4f8 0xbed 0xa411 0x460 0x4dc 0xd1e 0xa3a3 0x460 0x4bb 0xe4f 0xa33d 0x45c 0x497 0xf80 0xa2d3 0x44c 0x478 0x10b2 0xa25d 0x456 0x466 0x11e3 0xa1f7 0x474 0x454 0x1314 0xa18f 0x47a 0x442 0x1445 0xa126 0x482 0x439 0x1577 0xa0b9 0x474 0x431 0x16a8 0xa050 0x47b 0x42e 0x17d9 0x9fe4 0x480 0x429 0x190a 0x9f82 0x47c 0x420 0x1a3c 0x9f2b 0x499 0x412 0x1b6d 0x9ee6 0x4d3 0x3f8 0x1c9e 0x9e9d 0x4ee 0x3de 0x1dcf 0x9e29 0x4c5 0x3e7 0x1f01 0x9da0 0x4b0 0x3f0 0x2032 0x9d16 0x4b0 0x3f9 0x2163 0x9ca7 0x4cf 0x3fc 0x2294 0x9c4b 0x4d6 0x3fc 0x23c6 0x9c06 0x4e6 0x3f3 0x24f7 0x9bc8 0x50b 0x3e5 0x2628 0x9b8c 0x520 0x3d9 0x2759 0x9b53 0x51c 0x3ca 0x288b 0x9b03 0x507 0x3ca 0x29bc 0x9abb 0x526 0x3c1 0x2aed 0x9a6a 0x53c 0x3c0 0x2c1e 0x9a1c 0x54a 0x3c7 0x2d50 0x99b9 0x542 0x3d0 0x2e81 0x993b 0x511 0x3e9 0x2fb2 0x98af 0x4e2 0x409 0x30e3 0x9837 0x49c 0x424 0x3215 0x97d7 0x497 0x438 0x3346 0x9783 0x48c 0x43b 0x3477 0x9732 0x458 0x44c 0x35a8 0x96f1 0x44c 0x44c 0x36da 0x96bc 0x44c 0x44c 0x380b 0x9688 0x43a 0x44c 0x393c 0x964c 0x426 0x44c 0x3a6d 0x9621 0x424 0x446 0x3b9f 0x95ef 0x437 0x442 0x3cd0 0x95bc 0x425 0x442 0x3e01 0x9593 0x437 0x442 0x3f32 0x956a 0x424 0x442 0x4064 0x9542 0x424 0x442 0x4195 0x9519 0x411 0x441 0x42c6 0x94fb 0x43a 0x438 0x43f7 0x94dc 0x45e 0x438 0x4529 0x94bc 0x44c 0x438 0x465a 0x948b 0x44c 0x438 0x478b 0x946e 0x44e 0x438 0x48bc 0x9459 0x462 0x432 0x49ee 0x9445 0x477 0x428 0x4b1f 0x942f 0x48b 0x424 0x4c50 0x9412 0x49c 0x424 0x4d81 0x93fc 0x498 0x424 0x4eb3 0x93e0 0x491 0x424 0x4fe4 0x93c9 0x4b0 0x424 0x5115 0x93a8 0x4a1 0x427 0x5246 0x937f 0x474 0x431 0x5378 0x9356 0x46e 0x438 0x54a9 0x9334 0x466 0x438 0x55da 0x9319 0x46e 0x439 0x570b 0x92ed 0x460 0x442 0x583d 0x92be 0x452 0x443 0x596e 0x9299 0x438 0x44c 0x5a9f 0x9276 0x430 0x44c 0x5bd0 0x9251 0x42d 0x442 0x5d02 0x9237 0x442 0x438 0x5e33 0x9214 0x44c 0x42f 0x5f64 0x91e1 0x456 0x42e 0x6095 0x91a4 0x441 0x42e 0x61c7 0x9167 0x42e 0x425 0x62f8 0x9134 0x443 0x424 0x6429 0x90fc 0x457 0x41c 0x655a 0x90ad 0x449 0x423 0x668c 0x9064 0x444 0x424 0x67bd 0x9046 0x44c 0x41c 0x68ee 0x903c 0x459 0x40a 0x6a1f 0x9031 0x47a 0x3f6 0x6b51 0x9027 0x488 0x3ea 0x6c82 0x900f 0x4b2 0x3e8 0x6db3 0x8fdb 0x4e1 0x3bb 0x6ee4 0x8f14 0x4de 0x326 0x7016 0x8d80 0x4d8 0x320 0x7147 0x8b6a 0x515 0x320 0x7278 0x888f 0x576 0x320 0x73a9 0x8448 0x66b 0x320 0x74db 0x7bb8 0x229f 0x320 0x760c 0x6d7e 0x14b4 0x320>;
					battery0_profile_t0_col = <0x4>;
					battery0_profile_t0_num = <0x64>;
					battery0_profile_t1 = <0x0 0xa8d4 0x4fb 0x622 0x131 0xa832 0x4fb 0x6c2 0x263 0xa7b8 0x514 0x677 0x394 0xa73e 0x517 0x62e 0x4c5 0xa6ce 0x548 0x5e8 0x5f6 0xa65d 0x55d 0x59b 0x728 0xa5e3 0x549 0x576 0x859 0xa56b 0x55f 0x53f 0x98a 0xa4f9 0x55f 0x516 0xabb 0xa481 0x563 0x4f8 0xbed 0xa411 0x578 0x4dc 0xd1e 0xa3a3 0x578 0x4bb 0xe4f 0xa33d 0x573 0x497 0xf80 0xa2d3 0x55f 0x478 0x10b2 0xa25d 0x56b 0x466 0x11e3 0xa1f7 0x591 0x454 0x1314 0xa18f 0x599 0x442 0x1445 0xa126 0x5a2 0x439 0x1577 0xa0b9 0x591 0x431 0x16a8 0xa050 0x59a 0x42e 0x17d9 0x9fe4 0x5a0 0x429 0x190a 0x9f82 0x59b 0x420 0x1a3c 0x9f2b 0x5bf 0x412 0x1b6d 0x9ee6 0x608 0x3f8 0x1c9e 0x9e9d 0x629 0x3de 0x1dcf 0x9e29 0x5f6 0x3e7 0x1f01 0x9da0 0x5dc 0x3f0 0x2032 0x9d16 0x5dc 0x3f9 0x2163 0x9ca7 0x603 0x3fc 0x2294 0x9c4b 0x60c 0x3fc 0x23c6 0x9c06 0x61f 0x3f3 0x24f7 0x9bc8 0x64e 0x3e5 0x2628 0x9b8c 0x668 0x3d9 0x2759 0x9b53 0x663 0x3ca 0x288b 0x9b03 0x649 0x3ca 0x29bc 0x9abb 0x670 0x3c1 0x2aed 0x9a6a 0x68b 0x3c0 0x2c1e 0x9a1c 0x69c 0x3c7 0x2d50 0x99b9 0x693 0x3d0 0x2e81 0x993b 0x655 0x3e9 0x2fb2 0x98af 0x61b 0x409 0x30e3 0x9837 0x5c3 0x424 0x3215 0x97d7 0x5bd 0x438 0x3346 0x9783 0x5af 0x43b 0x3477 0x9732 0x56e 0x44c 0x35a8 0x96f1 0x55f 0x44c 0x36da 0x96bc 0x55f 0x44c 0x380b 0x9688 0x549 0x44c 0x393c 0x964c 0x52f 0x44c 0x3a6d 0x9621 0x52d 0x446 0x3b9f 0x95ef 0x545 0x442 0x3cd0 0x95bc 0x52e 0x442 0x3e01 0x9593 0x545 0x442 0x3f32 0x956a 0x52d 0x442 0x4064 0x9542 0x52d 0x442 0x4195 0x9519 0x515 0x441 0x42c6 0x94fb 0x548 0x438 0x43f7 0x94dc 0x576 0x438 0x4529 0x94bc 0x55f 0x438 0x465a 0x948b 0x55f 0x438 0x478b 0x946e 0x562 0x438 0x48bc 0x9459 0x57b 0x432 0x49ee 0x9445 0x595 0x428 0x4b1f 0x942f 0x5ae 0x424 0x4c50 0x9412 0x5c3 0x424 0x4d81 0x93fc 0x5be 0x424 0x4eb3 0x93e0 0x5b5 0x424 0x4fe4 0x93c9 0x5dc 0x424 0x5115 0x93a8 0x5c9 0x427 0x5246 0x937f 0x591 0x431 0x5378 0x9356 0x58a 0x438 0x54a9 0x9334 0x580 0x438 0x55da 0x9319 0x589 0x439 0x570b 0x92ed 0x578 0x442 0x583d 0x92be 0x566 0x443 0x596e 0x9299 0x546 0x44c 0x5a9f 0x9276 0x53c 0x44c 0x5bd0 0x9251 0x538 0x442 0x5d02 0x9237 0x552 0x438 0x5e33 0x9214 0x55f 0x42f 0x5f64 0x91e1 0x56c 0x42e 0x6095 0x91a4 0x551 0x42e 0x61c7 0x9167 0x53a 0x425 0x62f8 0x9134 0x554 0x424 0x6429 0x90fc 0x56d 0x41c 0x655a 0x90ad 0x55b 0x423 0x668c 0x9064 0x555 0x424 0x67bd 0x9046 0x55f 0x41c 0x68ee 0x903c 0x56f 0x40a 0x6a1f 0x9031 0x599 0x3f6 0x6b51 0x9027 0x5aa 0x3ea 0x6c82 0x900f 0x5de 0x3e8 0x6db3 0x8fdb 0x619 0x3bb 0x6ee4 0x8f14 0x615 0x326 0x7016 0x8d80 0x60e 0x320 0x7147 0x8b6a 0x65a 0x320 0x7278 0x888f 0x6d4 0x320 0x73a9 0x8448 0x806 0x320 0x74db 0x7bb8 0x2b47 0x320 0x760c 0x6d7e 0x19e1 0x320>;
					battery0_profile_t1_col = <0x4>;
					battery0_profile_t1_num = <0x64>;
					battery0_profile_t2 = <0x0 0xa816 0x622 0x622 0x131 0xa774 0x6c2 0x6c2 0x263 0xa6fa 0x677 0x677 0x394 0xa67f 0x62e 0x62e 0x4c5 0xa5fc 0x5e8 0x5e8 0x5f6 0xa583 0x59b 0x59b 0x728 0xa51c 0x576 0x576 0x859 0xa4ab 0x53f 0x53f 0x98a 0xa434 0x516 0x516 0xabb 0xa3cd 0x4f8 0x4f8 0xbed 0xa35e 0x4dc 0x4dc 0xd1e 0xa2f7 0x4bb 0x4bb 0xe4f 0xa287 0x497 0x497 0xf80 0xa219 0x478 0x478 0x10b2 0xa1b1 0x466 0x466 0x11e3 0xa143 0x454 0x454 0x1314 0xa0d4 0x442 0x442 0x1445 0xa064 0x439 0x439 0x1577 0xa009 0x431 0x431 0x16a8 0x9fb4 0x42e 0x42e 0x17d9 0x9f71 0x429 0x429 0x190a 0x9f30 0x420 0x420 0x1a3c 0x9ed4 0x412 0x412 0x1b6d 0x9e48 0x3f8 0x3f8 0x1c9e 0x9d9c 0x3de 0x3de 0x1dcf 0x9cf8 0x3e7 0x3e7 0x1f01 0x9c73 0x3f0 0x3f0 0x2032 0x9c03 0x3f9 0x3f9 0x2163 0x9ba8 0x3fc 0x3fc 0x2294 0x9b62 0x3fc 0x3fc 0x23c6 0x9b14 0x3f3 0x3f3 0x24f7 0x9ac9 0x3e5 0x3e5 0x2628 0x9a6f 0x3d9 0x3d9 0x2759 0x99ff 0x3ca 0x3ca 0x288b 0x9989 0x3ca 0x3ca 0x29bc 0x991b 0x3c1 0x3c1 0x2aed 0x98bc 0x3c0 0x3c0 0x2c1e 0x9868 0x3c7 0x3c7 0x2d50 0x981d 0x3d0 0x3d0 0x2e81 0x97cf 0x3e9 0x3e9 0x2fb2 0x9785 0x409 0x409 0x30e3 0x974c 0x424 0x424 0x3215 0x971a 0x438 0x438 0x3346 0x96d7 0x43b 0x43b 0x3477 0x96a0 0x44c 0x44c 0x35a8 0x9675 0x44c 0x44c 0x36da 0x963c 0x44c 0x44c 0x380b 0x9606 0x44c 0x44c 0x393c 0x95dc 0x44c 0x44c 0x3a6d 0x95b3 0x446 0x446 0x3b9f 0x9581 0x442 0x442 0x3cd0 0x9558 0x442 0x442 0x3e01 0x9539 0x442 0x442 0x3f32 0x951a 0x442 0x442 0x4064 0x94e8 0x442 0x442 0x4195 0x94bf 0x441 0x441 0x42c6 0x94aa 0x438 0x438 0x43f7 0x9483 0x438 0x438 0x4529 0x946e 0x438 0x438 0x465a 0x944e 0x438 0x438 0x478b 0x9428 0x438 0x438 0x48bc 0x9413 0x432 0x432 0x49ee 0x93fd 0x428 0x428 0x4b1f 0x93dd 0x424 0x424 0x4c50 0x93b5 0x424 0x424 0x4d81 0x938e 0x424 0x424 0x4eb3 0x936d 0x424 0x424 0x4fe4 0x9347 0x424 0x424 0x5115 0x9326 0x427 0x427 0x5246 0x92fd 0x431 0x431 0x5378 0x92d4 0x438 0x438 0x54a9 0x92ac 0x438 0x438 0x55da 0x9283 0x439 0x439 0x570b 0x9250 0x442 0x442 0x583d 0x9210 0x443 0x443 0x596e 0x91e1 0x44c 0x44c 0x5a9f 0x91b0 0x44c 0x44c 0x5bd0 0x916a 0x442 0x442 0x5d02 0x911b 0x438 0x438 0x5e33 0x90de 0x42f 0x42f 0x5f64 0x90ba 0x42e 0x42e 0x6095 0x90a0 0x42e 0x42e 0x61c7 0x9082 0x425 0x425 0x62f8 0x9074 0x424 0x424 0x6429 0x9063 0x41c 0x41c 0x655a 0x9039 0x423 0x423 0x668c 0x8f9f 0x424 0x424 0x67bd 0x8e48 0x41c 0x41c 0x68ee 0x8c3a 0x40a 0x40a 0x6a1f 0x897c 0x3f6 0x3f6 0x6b51 0x8573 0x3ea 0x3ea 0x6c82 0x7c66 0x3e8 0x3e8 0x6db3 0x6e32 0x3bb 0x3bb 0x6ee4 0x6e32 0x326 0x326 0x7016 0x6e32 0x320 0x320 0x7147 0x6e32 0x320 0x320 0x7278 0x6e32 0x320 0x320 0x73a9 0x6e32 0x320 0x320 0x74db 0x6e32 0x320 0x320 0x760c 0x6e32 0x320 0x320>;
					battery0_profile_t2_col = <0x4>;
					battery0_profile_t2_num = <0x64>;
					battery0_profile_t3 = <0x0 0xa6d6 0xed8 0x1086 0x131 0xa60b 0xeda 0x1173 0x263 0xa574 0xf40 0x10fd 0x394 0xa4fa 0xfa1 0x107a 0x4c5 0xa480 0xfbd 0xf71 0x5f6 0xa407 0xfed 0xf0b 0x728 0xa39f 0x1007 0xeae 0x859 0xa329 0x1036 0xd83 0x98a 0xa2cb 0x10fa 0xd45 0xabb 0xa25b 0x118b 0xc6d 0xbed 0xa1eb 0x11f5 0xc4c 0xd1e 0xa17d 0x124e 0xb68 0xe4f 0xa117 0x11fc 0xb59 0xf80 0xa0af 0x1185 0xa8e 0x10b2 0xa044 0x110a 0xa92 0x11e3 0x9fed 0x116d 0x9e7 0x1314 0x9faa 0x1250 0x99b 0x1445 0x9f6e 0x1302 0x975 0x1577 0x9f0e 0x135f 0x8ce 0x16a8 0x9e89 0x1301 0x896 0x17d9 0x9de9 0x1213 0x896 0x190a 0x9d34 0x11ee 0x869 0x1a3c 0x9c90 0x1288 0x81c 0x1b6d 0x9c16 0x132c 0x809 0x1c9e 0x9ba0 0x1312 0x824 0x1dcf 0x9b43 0x123e 0x82f 0x1f01 0x9af7 0x1202 0x809 0x2032 0x9aa6 0x128f 0x7cf 0x2163 0x9a4f 0x12f4 0x7b6 0x2294 0x99e8 0x12fb 0x7c4 0x23c6 0x9984 0x1223 0x7da 0x24f7 0x9928 0x1177 0x7d7 0x2628 0x98c7 0x118f 0x7c4 0x2759 0x986d 0x11db 0x7b3 0x288b 0x981c 0x1217 0x7c5 0x29bc 0x97d7 0x126b 0x7e2 0x2aed 0x979a 0x126d 0x807 0x2c1e 0x975d 0x128f 0x814 0x2d50 0x9719 0x1273 0x80e 0x2e81 0x96d9 0x1161 0x7f7 0x2fb2 0x96a3 0x115a 0x7f4 0x30e3 0x9678 0x1224 0x804 0x3215 0x9648 0x12f6 0x81c 0x3346 0x960d 0x1287 0x82f 0x3477 0x95e8 0x117f 0x82b 0x35a8 0x95c1 0x11b0 0x813 0x36da 0x9598 0x1244 0x802 0x380b 0x956f 0x12e1 0x80d 0x393c 0x9534 0x131f 0x827 0x3a6d 0x951c 0x1352 0x83a 0x3b9f 0x94eb 0x1282 0x840 0x3cd0 0x94d5 0x11e5 0x81d 0x3e01 0x94b7 0x12a2 0x7f8 0x3f32 0x948e 0x1355 0x7ff 0x4064 0x9470 0x13eb 0x81a 0x4195 0x9447 0x137e 0x82e 0x42c6 0x9432 0x1248 0x83c 0x43f7 0x940b 0x12b9 0x82b 0x4529 0x9400 0x13c4 0x805 0x465a 0x93eb 0x1437 0x7f3 0x478b 0x93cb 0x1405 0x80b 0x48bc 0x93a5 0x129f 0x826 0x49ee 0x938f 0x1335 0x837 0x4b1f 0x9373 0x1426 0x833 0x4c50 0x935c 0x1459 0x811 0x4d81 0x933c 0x147d 0x7fc 0x4eb3 0x9311 0x145e 0x810 0x4fe4 0x92e5 0x1449 0x82f 0x5115 0x92c9 0x145b 0x849 0x5246 0x9296 0x13d7 0x84c 0x5378 0x925e 0x138b 0x834 0x54a9 0x9220 0x13ab 0x81c 0x55da 0x91f4 0x14bb 0x826 0x570b 0x91b3 0x1563 0x84c 0x583d 0x915f 0x1511 0x877 0x596e 0x9117 0x145c 0x884 0x5a9f 0x90e4 0x1432 0x86d 0x5bd0 0x90cf 0x145b 0x83c 0x5d02 0x90b6 0x14a3 0x839 0x5e33 0x90a1 0x1553 0x84b 0x5f64 0x9092 0x1638 0x856 0x6095 0x9069 0x172a 0x861 0x61c7 0x9006 0x181b 0x860 0x62f8 0x8ee7 0x1883 0x86a 0x6429 0x8d02 0x1920 0x8bf 0x655a 0x8a7c 0x1a9f 0x975 0x668c 0x86dc 0x1cd3 0xab0 0x67bd 0x801b 0x2796 0xcaa 0x68ee 0x7940 0x33db 0xe57 0x6a1f 0x7940 0x33db 0xe9d 0x6b51 0x7940 0x33db 0xe82 0x6c82 0x7940 0x33db 0xe7e 0x6db3 0x7940 0x33db 0xe7e 0x6ee4 0x7940 0x33db 0xe7e 0x7016 0x7940 0x33db 0xe7e 0x7147 0x7940 0x33db 0xe7e 0x7278 0x7940 0x33db 0xe7e 0x73a9 0x7940 0x33db 0xe7e 0x74db 0x7940 0x33db 0xe7e 0x760c 0x7940 0x33db 0xe7e>;
					battery0_profile_t3_col = <0x4>;
					battery0_profile_t3_num = <0x64>;
					battery0_profile_t4 = <0x0 0xa4a6 0x1a87 0x1a87 0x131 0xa3b1 0x1ad1 0x1ad1 0x263 0xa2a9 0x1c05 0x1c05 0x394 0xa198 0x1b54 0x1b54 0x4c5 0xa0be 0x1c02 0x1c02 0x5f6 0xa032 0x1c85 0x1c85 0x728 0x9fc5 0x1b7b 0x1b7b 0x859 0x9f65 0x1cfe 0x1cfe 0x98a 0x9ee7 0x1cb0 0x1cb0 0xabb 0x9e4a 0x1b8a 0x1b8a 0xbed 0x9d92 0x1b07 0x1b07 0xd1e 0x9cdd 0x1aa2 0x1aa2 0xe4f 0x9c3b 0x188c 0x188c 0xf80 0x9bc3 0x1a6c 0x1a6c 0x10b2 0x9b55 0x180f 0x180f 0x11e3 0x9af4 0x198b 0x198b 0x1314 0x9aa4 0x17ad 0x17ad 0x1445 0x9a5a 0x18a2 0x18a2 0x1577 0x9a05 0x18b4 0x18b4 0x16a8 0x99a9 0x18c6 0x18c6 0x17d9 0x994a 0x17e7 0x17e7 0x190a 0x98e8 0x17f4 0x17f4 0x1a3c 0x9888 0x1771 0x1771 0x1b6d 0x982b 0x1805 0x1805 0x1c9e 0x97da 0x16e0 0x16e0 0x1dcf 0x9788 0x1761 0x1761 0x1f01 0x9741 0x1760 0x1760 0x2032 0x9709 0x15ca 0x15ca 0x2163 0x96d1 0x174e 0x174e 0x2294 0x9694 0x1715 0x1715 0x23c6 0x965c 0x1739 0x1739 0x24f7 0x9629 0x1739 0x1739 0x2628 0x95f6 0x1739 0x1739 0x2759 0x95c3 0x1739 0x1739 0x288b 0x9597 0x1739 0x1739 0x29bc 0x956e 0x1739 0x1739 0x2aed 0x9545 0x1739 0x1739 0x2c1e 0x9516 0x1739 0x1739 0x2d50 0x94f1 0x1739 0x1739 0x2e81 0x94cb 0x1739 0x1739 0x2fb2 0x94aa 0x1739 0x1739 0x30e3 0x9493 0x1739 0x1739 0x3215 0x946f 0x1739 0x1739 0x3346 0x9456 0x1739 0x1739 0x3477 0x944a 0x1739 0x1739 0x35a8 0x942f 0x1739 0x1739 0x36da 0x9422 0x1739 0x1739 0x380b 0x940e 0x1739 0x1739 0x393c 0x93f1 0x1739 0x1739 0x3a6d 0x93dc 0x1739 0x1739 0x3b9f 0x93c7 0x1739 0x1739 0x3cd0 0x93bc 0x1739 0x1739 0x3e01 0x93a8 0x1739 0x1739 0x3f32 0x9380 0x1739 0x1739 0x4064 0x9362 0x1739 0x1739 0x4195 0x9343 0x1739 0x1739 0x42c6 0x931b 0x1739 0x1739 0x43f7 0x92fb 0x1739 0x1739 0x4529 0x92c8 0x1739 0x1739 0x465a 0x9296 0x1739 0x1739 0x478b 0x926c 0x1739 0x1739 0x48bc 0x9239 0x1739 0x1739 0x49ee 0x9203 0x1739 0x1739 0x4b1f 0x91ba 0x1739 0x1739 0x4c50 0x916f 0x1739 0x1739 0x4d81 0x913a 0x1739 0x1739 0x4eb3 0x90ff 0x198c 0x1739 0x4fe4 0x90ce 0x198c 0x1739 0x5115 0x90a8 0x198c 0x1739 0x5246 0x9082 0x198c 0x1739 0x5378 0x9042 0x198c 0x1739 0x54a9 0x8fee 0x198c 0x1739 0x55da 0x8f64 0x198c 0x1739 0x570b 0x8e68 0x198c 0x1739 0x583d 0x8cca 0x198c 0x1739 0x596e 0x8a75 0x198c 0x1739 0x5a9f 0x86f8 0x198c 0x1739 0x5bd0 0x8172 0x198c 0x1739 0x5d02 0x7882 0x198c 0x1739 0x5e33 0x7882 0x198c 0x1739 0x5f64 0x7882 0x198c 0x1739 0x6095 0x7882 0x198c 0x1739 0x61c7 0x7882 0x198c 0x1739 0x62f8 0x7882 0x198c 0x1739 0x6429 0x7882 0x198c 0x1739 0x655a 0x7882 0x198c 0x1739 0x668c 0x7882 0x198c 0x1739 0x67bd 0x7882 0x198c 0x1739 0x68ee 0x7882 0x198c 0x1739 0x6a1f 0x7882 0x198c 0x1739 0x6b51 0x7882 0x198c 0x1739 0x6c82 0x7882 0x198c 0x1739 0x6db3 0x7882 0x198c 0x1739 0x6ee4 0x7882 0x198c 0x1739 0x7016 0x7882 0x198c 0x1739 0x7147 0x7882 0x198c 0x1739 0x7278 0x7882 0x198c 0x1739 0x73a9 0x7882 0x198c 0x1739 0x74db 0x7882 0x198c 0x1739 0x760c 0x7882 0x198c 0x1739>;
					battery0_profile_t4_col = <0x4>;
					battery0_profile_t4_num = <0x64>;
					battery0_profile_t5 = <0x0 0xa4a6 0x28d2 0x28d2 0x131 0xa3b1 0x28d9 0x28d9 0x263 0xa2a9 0x2a4e 0x2a4e 0x394 0xa198 0x2ae2 0x2ae2 0x4c5 0xa0be 0x2b23 0x2b23 0x5f6 0xa032 0x2c2e 0x2c2e 0x728 0x9fc5 0x2db0 0x2db0 0x859 0x9f65 0x2e5d 0x2e5d 0x98a 0x9ee7 0x2e2a 0x2e2a 0xabb 0x9e4a 0x2df7 0x2df7 0xbed 0x9d92 0x2db7 0x2db7 0xd1e 0x9cdd 0x2d5a 0x2d5a 0xe4f 0x9c3b 0x2d62 0x2d62 0xf80 0x9bc3 0x2cd0 0x2cd0 0x10b2 0x9b55 0x2c63 0x2c63 0x11e3 0x9af4 0x2c29 0x2c29 0x1314 0x9aa4 0x2c0a 0x2c0a 0x1445 0x9a5a 0x2c66 0x2c66 0x1577 0x9a05 0x2ccb 0x2ccb 0x16a8 0x99a9 0x2cec 0x2cec 0x17d9 0x994a 0x2ce2 0x2ce2 0x190a 0x98e8 0x2ce7 0x2ce7 0x1a3c 0x9888 0x2cd1 0x2cd1 0x1b6d 0x982b 0x2c7d 0x2c7d 0x1c9e 0x97da 0x2c58 0x2c58 0x1dcf 0x9788 0x2bf6 0x2bf6 0x1f01 0x9741 0x2b82 0x2b82 0x2032 0x9709 0x2b43 0x2b43 0x2163 0x96d1 0x2b37 0x2b37 0x2294 0x9694 0x2b35 0x2b35 0x23c6 0x965c 0x2b0e 0x2b0e 0x24f7 0x9629 0x2aea 0x2aea 0x2628 0x95f6 0x2b47 0x2b47 0x2759 0x95c3 0x2b7f 0x2b7f 0x288b 0x9597 0x2ba4 0x2ba4 0x29bc 0x956e 0x2bf0 0x2bf0 0x2aed 0x9545 0x2bea 0x2bea 0x2c1e 0x9516 0x2bfb 0x2bfb 0x2d50 0x94f1 0x2c3f 0x2c3f 0x2e81 0x94cb 0x2cb0 0x2cb0 0x2fb2 0x94aa 0x2d66 0x2d66 0x30e3 0x9493 0x2e57 0x2e57 0x3215 0x946f 0x2de8 0x2de8 0x3346 0x9456 0x2c7a 0x2c7a 0x3477 0x944a 0x2d15 0x2d15 0x35a8 0x942f 0x2da2 0x2da2 0x36da 0x9422 0x2e32 0x2e32 0x380b 0x940e 0x2eb9 0x2eb9 0x393c 0x93f1 0x2e9a 0x2e9a 0x3a6d 0x93dc 0x2e50 0x2e50 0x3b9f 0x93c7 0x2dbd 0x2dbd 0x3cd0 0x93bc 0x2d6c 0x2d6c 0x3e01 0x93a8 0x2e76 0x2e76 0x3f32 0x9380 0x2f2a 0x2f2a 0x4064 0x9362 0x2fc3 0x2fc3 0x4195 0x9343 0x308a 0x308a 0x42c6 0x931b 0x30c2 0x30c2 0x43f7 0x92fb 0x3153 0x3153 0x4529 0x92c8 0x3168 0x3168 0x465a 0x9296 0x3147 0x3147 0x478b 0x926c 0x3104 0x3104 0x48bc 0x9239 0x31f2 0x31f2 0x49ee 0x9203 0x33b4 0x33b4 0x4b1f 0x91ba 0x3564 0x3564 0x4c50 0x916f 0x3757 0x3757 0x4d81 0x913a 0x380e 0x380e 0x4eb3 0x90ff 0x3819 0x3819 0x4fe4 0x90ce 0x38e8 0x38e8 0x5115 0x90a8 0x3bbd 0x3bbd 0x5246 0x9082 0x3e96 0x3e96 0x5378 0x9042 0x409d 0x409d 0x54a9 0x8fee 0x416a 0x416a 0x55da 0x8f64 0x42e8 0x42e8 0x570b 0x8e68 0x45fb 0x45fb 0x583d 0x8cca 0x4743 0x4743 0x596e 0x8a75 0x481d 0x481d 0x5a9f 0x86f8 0x4c23 0x4c23 0x5bd0 0x8172 0x45ef 0x45ef 0x5d02 0x7882 0x3200 0x3200 0x5e33 0x7882 0x3200 0x3200 0x5f64 0x7882 0x3200 0x3200 0x6095 0x7882 0x3200 0x3200 0x61c7 0x7882 0x3200 0x3200 0x62f8 0x7882 0x3200 0x3200 0x6429 0x7882 0x3200 0x3200 0x655a 0x7882 0x3200 0x3200 0x668c 0x7882 0x3200 0x3200 0x67bd 0x7882 0x3200 0x3200 0x68ee 0x7882 0x3200 0x3200 0x6a1f 0x7882 0x3200 0x3200 0x6b51 0x7882 0x3200 0x3200 0x6c82 0x7882 0x3200 0x3200 0x6db3 0x7882 0x3200 0x3200 0x6ee4 0x7882 0x3200 0x3200 0x7016 0x7882 0x3200 0x3200 0x7147 0x7882 0x3200 0x3200 0x7278 0x7882 0x3200 0x3200 0x73a9 0x7882 0x3200 0x3200 0x74db 0x7882 0x3200 0x3200 0x760c 0x7882 0x3200 0x3200>;
					battery0_profile_t5_col = <0x4>;
					battery0_profile_t5_num = <0x64>;
					bootmode = <0x51>;
					charger = <0x54>;
					compatible = "mediatek,mt6358-gauge";
					enable_tmp_intr_suspend = <0x0>;
					g_FG_PSEUDO100 = <0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
					g_FG_PSEUDO100_T0 = <0x64>;
					g_FG_PSEUDO100_T1 = <0x64>;
					g_FG_PSEUDO100_T2 = <0x64>;
					g_FG_PSEUDO100_T3 = <0x64>;
					g_FG_PSEUDO100_T4 = <0x64>;
					g_FG_PSEUDO100_col = <0xa>;
					g_FG_PSEUDO100_row = <0x4>;
					g_FG_charge_PSEUDO100 = <0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
					g_FG_charge_PSEUDO100_col = <0xa>;
					g_FG_charge_PSEUDO100_row = <0x4>;
					g_PMIC_MIN_VOL = <0x82dc 0x82dc 0x82dc 0x82dc 0x80e8 0x80e8 0x80e8 0x80e8 0x80e8 0x80e8 0x80e8 0x80e8 0x7dc8 0x7dc8 0x7dc8 0x7dc8 0x7918 0x7918 0x7918 0x7918 0x7b0c 0x7b0c 0x7b0c 0x7b0c 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x79e0>;
					g_PMIC_MIN_VOL_col = <0xa>;
					g_PMIC_MIN_VOL_row = <0x4>;
					g_PON_SYS_IBOOT = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
					g_PON_SYS_IBOOT_col = <0xa>;
					g_PON_SYS_IBOOT_row = <0x4>;
					g_QMAX_SYS_VOL = <0x8886 0x8886 0x8886 0x8886 0x8886 0x8886 0x8886 0x8886 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020>;
					g_QMAX_SYS_VOL_col = <0xa>;
					g_QMAX_SYS_VOL_row = <0x4>;
					io-channel-names = "pmic_battery_temp", "pmic_battery_voltage", "pmic_bif_voltage", "pmic_ptim_voltage", "pmic_ptim_r";
					io-channels = <0x19 0x3 0x19 0x0 0x19 0xe 0x19 0xf 0x19 0x10>;
					nvmem-cell-names = "initialization", "state-of-charge";
					nvmem-cells = <0x52 0x53>;
					phandle = <0xd3>;
				};

				pmic_lbat_service {
					compatible = "mediatek,mt6358-lbat_service";
					phandle = <0x14b>;
				};
			};
		};

		pwrap_mpu@10026000 {
			compatible = "mediatek,pwrap_mpu";
			reg = <0x0 0x10026000 0x0 0x1000>;
		};

		pwraphal@10026000 {
			compatible = "mediatek,pwraph";
			mediatek,pwrap-regmap = <0x55>;
			phandle = <0x150>;
		};

		regulator_vibrator {
			compatible = "regulator-vibrator";
			label = "vibrator";
			max-volt = <0x3567e0>;
			min-volt = <0x2ab980>;
			phandle = <0x11a>;
			vib-supply = <0x4a>;
		};

		reserved@1400a000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x1400a000 0x0 0x1000>;
		};

		reserved@14010000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x14010000 0x0 0x1000>;
		};

		reserved@14011000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x14011000 0x0 0x1000>;
		};

		reserved@14015000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x14015000 0x0 0x1000>;
		};

		reserved@1401d000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x1401d000 0x0 0x1000>;
		};

		reserved@1401f000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x1401f000 0x0 0xe1000>;
		};

		reserved@1f004000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x1f004000 0x0 0x1000>;
		};

		reserved@1f006000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x1f006000 0x0 0x1000>;
		};

		reserved@1f00d000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x1f00d000 0x0 0x1000>;
		};

		reserved@1f00e000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x1f00e000 0x0 0x1000>;
		};

		rsc@1b003000 {
			clock-names = "RSC_CLK_IPE_RSC", "RSC_CLK_IPE_LARB20";
			clocks = <0x2e 0x5 0x2e 0x1>;
			compatible = "mediatek,rsc";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			gce-event-names = "rsc_eof";
			gce-events = <0x70 0xb3>;
			interrupts = <0x0 0x188 0x4 0x0>;
			iommus = <0x45 0x20284 0x45 0x20285>;
			mboxes = <0x70 0x15 0x0 0x1>;
			mediatek,larb = <0x9c>;
			power-domains = <0x2d 0x7>;
			reg = <0x0 0x1b003000 0x0 0x1000>;
		};

		scp@10500000 {
			compatible = "mediatek,scp";
			core_0 = "enable";
			core_nums = <0x1>;
			debug_dumptimeout = "enable";
			interrupt-names = "ipc0", "ipc1", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
			interrupts = <0x0 0x1d2 0x4 0x0 0x0 0x1d3 0x4 0x0 0x0 0x1d4 0x4 0x0 0x0 0x1d5 0x4 0x0 0x0 0x1d6 0x4 0x0 0x0 0x1d7 0x4 0x0 0x0 0x1d8 0x4 0x0>;
			mbox_count = <0x4>;
			memorydump = <0xc0000 0x3c000 0x3c00 0x400 0x100000>;
			recv_table = <0x1 0x0 0x2 0x0 0x2 0x0 0x1a 0x0 0x7 0x1 0x2 0x0 0x8 0x1 0xa 0x0 0x9 0x1 0x1 0x0 0xa 0x1 0x2 0x0 0x1b 0x1 0x2 0x0 0x1c 0x1 0x5 0x0 0x5 0x1 0x1 0x1 0x1e 0x2 0x2 0x0 0x20 0x2 0x7 0x0 0x2a 0x2 0x8 0x0 0x14 0x3 0xa 0x0 0x15 0x3 0x6 0x0 0x16 0x3 0x1 0x0 0x17 0x3 0x2 0x0 0xf 0x3 0x1 0x1>;
			reg = <0x0 0x10500000 0x0 0xc0000 0x0 0x10724000 0x0 0x1000 0x0 0x10721000 0x0 0x1000 0x0 0x10730000 0x0 0x3000 0x0 0x10740000 0x0 0x1000 0x0 0x10752000 0x0 0x1000 0x0 0x10760000 0x0 0x40000 0x0 0x107a5000 0x0 0x4 0x0 0x107fb000 0x0 0x100 0x0 0x107fb100 0x0 0x4 0x0 0x107fb10c 0x0 0x4 0x0 0x107a5020 0x0 0x4 0x0 0x107fc000 0x0 0x100 0x0 0x107fc100 0x0 0x4 0x0 0x107fc10c 0x0 0x4 0x0 0x107a5024 0x0 0x4 0x0 0x107fd000 0x0 0x100 0x0 0x107fd100 0x0 0x4 0x0 0x107fd10c 0x0 0x4 0x0 0x107a5028 0x0 0x4 0x0 0x107fe000 0x0 0x100 0x0 0x107fe100 0x0 0x4 0x0 0x107fe10c 0x0 0x4 0x0 0x107a502c 0x0 0x4 0x0 0x107ff000 0x0 0x100 0x0 0x107ff100 0x0 0x4 0x0 0x107ff10c 0x0 0x4 0x0 0x107a5030 0x0 0x4>;
			reg-names = "scp_sram_base", "scp_cfgreg", "scp_clkreg", "scp_cfgreg_core0", "scp_cfgreg_core1", "scp_bus_tracker", "scp_l1creg", "scp_cfgreg_sec", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_init", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_init", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_init", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_init", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_init";
			scp_feature_tbl = <0x0 0x5 0x1 0x1 0x0 0x0 0x2 0x1a 0x0 0x3 0x0 0x0 0x4 0xc8 0x1 0x5 0x0 0x0 0x6 0x78 0x1 0x7 0xa 0x1 0x8 0x50 0x1 0x9 0x2b 0x1 0xa 0x16 0x1 0xb 0x14 0x1 0xc 0x87 0x1 0xd 0xc8 0x0 0xe 0x64 0x0>;
			scp_mem_key = "mediatek,reserve-memory-scp_share";
			scp_mem_tbl = <0x0 0x0 0x0 0x1 0x4e300 0x0 0x2 0x100000 0x0 0x3 0x180000 0x0 0x4 0x200000 0x0 0x5 0x5a00 0x0 0x6 0x100 0x0 0x7 0x19000 0x0 0x8 0x10000 0x0 0x9 0x1000 0x0 0xa 0x2000 0x0 0xb 0x100 0x0 0xc 0x100 0x0 0xd 0x19000 0x0>;
			scp_sramSize = <0xc0000>;
			secure_dump = "enable";
			secure_dump_size = <0x200000>;
			send_table = <0x0 0x0 0x9 0x3 0x1 0x2 0x4 0x1 0x1 0x5 0x1 0x2 0x6 0x1 0x1 0x1a 0x1 0x9 0x1d 0x2 0x10 0x1f 0x2 0x7 0x29 0x2 0x2 0xe 0x3 0x1 0xf 0x3 0x2 0x10 0x3 0x1 0x11 0x3 0x6 0x12 0x3 0x2>;
			status = "okay";
			twohart = <0x1>;
		};

		scp_audio_mbox@107ff000 {
			compatible = "mediatek,scp_audio_mbox";
			interrupt-names = "mbox0";
			interrupts = <0x0 0x1d8 0x4 0x0>;
			phandle = <0x183>;
			reg = <0x0 0x107ff000 0x0 0x100 0x0 0x107ff100 0x0 0x4 0x0 0x107ff10c 0x0 0x4>;
			reg-names = "mbox0_base", "mbox0_set", "mbox0_clr";
			status = "disabled";
		};

		scp_clk_ctrl@10721000 {
			compatible = "mediatek,scp_clk_ctrl", "syscon";
			phandle = <0x5c>;
			reg = <0x0 0x10721000 0x0 0x1000>;
		};

		scp_dvfs {
			ccf-fmeter-support;
			clk-dbg-ver = "v1";
			clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6", "clk_pll_7";
			clocks = <0x2a 0x2 0x2a 0x82 0x2a 0x5c 0x2a 0x7c 0x2a 0x54 0x2a 0x63 0x2a 0x4c 0x2a 0x4b 0x2a 0x57>;
			compatible = "mediatek,scp_dvfs";
			do-ulposc-cali;
			dvfs-opp = <0x86470 0xb71b0 0x0 0x10 0xfa 0x0 0x0 0x927c0 0xb71b0 0x1 0x108 0x14a 0x7 0x0 0x9eb10 0xb71b0 0x2 0x204 0x190 0x3 0x0 0xb1008 0xb71b0 0x3 0x302 0x270 0x1 0x3>;
			dvfsrc-vscp-supply = <0x58>;
			fmeter_clksys = <0x2a>;
			gpio-base = <0x59>;
			gpio-vreq = <0x440 0x7 0x18>;
			gpio-vreq-mode = <0x1>;
			no-pmic-rg-access;
			pmic-sshub-support;
			scp-clk-hw-ver = "v1";
			scp-cores = <0x1>;
			scp_clk_ctrl = <0x5c>;
			scp_dvfs_flag = "enable";
			secure_access = "enable";
			sshub-vcore-supply = <0x5a>;
			sshub-vsram-supply = <0x5b>;
			ulposc-cali-config = <0x38a940 0x2900 0x41 0x52a940 0x2900 0x41 0x5ea940 0x2900 0x41>;
			ulposc-cali-num = <0x3>;
			ulposc-cali-target = <0xfa 0x14a 0x190>;
			ulposc-cali-ver = "v1";
			ulposc_clksys = <0x3b>;
		};

		scp_gpio@10005000 {
			compatible = "mediatek,scp_gpio", "syscon";
			phandle = <0x59>;
			reg = <0x0 0x10005000 0x0 0x1000>;
		};

		scp_infra@10001000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,scpinfra";
			phandle = <0x17f>;
			reg = <0x0 0x10001000 0x0 0x1000>;
		};

		security_ao@1001a000 {
			compatible = "mediatek,security_ao";
			reg = <0x0 0x1001a000 0x0 0x1000>;
		};

		sej@1000a000 {
			compatible = "mediatek,sej";
			interrupts = <0x0 0x106 0x4 0x0>;
			reg = <0x0 0x1000a000 0x0 0x1000>;
		};

		seninf1@1a004000 {
			compatible = "mediatek,seninf1";
			reg = <0x0 0x1a004000 0x0 0x1000>;
		};

		seninf2@1a005000 {
			compatible = "mediatek,seninf2";
			reg = <0x0 0x1a005000 0x0 0x1000>;
		};

		seninf3@1a006000 {
			compatible = "mediatek,seninf3";
			reg = <0x0 0x1a006000 0x0 0x1000>;
		};

		seninf4@1a007000 {
			compatible = "mediatek,seninf4";
			reg = <0x0 0x1a007000 0x0 0x1000>;
		};

		seninf5@1a008000 {
			compatible = "mediatek,seninf5";
			reg = <0x0 0x1a008000 0x0 0x1000>;
		};

		seninf6@1a009000 {
			compatible = "mediatek,seninf6";
			reg = <0x0 0x1a009000 0x0 0x1000>;
		};

		seninf_n3d_top@1a004000 {
			clock-names = "CAMSYS_SENINF_CGPDN", "CAMSYS_CAM_CGPDN", "CAMSYS_CAMTG_CGPDN", "CAMSYS_CAMTM_SEL";
			clocks = <0x31 0x4 0x31 0x2 0x31 0x3 0x2a 0x2d>;
			compatible = "mediatek,seninf_n3d_top";
			interrupts = <0x0 0x15f 0x4 0x0>;
			phandle = <0x123>;
			power-domains = <0x2d 0xc>;
			reg = <0x0 0x1a004000 0x0 0x100 0x0 0x1a004100 0x0 0x100 0x0 0x1a004200 0x0 0x100>;
			reg-names = "seninf_top", "seninf_n3d_a", "seninf_n3d_b";
		};

		seninf_top@1a004000 {
			clock-names = "CAMSYS_SENINF_CGPDN", "TOP_MUX_SENINF", "TOP_MUX_SENINF1", "TOP_MUX_SENINF2", "TOP_MUX_SENINF3", "TOP_MUX_CAMTG", "TOP_MUX_CAMTG2", "TOP_MUX_CAMTG3", "TOP_MUX_CAMTG4", "TOP_CLK26M", "TOP_UNIVP_192M_D8", "TOP_UNIVPLL_D6_D8", "TOP_UNIVP_192M_D4", "TOP_F26M_CK_D2", "TOP_UNIVP_192M_D16", "TOP_UNIVP_192M_D32";
			clocks = <0x31 0x4 0x2a 0x1f 0x2a 0x20 0x2a 0x21 0x2a 0x22 0x2a 0xb 0x2a 0xc 0x2a 0xd 0x2a 0xe 0x2a 0x82 0x2a 0x6b 0x2a 0x66 0x2a 0x6a 0x2a 0x83 0x2a 0x6c 0x2a 0x6d>;
			compatible = "mediatek,seninf_top";
			dvfsrc-vcore-supply = <0x44>;
			mediatek,platform = "mt6789";
			mediatek,seninf_max_num = [36 00];
			operating-points-v2 = <0x43>;
			phandle = <0x121>;
			power-domains = <0x2d 0xc>;
			reg = <0x0 0x1a004000 0x0 0x1000>;
		};

		serial@11002000 {
			clock-names = "baud", "bus";
			clocks = <0x56 0x2b 0xd>;
			compatible = "mediatek,mt6577-uart";
			dma-names = "tx", "rx";
			dmas = <0x61 0x0 0x61 0x1>;
			interrupts = <0x0 0x8d 0x4 0x0>;
			phandle = <0x163>;
			reg = <0x0 0x11002000 0x0 0x1000>;
		};

		serial@11003000 {
			clock-names = "baud", "bus";
			clocks = <0x56 0x2b 0xe>;
			compatible = "mediatek,mt6577-uart";
			dma-names = "tx", "rx";
			dmas = <0x61 0x2 0x61 0x3>;
			interrupts = <0x0 0x8e 0x4 0x0>;
			phandle = <0x164>;
			reg = <0x0 0x11003000 0x0 0x1000>;
		};

		sleep@10006000 {
			compatible = "mediatek,sleep";
			interrupts = <0x0 0xff 0x4 0x0>;
			reg = <0x0 0x10006000 0x0 0xa00>;
		};

		sleep_sram@1001e000 {
			compatible = "mediatek,sleep_sram";
			reg = <0x0 0x1001e000 0x0 0x4000>;
		};

		smart_pa {
			phandle = <0x180>;
		};

		smi_disp_comm@14002000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x35 0xa 0x35 0xf 0x35 0x13 0x35 0x14>;
			compatible = "mediatek,mt6789-smi-common", "syscon", "mediatek,smi-common";
			mediatek,common-id = <0x0>;
			mediatek,smi = <0x9e 0x9f>;
			operating-points-v2 = <0x49>;
			phandle = <0x9d>;
			power-domains = <0x2d 0xa>;
			reg = <0x0 0x14002000 0x0 0x1000>;
			smi-common;
		};

		smi_larb0@14003000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x35 0xa 0x35 0xf 0x35 0x13 0x35 0x14>;
			compatible = "mediatek,smi_larb0", "mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x0>;
			mediatek,smi = <0x9d>;
			phandle = <0x95>;
			power-domains = <0x2d 0xa>;
			reg = <0x0 0x14003000 0x0 0x1000>;
		};

		smi_larb13@1a001000 {
			clock-names = "apb", "smi";
			clocks = <0x31 0x0 0x31 0x0>;
			compatible = "mediatek,smi_larb13", "mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0xd>;
			mediatek,smi = <0xa2>;
			phandle = <0x46>;
			power-domains = <0x2d 0xc>;
			reg = <0x0 0x1a001000 0x0 0x1000>;
		};

		smi_larb14@1a002000 {
			clock-names = "apb", "smi";
			clocks = <0x31 0x1 0x31 0x1>;
			compatible = "mediatek,smi_larb14", "mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0xe>;
			mediatek,smi = <0xa1>;
			phandle = <0x9b>;
			power-domains = <0x2d 0xc>;
			reg = <0x0 0x1a002000 0x0 0x1000>;
		};

		smi_larb16@1a00f000 {
			clock-names = "apb", "smi";
			clocks = <0x30 0x0 0x30 0x1>;
			compatible = "mediatek,smi_larb16", "mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x10>;
			mediatek,smi = <0xa1>;
			phandle = <0x47>;
			power-domains = <0x2d 0xd>;
			reg = <0x0 0x1a00f000 0x0 0x1000>;
		};

		smi_larb17@1a010000 {
			clock-names = "apb", "smi";
			clocks = <0x2f 0x0 0x2f 0x1>;
			compatible = "mediatek,smi_larb17", "mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x11>;
			mediatek,smi = <0xa2>;
			phandle = <0x48>;
			power-domains = <0x2d 0xe>;
			reg = <0x0 0x1a010000 0x0 0x1000>;
		};

		smi_larb1@14004000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x35 0xa 0x35 0xf 0x35 0x13 0x35 0x14>;
			compatible = "mediatek,smi_larb1", "mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			init-power-on;
			mediatek,larb-id = <0x1>;
			mediatek,smi = <0x9d>;
			phandle = <0x96>;
			power-domains = <0x2d 0xa>;
			reg = <0x0 0x14004000 0x0 0x1000>;
		};

		smi_larb20@1b00f000 {
			clock-names = "apb", "smi";
			clocks = <0x2e 0x1 0x2e 0x1>;
			compatible = "mediatek,smi_larb20", "mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x14>;
			mediatek,smi = <0xa4>;
			phandle = <0x9c>;
			power-domains = <0x2d 0x7>;
			reg = <0x0 0x1b00f000 0x0 0x1000>;
		};

		smi_larb2@1f002000 {
			clock-names = "apb", "smi";
			clocks = <0x2c 0x4 0x2c 0x4>;
			compatible = "mediatek,smi_larb2", "mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x2>;
			mediatek,smi = <0x9d>;
			phandle = <0x97>;
			power-domains = <0x2d 0xa>;
			reg = <0x0 0x1f002000 0x0 0x1000>;
		};

		smi_larb4@1602e000 {
			clock-names = "apb", "smi";
			clocks = <0x33 0x0 0x33 0x5>;
			compatible = "mediatek,smi_larb4", "mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x4>;
			mediatek,smi = <0x9d>;
			phandle = <0x98>;
			power-domains = <0x2d 0x8>;
			reg = <0x0 0x1602e000 0x0 0x1000>;
		};

		smi_larb7@17010000 {
			clock-names = "apb", "smi";
			clocks = <0x32 0x0 0x32 0x2>;
			compatible = "mediatek,smi_larb7", "mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x7>;
			mediatek,smi = <0x9d>;
			phandle = <0x99>;
			power-domains = <0x2d 0x9>;
			reg = <0x0 0x17010000 0x0 0x1000>;
		};

		smi_larb9@1502e000 {
			clock-names = "apb", "smi";
			clocks = <0x34 0x0 0x34 0x0>;
			compatible = "mediatek,smi_larb9", "mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x9>;
			mediatek,smi = <0xa3>;
			phandle = <0x9a>;
			power-domains = <0x2d 0x6>;
			reg = <0x0 0x1502e000 0x0 0x1000>;
		};

		smi_pd_cam_main {
			compatible = "mediatek,smi-pd";
			main-power;
			mediatek,comm-port-range = <0x4 0x8>;
			mediatek,smi = <0xa1 0xa2>;
			phandle = <0x188>;
			power-domains = <0x2d 0xc>;
		};

		smi_pd_cam_rawa {
			compatible = "mediatek,smi-pd";
			mediatek,comm-port-range = <0x4>;
			mediatek,smi = <0xa1>;
			phandle = <0x189>;
			power-domains = <0x2d 0xd>;
			power-reset = <0x1a04f00c 0x0>;
		};

		smi_pd_cam_rawb {
			compatible = "mediatek,smi-pd";
			mediatek,comm-port-range = <0x8>;
			mediatek,smi = <0xa2>;
			phandle = <0x18a>;
			power-domains = <0x2d 0xe>;
			power-reset = <0x1a06f00c 0x0>;
		};

		smi_test {
			compatible = "mediatek,smi-testcase";
			mediatek,larbs = <0x97>;
		};

		snd_scp_audio {
			compatible = "mediatek,snd_scp_audio";
			phandle = <0x87>;
			scp_spk_process_enable = <0x0 0x4 0xf 0x13>;
			status = "disabled";
		};

		snd_scp_ultra {
			compatible = "mediatek,snd_scp_ultra";
			phandle = <0x182>;
			scp_ultra_dl_memif_id = <0x7>;
			scp_ultra_ul_memif_id = <0xe>;
		};

		sound {
			compatible = "mediatek,mt6789-mt6366-sound";
			mediatek,platform = <0x86>;
			mediatek,scp-audio = <0x87>;
			phandle = <0x184>;

			mediatek,speaker-codec {
			};
		};

		spi0@1100a000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x2a 0x7f 0x2a 0x12 0x2b 0x13>;
			compatible = "mediatek,mt6789-spi";
			interrupts = <0x0 0xbf 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x15c>;
			reg = <0x0 0x1100a000 0x0 0x100>;
		};

		spi1@11010000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x2a 0x7f 0x2a 0x12 0x2b 0x26>;
			compatible = "mediatek,mt6789-spi";
			interrupts = <0x0 0xc0 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x15d>;
			reg = <0x0 0x11010000 0x0 0x100>;
		};

		spi2@11012000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x2a 0x7f 0x2a 0x12 0x2b 0x27>;
			compatible = "mediatek,mt6789-spi";
			interrupts = <0x0 0xc1 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x15e>;
			reg = <0x0 0x11012000 0x0 0x100>;
		};

		spi3@11013000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x2a 0x7f 0x2a 0x12 0x2b 0x28>;
			compatible = "mediatek,mt6789-spi";
			interrupts = <0x0 0xc2 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x15f>;
			reg = <0x0 0x11013000 0x0 0x100>;
		};

		spi4@11018000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x2a 0x7f 0x2a 0x12 0x2b 0x2c>;
			compatible = "mediatek,mt6789-spi";
			interrupts = <0x0 0xc3 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x160>;
			reg = <0x0 0x11018000 0x0 0x100>;
		};

		spi5@11019000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x2a 0x7f 0x2a 0x12 0x2b 0x2d>;
			compatible = "mediatek,mt6789-spi";
			interrupts = <0x0 0xc4 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x161>;
			reg = <0x0 0x11019000 0x0 0x100>;
		};

		sramrom@10214000 {
			compatible = "mediatek,sramrom";
			reg = <0x0 0x10214000 0x0 0x1000>;
		};

		sys_cirq@10204000 {
			compatible = "mediatek,sys_cirq";
			interrupts = <0x0 0x216 0x4 0x0>;
			reg = <0x0 0x10204000 0x0 0x1000>;
		};

		sys_cirq@10313000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x0 0x10313000 0x0 0x1000>;
		};

		sys_cirq@10314000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x0 0x10314000 0x0 0x1000>;
		};

		systimer@10017000 {
			clocks = <0x60>;
			compatible = "mediatek,mt6789-timer", "mediatek,mt6765-timer";
			interrupts = <0x0 0x109 0x4 0x0>;
			phandle = <0x159>;
			reg = <0x0 0x10017000 0x0 0x1000>;
		};

		teeperf {
			compatible = "mediatek,teeperf";
			cpu-map = <0x2>;
			cpu-type = <0x2>;
		};

		topckgen@10000000 {
			compatible = "mediatek,topckgen";
			reg = <0x0 0x10000000 0x0 0x1000>;
		};

		topckgen_ao@1001b000 {
			compatible = "mediatek,topckgen_ao";
			reg = <0x0 0x1001b000 0x0 0x1000>;
		};

		topmisc@10011000 {
			compatible = "mediatek,topmisc";
			reg = <0x0 0x10011000 0x0 0x1000>;
		};

		trng@1020f000 {
			compatible = "mediatek,trng";
			interrupts = <0x0 0xef 0x4 0x0>;
			reg = <0x0 0x1020f000 0x0 0x1000>;
		};

		ufshci@11270000 {
			bootmode = <0x51>;
			clock-names = "ufs", "ufs_mp", "unipro_tick", "unipro_sys", "ufs_aes", "ufsfde_ck", "ufs_ck";
			clocks = <0x2b 0x2f 0x2b 0x2b 0x2b 0x2a 0x2b 0x29 0x2b 0x30 0x2a 0x26 0x2a 0x27>;
			compatible = "mediatek,mt8183-ufshci";
			freq-table-hz = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			interrupts = <0x0 0x89 0x4 0x0>;
			mediatek,ufs-qos;
			phandle = <0x185>;
			reg = <0x0 0x11270000 0x0 0x2300>;
			reset-names = "hci_rst", "unipro_rst", "crypto_rst";
			resets = <0x88 0x1 0x88 0x2 0x88 0x3>;
			vcc-supply = <0x8b>;
		};

		usb-phy {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "mediatek,fpga-u3phy";
			fpga_i2c_physical_base = <0x11eb0000>;
			mediatek,ippc = <0x11f40000>;
			phandle = <0x1a9>;
			status = "disabled";

			usb-phy@0 {
				#phy-cells = <0x1>;
				chip-id = <0xa60931a>;
				pclk_phase = <0x17>;
				phandle = <0x1aa>;
				port = <0x0>;
			};
		};

		usb-phy@11f40000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "mediatek,generic-tphy-v2";
			phandle = <0x1a8>;
			ranges;
			status = "okay";

			usb-phy@11f40000 {
				#phy-cells = <0x1>;
				clock-names = "ref";
				clocks = <0x56>;
				mediatek,discth = <0x7>;
				mediatek,eye-term = <0x2>;
				mediatek,eye-vrt = <0x7>;
				mediatek,intr = <0x13>;
				mediatek,rev4 = <0x1>;
				mediatek,rev6 = <0x3>;
				mediatek,rx_sqth = <0x5>;
				nvmem-cell-masks = <0x1f>;
				nvmem-cell-names = "intr_cal";
				nvmem-cells = <0xbf>;
				phandle = <0x6c>;
				reg = <0x0 0x11f40000 0x0 0x700>;
				status = "okay";
			};
		};

		usb0@11200000 {
			cdp-block;
			clock-names = "sys_clk", "ref_clk", "src_clk";
			clocks = <0x2b 0x22 0x2a 0x1d 0x3b 0xd>;
			compatible = "mediatek,mt6789-usb20";
			dr_mode = "otg";
			interrupt-names = "mc";
			interrupts = <0x0 0x80 0x4 0x0>;
			mode = <0x2>;
			multipoint = <0x1>;
			num_eps = <0x10>;
			phandle = <0x6d>;
			phys = <0x6c 0x3>;
			reg = <0x0 0x11200000 0x0 0x10000 0x0 0x11f40000 0x0 0x10000>;
			usb-role-switch;

			port {

				endpoint@0 {
					phandle = <0xbd>;
					remote-endpoint = <0xbe>;
				};
			};
		};

		usb_boost_manager {
			compatible = "mediatek,usb_boost", "mediatek,mt6789-usb_boost";
			interconnect-names = "icc-bw";
			interconnects = <0x22 0x13 0x22 0x0>;
			phandle = <0x1ab>;
			required-opps = <0x23>;
			small-core = <0x13d620>;
		};

		usb_meta {
			compatible = "mediatek,usb_meta";
			phandle = <0x1ac>;
			udc = <0x6d>;
		};

		vcp@1ec00000 {
			compatible = "mediatek,vcp";
			phandle = <0x19f>;
			status = "okay";
			vcp-support = <0x0>;
		};

		vcu@16000000 {
			compatible = "mediatek-vcu";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			gce-event-names = "venc_eof", "venc_cmdq_pause_done", "venc_mb_done", "venc_sps_done", "venc_pps_done", "venc_128B_cnt_done", "vdec_pic_start", "vdec_decode_done", "vdec_pause", "vdec_dec_error", "vdec_mc_busy_overflow_timeout", "vdec_all_dram_req_done", "vdec_ini_fetch_rdy", "vdec_process_flag", "vdec_search_start_code_done", "vdec_ref_reorder_done", "vdec_wp_tble_done", "vdec_count_sram_clr_done", "vdec_gce_cnt_op_threshold";
			gce-events = <0x70 0x81 0x70 0x82 0x70 0x84 0x70 0x89 0x70 0x88 0x70 0x85 0x70 0x0 0x70 0x1 0x70 0x2 0x70 0x3 0x70 0x4 0x70 0x5 0x70 0x6 0x70 0x7 0x70 0x8 0x70 0x9 0x70 0xa 0x70 0xb 0x70 0xf>;
			gce-gpr = <0xa 0xb>;
			gce_norm_token = [02 b8];
			gce_sec_token = [02 b9];
			iommus = <0x45 0x10080 0x45 0x10081 0x45 0x10082 0x45 0x10083 0x45 0x10084 0x45 0x10085 0x45 0x10086 0x45 0x10087 0x45 0x10088 0x45 0x10089 0x45 0x1008b 0x45 0x1008a>;
			mboxes = <0x70 0x7 0x0 0x1 0x70 0xc 0x0 0x1 0x70 0x17 0x0 0x1 0x72 0xc 0x0 0x1>;
			mediatek,dec_gce_th_num = <0x1>;
			mediatek,enc_gce_th_num = <0x2>;
			mediatek,iommu-padding;
			mediatek,vcu-off = <0x0>;
			mediatek,vcuid = <0x0>;
			mediatek,vcuname = "vcu";
			phandle = <0xae>;
			reg = <0x0 0x16000000 0x0 0x40000 0x0 0x17020000 0x0 0x10000 0x0 0x17820000 0x0 0x10000>;
		};

		vdec@16000000 {
			bandwidth-table = <0x3 0x44c 0x3 0x0 0x2 0x226 0x5 0xa 0x5 0xa 0x5 0x0 0x5 0x0 0x0 0x1a 0x0 0x1a 0x5 0x1a 0x5 0x0 0x6 0x4>;
			clock-names = "CORE_MT_CG_VDEC0";
			clocks = <0x33 0x5>;
			compatible = "mediatek,mt6789-vcodec-dec";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			dvfsrc-vcore-supply = <0x44>;
			interconnect-names = "path_vdec_mc", "path_vdec_ufo", "path_vdec_pp", "path_vdec_pred_rd", "path_vdec_pred_wr", "path_vdec_ppwrap", "path_vdec_tile", "path_vdec_vld", "path_vdec_vld2", "path_vdec_avc_mv", "path_vdec_ufo_c", "path_vdec_rg_ctrl_dma", "path_larb4";
			interconnect-num = <0xd>;
			interconnects = <0xa5 0x40080 0xa5 0x10000 0xa5 0x40081 0xa5 0x10000 0xa5 0x40082 0xa5 0x10000 0xa5 0x40083 0xa5 0x10000 0xa5 0x40084 0xa5 0x10000 0xa5 0x40085 0xa5 0x10000 0xa5 0x40086 0xa5 0x10000 0xa5 0x40087 0xa5 0x10000 0xa5 0x40088 0xa5 0x10000 0xa5 0x40089 0xa5 0x10000 0xa5 0x4008a 0xa5 0x10000 0xa5 0x4008b 0xa5 0x10000 0xa5 0x30004 0xa5 0x10000>;
			interrupts = <0x0 0x1ca 0x4 0x0>;
			iommus = <0x45 0x10080 0x45 0x10081 0x45 0x10082 0x45 0x10083 0x45 0x10084 0x45 0x10085 0x45 0x10086 0x45 0x10087 0x45 0x10088 0x45 0x10089 0x45 0x1008b 0x45 0x1008a>;
			m4u-port-names = "M4U_PORT_VDEC_MC", "M4U_PORT_VDEC_UFO", "M4U_PORT_VDEC_PP", "M4U_PORT_VDEC_PRED_RD", "M4U_PORT_VDEC_PRED_WR", "M4U_PORT_VDEC_PPWRAP", "M4U_PORT_VDEC_TILE", "M4U_PORT_VDEC_VLD", "M4U_PORT_VDEC_VLD2", "M4U_PORT_VDEC_AVC_MV", "M4U_PORT_VDEC_RG_CTRL_DMA", "M4U_PORT_VDEC_UFO_ENC";
			m4u-ports = <0x10080 0x10081 0x10082 0x10083 0x10084 0x10085 0x10086 0x10087 0x10088 0x10089 0x1008b 0x1008a>;
			max-op-rate-table = <0x3447504d 0xe1000 0x28 0x384000 0x1e 0x870000 0x1e 0x3147504d 0xe1000 0x28 0x384000 0x1e 0x870000 0x1e 0x3247504d 0xe1000 0x28 0x384000 0x1e 0x870000 0x1e 0x33363248 0xe1000 0x28 0x384000 0x11 0x870000 0x5 0x34363248 0xe1000 0x28 0x384000 0x1e 0x870000 0x1e 0x31435641 0xe1000 0x28 0x384000 0x1e 0x870000 0x1e 0x43564548 0xe1000 0x28 0x384000 0x1e 0x870000 0x1e 0x35363248 0xe1000 0x28 0x384000 0x1e 0x870000 0x1e 0x46494548 0x40000 0x226 0x200000 0x226 0x870000 0x3c 0x30385056 0xe1000 0x28 0x384000 0x1e 0x870000 0x1e 0x30395056 0xe1000 0x28 0x384000 0x1e 0x870000 0x1e 0x30315641 0xe1000 0x28 0x384000 0x1e 0x870000 0x1e>;
			mediatek,clock-parents = <0x4 0x3>;
			mediatek,ipm = <0x1>;
			mediatek,larbs = <0x98>;
			mediatek,platform = "platform:mt6789";
			mediatek,vcu = <0xae>;
			operating-points-v2 = <0xab>;
			profile-duration = <0x3c 0x7d0>;
			profile-target = <0xf 0x19 0x1e 0x32 0x3c 0x5a 0x78 0x96 0xb4 0xf0 0x1e0>;
			reg = <0x0 0x16000000 0x0 0x1000 0x0 0x1602f000 0x0 0x1000 0x0 0x16020000 0x0 0x1000 0x0 0x16021000 0x0 0x1000 0x0 0x16023000 0x0 0x1000 0x0 0x16025000 0x0 0x4000>;
			reg-names = "VDEC_BASE", "VDEC_SYS", "VDEC_VLD", "VDEC_MC", "VDEC_MV", "VDEC_MISC";
			svp-mtee = <0x1>;
			throughput-min = <0xcfe6a80>;
			throughput-normal-max = <0x1298be00>;
			throughput-op-rate-thresh = <0x78>;
			throughput-table = <0x3447504d 0x0 0x282 0x282 0x3147504d 0x0 0x255 0x255 0x3247504d 0x0 0x255 0x255 0x33363248 0x0 0x255 0x255 0x34363248 0x0 0x27d 0x27d 0x31435641 0x0 0x27d 0x27d 0x43564548 0x0 0x27d 0x27d 0x35363248 0x0 0x27d 0x27d 0x46494548 0x0 0x27d 0x27d 0x30385056 0x0 0x255 0x255 0x30395056 0x0 0x27d 0x27d 0x30315641 0x0 0x27d 0x27d>;
		};

		vdec_fmt@16080000 {
			clock-names = "MT_CG_VDEC", "MT_CG_MINI_MDP";
			clocks = <0x33 0x5 0x33 0x4>;
			compatible = "mediatek-vdec-fmt";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			dvfsrc-vcore-supply = <0x44>;
			gce-gpr = <0xa>;
			interconnect-names = "path_mini_mdp_r0", "path_mini_mdp_w0";
			interconnects = <0xa5 0x4008c 0xa5 0x10000 0xa5 0x4008d 0xa5 0x10000>;
			iommus = <0x45 0x1008c 0x45 0x1008d>;
			m4u-ports = <0x1008c 0x1008d>;
			mboxes = <0x70 0xd 0x7d0 0x1>;
			mediatek,fmt_gce_th_num = <0x1>;
			mediatek,fmtname = "vdec-fmt";
			mediatek,larbs = <0x98>;
			operating-points-v2 = <0xab>;
			phandle = <0x19e>;
			power-domains = <0x2d 0x8>;
			rdma0_sw_rst_done_eng = [00 10];
			rdma0_tile_done = [00 11];
			rdma1_sw_rst_done_eng = [00 14];
			rdma1_tile_done = [00 17];
			reg = <0x0 0x16080000 0x0 0x1000 0x0 0x16081000 0x0 0x1000 0x0 0x1602f000 0x0 0x10000>;
			wdma0_sw_rst_done_eng = [00 12];
			wdma0_tile_done = [00 13];
			wdma1_sw_rst_done_eng = [00 16];
			wdma1_tile_done = [00 18];
		};

		venc@17000000 {
			bandwidth-table = <0x4 0xa 0x3 0xa0 0x0 0x14 0x5 0x4 0x5 0x10 0x1 0xc2 0x2 0x61 0x1 0x0 0x2 0x282 0x6 0x7>;
			clock-names = "MT_CG_VENC0";
			clocks = <0x32 0x1>;
			compatible = "mediatek,mt6789-vcodec-enc";
			config-table = <0x34363248 0x3b538 0x4 0x4 0x34363248 0x76a70 0x5 0x5 0x43564548 0x3b538 0x2 0x2 0x43564548 0x76a70 0x4 0x4 0x35363248 0x3b538 0x2 0x2 0x35363248 0x76a70 0x4 0x4 0x46494548 0x3b538 0x2 0x2 0x46494548 0x76a70 0x4 0x4 0x46494548 0xffffffff 0x9 0x7>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			dvfsrc-vcore-supply = <0x44>;
			interconnect-names = "path_venc_rcpu", "path_venc_rec", "path_venc_bsdma", "path_venc_sv_comv", "path_venc_rd_comv", "path_venc_cur_luma", "path_venc_cur_chroma", "venc_ref_luma", "path_venc_ref_chroma", "path_larb7";
			interconnect-num = <0xa>;
			interconnects = <0xa5 0x400e0 0xa5 0x10000 0xa5 0x400e1 0xa5 0x10000 0xa5 0x400e2 0xa5 0x10000 0xa5 0x400e3 0xa5 0x10000 0xa5 0x400e4 0xa5 0x10000 0xa5 0x400e5 0xa5 0x10000 0xa5 0x400e6 0xa5 0x10000 0xa5 0x400e7 0xa5 0x10000 0xa5 0x400e8 0xa5 0x10000 0xa5 0x30007 0xa5 0x10000>;
			interrupts = <0x0 0x156 0x4 0x0>;
			iommus = <0x45 0x100e0 0x45 0x100e1 0x45 0x100e2 0x45 0x100e3 0x45 0x100e4 0x45 0x100e5 0x45 0x100e6 0x45 0x100e7 0x45 0x100e8 0x45 0x100e9 0x45 0x100ea 0x45 0x100eb 0x45 0x100ec>;
			mediatek,ipm = <0x1>;
			mediatek,larbs = <0x99>;
			mediatek,platform = "platform:mt6789";
			mediatek,vcu = <0xae>;
			operating-points-v2 = <0xac>;
			reg = <0x0 0x17020000 0x0 0x2000 0x0 0x17820000 0x0 0x20000>;
			reg-names = "VENC_SYS", "VENC_C1_SYS";
			throughput-config-offset = <0x2>;
			throughput-min = <0xee6b280>;
			throughput-normal-max = <0x1b4c8680>;
			throughput-op-rate-thresh = <0x78>;
			throughput-table = <0x34363248 0x4 0x35c 0x587 0x34363248 0x5 0x2fe 0x47f 0x43564548 0x2 0x9b4 0xe77 0x43564548 0x4 0x6f4 0xb49 0x35363248 0x2 0x9b4 0xe77 0x35363248 0x4 0x6f4 0xb49 0x46494548 0x2 0x9b4 0xe77 0x46494548 0x4 0x6f4 0xb49>;
		};

		vow_pmic_efuse {
			compatible = "mediatek,vow-efuse";
			nvmem = <0x4e>;
			nvmem-names = "vow_efuse_device";
			ver_mask = <0x1f>;
			ver_reg = <0xec>;
		};

		watchdog@10007000 {
			compatible = "mediatek,mt6789-wdt", "mediatek,mt6589-wdt", "syscon", "simple-mfd";
			phandle = <0x11f>;
			reg = <0x0 0x10007000 0x0 0x100>;

			reboot-mode {
				compatible = "syscon-reboot-mode";
				mask = <0xf>;
				mode-bootloader = <0x3>;
				mode-charger = <0x1>;
				mode-ddr-reserve = <0x6>;
				mode-dm-verity-dev-corrupt = <0x4>;
				mode-kpoc = <0x5>;
				mode-meta = <0x7>;
				mode-recovery = <0x2>;
				mode-rpmbpk = <0x8>;
				offset = <0x24>;
			};
		};

		wifi@18000000 {
			compatible = "mediatek,wifi";
			emi-addr = <0x0>;
			emi-alignment = <0x1000000>;
			emi-max-addr = <0xc0000000>;
			emi-size = <0x600000>;
			interrupts = <0x0 0x199 0x4 0x0>;
			phandle = <0x1af>;
			reg = <0x0 0x18000000 0x0 0x100000>;
		};

		wpe_a@15011000 {
			compatible = "mediatek,wpe_a";
			interrupts = <0x0 0x17d 0x4 0x0>;
			reg = <0x0 0x15011000 0x0 0x1000>;
		};

		wpe_b@15811000 {
			compatible = "mediatek,wpe_b";
			reg = <0x0 0x15811000 0x0 0x1000>;
		};
	};

	spmtwam@10006000 {
		compatible = "mediatek,spmtwam";
		interrupts = <0x0 0xfe 0x4 0x0>;
		phandle = <0x1b4>;
		reg = <0x0 0x10006000 0x0 0x1000>;
		spm_irq_mask = <0xb4>;
		spm_irq_sta = <0x128>;
		spm_twam_con = <0x990>;
		spm_twam_idle_sel = <0x998>;
		spm_twam_last_sta0 = <0x1d0>;
		spm_twam_last_sta1 = <0x1d4>;
		spm_twam_last_sta2 = <0x1d8>;
		spm_twam_last_sta3 = <0x1dc>;
		spm_twam_window_len = <0x994>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <0x17>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		interrupt-names = "ipc";
		interrupts = <0x0 0x111 0x4 0x0>;
		phandle = <0xdc>;
		reg = <0x0 0x10400000 0x0 0x30000 0x0 0x10440000 0x0 0x10000 0x0 0x10480000 0x0 0x80>;
		reg-names = "sspm_base", "cfgreg", "mbox_share";
		sspm_res_ram_size = <0x110000>;
		sspm_res_ram_start = <0x0>;
	};

	ssram1@10450000 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "mmio-sram_1";
		ranges = <0x0 0x0 0x10450000 0x80>;
		reg = <0x0 0x10450000 0x0 0x80>;

		tiny_mbox@0 {
			compatible = "arm,scmi-tx-shmem";
			phandle = <0x15>;
			reg = <0x0 0x80>;
		};
	};

	ssram2@10460000 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "mmio-sram_2";
		ranges = <0x0 0x0 0x10460000 0x80>;
		reg = <0x0 0x10460000 0x0 0x80>;

		tiny_mbox@1 {
			compatible = "arm,scmi-rx-shmem";
			phandle = <0x16>;
			reg = <0x0 0x80>;
		};
	};

	subpmic_pmu_eint {
		phandle = <0x1bd>;
	};

	swpm {
		compatible = "mediatek,mtk-swpm";
		phandle = <0xd6>;
		pmu_boundary_num = <0x6>;
		pmu_dsu_support = <0x0>;
		pmu_dsu_type = <0x9>;
	};

	swtp {
		compatible = "mediatek, swtp0-eint";
		phandle = <0xf9>;
	};

	syscon@10000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6789-topckgen", "syscon";
		phandle = <0x2a>;
		reg = <0x0 0x10000000 0x0 0x1000>;
	};

	syscon@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6789-infracfg_ao", "syscon", "simple-mfd";
		phandle = <0x2b>;
		reg = <0x0 0x10001000 0x0 0x1000>;

		reset-controller {
			#reset-cells = <0x1>;
			compatible = "ti,syscon-reset";
			phandle = <0x88>;
			ti,reset-bits = <0x120 0x0 0x124 0x0 0x0 0x0 0x1c 0x130 0xf 0x134 0xf 0x0 0x0 0x1c 0x140 0x7 0x144 0x7 0x0 0x0 0x1c 0x150 0x15 0x154 0x15 0x0 0x0 0x1c 0x120 0x6 0x124 0x6 0x0 0x0 0x1c>;
		};
	};

	syscon@1000C000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6789-apmixedsys", "syscon";
		phandle = <0x3b>;
		reg = <0x0 0x1000c000 0x0 0x1000>;
	};

	syscon@1101B000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6789-imp_iic_wrap_c", "syscon";
		phandle = <0x3a>;
		reg = <0x0 0x1101b000 0x0 0x1000>;
	};

	syscon@11210000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6789-afe", "syscon";
		phandle = <0x39>;
		reg = <0x0 0x11210000 0x0 0x1000>;
	};

	syscon@11E02000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6789-imp_iic_wrap_w", "syscon";
		phandle = <0x38>;
		reg = <0x0 0x11e02000 0x0 0x1000>;
	};

	syscon@11EB4000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6789-imp_iic_wrap_en", "syscon";
		phandle = <0x37>;
		reg = <0x0 0x11eb4000 0x0 0x1000>;
	};

	syscon@11F01000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6789-imp_iic_wrap_n", "syscon";
		phandle = <0x36>;
		reg = <0x0 0x11f01000 0x0 0x1000>;
	};

	syscon@13fbf000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6789-mfg", "syscon";
		phandle = <0x8e>;
		reg = <0x0 0x13fbf000 0x0 0x1000>;
	};

	syscon@14000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6789-mmsys", "syscon";
		phandle = <0x35>;
		reg = <0x0 0x14000000 0x0 0x1000>;
	};

	syscon@15020000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6789-imgsys1", "syscon";
		phandle = <0x34>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	syscon@1602f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6789-vdecsys", "syscon";
		phandle = <0x33>;
		reg = <0x0 0x1602f000 0x0 0x1000>;
	};

	syscon@17000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6789-vencsys", "syscon";
		phandle = <0x32>;
		reg = <0x0 0x17000000 0x0 0x1000>;
	};

	syscon@1a000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6789-camsys_main", "syscon";
		phandle = <0x31>;
		reg = <0x0 0x1a000000 0x0 0x1000>;
	};

	syscon@1a04f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6789-camsys_rawa", "syscon";
		phandle = <0x30>;
		reg = <0x0 0x1a04f000 0x0 0x1000>;
	};

	syscon@1a06f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6789-camsys_rawb", "syscon";
		phandle = <0x2f>;
		reg = <0x0 0x1a06f000 0x0 0x1000>;
	};

	syscon@1b000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6789-ipesys", "syscon";
		phandle = <0x2e>;
		reg = <0x0 0x1b000000 0x0 0x1000>;
	};

	syscon@1f000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6789-mdpsys", "syscon";
		phandle = <0x2c>;
		reg = <0x0 0x1f000000 0x0 0x1000>;
	};

	therm_intf@00114000 {
		compatible = "mediatek,therm_intf";
		phandle = <0xe5>;
		reg = <0x0 0x114000 0x0 0x400>;
		reg-names = "therm_sram";
	};

	thermal-ntc1 {
		#thermal-sensor-cells = <0x0>;
		compatible = "generic-adc-thermal";
		io-channel-names = "sensor-channel";
		io-channels = <0x18 0x0>;
		phandle = <0x1e>;
		temperature-lookup-table = <0xffff63c0 0x6e0 0xffff67a8 0x6dd 0xffff6b90 0x6da 0xffff6f78 0x6d7 0xffff7360 0x6d3 0xffff7748 0x6d0 0xffff7b30 0x6cc 0xffff7f18 0x6c8 0xffff8300 0x6c3 0xffff86e8 0x6bf 0xffff8ad0 0x6ba 0xffff8eb8 0x6b4 0xffff92a0 0x6af 0xffff9688 0x6a9 0xffff9a70 0x6a3 0xffff9e58 0x69d 0xffffa240 0x696 0xffffa628 0x68f 0xffffaa10 0x688 0xffffadf8 0x680 0xffffb1e0 0x678 0xffffb5c8 0x670 0xffffb9b0 0x667 0xffffbd98 0x65e 0xffffc180 0x654 0xffffc568 0x64a 0xffffc950 0x63f 0xffffcd38 0x634 0xffffd120 0x629 0xffffd508 0x61d 0xffffd8f0 0x611 0xffffdcd8 0x604 0xffffe0c0 0x5f7 0xffffe4a8 0x5ea 0xffffe890 0x5dc 0xffffec78 0x5cd 0xfffff060 0x5be 0xfffff448 0x5af 0xfffff830 0x59f 0xfffffc18 0x58f 0x0 0x57e 0x3e8 0x56d 0x7d0 0x55c 0xbb8 0x54a 0xfa0 0x537 0x1388 0x525 0x1770 0x512 0x1b58 0x4ff 0x1f40 0x4eb 0x2328 0x4d7 0x2710 0x4c3 0x2af8 0x4ae 0x2ee0 0x49a 0x32c8 0x485 0x36b0 0x470 0x3a98 0x45b 0x3e80 0x445 0x4268 0x430 0x4650 0x41a 0x4a38 0x405 0x4e20 0x3ef 0x5208 0x3da 0x55f0 0x3c4 0x59d8 0x3af 0x5dc0 0x399 0x61a8 0x384 0x6590 0x36f 0x6978 0x35a 0x6d60 0x345 0x7148 0x330 0x7530 0x31c 0x7918 0x307 0x7d00 0x2f3 0x80e8 0x2e0 0x84d0 0x2cc 0x88b8 0x2b9 0x8ca0 0x2a6 0x9088 0x293 0x9470 0x281 0x9858 0x26f 0x9c40 0x25d 0xa028 0x24c 0xa410 0x23b 0xa7f8 0x22b 0xabe0 0x21a 0xafc8 0x20b 0xb3b0 0x1fb 0xb798 0x1ec 0xbb80 0x1dd 0xbf68 0x1cf 0xc350 0x1c1 0xc738 0x1b3 0xcb20 0x1a6 0xcf08 0x199 0xd2f0 0x18c 0xd6d8 0x180 0xdac0 0x174 0xdea8 0x168 0xe290 0x15d 0xe678 0x152 0xea60 0x147 0xee48 0x13d 0xf230 0x133 0xf618 0x129 0xfa00 0x120 0xfde8 0x117 0x101d0 0x10e 0x105b8 0x105 0x109a0 0xfd 0x10d88 0xf5 0x11170 0xed 0x11558 0xe6 0x11940 0xde 0x11d28 0xd7 0x12110 0xd1 0x124f8 0xca 0x128e0 0xc4 0x12cc8 0xbd 0x130b0 0xb7 0x13498 0xb2 0x13880 0xac 0x13c68 0xa7 0x14050 0xa1 0x14438 0x9c 0x14820 0x97 0x14c08 0x93 0x14ff0 0x8e 0x153d8 0x8a 0x157c0 0x85 0x15ba8 0x81 0x15f90 0x7d 0x16378 0x79 0x16760 0x76 0x16b48 0x72 0x16f30 0x6f 0x17318 0x6b 0x17700 0x68 0x17ae8 0x65 0x17ed0 0x62 0x182b8 0x5f 0x186a0 0x5c 0x18a88 0x59 0x18e70 0x57 0x19258 0x54 0x19640 0x51 0x19a28 0x4f 0x19e10 0x4d 0x1a1f8 0x4a 0x1a5e0 0x48 0x1a9c8 0x46 0x1adb0 0x44 0x1b198 0x42 0x1b580 0x40 0x1b968 0x3e 0x1bd50 0x3d 0x1c138 0x3b 0x1c520 0x39 0x1c908 0x38 0x1ccf0 0x36 0x1d0d8 0x34 0x1d4c0 0x33 0x1d8a8 0x32 0x1dc90 0x30 0x1e078 0x2f 0x1e460 0x2e 0x1e848 0x2c>;
	};

	thermal-ntc2 {
		#thermal-sensor-cells = <0x0>;
		compatible = "generic-adc-thermal";
		io-channel-names = "sensor-channel";
		io-channels = <0x18 0x1>;
		phandle = <0x1f>;
		temperature-lookup-table = <0xffff63c0 0x6e0 0xffff67a8 0x6dd 0xffff6b90 0x6da 0xffff6f78 0x6d7 0xffff7360 0x6d3 0xffff7748 0x6d0 0xffff7b30 0x6cc 0xffff7f18 0x6c8 0xffff8300 0x6c3 0xffff86e8 0x6bf 0xffff8ad0 0x6ba 0xffff8eb8 0x6b4 0xffff92a0 0x6af 0xffff9688 0x6a9 0xffff9a70 0x6a3 0xffff9e58 0x69d 0xffffa240 0x696 0xffffa628 0x68f 0xffffaa10 0x688 0xffffadf8 0x680 0xffffb1e0 0x678 0xffffb5c8 0x670 0xffffb9b0 0x667 0xffffbd98 0x65e 0xffffc180 0x654 0xffffc568 0x64a 0xffffc950 0x63f 0xffffcd38 0x634 0xffffd120 0x629 0xffffd508 0x61d 0xffffd8f0 0x611 0xffffdcd8 0x604 0xffffe0c0 0x5f7 0xffffe4a8 0x5ea 0xffffe890 0x5dc 0xffffec78 0x5cd 0xfffff060 0x5be 0xfffff448 0x5af 0xfffff830 0x59f 0xfffffc18 0x58f 0x0 0x57e 0x3e8 0x56d 0x7d0 0x55c 0xbb8 0x54a 0xfa0 0x537 0x1388 0x525 0x1770 0x512 0x1b58 0x4ff 0x1f40 0x4eb 0x2328 0x4d7 0x2710 0x4c3 0x2af8 0x4ae 0x2ee0 0x49a 0x32c8 0x485 0x36b0 0x470 0x3a98 0x45b 0x3e80 0x445 0x4268 0x430 0x4650 0x41a 0x4a38 0x405 0x4e20 0x3ef 0x5208 0x3da 0x55f0 0x3c4 0x59d8 0x3af 0x5dc0 0x399 0x61a8 0x384 0x6590 0x36f 0x6978 0x35a 0x6d60 0x345 0x7148 0x330 0x7530 0x31c 0x7918 0x307 0x7d00 0x2f3 0x80e8 0x2e0 0x84d0 0x2cc 0x88b8 0x2b9 0x8ca0 0x2a6 0x9088 0x293 0x9470 0x281 0x9858 0x26f 0x9c40 0x25d 0xa028 0x24c 0xa410 0x23b 0xa7f8 0x22b 0xabe0 0x21a 0xafc8 0x20b 0xb3b0 0x1fb 0xb798 0x1ec 0xbb80 0x1dd 0xbf68 0x1cf 0xc350 0x1c1 0xc738 0x1b3 0xcb20 0x1a6 0xcf08 0x199 0xd2f0 0x18c 0xd6d8 0x180 0xdac0 0x174 0xdea8 0x168 0xe290 0x15d 0xe678 0x152 0xea60 0x147 0xee48 0x13d 0xf230 0x133 0xf618 0x129 0xfa00 0x120 0xfde8 0x117 0x101d0 0x10e 0x105b8 0x105 0x109a0 0xfd 0x10d88 0xf5 0x11170 0xed 0x11558 0xe6 0x11940 0xde 0x11d28 0xd7 0x12110 0xd1 0x124f8 0xca 0x128e0 0xc4 0x12cc8 0xbd 0x130b0 0xb7 0x13498 0xb2 0x13880 0xac 0x13c68 0xa7 0x14050 0xa1 0x14438 0x9c 0x14820 0x97 0x14c08 0x93 0x14ff0 0x8e 0x153d8 0x8a 0x157c0 0x85 0x15ba8 0x81 0x15f90 0x7d 0x16378 0x79 0x16760 0x76 0x16b48 0x72 0x16f30 0x6f 0x17318 0x6b 0x17700 0x68 0x17ae8 0x65 0x17ed0 0x62 0x182b8 0x5f 0x186a0 0x5c 0x18a88 0x59 0x18e70 0x57 0x19258 0x54 0x19640 0x51 0x19a28 0x4f 0x19e10 0x4d 0x1a1f8 0x4a 0x1a5e0 0x48 0x1a9c8 0x46 0x1adb0 0x44 0x1b198 0x42 0x1b580 0x40 0x1b968 0x3e 0x1bd50 0x3d 0x1c138 0x3b 0x1c520 0x39 0x1c908 0x38 0x1ccf0 0x36 0x1d0d8 0x34 0x1d4c0 0x33 0x1d8a8 0x32 0x1dc90 0x30 0x1e078 0x2f 0x1e460 0x2e 0x1e848 0x2c>;
	};

	thermal-zones {
		phandle = <0xe6>;

		ap_ntc {
			phandle = <0xe8>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1e>;
		};

		consys {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x21>;
		};

		cpu_big1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b 0x5>;
		};

		cpu_big2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b 0x6>;
		};

		cpu_big3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b 0x7>;
		};

		cpu_big4 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b 0x8>;
		};

		cpu_little1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b 0x1>;
		};

		cpu_little2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b 0x2>;
		};

		cpu_little3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b 0x3>;
		};

		cpu_little4 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b 0x4>;
		};

		gpu1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b 0xa>;
		};

		gpu2 {
			polling-delay = <0x1f4>;
			polling-delay-passive = <0xc>;
			thermal-sensors = <0x1b 0x9>;

			cooling-maps {

				map0 {
					contribution = <0x400>;
					cooling-device = <0x1d 0xffffffff 0xffffffff>;
					trip = <0x1c>;
				};
			};

			trips {

				trip-point@0 {
					hysteresis = <0x7d0>;
					phandle = <0x1c>;
					temperature = <0x14c08>;
					type = "passive";
				};
			};
		};

		ltepa_ntc {
			phandle = <0xe9>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1f>;
		};

		md {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b 0xd>;
		};

		pmic6366_bk1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x20 0x1>;
		};

		pmic6366_bk2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x20 0x2>;
		};

		pmic6366_bk3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x20 0x3>;
		};

		pmic6366_pmu {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x20 0x0>;
		};

		soc1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b 0xb>;
		};

		soc2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b 0xc>;
		};

		soc_max {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b 0x0>;

			trips {

				soc_max_crit@0 {
					hysteresis = <0x7d0>;
					phandle = <0xe7>;
					temperature = <0x1bb5c>;
					type = "critical";
				};
			};
		};
	};

	timer {
		clock-frequency = <0xc65d40>;
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0xd 0x4 0x0 0x1 0xe 0x4 0x0 0x1 0xb 0x4 0x0 0x1 0xa 0x4 0x0>;
		phandle = <0xef>;
	};

	tinysys_mbox@10451000 {
		#mbox-cells = <0x1>;
		compatible = "mediatek,tinysys_mbox";
		interrupts = <0x0 0x114 0x4 0x0 0x0 0x115 0x4 0x0>;
		phandle = <0x14>;
		reg = <0x0 0x10451000 0x0 0x1000 0x0 0x10461000 0x0 0x1000>;
		shmem = <0x15 0x16>;
	};

	touch {
		compatible = "mediatek,touch";
		phandle = <0xfb>;
	};

	touch_panel {
		compatible = "goodix,touch";
		phandle = <0xfc>;
	};

	trusty {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,trusty-smc-v1";
		ranges;
		tee-id = <0x0>;
		tee-name = "trusty";

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x0 0x76 0x1 0x0>;
		phandle = <0xee>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	wifi-pwrseq {
		compatible = "mmc-pwrseq-simple";
		phandle = <0xd5>;
		status = "disabled";
	};
};
