

================================================================
== Vitis HLS Report for 'FFT_stage_spatial_unroll_6_s'
================================================================
* Date:           Wed Apr  2 21:41:30 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        build
* Solution:       FFT_250MHz (Vivado IP Flow Target)
* Product family: versalpremium
* Target device:  xcvp1802-lsvc4072-3HP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.908 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       42|       42|  0.168 us|  0.168 us|   33|   33|  loop auto-rewind stp (delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- R_Pair_loop_R_Group_loop  |       40|       40|        10|          1|          1|    32|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 4 3 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 
3 --> 5 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten190 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m191 = alloca i32 1"   --->   Operation 14 'alloca' 'm191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k192 = alloca i32 1"   --->   Operation 15 'alloca' 'k192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add_ln368194 = alloca i32 1"   --->   Operation 16 'alloca' 'add_ln368194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.37ns)   --->   "%store_ln0 = store i9 64, i9 %add_ln368194"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %k192"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.37ns)   --->   "%store_ln0 = store i9 0, i9 %m191"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten190"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc116.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%icmp_ln371193 = phi i1 1, void %entry, i1 %xor_ln371, void %fpga_resource_hint.for.inc113.79" [FFT.cpp:371]   --->   Operation 22 'phi' 'icmp_ln371193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten190_load = load i5 %indvar_flatten190" [FFT.cpp:368]   --->   Operation 23 'load' 'indvar_flatten190_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%m191_load = load i9 %m191" [FFT.cpp:368]   --->   Operation 24 'load' 'm191_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%k192_load = load i6 %k192" [FFT.cpp:368]   --->   Operation 25 'load' 'k192_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_ln368194_load = load i9 %add_ln368194" [FFT.cpp:368]   --->   Operation 26 'load' 'add_ln368194_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.59ns)   --->   "%add_ln368_2 = add i5 %indvar_flatten190_load, i5 1" [FFT.cpp:368]   --->   Operation 27 'add' 'add_ln368_2' <Predicate = true> <Delay = 0.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.31ns)   --->   "%select_ln368 = select i1 %icmp_ln371193, i6 %k192_load, i6 0" [FFT.cpp:368]   --->   Operation 28 'select' 'select_ln368' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.32ns)   --->   "%m = select i1 %icmp_ln371193, i9 %m191_load, i9 %add_ln368194_load" [FFT.cpp:368]   --->   Operation 29 'select' 'm' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln371 = trunc i6 %select_ln368" [FFT.cpp:371]   --->   Operation 30 'trunc' 'trunc_ln371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.07ns)   --->   "%c = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i5, i5 0, i32 1, i5 4, i32 0.92388, i5 8, i32 0.707107, i5 12, i32 0.382683, i5 16, i32 6.12323e-17, i5 20, i32 -0.382683, i5 24, i32 -0.707107, i5 28, i32 -0.92388, i32 <undef>, i5 %trunc_ln371" [FFT.cpp:371]   --->   Operation 31 'sparsemux' 'c' <Predicate = true> <Delay = 1.07> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.07ns)   --->   "%d = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i5, i5 0, i32 -0, i5 4, i32 -0.382683, i5 8, i32 -0.707107, i5 12, i32 -0.92388, i5 16, i32 -1, i5 20, i32 -0.92388, i5 24, i32 -0.707107, i5 28, i32 -0.382683, i32 <undef>, i5 %trunc_ln371" [FFT.cpp:371]   --->   Operation 32 'sparsemux' 'd' <Predicate = true> <Delay = 1.07> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %m, i32 5, i32 7" [FFT.cpp:381]   --->   Operation 33 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %select_ln368, i32 2, i32 4" [FFT.cpp:381]   --->   Operation 34 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp, i3 %tmp_s" [FFT.cpp:381]   --->   Operation 35 'bitconcatenate' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln381 = zext i6 %lshr_ln" [FFT.cpp:381]   --->   Operation 36 'zext' 'zext_ln381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %m, i32 6, i32 7" [FFT.cpp:7->FFT.cpp:381]   --->   Operation 37 'partselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i3, i2 %tmp_224, i1 1, i3 %tmp_s" [FFT.cpp:7->FFT.cpp:381]   --->   Operation 38 'bitconcatenate' 'or_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i6 %or_ln7" [FFT.cpp:7->FFT.cpp:381]   --->   Operation 39 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 40 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 41 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d0_real = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr"   --->   Operation 42 'muxlogic' 'muxLogicRAMAddr_to_d0_real' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.41ns) (share mux size 2)   --->   "%d0_real = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 43 'load' 'd0_real' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d0_imag = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr"   --->   Operation 44 'muxlogic' 'muxLogicRAMAddr_to_d0_imag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.41ns) (share mux size 2)   --->   "%d0_imag = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 45 'load' 'd0_imag' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 46 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 47 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_a = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1"   --->   Operation 48 'muxlogic' 'muxLogicRAMAddr_to_a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.41ns) (share mux size 2)   --->   "%a = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 49 'load' 'a' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1_real_7 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1"   --->   Operation 50 'muxlogic' 'muxLogicRAMAddr_to_d1_real_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.41ns) (share mux size 2)   --->   "%d1_real_7 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 51 'load' 'd1_real_7' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 52 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 53 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 54 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 55 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 56 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 57 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 58 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 59 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.07ns)   --->   "%tw_26_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i5, i5 0, i32 0.995185, i5 4, i32 0.881921, i5 8, i32 0.634393, i5 12, i32 0.290285, i5 16, i32 -0.0980171, i5 20, i32 -0.471397, i5 24, i32 -0.77301, i5 28, i32 -0.95694, i32 <undef>, i5 %trunc_ln371" [FFT.cpp:371]   --->   Operation 60 'sparsemux' 'tw_26_i' <Predicate = true> <Delay = 1.07> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.07ns)   --->   "%tw_28_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i5, i5 0, i32 0.980785, i5 4, i32 0.83147, i5 8, i32 0.55557, i5 12, i32 0.19509, i5 16, i32 -0.19509, i5 20, i32 -0.55557, i5 24, i32 -0.83147, i5 28, i32 -0.980785, i32 <undef>, i5 %trunc_ln371" [FFT.cpp:371]   --->   Operation 61 'sparsemux' 'tw_28_i' <Predicate = true> <Delay = 1.07> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.07ns)   --->   "%tw = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i5, i5 0, i32 0.95694, i5 4, i32 0.77301, i5 8, i32 0.471397, i5 12, i32 0.0980171, i5 16, i32 -0.290285, i5 20, i32 -0.634393, i5 24, i32 -0.881921, i5 28, i32 -0.995185, i32 <undef>, i5 %trunc_ln371" [FFT.cpp:371]   --->   Operation 62 'sparsemux' 'tw' <Predicate = true> <Delay = 1.07> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.07ns)   --->   "%tw_27_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i5, i5 0, i32 -0.0980171, i5 4, i32 -0.471397, i5 8, i32 -0.77301, i5 12, i32 -0.95694, i5 16, i32 -0.995185, i5 20, i32 -0.881921, i5 24, i32 -0.634393, i5 28, i32 -0.290285, i32 <undef>, i5 %trunc_ln371" [FFT.cpp:371]   --->   Operation 63 'sparsemux' 'tw_27_i' <Predicate = true> <Delay = 1.07> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.07ns)   --->   "%tw_29_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i5, i5 0, i32 -0.19509, i5 4, i32 -0.55557, i5 8, i32 -0.83147, i5 12, i32 -0.980785, i5 16, i32 -0.980785, i5 20, i32 -0.83147, i5 24, i32 -0.55557, i5 28, i32 -0.19509, i32 <undef>, i5 %trunc_ln371" [FFT.cpp:371]   --->   Operation 64 'sparsemux' 'tw_29_i' <Predicate = true> <Delay = 1.07> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.07ns)   --->   "%tw_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i5, i5 0, i32 -0.290285, i5 4, i32 -0.634393, i5 8, i32 -0.881921, i5 12, i32 -0.995185, i5 16, i32 -0.95694, i5 20, i32 -0.77301, i5 24, i32 -0.471397, i5 28, i32 -0.0980171, i32 <undef>, i5 %trunc_ln371" [FFT.cpp:371]   --->   Operation 65 'sparsemux' 'tw_14' <Predicate = true> <Delay = 1.07> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 66 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 67 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 68 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 69 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr"   --->   Operation 70 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 71 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1"   --->   Operation 72 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 73 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr"   --->   Operation 74 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 75 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_1"   --->   Operation 76 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 77 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr"   --->   Operation 78 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 79 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_1"   --->   Operation 80 'muxlogic' 'muxLogicRAMAddr_to_d1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (0.41ns) (share mux size 2)   --->   "%d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 81 'load' 'd1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr"   --->   Operation 82 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 83 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1"   --->   Operation 84 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 85 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr"   --->   Operation 86 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 87 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_1"   --->   Operation 88 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 89 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr"   --->   Operation 90 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 91 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1_14 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_1"   --->   Operation 92 'muxlogic' 'muxLogicRAMAddr_to_d1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (0.41ns) (share mux size 2)   --->   "%d1_14 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 93 'load' 'd1_14' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 94 [1/1] (0.59ns)   --->   "%k = add i6 %select_ln368, i6 4" [FFT.cpp:371]   --->   Operation 94 'add' 'k' <Predicate = true> <Delay = 0.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k, i32 5" [FFT.cpp:371]   --->   Operation 95 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.24ns)   --->   "%xor_ln371 = xor i1 %tmp_3, i1 1" [FFT.cpp:371]   --->   Operation 96 'xor' 'xor_ln371' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.62ns)   --->   "%add_ln368 = add i9 %m, i9 64" [FFT.cpp:368]   --->   Operation 97 'add' 'add_ln368' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.48ns)   --->   "%icmp_ln368 = icmp_eq  i5 %indvar_flatten190_load, i5 31" [FFT.cpp:368]   --->   Operation 98 'icmp' 'icmp_ln368' <Predicate = true> <Delay = 0.48> <CoreInst = "ICmp_EQ">   --->   Core 152 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.37ns)   --->   "%store_ln368 = store i9 %add_ln368, i9 %add_ln368194" [FFT.cpp:368]   --->   Operation 99 'store' 'store_ln368' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 100 [1/1] (0.38ns)   --->   "%store_ln371 = store i6 %k, i6 %k192" [FFT.cpp:371]   --->   Operation 100 'store' 'store_ln371' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 101 [1/1] (0.37ns)   --->   "%store_ln368 = store i9 %m, i9 %m191" [FFT.cpp:368]   --->   Operation 101 'store' 'store_ln368' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 102 [1/1] (0.38ns)   --->   "%store_ln368 = store i5 %add_ln368_2, i5 %indvar_flatten190" [FFT.cpp:368]   --->   Operation 102 'store' 'store_ln368' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln368 = br i1 %icmp_ln368, void %for.inc116.i, void %FFT_stage_spatial_unroll<6>.exit" [FFT.cpp:368]   --->   Operation 103 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.90>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @R_Pair_loop_R_Group_loop_str"   --->   Operation 104 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 105 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specperformance_ln369 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:369]   --->   Operation 106 'specperformance' 'specperformance_ln369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73" [FFT.cpp:0]   --->   Operation 107 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d0_real = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 108 'load' 'd0_real' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 109 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d0_imag = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 109 'load' 'd0_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 110 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%a = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 110 'load' 'a' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 111 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d1_real_7 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 111 'load' 'd1_real_7' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 112 [1/1] (0.48ns)   --->   "%switch_ln13 = switch i5 %trunc_ln371, void %fpga_resource_hint.if.then4.i.81, i5 16, void %if.then.i.i, i5 0, void %fpga_resource_hint.for.inc113.79" [FFT.cpp:13->FFT.cpp:381]   --->   Operation 112 'switch' 'switch_ln13' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 113 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd = muxlogic i32 %d1_real_7"   --->   Operation 113 'muxlogic' 'muxLogicI0_to_bd' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.70>
ST_2 : Operation 114 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd = muxlogic i32 %d"   --->   Operation 114 'muxlogic' 'muxLogicI1_to_bd' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.70>
ST_2 : Operation 115 [1/1] (2.13ns) (share mux size 8)   --->   "%bd = fmul i32 %d1_real_7, i32 %d" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 115 'fmul' 'bd' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc = muxlogic i32 %d1_real_7"   --->   Operation 116 'muxlogic' 'muxLogicI0_to_bc' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.70>
ST_2 : Operation 117 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc = muxlogic i32 %c"   --->   Operation 117 'muxlogic' 'muxLogicI1_to_bc' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.70>
ST_2 : Operation 118 [1/1] (2.13ns) (share mux size 8)   --->   "%bc = fmul i32 %d1_real_7, i32 %c" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 118 'fmul' 'bc' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 119 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 120 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 120 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 121 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 121 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 122 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 122 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 123 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 123 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 124 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 124 'load' 'd1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 125 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 125 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 126 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 126 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 127 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1"   --->   Operation 127 'muxlogic' 'muxLogicI0_to_bd_7_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 128 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd_7_i = muxlogic i32 %tw_27_i"   --->   Operation 128 'muxlogic' 'muxLogicI1_to_bd_7_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 129 [1/1] (2.13ns) (share mux size 8)   --->   "%bd_7_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1, i32 %tw_27_i" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 129 'fmul' 'bd_7_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1"   --->   Operation 130 'muxlogic' 'muxLogicI0_to_bc_7_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 131 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc_7_i = muxlogic i32 %tw_26_i"   --->   Operation 131 'muxlogic' 'muxLogicI1_to_bc_7_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 132 [1/1] (2.13ns) (share mux size 8)   --->   "%bc_7_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1, i32 %tw_26_i" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 132 'fmul' 'bc_7_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 133 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 134 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 134 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 135 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1"   --->   Operation 135 'muxlogic' 'muxLogicI0_to_bd_8_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 136 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd_8_i = muxlogic i32 %tw_29_i"   --->   Operation 136 'muxlogic' 'muxLogicI1_to_bd_8_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 137 [1/1] (2.13ns) (share mux size 8)   --->   "%bd_8_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1, i32 %tw_29_i" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 137 'fmul' 'bd_8_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1"   --->   Operation 138 'muxlogic' 'muxLogicI0_to_bc_8_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 139 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc_8_i = muxlogic i32 %tw_28_i"   --->   Operation 139 'muxlogic' 'muxLogicI1_to_bc_8_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 140 [1/1] (2.13ns) (share mux size 8)   --->   "%bc_8_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1, i32 %tw_28_i" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 140 'fmul' 'bc_8_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 141 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 142 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d1_14 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 142 'load' 'd1_14' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 143 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd_3 = muxlogic i32 %d1_14"   --->   Operation 143 'muxlogic' 'muxLogicI0_to_bd_3' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 144 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd_3 = muxlogic i32 %tw_14"   --->   Operation 144 'muxlogic' 'muxLogicI1_to_bd_3' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 145 [1/1] (2.13ns) (share mux size 8)   --->   "%bd_3 = fmul i32 %d1_14, i32 %tw_14" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 145 'fmul' 'bd_3' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc_3 = muxlogic i32 %d1_14"   --->   Operation 146 'muxlogic' 'muxLogicI0_to_bc_3' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 147 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc_3 = muxlogic i32 %tw"   --->   Operation 147 'muxlogic' 'muxLogicI1_to_bc_3' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 148 [1/1] (2.13ns) (share mux size 8)   --->   "%bc_3 = fmul i32 %d1_14, i32 %tw" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 148 'fmul' 'bc_3' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 3> <Delay = 2.88>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %a" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 149 'bitcast' 'bitcast_ln16' <Predicate = (trunc_ln371 == 16)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln16, i32 31" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 150 'bitselect' 'bit_sel' <Predicate = (trunc_ln371 == 16)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.24ns)   --->   "%xor_ln16 = xor i1 %bit_sel, i1 1" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 151 'xor' 'xor_ln16' <Predicate = (trunc_ln371 == 16)> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i32 %bitcast_ln16" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 152 'trunc' 'trunc_ln16' <Predicate = (trunc_ln371 == 16)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln16, i31 %trunc_ln16" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 153 'bitconcatenate' 'xor_ln' <Predicate = (trunc_ln371 == 16)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%d1_imag_7 = bitcast i32 %xor_ln" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 154 'bitcast' 'd1_imag_7' <Predicate = (trunc_ln371 == 16)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.43ns)   --->   "%br_ln17 = br void %fpga_resource_hint.for.inc113.79" [FFT.cpp:17->FFT.cpp:381]   --->   Operation 155 'br' 'br_ln17' <Predicate = (trunc_ln371 == 16)> <Delay = 0.43>
ST_3 : Operation 156 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real = muxlogic i32 %a"   --->   Operation 156 'muxlogic' 'muxLogicI0_to_d1_real' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 157 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real = muxlogic i32 %c"   --->   Operation 157 'muxlogic' 'muxLogicI1_to_d1_real' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 158 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real = muxlogic i32 %bd"   --->   Operation 158 'muxlogic' 'muxLogicI2_to_d1_real' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real = fmsub i32 @_ssdm_op_FMSUB, i32 %a, i32 %c, i32 %bd" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 159 'fmsub' 'd1_real' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 160 'specfucore' 'specfucore_ln19' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 161 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag = muxlogic i32 %a"   --->   Operation 161 'muxlogic' 'muxLogicI0_to_d1_imag' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 162 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag = muxlogic i32 %d"   --->   Operation 162 'muxlogic' 'muxLogicI1_to_d1_imag' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 163 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag = muxlogic i32 %bc"   --->   Operation 163 'muxlogic' 'muxLogicI2_to_d1_imag' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag = fmadd i32 @_ssdm_op_FMADD, i32 %a, i32 %d, i32 %bc" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 164 'fmadd' 'd1_imag' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 165 'specfucore' 'specfucore_ln20' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 166 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_14_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1"   --->   Operation 166 'muxlogic' 'muxLogicI0_to_d1_real_14_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_14_i = muxlogic i32 %tw_26_i"   --->   Operation 167 'muxlogic' 'muxLogicI1_to_d1_real_14_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_14_i = muxlogic i32 %bd_7_i"   --->   Operation 168 'muxlogic' 'muxLogicI2_to_d1_real_14_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real_14_i = fmsub i32 @_ssdm_op_FMSUB, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1, i32 %tw_26_i, i32 %bd_7_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 169 'fmsub' 'd1_real_14_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_14_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 170 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_14_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1"   --->   Operation 171 'muxlogic' 'muxLogicI0_to_d1_imag_14_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_14_i = muxlogic i32 %tw_27_i"   --->   Operation 172 'muxlogic' 'muxLogicI1_to_d1_imag_14_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_14_i = muxlogic i32 %bc_7_i"   --->   Operation 173 'muxlogic' 'muxLogicI2_to_d1_imag_14_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag_14_i = fmadd i32 @_ssdm_op_FMADD, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1, i32 %tw_27_i, i32 %bc_7_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 174 'fmadd' 'd1_imag_14_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_14_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 175 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1"   --->   Operation 176 'muxlogic' 'muxLogicI0_to_d1_real_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_1_i = muxlogic i32 %tw_28_i"   --->   Operation 177 'muxlogic' 'muxLogicI1_to_d1_real_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_1_i = muxlogic i32 %bd_8_i"   --->   Operation 178 'muxlogic' 'muxLogicI2_to_d1_real_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real_1_i = fmsub i32 @_ssdm_op_FMSUB, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1, i32 %tw_28_i, i32 %bd_8_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 179 'fmsub' 'd1_real_1_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_1_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 180 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1"   --->   Operation 181 'muxlogic' 'muxLogicI0_to_d1_imag_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_1_i = muxlogic i32 %tw_29_i"   --->   Operation 182 'muxlogic' 'muxLogicI1_to_d1_imag_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_1_i = muxlogic i32 %bc_8_i"   --->   Operation 183 'muxlogic' 'muxLogicI2_to_d1_imag_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag_1_i = fmadd i32 @_ssdm_op_FMADD, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1, i32 %tw_29_i, i32 %bc_8_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 184 'fmadd' 'd1_imag_1_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_1_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 185 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_9 = muxlogic i32 %d1"   --->   Operation 186 'muxlogic' 'muxLogicI0_to_d1_real_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_9 = muxlogic i32 %tw"   --->   Operation 187 'muxlogic' 'muxLogicI1_to_d1_real_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_9 = muxlogic i32 %bd_3"   --->   Operation 188 'muxlogic' 'muxLogicI2_to_d1_real_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real_9 = fmsub i32 @_ssdm_op_FMSUB, i32 %d1, i32 %tw, i32 %bd_3" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 189 'fmsub' 'd1_real_9' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_9, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 190 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_9 = muxlogic i32 %d1"   --->   Operation 191 'muxlogic' 'muxLogicI0_to_d1_imag_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_9 = muxlogic i32 %tw_14"   --->   Operation 192 'muxlogic' 'muxLogicI1_to_d1_imag_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_9 = muxlogic i32 %bc_3"   --->   Operation 193 'muxlogic' 'muxLogicI2_to_d1_imag_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag_9 = fmadd i32 @_ssdm_op_FMADD, i32 %d1, i32 %tw_14, i32 %bc_3" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 194 'fmadd' 'd1_imag_9' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_9, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 195 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.43>
ST_4 : Operation 196 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real = muxlogic i32 %a"   --->   Operation 196 'muxlogic' 'muxLogicI0_to_d1_real' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.43>
ST_4 : Operation 197 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real = muxlogic i32 %c"   --->   Operation 197 'muxlogic' 'muxLogicI1_to_d1_real' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.43>
ST_4 : Operation 198 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real = muxlogic i32 %bd"   --->   Operation 198 'muxlogic' 'muxLogicI2_to_d1_real' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.43>
ST_4 : Operation 199 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag = muxlogic i32 %a"   --->   Operation 199 'muxlogic' 'muxLogicI0_to_d1_imag' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.43>
ST_4 : Operation 200 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag = muxlogic i32 %d"   --->   Operation 200 'muxlogic' 'muxLogicI1_to_d1_imag' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.43>
ST_4 : Operation 201 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag = muxlogic i32 %bc"   --->   Operation 201 'muxlogic' 'muxLogicI2_to_d1_imag' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.43>
ST_4 : Operation 202 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_14_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1"   --->   Operation 202 'muxlogic' 'muxLogicI0_to_d1_real_14_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 203 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_14_i = muxlogic i32 %tw_26_i"   --->   Operation 203 'muxlogic' 'muxLogicI1_to_d1_real_14_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 204 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_14_i = muxlogic i32 %bd_7_i"   --->   Operation 204 'muxlogic' 'muxLogicI2_to_d1_real_14_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 205 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_14_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1"   --->   Operation 205 'muxlogic' 'muxLogicI0_to_d1_imag_14_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 206 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_14_i = muxlogic i32 %tw_27_i"   --->   Operation 206 'muxlogic' 'muxLogicI1_to_d1_imag_14_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 207 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_14_i = muxlogic i32 %bc_7_i"   --->   Operation 207 'muxlogic' 'muxLogicI2_to_d1_imag_14_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 208 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1"   --->   Operation 208 'muxlogic' 'muxLogicI0_to_d1_real_1_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 209 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_1_i = muxlogic i32 %tw_28_i"   --->   Operation 209 'muxlogic' 'muxLogicI1_to_d1_real_1_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 210 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_1_i = muxlogic i32 %bd_8_i"   --->   Operation 210 'muxlogic' 'muxLogicI2_to_d1_real_1_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 211 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1"   --->   Operation 211 'muxlogic' 'muxLogicI0_to_d1_imag_1_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 212 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_1_i = muxlogic i32 %tw_29_i"   --->   Operation 212 'muxlogic' 'muxLogicI1_to_d1_imag_1_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 213 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_1_i = muxlogic i32 %bc_8_i"   --->   Operation 213 'muxlogic' 'muxLogicI2_to_d1_imag_1_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 214 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_9 = muxlogic i32 %d1"   --->   Operation 214 'muxlogic' 'muxLogicI0_to_d1_real_9' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 215 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_9 = muxlogic i32 %tw"   --->   Operation 215 'muxlogic' 'muxLogicI1_to_d1_real_9' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 216 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_9 = muxlogic i32 %bd_3"   --->   Operation 216 'muxlogic' 'muxLogicI2_to_d1_real_9' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 217 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_9 = muxlogic i32 %d1"   --->   Operation 217 'muxlogic' 'muxLogicI0_to_d1_imag_9' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 218 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_9 = muxlogic i32 %tw_14"   --->   Operation 218 'muxlogic' 'muxLogicI1_to_d1_imag_9' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 219 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_9 = muxlogic i32 %bc_3"   --->   Operation 219 'muxlogic' 'muxLogicI2_to_d1_imag_9' <Predicate = true> <Delay = 0.43>

State 5 <SV = 4> <Delay = 1.22>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%rbegin18_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 220 'specregionbegin' 'rbegin18_i' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin18_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 221 'specregionend' 'rend22_i' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 222 'specregionbegin' 'rbegin19_i' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin19_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 223 'specregionend' 'rend20_i' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.43ns)   --->   "%br_ln30 = br void %fpga_resource_hint.for.inc113.79" [FFT.cpp:30->FFT.cpp:381]   --->   Operation 224 'br' 'br_ln30' <Predicate = (trunc_ln371 != 16 & trunc_ln371 != 0)> <Delay = 0.43>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%d1_real_8 = phi i32 %d1_real_7, void %if.then.i.i, i32 %d1_real, void %fpga_resource_hint.if.then4.i.81, i32 %a, void %for.inc116.i"   --->   Operation 225 'phi' 'd1_real_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%d1_imag_8 = phi i32 %d1_imag_7, void %if.then.i.i, i32 %d1_imag, void %fpga_resource_hint.if.then4.i.81, i32 %d1_real_7, void %for.inc116.i"   --->   Operation 226 'phi' 'd1_imag_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0_real"   --->   Operation 227 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 228 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1_real_8"   --->   Operation 228 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 229 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_imag"   --->   Operation 229 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 230 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_8"   --->   Operation 230 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 231 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0_real"   --->   Operation 231 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 232 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1_real_8"   --->   Operation 232 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 233 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_imag"   --->   Operation 233 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 234 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_8"   --->   Operation 234 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 235 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load"   --->   Operation 235 'muxlogic' 'muxLogicI0_to_d2_real_7_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 236 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_7_i = muxlogic i32 %d1_real_14_i"   --->   Operation 236 'muxlogic' 'muxLogicI1_to_d2_real_7_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 237 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load"   --->   Operation 237 'muxlogic' 'muxLogicI0_to_d2_imag_7_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 238 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_7_i = muxlogic i32 %d1_imag_14_i"   --->   Operation 238 'muxlogic' 'muxLogicI1_to_d2_imag_7_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 239 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load"   --->   Operation 239 'muxlogic' 'muxLogicI0_to_d3_real_7_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 240 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_7_i = muxlogic i32 %d1_real_14_i"   --->   Operation 240 'muxlogic' 'muxLogicI1_to_d3_real_7_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 241 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load"   --->   Operation 241 'muxlogic' 'muxLogicI0_to_d3_imag_7_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 242 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_7_i = muxlogic i32 %d1_imag_14_i"   --->   Operation 242 'muxlogic' 'muxLogicI1_to_d3_imag_7_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 243 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load"   --->   Operation 243 'muxlogic' 'muxLogicI0_to_d2_real_8_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 244 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_8_i = muxlogic i32 %d1_real_1_i"   --->   Operation 244 'muxlogic' 'muxLogicI1_to_d2_real_8_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 245 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load"   --->   Operation 245 'muxlogic' 'muxLogicI0_to_d2_imag_8_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 246 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_8_i = muxlogic i32 %d1_imag_1_i"   --->   Operation 246 'muxlogic' 'muxLogicI1_to_d2_imag_8_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 247 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load"   --->   Operation 247 'muxlogic' 'muxLogicI0_to_d3_real_8_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 248 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_8_i = muxlogic i32 %d1_real_1_i"   --->   Operation 248 'muxlogic' 'muxLogicI1_to_d3_real_8_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 249 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load"   --->   Operation 249 'muxlogic' 'muxLogicI0_to_d3_imag_8_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 250 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_8_i = muxlogic i32 %d1_imag_1_i"   --->   Operation 250 'muxlogic' 'muxLogicI1_to_d3_imag_8_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 251 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_3 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load"   --->   Operation 251 'muxlogic' 'muxLogicI0_to_d2_real_3' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 252 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_3 = muxlogic i32 %d1_real_9"   --->   Operation 252 'muxlogic' 'muxLogicI1_to_d2_real_3' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 253 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_3 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load"   --->   Operation 253 'muxlogic' 'muxLogicI0_to_d2_imag_3' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 254 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_3 = muxlogic i32 %d1_imag_9"   --->   Operation 254 'muxlogic' 'muxLogicI1_to_d2_imag_3' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 255 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_3 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load"   --->   Operation 255 'muxlogic' 'muxLogicI0_to_d3_real_3' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 256 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_3 = muxlogic i32 %d1_real_9"   --->   Operation 256 'muxlogic' 'muxLogicI1_to_d3_real_3' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 257 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_3 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load"   --->   Operation 257 'muxlogic' 'muxLogicI0_to_d3_imag_3' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 258 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_3 = muxlogic i32 %d1_imag_9"   --->   Operation 258 'muxlogic' 'muxLogicI1_to_d3_imag_3' <Predicate = true> <Delay = 0.78>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 259 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0_real"   --->   Operation 259 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1_real_8"   --->   Operation 260 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 261 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_8" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 261 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_imag"   --->   Operation 262 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 263 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_8"   --->   Operation 263 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 264 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 264 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0_real"   --->   Operation 265 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 266 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1_real_8"   --->   Operation 266 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 267 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_8" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 267 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 268 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_imag"   --->   Operation 268 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 269 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_8"   --->   Operation 269 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 270 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 270 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 271 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load"   --->   Operation 271 'muxlogic' 'muxLogicI0_to_d2_real_7_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 272 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_7_i = muxlogic i32 %d1_real_14_i"   --->   Operation 272 'muxlogic' 'muxLogicI1_to_d2_real_7_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 273 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_7_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_14_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 273 'fadd' 'd2_real_7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 274 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load"   --->   Operation 274 'muxlogic' 'muxLogicI0_to_d2_imag_7_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 275 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_7_i = muxlogic i32 %d1_imag_14_i"   --->   Operation 275 'muxlogic' 'muxLogicI1_to_d2_imag_7_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 276 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_7_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_14_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 276 'fadd' 'd2_imag_7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 277 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load"   --->   Operation 277 'muxlogic' 'muxLogicI0_to_d3_real_7_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 278 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_7_i = muxlogic i32 %d1_real_14_i"   --->   Operation 278 'muxlogic' 'muxLogicI1_to_d3_real_7_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 279 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_7_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_14_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 279 'fsub' 'd3_real_7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 280 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load"   --->   Operation 280 'muxlogic' 'muxLogicI0_to_d3_imag_7_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 281 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_7_i = muxlogic i32 %d1_imag_14_i"   --->   Operation 281 'muxlogic' 'muxLogicI1_to_d3_imag_7_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 282 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_7_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_14_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 282 'fsub' 'd3_imag_7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load"   --->   Operation 283 'muxlogic' 'muxLogicI0_to_d2_real_8_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 284 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_8_i = muxlogic i32 %d1_real_1_i"   --->   Operation 284 'muxlogic' 'muxLogicI1_to_d2_real_8_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 285 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_8_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load, i32 %d1_real_1_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 285 'fadd' 'd2_real_8_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load"   --->   Operation 286 'muxlogic' 'muxLogicI0_to_d2_imag_8_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 287 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_8_i = muxlogic i32 %d1_imag_1_i"   --->   Operation 287 'muxlogic' 'muxLogicI1_to_d2_imag_8_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 288 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_8_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load, i32 %d1_imag_1_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 288 'fadd' 'd2_imag_8_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load"   --->   Operation 289 'muxlogic' 'muxLogicI0_to_d3_real_8_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 290 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_8_i = muxlogic i32 %d1_real_1_i"   --->   Operation 290 'muxlogic' 'muxLogicI1_to_d3_real_8_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 291 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_8_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load, i32 %d1_real_1_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 291 'fsub' 'd3_real_8_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load"   --->   Operation 292 'muxlogic' 'muxLogicI0_to_d3_imag_8_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 293 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_8_i = muxlogic i32 %d1_imag_1_i"   --->   Operation 293 'muxlogic' 'muxLogicI1_to_d3_imag_8_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 294 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_8_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load, i32 %d1_imag_1_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 294 'fsub' 'd3_imag_8_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 295 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_3 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load"   --->   Operation 295 'muxlogic' 'muxLogicI0_to_d2_real_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 296 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_3 = muxlogic i32 %d1_real_9"   --->   Operation 296 'muxlogic' 'muxLogicI1_to_d2_real_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 297 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load, i32 %d1_real_9" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 297 'fadd' 'd2_real_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 298 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_3 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load"   --->   Operation 298 'muxlogic' 'muxLogicI0_to_d2_imag_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 299 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_3 = muxlogic i32 %d1_imag_9"   --->   Operation 299 'muxlogic' 'muxLogicI1_to_d2_imag_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 300 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load, i32 %d1_imag_9" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 300 'fadd' 'd2_imag_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 301 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_3 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load"   --->   Operation 301 'muxlogic' 'muxLogicI0_to_d3_real_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 302 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_3 = muxlogic i32 %d1_real_9"   --->   Operation 302 'muxlogic' 'muxLogicI1_to_d3_real_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 303 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load, i32 %d1_real_9" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 303 'fsub' 'd3_real_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 304 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_3 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load"   --->   Operation 304 'muxlogic' 'muxLogicI0_to_d3_imag_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 305 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_3 = muxlogic i32 %d1_imag_9"   --->   Operation 305 'muxlogic' 'muxLogicI1_to_d3_imag_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 306 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load, i32 %d1_imag_9" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 306 'fsub' 'd3_imag_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 307 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_8" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 307 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 308 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 308 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_8" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 309 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 310 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 310 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 311 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_7_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_14_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 311 'fadd' 'd2_real_7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 312 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_7_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_14_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 312 'fadd' 'd2_imag_7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_7_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_14_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 313 'fsub' 'd3_real_7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 314 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_7_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_14_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 314 'fsub' 'd3_imag_7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 315 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_8_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load, i32 %d1_real_1_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 315 'fadd' 'd2_real_8_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_8_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load, i32 %d1_imag_1_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 316 'fadd' 'd2_imag_8_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 317 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_8_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load, i32 %d1_real_1_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 317 'fsub' 'd3_real_8_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 318 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_8_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load, i32 %d1_imag_1_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 318 'fsub' 'd3_imag_8_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load, i32 %d1_real_9" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 319 'fadd' 'd2_real_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load, i32 %d1_imag_9" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 320 'fadd' 'd2_imag_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 321 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load, i32 %d1_real_9" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 321 'fsub' 'd3_real_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 322 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load, i32 %d1_imag_9" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 322 'fsub' 'd3_imag_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 323 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_8" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 323 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 324 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 324 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 325 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_8" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 325 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 326 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 326 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 327 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_7_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_14_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 327 'fadd' 'd2_real_7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 328 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_7_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_14_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 328 'fadd' 'd2_imag_7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 329 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_7_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_14_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 329 'fsub' 'd3_real_7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 330 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_7_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_14_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 330 'fsub' 'd3_imag_7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 331 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_8_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load, i32 %d1_real_1_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 331 'fadd' 'd2_real_8_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 332 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_8_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load, i32 %d1_imag_1_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 332 'fadd' 'd2_imag_8_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 333 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_8_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load, i32 %d1_real_1_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 333 'fsub' 'd3_real_8_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 334 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_8_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load, i32 %d1_imag_1_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 334 'fsub' 'd3_imag_8_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 335 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load, i32 %d1_real_9" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 335 'fadd' 'd2_real_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 336 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load, i32 %d1_imag_9" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 336 'fadd' 'd2_imag_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 337 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load, i32 %d1_real_9" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 337 'fsub' 'd3_real_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 338 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load, i32 %d1_imag_9" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 338 'fsub' 'd3_imag_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.48>
ST_9 : Operation 339 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_8" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 339 'fadd' 'd2_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 340 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 341 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 341 'fadd' 'd2_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 342 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 343 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_8" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 343 'fsub' 'd3_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 344 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 345 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 345 'fsub' 'd3_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 346 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 347 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 348 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 349 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 350 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 351 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 352 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 352 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 353 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_7_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_14_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 353 'fadd' 'd2_real_7_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 354 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_7_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 354 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 355 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_7_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_14_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 355 'fadd' 'd2_imag_7_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 356 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_7_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 356 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 357 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_7_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_14_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 357 'fsub' 'd3_real_7_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_7_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 358 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 359 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_7_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_14_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 359 'fsub' 'd3_imag_7_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_7_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 360 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 361 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_8_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load, i32 %d1_real_1_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 361 'fadd' 'd2_real_8_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 362 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_8_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 362 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 363 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_8_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load, i32 %d1_imag_1_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 363 'fadd' 'd2_imag_8_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_8_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 364 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 365 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_8_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load, i32 %d1_real_1_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 365 'fsub' 'd3_real_8_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_8_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 366 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 367 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_8_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load, i32 %d1_imag_1_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 367 'fsub' 'd3_imag_8_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_8_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 368 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 369 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load, i32 %d1_real_9" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 369 'fadd' 'd2_real_3' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_3, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 370 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 371 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load, i32 %d1_imag_9" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 371 'fadd' 'd2_imag_3' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 372 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_3, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 372 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 373 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load, i32 %d1_real_9" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 373 'fsub' 'd3_real_3' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_3, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 374 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 375 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load, i32 %d1_imag_9" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 375 'fsub' 'd3_imag_3' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 376 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_3, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 376 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 377 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 377 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 378 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 378 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 379 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real"   --->   Operation 379 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 380 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr"   --->   Operation 380 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 381 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 381 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 382 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_7_i"   --->   Operation 382 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 383 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr"   --->   Operation 383 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 384 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real_7_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 384 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 385 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_8_i"   --->   Operation 385 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 386 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr"   --->   Operation 386 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 387 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real_8_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 387 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 388 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_3"   --->   Operation 388 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 389 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr"   --->   Operation 389 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 390 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real_3, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 390 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 391 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag"   --->   Operation 391 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 392 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr"   --->   Operation 392 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 393 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 393 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 394 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_7_i"   --->   Operation 394 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 395 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr"   --->   Operation 395 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 396 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag_7_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 396 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 397 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_8_i"   --->   Operation 397 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 398 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr"   --->   Operation 398 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 399 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag_8_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 399 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_3"   --->   Operation 400 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 401 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr"   --->   Operation 401 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 402 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag_3, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 402 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 0.41>
ST_10 : Operation 403 [1/1] (0.00ns)   --->   "%rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_105" [FFT.cpp:41->FFT.cpp:381]   --->   Operation 403 'specregionbegin' 'rbegin17_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 404 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_105, i32 %rbegin17_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 404 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 405 [1/1] (0.00ns)   --->   "%rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 405 'specregionbegin' 'rbegin15_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 406 [1/1] (0.00ns)   --->   "%rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin15_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 406 'specregionend' 'rend16_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 407 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 407 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 408 [1/1] (0.00ns)   --->   "%rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin13_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 408 'specregionend' 'rend14_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 409 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 409 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin11_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 410 'specregionend' 'rend12_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 411 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 412 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 412 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 413 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 413 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 414 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 414 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 415 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 415 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 416 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 416 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 417 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 417 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 418 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin9_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 418 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 419 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 419 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 420 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin7_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 420 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 421 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80" [FFT.cpp:41->FFT.cpp:381]   --->   Operation 421 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 422 [1/1] (0.00ns)   --->   "%rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin5_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 422 'specregionend' 'rend6_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 423 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 423 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 424 [1/1] (0.00ns)   --->   "%rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin3_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 424 'specregionend' 'rend4_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 425 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 425 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 426 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin1_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 426 'specregionend' 'rend2_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 427 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 427 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 428 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 428 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 429 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 429 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 430 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 430 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 431 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real"   --->   Operation 431 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 432 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_2"   --->   Operation 432 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 433 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 433 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 434 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_7_i"   --->   Operation 434 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 435 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_2"   --->   Operation 435 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 436 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real_7_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 436 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 437 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_8_i"   --->   Operation 437 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 438 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr_2"   --->   Operation 438 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 439 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real_8_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 439 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 440 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_3"   --->   Operation 440 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 441 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr_2"   --->   Operation 441 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 442 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real_3, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 442 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 443 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag"   --->   Operation 443 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 444 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_2"   --->   Operation 444 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 445 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 445 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 446 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_7_i"   --->   Operation 446 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 447 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_2"   --->   Operation 447 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 448 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag_7_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 448 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 449 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_8_i"   --->   Operation 449 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 450 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr_2"   --->   Operation 450 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 451 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag_8_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 451 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 452 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_3"   --->   Operation 452 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 453 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr_2"   --->   Operation 453 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 454 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag_3, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 454 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 455 [1/1] (0.38ns)   --->   "%ret_ln368 = ret" [FFT.cpp:368]   --->   Operation 455 'ret' 'ret_ln368' <Predicate = (icmp_ln368)> <Delay = 0.38>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten190                                                                          (alloca           ) [ 01000000000]
m191                                                                                       (alloca           ) [ 01000000000]
k192                                                                                       (alloca           ) [ 01000000000]
add_ln368194                                                                               (alloca           ) [ 01000000000]
store_ln0                                                                                  (store            ) [ 00000000000]
store_ln0                                                                                  (store            ) [ 00000000000]
store_ln0                                                                                  (store            ) [ 00000000000]
store_ln0                                                                                  (store            ) [ 00000000000]
br_ln0                                                                                     (br               ) [ 00000000000]
icmp_ln371193                                                                              (phi              ) [ 01000000000]
indvar_flatten190_load                                                                     (load             ) [ 00000000000]
m191_load                                                                                  (load             ) [ 00000000000]
k192_load                                                                                  (load             ) [ 00000000000]
add_ln368194_load                                                                          (load             ) [ 00000000000]
add_ln368_2                                                                                (add              ) [ 00000000000]
select_ln368                                                                               (select           ) [ 00000000000]
m                                                                                          (select           ) [ 00000000000]
trunc_ln371                                                                                (trunc            ) [ 01111111111]
c                                                                                          (sparsemux        ) [ 01111000000]
d                                                                                          (sparsemux        ) [ 01111000000]
tmp                                                                                        (partselect       ) [ 00000000000]
tmp_s                                                                                      (partselect       ) [ 00000000000]
lshr_ln                                                                                    (bitconcatenate   ) [ 00000000000]
zext_ln381                                                                                 (zext             ) [ 01111111110]
tmp_224                                                                                    (partselect       ) [ 00000000000]
or_ln7                                                                                     (bitconcatenate   ) [ 00000000000]
zext_ln7                                                                                   (zext             ) [ 01111111111]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr                      (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr                      (getelementptr    ) [ 01100000000]
muxLogicRAMAddr_to_d0_real                                                                 (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_d0_imag                                                                 (muxlogic         ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1                    (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1                    (getelementptr    ) [ 01100000000]
muxLogicRAMAddr_to_a                                                                       (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_d1_real_7                                                               (muxlogic         ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr                      (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr                      (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1                    (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1                    (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr                      (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr                      (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_1                    (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_1                    (getelementptr    ) [ 01100000000]
tw_26_i                                                                                    (sparsemux        ) [ 01111000000]
tw_28_i                                                                                    (sparsemux        ) [ 01111000000]
tw                                                                                         (sparsemux        ) [ 01111000000]
tw_27_i                                                                                    (sparsemux        ) [ 01111000000]
tw_29_i                                                                                    (sparsemux        ) [ 01111000000]
tw_14                                                                                      (sparsemux        ) [ 01111000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr                      (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr                      (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_1                    (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_1                    (getelementptr    ) [ 01100000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load   (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1 (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load   (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1 (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load   (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_d1                                                                      (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load   (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1 (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load   (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1 (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load   (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_d1_14                                                                   (muxlogic         ) [ 00000000000]
k                                                                                          (add              ) [ 00000000000]
tmp_3                                                                                      (bitselect        ) [ 00000000000]
xor_ln371                                                                                  (xor              ) [ 01000000000]
add_ln368                                                                                  (add              ) [ 00000000000]
icmp_ln368                                                                                 (icmp             ) [ 01111111111]
store_ln368                                                                                (store            ) [ 00000000000]
store_ln371                                                                                (store            ) [ 00000000000]
store_ln368                                                                                (store            ) [ 00000000000]
store_ln368                                                                                (store            ) [ 00000000000]
br_ln368                                                                                   (br               ) [ 01000000000]
specloopname_ln0                                                                           (specloopname     ) [ 00000000000]
speclooptripcount_ln0                                                                      (speclooptripcount) [ 00000000000]
specperformance_ln369                                                                      (specperformance  ) [ 00000000000]
specpipeline_ln0                                                                           (specpipeline     ) [ 00000000000]
d0_real                                                                                    (load             ) [ 01011111110]
d0_imag                                                                                    (load             ) [ 01011111110]
a                                                                                          (load             ) [ 01111100000]
d1_real_7                                                                                  (load             ) [ 01111100000]
switch_ln13                                                                                (switch           ) [ 01111100000]
muxLogicI0_to_bd                                                                           (muxlogic         ) [ 00000000000]
muxLogicI1_to_bd                                                                           (muxlogic         ) [ 00000000000]
bd                                                                                         (fmul             ) [ 01011000000]
muxLogicI0_to_bc                                                                           (muxlogic         ) [ 00000000000]
muxLogicI1_to_bc                                                                           (muxlogic         ) [ 00000000000]
bc                                                                                         (fmul             ) [ 01011000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load                      (load             ) [ 01011111110]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1                    (load             ) [ 01011000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load                      (load             ) [ 01011111110]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1                    (load             ) [ 01011000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load                      (load             ) [ 01011111110]
d1                                                                                         (load             ) [ 01011000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load                      (load             ) [ 01011111110]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1                    (load             ) [ 00000000000]
muxLogicI0_to_bd_7_i                                                                       (muxlogic         ) [ 00000000000]
muxLogicI1_to_bd_7_i                                                                       (muxlogic         ) [ 00000000000]
bd_7_i                                                                                     (fmul             ) [ 01011000000]
muxLogicI0_to_bc_7_i                                                                       (muxlogic         ) [ 00000000000]
muxLogicI1_to_bc_7_i                                                                       (muxlogic         ) [ 00000000000]
bc_7_i                                                                                     (fmul             ) [ 01011000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load                      (load             ) [ 01011111110]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1                    (load             ) [ 00000000000]
muxLogicI0_to_bd_8_i                                                                       (muxlogic         ) [ 00000000000]
muxLogicI1_to_bd_8_i                                                                       (muxlogic         ) [ 00000000000]
bd_8_i                                                                                     (fmul             ) [ 01011000000]
muxLogicI0_to_bc_8_i                                                                       (muxlogic         ) [ 00000000000]
muxLogicI1_to_bc_8_i                                                                       (muxlogic         ) [ 00000000000]
bc_8_i                                                                                     (fmul             ) [ 01011000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load                      (load             ) [ 01011111110]
d1_14                                                                                      (load             ) [ 00000000000]
muxLogicI0_to_bd_3                                                                         (muxlogic         ) [ 00000000000]
muxLogicI1_to_bd_3                                                                         (muxlogic         ) [ 00000000000]
bd_3                                                                                       (fmul             ) [ 01011000000]
muxLogicI0_to_bc_3                                                                         (muxlogic         ) [ 00000000000]
muxLogicI1_to_bc_3                                                                         (muxlogic         ) [ 00000000000]
bc_3                                                                                       (fmul             ) [ 01011000000]
bitcast_ln16                                                                               (bitcast          ) [ 00000000000]
bit_sel                                                                                    (bitselect        ) [ 00000000000]
xor_ln16                                                                                   (xor              ) [ 00000000000]
trunc_ln16                                                                                 (trunc            ) [ 00000000000]
xor_ln                                                                                     (bitconcatenate   ) [ 00000000000]
d1_imag_7                                                                                  (bitcast          ) [ 01110100000]
br_ln17                                                                                    (br               ) [ 01110100000]
muxLogicI0_to_d1_real                                                                      (muxlogic         ) [ 00000000000]
muxLogicI1_to_d1_real                                                                      (muxlogic         ) [ 00000000000]
muxLogicI2_to_d1_real                                                                      (muxlogic         ) [ 00000000000]
d1_real                                                                                    (fmsub            ) [ 01110100000]
specfucore_ln19                                                                            (specfucore       ) [ 00000000000]
muxLogicI0_to_d1_imag                                                                      (muxlogic         ) [ 00000000000]
muxLogicI1_to_d1_imag                                                                      (muxlogic         ) [ 00000000000]
muxLogicI2_to_d1_imag                                                                      (muxlogic         ) [ 00000000000]
d1_imag                                                                                    (fmadd            ) [ 01110100000]
specfucore_ln20                                                                            (specfucore       ) [ 00000000000]
muxLogicI0_to_d1_real_14_i                                                                 (muxlogic         ) [ 00000000000]
muxLogicI1_to_d1_real_14_i                                                                 (muxlogic         ) [ 00000000000]
muxLogicI2_to_d1_real_14_i                                                                 (muxlogic         ) [ 00000000000]
d1_real_14_i                                                                               (fmsub            ) [ 01000111110]
specfucore_ln19                                                                            (specfucore       ) [ 00000000000]
muxLogicI0_to_d1_imag_14_i                                                                 (muxlogic         ) [ 00000000000]
muxLogicI1_to_d1_imag_14_i                                                                 (muxlogic         ) [ 00000000000]
muxLogicI2_to_d1_imag_14_i                                                                 (muxlogic         ) [ 00000000000]
d1_imag_14_i                                                                               (fmadd            ) [ 01000111110]
specfucore_ln20                                                                            (specfucore       ) [ 00000000000]
muxLogicI0_to_d1_real_1_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI1_to_d1_real_1_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI2_to_d1_real_1_i                                                                  (muxlogic         ) [ 00000000000]
d1_real_1_i                                                                                (fmsub            ) [ 01000111110]
specfucore_ln19                                                                            (specfucore       ) [ 00000000000]
muxLogicI0_to_d1_imag_1_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI1_to_d1_imag_1_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI2_to_d1_imag_1_i                                                                  (muxlogic         ) [ 00000000000]
d1_imag_1_i                                                                                (fmadd            ) [ 01000111110]
specfucore_ln20                                                                            (specfucore       ) [ 00000000000]
muxLogicI0_to_d1_real_9                                                                    (muxlogic         ) [ 00000000000]
muxLogicI1_to_d1_real_9                                                                    (muxlogic         ) [ 00000000000]
muxLogicI2_to_d1_real_9                                                                    (muxlogic         ) [ 00000000000]
d1_real_9                                                                                  (fmsub            ) [ 01000111110]
specfucore_ln19                                                                            (specfucore       ) [ 00000000000]
muxLogicI0_to_d1_imag_9                                                                    (muxlogic         ) [ 00000000000]
muxLogicI1_to_d1_imag_9                                                                    (muxlogic         ) [ 00000000000]
muxLogicI2_to_d1_imag_9                                                                    (muxlogic         ) [ 00000000000]
d1_imag_9                                                                                  (fmadd            ) [ 01000111110]
specfucore_ln20                                                                            (specfucore       ) [ 00000000000]
rbegin18_i                                                                                 (specregionbegin  ) [ 00000000000]
rend22_i                                                                                   (specregionend    ) [ 00000000000]
rbegin19_i                                                                                 (specregionbegin  ) [ 00000000000]
rend20_i                                                                                   (specregionend    ) [ 00000000000]
br_ln30                                                                                    (br               ) [ 00000000000]
d1_real_8                                                                                  (phi              ) [ 01000111110]
d1_imag_8                                                                                  (phi              ) [ 01000111110]
muxLogicI0_to_d2_real                                                                      (muxlogic         ) [ 00000000000]
muxLogicI1_to_d2_real                                                                      (muxlogic         ) [ 00000000000]
muxLogicI0_to_d2_imag                                                                      (muxlogic         ) [ 00000000000]
muxLogicI1_to_d2_imag                                                                      (muxlogic         ) [ 00000000000]
muxLogicI0_to_d3_real                                                                      (muxlogic         ) [ 00000000000]
muxLogicI1_to_d3_real                                                                      (muxlogic         ) [ 00000000000]
muxLogicI0_to_d3_imag                                                                      (muxlogic         ) [ 00000000000]
muxLogicI1_to_d3_imag                                                                      (muxlogic         ) [ 00000000000]
muxLogicI0_to_d2_real_7_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI1_to_d2_real_7_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI0_to_d2_imag_7_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI1_to_d2_imag_7_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI0_to_d3_real_7_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI1_to_d3_real_7_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI0_to_d3_imag_7_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI1_to_d3_imag_7_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI0_to_d2_real_8_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI1_to_d2_real_8_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI0_to_d2_imag_8_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI1_to_d2_imag_8_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI0_to_d3_real_8_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI1_to_d3_real_8_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI0_to_d3_imag_8_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI1_to_d3_imag_8_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI0_to_d2_real_3                                                                    (muxlogic         ) [ 00000000000]
muxLogicI1_to_d2_real_3                                                                    (muxlogic         ) [ 00000000000]
muxLogicI0_to_d2_imag_3                                                                    (muxlogic         ) [ 00000000000]
muxLogicI1_to_d2_imag_3                                                                    (muxlogic         ) [ 00000000000]
muxLogicI0_to_d3_real_3                                                                    (muxlogic         ) [ 00000000000]
muxLogicI1_to_d3_real_3                                                                    (muxlogic         ) [ 00000000000]
muxLogicI0_to_d3_imag_3                                                                    (muxlogic         ) [ 00000000000]
muxLogicI1_to_d3_imag_3                                                                    (muxlogic         ) [ 00000000000]
d2_real                                                                                    (fadd             ) [ 00000000000]
specfucore_ln35                                                                            (specfucore       ) [ 00000000000]
d2_imag                                                                                    (fadd             ) [ 00000000000]
specfucore_ln36                                                                            (specfucore       ) [ 00000000000]
d3_real                                                                                    (fsub             ) [ 01000000001]
specfucore_ln37                                                                            (specfucore       ) [ 00000000000]
d3_imag                                                                                    (fsub             ) [ 01000000001]
specfucore_ln38                                                                            (specfucore       ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr                      (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr                      (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr                      (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr                      (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr                      (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr                      (getelementptr    ) [ 00000000000]
d2_real_7_i                                                                                (fadd             ) [ 00000000000]
specfucore_ln35                                                                            (specfucore       ) [ 00000000000]
d2_imag_7_i                                                                                (fadd             ) [ 00000000000]
specfucore_ln36                                                                            (specfucore       ) [ 00000000000]
d3_real_7_i                                                                                (fsub             ) [ 01000000001]
specfucore_ln37                                                                            (specfucore       ) [ 00000000000]
d3_imag_7_i                                                                                (fsub             ) [ 01000000001]
specfucore_ln38                                                                            (specfucore       ) [ 00000000000]
d2_real_8_i                                                                                (fadd             ) [ 00000000000]
specfucore_ln35                                                                            (specfucore       ) [ 00000000000]
d2_imag_8_i                                                                                (fadd             ) [ 00000000000]
specfucore_ln36                                                                            (specfucore       ) [ 00000000000]
d3_real_8_i                                                                                (fsub             ) [ 01000000001]
specfucore_ln37                                                                            (specfucore       ) [ 00000000000]
d3_imag_8_i                                                                                (fsub             ) [ 01000000001]
specfucore_ln38                                                                            (specfucore       ) [ 00000000000]
d2_real_3                                                                                  (fadd             ) [ 00000000000]
specfucore_ln35                                                                            (specfucore       ) [ 00000000000]
d2_imag_3                                                                                  (fadd             ) [ 00000000000]
specfucore_ln36                                                                            (specfucore       ) [ 00000000000]
d3_real_3                                                                                  (fsub             ) [ 01000000001]
specfucore_ln37                                                                            (specfucore       ) [ 00000000000]
d3_imag_3                                                                                  (fsub             ) [ 01000000001]
specfucore_ln38                                                                            (specfucore       ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr                      (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr                      (getelementptr    ) [ 00000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
store_ln46                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
store_ln46                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
store_ln46                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
store_ln46                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
store_ln46                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
store_ln46                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
store_ln46                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
store_ln46                                                                                 (store            ) [ 00000000000]
rbegin17_i                                                                                 (specregionbegin  ) [ 00000000000]
rend18_i                                                                                   (specregionend    ) [ 00000000000]
rbegin15_i                                                                                 (specregionbegin  ) [ 00000000000]
rend16_i                                                                                   (specregionend    ) [ 00000000000]
rbegin13_i                                                                                 (specregionbegin  ) [ 00000000000]
rend14_i                                                                                   (specregionend    ) [ 00000000000]
rbegin11_i                                                                                 (specregionbegin  ) [ 00000000000]
rend12_i                                                                                   (specregionend    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_2                    (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_2                    (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_2                    (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_2                    (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr_2                    (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr_2                    (getelementptr    ) [ 00000000000]
rbegin9_i                                                                                  (specregionbegin  ) [ 00000000000]
rend10_i                                                                                   (specregionend    ) [ 00000000000]
rbegin7_i                                                                                  (specregionbegin  ) [ 00000000000]
rend8_i                                                                                    (specregionend    ) [ 00000000000]
rbegin5_i                                                                                  (specregionbegin  ) [ 00000000000]
rend6_i                                                                                    (specregionend    ) [ 00000000000]
rbegin3_i                                                                                  (specregionbegin  ) [ 00000000000]
rend4_i                                                                                    (specregionend    ) [ 00000000000]
rbegin1_i                                                                                  (specregionbegin  ) [ 00000000000]
rend2_i                                                                                    (specregionend    ) [ 00000000000]
rbegin_i                                                                                   (specregionbegin  ) [ 00000000000]
rend_i                                                                                     (specregionend    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr_2                    (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr_2                    (getelementptr    ) [ 00000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
store_ln47                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
store_ln47                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
store_ln47                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
store_ln47                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
store_ln47                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
store_ln47                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
store_ln47                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
store_ln47                                                                                 (store            ) [ 00000000000]
ret_ln368                                                                                  (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8float.float.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_Pair_loop_R_Group_loop_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPerformance"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMSUB"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMADD"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_105"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_80"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_94"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="224" class="1004" name="indvar_flatten190_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten190/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="m191_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m191/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="k192_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k192/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln368194_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln368194/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="6" slack="0"/>
<pin id="251" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="0" slack="0"/>
<pin id="259" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="260" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="32" slack="1"/>
<pin id="262" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d0_real/1 a/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="0"/>
<pin id="269" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="270" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="32" slack="0"/>
<pin id="272" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d0_imag/1 d1_real_7/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="6" slack="0"/>
<pin id="285" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="6" slack="0"/>
<pin id="301" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="6" slack="0"/>
<pin id="315" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="6" slack="0"/>
<pin id="322" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="6" slack="0"/>
<pin id="329" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_1_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_1/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_1_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="6" slack="0"/>
<pin id="343" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_1/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="6" slack="0"/>
<pin id="357" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_1_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="6" slack="0"/>
<pin id="364" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_1/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_1_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="6" slack="0"/>
<pin id="371" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_1/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="0" slack="0"/>
<pin id="379" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="380" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="3" bw="32" slack="1"/>
<pin id="382" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="0" slack="0"/>
<pin id="390" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="391" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="3" bw="32" slack="1"/>
<pin id="393" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="0" slack="0"/>
<pin id="401" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="402" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="403" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="3" bw="32" slack="1"/>
<pin id="404" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load/1 d1/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_access_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="0" slack="0"/>
<pin id="412" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="413" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="414" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="3" bw="32" slack="0"/>
<pin id="415" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="0" slack="0"/>
<pin id="423" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="424" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="425" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="32" slack="0"/>
<pin id="426" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_access_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="0" slack="0"/>
<pin id="434" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="435" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="436" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="3" bw="32" slack="0"/>
<pin id="437" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load/1 d1_14/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="6" slack="8"/>
<pin id="444" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr/9 "/>
</bind>
</comp>

<comp id="447" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_gep_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="6" slack="8"/>
<pin id="451" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr/9 "/>
</bind>
</comp>

<comp id="454" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="6" slack="8"/>
<pin id="458" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr/9 "/>
</bind>
</comp>

<comp id="461" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_gep_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="6" slack="8"/>
<pin id="465" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr/9 "/>
</bind>
</comp>

<comp id="468" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr_gep_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="6" slack="8"/>
<pin id="472" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr/9 "/>
</bind>
</comp>

<comp id="475" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr_gep_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="6" slack="8"/>
<pin id="479" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr/9 "/>
</bind>
</comp>

<comp id="482" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr_gep_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="6" slack="8"/>
<pin id="486" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr_gep_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="0" index="2" bw="6" slack="8"/>
<pin id="493" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr/9 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_access_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="1"/>
<pin id="499" dir="0" index="2" bw="0" slack="0"/>
<pin id="501" dir="0" index="4" bw="6" slack="0"/>
<pin id="502" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="503" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="500" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="504" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/9 store_ln47/10 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_access_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="1"/>
<pin id="509" dir="0" index="2" bw="0" slack="0"/>
<pin id="511" dir="0" index="4" bw="6" slack="0"/>
<pin id="512" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="513" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="510" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="514" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/9 store_ln47/10 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_access_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="1"/>
<pin id="519" dir="0" index="2" bw="0" slack="0"/>
<pin id="521" dir="0" index="4" bw="6" slack="0"/>
<pin id="522" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="523" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="524" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/9 store_ln47/10 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_access_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="1"/>
<pin id="529" dir="0" index="2" bw="0" slack="0"/>
<pin id="531" dir="0" index="4" bw="6" slack="0"/>
<pin id="532" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="533" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="530" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="534" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/9 store_ln47/10 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_access_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="1"/>
<pin id="539" dir="0" index="2" bw="0" slack="0"/>
<pin id="541" dir="0" index="4" bw="6" slack="0"/>
<pin id="542" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="543" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="544" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/9 store_ln47/10 "/>
</bind>
</comp>

<comp id="546" class="1004" name="grp_access_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="1"/>
<pin id="549" dir="0" index="2" bw="0" slack="0"/>
<pin id="551" dir="0" index="4" bw="6" slack="0"/>
<pin id="552" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="553" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="550" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="554" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/9 store_ln47/10 "/>
</bind>
</comp>

<comp id="556" class="1004" name="grp_access_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="6" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="1"/>
<pin id="559" dir="0" index="2" bw="0" slack="0"/>
<pin id="561" dir="0" index="4" bw="6" slack="0"/>
<pin id="562" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="563" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="564" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/9 store_ln47/10 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_access_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="1"/>
<pin id="569" dir="0" index="2" bw="0" slack="0"/>
<pin id="571" dir="0" index="4" bw="6" slack="0"/>
<pin id="572" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="573" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="574" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/9 store_ln47/10 "/>
</bind>
</comp>

<comp id="576" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_2_gep_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="0" index="2" bw="6" slack="9"/>
<pin id="580" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_2/10 "/>
</bind>
</comp>

<comp id="583" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_2_gep_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="0" index="2" bw="6" slack="9"/>
<pin id="587" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_2/10 "/>
</bind>
</comp>

<comp id="590" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_2_gep_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="6" slack="9"/>
<pin id="594" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_2/10 "/>
</bind>
</comp>

<comp id="597" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_2_gep_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="0" index="2" bw="6" slack="9"/>
<pin id="601" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_2/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr_2_gep_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="0" index="2" bw="6" slack="9"/>
<pin id="608" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr_2/10 "/>
</bind>
</comp>

<comp id="611" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr_2_gep_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="0" index="2" bw="6" slack="9"/>
<pin id="615" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr_2/10 "/>
</bind>
</comp>

<comp id="618" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr_2_gep_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="0" index="2" bw="6" slack="9"/>
<pin id="622" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr_2/10 "/>
</bind>
</comp>

<comp id="625" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr_2_gep_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="0" index="2" bw="6" slack="9"/>
<pin id="629" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr_2/10 "/>
</bind>
</comp>

<comp id="640" class="1005" name="icmp_ln371193_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln371193 (phireg) "/>
</bind>
</comp>

<comp id="643" class="1004" name="icmp_ln371193_phi_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="646" dir="0" index="2" bw="1" slack="0"/>
<pin id="647" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="648" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln371193/1 "/>
</bind>
</comp>

<comp id="650" class="1005" name="d1_real_8_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_real_8 (phireg) "/>
</bind>
</comp>

<comp id="653" class="1004" name="d1_real_8_phi_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="3"/>
<pin id="655" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="656" dir="0" index="2" bw="32" slack="1"/>
<pin id="657" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="658" dir="0" index="4" bw="32" slack="3"/>
<pin id="659" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="660" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d1_real_8/5 "/>
</bind>
</comp>

<comp id="662" class="1005" name="d1_imag_8_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag_8 (phireg) "/>
</bind>
</comp>

<comp id="665" class="1004" name="d1_imag_8_phi_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="668" dir="0" index="2" bw="32" slack="1"/>
<pin id="669" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="670" dir="0" index="4" bw="32" slack="3"/>
<pin id="671" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="672" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d1_imag_8/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="4"/>
<pin id="676" dir="0" index="1" bw="32" slack="1"/>
<pin id="677" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real/6 "/>
</bind>
</comp>

<comp id="680" class="1004" name="grp_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="4"/>
<pin id="682" dir="0" index="1" bw="32" slack="1"/>
<pin id="683" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_imag/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="grp_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="4"/>
<pin id="688" dir="0" index="1" bw="32" slack="1"/>
<pin id="689" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="grp_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="4"/>
<pin id="693" dir="0" index="1" bw="32" slack="1"/>
<pin id="694" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_imag/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="grp_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="4"/>
<pin id="698" dir="0" index="1" bw="32" slack="2"/>
<pin id="699" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real_7_i/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="grp_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="4"/>
<pin id="703" dir="0" index="1" bw="32" slack="2"/>
<pin id="704" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_imag_7_i/6 "/>
</bind>
</comp>

<comp id="706" class="1004" name="grp_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="4"/>
<pin id="708" dir="0" index="1" bw="32" slack="2"/>
<pin id="709" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real_7_i/6 "/>
</bind>
</comp>

<comp id="710" class="1004" name="grp_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="4"/>
<pin id="712" dir="0" index="1" bw="32" slack="2"/>
<pin id="713" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_imag_7_i/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="grp_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="4"/>
<pin id="716" dir="0" index="1" bw="32" slack="2"/>
<pin id="717" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real_8_i/6 "/>
</bind>
</comp>

<comp id="719" class="1004" name="grp_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="4"/>
<pin id="721" dir="0" index="1" bw="32" slack="2"/>
<pin id="722" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_imag_8_i/6 "/>
</bind>
</comp>

<comp id="724" class="1004" name="grp_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="4"/>
<pin id="726" dir="0" index="1" bw="32" slack="2"/>
<pin id="727" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real_8_i/6 "/>
</bind>
</comp>

<comp id="728" class="1004" name="grp_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="4"/>
<pin id="730" dir="0" index="1" bw="32" slack="2"/>
<pin id="731" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_imag_8_i/6 "/>
</bind>
</comp>

<comp id="732" class="1004" name="grp_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="4"/>
<pin id="734" dir="0" index="1" bw="32" slack="2"/>
<pin id="735" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real_3/6 "/>
</bind>
</comp>

<comp id="737" class="1004" name="grp_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="4"/>
<pin id="739" dir="0" index="1" bw="32" slack="2"/>
<pin id="740" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_imag_3/6 "/>
</bind>
</comp>

<comp id="742" class="1004" name="grp_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="4"/>
<pin id="744" dir="0" index="1" bw="32" slack="2"/>
<pin id="745" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real_3/6 "/>
</bind>
</comp>

<comp id="746" class="1004" name="grp_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="4"/>
<pin id="748" dir="0" index="1" bw="32" slack="2"/>
<pin id="749" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_imag_3/6 "/>
</bind>
</comp>

<comp id="750" class="1004" name="bd_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="1"/>
<pin id="753" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bd/2 "/>
</bind>
</comp>

<comp id="755" class="1004" name="bc_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="0" index="1" bw="32" slack="1"/>
<pin id="758" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bc/2 "/>
</bind>
</comp>

<comp id="760" class="1004" name="bd_7_i_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="0"/>
<pin id="762" dir="0" index="1" bw="32" slack="1"/>
<pin id="763" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bd_7_i/2 "/>
</bind>
</comp>

<comp id="765" class="1004" name="bc_7_i_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="0"/>
<pin id="767" dir="0" index="1" bw="32" slack="1"/>
<pin id="768" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bc_7_i/2 "/>
</bind>
</comp>

<comp id="770" class="1004" name="bd_8_i_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="0" index="1" bw="32" slack="1"/>
<pin id="773" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bd_8_i/2 "/>
</bind>
</comp>

<comp id="775" class="1004" name="bc_8_i_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="0" index="1" bw="32" slack="1"/>
<pin id="778" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bc_8_i/2 "/>
</bind>
</comp>

<comp id="780" class="1004" name="bd_3_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="1"/>
<pin id="783" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bd_3/2 "/>
</bind>
</comp>

<comp id="785" class="1004" name="bc_3_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="0" index="1" bw="32" slack="1"/>
<pin id="788" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bc_3/2 "/>
</bind>
</comp>

<comp id="790" class="1004" name="grp_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="0"/>
<pin id="792" dir="0" index="1" bw="32" slack="2"/>
<pin id="793" dir="0" index="2" bw="32" slack="3"/>
<pin id="794" dir="0" index="3" bw="32" slack="2"/>
<pin id="795" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="d1_imag/3 "/>
</bind>
</comp>

<comp id="797" class="1004" name="grp_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="2"/>
<pin id="800" dir="0" index="2" bw="32" slack="3"/>
<pin id="801" dir="0" index="3" bw="32" slack="2"/>
<pin id="802" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="d1_imag_14_i/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="grp_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="2"/>
<pin id="807" dir="0" index="2" bw="32" slack="3"/>
<pin id="808" dir="0" index="3" bw="32" slack="2"/>
<pin id="809" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="d1_imag_1_i/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="grp_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="2"/>
<pin id="814" dir="0" index="2" bw="32" slack="3"/>
<pin id="815" dir="0" index="3" bw="32" slack="2"/>
<pin id="816" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="d1_imag_9/3 "/>
</bind>
</comp>

<comp id="818" class="1004" name="grp_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="0" index="1" bw="32" slack="2"/>
<pin id="821" dir="0" index="2" bw="32" slack="3"/>
<pin id="822" dir="0" index="3" bw="32" slack="2"/>
<pin id="823" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmsub(587) " fcode="fmsub"/>
<opset="d1_real/3 "/>
</bind>
</comp>

<comp id="825" class="1004" name="grp_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="2"/>
<pin id="828" dir="0" index="2" bw="32" slack="3"/>
<pin id="829" dir="0" index="3" bw="32" slack="2"/>
<pin id="830" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmsub(587) " fcode="fmsub"/>
<opset="d1_real_14_i/3 "/>
</bind>
</comp>

<comp id="832" class="1004" name="grp_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="2"/>
<pin id="835" dir="0" index="2" bw="32" slack="3"/>
<pin id="836" dir="0" index="3" bw="32" slack="2"/>
<pin id="837" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmsub(587) " fcode="fmsub"/>
<opset="d1_real_1_i/3 "/>
</bind>
</comp>

<comp id="839" class="1004" name="grp_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="2"/>
<pin id="842" dir="0" index="2" bw="32" slack="3"/>
<pin id="843" dir="0" index="3" bw="32" slack="2"/>
<pin id="844" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmsub(587) " fcode="fmsub"/>
<opset="d1_real_9/3 "/>
</bind>
</comp>

<comp id="846" class="1004" name="store_ln0_store_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="0" index="1" bw="9" slack="0"/>
<pin id="849" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="851" class="1004" name="store_ln0_store_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="6" slack="0"/>
<pin id="854" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="856" class="1004" name="store_ln0_store_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="9" slack="0"/>
<pin id="859" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="861" class="1004" name="store_ln0_store_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="5" slack="0"/>
<pin id="864" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="866" class="1004" name="indvar_flatten190_load_load_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="5" slack="0"/>
<pin id="868" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten190_load/1 "/>
</bind>
</comp>

<comp id="869" class="1004" name="m191_load_load_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="9" slack="0"/>
<pin id="871" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m191_load/1 "/>
</bind>
</comp>

<comp id="872" class="1004" name="k192_load_load_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="6" slack="0"/>
<pin id="874" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k192_load/1 "/>
</bind>
</comp>

<comp id="875" class="1004" name="add_ln368194_load_load_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="9" slack="0"/>
<pin id="877" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln368194_load/1 "/>
</bind>
</comp>

<comp id="878" class="1004" name="add_ln368_2_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="5" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln368_2/1 "/>
</bind>
</comp>

<comp id="884" class="1004" name="select_ln368_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="6" slack="0"/>
<pin id="887" dir="0" index="2" bw="1" slack="0"/>
<pin id="888" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln368/1 "/>
</bind>
</comp>

<comp id="892" class="1004" name="m_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="0" index="1" bw="9" slack="0"/>
<pin id="895" dir="0" index="2" bw="9" slack="0"/>
<pin id="896" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="900" class="1004" name="trunc_ln371_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="6" slack="0"/>
<pin id="902" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln371/1 "/>
</bind>
</comp>

<comp id="904" class="1004" name="c_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="0"/>
<pin id="906" dir="0" index="1" bw="5" slack="0"/>
<pin id="907" dir="0" index="2" bw="32" slack="0"/>
<pin id="908" dir="0" index="3" bw="5" slack="0"/>
<pin id="909" dir="0" index="4" bw="32" slack="0"/>
<pin id="910" dir="0" index="5" bw="5" slack="0"/>
<pin id="911" dir="0" index="6" bw="32" slack="0"/>
<pin id="912" dir="0" index="7" bw="5" slack="0"/>
<pin id="913" dir="0" index="8" bw="32" slack="0"/>
<pin id="914" dir="0" index="9" bw="5" slack="0"/>
<pin id="915" dir="0" index="10" bw="32" slack="0"/>
<pin id="916" dir="0" index="11" bw="5" slack="0"/>
<pin id="917" dir="0" index="12" bw="32" slack="0"/>
<pin id="918" dir="0" index="13" bw="5" slack="0"/>
<pin id="919" dir="0" index="14" bw="32" slack="0"/>
<pin id="920" dir="0" index="15" bw="5" slack="0"/>
<pin id="921" dir="0" index="16" bw="32" slack="0"/>
<pin id="922" dir="0" index="17" bw="32" slack="0"/>
<pin id="923" dir="0" index="18" bw="5" slack="0"/>
<pin id="924" dir="1" index="19" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="944" class="1004" name="d_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="0"/>
<pin id="946" dir="0" index="1" bw="5" slack="0"/>
<pin id="947" dir="0" index="2" bw="32" slack="0"/>
<pin id="948" dir="0" index="3" bw="5" slack="0"/>
<pin id="949" dir="0" index="4" bw="32" slack="0"/>
<pin id="950" dir="0" index="5" bw="5" slack="0"/>
<pin id="951" dir="0" index="6" bw="32" slack="0"/>
<pin id="952" dir="0" index="7" bw="5" slack="0"/>
<pin id="953" dir="0" index="8" bw="32" slack="0"/>
<pin id="954" dir="0" index="9" bw="5" slack="0"/>
<pin id="955" dir="0" index="10" bw="32" slack="0"/>
<pin id="956" dir="0" index="11" bw="5" slack="0"/>
<pin id="957" dir="0" index="12" bw="32" slack="0"/>
<pin id="958" dir="0" index="13" bw="5" slack="0"/>
<pin id="959" dir="0" index="14" bw="32" slack="0"/>
<pin id="960" dir="0" index="15" bw="5" slack="0"/>
<pin id="961" dir="0" index="16" bw="32" slack="0"/>
<pin id="962" dir="0" index="17" bw="32" slack="0"/>
<pin id="963" dir="0" index="18" bw="5" slack="0"/>
<pin id="964" dir="1" index="19" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="3" slack="0"/>
<pin id="986" dir="0" index="1" bw="9" slack="0"/>
<pin id="987" dir="0" index="2" bw="4" slack="0"/>
<pin id="988" dir="0" index="3" bw="4" slack="0"/>
<pin id="989" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="994" class="1004" name="tmp_s_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="3" slack="0"/>
<pin id="996" dir="0" index="1" bw="6" slack="0"/>
<pin id="997" dir="0" index="2" bw="3" slack="0"/>
<pin id="998" dir="0" index="3" bw="4" slack="0"/>
<pin id="999" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="lshr_ln_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="6" slack="0"/>
<pin id="1006" dir="0" index="1" bw="3" slack="0"/>
<pin id="1007" dir="0" index="2" bw="3" slack="0"/>
<pin id="1008" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="zext_ln381_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="6" slack="0"/>
<pin id="1014" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln381/1 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_224_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="2" slack="0"/>
<pin id="1026" dir="0" index="1" bw="9" slack="0"/>
<pin id="1027" dir="0" index="2" bw="4" slack="0"/>
<pin id="1028" dir="0" index="3" bw="4" slack="0"/>
<pin id="1029" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_224/1 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="or_ln7_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="6" slack="0"/>
<pin id="1036" dir="0" index="1" bw="2" slack="0"/>
<pin id="1037" dir="0" index="2" bw="1" slack="0"/>
<pin id="1038" dir="0" index="3" bw="3" slack="0"/>
<pin id="1039" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln7/1 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="zext_ln7_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="6" slack="0"/>
<pin id="1046" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/1 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="muxLogicRAMAddr_to_d0_real_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="6" slack="0"/>
<pin id="1058" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_d0_real/1 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="muxLogicRAMAddr_to_d0_imag_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="6" slack="0"/>
<pin id="1062" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_d0_imag/1 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="muxLogicRAMAddr_to_a_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="6" slack="0"/>
<pin id="1066" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_a/1 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="muxLogicRAMAddr_to_d1_real_7_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="6" slack="0"/>
<pin id="1070" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_d1_real_7/1 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="tw_26_i_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="0"/>
<pin id="1074" dir="0" index="1" bw="5" slack="0"/>
<pin id="1075" dir="0" index="2" bw="32" slack="0"/>
<pin id="1076" dir="0" index="3" bw="5" slack="0"/>
<pin id="1077" dir="0" index="4" bw="32" slack="0"/>
<pin id="1078" dir="0" index="5" bw="5" slack="0"/>
<pin id="1079" dir="0" index="6" bw="32" slack="0"/>
<pin id="1080" dir="0" index="7" bw="5" slack="0"/>
<pin id="1081" dir="0" index="8" bw="32" slack="0"/>
<pin id="1082" dir="0" index="9" bw="5" slack="0"/>
<pin id="1083" dir="0" index="10" bw="32" slack="0"/>
<pin id="1084" dir="0" index="11" bw="5" slack="0"/>
<pin id="1085" dir="0" index="12" bw="32" slack="0"/>
<pin id="1086" dir="0" index="13" bw="5" slack="0"/>
<pin id="1087" dir="0" index="14" bw="32" slack="0"/>
<pin id="1088" dir="0" index="15" bw="5" slack="0"/>
<pin id="1089" dir="0" index="16" bw="32" slack="0"/>
<pin id="1090" dir="0" index="17" bw="32" slack="0"/>
<pin id="1091" dir="0" index="18" bw="5" slack="0"/>
<pin id="1092" dir="1" index="19" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tw_26_i/1 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="tw_28_i_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="0"/>
<pin id="1114" dir="0" index="1" bw="5" slack="0"/>
<pin id="1115" dir="0" index="2" bw="32" slack="0"/>
<pin id="1116" dir="0" index="3" bw="5" slack="0"/>
<pin id="1117" dir="0" index="4" bw="32" slack="0"/>
<pin id="1118" dir="0" index="5" bw="5" slack="0"/>
<pin id="1119" dir="0" index="6" bw="32" slack="0"/>
<pin id="1120" dir="0" index="7" bw="5" slack="0"/>
<pin id="1121" dir="0" index="8" bw="32" slack="0"/>
<pin id="1122" dir="0" index="9" bw="5" slack="0"/>
<pin id="1123" dir="0" index="10" bw="32" slack="0"/>
<pin id="1124" dir="0" index="11" bw="5" slack="0"/>
<pin id="1125" dir="0" index="12" bw="32" slack="0"/>
<pin id="1126" dir="0" index="13" bw="5" slack="0"/>
<pin id="1127" dir="0" index="14" bw="32" slack="0"/>
<pin id="1128" dir="0" index="15" bw="5" slack="0"/>
<pin id="1129" dir="0" index="16" bw="32" slack="0"/>
<pin id="1130" dir="0" index="17" bw="32" slack="0"/>
<pin id="1131" dir="0" index="18" bw="5" slack="0"/>
<pin id="1132" dir="1" index="19" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tw_28_i/1 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tw_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="0"/>
<pin id="1154" dir="0" index="1" bw="5" slack="0"/>
<pin id="1155" dir="0" index="2" bw="32" slack="0"/>
<pin id="1156" dir="0" index="3" bw="5" slack="0"/>
<pin id="1157" dir="0" index="4" bw="32" slack="0"/>
<pin id="1158" dir="0" index="5" bw="5" slack="0"/>
<pin id="1159" dir="0" index="6" bw="32" slack="0"/>
<pin id="1160" dir="0" index="7" bw="5" slack="0"/>
<pin id="1161" dir="0" index="8" bw="32" slack="0"/>
<pin id="1162" dir="0" index="9" bw="5" slack="0"/>
<pin id="1163" dir="0" index="10" bw="32" slack="0"/>
<pin id="1164" dir="0" index="11" bw="5" slack="0"/>
<pin id="1165" dir="0" index="12" bw="32" slack="0"/>
<pin id="1166" dir="0" index="13" bw="5" slack="0"/>
<pin id="1167" dir="0" index="14" bw="32" slack="0"/>
<pin id="1168" dir="0" index="15" bw="5" slack="0"/>
<pin id="1169" dir="0" index="16" bw="32" slack="0"/>
<pin id="1170" dir="0" index="17" bw="32" slack="0"/>
<pin id="1171" dir="0" index="18" bw="5" slack="0"/>
<pin id="1172" dir="1" index="19" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tw/1 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="tw_27_i_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="0"/>
<pin id="1194" dir="0" index="1" bw="5" slack="0"/>
<pin id="1195" dir="0" index="2" bw="32" slack="0"/>
<pin id="1196" dir="0" index="3" bw="5" slack="0"/>
<pin id="1197" dir="0" index="4" bw="32" slack="0"/>
<pin id="1198" dir="0" index="5" bw="5" slack="0"/>
<pin id="1199" dir="0" index="6" bw="32" slack="0"/>
<pin id="1200" dir="0" index="7" bw="5" slack="0"/>
<pin id="1201" dir="0" index="8" bw="32" slack="0"/>
<pin id="1202" dir="0" index="9" bw="5" slack="0"/>
<pin id="1203" dir="0" index="10" bw="32" slack="0"/>
<pin id="1204" dir="0" index="11" bw="5" slack="0"/>
<pin id="1205" dir="0" index="12" bw="32" slack="0"/>
<pin id="1206" dir="0" index="13" bw="5" slack="0"/>
<pin id="1207" dir="0" index="14" bw="32" slack="0"/>
<pin id="1208" dir="0" index="15" bw="5" slack="0"/>
<pin id="1209" dir="0" index="16" bw="32" slack="0"/>
<pin id="1210" dir="0" index="17" bw="32" slack="0"/>
<pin id="1211" dir="0" index="18" bw="5" slack="0"/>
<pin id="1212" dir="1" index="19" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tw_27_i/1 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="tw_29_i_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="0"/>
<pin id="1234" dir="0" index="1" bw="5" slack="0"/>
<pin id="1235" dir="0" index="2" bw="32" slack="0"/>
<pin id="1236" dir="0" index="3" bw="5" slack="0"/>
<pin id="1237" dir="0" index="4" bw="32" slack="0"/>
<pin id="1238" dir="0" index="5" bw="5" slack="0"/>
<pin id="1239" dir="0" index="6" bw="32" slack="0"/>
<pin id="1240" dir="0" index="7" bw="5" slack="0"/>
<pin id="1241" dir="0" index="8" bw="32" slack="0"/>
<pin id="1242" dir="0" index="9" bw="5" slack="0"/>
<pin id="1243" dir="0" index="10" bw="32" slack="0"/>
<pin id="1244" dir="0" index="11" bw="5" slack="0"/>
<pin id="1245" dir="0" index="12" bw="32" slack="0"/>
<pin id="1246" dir="0" index="13" bw="5" slack="0"/>
<pin id="1247" dir="0" index="14" bw="32" slack="0"/>
<pin id="1248" dir="0" index="15" bw="5" slack="0"/>
<pin id="1249" dir="0" index="16" bw="32" slack="0"/>
<pin id="1250" dir="0" index="17" bw="32" slack="0"/>
<pin id="1251" dir="0" index="18" bw="5" slack="0"/>
<pin id="1252" dir="1" index="19" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tw_29_i/1 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="tw_14_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="32" slack="0"/>
<pin id="1274" dir="0" index="1" bw="5" slack="0"/>
<pin id="1275" dir="0" index="2" bw="32" slack="0"/>
<pin id="1276" dir="0" index="3" bw="5" slack="0"/>
<pin id="1277" dir="0" index="4" bw="32" slack="0"/>
<pin id="1278" dir="0" index="5" bw="5" slack="0"/>
<pin id="1279" dir="0" index="6" bw="32" slack="0"/>
<pin id="1280" dir="0" index="7" bw="5" slack="0"/>
<pin id="1281" dir="0" index="8" bw="32" slack="0"/>
<pin id="1282" dir="0" index="9" bw="5" slack="0"/>
<pin id="1283" dir="0" index="10" bw="32" slack="0"/>
<pin id="1284" dir="0" index="11" bw="5" slack="0"/>
<pin id="1285" dir="0" index="12" bw="32" slack="0"/>
<pin id="1286" dir="0" index="13" bw="5" slack="0"/>
<pin id="1287" dir="0" index="14" bw="32" slack="0"/>
<pin id="1288" dir="0" index="15" bw="5" slack="0"/>
<pin id="1289" dir="0" index="16" bw="32" slack="0"/>
<pin id="1290" dir="0" index="17" bw="32" slack="0"/>
<pin id="1291" dir="0" index="18" bw="5" slack="0"/>
<pin id="1292" dir="1" index="19" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tw_14/1 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="6" slack="0"/>
<pin id="1314" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load/1 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="6" slack="0"/>
<pin id="1318" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1/1 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="6" slack="0"/>
<pin id="1322" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load/1 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="6" slack="0"/>
<pin id="1326" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1/1 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="6" slack="0"/>
<pin id="1330" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load/1 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="muxLogicRAMAddr_to_d1_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="6" slack="0"/>
<pin id="1334" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_d1/1 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="6" slack="0"/>
<pin id="1338" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load/1 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="6" slack="0"/>
<pin id="1342" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1/1 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="6" slack="0"/>
<pin id="1346" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load/1 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="6" slack="0"/>
<pin id="1350" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1/1 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="6" slack="0"/>
<pin id="1354" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load/1 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="muxLogicRAMAddr_to_d1_14_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="6" slack="0"/>
<pin id="1358" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_d1_14/1 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="k_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="6" slack="0"/>
<pin id="1362" dir="0" index="1" bw="4" slack="0"/>
<pin id="1363" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="tmp_3_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="1" slack="0"/>
<pin id="1368" dir="0" index="1" bw="6" slack="0"/>
<pin id="1369" dir="0" index="2" bw="4" slack="0"/>
<pin id="1370" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="xor_ln371_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="1" slack="0"/>
<pin id="1376" dir="0" index="1" bw="1" slack="0"/>
<pin id="1377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln371/1 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="add_ln368_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="9" slack="0"/>
<pin id="1382" dir="0" index="1" bw="8" slack="0"/>
<pin id="1383" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln368/1 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="icmp_ln368_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="5" slack="0"/>
<pin id="1388" dir="0" index="1" bw="1" slack="0"/>
<pin id="1389" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln368/1 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="store_ln368_store_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="9" slack="0"/>
<pin id="1394" dir="0" index="1" bw="9" slack="0"/>
<pin id="1395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/1 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="store_ln371_store_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="6" slack="0"/>
<pin id="1399" dir="0" index="1" bw="6" slack="0"/>
<pin id="1400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln371/1 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="store_ln368_store_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="9" slack="0"/>
<pin id="1404" dir="0" index="1" bw="9" slack="0"/>
<pin id="1405" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/1 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="store_ln368_store_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="5" slack="0"/>
<pin id="1409" dir="0" index="1" bw="5" slack="0"/>
<pin id="1410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/1 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="muxLogicI0_to_bd_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="32" slack="0"/>
<pin id="1414" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bd/2 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="muxLogicI1_to_bd_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="32" slack="1"/>
<pin id="1418" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bd/2 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="muxLogicI0_to_bc_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="32" slack="0"/>
<pin id="1421" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bc/2 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="muxLogicI1_to_bc_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="32" slack="1"/>
<pin id="1425" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bc/2 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="muxLogicI0_to_bd_7_i_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="32" slack="0"/>
<pin id="1428" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bd_7_i/2 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="muxLogicI1_to_bd_7_i_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="32" slack="1"/>
<pin id="1432" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bd_7_i/2 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="muxLogicI0_to_bc_7_i_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="32" slack="0"/>
<pin id="1435" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bc_7_i/2 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="muxLogicI1_to_bc_7_i_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="32" slack="1"/>
<pin id="1439" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bc_7_i/2 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="muxLogicI0_to_bd_8_i_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="32" slack="0"/>
<pin id="1442" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bd_8_i/2 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="muxLogicI1_to_bd_8_i_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="32" slack="1"/>
<pin id="1446" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bd_8_i/2 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="muxLogicI0_to_bc_8_i_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="32" slack="0"/>
<pin id="1449" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bc_8_i/2 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="muxLogicI1_to_bc_8_i_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="32" slack="1"/>
<pin id="1453" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bc_8_i/2 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="muxLogicI0_to_bd_3_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="32" slack="0"/>
<pin id="1456" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bd_3/2 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="muxLogicI1_to_bd_3_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="32" slack="1"/>
<pin id="1460" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bd_3/2 "/>
</bind>
</comp>

<comp id="1461" class="1004" name="muxLogicI0_to_bc_3_fu_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="32" slack="0"/>
<pin id="1463" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bc_3/2 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="muxLogicI1_to_bc_3_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="32" slack="1"/>
<pin id="1467" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bc_3/2 "/>
</bind>
</comp>

<comp id="1468" class="1004" name="bitcast_ln16_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="32" slack="2"/>
<pin id="1470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/3 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="bit_sel_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="0"/>
<pin id="1473" dir="0" index="1" bw="32" slack="0"/>
<pin id="1474" dir="0" index="2" bw="6" slack="0"/>
<pin id="1475" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/3 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="xor_ln16_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="1" slack="0"/>
<pin id="1481" dir="0" index="1" bw="1" slack="0"/>
<pin id="1482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/3 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="trunc_ln16_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="32" slack="0"/>
<pin id="1487" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/3 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="xor_ln_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="32" slack="0"/>
<pin id="1491" dir="0" index="1" bw="1" slack="0"/>
<pin id="1492" dir="0" index="2" bw="31" slack="0"/>
<pin id="1493" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln/3 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="d1_imag_7_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="32" slack="0"/>
<pin id="1499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d1_imag_7/3 "/>
</bind>
</comp>

<comp id="1501" class="1004" name="grp_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="32" slack="1"/>
<pin id="1503" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_real/4 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="grp_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="32" slack="2"/>
<pin id="1506" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_real/4 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="grp_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="32" slack="1"/>
<pin id="1509" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_real/4 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="grp_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="32" slack="1"/>
<pin id="1512" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_imag/4 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="grp_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="32" slack="2"/>
<pin id="1515" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_imag/4 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="grp_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="32" slack="1"/>
<pin id="1518" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_imag/4 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="grp_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="32" slack="1"/>
<pin id="1521" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_real_14_i/4 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="grp_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="32" slack="2"/>
<pin id="1524" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_real_14_i/4 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="grp_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="32" slack="1"/>
<pin id="1527" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_real_14_i/4 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="grp_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="32" slack="1"/>
<pin id="1530" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_imag_14_i/4 "/>
</bind>
</comp>

<comp id="1531" class="1004" name="grp_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="32" slack="2"/>
<pin id="1533" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_imag_14_i/4 "/>
</bind>
</comp>

<comp id="1534" class="1004" name="grp_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="32" slack="1"/>
<pin id="1536" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_imag_14_i/4 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="grp_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="32" slack="1"/>
<pin id="1539" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_real_1_i/4 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="grp_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="32" slack="2"/>
<pin id="1542" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_real_1_i/4 "/>
</bind>
</comp>

<comp id="1543" class="1004" name="grp_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="32" slack="1"/>
<pin id="1545" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_real_1_i/4 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="grp_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="32" slack="1"/>
<pin id="1548" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_imag_1_i/4 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="grp_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="32" slack="2"/>
<pin id="1551" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_imag_1_i/4 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="grp_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="32" slack="1"/>
<pin id="1554" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_imag_1_i/4 "/>
</bind>
</comp>

<comp id="1555" class="1004" name="grp_fu_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="32" slack="1"/>
<pin id="1557" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_real_9/4 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="grp_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="32" slack="2"/>
<pin id="1560" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_real_9/4 "/>
</bind>
</comp>

<comp id="1561" class="1004" name="grp_fu_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="32" slack="1"/>
<pin id="1563" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_real_9/4 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="grp_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="32" slack="1"/>
<pin id="1566" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_imag_9/4 "/>
</bind>
</comp>

<comp id="1567" class="1004" name="grp_fu_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="32" slack="2"/>
<pin id="1569" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_imag_9/4 "/>
</bind>
</comp>

<comp id="1570" class="1004" name="grp_fu_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="32" slack="1"/>
<pin id="1572" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_imag_9/4 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="grp_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="32" slack="3"/>
<pin id="1575" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real/5 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="grp_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="32" slack="0"/>
<pin id="1578" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real/5 "/>
</bind>
</comp>

<comp id="1580" class="1004" name="grp_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="32" slack="3"/>
<pin id="1582" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag/5 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="grp_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="32" slack="0"/>
<pin id="1585" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag/5 "/>
</bind>
</comp>

<comp id="1587" class="1004" name="grp_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="32" slack="3"/>
<pin id="1589" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real/5 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="grp_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="32" slack="0"/>
<pin id="1592" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real/5 "/>
</bind>
</comp>

<comp id="1594" class="1004" name="grp_fu_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="32" slack="3"/>
<pin id="1596" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag/5 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="grp_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="32" slack="0"/>
<pin id="1599" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag/5 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="grp_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="32" slack="3"/>
<pin id="1603" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real_7_i/5 "/>
</bind>
</comp>

<comp id="1604" class="1004" name="grp_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="32" slack="1"/>
<pin id="1606" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real_7_i/5 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="grp_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="32" slack="3"/>
<pin id="1609" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag_7_i/5 "/>
</bind>
</comp>

<comp id="1610" class="1004" name="grp_fu_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="32" slack="1"/>
<pin id="1612" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag_7_i/5 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="grp_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="32" slack="3"/>
<pin id="1615" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real_7_i/5 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="grp_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="32" slack="1"/>
<pin id="1618" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real_7_i/5 "/>
</bind>
</comp>

<comp id="1619" class="1004" name="grp_fu_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="32" slack="3"/>
<pin id="1621" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag_7_i/5 "/>
</bind>
</comp>

<comp id="1622" class="1004" name="grp_fu_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="32" slack="1"/>
<pin id="1624" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag_7_i/5 "/>
</bind>
</comp>

<comp id="1625" class="1004" name="grp_fu_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="32" slack="3"/>
<pin id="1627" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real_8_i/5 "/>
</bind>
</comp>

<comp id="1628" class="1004" name="grp_fu_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="32" slack="1"/>
<pin id="1630" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real_8_i/5 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="grp_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="32" slack="3"/>
<pin id="1633" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag_8_i/5 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="grp_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="32" slack="1"/>
<pin id="1636" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag_8_i/5 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="grp_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="32" slack="3"/>
<pin id="1639" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real_8_i/5 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="grp_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="32" slack="1"/>
<pin id="1642" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real_8_i/5 "/>
</bind>
</comp>

<comp id="1643" class="1004" name="grp_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="32" slack="3"/>
<pin id="1645" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag_8_i/5 "/>
</bind>
</comp>

<comp id="1646" class="1004" name="grp_fu_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="32" slack="1"/>
<pin id="1648" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag_8_i/5 "/>
</bind>
</comp>

<comp id="1649" class="1004" name="grp_fu_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="32" slack="3"/>
<pin id="1651" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real_3/5 "/>
</bind>
</comp>

<comp id="1652" class="1004" name="grp_fu_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="32" slack="1"/>
<pin id="1654" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real_3/5 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="grp_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="32" slack="3"/>
<pin id="1657" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag_3/5 "/>
</bind>
</comp>

<comp id="1658" class="1004" name="grp_fu_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="32" slack="1"/>
<pin id="1660" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag_3/5 "/>
</bind>
</comp>

<comp id="1661" class="1004" name="grp_fu_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="32" slack="3"/>
<pin id="1663" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real_3/5 "/>
</bind>
</comp>

<comp id="1664" class="1004" name="grp_fu_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="32" slack="1"/>
<pin id="1666" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real_3/5 "/>
</bind>
</comp>

<comp id="1667" class="1004" name="grp_fu_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="32" slack="3"/>
<pin id="1669" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag_3/5 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="grp_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="32" slack="1"/>
<pin id="1672" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag_3/5 "/>
</bind>
</comp>

<comp id="1673" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="32" slack="0"/>
<pin id="1675" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="6" slack="0"/>
<pin id="1679" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1681" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="32" slack="0"/>
<pin id="1683" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1685" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="6" slack="0"/>
<pin id="1687" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1689" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="32" slack="0"/>
<pin id="1691" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="6" slack="0"/>
<pin id="1695" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1697" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="32" slack="0"/>
<pin id="1699" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1701" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="6" slack="0"/>
<pin id="1703" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1705" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="32" slack="0"/>
<pin id="1707" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1709" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="6" slack="0"/>
<pin id="1711" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1713" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="32" slack="0"/>
<pin id="1715" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1717" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="6" slack="0"/>
<pin id="1719" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1721" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="32" slack="0"/>
<pin id="1723" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="6" slack="0"/>
<pin id="1727" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="32" slack="0"/>
<pin id="1731" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1733" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="6" slack="0"/>
<pin id="1735" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="32" slack="1"/>
<pin id="1739" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1740" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="6" slack="0"/>
<pin id="1742" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1744" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="32" slack="1"/>
<pin id="1746" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1747" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="6" slack="0"/>
<pin id="1749" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1751" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="32" slack="1"/>
<pin id="1753" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1754" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="6" slack="0"/>
<pin id="1756" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="32" slack="1"/>
<pin id="1760" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1761" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="6" slack="0"/>
<pin id="1763" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1765" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="32" slack="1"/>
<pin id="1767" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="6" slack="0"/>
<pin id="1770" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="32" slack="1"/>
<pin id="1774" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1775" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="6" slack="0"/>
<pin id="1777" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1779" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="32" slack="1"/>
<pin id="1781" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1782" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="6" slack="0"/>
<pin id="1784" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1786" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="32" slack="1"/>
<pin id="1788" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1789" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="6" slack="0"/>
<pin id="1791" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="indvar_flatten190_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="5" slack="0"/>
<pin id="1795" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten190 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="m191_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="9" slack="0"/>
<pin id="1802" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="m191 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="k192_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="6" slack="0"/>
<pin id="1809" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k192 "/>
</bind>
</comp>

<comp id="1814" class="1005" name="add_ln368194_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="9" slack="0"/>
<pin id="1816" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln368194 "/>
</bind>
</comp>

<comp id="1821" class="1005" name="trunc_ln371_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="5" slack="1"/>
<pin id="1823" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln371 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="c_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="32" slack="1"/>
<pin id="1827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1833" class="1005" name="d_reg_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="32" slack="1"/>
<pin id="1835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="1841" class="1005" name="zext_ln381_reg_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="64" slack="8"/>
<pin id="1843" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln381 "/>
</bind>
</comp>

<comp id="1853" class="1005" name="zext_ln7_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="64" slack="9"/>
<pin id="1855" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln7 "/>
</bind>
</comp>

<comp id="1865" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="6" slack="1"/>
<pin id="1867" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr "/>
</bind>
</comp>

<comp id="1870" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_reg_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="6" slack="1"/>
<pin id="1872" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr "/>
</bind>
</comp>

<comp id="1875" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1_reg_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="6" slack="1"/>
<pin id="1877" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1 "/>
</bind>
</comp>

<comp id="1880" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="6" slack="1"/>
<pin id="1882" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1 "/>
</bind>
</comp>

<comp id="1885" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="6" slack="1"/>
<pin id="1887" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr "/>
</bind>
</comp>

<comp id="1890" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_reg_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="6" slack="1"/>
<pin id="1892" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr "/>
</bind>
</comp>

<comp id="1895" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1_reg_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="6" slack="1"/>
<pin id="1897" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1 "/>
</bind>
</comp>

<comp id="1900" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1_reg_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="6" slack="1"/>
<pin id="1902" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1 "/>
</bind>
</comp>

<comp id="1905" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_reg_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="6" slack="1"/>
<pin id="1907" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr "/>
</bind>
</comp>

<comp id="1910" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_reg_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="6" slack="1"/>
<pin id="1912" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr "/>
</bind>
</comp>

<comp id="1915" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_1_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="6" slack="1"/>
<pin id="1917" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_1 "/>
</bind>
</comp>

<comp id="1920" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_1_reg_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="6" slack="1"/>
<pin id="1922" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_1 "/>
</bind>
</comp>

<comp id="1925" class="1005" name="tw_26_i_reg_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="32" slack="1"/>
<pin id="1927" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tw_26_i "/>
</bind>
</comp>

<comp id="1933" class="1005" name="tw_28_i_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="32" slack="1"/>
<pin id="1935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tw_28_i "/>
</bind>
</comp>

<comp id="1941" class="1005" name="tw_reg_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="32" slack="1"/>
<pin id="1943" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tw "/>
</bind>
</comp>

<comp id="1949" class="1005" name="tw_27_i_reg_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="32" slack="1"/>
<pin id="1951" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tw_27_i "/>
</bind>
</comp>

<comp id="1957" class="1005" name="tw_29_i_reg_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="32" slack="1"/>
<pin id="1959" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tw_29_i "/>
</bind>
</comp>

<comp id="1965" class="1005" name="tw_14_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="32" slack="1"/>
<pin id="1967" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tw_14 "/>
</bind>
</comp>

<comp id="1973" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_reg_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="6" slack="1"/>
<pin id="1975" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr "/>
</bind>
</comp>

<comp id="1978" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_reg_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="6" slack="1"/>
<pin id="1980" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr "/>
</bind>
</comp>

<comp id="1983" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_1_reg_1983">
<pin_list>
<pin id="1984" dir="0" index="0" bw="6" slack="1"/>
<pin id="1985" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_1 "/>
</bind>
</comp>

<comp id="1988" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_1_reg_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="6" slack="1"/>
<pin id="1990" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_1 "/>
</bind>
</comp>

<comp id="1993" class="1005" name="xor_ln371_reg_1993">
<pin_list>
<pin id="1994" dir="0" index="0" bw="1" slack="0"/>
<pin id="1995" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="xor_ln371 "/>
</bind>
</comp>

<comp id="1998" class="1005" name="icmp_ln368_reg_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="1" slack="1"/>
<pin id="2000" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln368 "/>
</bind>
</comp>

<comp id="2002" class="1005" name="d0_real_reg_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="32" slack="3"/>
<pin id="2004" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="d0_real "/>
</bind>
</comp>

<comp id="2010" class="1005" name="d0_imag_reg_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="32" slack="3"/>
<pin id="2012" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="d0_imag "/>
</bind>
</comp>

<comp id="2018" class="1005" name="a_reg_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="32" slack="1"/>
<pin id="2020" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="2028" class="1005" name="d1_real_7_reg_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="32" slack="3"/>
<pin id="2030" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="d1_real_7 "/>
</bind>
</comp>

<comp id="2034" class="1005" name="bd_reg_2034">
<pin_list>
<pin id="2035" dir="0" index="0" bw="32" slack="1"/>
<pin id="2036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd "/>
</bind>
</comp>

<comp id="2040" class="1005" name="bc_reg_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="32" slack="1"/>
<pin id="2042" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bc "/>
</bind>
</comp>

<comp id="2046" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="32" slack="3"/>
<pin id="2048" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load "/>
</bind>
</comp>

<comp id="2054" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1_reg_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="32" slack="1"/>
<pin id="2056" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1 "/>
</bind>
</comp>

<comp id="2062" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_reg_2062">
<pin_list>
<pin id="2063" dir="0" index="0" bw="32" slack="3"/>
<pin id="2064" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load "/>
</bind>
</comp>

<comp id="2070" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1_reg_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="32" slack="1"/>
<pin id="2072" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1 "/>
</bind>
</comp>

<comp id="2078" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load_reg_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="32" slack="3"/>
<pin id="2080" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load "/>
</bind>
</comp>

<comp id="2086" class="1005" name="d1_reg_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="32" slack="1"/>
<pin id="2088" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1 "/>
</bind>
</comp>

<comp id="2094" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_2094">
<pin_list>
<pin id="2095" dir="0" index="0" bw="32" slack="3"/>
<pin id="2096" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load "/>
</bind>
</comp>

<comp id="2102" class="1005" name="bd_7_i_reg_2102">
<pin_list>
<pin id="2103" dir="0" index="0" bw="32" slack="1"/>
<pin id="2104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd_7_i "/>
</bind>
</comp>

<comp id="2108" class="1005" name="bc_7_i_reg_2108">
<pin_list>
<pin id="2109" dir="0" index="0" bw="32" slack="1"/>
<pin id="2110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bc_7_i "/>
</bind>
</comp>

<comp id="2114" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_reg_2114">
<pin_list>
<pin id="2115" dir="0" index="0" bw="32" slack="3"/>
<pin id="2116" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load "/>
</bind>
</comp>

<comp id="2122" class="1005" name="bd_8_i_reg_2122">
<pin_list>
<pin id="2123" dir="0" index="0" bw="32" slack="1"/>
<pin id="2124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd_8_i "/>
</bind>
</comp>

<comp id="2128" class="1005" name="bc_8_i_reg_2128">
<pin_list>
<pin id="2129" dir="0" index="0" bw="32" slack="1"/>
<pin id="2130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bc_8_i "/>
</bind>
</comp>

<comp id="2134" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load_reg_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="32" slack="3"/>
<pin id="2136" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load "/>
</bind>
</comp>

<comp id="2142" class="1005" name="bd_3_reg_2142">
<pin_list>
<pin id="2143" dir="0" index="0" bw="32" slack="1"/>
<pin id="2144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd_3 "/>
</bind>
</comp>

<comp id="2148" class="1005" name="bc_3_reg_2148">
<pin_list>
<pin id="2149" dir="0" index="0" bw="32" slack="1"/>
<pin id="2150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bc_3 "/>
</bind>
</comp>

<comp id="2154" class="1005" name="d1_imag_7_reg_2154">
<pin_list>
<pin id="2155" dir="0" index="0" bw="32" slack="1"/>
<pin id="2156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag_7 "/>
</bind>
</comp>

<comp id="2159" class="1005" name="d1_real_reg_2159">
<pin_list>
<pin id="2160" dir="0" index="0" bw="32" slack="1"/>
<pin id="2161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_real "/>
</bind>
</comp>

<comp id="2164" class="1005" name="d1_imag_reg_2164">
<pin_list>
<pin id="2165" dir="0" index="0" bw="32" slack="1"/>
<pin id="2166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag "/>
</bind>
</comp>

<comp id="2169" class="1005" name="d1_real_14_i_reg_2169">
<pin_list>
<pin id="2170" dir="0" index="0" bw="32" slack="1"/>
<pin id="2171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_real_14_i "/>
</bind>
</comp>

<comp id="2177" class="1005" name="d1_imag_14_i_reg_2177">
<pin_list>
<pin id="2178" dir="0" index="0" bw="32" slack="1"/>
<pin id="2179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag_14_i "/>
</bind>
</comp>

<comp id="2185" class="1005" name="d1_real_1_i_reg_2185">
<pin_list>
<pin id="2186" dir="0" index="0" bw="32" slack="1"/>
<pin id="2187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_real_1_i "/>
</bind>
</comp>

<comp id="2193" class="1005" name="d1_imag_1_i_reg_2193">
<pin_list>
<pin id="2194" dir="0" index="0" bw="32" slack="1"/>
<pin id="2195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag_1_i "/>
</bind>
</comp>

<comp id="2201" class="1005" name="d1_real_9_reg_2201">
<pin_list>
<pin id="2202" dir="0" index="0" bw="32" slack="1"/>
<pin id="2203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_real_9 "/>
</bind>
</comp>

<comp id="2209" class="1005" name="d1_imag_9_reg_2209">
<pin_list>
<pin id="2210" dir="0" index="0" bw="32" slack="1"/>
<pin id="2211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag_9 "/>
</bind>
</comp>

<comp id="2217" class="1005" name="d3_real_reg_2217">
<pin_list>
<pin id="2218" dir="0" index="0" bw="32" slack="1"/>
<pin id="2219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_real "/>
</bind>
</comp>

<comp id="2223" class="1005" name="d3_imag_reg_2223">
<pin_list>
<pin id="2224" dir="0" index="0" bw="32" slack="1"/>
<pin id="2225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_imag "/>
</bind>
</comp>

<comp id="2229" class="1005" name="d3_real_7_i_reg_2229">
<pin_list>
<pin id="2230" dir="0" index="0" bw="32" slack="1"/>
<pin id="2231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_real_7_i "/>
</bind>
</comp>

<comp id="2235" class="1005" name="d3_imag_7_i_reg_2235">
<pin_list>
<pin id="2236" dir="0" index="0" bw="32" slack="1"/>
<pin id="2237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_imag_7_i "/>
</bind>
</comp>

<comp id="2241" class="1005" name="d3_real_8_i_reg_2241">
<pin_list>
<pin id="2242" dir="0" index="0" bw="32" slack="1"/>
<pin id="2243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_real_8_i "/>
</bind>
</comp>

<comp id="2247" class="1005" name="d3_imag_8_i_reg_2247">
<pin_list>
<pin id="2248" dir="0" index="0" bw="32" slack="1"/>
<pin id="2249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_imag_8_i "/>
</bind>
</comp>

<comp id="2253" class="1005" name="d3_real_3_reg_2253">
<pin_list>
<pin id="2254" dir="0" index="0" bw="32" slack="1"/>
<pin id="2255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_real_3 "/>
</bind>
</comp>

<comp id="2259" class="1005" name="d3_imag_3_reg_2259">
<pin_list>
<pin id="2260" dir="0" index="0" bw="32" slack="1"/>
<pin id="2261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_imag_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="227"><net_src comp="32" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="104" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="104" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="263"><net_src comp="240" pin="3"/><net_sink comp="254" pin=2"/></net>

<net id="273"><net_src comp="247" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="104" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="104" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="274" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="289"><net_src comp="281" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="104" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="22" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="104" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="16" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="104" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="22" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="104" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="18" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="104" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="24" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="104" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="18" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="104" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="24" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="104" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="20" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="104" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="26" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="104" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="20" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="104" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="26" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="104" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="383"><net_src comp="290" pin="3"/><net_sink comp="374" pin=2"/></net>

<net id="384"><net_src comp="304" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="394"><net_src comp="318" pin="3"/><net_sink comp="385" pin=2"/></net>

<net id="395"><net_src comp="332" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="405"><net_src comp="346" pin="3"/><net_sink comp="396" pin=2"/></net>

<net id="406"><net_src comp="360" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="416"><net_src comp="297" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="417"><net_src comp="311" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="427"><net_src comp="325" pin="3"/><net_sink comp="418" pin=2"/></net>

<net id="428"><net_src comp="339" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="438"><net_src comp="353" pin="3"/><net_sink comp="429" pin=2"/></net>

<net id="439"><net_src comp="367" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="445"><net_src comp="0" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="104" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="8" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="104" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="459"><net_src comp="2" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="104" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="466"><net_src comp="10" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="104" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="473"><net_src comp="4" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="104" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="480"><net_src comp="12" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="104" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="487"><net_src comp="6" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="104" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="494"><net_src comp="14" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="104" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="505"><net_src comp="440" pin="3"/><net_sink comp="496" pin=2"/></net>

<net id="515"><net_src comp="454" pin="3"/><net_sink comp="506" pin=2"/></net>

<net id="525"><net_src comp="468" pin="3"/><net_sink comp="516" pin=2"/></net>

<net id="535"><net_src comp="482" pin="3"/><net_sink comp="526" pin=2"/></net>

<net id="545"><net_src comp="447" pin="3"/><net_sink comp="536" pin=2"/></net>

<net id="555"><net_src comp="461" pin="3"/><net_sink comp="546" pin=2"/></net>

<net id="565"><net_src comp="475" pin="3"/><net_sink comp="556" pin=2"/></net>

<net id="575"><net_src comp="489" pin="3"/><net_sink comp="566" pin=2"/></net>

<net id="581"><net_src comp="0" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="104" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="588"><net_src comp="8" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="104" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="595"><net_src comp="2" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="104" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="602"><net_src comp="10" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="104" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="609"><net_src comp="4" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="104" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="616"><net_src comp="12" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="104" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="623"><net_src comp="6" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="104" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="630"><net_src comp="14" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="104" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="576" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="633"><net_src comp="590" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="634"><net_src comp="604" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="635"><net_src comp="618" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="636"><net_src comp="583" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="637"><net_src comp="597" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="638"><net_src comp="611" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="639"><net_src comp="625" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="649"><net_src comp="42" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="661"><net_src comp="653" pin="6"/><net_sink comp="650" pin=0"/></net>

<net id="673"><net_src comp="665" pin="6"/><net_sink comp="662" pin=0"/></net>

<net id="678"><net_src comp="674" pin="2"/><net_sink comp="496" pin=4"/></net>

<net id="679"><net_src comp="650" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="680" pin="2"/><net_sink comp="536" pin=4"/></net>

<net id="685"><net_src comp="662" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="650" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="662" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="696" pin="2"/><net_sink comp="506" pin=4"/></net>

<net id="705"><net_src comp="701" pin="2"/><net_sink comp="546" pin=4"/></net>

<net id="718"><net_src comp="714" pin="2"/><net_sink comp="516" pin=4"/></net>

<net id="723"><net_src comp="719" pin="2"/><net_sink comp="556" pin=4"/></net>

<net id="736"><net_src comp="732" pin="2"/><net_sink comp="526" pin=4"/></net>

<net id="741"><net_src comp="737" pin="2"/><net_sink comp="566" pin=4"/></net>

<net id="754"><net_src comp="264" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="759"><net_src comp="264" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="764"><net_src comp="407" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="769"><net_src comp="407" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="774"><net_src comp="418" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="779"><net_src comp="418" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="784"><net_src comp="429" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="429" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="796"><net_src comp="192" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="803"><net_src comp="192" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="810"><net_src comp="192" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="817"><net_src comp="192" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="824"><net_src comp="182" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="831"><net_src comp="182" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="838"><net_src comp="182" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="845"><net_src comp="182" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="850"><net_src comp="34" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="855"><net_src comp="36" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="860"><net_src comp="38" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="865"><net_src comp="40" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="882"><net_src comp="866" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="44" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="889"><net_src comp="643" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="890"><net_src comp="872" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="891"><net_src comp="36" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="897"><net_src comp="643" pin="4"/><net_sink comp="892" pin=0"/></net>

<net id="898"><net_src comp="869" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="899"><net_src comp="875" pin="1"/><net_sink comp="892" pin=2"/></net>

<net id="903"><net_src comp="884" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="925"><net_src comp="46" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="926"><net_src comp="40" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="927"><net_src comp="48" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="928"><net_src comp="50" pin="0"/><net_sink comp="904" pin=3"/></net>

<net id="929"><net_src comp="52" pin="0"/><net_sink comp="904" pin=4"/></net>

<net id="930"><net_src comp="54" pin="0"/><net_sink comp="904" pin=5"/></net>

<net id="931"><net_src comp="56" pin="0"/><net_sink comp="904" pin=6"/></net>

<net id="932"><net_src comp="58" pin="0"/><net_sink comp="904" pin=7"/></net>

<net id="933"><net_src comp="60" pin="0"/><net_sink comp="904" pin=8"/></net>

<net id="934"><net_src comp="62" pin="0"/><net_sink comp="904" pin=9"/></net>

<net id="935"><net_src comp="64" pin="0"/><net_sink comp="904" pin=10"/></net>

<net id="936"><net_src comp="66" pin="0"/><net_sink comp="904" pin=11"/></net>

<net id="937"><net_src comp="68" pin="0"/><net_sink comp="904" pin=12"/></net>

<net id="938"><net_src comp="70" pin="0"/><net_sink comp="904" pin=13"/></net>

<net id="939"><net_src comp="72" pin="0"/><net_sink comp="904" pin=14"/></net>

<net id="940"><net_src comp="74" pin="0"/><net_sink comp="904" pin=15"/></net>

<net id="941"><net_src comp="76" pin="0"/><net_sink comp="904" pin=16"/></net>

<net id="942"><net_src comp="78" pin="0"/><net_sink comp="904" pin=17"/></net>

<net id="943"><net_src comp="900" pin="1"/><net_sink comp="904" pin=18"/></net>

<net id="965"><net_src comp="46" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="966"><net_src comp="40" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="967"><net_src comp="80" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="968"><net_src comp="50" pin="0"/><net_sink comp="944" pin=3"/></net>

<net id="969"><net_src comp="68" pin="0"/><net_sink comp="944" pin=4"/></net>

<net id="970"><net_src comp="54" pin="0"/><net_sink comp="944" pin=5"/></net>

<net id="971"><net_src comp="72" pin="0"/><net_sink comp="944" pin=6"/></net>

<net id="972"><net_src comp="58" pin="0"/><net_sink comp="944" pin=7"/></net>

<net id="973"><net_src comp="76" pin="0"/><net_sink comp="944" pin=8"/></net>

<net id="974"><net_src comp="62" pin="0"/><net_sink comp="944" pin=9"/></net>

<net id="975"><net_src comp="82" pin="0"/><net_sink comp="944" pin=10"/></net>

<net id="976"><net_src comp="66" pin="0"/><net_sink comp="944" pin=11"/></net>

<net id="977"><net_src comp="76" pin="0"/><net_sink comp="944" pin=12"/></net>

<net id="978"><net_src comp="70" pin="0"/><net_sink comp="944" pin=13"/></net>

<net id="979"><net_src comp="72" pin="0"/><net_sink comp="944" pin=14"/></net>

<net id="980"><net_src comp="74" pin="0"/><net_sink comp="944" pin=15"/></net>

<net id="981"><net_src comp="68" pin="0"/><net_sink comp="944" pin=16"/></net>

<net id="982"><net_src comp="78" pin="0"/><net_sink comp="944" pin=17"/></net>

<net id="983"><net_src comp="900" pin="1"/><net_sink comp="944" pin=18"/></net>

<net id="990"><net_src comp="84" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="892" pin="3"/><net_sink comp="984" pin=1"/></net>

<net id="992"><net_src comp="86" pin="0"/><net_sink comp="984" pin=2"/></net>

<net id="993"><net_src comp="88" pin="0"/><net_sink comp="984" pin=3"/></net>

<net id="1000"><net_src comp="90" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="1001"><net_src comp="884" pin="3"/><net_sink comp="994" pin=1"/></net>

<net id="1002"><net_src comp="92" pin="0"/><net_sink comp="994" pin=2"/></net>

<net id="1003"><net_src comp="94" pin="0"/><net_sink comp="994" pin=3"/></net>

<net id="1009"><net_src comp="96" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="984" pin="4"/><net_sink comp="1004" pin=1"/></net>

<net id="1011"><net_src comp="994" pin="4"/><net_sink comp="1004" pin=2"/></net>

<net id="1015"><net_src comp="1004" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="1017"><net_src comp="1012" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1018"><net_src comp="1012" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1019"><net_src comp="1012" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1020"><net_src comp="1012" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1021"><net_src comp="1012" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1022"><net_src comp="1012" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1023"><net_src comp="1012" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1030"><net_src comp="98" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1031"><net_src comp="892" pin="3"/><net_sink comp="1024" pin=1"/></net>

<net id="1032"><net_src comp="100" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1033"><net_src comp="88" pin="0"/><net_sink comp="1024" pin=3"/></net>

<net id="1040"><net_src comp="102" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1041"><net_src comp="1024" pin="4"/><net_sink comp="1034" pin=1"/></net>

<net id="1042"><net_src comp="42" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1043"><net_src comp="994" pin="4"/><net_sink comp="1034" pin=3"/></net>

<net id="1047"><net_src comp="1034" pin="4"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1050"><net_src comp="1044" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1051"><net_src comp="1044" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1052"><net_src comp="1044" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1053"><net_src comp="1044" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="1054"><net_src comp="1044" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1055"><net_src comp="1044" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1059"><net_src comp="240" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1063"><net_src comp="247" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1067"><net_src comp="274" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1071"><net_src comp="281" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1093"><net_src comp="46" pin="0"/><net_sink comp="1072" pin=0"/></net>

<net id="1094"><net_src comp="40" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1095"><net_src comp="106" pin="0"/><net_sink comp="1072" pin=2"/></net>

<net id="1096"><net_src comp="50" pin="0"/><net_sink comp="1072" pin=3"/></net>

<net id="1097"><net_src comp="108" pin="0"/><net_sink comp="1072" pin=4"/></net>

<net id="1098"><net_src comp="54" pin="0"/><net_sink comp="1072" pin=5"/></net>

<net id="1099"><net_src comp="110" pin="0"/><net_sink comp="1072" pin=6"/></net>

<net id="1100"><net_src comp="58" pin="0"/><net_sink comp="1072" pin=7"/></net>

<net id="1101"><net_src comp="112" pin="0"/><net_sink comp="1072" pin=8"/></net>

<net id="1102"><net_src comp="62" pin="0"/><net_sink comp="1072" pin=9"/></net>

<net id="1103"><net_src comp="114" pin="0"/><net_sink comp="1072" pin=10"/></net>

<net id="1104"><net_src comp="66" pin="0"/><net_sink comp="1072" pin=11"/></net>

<net id="1105"><net_src comp="116" pin="0"/><net_sink comp="1072" pin=12"/></net>

<net id="1106"><net_src comp="70" pin="0"/><net_sink comp="1072" pin=13"/></net>

<net id="1107"><net_src comp="118" pin="0"/><net_sink comp="1072" pin=14"/></net>

<net id="1108"><net_src comp="74" pin="0"/><net_sink comp="1072" pin=15"/></net>

<net id="1109"><net_src comp="120" pin="0"/><net_sink comp="1072" pin=16"/></net>

<net id="1110"><net_src comp="78" pin="0"/><net_sink comp="1072" pin=17"/></net>

<net id="1111"><net_src comp="900" pin="1"/><net_sink comp="1072" pin=18"/></net>

<net id="1133"><net_src comp="46" pin="0"/><net_sink comp="1112" pin=0"/></net>

<net id="1134"><net_src comp="40" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1135"><net_src comp="122" pin="0"/><net_sink comp="1112" pin=2"/></net>

<net id="1136"><net_src comp="50" pin="0"/><net_sink comp="1112" pin=3"/></net>

<net id="1137"><net_src comp="124" pin="0"/><net_sink comp="1112" pin=4"/></net>

<net id="1138"><net_src comp="54" pin="0"/><net_sink comp="1112" pin=5"/></net>

<net id="1139"><net_src comp="126" pin="0"/><net_sink comp="1112" pin=6"/></net>

<net id="1140"><net_src comp="58" pin="0"/><net_sink comp="1112" pin=7"/></net>

<net id="1141"><net_src comp="128" pin="0"/><net_sink comp="1112" pin=8"/></net>

<net id="1142"><net_src comp="62" pin="0"/><net_sink comp="1112" pin=9"/></net>

<net id="1143"><net_src comp="130" pin="0"/><net_sink comp="1112" pin=10"/></net>

<net id="1144"><net_src comp="66" pin="0"/><net_sink comp="1112" pin=11"/></net>

<net id="1145"><net_src comp="132" pin="0"/><net_sink comp="1112" pin=12"/></net>

<net id="1146"><net_src comp="70" pin="0"/><net_sink comp="1112" pin=13"/></net>

<net id="1147"><net_src comp="134" pin="0"/><net_sink comp="1112" pin=14"/></net>

<net id="1148"><net_src comp="74" pin="0"/><net_sink comp="1112" pin=15"/></net>

<net id="1149"><net_src comp="136" pin="0"/><net_sink comp="1112" pin=16"/></net>

<net id="1150"><net_src comp="78" pin="0"/><net_sink comp="1112" pin=17"/></net>

<net id="1151"><net_src comp="900" pin="1"/><net_sink comp="1112" pin=18"/></net>

<net id="1173"><net_src comp="46" pin="0"/><net_sink comp="1152" pin=0"/></net>

<net id="1174"><net_src comp="40" pin="0"/><net_sink comp="1152" pin=1"/></net>

<net id="1175"><net_src comp="138" pin="0"/><net_sink comp="1152" pin=2"/></net>

<net id="1176"><net_src comp="50" pin="0"/><net_sink comp="1152" pin=3"/></net>

<net id="1177"><net_src comp="140" pin="0"/><net_sink comp="1152" pin=4"/></net>

<net id="1178"><net_src comp="54" pin="0"/><net_sink comp="1152" pin=5"/></net>

<net id="1179"><net_src comp="142" pin="0"/><net_sink comp="1152" pin=6"/></net>

<net id="1180"><net_src comp="58" pin="0"/><net_sink comp="1152" pin=7"/></net>

<net id="1181"><net_src comp="144" pin="0"/><net_sink comp="1152" pin=8"/></net>

<net id="1182"><net_src comp="62" pin="0"/><net_sink comp="1152" pin=9"/></net>

<net id="1183"><net_src comp="146" pin="0"/><net_sink comp="1152" pin=10"/></net>

<net id="1184"><net_src comp="66" pin="0"/><net_sink comp="1152" pin=11"/></net>

<net id="1185"><net_src comp="148" pin="0"/><net_sink comp="1152" pin=12"/></net>

<net id="1186"><net_src comp="70" pin="0"/><net_sink comp="1152" pin=13"/></net>

<net id="1187"><net_src comp="150" pin="0"/><net_sink comp="1152" pin=14"/></net>

<net id="1188"><net_src comp="74" pin="0"/><net_sink comp="1152" pin=15"/></net>

<net id="1189"><net_src comp="152" pin="0"/><net_sink comp="1152" pin=16"/></net>

<net id="1190"><net_src comp="78" pin="0"/><net_sink comp="1152" pin=17"/></net>

<net id="1191"><net_src comp="900" pin="1"/><net_sink comp="1152" pin=18"/></net>

<net id="1213"><net_src comp="46" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1214"><net_src comp="40" pin="0"/><net_sink comp="1192" pin=1"/></net>

<net id="1215"><net_src comp="114" pin="0"/><net_sink comp="1192" pin=2"/></net>

<net id="1216"><net_src comp="50" pin="0"/><net_sink comp="1192" pin=3"/></net>

<net id="1217"><net_src comp="116" pin="0"/><net_sink comp="1192" pin=4"/></net>

<net id="1218"><net_src comp="54" pin="0"/><net_sink comp="1192" pin=5"/></net>

<net id="1219"><net_src comp="118" pin="0"/><net_sink comp="1192" pin=6"/></net>

<net id="1220"><net_src comp="58" pin="0"/><net_sink comp="1192" pin=7"/></net>

<net id="1221"><net_src comp="120" pin="0"/><net_sink comp="1192" pin=8"/></net>

<net id="1222"><net_src comp="62" pin="0"/><net_sink comp="1192" pin=9"/></net>

<net id="1223"><net_src comp="152" pin="0"/><net_sink comp="1192" pin=10"/></net>

<net id="1224"><net_src comp="66" pin="0"/><net_sink comp="1192" pin=11"/></net>

<net id="1225"><net_src comp="150" pin="0"/><net_sink comp="1192" pin=12"/></net>

<net id="1226"><net_src comp="70" pin="0"/><net_sink comp="1192" pin=13"/></net>

<net id="1227"><net_src comp="148" pin="0"/><net_sink comp="1192" pin=14"/></net>

<net id="1228"><net_src comp="74" pin="0"/><net_sink comp="1192" pin=15"/></net>

<net id="1229"><net_src comp="146" pin="0"/><net_sink comp="1192" pin=16"/></net>

<net id="1230"><net_src comp="78" pin="0"/><net_sink comp="1192" pin=17"/></net>

<net id="1231"><net_src comp="900" pin="1"/><net_sink comp="1192" pin=18"/></net>

<net id="1253"><net_src comp="46" pin="0"/><net_sink comp="1232" pin=0"/></net>

<net id="1254"><net_src comp="40" pin="0"/><net_sink comp="1232" pin=1"/></net>

<net id="1255"><net_src comp="130" pin="0"/><net_sink comp="1232" pin=2"/></net>

<net id="1256"><net_src comp="50" pin="0"/><net_sink comp="1232" pin=3"/></net>

<net id="1257"><net_src comp="132" pin="0"/><net_sink comp="1232" pin=4"/></net>

<net id="1258"><net_src comp="54" pin="0"/><net_sink comp="1232" pin=5"/></net>

<net id="1259"><net_src comp="134" pin="0"/><net_sink comp="1232" pin=6"/></net>

<net id="1260"><net_src comp="58" pin="0"/><net_sink comp="1232" pin=7"/></net>

<net id="1261"><net_src comp="136" pin="0"/><net_sink comp="1232" pin=8"/></net>

<net id="1262"><net_src comp="62" pin="0"/><net_sink comp="1232" pin=9"/></net>

<net id="1263"><net_src comp="136" pin="0"/><net_sink comp="1232" pin=10"/></net>

<net id="1264"><net_src comp="66" pin="0"/><net_sink comp="1232" pin=11"/></net>

<net id="1265"><net_src comp="134" pin="0"/><net_sink comp="1232" pin=12"/></net>

<net id="1266"><net_src comp="70" pin="0"/><net_sink comp="1232" pin=13"/></net>

<net id="1267"><net_src comp="132" pin="0"/><net_sink comp="1232" pin=14"/></net>

<net id="1268"><net_src comp="74" pin="0"/><net_sink comp="1232" pin=15"/></net>

<net id="1269"><net_src comp="130" pin="0"/><net_sink comp="1232" pin=16"/></net>

<net id="1270"><net_src comp="78" pin="0"/><net_sink comp="1232" pin=17"/></net>

<net id="1271"><net_src comp="900" pin="1"/><net_sink comp="1232" pin=18"/></net>

<net id="1293"><net_src comp="46" pin="0"/><net_sink comp="1272" pin=0"/></net>

<net id="1294"><net_src comp="40" pin="0"/><net_sink comp="1272" pin=1"/></net>

<net id="1295"><net_src comp="146" pin="0"/><net_sink comp="1272" pin=2"/></net>

<net id="1296"><net_src comp="50" pin="0"/><net_sink comp="1272" pin=3"/></net>

<net id="1297"><net_src comp="148" pin="0"/><net_sink comp="1272" pin=4"/></net>

<net id="1298"><net_src comp="54" pin="0"/><net_sink comp="1272" pin=5"/></net>

<net id="1299"><net_src comp="150" pin="0"/><net_sink comp="1272" pin=6"/></net>

<net id="1300"><net_src comp="58" pin="0"/><net_sink comp="1272" pin=7"/></net>

<net id="1301"><net_src comp="152" pin="0"/><net_sink comp="1272" pin=8"/></net>

<net id="1302"><net_src comp="62" pin="0"/><net_sink comp="1272" pin=9"/></net>

<net id="1303"><net_src comp="120" pin="0"/><net_sink comp="1272" pin=10"/></net>

<net id="1304"><net_src comp="66" pin="0"/><net_sink comp="1272" pin=11"/></net>

<net id="1305"><net_src comp="118" pin="0"/><net_sink comp="1272" pin=12"/></net>

<net id="1306"><net_src comp="70" pin="0"/><net_sink comp="1272" pin=13"/></net>

<net id="1307"><net_src comp="116" pin="0"/><net_sink comp="1272" pin=14"/></net>

<net id="1308"><net_src comp="74" pin="0"/><net_sink comp="1272" pin=15"/></net>

<net id="1309"><net_src comp="114" pin="0"/><net_sink comp="1272" pin=16"/></net>

<net id="1310"><net_src comp="78" pin="0"/><net_sink comp="1272" pin=17"/></net>

<net id="1311"><net_src comp="900" pin="1"/><net_sink comp="1272" pin=18"/></net>

<net id="1315"><net_src comp="290" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1319"><net_src comp="304" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1323"><net_src comp="318" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1327"><net_src comp="332" pin="3"/><net_sink comp="1324" pin=0"/></net>

<net id="1331"><net_src comp="346" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1335"><net_src comp="360" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1339"><net_src comp="297" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1343"><net_src comp="311" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1347"><net_src comp="325" pin="3"/><net_sink comp="1344" pin=0"/></net>

<net id="1351"><net_src comp="339" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1355"><net_src comp="353" pin="3"/><net_sink comp="1352" pin=0"/></net>

<net id="1359"><net_src comp="367" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1364"><net_src comp="884" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1365"><net_src comp="154" pin="0"/><net_sink comp="1360" pin=1"/></net>

<net id="1371"><net_src comp="156" pin="0"/><net_sink comp="1366" pin=0"/></net>

<net id="1372"><net_src comp="1360" pin="2"/><net_sink comp="1366" pin=1"/></net>

<net id="1373"><net_src comp="86" pin="0"/><net_sink comp="1366" pin=2"/></net>

<net id="1378"><net_src comp="1366" pin="3"/><net_sink comp="1374" pin=0"/></net>

<net id="1379"><net_src comp="42" pin="0"/><net_sink comp="1374" pin=1"/></net>

<net id="1384"><net_src comp="892" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1385"><net_src comp="34" pin="0"/><net_sink comp="1380" pin=1"/></net>

<net id="1390"><net_src comp="866" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1391"><net_src comp="158" pin="0"/><net_sink comp="1386" pin=1"/></net>

<net id="1396"><net_src comp="1380" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1401"><net_src comp="1360" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1406"><net_src comp="892" pin="3"/><net_sink comp="1402" pin=0"/></net>

<net id="1411"><net_src comp="878" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1415"><net_src comp="264" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1422"><net_src comp="264" pin="3"/><net_sink comp="1419" pin=0"/></net>

<net id="1429"><net_src comp="407" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1436"><net_src comp="407" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1443"><net_src comp="418" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1450"><net_src comp="418" pin="3"/><net_sink comp="1447" pin=0"/></net>

<net id="1457"><net_src comp="429" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1464"><net_src comp="429" pin="3"/><net_sink comp="1461" pin=0"/></net>

<net id="1476"><net_src comp="176" pin="0"/><net_sink comp="1471" pin=0"/></net>

<net id="1477"><net_src comp="1468" pin="1"/><net_sink comp="1471" pin=1"/></net>

<net id="1478"><net_src comp="178" pin="0"/><net_sink comp="1471" pin=2"/></net>

<net id="1483"><net_src comp="1471" pin="3"/><net_sink comp="1479" pin=0"/></net>

<net id="1484"><net_src comp="42" pin="0"/><net_sink comp="1479" pin=1"/></net>

<net id="1488"><net_src comp="1468" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="1494"><net_src comp="180" pin="0"/><net_sink comp="1489" pin=0"/></net>

<net id="1495"><net_src comp="1479" pin="2"/><net_sink comp="1489" pin=1"/></net>

<net id="1496"><net_src comp="1485" pin="1"/><net_sink comp="1489" pin=2"/></net>

<net id="1500"><net_src comp="1489" pin="3"/><net_sink comp="1497" pin=0"/></net>

<net id="1579"><net_src comp="653" pin="6"/><net_sink comp="1576" pin=0"/></net>

<net id="1586"><net_src comp="665" pin="6"/><net_sink comp="1583" pin=0"/></net>

<net id="1593"><net_src comp="653" pin="6"/><net_sink comp="1590" pin=0"/></net>

<net id="1600"><net_src comp="665" pin="6"/><net_sink comp="1597" pin=0"/></net>

<net id="1676"><net_src comp="674" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1680"><net_src comp="440" pin="3"/><net_sink comp="1677" pin=0"/></net>

<net id="1684"><net_src comp="696" pin="2"/><net_sink comp="1681" pin=0"/></net>

<net id="1688"><net_src comp="454" pin="3"/><net_sink comp="1685" pin=0"/></net>

<net id="1692"><net_src comp="714" pin="2"/><net_sink comp="1689" pin=0"/></net>

<net id="1696"><net_src comp="468" pin="3"/><net_sink comp="1693" pin=0"/></net>

<net id="1700"><net_src comp="732" pin="2"/><net_sink comp="1697" pin=0"/></net>

<net id="1704"><net_src comp="482" pin="3"/><net_sink comp="1701" pin=0"/></net>

<net id="1708"><net_src comp="680" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1712"><net_src comp="447" pin="3"/><net_sink comp="1709" pin=0"/></net>

<net id="1716"><net_src comp="701" pin="2"/><net_sink comp="1713" pin=0"/></net>

<net id="1720"><net_src comp="461" pin="3"/><net_sink comp="1717" pin=0"/></net>

<net id="1724"><net_src comp="719" pin="2"/><net_sink comp="1721" pin=0"/></net>

<net id="1728"><net_src comp="475" pin="3"/><net_sink comp="1725" pin=0"/></net>

<net id="1732"><net_src comp="737" pin="2"/><net_sink comp="1729" pin=0"/></net>

<net id="1736"><net_src comp="489" pin="3"/><net_sink comp="1733" pin=0"/></net>

<net id="1743"><net_src comp="576" pin="3"/><net_sink comp="1740" pin=0"/></net>

<net id="1750"><net_src comp="590" pin="3"/><net_sink comp="1747" pin=0"/></net>

<net id="1757"><net_src comp="604" pin="3"/><net_sink comp="1754" pin=0"/></net>

<net id="1764"><net_src comp="618" pin="3"/><net_sink comp="1761" pin=0"/></net>

<net id="1771"><net_src comp="583" pin="3"/><net_sink comp="1768" pin=0"/></net>

<net id="1778"><net_src comp="597" pin="3"/><net_sink comp="1775" pin=0"/></net>

<net id="1785"><net_src comp="611" pin="3"/><net_sink comp="1782" pin=0"/></net>

<net id="1792"><net_src comp="625" pin="3"/><net_sink comp="1789" pin=0"/></net>

<net id="1796"><net_src comp="224" pin="1"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="1798"><net_src comp="1793" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1799"><net_src comp="1793" pin="1"/><net_sink comp="1407" pin=1"/></net>

<net id="1803"><net_src comp="228" pin="1"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1805"><net_src comp="1800" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1806"><net_src comp="1800" pin="1"/><net_sink comp="1402" pin=1"/></net>

<net id="1810"><net_src comp="232" pin="1"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1812"><net_src comp="1807" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1813"><net_src comp="1807" pin="1"/><net_sink comp="1397" pin=1"/></net>

<net id="1817"><net_src comp="236" pin="1"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1819"><net_src comp="1814" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1820"><net_src comp="1814" pin="1"/><net_sink comp="1392" pin=1"/></net>

<net id="1824"><net_src comp="900" pin="1"/><net_sink comp="1821" pin=0"/></net>

<net id="1828"><net_src comp="904" pin="19"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1830"><net_src comp="1825" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1831"><net_src comp="1825" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1832"><net_src comp="1825" pin="1"/><net_sink comp="818" pin=2"/></net>

<net id="1836"><net_src comp="944" pin="19"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1838"><net_src comp="1833" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1839"><net_src comp="1833" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="1840"><net_src comp="1833" pin="1"/><net_sink comp="790" pin=2"/></net>

<net id="1844"><net_src comp="1012" pin="1"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1846"><net_src comp="1841" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="1847"><net_src comp="1841" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1848"><net_src comp="1841" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="1849"><net_src comp="1841" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="1850"><net_src comp="1841" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="1851"><net_src comp="1841" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="1852"><net_src comp="1841" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="1856"><net_src comp="1044" pin="1"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="1858"><net_src comp="1853" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="1859"><net_src comp="1853" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="1860"><net_src comp="1853" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="1861"><net_src comp="1853" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="1862"><net_src comp="1853" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="1863"><net_src comp="1853" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="1864"><net_src comp="1853" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="1868"><net_src comp="240" pin="3"/><net_sink comp="1865" pin=0"/></net>

<net id="1869"><net_src comp="1865" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1873"><net_src comp="247" pin="3"/><net_sink comp="1870" pin=0"/></net>

<net id="1874"><net_src comp="1870" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1878"><net_src comp="274" pin="3"/><net_sink comp="1875" pin=0"/></net>

<net id="1879"><net_src comp="1875" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1883"><net_src comp="281" pin="3"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1888"><net_src comp="290" pin="3"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1893"><net_src comp="297" pin="3"/><net_sink comp="1890" pin=0"/></net>

<net id="1894"><net_src comp="1890" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1898"><net_src comp="304" pin="3"/><net_sink comp="1895" pin=0"/></net>

<net id="1899"><net_src comp="1895" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1903"><net_src comp="311" pin="3"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1908"><net_src comp="318" pin="3"/><net_sink comp="1905" pin=0"/></net>

<net id="1909"><net_src comp="1905" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1913"><net_src comp="325" pin="3"/><net_sink comp="1910" pin=0"/></net>

<net id="1914"><net_src comp="1910" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1918"><net_src comp="332" pin="3"/><net_sink comp="1915" pin=0"/></net>

<net id="1919"><net_src comp="1915" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1923"><net_src comp="339" pin="3"/><net_sink comp="1920" pin=0"/></net>

<net id="1924"><net_src comp="1920" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1928"><net_src comp="1072" pin="19"/><net_sink comp="1925" pin=0"/></net>

<net id="1929"><net_src comp="1925" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1930"><net_src comp="1925" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="1931"><net_src comp="1925" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1932"><net_src comp="1925" pin="1"/><net_sink comp="825" pin=2"/></net>

<net id="1936"><net_src comp="1112" pin="19"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1938"><net_src comp="1933" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1939"><net_src comp="1933" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="1940"><net_src comp="1933" pin="1"/><net_sink comp="832" pin=2"/></net>

<net id="1944"><net_src comp="1152" pin="19"/><net_sink comp="1941" pin=0"/></net>

<net id="1945"><net_src comp="1941" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1946"><net_src comp="1941" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="1947"><net_src comp="1941" pin="1"/><net_sink comp="1558" pin=0"/></net>

<net id="1948"><net_src comp="1941" pin="1"/><net_sink comp="839" pin=2"/></net>

<net id="1952"><net_src comp="1192" pin="19"/><net_sink comp="1949" pin=0"/></net>

<net id="1953"><net_src comp="1949" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1954"><net_src comp="1949" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="1955"><net_src comp="1949" pin="1"/><net_sink comp="1531" pin=0"/></net>

<net id="1956"><net_src comp="1949" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="1960"><net_src comp="1232" pin="19"/><net_sink comp="1957" pin=0"/></net>

<net id="1961"><net_src comp="1957" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1962"><net_src comp="1957" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1963"><net_src comp="1957" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="1964"><net_src comp="1957" pin="1"/><net_sink comp="804" pin=2"/></net>

<net id="1968"><net_src comp="1272" pin="19"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1970"><net_src comp="1965" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1971"><net_src comp="1965" pin="1"/><net_sink comp="1567" pin=0"/></net>

<net id="1972"><net_src comp="1965" pin="1"/><net_sink comp="811" pin=2"/></net>

<net id="1976"><net_src comp="346" pin="3"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1981"><net_src comp="353" pin="3"/><net_sink comp="1978" pin=0"/></net>

<net id="1982"><net_src comp="1978" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1986"><net_src comp="360" pin="3"/><net_sink comp="1983" pin=0"/></net>

<net id="1987"><net_src comp="1983" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1991"><net_src comp="367" pin="3"/><net_sink comp="1988" pin=0"/></net>

<net id="1992"><net_src comp="1988" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="1996"><net_src comp="1374" pin="2"/><net_sink comp="1993" pin=0"/></net>

<net id="1997"><net_src comp="1993" pin="1"/><net_sink comp="643" pin=2"/></net>

<net id="2001"><net_src comp="1386" pin="2"/><net_sink comp="1998" pin=0"/></net>

<net id="2005"><net_src comp="254" pin="7"/><net_sink comp="2002" pin=0"/></net>

<net id="2006"><net_src comp="2002" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="2007"><net_src comp="2002" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="2008"><net_src comp="2002" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="2009"><net_src comp="2002" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="2013"><net_src comp="264" pin="7"/><net_sink comp="2010" pin=0"/></net>

<net id="2014"><net_src comp="2010" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="2015"><net_src comp="2010" pin="1"/><net_sink comp="1594" pin=0"/></net>

<net id="2016"><net_src comp="2010" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="2017"><net_src comp="2010" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="2021"><net_src comp="254" pin="3"/><net_sink comp="2018" pin=0"/></net>

<net id="2022"><net_src comp="2018" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="2023"><net_src comp="2018" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="2024"><net_src comp="2018" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="2025"><net_src comp="2018" pin="1"/><net_sink comp="1510" pin=0"/></net>

<net id="2026"><net_src comp="2018" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="2027"><net_src comp="2018" pin="1"/><net_sink comp="653" pin=4"/></net>

<net id="2031"><net_src comp="264" pin="3"/><net_sink comp="2028" pin=0"/></net>

<net id="2032"><net_src comp="2028" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="2033"><net_src comp="2028" pin="1"/><net_sink comp="665" pin=4"/></net>

<net id="2037"><net_src comp="750" pin="2"/><net_sink comp="2034" pin=0"/></net>

<net id="2038"><net_src comp="2034" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="2039"><net_src comp="2034" pin="1"/><net_sink comp="818" pin=3"/></net>

<net id="2043"><net_src comp="755" pin="2"/><net_sink comp="2040" pin=0"/></net>

<net id="2044"><net_src comp="2040" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="2045"><net_src comp="2040" pin="1"/><net_sink comp="790" pin=3"/></net>

<net id="2049"><net_src comp="374" pin="7"/><net_sink comp="2046" pin=0"/></net>

<net id="2050"><net_src comp="2046" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="2051"><net_src comp="2046" pin="1"/><net_sink comp="1613" pin=0"/></net>

<net id="2052"><net_src comp="2046" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="2053"><net_src comp="2046" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="2057"><net_src comp="374" pin="3"/><net_sink comp="2054" pin=0"/></net>

<net id="2058"><net_src comp="2054" pin="1"/><net_sink comp="1519" pin=0"/></net>

<net id="2059"><net_src comp="2054" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="2060"><net_src comp="2054" pin="1"/><net_sink comp="1528" pin=0"/></net>

<net id="2061"><net_src comp="2054" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="2065"><net_src comp="385" pin="7"/><net_sink comp="2062" pin=0"/></net>

<net id="2066"><net_src comp="2062" pin="1"/><net_sink comp="1625" pin=0"/></net>

<net id="2067"><net_src comp="2062" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="2068"><net_src comp="2062" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="2069"><net_src comp="2062" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="2073"><net_src comp="385" pin="3"/><net_sink comp="2070" pin=0"/></net>

<net id="2074"><net_src comp="2070" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="2075"><net_src comp="2070" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="2076"><net_src comp="2070" pin="1"/><net_sink comp="1546" pin=0"/></net>

<net id="2077"><net_src comp="2070" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="2081"><net_src comp="396" pin="7"/><net_sink comp="2078" pin=0"/></net>

<net id="2082"><net_src comp="2078" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="2083"><net_src comp="2078" pin="1"/><net_sink comp="1661" pin=0"/></net>

<net id="2084"><net_src comp="2078" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="2085"><net_src comp="2078" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="2089"><net_src comp="396" pin="3"/><net_sink comp="2086" pin=0"/></net>

<net id="2090"><net_src comp="2086" pin="1"/><net_sink comp="1555" pin=0"/></net>

<net id="2091"><net_src comp="2086" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="2092"><net_src comp="2086" pin="1"/><net_sink comp="1564" pin=0"/></net>

<net id="2093"><net_src comp="2086" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="2097"><net_src comp="407" pin="7"/><net_sink comp="2094" pin=0"/></net>

<net id="2098"><net_src comp="2094" pin="1"/><net_sink comp="1607" pin=0"/></net>

<net id="2099"><net_src comp="2094" pin="1"/><net_sink comp="1619" pin=0"/></net>

<net id="2100"><net_src comp="2094" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="2101"><net_src comp="2094" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="2105"><net_src comp="760" pin="2"/><net_sink comp="2102" pin=0"/></net>

<net id="2106"><net_src comp="2102" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="2107"><net_src comp="2102" pin="1"/><net_sink comp="825" pin=3"/></net>

<net id="2111"><net_src comp="765" pin="2"/><net_sink comp="2108" pin=0"/></net>

<net id="2112"><net_src comp="2108" pin="1"/><net_sink comp="1534" pin=0"/></net>

<net id="2113"><net_src comp="2108" pin="1"/><net_sink comp="797" pin=3"/></net>

<net id="2117"><net_src comp="418" pin="7"/><net_sink comp="2114" pin=0"/></net>

<net id="2118"><net_src comp="2114" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="2119"><net_src comp="2114" pin="1"/><net_sink comp="1643" pin=0"/></net>

<net id="2120"><net_src comp="2114" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="2121"><net_src comp="2114" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="2125"><net_src comp="770" pin="2"/><net_sink comp="2122" pin=0"/></net>

<net id="2126"><net_src comp="2122" pin="1"/><net_sink comp="1543" pin=0"/></net>

<net id="2127"><net_src comp="2122" pin="1"/><net_sink comp="832" pin=3"/></net>

<net id="2131"><net_src comp="775" pin="2"/><net_sink comp="2128" pin=0"/></net>

<net id="2132"><net_src comp="2128" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="2133"><net_src comp="2128" pin="1"/><net_sink comp="804" pin=3"/></net>

<net id="2137"><net_src comp="429" pin="7"/><net_sink comp="2134" pin=0"/></net>

<net id="2138"><net_src comp="2134" pin="1"/><net_sink comp="1655" pin=0"/></net>

<net id="2139"><net_src comp="2134" pin="1"/><net_sink comp="1667" pin=0"/></net>

<net id="2140"><net_src comp="2134" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="2141"><net_src comp="2134" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="2145"><net_src comp="780" pin="2"/><net_sink comp="2142" pin=0"/></net>

<net id="2146"><net_src comp="2142" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="2147"><net_src comp="2142" pin="1"/><net_sink comp="839" pin=3"/></net>

<net id="2151"><net_src comp="785" pin="2"/><net_sink comp="2148" pin=0"/></net>

<net id="2152"><net_src comp="2148" pin="1"/><net_sink comp="1570" pin=0"/></net>

<net id="2153"><net_src comp="2148" pin="1"/><net_sink comp="811" pin=3"/></net>

<net id="2157"><net_src comp="1497" pin="1"/><net_sink comp="2154" pin=0"/></net>

<net id="2158"><net_src comp="2154" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="2162"><net_src comp="818" pin="4"/><net_sink comp="2159" pin=0"/></net>

<net id="2163"><net_src comp="2159" pin="1"/><net_sink comp="653" pin=2"/></net>

<net id="2167"><net_src comp="790" pin="4"/><net_sink comp="2164" pin=0"/></net>

<net id="2168"><net_src comp="2164" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="2172"><net_src comp="825" pin="4"/><net_sink comp="2169" pin=0"/></net>

<net id="2173"><net_src comp="2169" pin="1"/><net_sink comp="1604" pin=0"/></net>

<net id="2174"><net_src comp="2169" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="2175"><net_src comp="2169" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="2176"><net_src comp="2169" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="2180"><net_src comp="797" pin="4"/><net_sink comp="2177" pin=0"/></net>

<net id="2181"><net_src comp="2177" pin="1"/><net_sink comp="1610" pin=0"/></net>

<net id="2182"><net_src comp="2177" pin="1"/><net_sink comp="1622" pin=0"/></net>

<net id="2183"><net_src comp="2177" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="2184"><net_src comp="2177" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="2188"><net_src comp="832" pin="4"/><net_sink comp="2185" pin=0"/></net>

<net id="2189"><net_src comp="2185" pin="1"/><net_sink comp="1628" pin=0"/></net>

<net id="2190"><net_src comp="2185" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="2191"><net_src comp="2185" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="2192"><net_src comp="2185" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="2196"><net_src comp="804" pin="4"/><net_sink comp="2193" pin=0"/></net>

<net id="2197"><net_src comp="2193" pin="1"/><net_sink comp="1634" pin=0"/></net>

<net id="2198"><net_src comp="2193" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="2199"><net_src comp="2193" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="2200"><net_src comp="2193" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="2204"><net_src comp="839" pin="4"/><net_sink comp="2201" pin=0"/></net>

<net id="2205"><net_src comp="2201" pin="1"/><net_sink comp="1652" pin=0"/></net>

<net id="2206"><net_src comp="2201" pin="1"/><net_sink comp="1664" pin=0"/></net>

<net id="2207"><net_src comp="2201" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="2208"><net_src comp="2201" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="2212"><net_src comp="811" pin="4"/><net_sink comp="2209" pin=0"/></net>

<net id="2213"><net_src comp="2209" pin="1"/><net_sink comp="1658" pin=0"/></net>

<net id="2214"><net_src comp="2209" pin="1"/><net_sink comp="1670" pin=0"/></net>

<net id="2215"><net_src comp="2209" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="2216"><net_src comp="2209" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="2220"><net_src comp="686" pin="2"/><net_sink comp="2217" pin=0"/></net>

<net id="2221"><net_src comp="2217" pin="1"/><net_sink comp="1737" pin=0"/></net>

<net id="2222"><net_src comp="2217" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="2226"><net_src comp="691" pin="2"/><net_sink comp="2223" pin=0"/></net>

<net id="2227"><net_src comp="2223" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="2228"><net_src comp="2223" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="2232"><net_src comp="706" pin="2"/><net_sink comp="2229" pin=0"/></net>

<net id="2233"><net_src comp="2229" pin="1"/><net_sink comp="1744" pin=0"/></net>

<net id="2234"><net_src comp="2229" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="2238"><net_src comp="710" pin="2"/><net_sink comp="2235" pin=0"/></net>

<net id="2239"><net_src comp="2235" pin="1"/><net_sink comp="1772" pin=0"/></net>

<net id="2240"><net_src comp="2235" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="2244"><net_src comp="724" pin="2"/><net_sink comp="2241" pin=0"/></net>

<net id="2245"><net_src comp="2241" pin="1"/><net_sink comp="1751" pin=0"/></net>

<net id="2246"><net_src comp="2241" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="2250"><net_src comp="728" pin="2"/><net_sink comp="2247" pin=0"/></net>

<net id="2251"><net_src comp="2247" pin="1"/><net_sink comp="1779" pin=0"/></net>

<net id="2252"><net_src comp="2247" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="2256"><net_src comp="742" pin="2"/><net_sink comp="2253" pin=0"/></net>

<net id="2257"><net_src comp="2253" pin="1"/><net_sink comp="1758" pin=0"/></net>

<net id="2258"><net_src comp="2253" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="2262"><net_src comp="746" pin="2"/><net_sink comp="2259" pin=0"/></net>

<net id="2263"><net_src comp="2259" pin="1"/><net_sink comp="1786" pin=0"/></net>

<net id="2264"><net_src comp="2259" pin="1"/><net_sink comp="566" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0 | {9 10 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1 | {9 10 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2 | {9 10 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3 | {9 10 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0 | {9 10 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1 | {9 10 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2 | {9 10 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3 | {9 10 }
 - Input state : 
	Port: FFT_stage_spatial_unroll<6> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1 | {1 2 }
	Port: FFT_stage_spatial_unroll<6> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2 | {1 2 }
	Port: FFT_stage_spatial_unroll<6> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3 | {1 2 }
	Port: FFT_stage_spatial_unroll<6> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1 | {1 2 }
	Port: FFT_stage_spatial_unroll<6> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2 | {1 2 }
	Port: FFT_stage_spatial_unroll<6> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3 | {1 2 }
	Port: FFT_stage_spatial_unroll<6> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0 | {1 2 }
	Port: FFT_stage_spatial_unroll<6> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln371193 : 1
		indvar_flatten190_load : 1
		m191_load : 1
		k192_load : 1
		add_ln368194_load : 1
		add_ln368_2 : 2
		select_ln368 : 2
		m : 2
		trunc_ln371 : 3
		c : 4
		d : 4
		tmp : 3
		tmp_s : 3
		lshr_ln : 4
		zext_ln381 : 5
		tmp_224 : 3
		or_ln7 : 4
		zext_ln7 : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr : 6
		muxLogicRAMAddr_to_d0_real : 7
		d0_real : 7
		muxLogicRAMAddr_to_d0_imag : 7
		d0_imag : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1 : 6
		muxLogicRAMAddr_to_a : 7
		a : 7
		muxLogicRAMAddr_to_d1_real_7 : 7
		d1_real_7 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_1 : 6
		tw_26_i : 4
		tw_28_i : 4
		tw : 4
		tw_27_i : 4
		tw_29_i : 4
		tw_14 : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_1 : 6
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load : 7
		muxLogicRAMAddr_to_d1 : 7
		d1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load : 7
		muxLogicRAMAddr_to_d1_14 : 7
		d1_14 : 7
		k : 3
		tmp_3 : 4
		xor_ln371 : 5
		add_ln368 : 3
		icmp_ln368 : 2
		store_ln368 : 4
		store_ln371 : 4
		store_ln368 : 3
		store_ln368 : 3
		br_ln368 : 3
	State 2
		muxLogicI0_to_bd : 1
		bd : 1
		muxLogicI0_to_bc : 1
		bc : 1
		muxLogicI0_to_bd_7_i : 1
		bd_7_i : 1
		muxLogicI0_to_bc_7_i : 1
		bc_7_i : 1
		muxLogicI0_to_bd_8_i : 1
		bd_8_i : 1
		muxLogicI0_to_bc_8_i : 1
		bc_8_i : 1
		muxLogicI0_to_bd_3 : 1
		bd_3 : 1
		muxLogicI0_to_bc_3 : 1
		bc_3 : 1
	State 3
		bit_sel : 1
		xor_ln16 : 2
		trunc_ln16 : 1
		xor_ln : 2
		d1_imag_7 : 3
		specfucore_ln19 : 1
		specfucore_ln20 : 1
		specfucore_ln19 : 1
		specfucore_ln20 : 1
		specfucore_ln19 : 1
		specfucore_ln20 : 1
		specfucore_ln19 : 1
		specfucore_ln20 : 1
	State 4
	State 5
		rend22_i : 1
		rend20_i : 1
		d1_real_8 : 1
		d1_imag_8 : 1
		muxLogicI1_to_d2_real : 2
		muxLogicI1_to_d2_imag : 2
		muxLogicI1_to_d3_real : 2
		muxLogicI1_to_d3_imag : 2
	State 6
	State 7
	State 8
	State 9
		specfucore_ln35 : 1
		specfucore_ln36 : 1
		specfucore_ln37 : 1
		specfucore_ln38 : 1
		specfucore_ln35 : 1
		specfucore_ln36 : 1
		specfucore_ln37 : 1
		specfucore_ln38 : 1
		specfucore_ln35 : 1
		specfucore_ln36 : 1
		specfucore_ln37 : 1
		specfucore_ln38 : 1
		specfucore_ln35 : 1
		specfucore_ln36 : 1
		specfucore_ln37 : 1
		specfucore_ln38 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
	State 10
		rend18_i : 1
		rend16_i : 1
		rend14_i : 1
		rend12_i : 1
		rend10_i : 1
		rend8_i : 1
		rend6_i : 1
		rend4_i : 1
		rend2_i : 1
		rend_i : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                           Functional Unit                                          |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                             grp_fu_674                                             |    0    |   147   |   356   |
|          |                                             grp_fu_680                                             |    0    |   147   |   356   |
|          |                                             grp_fu_686                                             |    0    |   147   |   356   |
|          |                                             grp_fu_691                                             |    0    |   147   |   356   |
|          |                                             grp_fu_696                                             |    0    |   147   |   356   |
|          |                                             grp_fu_701                                             |    0    |   147   |   356   |
|          |                                             grp_fu_706                                             |    0    |   147   |   356   |
|   fadd   |                                             grp_fu_710                                             |    0    |   147   |   356   |
|          |                                             grp_fu_714                                             |    0    |   147   |   356   |
|          |                                             grp_fu_719                                             |    0    |   147   |   356   |
|          |                                             grp_fu_724                                             |    0    |   147   |   356   |
|          |                                             grp_fu_728                                             |    0    |   147   |   356   |
|          |                                             grp_fu_732                                             |    0    |   147   |   356   |
|          |                                             grp_fu_737                                             |    0    |   147   |   356   |
|          |                                             grp_fu_742                                             |    0    |   147   |   356   |
|          |                                             grp_fu_746                                             |    0    |   147   |   356   |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                              c_fu_904                                              |    0    |    0    |   352   |
|          |                                              d_fu_944                                              |    0    |    0    |   352   |
|          |                                           tw_26_i_fu_1072                                          |    0    |    0    |   352   |
| sparsemux|                                           tw_28_i_fu_1112                                          |    0    |    0    |   352   |
|          |                                             tw_fu_1152                                             |    0    |    0    |   352   |
|          |                                           tw_27_i_fu_1192                                          |    0    |    0    |   352   |
|          |                                           tw_29_i_fu_1232                                          |    0    |    0    |   352   |
|          |                                            tw_14_fu_1272                                           |    0    |    0    |   352   |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                         add_ln368_2_fu_878                                         |    0    |    0    |    6    |
|    add   |                                              k_fu_1360                                             |    0    |    0    |    6    |
|          |                                          add_ln368_fu_1380                                         |    0    |    0    |    9    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|  select  |                                         select_ln368_fu_884                                        |    0    |    0    |    5    |
|          |                                              m_fu_892                                              |    0    |    0    |    7    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                              bd_fu_750                                             |    1    |    0    |    0    |
|          |                                              bc_fu_755                                             |    1    |    0    |    0    |
|          |                                            bd_7_i_fu_760                                           |    1    |    0    |    0    |
|   fmul   |                                            bc_7_i_fu_765                                           |    1    |    0    |    0    |
|          |                                            bd_8_i_fu_770                                           |    1    |    0    |    0    |
|          |                                            bc_8_i_fu_775                                           |    1    |    0    |    0    |
|          |                                             bd_3_fu_780                                            |    1    |    0    |    0    |
|          |                                             bc_3_fu_785                                            |    1    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                             grp_fu_790                                             |    1    |    0    |    1    |
|   fmadd  |                                             grp_fu_797                                             |    1    |    0    |    1    |
|          |                                             grp_fu_804                                             |    1    |    0    |    1    |
|          |                                             grp_fu_811                                             |    1    |    0    |    1    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                             grp_fu_818                                             |    1    |    0    |    1    |
|   fmsub  |                                             grp_fu_825                                             |    1    |    0    |    1    |
|          |                                             grp_fu_832                                             |    1    |    0    |    1    |
|          |                                             grp_fu_839                                             |    1    |    0    |    1    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|    xor   |                                          xor_ln371_fu_1374                                         |    0    |    0    |    2    |
|          |                                          xor_ln16_fu_1479                                          |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                                         icmp_ln368_fu_1386                                         |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                                         trunc_ln371_fu_900                                         |    0    |    0    |    0    |
|          |                                         trunc_ln16_fu_1485                                         |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                             tmp_fu_984                                             |    0    |    0    |    0    |
|partselect|                                            tmp_s_fu_994                                            |    0    |    0    |    0    |
|          |                                           tmp_224_fu_1024                                          |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                           lshr_ln_fu_1004                                          |    0    |    0    |    0    |
|bitconcatenate|                                           or_ln7_fu_1034                                           |    0    |    0    |    0    |
|          |                                           xor_ln_fu_1489                                           |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|   zext   |                                         zext_ln381_fu_1012                                         |    0    |    0    |    0    |
|          |                                          zext_ln7_fu_1044                                          |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                 muxLogicRAMAddr_to_d0_real_fu_1056                                 |    0    |    0    |    0    |
|          |                                 muxLogicRAMAddr_to_d0_imag_fu_1060                                 |    0    |    0    |    0    |
|          |                                    muxLogicRAMAddr_to_a_fu_1064                                    |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_d1_real_7_fu_1068                                |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_fu_1312  |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1_fu_1316 |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_fu_1320  |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1_fu_1324 |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load_fu_1328  |    0    |    0    |    0    |
|          |                                    muxLogicRAMAddr_to_d1_fu_1332                                   |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_fu_1336  |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1_fu_1340 |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_fu_1344  |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1_fu_1348 |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load_fu_1352  |    0    |    0    |    0    |
|          |                                  muxLogicRAMAddr_to_d1_14_fu_1356                                  |    0    |    0    |    0    |
|          |                                      muxLogicI0_to_bd_fu_1412                                      |    0    |    0    |    0    |
|          |                                      muxLogicI1_to_bd_fu_1416                                      |    0    |    0    |    0    |
|          |                                      muxLogicI0_to_bc_fu_1419                                      |    0    |    0    |    0    |
|          |                                      muxLogicI1_to_bc_fu_1423                                      |    0    |    0    |    0    |
|          |                                    muxLogicI0_to_bd_7_i_fu_1426                                    |    0    |    0    |    0    |
|          |                                    muxLogicI1_to_bd_7_i_fu_1430                                    |    0    |    0    |    0    |
|          |                                    muxLogicI0_to_bc_7_i_fu_1433                                    |    0    |    0    |    0    |
|          |                                    muxLogicI1_to_bc_7_i_fu_1437                                    |    0    |    0    |    0    |
|          |                                    muxLogicI0_to_bd_8_i_fu_1440                                    |    0    |    0    |    0    |
|          |                                    muxLogicI1_to_bd_8_i_fu_1444                                    |    0    |    0    |    0    |
|          |                                    muxLogicI0_to_bc_8_i_fu_1447                                    |    0    |    0    |    0    |
|          |                                    muxLogicI1_to_bc_8_i_fu_1451                                    |    0    |    0    |    0    |
|          |                                     muxLogicI0_to_bd_3_fu_1454                                     |    0    |    0    |    0    |
|          |                                     muxLogicI1_to_bd_3_fu_1458                                     |    0    |    0    |    0    |
|          |                                     muxLogicI0_to_bc_3_fu_1461                                     |    0    |    0    |    0    |
|          |                                     muxLogicI1_to_bc_3_fu_1465                                     |    0    |    0    |    0    |
|          |                                             grp_fu_1501                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1504                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1507                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1510                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1513                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1516                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1519                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1522                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1525                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1528                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1531                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1534                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1537                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1540                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1543                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1546                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1549                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1552                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1555                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1558                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1561                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1564                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1567                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1570                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1573                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1576                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1580                                            |    0    |    0    |    0    |
| muxlogic |                                             grp_fu_1583                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1587                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1590                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1594                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1597                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1601                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1604                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1607                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1610                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1613                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1616                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1619                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1622                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1625                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1628                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1631                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1634                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1637                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1640                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1643                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1646                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1649                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1652                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1655                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1658                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1661                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1664                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1667                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1670                                            |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1673                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1677                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1681                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1685                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1689                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1693                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1697                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1701                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1705                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1709                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1713                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1717                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1721                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1725                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1729                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1733                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1737                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1740                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1744                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1747                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1751                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1754                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1758                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1761                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1765                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1768                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1772                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1775                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1779                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1782                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1786                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1789                               |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
| bitselect|                                            tmp_3_fu_1366                                           |    0    |    0    |    0    |
|          |                                           bit_sel_fu_1471                                          |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                                    |    16   |   2352  |   8559  |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------------------------------------+--------+
|                                                                                |   FF   |
+--------------------------------------------------------------------------------+--------+
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1_reg_1875|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_reg_1865 |    6   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1_reg_1895|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_reg_1885 |    6   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1_reg_2054|   32   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_2046 |   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_1_reg_1915|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_reg_1905 |    6   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1_reg_2070|   32   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_reg_2062 |   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_1_reg_1983|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_reg_1973 |    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load_reg_2078 |   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1_reg_1880|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_reg_1870 |    6   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1_reg_1900|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_reg_1890 |    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_2094 |   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_1_reg_1920|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_reg_1910 |    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_reg_2114 |   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_1_reg_1988|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_reg_1978 |    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load_reg_2134 |   32   |
|                                   a_reg_2018                                   |   32   |
|                              add_ln368194_reg_1814                             |    9   |
|                                  bc_3_reg_2148                                 |   32   |
|                                 bc_7_i_reg_2108                                |   32   |
|                                 bc_8_i_reg_2128                                |   32   |
|                                   bc_reg_2040                                  |   32   |
|                                  bd_3_reg_2142                                 |   32   |
|                                 bd_7_i_reg_2102                                |   32   |
|                                 bd_8_i_reg_2122                                |   32   |
|                                   bd_reg_2034                                  |   32   |
|                                   c_reg_1825                                   |   32   |
|                                d0_imag_reg_2010                                |   32   |
|                                d0_real_reg_2002                                |   32   |
|                              d1_imag_14_i_reg_2177                             |   32   |
|                              d1_imag_1_i_reg_2193                              |   32   |
|                               d1_imag_7_reg_2154                               |   32   |
|                                d1_imag_8_reg_662                               |   32   |
|                               d1_imag_9_reg_2209                               |   32   |
|                                d1_imag_reg_2164                                |   32   |
|                              d1_real_14_i_reg_2169                             |   32   |
|                              d1_real_1_i_reg_2185                              |   32   |
|                               d1_real_7_reg_2028                               |   32   |
|                                d1_real_8_reg_650                               |   32   |
|                               d1_real_9_reg_2201                               |   32   |
|                                d1_real_reg_2159                                |   32   |
|                                   d1_reg_2086                                  |   32   |
|                               d3_imag_3_reg_2259                               |   32   |
|                              d3_imag_7_i_reg_2235                              |   32   |
|                              d3_imag_8_i_reg_2247                              |   32   |
|                                d3_imag_reg_2223                                |   32   |
|                               d3_real_3_reg_2253                               |   32   |
|                              d3_real_7_i_reg_2229                              |   32   |
|                              d3_real_8_i_reg_2241                              |   32   |
|                                d3_real_reg_2217                                |   32   |
|                                   d_reg_1833                                   |   32   |
|                               icmp_ln368_reg_1998                              |    1   |
|                              icmp_ln371193_reg_640                             |    1   |
|                           indvar_flatten190_reg_1793                           |    5   |
|                                  k192_reg_1807                                 |    6   |
|                                  m191_reg_1800                                 |    9   |
|                              trunc_ln371_reg_1821                              |    5   |
|                                 tw_14_reg_1965                                 |   32   |
|                                tw_26_i_reg_1925                                |   32   |
|                                tw_27_i_reg_1949                                |   32   |
|                                tw_28_i_reg_1933                                |   32   |
|                                tw_29_i_reg_1957                                |   32   |
|                                   tw_reg_1941                                  |   32   |
|                               xor_ln371_reg_1993                               |    1   |
|                               zext_ln381_reg_1841                              |   64   |
|                                zext_ln7_reg_1853                               |   64   |
+--------------------------------------------------------------------------------+--------+
|                                      Total                                     |  1797  |
+--------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_254 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_254 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_264 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_264 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_374 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_374 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_385 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_385 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_396 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_396 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_407 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_407 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_418 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_418 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_429 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_429 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   96   ||  6.112  ||    0    ||   128   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  2352  |  8559  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   128  |
|  Register |    -   |    -   |  1797  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    6   |  4149  |  8687  |
+-----------+--------+--------+--------+--------+
