
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035749                       # Number of seconds simulated
sim_ticks                                 35748545976                       # Number of ticks simulated
final_tick                               565312925913                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144828                       # Simulator instruction rate (inst/s)
host_op_rate                                   183082                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2349207                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894176                       # Number of bytes of host memory used
host_seconds                                 15217.29                       # Real time elapsed on the host
sim_insts                                  2203887291                       # Number of instructions simulated
sim_ops                                    2786012176                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1594368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       838528                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2435840                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1108992                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1108992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12456                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6551                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19030                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8664                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8664                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     44599520                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46547                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     23456283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                68138156                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35806                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46547                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              82353                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31022017                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31022017                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31022017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     44599520                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46547                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     23456283                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               99160173                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85727929                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30978458                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25408983                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013105                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13168825                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12096093                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3163978                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87355                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32012620                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170058717                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30978458                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15260071                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36565626                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10792608                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6818292                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15665130                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807485                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84143483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.484199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.331968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47577857     56.54%     56.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3647006      4.33%     60.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197529      3.80%     64.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3437659      4.09%     68.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3023598      3.59%     72.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1579076      1.88%     74.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1029207      1.22%     75.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2703282      3.21%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17948269     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84143483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361358                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.983703                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33678487                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6398393                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34782306                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543794                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8740494                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5076539                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6489                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201734515                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51057                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8740494                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35337909                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2827736                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       879926                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33632793                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2724617                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194917648                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11490                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1703214                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       747590                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            7                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270642603                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908939136                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908939136                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102383339                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34197                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18174                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7227332                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19243836                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10030069                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       239239                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3132647                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183834605                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34178                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147769365                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       283359                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60930889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186124503                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2134                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84143483                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.756159                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909794                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29959501     35.61%     35.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17850408     21.21%     56.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11932133     14.18%     71.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7619996      9.06%     80.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7559190      8.98%     89.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4434139      5.27%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3385336      4.02%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       747008      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655772      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84143483                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084096     69.90%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204818     13.21%     83.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       262063     16.90%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121556751     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013657      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15740123     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8442812      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147769365                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.723702                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1551019                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010496                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381516587                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244800723                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143618849                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149320384                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263369                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7031707                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          450                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1068                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2288396                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8740494                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2076498                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159159                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183868783                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       310392                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19243836                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10030069                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18156                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        114435                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6685                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1068                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1229760                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127942                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2357702                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145188429                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14800698                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2580932                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23000741                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20583308                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8200043                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.693595                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143765154                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143618849                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93695336                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261658489                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.675287                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358083                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61450053                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2038471                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75402989                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623569                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171364                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30094468     39.91%     39.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20451892     27.12%     67.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8379705     11.11%     78.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292400      5.69%     83.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3679461      4.88%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1810797      2.40%     91.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1991671      2.64%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009197      1.34%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3693398      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75402989                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3693398                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255581564                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376492745                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1584446                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857279                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857279                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.166481                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.166481                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655541646                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196973258                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189189097                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85727929                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31261936                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25442490                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2088611                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13351909                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12328350                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3220940                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92384                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34564590                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170743901                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31261936                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15549290                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35885500                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10717123                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5343036                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16896261                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       839619                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84386136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48500636     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1938689      2.30%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2527585      3.00%     62.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3803071      4.51%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3692387      4.38%     71.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2806042      3.33%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1668152      1.98%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2497003      2.96%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16952571     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84386136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364665                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.991695                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35704260                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5224873                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34593864                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       270399                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8592739                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5293910                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     204300851                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1341                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8592739                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37597448                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1016507                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1454821                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32926845                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2797770                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     198355747                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          850                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1208641                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       878841                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            4                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    276383605                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    923799987                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    923799987                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171898174                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104485396                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42056                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23704                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7906421                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18387953                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9746873                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       188616                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3320550                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184370301                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39921                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148531525                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       275478                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59930181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    182241435                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6361                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84386136                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760141                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896887                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29191942     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18597337     22.04%     56.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12040185     14.27%     70.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8171933      9.68%     80.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7643404      9.06%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4085724      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3003728      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       901649      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       750234      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84386136                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         729966     69.22%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        150532     14.28%     83.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173993     16.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123598123     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2098776      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16780      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14665233      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8152613      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148531525                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.732592                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1054493                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007099                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    382779155                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    244341220                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144369566                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149586018                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       503991                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7044762                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2323                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          852                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2476421                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          277                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8592739                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         591834                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98130                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    184410227                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1263360                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18387953                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9746873                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23141                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         74413                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          852                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1278444                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1176587                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2455031                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145695810                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13808140                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2835713                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21782590                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20408810                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7974450                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.699514                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144408113                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144369566                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92759350                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        260459413                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.684044                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356137                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100671485                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123729478                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60680968                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33560                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2123050                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75793397                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.632457                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152467                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29104767     38.40%     38.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21839340     28.81%     67.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8034254     10.60%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4604082      6.07%     83.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3847890      5.08%     88.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1915441      2.53%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1867419      2.46%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       805527      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3774677      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75793397                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100671485                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123729478                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18613639                       # Number of memory references committed
system.switch_cpus1.commit.loads             11343191                       # Number of loads committed
system.switch_cpus1.commit.membars              16780                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17745783                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111525224                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2524584                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3774677                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256429166                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          377418153                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31541                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1341793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100671485                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123729478                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100671485                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851561                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851561                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174314                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174314                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655652088                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199399846                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188675597                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33560                       # number of misc regfile writes
system.l20.replacements                         12466                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          787789                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28850                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.306378                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          356.187798                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.448254                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6033.084751                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.176583                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9985.102613                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021740                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000577                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.368230                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000011                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.609442                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        83161                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  83161                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21227                       # number of Writeback hits
system.l20.Writeback_hits::total                21227                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        83161                       # number of demand (read+write) hits
system.l20.demand_hits::total                   83161                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        83161                       # number of overall hits
system.l20.overall_hits::total                  83161                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12456                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12466                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12456                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12466                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12456                       # number of overall misses
system.l20.overall_misses::total                12466                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       765965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1233912165                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1234678130                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       765965                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1233912165                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1234678130                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       765965                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1233912165                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1234678130                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95617                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95627                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21227                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21227                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95617                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95627                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95617                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95627                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130270                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130361                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130270                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130361                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130270                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130361                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99061.670279                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99043.649126                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99061.670279                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99043.649126                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99061.670279                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99043.649126                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4060                       # number of writebacks
system.l20.writebacks::total                     4060                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12456                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12466                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12456                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12466                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12456                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12466                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       691758                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1141045322                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1141737080                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       691758                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1141045322                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1141737080                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       691758                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1141045322                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1141737080                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130270                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130361                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130270                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130361                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130270                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130361                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91606.079159                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 91588.085994                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 91606.079159                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 91588.085994                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 91606.079159                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 91588.085994                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6564                       # number of replacements
system.l21.tagsinuse                     16383.988385                       # Cycle average of tags in use
system.l21.total_refs                          649633                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22948                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.308916                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         2166.220495                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.977204                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3262.710369                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         10942.080318                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.132216                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000792                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.199140                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.667852                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        45970                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  45970                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           26605                       # number of Writeback hits
system.l21.Writeback_hits::total                26605                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        45970                       # number of demand (read+write) hits
system.l21.demand_hits::total                   45970                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        45970                       # number of overall hits
system.l21.overall_hits::total                  45970                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6549                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6562                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6551                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6564                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6551                       # number of overall misses
system.l21.overall_misses::total                 6564                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1581512                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    603462335                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      605043847                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       202414                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       202414                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1581512                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    603664749                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       605246261                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1581512                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    603664749                       # number of overall miss cycles
system.l21.overall_miss_latency::total      605246261                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        52519                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              52532                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        26605                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            26605                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        52521                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               52534                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        52521                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              52534                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.124698                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.124914                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.124731                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.124948                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.124731                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.124948                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 121654.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 92145.722248                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 92204.182719                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       101207                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       101207                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 121654.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 92148.488628                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 92206.925807                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 121654.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 92148.488628                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 92206.925807                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4604                       # number of writebacks
system.l21.writebacks::total                     4604                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6549                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6562                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6551                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6564                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6551                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6564                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1479564                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    552611011                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    554090575                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       186550                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       186550                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1479564                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    552797561                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    554277125                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1479564                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    552797561                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    554277125                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.124698                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.124914                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.124731                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.124948                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.124731                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.124948                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 113812.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 84380.975874                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 84439.282993                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        93275                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        93275                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 113812.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 84383.691192                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 84441.975168                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 113812.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 84383.691192                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 84441.975168                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997556                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015672780                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846677.781818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997556                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15665119                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15665119                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15665119                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15665119                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15665119                       # number of overall hits
system.cpu0.icache.overall_hits::total       15665119                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       927286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       927286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       927286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       927286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15665130                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15665130                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15665130                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15665130                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15665130                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15665130                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95617                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191902496                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95873                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2001.632326                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.489728                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.510272                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915976                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084024                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11637950                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11637950                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709455                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709455                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17247                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17247                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19347405                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19347405                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19347405                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19347405                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       354883                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       354883                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       354953                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        354953                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       354953                       # number of overall misses
system.cpu0.dcache.overall_misses::total       354953                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11524590705                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11524590705                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4519849                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4519849                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11529110554                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11529110554                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11529110554                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11529110554                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11992833                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11992833                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19702358                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19702358                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19702358                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19702358                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029591                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018016                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018016                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018016                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018016                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32474.338599                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32474.338599                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 64569.271429                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64569.271429                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32480.668015                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32480.668015                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32480.668015                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32480.668015                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21227                       # number of writebacks
system.cpu0.dcache.writebacks::total            21227                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       259266                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       259266                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       259336                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       259336                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       259336                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       259336                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95617                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95617                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95617                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95617                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95617                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95617                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1972701526                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1972701526                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1972701526                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1972701526                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1972701526                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1972701526                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007973                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007973                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20631.284458                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20631.284458                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20631.284458                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20631.284458                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20631.284458                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20631.284458                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996863                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020119665                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056692.872984                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996863                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16896244                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16896244                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16896244                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16896244                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16896244                       # number of overall hits
system.cpu1.icache.overall_hits::total       16896244                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2012511                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2012511                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2012511                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2012511                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2012511                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2012511                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16896261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16896261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16896261                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16896261                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16896261                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16896261                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       118383                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       118383                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       118383                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       118383                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       118383                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       118383                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1594988                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1594988                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1594988                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1594988                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1594988                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1594988                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 122691.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 122691.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 122691.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 122691.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 122691.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 122691.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52521                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               174242504                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52777                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3301.485571                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.225879                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.774121                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911039                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088961                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10506861                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10506861                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7231955                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7231955                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17747                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17747                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16780                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16780                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17738816                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17738816                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17738816                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17738816                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       132721                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       132721                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3922                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3922                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       136643                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        136643                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       136643                       # number of overall misses
system.cpu1.dcache.overall_misses::total       136643                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4756400413                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4756400413                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    344972165                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    344972165                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5101372578                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5101372578                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5101372578                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5101372578                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10639582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10639582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7235877                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7235877                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16780                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16780                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17875459                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17875459                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17875459                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17875459                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012474                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012474                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000542                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000542                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007644                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007644                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007644                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007644                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35837.587217                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35837.587217                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87958.226670                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87958.226670                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37333.581508                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37333.581508                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37333.581508                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37333.581508                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1152040                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             24                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 48001.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26605                       # number of writebacks
system.cpu1.dcache.writebacks::total            26605                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80202                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80202                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3920                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3920                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84122                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84122                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84122                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84122                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52519                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52519                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52521                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52521                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52521                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52521                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    987730913                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    987730913                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       204414                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       204414                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    987935327                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    987935327                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    987935327                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    987935327                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002938                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002938                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18807.115768                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18807.115768                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       102207                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       102207                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18810.291636                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18810.291636                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18810.291636                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18810.291636                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
