--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH 
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X39Y59.D1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.726ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_proc/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.AQ      Tcko                  0.525   microblaze_proc/microblaze_0_debug_Debug_Rst
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X39Y59.D1      net (fanout=1)        0.902   microblaze_proc/microblaze_0_debug_Debug_Rst
    SLICE_X39Y59.CLK     Tas                   0.264   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/int_op_1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.691ns (0.789ns logic, 0.902ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Reset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X39Y59.D1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.841ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      0.841ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_proc/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.AQ      Tcko                  0.234   microblaze_proc/microblaze_0_debug_Debug_Rst
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X39Y59.D1      net (fanout=1)        0.452   microblaze_proc/microblaze_0_debug_Debug_Rst
    SLICE_X39Y59.CLK     Tah         (-Th)    -0.155   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/int_op_1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.389ns logic, 0.452ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Interrupt_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_ddr_reset_resync_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X11Y49.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.780ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.780ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp2625.IMUX.4
    BUFIO2_X3Y1.I        net (fanout=1)        2.875   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.825   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -6.972   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.464   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=7)        1.890   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           1.214   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.637   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X11Y49.CLK     net (fanout=2270)     1.682   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      4.780ns (-3.593ns logic, 8.373ns route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X11Y49.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.780ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.780ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp2625.IMUX.4
    BUFIO2_X3Y1.I        net (fanout=1)        2.875   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.825   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -6.972   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.464   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=7)        1.890   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           1.214   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.637   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X11Y49.CLK     net (fanout=2270)     1.682   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      4.780ns (-3.593ns logic, 8.373ns route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X11Y49.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.780ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      4.780ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp2625.IMUX.4
    BUFIO2_X3Y1.I        net (fanout=1)        2.875   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.825   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -6.972   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.464   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=7)        1.890   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           1.214   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.637   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X11Y49.CLK     net (fanout=2270)     1.682   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      4.780ns (-3.593ns logic, 8.373ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X34Y44.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.663ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.663ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp2625.IMUX.4
    BUFIO2_X3Y1.I        net (fanout=1)        2.875   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.825   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -6.972   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.464   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=7)        1.890   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           1.214   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.637   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X34Y44.CLK     net (fanout=2270)     1.565   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      4.663ns (-3.593ns logic, 8.256ns route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X34Y44.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.663ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.663ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp2625.IMUX.4
    BUFIO2_X3Y1.I        net (fanout=1)        2.875   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.825   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -6.972   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.464   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=7)        1.890   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           1.214   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.637   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X34Y44.CLK     net (fanout=2270)     1.565   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      4.663ns (-3.593ns logic, 8.256ns route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X34Y44.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.663ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      4.663ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp2625.IMUX.4
    BUFIO2_X3Y1.I        net (fanout=1)        2.875   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.825   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -6.972   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.464   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=7)        1.890   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           1.214   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.637   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X34Y44.CLK     net (fanout=2270)     1.565   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      4.663ns (-3.593ns logic, 8.256ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_sync_axi_intc_0_path" TIG;

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (SLICE_X43Y29.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.597ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      3.705ns (Levels of Logic = 1)
  Clock Path Skew:      -2.585ns (2.072 - 4.657)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/debug_module_Interrupt rising
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.179ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y23.AMUX    Tshcko                0.518   microblaze_proc/axi4lite_0_M_ARESETN<3>
                                                       microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X39Y22.C3      net (fanout=32)       1.097   microblaze_proc/axi4lite_0_M_ARESETN<8>
    SLICE_X39Y22.CMUX    Tilo                  0.337   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1
    SLICE_X43Y29.SR      net (fanout=3)        1.486   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o
    SLICE_X43Y29.CLK     Trck                  0.267   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      3.705ns (1.122ns logic, 2.583ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.619ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6 (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      2.725ns (Levels of Logic = 1)
  Clock Path Skew:      -2.587ns (2.072 - 4.659)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/debug_module_Interrupt rising
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.179ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6 to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y22.CQ      Tcko                  0.430   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
    SLICE_X39Y22.C5      net (fanout=1)        0.205   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
    SLICE_X39Y22.CMUX    Tilo                  0.337   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1
    SLICE_X43Y29.SR      net (fanout=3)        1.486   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o
    SLICE_X43Y29.CLK     Trck                  0.267   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      2.725ns (1.034ns logic, 1.691ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (SLICE_X43Y29.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.842ns (data path)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      2.842ns (Levels of Logic = 1)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising

  Maximum Data Path at Slow Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y44.AQ      Tcko                  0.430   microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I
    SLICE_X39Y35.C6      net (fanout=6)        1.103   microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I
    SLICE_X39Y35.C       Tilo                  0.259   Incl/raw_data_6<3>
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1
    SLICE_X43Y29.CLK     net (fanout=1)        1.050   microblaze_proc/debug_module_Interrupt
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (0.689ns logic, 2.153ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.789ns (data path)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      2.789ns (Levels of Logic = 1)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising

  Maximum Data Path at Slow Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y40.AQ      Tcko                  0.430   microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I
    SLICE_X39Y35.C2      net (fanout=6)        1.050   microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I
    SLICE_X39Y35.C       Tilo                  0.259   Incl/raw_data_6<3>
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1
    SLICE_X43Y29.CLK     net (fanout=1)        1.050   microblaze_proc/debug_module_Interrupt
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (0.689ns logic, 2.100ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.424ns (data path)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/enable_interrupts (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      2.424ns (Levels of Logic = 1)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising

  Maximum Data Path at Slow Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/enable_interrupts to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y33.AQ      Tcko                  0.525   microblaze_proc/debug_module/debug_module/MDM_Core_I1/enable_interrupts
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/enable_interrupts
    SLICE_X39Y35.C3      net (fanout=3)        0.590   microblaze_proc/debug_module/debug_module/MDM_Core_I1/enable_interrupts
    SLICE_X39Y35.C       Tilo                  0.259   Incl/raw_data_6<3>
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1
    SLICE_X43Y29.CLK     net (fanout=1)        1.050   microblaze_proc/debug_module_Interrupt
    -------------------------------------------------  ---------------------------
    Total                                      2.424ns (0.784ns logic, 1.640ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_sync_axi_intc_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (SLICE_X43Y29.SR), 2 paths
--------------------------------------------------------------------------------
Delay (hold path):      1.777ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6 (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      1.341ns (Levels of Logic = 1)
  Clock Path Skew:      -0.436ns (1.523 - 1.959)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/debug_module_Interrupt rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6 to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y22.CQ      Tcko                  0.198   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
    SLICE_X39Y22.C5      net (fanout=1)        0.052   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
    SLICE_X39Y22.CMUX    Tilo                  0.203   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1
    SLICE_X43Y29.SR      net (fanout=3)        0.742   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o
    SLICE_X43Y29.CLK     Tremck      (-Th)    -0.146   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.547ns logic, 0.794ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      2.367ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      1.933ns (Levels of Logic = 1)
  Clock Path Skew:      -0.434ns (1.523 - 1.957)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/debug_module_Interrupt rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y23.AMUX    Tshcko                0.244   microblaze_proc/axi4lite_0_M_ARESETN<3>
                                                       microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X39Y22.C3      net (fanout=32)       0.598   microblaze_proc/axi4lite_0_M_ARESETN<8>
    SLICE_X39Y22.CMUX    Tilo                  0.203   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1
    SLICE_X43Y29.SR      net (fanout=3)        0.742   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o
    SLICE_X43Y29.CLK     Tremck      (-Th)    -0.146   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (0.593ns logic, 1.340ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_intr_sync_p1_axi_intc_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (SLICE_X45Y28.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.352ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (FF)
  Data Path Delay:      0.521ns (Levels of Logic = 0)
  Clock Path Skew:      0.476ns (1.999 - 1.523)
  Source Clock:         microblaze_proc/debug_module_Interrupt rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.179ns

  Maximum Data Path at Fast Process Corner: microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y29.AQ      Tcko                  0.210   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    SLICE_X45Y28.AX      net (fanout=1)        0.241   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    SLICE_X45Y28.CLK     Tdick                 0.070   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.280ns logic, 0.241ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_intr_sync_p1_axi_intc_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (SLICE_X45Y28.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.702ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (FF)
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      2.627ns (4.699 - 2.072)
  Source Clock:         microblaze_proc/debug_module_Interrupt rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y29.AQ      Tcko                  0.405   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    SLICE_X45Y28.AX      net (fanout=1)        0.474   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    SLICE_X45Y28.CLK     Tckdi       (-Th)    -0.046   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.451ns logic, 0.474ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_MB_AXI_FP_axi_intc_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_AXI_MB_FP_axi_intc_0_path" TIG;

 965713 paths analyzed, 35327 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25 (RAMB16_X2Y32.ENA), 135 paths
--------------------------------------------------------------------------------
Delay (setup path):     16.784ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset (FF)
  Destination:          microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25 (RAM)
  Data Path Delay:      16.701ns (Levels of Logic = 2)
  Clock Path Skew:      0.044ns (0.515 - 0.471)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset to microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.AQ      Tcko                  0.525   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
    SLICE_X13Y41.D2      net (fanout=641)      6.434   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
    SLICE_X13Y41.D       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_MTS_SHR
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch2_SW1
    SLICE_X6Y33.C6       net (fanout=1)        1.189   microblaze_proc/microblaze_0/N440
    SLICE_X6Y33.CMUX     Topcc                 0.465   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch2
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I
    RAMB16_X2Y32.ENA     net (fanout=72)       7.609   microblaze_proc/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
    RAMB16_X2Y32.CLKA    Trcck_ENA             0.220   microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25
                                                       microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25
    -------------------------------------------------  ---------------------------
    Total                                     16.701ns (1.469ns logic, 15.232ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     15.025ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay (FF)
  Destination:          microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25 (RAM)
  Data Path Delay:      14.836ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.515 - 0.577)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay to microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.DQ      Tcko                  0.430   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X22Y40.B3      net (fanout=7)        2.939   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X22Y40.COUT    Topcyb                0.483   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_jump31
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X22Y41.AMUX    Tcina                 0.230   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X13Y41.D4      net (fanout=42)       1.009   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O
    SLICE_X13Y41.D       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_MTS_SHR
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch2_SW1
    SLICE_X6Y33.C6       net (fanout=1)        1.189   microblaze_proc/microblaze_0/N440
    SLICE_X6Y33.CMUX     Topcc                 0.465   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch2
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I
    RAMB16_X2Y32.ENA     net (fanout=72)       7.609   microblaze_proc/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
    RAMB16_X2Y32.CLKA    Trcck_ENA             0.220   microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25
                                                       microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25
    -------------------------------------------------  ---------------------------
    Total                                     14.836ns (2.087ns logic, 12.749ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.597ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq (FF)
  Destination:          microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25 (RAM)
  Data Path Delay:      14.423ns (Levels of Logic = 6)
  Clock Path Skew:      -0.047ns (0.602 - 0.649)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq to microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.AQ      Tcko                  0.430   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X17Y40.C3      net (fanout=2)        0.372   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X17Y40.C       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv1_INV_0
    SLICE_X22Y39.CX      net (fanout=6)        1.954   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv
    SLICE_X22Y39.COUT    Tcxcy                 0.117   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/mem_sel_fsl_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X22Y40.CIN     net (fanout=1)        0.214   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X22Y40.COUT    Tbyp                  0.093   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X22Y41.AMUX    Tcina                 0.230   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X13Y41.D4      net (fanout=42)       1.009   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O
    SLICE_X13Y41.D       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_MTS_SHR
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch2_SW1
    SLICE_X6Y33.C6       net (fanout=1)        1.189   microblaze_proc/microblaze_0/N440
    SLICE_X6Y33.CMUX     Topcc                 0.465   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch2
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I
    RAMB16_X2Y32.ENA     net (fanout=72)       7.609   microblaze_proc/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
    RAMB16_X2Y32.CLKA    Trcck_ENA             0.220   microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25
                                                       microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25
    -------------------------------------------------  ---------------------------
    Total                                     14.423ns (2.073ns logic, 12.350ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24 (RAMB16_X2Y30.ENA), 135 paths
--------------------------------------------------------------------------------
Delay (setup path):     16.701ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset (FF)
  Destination:          microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24 (RAM)
  Data Path Delay:      16.622ns (Levels of Logic = 2)
  Clock Path Skew:      0.048ns (0.393 - 0.345)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset to microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.AQ      Tcko                  0.525   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
    SLICE_X13Y41.D2      net (fanout=641)      6.434   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
    SLICE_X13Y41.D       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_MTS_SHR
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch2_SW1
    SLICE_X6Y33.C6       net (fanout=1)        1.189   microblaze_proc/microblaze_0/N440
    SLICE_X6Y33.CMUX     Topcc                 0.465   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch2
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I
    RAMB16_X2Y30.ENA     net (fanout=72)       7.530   microblaze_proc/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
    RAMB16_X2Y30.CLKA    Trcck_ENA             0.220   microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24
                                                       microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24
    -------------------------------------------------  ---------------------------
    Total                                     16.622ns (1.469ns logic, 15.153ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.949ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay (FF)
  Destination:          microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24 (RAM)
  Data Path Delay:      14.757ns (Levels of Logic = 4)
  Clock Path Skew:      -0.065ns (0.512 - 0.577)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay to microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.DQ      Tcko                  0.430   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X22Y40.B3      net (fanout=7)        2.939   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X22Y40.COUT    Topcyb                0.483   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_jump31
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X22Y41.AMUX    Tcina                 0.230   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X13Y41.D4      net (fanout=42)       1.009   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O
    SLICE_X13Y41.D       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_MTS_SHR
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch2_SW1
    SLICE_X6Y33.C6       net (fanout=1)        1.189   microblaze_proc/microblaze_0/N440
    SLICE_X6Y33.CMUX     Topcc                 0.465   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch2
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I
    RAMB16_X2Y30.ENA     net (fanout=72)       7.530   microblaze_proc/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
    RAMB16_X2Y30.CLKA    Trcck_ENA             0.220   microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24
                                                       microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24
    -------------------------------------------------  ---------------------------
    Total                                     14.757ns (2.087ns logic, 12.670ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.521ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq (FF)
  Destination:          microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24 (RAM)
  Data Path Delay:      14.344ns (Levels of Logic = 6)
  Clock Path Skew:      -0.050ns (0.599 - 0.649)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq to microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.AQ      Tcko                  0.430   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X17Y40.C3      net (fanout=2)        0.372   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X17Y40.C       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv1_INV_0
    SLICE_X22Y39.CX      net (fanout=6)        1.954   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv
    SLICE_X22Y39.COUT    Tcxcy                 0.117   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/mem_sel_fsl_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X22Y40.CIN     net (fanout=1)        0.214   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X22Y40.COUT    Tbyp                  0.093   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X22Y41.AMUX    Tcina                 0.230   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X13Y41.D4      net (fanout=42)       1.009   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O
    SLICE_X13Y41.D       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_MTS_SHR
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch2_SW1
    SLICE_X6Y33.C6       net (fanout=1)        1.189   microblaze_proc/microblaze_0/N440
    SLICE_X6Y33.CMUX     Topcc                 0.465   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch2
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I
    RAMB16_X2Y30.ENA     net (fanout=72)       7.530   microblaze_proc/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
    RAMB16_X2Y30.CLKA    Trcck_ENA             0.220   microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24
                                                       microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24
    -------------------------------------------------  ---------------------------
    Total                                     14.344ns (2.073ns logic, 12.271ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27 (RAMB16_X2Y28.ENA), 135 paths
--------------------------------------------------------------------------------
Delay (setup path):     16.121ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset (FF)
  Destination:          microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27 (RAM)
  Data Path Delay:      16.033ns (Levels of Logic = 2)
  Clock Path Skew:      0.039ns (0.384 - 0.345)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset to microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.AQ      Tcko                  0.525   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
    SLICE_X13Y41.D2      net (fanout=641)      6.434   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
    SLICE_X13Y41.D       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_MTS_SHR
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch2_SW1
    SLICE_X6Y33.C6       net (fanout=1)        1.189   microblaze_proc/microblaze_0/N440
    SLICE_X6Y33.CMUX     Topcc                 0.465   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch2
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I
    RAMB16_X2Y28.ENA     net (fanout=72)       6.941   microblaze_proc/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
    RAMB16_X2Y28.CLKA    Trcck_ENA             0.220   microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27
                                                       microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27
    -------------------------------------------------  ---------------------------
    Total                                     16.033ns (1.469ns logic, 14.564ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.369ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay (FF)
  Destination:          microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27 (RAM)
  Data Path Delay:      14.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.503 - 0.577)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay to microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.DQ      Tcko                  0.430   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X22Y40.B3      net (fanout=7)        2.939   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X22Y40.COUT    Topcyb                0.483   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_jump31
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X22Y41.AMUX    Tcina                 0.230   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X13Y41.D4      net (fanout=42)       1.009   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O
    SLICE_X13Y41.D       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_MTS_SHR
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch2_SW1
    SLICE_X6Y33.C6       net (fanout=1)        1.189   microblaze_proc/microblaze_0/N440
    SLICE_X6Y33.CMUX     Topcc                 0.465   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch2
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I
    RAMB16_X2Y28.ENA     net (fanout=72)       6.941   microblaze_proc/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
    RAMB16_X2Y28.CLKA    Trcck_ENA             0.220   microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27
                                                       microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27
    -------------------------------------------------  ---------------------------
    Total                                     14.168ns (2.087ns logic, 12.081ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.941ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq (FF)
  Destination:          microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27 (RAM)
  Data Path Delay:      13.755ns (Levels of Logic = 6)
  Clock Path Skew:      -0.059ns (0.590 - 0.649)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq to microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.AQ      Tcko                  0.430   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X17Y40.C3      net (fanout=2)        0.372   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X17Y40.C       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv1_INV_0
    SLICE_X22Y39.CX      net (fanout=6)        1.954   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv
    SLICE_X22Y39.COUT    Tcxcy                 0.117   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/mem_sel_fsl_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X22Y40.CIN     net (fanout=1)        0.214   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X22Y40.COUT    Tbyp                  0.093   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X22Y41.AMUX    Tcina                 0.230   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X13Y41.D4      net (fanout=42)       1.009   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O
    SLICE_X13Y41.D       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_MTS_SHR
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch2_SW1
    SLICE_X6Y33.C6       net (fanout=1)        1.189   microblaze_proc/microblaze_0/N440
    SLICE_X6Y33.CMUX     Topcc                 0.465   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch2
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I
    RAMB16_X2Y28.ENA     net (fanout=72)       6.941   microblaze_proc/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
    RAMB16_X2Y28.CLKA    Trcck_ENA             0.220   microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27
                                                       microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27
    -------------------------------------------------  ---------------------------
    Total                                     13.755ns (2.073ns logic, 11.682ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_AXI_MB_FP_axi_intc_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_timer_1/axi_timer_1/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15 (SLICE_X28Y12.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.521ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/axi_timer_1/axi_timer_1/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I (FF)
  Destination:          microblaze_proc/axi_timer_1/axi_timer_1/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15 (FF)
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/axi_timer_1/axi_timer_1/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I to microblaze_proc/axi_timer_1/axi_timer_1/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y12.AQ      Tcko                  0.198   microblaze_proc/axi_timer_1/axi_timer_1/TC_CORE_I/loadReg_DBus<51>
                                                       microblaze_proc/axi_timer_1/axi_timer_1/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I
    SLICE_X28Y12.B6      net (fanout=3)        0.025   microblaze_proc/axi_timer_1/axi_timer_1/TC_CORE_I/loadReg_DBus<48>
    SLICE_X28Y12.CLK     Tah         (-Th)    -0.300   microblaze_proc/axi4lite_0_M_RDATA<79>
                                                       microblaze_proc/axi_timer_1/axi_timer_1/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[16].lutout<1>1
                                                       microblaze_proc/axi_timer_1/axi_timer_1/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[16].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I
                                                       microblaze_proc/axi_timer_1/axi_timer_1/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.498ns logic, 0.025ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_0 (SLICE_X1Y47.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.436ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_0 (FF)
  Destination:          microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_0 (FF)
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_0 to microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.AQ       Tcko                  0.198   microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_0
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_0
    SLICE_X1Y47.A6       net (fanout=5)        0.023   microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_0
    SLICE_X1Y47.CLK      Tah         (-Th)    -0.215   microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_0
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_0_rstpot
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/form_err_latched (SLICE_X5Y3.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.436ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/form_err_latched (FF)
  Destination:          microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/form_err_latched (FF)
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/form_err_latched to microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/form_err_latched
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y3.AQ        Tcko                  0.198   microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/ack_err_latched
                                                       microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/form_err_latched
    SLICE_X5Y3.A6        net (fanout=2)        0.023   microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/form_err_latched
    SLICE_X5Y3.CLK       Tah         (-Th)    -0.215   microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/ack_err_latched
                                                       microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/form_err_latched_rstpot
                                                       microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/form_err_latched
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (SLICE_X9Y44.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.004ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      2.975ns (Levels of Logic = 0)
  Clock Path Skew:      0.098ns (0.680 - 0.582)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.430   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_ESR
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X9Y44.AX       net (fanout=3)        2.431   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X9Y44.CLK      Tdick                 0.114   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q<32>
                                                       microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (0.544ns logic, 2.431ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (SLICE_X9Y44.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.429ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      1.564ns (Levels of Logic = 0)
  Clock Path Skew:      0.135ns (0.321 - 0.186)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.198   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_ESR
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X9Y44.AX       net (fanout=3)        1.307   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X9Y44.CLK      Tckdi       (-Th)    -0.059   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q<32>
                                                       microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.564ns (0.257ns logic, 1.307ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X32Y44.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.675ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      2.488ns (Levels of Logic = 0)
  Clock Path Skew:      -0.060ns (0.522 - 0.582)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.430   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_ESR
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X32Y44.SR      net (fanout=3)        1.667   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X32Y44.CLK     Tsrck                 0.391   microblaze_proc/microblaze_0_dlmb_LMB_Rst
                                                       microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.488ns (0.821ns logic, 1.667ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X32Y44.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.178ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      1.155ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.163 - 0.186)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.198   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_ESR
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X32Y44.SR      net (fanout=3)        0.927   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X32Y44.CLK     Tcksr       (-Th)    -0.030   microblaze_proc/microblaze_0_dlmb_LMB_Rst
                                                       microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.228ns logic, 0.927ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X26Y34.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.492ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      3.314ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (0.531 - 0.582)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.430   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_ESR
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X26Y34.SR      net (fanout=3)        2.509   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X26Y34.CLK     Tsrck                 0.375   microblaze_proc/microblaze_0_ilmb_LMB_Rst
                                                       microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.314ns (0.805ns logic, 2.509ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X26Y34.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.760ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      1.746ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.172 - 0.186)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.198   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_ESR
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X26Y34.SR      net (fanout=3)        1.523   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X26Y34.CLK     Tcksr       (-Th)    -0.025   microblaze_proc/microblaze_0_ilmb_LMB_Rst
                                                       microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.746ns (0.223ns logic, 1.523ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock in_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_clk         |   16.784|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 965730 paths, 0 nets, and 44377 connections

Design statistics:
No global statistics to report.

Analysis completed Thu Mar 14 10:02:05 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 327 MB



