
*** Running vivado
    with args -log memsMicRec_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source memsMicRec_top.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source memsMicRec_top.tcl -notrace
Command: link_design -top memsMicRec_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock.dcp' for cell 'clocking_comp/mmcm_clocks'
INFO: [Netlist 29-17] Analyzing 1440 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clocking_comp/mmcm_clocks/inst/clkin1_ibufg, from the path connected to top-level port: CLK 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clocking_comp/mmcm_clocks/SYSCLK' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock_board.xdc] for cell 'clocking_comp/mmcm_clocks/inst'
Finished Parsing XDC File [z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock_board.xdc] for cell 'clocking_comp/mmcm_clocks/inst'
Parsing XDC File [z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock.xdc] for cell 'clocking_comp/mmcm_clocks/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock.xdc:57]
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1287.449 ; gain = 590.250
Finished Parsing XDC File [z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock.xdc] for cell 'clocking_comp/mmcm_clocks/inst'
Parsing XDC File [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/Basys3_Master.xdc]
Finished Parsing XDC File [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1287.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:13 . Memory (MB): peak = 1287.449 ; gain = 996.473
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1287.449 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2060cca1b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1296.414 ; gain = 8.965

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b7cdf997

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1427.148 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12843ffaa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1427.148 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1842379f5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1427.148 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG CLK_IBUF_BUFG_inst to drive 85 load(s) on clock net CLK_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1850b5c30

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1427.148 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1850b5c30

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1427.148 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1850b5c30

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1427.148 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1427.148 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 196082525

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1427.148 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 196082525

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1427.148 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 196082525

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1427.148 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1427.148 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 196082525

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1427.148 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1427.148 ; gain = 139.699
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1427.148 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.710 . Memory (MB): peak = 1427.148 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.runs/impl_1/memsMicRec_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1427.148 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file memsMicRec_top_drc_opted.rpt -pb memsMicRec_top_drc_opted.pb -rpx memsMicRec_top_drc_opted.rpx
Command: report_drc -file memsMicRec_top_drc_opted.rpt -pb memsMicRec_top_drc_opted.pb -rpx memsMicRec_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.runs/impl_1/memsMicRec_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1427.148 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1427.148 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 106be1759

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1427.148 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1427.148 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11fe59a62

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1427.148 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13f6b390d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1498.301 ; gain = 71.152

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13f6b390d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1498.301 ; gain = 71.152
Phase 1 Placer Initialization | Checksum: 13f6b390d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1498.301 ; gain = 71.152

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13b233ec6

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1498.301 ; gain = 71.152

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1498.301 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 20f45b72a

Time (s): cpu = 00:01:50 ; elapsed = 00:01:42 . Memory (MB): peak = 1498.301 ; gain = 71.152
Phase 2.2 Global Placement Core | Checksum: 17250a14d

Time (s): cpu = 00:01:51 ; elapsed = 00:01:43 . Memory (MB): peak = 1498.301 ; gain = 71.152
Phase 2 Global Placement | Checksum: 17250a14d

Time (s): cpu = 00:01:51 ; elapsed = 00:01:43 . Memory (MB): peak = 1498.301 ; gain = 71.152

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a7d3d21a

Time (s): cpu = 00:02:00 ; elapsed = 00:01:50 . Memory (MB): peak = 1498.301 ; gain = 71.152

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 190ee8b3f

Time (s): cpu = 00:02:21 ; elapsed = 00:02:08 . Memory (MB): peak = 1498.301 ; gain = 71.152

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16468cb71

Time (s): cpu = 00:02:22 ; elapsed = 00:02:09 . Memory (MB): peak = 1498.301 ; gain = 71.152

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 145438950

Time (s): cpu = 00:02:22 ; elapsed = 00:02:09 . Memory (MB): peak = 1498.301 ; gain = 71.152

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ca989b97

Time (s): cpu = 00:02:32 ; elapsed = 00:02:24 . Memory (MB): peak = 1498.301 ; gain = 71.152

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 191e00675

Time (s): cpu = 00:02:35 ; elapsed = 00:02:28 . Memory (MB): peak = 1498.301 ; gain = 71.152

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 144c20e10

Time (s): cpu = 00:02:35 ; elapsed = 00:02:28 . Memory (MB): peak = 1498.301 ; gain = 71.152
Phase 3 Detail Placement | Checksum: 144c20e10

Time (s): cpu = 00:02:36 ; elapsed = 00:02:28 . Memory (MB): peak = 1498.301 ; gain = 71.152

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16a9c963b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net clocking_comp/AR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16a9c963b

Time (s): cpu = 00:02:58 ; elapsed = 00:02:49 . Memory (MB): peak = 1522.582 ; gain = 95.434
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.613. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19f0f2c93

Time (s): cpu = 00:02:58 ; elapsed = 00:02:49 . Memory (MB): peak = 1522.582 ; gain = 95.434
Phase 4.1 Post Commit Optimization | Checksum: 19f0f2c93

Time (s): cpu = 00:02:58 ; elapsed = 00:02:50 . Memory (MB): peak = 1522.582 ; gain = 95.434

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19f0f2c93

Time (s): cpu = 00:02:59 ; elapsed = 00:02:50 . Memory (MB): peak = 1522.582 ; gain = 95.434

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19f0f2c93

Time (s): cpu = 00:02:59 ; elapsed = 00:02:50 . Memory (MB): peak = 1522.582 ; gain = 95.434

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1522.582 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1c0bb541a

Time (s): cpu = 00:02:59 ; elapsed = 00:02:51 . Memory (MB): peak = 1522.582 ; gain = 95.434
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c0bb541a

Time (s): cpu = 00:03:00 ; elapsed = 00:02:51 . Memory (MB): peak = 1522.582 ; gain = 95.434
Ending Placer Task | Checksum: e0a540a7

Time (s): cpu = 00:03:00 ; elapsed = 00:02:51 . Memory (MB): peak = 1522.582 ; gain = 95.434
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:06 ; elapsed = 00:02:56 . Memory (MB): peak = 1522.582 ; gain = 95.434
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1522.582 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1522.582 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.runs/impl_1/memsMicRec_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1522.582 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file memsMicRec_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1522.582 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file memsMicRec_top_utilization_placed.rpt -pb memsMicRec_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file memsMicRec_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.803 . Memory (MB): peak = 1522.582 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 209818fc ConstDB: 0 ShapeSum: c00d27ab RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 100f6c4ad

Time (s): cpu = 00:01:14 ; elapsed = 00:01:07 . Memory (MB): peak = 1583.871 ; gain = 53.059
Post Restoration Checksum: NetGraph: 9e0d5006 NumContArr: 62e974a7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 100f6c4ad

Time (s): cpu = 00:01:14 ; elapsed = 00:01:09 . Memory (MB): peak = 1612.645 ; gain = 81.832

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 100f6c4ad

Time (s): cpu = 00:01:15 ; elapsed = 00:01:10 . Memory (MB): peak = 1619.848 ; gain = 89.035

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 100f6c4ad

Time (s): cpu = 00:01:15 ; elapsed = 00:01:10 . Memory (MB): peak = 1619.848 ; gain = 89.035
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17a6a4520

Time (s): cpu = 00:01:46 ; elapsed = 00:01:35 . Memory (MB): peak = 1640.965 ; gain = 110.152
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.745  | TNS=0.000  | WHS=-0.134 | THS=-89.227|

Phase 2 Router Initialization | Checksum: ec1e6337

Time (s): cpu = 00:01:56 ; elapsed = 00:01:42 . Memory (MB): peak = 1688.418 ; gain = 157.605

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20114
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20113
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 255f4fd05

Time (s): cpu = 00:02:08 ; elapsed = 00:01:51 . Memory (MB): peak = 1703.832 ; gain = 173.020

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2348
 Number of Nodes with overlaps = 565
 Number of Nodes with overlaps = 199
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.308  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d317861f

Time (s): cpu = 00:03:11 ; elapsed = 00:02:44 . Memory (MB): peak = 1703.832 ; gain = 173.020
Phase 4 Rip-up And Reroute | Checksum: d317861f

Time (s): cpu = 00:03:11 ; elapsed = 00:02:44 . Memory (MB): peak = 1703.832 ; gain = 173.020

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c31dfbae

Time (s): cpu = 00:03:16 ; elapsed = 00:02:47 . Memory (MB): peak = 1703.832 ; gain = 173.020
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.402  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: c31dfbae

Time (s): cpu = 00:03:16 ; elapsed = 00:02:47 . Memory (MB): peak = 1703.832 ; gain = 173.020

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c31dfbae

Time (s): cpu = 00:03:16 ; elapsed = 00:02:47 . Memory (MB): peak = 1703.832 ; gain = 173.020
Phase 5 Delay and Skew Optimization | Checksum: c31dfbae

Time (s): cpu = 00:03:16 ; elapsed = 00:02:47 . Memory (MB): peak = 1703.832 ; gain = 173.020

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1941bc26a

Time (s): cpu = 00:03:21 ; elapsed = 00:02:51 . Memory (MB): peak = 1703.832 ; gain = 173.020
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.402  | TNS=0.000  | WHS=-0.018 | THS=-0.023 |

Phase 6.1 Hold Fix Iter | Checksum: 1becea75c

Time (s): cpu = 00:03:22 ; elapsed = 00:02:51 . Memory (MB): peak = 1703.832 ; gain = 173.020
Phase 6 Post Hold Fix | Checksum: 1fac4a6ef

Time (s): cpu = 00:03:22 ; elapsed = 00:02:52 . Memory (MB): peak = 1703.832 ; gain = 173.020

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.50905 %
  Global Horizontal Routing Utilization  = 5.96968 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cbd52712

Time (s): cpu = 00:03:22 ; elapsed = 00:02:52 . Memory (MB): peak = 1703.832 ; gain = 173.020

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cbd52712

Time (s): cpu = 00:03:22 ; elapsed = 00:02:52 . Memory (MB): peak = 1703.832 ; gain = 173.020

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 161ca9fca

Time (s): cpu = 00:03:30 ; elapsed = 00:03:01 . Memory (MB): peak = 1703.832 ; gain = 173.020

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 23a575296

Time (s): cpu = 00:03:35 ; elapsed = 00:03:05 . Memory (MB): peak = 1703.832 ; gain = 173.020
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.402  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23a575296

Time (s): cpu = 00:03:35 ; elapsed = 00:03:05 . Memory (MB): peak = 1703.832 ; gain = 173.020
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:35 ; elapsed = 00:03:05 . Memory (MB): peak = 1703.832 ; gain = 173.020

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:43 ; elapsed = 00:03:11 . Memory (MB): peak = 1703.832 ; gain = 181.250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1703.832 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1703.832 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.runs/impl_1/memsMicRec_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1703.832 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file memsMicRec_top_drc_routed.rpt -pb memsMicRec_top_drc_routed.pb -rpx memsMicRec_top_drc_routed.rpx
Command: report_drc -file memsMicRec_top_drc_routed.rpt -pb memsMicRec_top_drc_routed.pb -rpx memsMicRec_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.runs/impl_1/memsMicRec_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1703.832 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file memsMicRec_top_methodology_drc_routed.rpt -pb memsMicRec_top_methodology_drc_routed.pb -rpx memsMicRec_top_methodology_drc_routed.rpx
Command: report_methodology -file memsMicRec_top_methodology_drc_routed.rpt -pb memsMicRec_top_methodology_drc_routed.pb -rpx memsMicRec_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.runs/impl_1/memsMicRec_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 1760.156 ; gain = 56.324
INFO: [runtcl-4] Executing : report_power -file memsMicRec_top_power_routed.rpt -pb memsMicRec_top_power_summary_routed.pb -rpx memsMicRec_top_power_routed.rpx
Command: report_power -file memsMicRec_top_power_routed.rpt -pb memsMicRec_top_power_summary_routed.pb -rpx memsMicRec_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
89 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1769.023 ; gain = 8.867
INFO: [runtcl-4] Executing : report_route_status -file memsMicRec_top_route_status.rpt -pb memsMicRec_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file memsMicRec_top_timing_summary_routed.rpt -pb memsMicRec_top_timing_summary_routed.pb -rpx memsMicRec_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file memsMicRec_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file memsMicRec_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file memsMicRec_top_bus_skew_routed.rpt -pb memsMicRec_top_bus_skew_routed.pb -rpx memsMicRec_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 19:53:17 2020...

*** Running vivado
    with args -log memsMicRec_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source memsMicRec_top.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source memsMicRec_top.tcl -notrace
Command: open_checkpoint memsMicRec_top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 293.422 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 1440 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clocking_comp/mmcm_clocks/SYSCLK' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1265.121 ; gain = 6.223
Restored from archive | CPU: 5.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1265.121 ; gain = 6.223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1265.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:01:18 . Memory (MB): peak = 1265.121 ; gain = 971.699
Command: write_bitstream -force memsMicRec_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_11_comp/prodArray_reg[0]0 input cicFirDemod_comp/firFlt_halfBandDec_11_comp/prodArray_reg[0]0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_11_comp/prodArray_reg[0]0 input cicFirDemod_comp/firFlt_halfBandDec_11_comp/prodArray_reg[0]0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_12_comp/prodArray_reg[0]0 input cicFirDemod_comp/firFlt_halfBandDec_12_comp/prodArray_reg[0]0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_12_comp/prodArray_reg[0]0 input cicFirDemod_comp/firFlt_halfBandDec_12_comp/prodArray_reg[0]0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodArray_reg[0]0 input cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodArray_reg[0]0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodArray_reg[0]0 input cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodArray_reg[0]0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_21_comp/prodArray_reg[0]0 input cicFirDemod_comp/firFlt_halfBandDec_21_comp/prodArray_reg[0]0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_21_comp/prodArray_reg[0]0 input cicFirDemod_comp/firFlt_halfBandDec_21_comp/prodArray_reg[0]0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_22_comp/prodArray_reg[0]0 input cicFirDemod_comp/firFlt_halfBandDec_22_comp/prodArray_reg[0]0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_22_comp/prodArray_reg[0]0 input cicFirDemod_comp/firFlt_halfBandDec_22_comp/prodArray_reg[0]0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_23_comp/prodArray_reg[0]0 input cicFirDemod_comp/firFlt_halfBandDec_23_comp/prodArray_reg[0]0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_23_comp/prodArray_reg[0]0 input cicFirDemod_comp/firFlt_halfBandDec_23_comp/prodArray_reg[0]0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0 input dcFiltering_comp/bq1_1/multiVec_reg[0]0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0 input dcFiltering_comp/bq1_1/multiVec_reg[0]0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__0 input dcFiltering_comp/bq1_1/multiVec_reg[0]0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__0 input dcFiltering_comp/bq1_1/multiVec_reg[0]0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__1 input dcFiltering_comp/bq1_1/multiVec_reg[0]0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__1 input dcFiltering_comp/bq1_1/multiVec_reg[0]0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__2 input dcFiltering_comp/bq1_1/multiVec_reg[0]0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__2 input dcFiltering_comp/bq1_1/multiVec_reg[0]0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__3 input dcFiltering_comp/bq1_1/multiVec_reg[0]0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__4 input dcFiltering_comp/bq1_1/multiVec_reg[0]0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__4 input dcFiltering_comp/bq1_1/multiVec_reg[0]0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__5 input dcFiltering_comp/bq1_1/multiVec_reg[0]0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__6 input dcFiltering_comp/bq1_1/multiVec_reg[0]0__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__6 input dcFiltering_comp/bq1_1/multiVec_reg[0]0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0 input dcFiltering_comp/bq1_2/multiVec_reg[0]0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0 input dcFiltering_comp/bq1_2/multiVec_reg[0]0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__0 input dcFiltering_comp/bq1_2/multiVec_reg[0]0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__0 input dcFiltering_comp/bq1_2/multiVec_reg[0]0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__1 input dcFiltering_comp/bq1_2/multiVec_reg[0]0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__1 input dcFiltering_comp/bq1_2/multiVec_reg[0]0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__2 input dcFiltering_comp/bq1_2/multiVec_reg[0]0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__2 input dcFiltering_comp/bq1_2/multiVec_reg[0]0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__3 input dcFiltering_comp/bq1_2/multiVec_reg[0]0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__4 input dcFiltering_comp/bq1_2/multiVec_reg[0]0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__4 input dcFiltering_comp/bq1_2/multiVec_reg[0]0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__5 input dcFiltering_comp/bq1_2/multiVec_reg[0]0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__6 input dcFiltering_comp/bq1_2/multiVec_reg[0]0__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__6 input dcFiltering_comp/bq1_2/multiVec_reg[0]0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0 input dcFiltering_comp/bq1_3/multiVec_reg[0]0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0 input dcFiltering_comp/bq1_3/multiVec_reg[0]0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__0 input dcFiltering_comp/bq1_3/multiVec_reg[0]0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__0 input dcFiltering_comp/bq1_3/multiVec_reg[0]0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__1 input dcFiltering_comp/bq1_3/multiVec_reg[0]0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__1 input dcFiltering_comp/bq1_3/multiVec_reg[0]0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__2 input dcFiltering_comp/bq1_3/multiVec_reg[0]0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__2 input dcFiltering_comp/bq1_3/multiVec_reg[0]0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__3 input dcFiltering_comp/bq1_3/multiVec_reg[0]0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__4 input dcFiltering_comp/bq1_3/multiVec_reg[0]0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__4 input dcFiltering_comp/bq1_3/multiVec_reg[0]0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__5 input dcFiltering_comp/bq1_3/multiVec_reg[0]0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__6 input dcFiltering_comp/bq1_3/multiVec_reg[0]0__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__6 input dcFiltering_comp/bq1_3/multiVec_reg[0]0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0 input dcFiltering_comp/bq1_4/multiVec_reg[0]0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0 input dcFiltering_comp/bq1_4/multiVec_reg[0]0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__0 input dcFiltering_comp/bq1_4/multiVec_reg[0]0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__0 input dcFiltering_comp/bq1_4/multiVec_reg[0]0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__1 input dcFiltering_comp/bq1_4/multiVec_reg[0]0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__1 input dcFiltering_comp/bq1_4/multiVec_reg[0]0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__2 input dcFiltering_comp/bq1_4/multiVec_reg[0]0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__2 input dcFiltering_comp/bq1_4/multiVec_reg[0]0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__3 input dcFiltering_comp/bq1_4/multiVec_reg[0]0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__4 input dcFiltering_comp/bq1_4/multiVec_reg[0]0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__4 input dcFiltering_comp/bq1_4/multiVec_reg[0]0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__5 input dcFiltering_comp/bq1_4/multiVec_reg[0]0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__6 input dcFiltering_comp/bq1_4/multiVec_reg[0]0__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__6 input dcFiltering_comp/bq1_4/multiVec_reg[0]0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_11_comp/prodArray_reg[0]0 output cicFirDemod_comp/firFlt_halfBandDec_11_comp/prodArray_reg[0]0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_12_comp/prodArray_reg[0]0 output cicFirDemod_comp/firFlt_halfBandDec_12_comp/prodArray_reg[0]0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodArray_reg[0]0 output cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodArray_reg[0]0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_21_comp/prodArray_reg[0]0 output cicFirDemod_comp/firFlt_halfBandDec_21_comp/prodArray_reg[0]0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_22_comp/prodArray_reg[0]0 output cicFirDemod_comp/firFlt_halfBandDec_22_comp/prodArray_reg[0]0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_23_comp/prodArray_reg[0]0 output cicFirDemod_comp/firFlt_halfBandDec_23_comp/prodArray_reg[0]0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0 output dcFiltering_comp/bq1_1/multiVec_reg[0]0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__0 output dcFiltering_comp/bq1_1/multiVec_reg[0]0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__2 output dcFiltering_comp/bq1_1/multiVec_reg[0]0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__3 output dcFiltering_comp/bq1_1/multiVec_reg[0]0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__6 output dcFiltering_comp/bq1_1/multiVec_reg[0]0__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0 output dcFiltering_comp/bq1_2/multiVec_reg[0]0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__0 output dcFiltering_comp/bq1_2/multiVec_reg[0]0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__2 output dcFiltering_comp/bq1_2/multiVec_reg[0]0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__3 output dcFiltering_comp/bq1_2/multiVec_reg[0]0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__6 output dcFiltering_comp/bq1_2/multiVec_reg[0]0__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0 output dcFiltering_comp/bq1_3/multiVec_reg[0]0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__0 output dcFiltering_comp/bq1_3/multiVec_reg[0]0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__2 output dcFiltering_comp/bq1_3/multiVec_reg[0]0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__3 output dcFiltering_comp/bq1_3/multiVec_reg[0]0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__6 output dcFiltering_comp/bq1_3/multiVec_reg[0]0__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0 output dcFiltering_comp/bq1_4/multiVec_reg[0]0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__0 output dcFiltering_comp/bq1_4/multiVec_reg[0]0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__2 output dcFiltering_comp/bq1_4/multiVec_reg[0]0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__3 output dcFiltering_comp/bq1_4/multiVec_reg[0]0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__6 output dcFiltering_comp/bq1_4/multiVec_reg[0]0__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_11_comp/prodArray_reg[0]0 multiplier stage cicFirDemod_comp/firFlt_halfBandDec_11_comp/prodArray_reg[0]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_12_comp/prodArray_reg[0]0 multiplier stage cicFirDemod_comp/firFlt_halfBandDec_12_comp/prodArray_reg[0]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodArray_reg[0]0 multiplier stage cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodArray_reg[0]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_21_comp/prodArray_reg[0]0 multiplier stage cicFirDemod_comp/firFlt_halfBandDec_21_comp/prodArray_reg[0]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_22_comp/prodArray_reg[0]0 multiplier stage cicFirDemod_comp/firFlt_halfBandDec_22_comp/prodArray_reg[0]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP cicFirDemod_comp/firFlt_halfBandDec_23_comp/prodArray_reg[0]0 multiplier stage cicFirDemod_comp/firFlt_halfBandDec_23_comp/prodArray_reg[0]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0 multiplier stage dcFiltering_comp/bq1_1/multiVec_reg[0]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__0 multiplier stage dcFiltering_comp/bq1_1/multiVec_reg[0]0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__2 multiplier stage dcFiltering_comp/bq1_1/multiVec_reg[0]0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__3 multiplier stage dcFiltering_comp/bq1_1/multiVec_reg[0]0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_1/multiVec_reg[0]0__6 multiplier stage dcFiltering_comp/bq1_1/multiVec_reg[0]0__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0 multiplier stage dcFiltering_comp/bq1_2/multiVec_reg[0]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__0 multiplier stage dcFiltering_comp/bq1_2/multiVec_reg[0]0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__2 multiplier stage dcFiltering_comp/bq1_2/multiVec_reg[0]0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__3 multiplier stage dcFiltering_comp/bq1_2/multiVec_reg[0]0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_2/multiVec_reg[0]0__6 multiplier stage dcFiltering_comp/bq1_2/multiVec_reg[0]0__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0 multiplier stage dcFiltering_comp/bq1_3/multiVec_reg[0]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__0 multiplier stage dcFiltering_comp/bq1_3/multiVec_reg[0]0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__2 multiplier stage dcFiltering_comp/bq1_3/multiVec_reg[0]0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__3 multiplier stage dcFiltering_comp/bq1_3/multiVec_reg[0]0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_3/multiVec_reg[0]0__6 multiplier stage dcFiltering_comp/bq1_3/multiVec_reg[0]0__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0 multiplier stage dcFiltering_comp/bq1_4/multiVec_reg[0]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__0 multiplier stage dcFiltering_comp/bq1_4/multiVec_reg[0]0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__2 multiplier stage dcFiltering_comp/bq1_4/multiVec_reg[0]0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__3 multiplier stage dcFiltering_comp/bq1_4/multiVec_reg[0]0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dcFiltering_comp/bq1_4/multiVec_reg[0]0__6 multiplier stage dcFiltering_comp/bq1_4/multiVec_reg[0]0__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 120 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 5644992 bits.
Writing bitstream ./memsMicRec_top.bit...
Writing bitstream ./memsMicRec_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Nov  6 20:34:58 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 1775.723 ; gain = 510.602
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 20:35:03 2020...
