{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429637913435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429637913436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 13:38:33 2015 " "Processing started: Tue Apr 21 13:38:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429637913436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429637913436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429637913436 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1429637913874 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Gpu gpu.v(23) " "Verilog Module Declaration warning at gpu.v(23): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Gpu\"" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 23 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637913922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gpu " "Found entity 1: Gpu" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429637913924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429637913924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaController " "Found entity 1: VgaController" {  } { { "vga_controller.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/vga_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429637913928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429637913928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGen " "Found entity 1: PixelGen" {  } { { "pixel_gen.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/pixel_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429637913931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429637913931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file multi_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiSram " "Found entity 1: MultiSram" {  } { { "multi_sram.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/multi_sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429637913933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429637913933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "seven_segment.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429637913936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429637913936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback " "Found entity 1: Writeback" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429637913939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429637913939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429637913943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429637913943 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "execute.v(123) " "Verilog HDL information at execute.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1429637913946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429637913947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429637913947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "sign_extension.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/sign_extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429637913949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429637913949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429637913953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429637913953 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "lg_highlevel lg_highlevel.v(35) " "Verilog Module Declaration warning at lg_highlevel.v(35): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"lg_highlevel\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 35 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637913957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lg_highlevel.v 1 1 " "Found 1 design units, including 1 entities, in source file lg_highlevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 lg_highlevel " "Found entity 1: lg_highlevel" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429637913958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429637913958 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetch.v(70) " "Verilog HDL information at fetch.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1429637913960 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetch.v(93) " "Verilog HDL information at fetch.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1429637913961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429637913961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429637913961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429637913964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429637913964 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "gpu_test.v " "Can't analyze file -- file gpu_test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1429637913966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPUStallSignal lg_highlevel.v(227) " "Verilog HDL Implicit Net warning at lg_highlevel.v(227): created implicit net for \"GPUStallSignal\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637913966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWEn_ED lg_highlevel.v(256) " "Verilog HDL Implicit Net warning at lg_highlevel.v(256): created implicit net for \"RegWEn_ED\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 256 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637913966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VRegWEn_ED lg_highlevel.v(258) " "Verilog HDL Implicit Net warning at lg_highlevel.v(258): created implicit net for \"VRegWEn_ED\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 258 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637913966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CCWEn_ED lg_highlevel.v(260) " "Verilog HDL Implicit Net warning at lg_highlevel.v(260): created implicit net for \"CCWEn_ED\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 260 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637913967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lg_highlevel " "Elaborating entity \"lg_highlevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429637914030 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lg_highlevel.v(78) " "Verilog HDL warning at lg_highlevel.v(78): ignoring unsupported system task" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 78 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1429637914035 "|lg_highlevel"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "test_clock lg_highlevel.v(82) " "Verilog HDL warning at lg_highlevel.v(82): assignments to test_clock create a combinational loop" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 82 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1429637914035 "|lg_highlevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "lg_highlevel.v" "pll0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637914166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914167 ""}  } { { "pll.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429637914167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:Fetch0 " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:Fetch0\"" {  } { { "lg_highlevel.v" "Fetch0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914172 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "19 0 255 fetch.v(50) " "Verilog HDL warning at fetch.v(50): number of words (19) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 50 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1429637914175 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fetch.v(70) " "Verilog HDL assignment warning at fetch.v(70): truncated value with size 32 to match size of target (16)" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914178 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fe_valid fetch.v(70) " "Verilog HDL Always Construct warning at fetch.v(70): inferring latch(es) for variable \"fe_valid\", which holds its previous value in one or more paths through the always construct" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914179 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "latch_keep fetch.v(70) " "Verilog HDL Always Construct warning at fetch.v(70): inferring latch(es) for variable \"latch_keep\", which holds its previous value in one or more paths through the always construct" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914179 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fetch.v(119) " "Verilog HDL assignment warning at fetch.v(119): truncated value with size 32 to match size of target (3)" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914179 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fetch.v(138) " "Verilog HDL assignment warning at fetch.v(138): truncated value with size 32 to match size of target (1)" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914180 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 fetch.v(44) " "Net \"InstMem.data_a\" at fetch.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1429637914185 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 fetch.v(44) " "Net \"InstMem.waddr_a\" at fetch.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1429637914185 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 fetch.v(44) " "Net \"InstMem.we_a\" at fetch.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1429637914185 "|lg_highlevel|Fetch:Fetch0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_keep fetch.v(70) " "Inferred latch for \"latch_keep\" at fetch.v(70)" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914188 "|lg_highlevel|Fetch:Fetch0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fe_valid fetch.v(70) " "Inferred latch for \"fe_valid\" at fetch.v(70)" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914188 "|lg_highlevel|Fetch:Fetch0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:Decode0 " "Elaborating entity \"Decode\" for hierarchy \"Decode:Decode0\"" {  } { { "lg_highlevel.v" "Decode0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914203 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_VALID decode.v(138) " "Verilog HDL or VHDL warning at decode.v(138): object \"RF_VALID\" assigned a value but never read" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429637914211 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VRF_VALID decode.v(139) " "Verilog HDL or VHDL warning at decode.v(139): object \"VRF_VALID\" assigned a value but never read" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429637914211 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CCValue decode.v(176) " "Verilog HDL or VHDL warning at decode.v(176): object \"CCValue\" assigned a value but never read" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429637914211 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dep_stall decode.v(189) " "Verilog HDL Always Construct warning at decode.v(189): inferring latch(es) for variable \"dep_stall\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914211 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Src1Value decode.v(189) " "Verilog HDL Always Construct warning at decode.v(189): inferring latch(es) for variable \"Src1Value\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914211 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DestRegIdx decode.v(189) " "Verilog HDL Always Construct warning at decode.v(189): inferring latch(es) for variable \"DestRegIdx\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914211 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Src2Value decode.v(189) " "Verilog HDL Always Construct warning at decode.v(189): inferring latch(es) for variable \"Src2Value\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914211 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VecSrc1Value decode.v(189) " "Verilog HDL Always Construct warning at decode.v(189): inferring latch(es) for variable \"VecSrc1Value\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914211 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DestVRegIdx decode.v(189) " "Verilog HDL Always Construct warning at decode.v(189): inferring latch(es) for variable \"DestVRegIdx\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914211 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VecSrc2Value decode.v(189) " "Verilog HDL Always Construct warning at decode.v(189): inferring latch(es) for variable \"VecSrc2Value\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914211 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_Idx decode.v(111) " "Output port \"O_Idx\" at decode.v(111) has no driver" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429637914211 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[0\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[0\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914211 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[1\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[1\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914212 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[2\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[2\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914212 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[3\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[3\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914212 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[4\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[4\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914212 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[5\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[5\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914212 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[6\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[6\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914212 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[7\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[7\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914212 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[8\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[8\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914212 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[9\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[9\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914212 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[10\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[10\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914212 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[11\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[11\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914212 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[12\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[12\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914212 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[13\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[13\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914212 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[14\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[14\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914212 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[15\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[15\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914212 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[16\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[16\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914212 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[17\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[17\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914213 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[18\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[18\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914213 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[19\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[19\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914213 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[20\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[20\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914213 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[21\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[21\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914213 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[22\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[22\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914213 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[23\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[23\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914213 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[24\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[24\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914213 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[25\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[25\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914213 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[26\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[26\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914213 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[27\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[27\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914213 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[28\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[28\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914213 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[29\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[29\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914213 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[30\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[30\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914213 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[31\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[31\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914213 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[32\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[32\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914213 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[33\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[33\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914213 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[34\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[34\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914214 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[35\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[35\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914214 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[36\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[36\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914214 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[37\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[37\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914214 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[38\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[38\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914214 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[39\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[39\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914214 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[40\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[40\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914214 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[41\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[41\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914214 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[42\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[42\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914214 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[43\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[43\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914214 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[44\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[44\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914214 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[45\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[45\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914214 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[46\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[46\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914214 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[47\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[47\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914214 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[48\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[48\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914214 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[49\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[49\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914214 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[50\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[50\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914214 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[51\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[51\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914215 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[52\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[52\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914215 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[53\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[53\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914215 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[54\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[54\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914215 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[55\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[55\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914215 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[56\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[56\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914215 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[57\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[57\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914215 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[58\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[58\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914215 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[59\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[59\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914215 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[60\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[60\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914215 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[61\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[61\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914215 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[62\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[62\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914215 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc2Value\[63\] decode.v(189) " "Inferred latch for \"VecSrc2Value\[63\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914215 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestVRegIdx\[0\] decode.v(189) " "Inferred latch for \"DestVRegIdx\[0\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914215 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestVRegIdx\[1\] decode.v(189) " "Inferred latch for \"DestVRegIdx\[1\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914215 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestVRegIdx\[2\] decode.v(189) " "Inferred latch for \"DestVRegIdx\[2\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914215 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestVRegIdx\[3\] decode.v(189) " "Inferred latch for \"DestVRegIdx\[3\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914216 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestVRegIdx\[4\] decode.v(189) " "Inferred latch for \"DestVRegIdx\[4\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914216 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestVRegIdx\[5\] decode.v(189) " "Inferred latch for \"DestVRegIdx\[5\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914216 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[0\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[0\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914216 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[1\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[1\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914216 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[2\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[2\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914216 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[3\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[3\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914216 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[4\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[4\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914216 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[5\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[5\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914216 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[6\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[6\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914216 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[7\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[7\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914216 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[8\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[8\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914216 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[9\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[9\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914216 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[10\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[10\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914216 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[11\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[11\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914216 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[12\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[12\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914216 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[13\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[13\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914217 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[14\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[14\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914217 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[15\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[15\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914217 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[16\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[16\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914217 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[17\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[17\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914217 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[18\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[18\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914217 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[19\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[19\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914217 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[20\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[20\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914217 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[21\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[21\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914217 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[22\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[22\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914217 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[23\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[23\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914217 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[24\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[24\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914217 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[25\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[25\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914217 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[26\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[26\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914217 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[27\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[27\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914217 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[28\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[28\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914217 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[29\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[29\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914217 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[30\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[30\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914218 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[31\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[31\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914218 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[32\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[32\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914218 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[33\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[33\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914218 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[34\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[34\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914218 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[35\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[35\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914218 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[36\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[36\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914218 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[37\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[37\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914218 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[38\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[38\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914218 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[39\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[39\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914218 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[40\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[40\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914218 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[41\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[41\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914218 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[42\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[42\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914218 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[43\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[43\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914218 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[44\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[44\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914218 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[45\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[45\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914218 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[46\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[46\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914219 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[47\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[47\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914219 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[48\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[48\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914219 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[49\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[49\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914219 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[50\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[50\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914219 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[51\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[51\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914219 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[52\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[52\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914219 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[53\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[53\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914219 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[54\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[54\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914219 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[55\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[55\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914219 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[56\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[56\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914219 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[57\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[57\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914219 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[58\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[58\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914219 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[59\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[59\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914219 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[60\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[60\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914219 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[61\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[61\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914219 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[62\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[62\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914220 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VecSrc1Value\[63\] decode.v(189) " "Inferred latch for \"VecSrc1Value\[63\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914220 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[0\] decode.v(189) " "Inferred latch for \"Src2Value\[0\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914220 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[1\] decode.v(189) " "Inferred latch for \"Src2Value\[1\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914220 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[2\] decode.v(189) " "Inferred latch for \"Src2Value\[2\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914220 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[3\] decode.v(189) " "Inferred latch for \"Src2Value\[3\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914220 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[4\] decode.v(189) " "Inferred latch for \"Src2Value\[4\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914220 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[5\] decode.v(189) " "Inferred latch for \"Src2Value\[5\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914220 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[6\] decode.v(189) " "Inferred latch for \"Src2Value\[6\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914220 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[7\] decode.v(189) " "Inferred latch for \"Src2Value\[7\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914220 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[8\] decode.v(189) " "Inferred latch for \"Src2Value\[8\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914220 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[9\] decode.v(189) " "Inferred latch for \"Src2Value\[9\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914220 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[10\] decode.v(189) " "Inferred latch for \"Src2Value\[10\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914220 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[11\] decode.v(189) " "Inferred latch for \"Src2Value\[11\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914220 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[12\] decode.v(189) " "Inferred latch for \"Src2Value\[12\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914220 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[13\] decode.v(189) " "Inferred latch for \"Src2Value\[13\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914220 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[14\] decode.v(189) " "Inferred latch for \"Src2Value\[14\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914220 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[15\] decode.v(189) " "Inferred latch for \"Src2Value\[15\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914221 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestRegIdx\[0\] decode.v(189) " "Inferred latch for \"DestRegIdx\[0\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914221 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestRegIdx\[1\] decode.v(189) " "Inferred latch for \"DestRegIdx\[1\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914221 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestRegIdx\[2\] decode.v(189) " "Inferred latch for \"DestRegIdx\[2\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914221 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestRegIdx\[3\] decode.v(189) " "Inferred latch for \"DestRegIdx\[3\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914221 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[0\] decode.v(189) " "Inferred latch for \"Src1Value\[0\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914221 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[1\] decode.v(189) " "Inferred latch for \"Src1Value\[1\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914221 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[2\] decode.v(189) " "Inferred latch for \"Src1Value\[2\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914221 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[3\] decode.v(189) " "Inferred latch for \"Src1Value\[3\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914221 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[4\] decode.v(189) " "Inferred latch for \"Src1Value\[4\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914221 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[5\] decode.v(189) " "Inferred latch for \"Src1Value\[5\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914221 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[6\] decode.v(189) " "Inferred latch for \"Src1Value\[6\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914221 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[7\] decode.v(189) " "Inferred latch for \"Src1Value\[7\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914221 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[8\] decode.v(189) " "Inferred latch for \"Src1Value\[8\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914221 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[9\] decode.v(189) " "Inferred latch for \"Src1Value\[9\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914221 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[10\] decode.v(189) " "Inferred latch for \"Src1Value\[10\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914222 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[11\] decode.v(189) " "Inferred latch for \"Src1Value\[11\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914222 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[12\] decode.v(189) " "Inferred latch for \"Src1Value\[12\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914222 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[13\] decode.v(189) " "Inferred latch for \"Src1Value\[13\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914222 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[14\] decode.v(189) " "Inferred latch for \"Src1Value\[14\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914222 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[15\] decode.v(189) " "Inferred latch for \"Src1Value\[15\]\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914222 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dep_stall decode.v(189) " "Inferred latch for \"dep_stall\" at decode.v(189)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914222 "|lg_highlevel|Decode:Decode0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension Decode:Decode0\|SignExtension:SE0 " "Elaborating entity \"SignExtension\" for hierarchy \"Decode:Decode0\|SignExtension:SE0\"" {  } { { "decode.v" "SE0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:Execute0 " "Elaborating entity \"Execute\" for hierarchy \"Execute:Execute0\"" {  } { { "lg_highlevel.v" "Execute0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(269) " "Verilog HDL assignment warning at execute.v(269): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914233 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(280) " "Verilog HDL assignment warning at execute.v(280): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914233 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(291) " "Verilog HDL assignment warning at execute.v(291): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914233 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(302) " "Verilog HDL assignment warning at execute.v(302): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914233 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(313) " "Verilog HDL assignment warning at execute.v(313): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914233 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(324) " "Verilog HDL assignment warning at execute.v(324): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914233 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(335) " "Verilog HDL assignment warning at execute.v(335): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914234 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(357) " "Verilog HDL assignment warning at execute.v(357): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914234 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(380) " "Verilog HDL assignment warning at execute.v(380): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914234 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_O_DestRegIdx execute.v(123) " "Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable \"ALU_O_DestRegIdx\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914234 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_O_DestValue execute.v(123) " "Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable \"ALU_O_DestValue\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914234 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWEn execute.v(123) " "Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable \"RegWEn\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914234 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "My_O_BranchPC_Signal execute.v(123) " "Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable \"My_O_BranchPC_Signal\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914234 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "My_O_BranchAddrSelect_Signal execute.v(123) " "Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable \"My_O_BranchAddrSelect_Signal\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914234 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch_Was_Taken execute.v(123) " "Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable \"Branch_Was_Taken\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914234 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARValue execute.v(123) " "Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable \"MARValue\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914234 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRValue execute.v(123) " "Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable \"MDRValue\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914234 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CCWEn execute.v(123) " "Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable \"CCWEn\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914234 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_O_DestVValue execute.v(123) " "Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable \"ALU_O_DestVValue\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914234 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_O_DestVRegIdx execute.v(123) " "Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable \"ALU_O_DestVRegIdx\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914234 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VRegWEn execute.v(123) " "Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable \"VRegWEn\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914234 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CCValue execute.v(123) " "Verilog HDL Always Construct warning at execute.v(123): inferring latch(es) for variable \"CCValue\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914235 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 execute.v(398) " "Verilog HDL assignment warning at execute.v(398): truncated value with size 32 to match size of target (1)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914235 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 execute.v(405) " "Verilog HDL assignment warning at execute.v(405): truncated value with size 32 to match size of target (1)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914235 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 execute.v(406) " "Verilog HDL assignment warning at execute.v(406): truncated value with size 32 to match size of target (1)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914235 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 execute.v(407) " "Verilog HDL assignment warning at execute.v(407): truncated value with size 32 to match size of target (1)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914235 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_R15PC execute.v(74) " "Output port \"O_R15PC\" at execute.v(74) has no driver" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429637914235 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VecSrc1Value execute.v(84) " "Output port \"O_VecSrc1Value\" at execute.v(84) has no driver" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429637914235 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VRegWEn execute.v(123) " "Inferred latch for \"VRegWEn\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914235 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVRegIdx\[0\] execute.v(123) " "Inferred latch for \"ALU_O_DestVRegIdx\[0\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914235 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVRegIdx\[1\] execute.v(123) " "Inferred latch for \"ALU_O_DestVRegIdx\[1\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914235 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVRegIdx\[2\] execute.v(123) " "Inferred latch for \"ALU_O_DestVRegIdx\[2\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914235 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVRegIdx\[3\] execute.v(123) " "Inferred latch for \"ALU_O_DestVRegIdx\[3\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914235 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVRegIdx\[4\] execute.v(123) " "Inferred latch for \"ALU_O_DestVRegIdx\[4\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914235 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVRegIdx\[5\] execute.v(123) " "Inferred latch for \"ALU_O_DestVRegIdx\[5\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914235 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[0\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[0\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914235 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[1\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[1\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914235 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[2\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[2\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914236 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[3\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[3\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914236 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[4\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[4\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914236 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[5\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[5\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914236 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[6\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[6\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914236 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[7\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[7\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914236 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[8\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[8\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914236 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[9\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[9\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914236 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[10\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[10\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914236 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[11\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[11\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914236 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[12\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[12\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914236 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[13\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[13\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914236 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[14\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[14\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914236 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[15\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[15\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914236 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[16\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[16\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914236 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[17\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[17\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914236 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[18\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[18\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914236 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[19\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[19\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914237 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[20\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[20\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914237 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[21\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[21\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914237 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[22\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[22\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914237 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[23\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[23\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914237 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[24\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[24\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914237 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[25\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[25\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914237 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[26\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[26\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914237 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[27\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[27\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914237 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[28\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[28\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914237 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[29\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[29\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914237 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[30\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[30\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914237 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[31\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[31\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914237 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[32\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[32\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914237 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[33\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[33\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914237 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[34\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[34\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914238 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[35\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[35\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914238 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[36\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[36\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914238 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[37\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[37\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914238 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[38\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[38\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914238 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[39\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[39\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914238 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[40\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[40\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914238 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[41\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[41\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914238 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[42\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[42\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914238 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[43\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[43\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914238 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[44\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[44\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914238 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[45\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[45\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914238 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[46\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[46\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914238 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[47\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[47\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914238 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[48\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[48\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914238 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[49\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[49\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914239 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[50\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[50\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914239 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[51\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[51\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914239 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[52\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[52\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914239 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[53\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[53\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914239 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[54\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[54\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914239 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[55\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[55\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914239 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[56\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[56\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914239 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[57\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[57\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914239 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[58\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[58\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914239 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[59\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[59\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914239 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[60\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[60\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914239 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[61\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[61\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914239 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[62\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[62\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914239 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestVValue\[63\] execute.v(123) " "Inferred latch for \"ALU_O_DestVValue\[63\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914239 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCWEn execute.v(123) " "Inferred latch for \"CCWEn\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914239 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[0\] execute.v(123) " "Inferred latch for \"MDRValue\[0\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914239 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[1\] execute.v(123) " "Inferred latch for \"MDRValue\[1\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914240 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[2\] execute.v(123) " "Inferred latch for \"MDRValue\[2\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914240 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[3\] execute.v(123) " "Inferred latch for \"MDRValue\[3\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914240 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[4\] execute.v(123) " "Inferred latch for \"MDRValue\[4\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914240 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[5\] execute.v(123) " "Inferred latch for \"MDRValue\[5\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914240 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[6\] execute.v(123) " "Inferred latch for \"MDRValue\[6\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914240 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[7\] execute.v(123) " "Inferred latch for \"MDRValue\[7\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914240 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[8\] execute.v(123) " "Inferred latch for \"MDRValue\[8\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914240 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[9\] execute.v(123) " "Inferred latch for \"MDRValue\[9\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914240 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[10\] execute.v(123) " "Inferred latch for \"MDRValue\[10\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914240 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[11\] execute.v(123) " "Inferred latch for \"MDRValue\[11\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914240 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[12\] execute.v(123) " "Inferred latch for \"MDRValue\[12\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914240 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[13\] execute.v(123) " "Inferred latch for \"MDRValue\[13\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914240 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[14\] execute.v(123) " "Inferred latch for \"MDRValue\[14\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914240 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[15\] execute.v(123) " "Inferred latch for \"MDRValue\[15\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914240 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[0\] execute.v(123) " "Inferred latch for \"MARValue\[0\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914240 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[1\] execute.v(123) " "Inferred latch for \"MARValue\[1\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914241 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[2\] execute.v(123) " "Inferred latch for \"MARValue\[2\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914241 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[3\] execute.v(123) " "Inferred latch for \"MARValue\[3\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914241 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[4\] execute.v(123) " "Inferred latch for \"MARValue\[4\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914241 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[5\] execute.v(123) " "Inferred latch for \"MARValue\[5\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914241 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[6\] execute.v(123) " "Inferred latch for \"MARValue\[6\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914241 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[7\] execute.v(123) " "Inferred latch for \"MARValue\[7\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914241 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[8\] execute.v(123) " "Inferred latch for \"MARValue\[8\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914241 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[9\] execute.v(123) " "Inferred latch for \"MARValue\[9\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914241 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[10\] execute.v(123) " "Inferred latch for \"MARValue\[10\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914241 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[11\] execute.v(123) " "Inferred latch for \"MARValue\[11\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914241 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[12\] execute.v(123) " "Inferred latch for \"MARValue\[12\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914241 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[13\] execute.v(123) " "Inferred latch for \"MARValue\[13\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914241 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[14\] execute.v(123) " "Inferred latch for \"MARValue\[14\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914241 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[15\] execute.v(123) " "Inferred latch for \"MARValue\[15\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914241 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch_Was_Taken.1 execute.v(123) " "Inferred latch for \"Branch_Was_Taken.1\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914241 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch_Was_Taken.0 execute.v(123) " "Inferred latch for \"Branch_Was_Taken.0\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914241 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchAddrSelect_Signal execute.v(123) " "Inferred latch for \"My_O_BranchAddrSelect_Signal\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914242 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[0\] execute.v(123) " "Inferred latch for \"My_O_BranchPC_Signal\[0\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914242 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[1\] execute.v(123) " "Inferred latch for \"My_O_BranchPC_Signal\[1\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914242 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[2\] execute.v(123) " "Inferred latch for \"My_O_BranchPC_Signal\[2\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914242 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[3\] execute.v(123) " "Inferred latch for \"My_O_BranchPC_Signal\[3\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914242 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[4\] execute.v(123) " "Inferred latch for \"My_O_BranchPC_Signal\[4\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914242 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[5\] execute.v(123) " "Inferred latch for \"My_O_BranchPC_Signal\[5\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914242 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[6\] execute.v(123) " "Inferred latch for \"My_O_BranchPC_Signal\[6\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914242 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[7\] execute.v(123) " "Inferred latch for \"My_O_BranchPC_Signal\[7\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914242 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[8\] execute.v(123) " "Inferred latch for \"My_O_BranchPC_Signal\[8\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914242 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[9\] execute.v(123) " "Inferred latch for \"My_O_BranchPC_Signal\[9\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914242 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[10\] execute.v(123) " "Inferred latch for \"My_O_BranchPC_Signal\[10\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914242 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[11\] execute.v(123) " "Inferred latch for \"My_O_BranchPC_Signal\[11\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914242 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[12\] execute.v(123) " "Inferred latch for \"My_O_BranchPC_Signal\[12\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914242 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[13\] execute.v(123) " "Inferred latch for \"My_O_BranchPC_Signal\[13\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914242 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[14\] execute.v(123) " "Inferred latch for \"My_O_BranchPC_Signal\[14\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914242 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[15\] execute.v(123) " "Inferred latch for \"My_O_BranchPC_Signal\[15\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914243 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWEn execute.v(123) " "Inferred latch for \"RegWEn\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914243 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[0\] execute.v(123) " "Inferred latch for \"ALU_O_DestValue\[0\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914243 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[1\] execute.v(123) " "Inferred latch for \"ALU_O_DestValue\[1\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914243 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[2\] execute.v(123) " "Inferred latch for \"ALU_O_DestValue\[2\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914243 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[3\] execute.v(123) " "Inferred latch for \"ALU_O_DestValue\[3\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914243 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[4\] execute.v(123) " "Inferred latch for \"ALU_O_DestValue\[4\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914243 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[5\] execute.v(123) " "Inferred latch for \"ALU_O_DestValue\[5\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914243 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[6\] execute.v(123) " "Inferred latch for \"ALU_O_DestValue\[6\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914243 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[7\] execute.v(123) " "Inferred latch for \"ALU_O_DestValue\[7\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914243 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[8\] execute.v(123) " "Inferred latch for \"ALU_O_DestValue\[8\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914243 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[9\] execute.v(123) " "Inferred latch for \"ALU_O_DestValue\[9\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914243 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[10\] execute.v(123) " "Inferred latch for \"ALU_O_DestValue\[10\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914243 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[11\] execute.v(123) " "Inferred latch for \"ALU_O_DestValue\[11\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914243 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[12\] execute.v(123) " "Inferred latch for \"ALU_O_DestValue\[12\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914243 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[13\] execute.v(123) " "Inferred latch for \"ALU_O_DestValue\[13\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914243 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[14\] execute.v(123) " "Inferred latch for \"ALU_O_DestValue\[14\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914243 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[15\] execute.v(123) " "Inferred latch for \"ALU_O_DestValue\[15\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914244 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestRegIdx\[0\] execute.v(123) " "Inferred latch for \"ALU_O_DestRegIdx\[0\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914244 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestRegIdx\[1\] execute.v(123) " "Inferred latch for \"ALU_O_DestRegIdx\[1\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914244 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestRegIdx\[2\] execute.v(123) " "Inferred latch for \"ALU_O_DestRegIdx\[2\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914244 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestRegIdx\[3\] execute.v(123) " "Inferred latch for \"ALU_O_DestRegIdx\[3\]\" at execute.v(123)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914244 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCValue\[0\] execute.v(391) " "Inferred latch for \"CCValue\[0\]\" at execute.v(391)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914244 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCValue\[1\] execute.v(391) " "Inferred latch for \"CCValue\[1\]\" at execute.v(391)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914244 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCValue\[2\] execute.v(391) " "Inferred latch for \"CCValue\[2\]\" at execute.v(391)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914244 "|lg_highlevel|Execute:Execute0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Memory0 " "Elaborating entity \"Memory\" for hierarchy \"Memory:Memory0\"" {  } { { "lg_highlevel.v" "Memory0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914248 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dst_value memory.v(112) " "Verilog HDL or VHDL warning at memory.v(112): object \"dst_value\" assigned a value but never read" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429637914251 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 memory.v(114) " "Verilog HDL assignment warning at memory.v(114): truncated value with size 16 to match size of target (6)" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914251 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "38 0 255 memory.v(121) " "Verilog HDL warning at memory.v(121): number of words (38) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 121 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1429637914251 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 memory.v(278) " "Verilog HDL assignment warning at memory.v(278): truncated value with size 16 to match size of target (10)" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914251 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 memory.v(280) " "Verilog HDL assignment warning at memory.v(280): truncated value with size 16 to match size of target (8)" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914251 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_R15PC memory.v(82) " "Output port \"O_R15PC\" at memory.v(82) has no driver" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429637914252 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VecSrc1Value memory.v(88) " "Output port \"O_VecSrc1Value\" at memory.v(88) has no driver" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429637914252 "|lg_highlevel|Memory:Memory0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg Memory:Memory0\|SevenSeg:sseg0 " "Elaborating entity \"SevenSeg\" for hierarchy \"Memory:Memory0\|SevenSeg:sseg0\"" {  } { { "memory.v" "sseg0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Writeback Writeback:Writeback0 " "Elaborating entity \"Writeback\" for hierarchy \"Writeback:Writeback0\"" {  } { { "lg_highlevel.v" "Writeback0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914261 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertex_point_status writeback.v(86) " "Verilog HDL or VHDL warning at writeback.v(86): object \"vertex_point_status\" assigned a value but never read" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429637914265 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "writeback.v(98) " "Verilog HDL Case Statement warning at writeback.v(98): incomplete case statement has no default case item" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1429637914265 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_RegWEn writeback.v(98) " "Verilog HDL Always Construct warning at writeback.v(98): inferring latch(es) for variable \"O_RegWEn\", which holds its previous value in one or more paths through the always construct" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914265 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_WriteBackRegIdx writeback.v(98) " "Verilog HDL Always Construct warning at writeback.v(98): inferring latch(es) for variable \"O_WriteBackRegIdx\", which holds its previous value in one or more paths through the always construct" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914265 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_WriteBackData writeback.v(98) " "Verilog HDL Always Construct warning at writeback.v(98): inferring latch(es) for variable \"O_WriteBackData\", which holds its previous value in one or more paths through the always construct" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914265 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_CCWEn writeback.v(98) " "Verilog HDL Always Construct warning at writeback.v(98): inferring latch(es) for variable \"O_CCWEn\", which holds its previous value in one or more paths through the always construct" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914265 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_CCValue writeback.v(98) " "Verilog HDL Always Construct warning at writeback.v(98): inferring latch(es) for variable \"O_CCValue\", which holds its previous value in one or more paths through the always construct" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914265 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_VRegWEn writeback.v(98) " "Verilog HDL Always Construct warning at writeback.v(98): inferring latch(es) for variable \"O_VRegWEn\", which holds its previous value in one or more paths through the always construct" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914265 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_WriteBackVRegIdx writeback.v(98) " "Verilog HDL Always Construct warning at writeback.v(98): inferring latch(es) for variable \"O_WriteBackVRegIdx\", which holds its previous value in one or more paths through the always construct" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914265 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_VecDestValue writeback.v(98) " "Verilog HDL Always Construct warning at writeback.v(98): inferring latch(es) for variable \"O_VecDestValue\", which holds its previous value in one or more paths through the always construct" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914265 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_PC writeback.v(76) " "Output port \"O_PC\" at writeback.v(76) has no driver" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429637914266 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VIdxIdx writeback.v(77) " "Output port \"O_VIdxIdx\" at writeback.v(77) has no driver" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429637914266 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[0\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[0\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914266 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[1\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[1\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914266 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[2\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[2\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914266 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[3\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[3\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914266 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[4\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[4\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914266 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[5\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[5\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914266 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[6\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[6\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914266 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[7\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[7\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914266 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[8\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[8\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914266 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[9\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[9\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914266 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[10\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[10\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914266 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[11\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[11\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914266 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[12\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[12\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914266 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[13\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[13\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914267 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[14\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[14\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914267 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[15\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[15\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914267 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[16\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[16\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914267 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[17\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[17\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914267 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[18\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[18\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914267 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[19\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[19\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914267 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[20\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[20\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914267 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[21\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[21\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914267 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[22\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[22\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914267 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[23\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[23\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914267 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[24\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[24\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914267 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[25\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[25\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914267 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[26\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[26\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914267 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[27\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[27\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914267 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[28\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[28\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914268 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[29\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[29\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914268 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[30\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[30\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914268 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[31\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[31\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914268 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[32\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[32\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914268 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[33\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[33\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914268 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[34\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[34\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914268 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[35\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[35\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914268 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[36\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[36\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914268 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[37\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[37\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914268 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[38\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[38\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914268 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[39\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[39\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914268 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[40\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[40\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914268 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[41\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[41\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914268 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[42\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[42\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914268 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[43\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[43\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914268 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[44\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[44\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914269 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[45\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[45\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914269 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[46\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[46\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914269 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[47\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[47\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914269 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[48\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[48\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914269 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[49\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[49\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914269 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[50\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[50\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914269 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[51\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[51\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914269 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[52\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[52\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914269 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[53\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[53\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914269 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[54\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[54\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914269 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[55\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[55\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914269 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[56\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[56\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914269 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[57\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[57\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914269 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[58\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[58\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914269 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[59\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[59\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914270 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[60\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[60\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914270 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[61\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[61\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914270 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[62\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[62\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914270 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VecDestValue\[63\] writeback.v(98) " "Inferred latch for \"O_VecDestValue\[63\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914270 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackVRegIdx\[0\] writeback.v(98) " "Inferred latch for \"O_WriteBackVRegIdx\[0\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914270 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackVRegIdx\[1\] writeback.v(98) " "Inferred latch for \"O_WriteBackVRegIdx\[1\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914270 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackVRegIdx\[2\] writeback.v(98) " "Inferred latch for \"O_WriteBackVRegIdx\[2\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914270 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackVRegIdx\[3\] writeback.v(98) " "Inferred latch for \"O_WriteBackVRegIdx\[3\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914270 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackVRegIdx\[4\] writeback.v(98) " "Inferred latch for \"O_WriteBackVRegIdx\[4\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914270 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackVRegIdx\[5\] writeback.v(98) " "Inferred latch for \"O_WriteBackVRegIdx\[5\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914270 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_VRegWEn writeback.v(98) " "Inferred latch for \"O_VRegWEn\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914270 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_CCValue\[0\] writeback.v(98) " "Inferred latch for \"O_CCValue\[0\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914270 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_CCValue\[1\] writeback.v(98) " "Inferred latch for \"O_CCValue\[1\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914270 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_CCValue\[2\] writeback.v(98) " "Inferred latch for \"O_CCValue\[2\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914270 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_CCWEn writeback.v(98) " "Inferred latch for \"O_CCWEn\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914270 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[0\] writeback.v(98) " "Inferred latch for \"O_WriteBackData\[0\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914270 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[1\] writeback.v(98) " "Inferred latch for \"O_WriteBackData\[1\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914271 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[2\] writeback.v(98) " "Inferred latch for \"O_WriteBackData\[2\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914271 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[3\] writeback.v(98) " "Inferred latch for \"O_WriteBackData\[3\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914271 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[4\] writeback.v(98) " "Inferred latch for \"O_WriteBackData\[4\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914271 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[5\] writeback.v(98) " "Inferred latch for \"O_WriteBackData\[5\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914271 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[6\] writeback.v(98) " "Inferred latch for \"O_WriteBackData\[6\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914271 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[7\] writeback.v(98) " "Inferred latch for \"O_WriteBackData\[7\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914271 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[8\] writeback.v(98) " "Inferred latch for \"O_WriteBackData\[8\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914271 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[9\] writeback.v(98) " "Inferred latch for \"O_WriteBackData\[9\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914271 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[10\] writeback.v(98) " "Inferred latch for \"O_WriteBackData\[10\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914271 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[11\] writeback.v(98) " "Inferred latch for \"O_WriteBackData\[11\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914271 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[12\] writeback.v(98) " "Inferred latch for \"O_WriteBackData\[12\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914271 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[13\] writeback.v(98) " "Inferred latch for \"O_WriteBackData\[13\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914271 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[14\] writeback.v(98) " "Inferred latch for \"O_WriteBackData\[14\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914271 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[15\] writeback.v(98) " "Inferred latch for \"O_WriteBackData\[15\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914271 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackRegIdx\[0\] writeback.v(98) " "Inferred latch for \"O_WriteBackRegIdx\[0\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914271 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackRegIdx\[1\] writeback.v(98) " "Inferred latch for \"O_WriteBackRegIdx\[1\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914272 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackRegIdx\[2\] writeback.v(98) " "Inferred latch for \"O_WriteBackRegIdx\[2\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914272 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackRegIdx\[3\] writeback.v(98) " "Inferred latch for \"O_WriteBackRegIdx\[3\]\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914272 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_RegWEn writeback.v(98) " "Inferred latch for \"O_RegWEn\" at writeback.v(98)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914272 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaController VgaController:VgaController0 " "Elaborating entity \"VgaController\" for hierarchy \"VgaController:VgaController0\"" {  } { { "lg_highlevel.v" "VgaController0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(58) " "Verilog HDL assignment warning at vga_controller.v(58): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/vga_controller.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914276 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(59) " "Verilog HDL assignment warning at vga_controller.v(59): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/vga_controller.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914276 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(60) " "Verilog HDL assignment warning at vga_controller.v(60): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/vga_controller.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914276 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 vga_controller.v(71) " "Verilog HDL assignment warning at vga_controller.v(71): truncated value with size 32 to match size of target (20)" {  } { { "vga_controller.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/vga_controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914276 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(72) " "Verilog HDL assignment warning at vga_controller.v(72): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/vga_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914276 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(73) " "Verilog HDL assignment warning at vga_controller.v(73): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/vga_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914276 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(101) " "Verilog HDL assignment warning at vga_controller.v(101): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/vga_controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914276 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(123) " "Verilog HDL assignment warning at vga_controller.v(123): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/vga_controller.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914276 "|lg_highlevel|VgaController:VgaController0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gpu Gpu:Gpu0 " "Elaborating entity \"Gpu\" for hierarchy \"Gpu:Gpu0\"" {  } { { "lg_highlevel.v" "Gpu0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914278 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 gpu.v(79) " "Verilog HDL assignment warning at gpu.v(79): truncated value with size 32 to match size of target (24)" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914280 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 gpu.v(84) " "Verilog HDL assignment warning at gpu.v(84): truncated value with size 32 to match size of target (18)" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914280 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 gpu.v(91) " "Verilog HDL assignment warning at gpu.v(91): truncated value with size 32 to match size of target (18)" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914280 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_GPUStallSignal gpu.v(65) " "Verilog HDL Always Construct warning at gpu.v(65): inferring latch(es) for variable \"O_GPUStallSignal\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429637914280 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 gpu.v(122) " "Verilog HDL assignment warning at gpu.v(122): truncated value with size 32 to match size of target (10)" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914280 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 gpu.v(137) " "Verilog HDL assignment warning at gpu.v(137): truncated value with size 32 to match size of target (10)" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914280 "|lg_highlevel|Gpu:Gpu0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_GPUStallSignal gpu.v(65) " "Inferred latch for \"O_GPUStallSignal\" at gpu.v(65)" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429637914280 "|lg_highlevel|Gpu:Gpu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGen PixelGen:PixelGen0 " "Elaborating entity \"PixelGen\" for hierarchy \"PixelGen:PixelGen0\"" {  } { { "lg_highlevel.v" "PixelGen0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914282 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pixel_gen.v(48) " "Verilog HDL assignment warning at pixel_gen.v(48): truncated value with size 32 to match size of target (18)" {  } { { "pixel_gen.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/pixel_gen.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914283 "|lg_highlevel|PixelGen:PixelGen0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pixel_gen.v(52) " "Verilog HDL assignment warning at pixel_gen.v(52): truncated value with size 32 to match size of target (18)" {  } { { "pixel_gen.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/pixel_gen.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914283 "|lg_highlevel|PixelGen:PixelGen0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiSram MultiSram:MultiSram0 " "Elaborating entity \"MultiSram\" for hierarchy \"MultiSram:MultiSram0\"" {  } { { "lg_highlevel.v" "MultiSram0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637914285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 multi_sram.v(44) " "Verilog HDL assignment warning at multi_sram.v(44): truncated value with size 32 to match size of target (18)" {  } { { "multi_sram.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/multi_sram.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429637914287 "|lg_highlevel|MultiSram:MultiSram0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WBVIdxIdx\[3\] " "Net \"WBVIdxIdx\[3\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "WBVIdxIdx\[3\]" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429637914510 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429637914510 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "GPUStallSignal " "Net \"GPUStallSignal\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "GPUStallSignal" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 227 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429637914511 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WBVIdxIdx\[3\] " "Net \"WBVIdxIdx\[3\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "WBVIdxIdx\[3\]" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429637914511 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429637914511 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "GPUStallSignal " "Net \"GPUStallSignal\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "GPUStallSignal" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 227 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429637914512 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "WBVIdxIdx\[3\] " "Net \"WBVIdxIdx\[3\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "WBVIdxIdx\[3\]" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429637914512 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429637914512 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/CPSC/3220/git/3220/project8/gpu_frame_restored/db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1429637915612 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Memory:Memory0\|DataMem_rtl_0 " "Inferred RAM node \"Memory:Memory0\|DataMem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1429637915612 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fetch:Fetch0\|InstMem " "RAM logic \"Fetch:Fetch0\|InstMem\" is uninferred due to asynchronous read logic" {  } { { "fetch.v" "InstMem" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 44 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1429637915614 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Decode:Decode0\|RF " "RAM logic \"Decode:Decode0\|RF\" is uninferred due to asynchronous read logic" {  } { { "decode.v" "RF" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 134 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1429637915614 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memory:Memory0\|DataMem " "RAM logic \"Memory:Memory0\|DataMem\" is uninferred due to asynchronous read logic" {  } { { "memory.v" "DataMem" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 106 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1429637915614 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1429637915614 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/CPSC/3220/git/3220/project8/gpu_frame_restored/db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1429637916835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decode:Decode0\|dep_stall " "LATCH primitive \"Decode:Decode0\|dep_stall\" is permanently enabled" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 51 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1429637918856 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Memory:Memory0\|DataMem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Memory:Memory0\|DataMem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429637918869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429637918869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429637918869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429637918869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429637918869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429637918869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429637918869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429637918869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429637918869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429637918869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429637918869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429637918869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429637918869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429637918869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif " "Parameter INIT_FILE set to db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429637918869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429637918869 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1429637918869 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1429637918869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:Memory0\|altsyncram:DataMem_rtl_0 " "Elaborated megafunction instantiation \"Memory:Memory0\|altsyncram:DataMem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637918928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:Memory0\|altsyncram:DataMem_rtl_0 " "Instantiated megafunction \"Memory:Memory0\|altsyncram:DataMem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637918928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637918928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637918928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637918928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637918928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637918928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637918928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637918928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637918928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637918928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637918928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637918928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637918928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637918928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637918928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429637918928 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429637918928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1cn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1cn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1cn1 " "Found entity 1: altsyncram_1cn1" {  } { { "db/altsyncram_1cn1.tdf" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/db/altsyncram_1cn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429637919002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429637919002 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1429637919306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[2\] " "Latch Decode:Decode0\|Src2Value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919353 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchAddrSelect_Signal " "Latch Execute:Execute0\|My_O_BranchAddrSelect_Signal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[6\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[6\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919353 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[7\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[1\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919353 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[6\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[1\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919353 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[2\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[1\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919354 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[3\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[1\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919354 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[4\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[1\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919354 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[5\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[1\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919354 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|RegWEn " "Latch Execute:Execute0\|RegWEn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[2\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919354 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|CCWEn " "Latch Execute:Execute0\|CCWEn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[6\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[6\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919354 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[3\] " "Latch Decode:Decode0\|Src1Value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919355 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[2\] " "Latch Decode:Decode0\|Src1Value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919355 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[1\] " "Latch Decode:Decode0\|Src1Value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919355 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[0\] " "Latch Decode:Decode0\|Src1Value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919355 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[4\] " "Latch Decode:Decode0\|Src1Value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919355 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[5\] " "Latch Decode:Decode0\|Src1Value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919355 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[6\] " "Latch Decode:Decode0\|Src1Value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919356 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[7\] " "Latch Decode:Decode0\|Src1Value\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919356 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[8\] " "Latch Decode:Decode0\|Src1Value\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919356 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[9\] " "Latch Decode:Decode0\|Src1Value\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919356 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[1\] " "Latch Decode:Decode0\|Src2Value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919356 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[0\] " "Latch Decode:Decode0\|Src2Value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919356 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[3\] " "Latch Decode:Decode0\|Src2Value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919357 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[6\] " "Latch Decode:Decode0\|Src2Value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919357 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[5\] " "Latch Decode:Decode0\|Src2Value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919357 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[4\] " "Latch Decode:Decode0\|Src2Value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919357 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[7\] " "Latch Decode:Decode0\|Src2Value\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919357 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[10\] " "Latch Decode:Decode0\|Src2Value\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919357 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[9\] " "Latch Decode:Decode0\|Src2Value\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919357 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[8\] " "Latch Decode:Decode0\|Src2Value\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919358 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[11\] " "Latch Decode:Decode0\|Src2Value\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919358 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[14\] " "Latch Decode:Decode0\|Src2Value\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919358 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[13\] " "Latch Decode:Decode0\|Src2Value\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919358 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[12\] " "Latch Decode:Decode0\|Src2Value\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919358 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[15\] " "Latch Decode:Decode0\|Src2Value\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919358 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|Branch_Was_Taken.1_3613 " "Latch Execute:Execute0\|Branch_Was_Taken.1_3613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[6\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[6\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919359 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|DestRegIdx\[0\] " "Latch Decode:Decode0\|DestRegIdx\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[30\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[30\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919359 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|DestRegIdx\[1\] " "Latch Decode:Decode0\|DestRegIdx\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[30\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[30\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919359 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|DestRegIdx\[2\] " "Latch Decode:Decode0\|DestRegIdx\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[30\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[30\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919359 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Writeback:Writeback0\|O_RegWEn " "Latch Writeback:Writeback0\|O_RegWEn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:Memory0\|O_Opcode\[6\] " "Ports D and ENA on the latch are fed by the same signal Memory:Memory0\|O_Opcode\[6\]" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 248 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919359 ""}  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[2\] " "Latch Execute:Execute0\|ALU_O_DestValue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[2\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919360 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[3\] " "Latch Execute:Execute0\|ALU_O_DestValue\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[6\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[6\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919360 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[1\] " "Latch Execute:Execute0\|ALU_O_DestValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[6\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[6\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919360 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[0\] " "Latch Execute:Execute0\|ALU_O_DestValue\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[2\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919360 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[4\] " "Latch Execute:Execute0\|ALU_O_DestValue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[2\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919360 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[5\] " "Latch Execute:Execute0\|ALU_O_DestValue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[6\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[6\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919361 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[6\] " "Latch Execute:Execute0\|ALU_O_DestValue\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[2\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919361 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[7\] " "Latch Execute:Execute0\|ALU_O_DestValue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[6\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[6\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919361 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[8\] " "Latch Execute:Execute0\|ALU_O_DestValue\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[2\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919361 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[9\] " "Latch Execute:Execute0\|ALU_O_DestValue\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[6\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[6\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919361 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[10\] " "Latch Execute:Execute0\|ALU_O_DestValue\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[2\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919361 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[11\] " "Latch Execute:Execute0\|ALU_O_DestValue\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[6\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[6\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919362 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[14\] " "Latch Execute:Execute0\|ALU_O_DestValue\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[2\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919362 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[13\] " "Latch Execute:Execute0\|ALU_O_DestValue\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[6\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[6\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919362 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[12\] " "Latch Execute:Execute0\|ALU_O_DestValue\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[2\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919362 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[15\] " "Latch Execute:Execute0\|ALU_O_DestValue\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[6\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[6\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919362 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[15\] " "Latch Decode:Decode0\|Src1Value\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919362 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[14\] " "Latch Decode:Decode0\|Src1Value\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919362 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[13\] " "Latch Decode:Decode0\|Src1Value\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919363 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[12\] " "Latch Decode:Decode0\|Src1Value\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919363 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[11\] " "Latch Decode:Decode0\|Src1Value\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919363 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[10\] " "Latch Decode:Decode0\|Src1Value\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919363 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[15\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[1\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919363 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[12\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[1\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919363 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[0\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[1\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919364 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[1\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[1\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919364 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[8\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[1\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919364 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[9\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[1\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919364 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[10\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[1\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919364 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[11\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[1\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919364 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[13\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[1\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919364 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[14\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[1\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 524 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429637919365 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429637919365 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 77 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1429637919371 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1429637919371 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429637919933 "|lg_highlevel|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429637919933 "|lg_highlevel|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429637919933 "|lg_highlevel|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429637919933 "|lg_highlevel|SRAM_OE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1429637919933 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1429637922447 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:Memory0\|altsyncram:DataMem_rtl_0\|altsyncram_1cn1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"Memory:Memory0\|altsyncram:DataMem_rtl_0\|altsyncram_1cn1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_1cn1.tdf" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/db/altsyncram_1cn1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "e:/programs/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 364 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637922476 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/output_files/lg_highlevel.map.smsg " "Generated suppressed messages file E:/CPSC/3220/git/3220/project8/gpu_frame_restored/output_files/lg_highlevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1429637922716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1429637922947 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637922947 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637923370 "|lg_highlevel|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637923370 "|lg_highlevel|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637923370 "|lg_highlevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637923370 "|lg_highlevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637923370 "|lg_highlevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637923370 "|lg_highlevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637923370 "|lg_highlevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637923370 "|lg_highlevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637923370 "|lg_highlevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637923370 "|lg_highlevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637923370 "|lg_highlevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637923370 "|lg_highlevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637923370 "|lg_highlevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637923370 "|lg_highlevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637923370 "|lg_highlevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1429637923370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1708 " "Implemented 1708 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1429637923372 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1429637923372 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1429637923372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1575 " "Implemented 1575 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1429637923372 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1429637923372 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1429637923372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1429637923372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 272 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 272 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429637923438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 13:38:43 2015 " "Processing ended: Tue Apr 21 13:38:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429637923438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429637923438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429637923438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429637923438 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429637925708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429637925709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 13:38:44 2015 " "Processing started: Tue Apr 21 13:38:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429637925709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1429637925709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lg_highlevel -c lg_highlevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lg_highlevel -c lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1429637925710 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1429637925805 ""}
{ "Info" "0" "" "Project  = lg_highlevel" {  } {  } 0 0 "Project  = lg_highlevel" 0 0 "Fitter" 0 0 1429637925806 ""}
{ "Info" "0" "" "Revision = lg_highlevel" {  } {  } 0 0 "Revision = lg_highlevel" 0 0 "Fitter" 0 0 1429637925806 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1429637925936 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lg_highlevel EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"lg_highlevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1429637925960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429637925995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429637925995 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll0\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"pll:pll0\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll0\|altpll:altpll_component\|_clk0 14 15 0 0 " "Implementing clock multiplication of 14, clock division of 15, and phase shift of 0 degrees (0 ps) for pll:pll0\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "e:/programs/quartus/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 1107 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1429637926032 ""}  } { { "altpll.tdf" "" { Text "e:/programs/quartus/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 1107 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1429637926032 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1429637926207 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1429637926216 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429637926603 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429637926603 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429637926603 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1429637926603 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "e:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programs/quartus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2956 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429637926606 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "e:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programs/quartus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2957 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429637926606 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "e:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programs/quartus/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2958 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429637926606 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1429637926606 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1429637926610 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "134 " "TimeQuest Timing Analyzer is analyzing 134 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1429637926948 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lg_highlevel.sdc " "Synopsys Design Constraints File file not found: 'lg_highlevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1429637926950 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1429637926950 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1429637926956 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr14~2  from: dataa  to: combout " "Cell: Decode0\|WideOr14~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1429637926963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|Selector145~2  from: datad  to: combout " "Cell: Execute0\|Selector145~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1429637926963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|Selector4~3  from: dataa  to: combout " "Cell: Execute0\|Selector4~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1429637926963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|WideOr14~0  from: dataa  to: combout " "Cell: Execute0\|WideOr14~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1429637926963 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1429637926963 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1429637926972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Automatically promoted node pll:pll0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429637927053 ""}  } { { "altpll.tdf" "" { Text "e:/programs/quartus/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 1107 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429637927053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Writeback:Writeback0\|Selector2~1  " "Automatically promoted node Writeback:Writeback0\|Selector2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429637927054 ""}  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Writeback:Writeback0|Selector2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2211 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429637927054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decode:Decode0\|WideOr11~1  " "Automatically promoted node Decode:Decode0\|WideOr11~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429637927054 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decode:Decode0|WideOr11~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 1890 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429637927054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decode:Decode0\|WideOr5~9  " "Automatically promoted node Decode:Decode0\|WideOr5~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429637927054 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decode:Decode0|WideOr5~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2662 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429637927054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Execute:Execute0\|Decoder0~1  " "Automatically promoted node Execute:Execute0\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429637927054 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|Decoder0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 1728 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429637927054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Execute:Execute0\|Selector33~2  " "Automatically promoted node Execute:Execute0\|Selector33~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429637927054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Execute:Execute0\|Selector30~7 " "Destination node Execute:Execute0\|Selector30~7" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|Selector30~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2396 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429637927054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Execute:Execute0\|Equal6~0 " "Destination node Execute:Execute0\|Equal6~0" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 393 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|Equal6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2407 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429637927054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Execute:Execute0\|Equal6~1 " "Destination node Execute:Execute0\|Equal6~1" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 393 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|Equal6~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2416 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429637927054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Execute:Execute0\|Equal6~2 " "Destination node Execute:Execute0\|Equal6~2" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 393 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|Equal6~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2425 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429637927054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Execute:Execute0\|Equal6~3 " "Destination node Execute:Execute0\|Equal6~3" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 393 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|Equal6~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2434 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429637927054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Execute:Execute0\|Equal6~4 " "Destination node Execute:Execute0\|Equal6~4" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 393 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|Equal6~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2444 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429637927054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Execute:Execute0\|Equal6~5 " "Destination node Execute:Execute0\|Equal6~5" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 393 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|Equal6~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2453 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429637927054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Execute:Execute0\|Equal6~8 " "Destination node Execute:Execute0\|Equal6~8" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 393 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|Equal6~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2471 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429637927054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Execute:Execute0\|Equal6~11 " "Destination node Execute:Execute0\|Equal6~11" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 393 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|Equal6~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2490 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429637927054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Execute:Execute0\|Equal6~12 " "Destination node Execute:Execute0\|Equal6~12" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 393 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|Equal6~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2499 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429637927054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1429637927054 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1429637927054 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|Selector33~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2395 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429637927054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Execute:Execute0\|Selector3~1  " "Automatically promoted node Execute:Execute0\|Selector3~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429637927056 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|Selector3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2073 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429637927056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Execute:Execute0\|WideOr10~1  " "Automatically promoted node Execute:Execute0\|WideOr10~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429637927056 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|WideOr10~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 1734 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429637927056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decode:Decode0\|WideOr14~3  " "Automatically promoted node Decode:Decode0\|WideOr14~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429637927056 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decode:Decode0|WideOr14~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2658 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429637927056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Execute:Execute0\|WideOr14~1  " "Automatically promoted node Execute:Execute0\|WideOr14~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429637927056 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|WideOr14~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2207 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429637927056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decode:Decode0\|WideOr8~2  " "Automatically promoted node Decode:Decode0\|WideOr8~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429637927056 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 189 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decode:Decode0|WideOr8~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2200 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429637927056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Execute:Execute0\|Selector145~2  " "Automatically promoted node Execute:Execute0\|Selector145~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429637927057 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 123 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|Selector145~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2204 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429637927057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Writeback:Writeback0\|Selector4~1  " "Automatically promoted node Writeback:Writeback0\|Selector4~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429637927057 ""}  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 98 -1 0 } } { "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Writeback:Writeback0|Selector4~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 0 { 0 ""} 0 2215 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429637927057 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1429637927265 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1429637927267 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1429637927268 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1429637927270 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1429637927273 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1429637927275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1429637927276 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1429637927278 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1429637927357 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1429637927360 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1429637927360 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[0\] " "Ignored I/O standard assignment to node \"CLOCK_24\[0\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[1\] " "Ignored I/O standard assignment to node \"CLOCK_24\[1\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_CLOCK " "Ignored I/O standard assignment to node \"EXT_CLOCK\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[0\] " "Ignored I/O standard assignment to node \"GPIO_0\[0\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[10\] " "Ignored I/O standard assignment to node \"GPIO_0\[10\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[11\] " "Ignored I/O standard assignment to node \"GPIO_0\[11\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[12\] " "Ignored I/O standard assignment to node \"GPIO_0\[12\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[13\] " "Ignored I/O standard assignment to node \"GPIO_0\[13\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[14\] " "Ignored I/O standard assignment to node \"GPIO_0\[14\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[15\] " "Ignored I/O standard assignment to node \"GPIO_0\[15\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[16\] " "Ignored I/O standard assignment to node \"GPIO_0\[16\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[17\] " "Ignored I/O standard assignment to node \"GPIO_0\[17\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[18\] " "Ignored I/O standard assignment to node \"GPIO_0\[18\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[19\] " "Ignored I/O standard assignment to node \"GPIO_0\[19\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[1\] " "Ignored I/O standard assignment to node \"GPIO_0\[1\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[20\] " "Ignored I/O standard assignment to node \"GPIO_0\[20\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[21\] " "Ignored I/O standard assignment to node \"GPIO_0\[21\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[22\] " "Ignored I/O standard assignment to node \"GPIO_0\[22\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[23\] " "Ignored I/O standard assignment to node \"GPIO_0\[23\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[24\] " "Ignored I/O standard assignment to node \"GPIO_0\[24\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[25\] " "Ignored I/O standard assignment to node \"GPIO_0\[25\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[26\] " "Ignored I/O standard assignment to node \"GPIO_0\[26\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[27\] " "Ignored I/O standard assignment to node \"GPIO_0\[27\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[28\] " "Ignored I/O standard assignment to node \"GPIO_0\[28\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[29\] " "Ignored I/O standard assignment to node \"GPIO_0\[29\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[2\] " "Ignored I/O standard assignment to node \"GPIO_0\[2\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[30\] " "Ignored I/O standard assignment to node \"GPIO_0\[30\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[31\] " "Ignored I/O standard assignment to node \"GPIO_0\[31\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[32\] " "Ignored I/O standard assignment to node \"GPIO_0\[32\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[33\] " "Ignored I/O standard assignment to node \"GPIO_0\[33\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[34\] " "Ignored I/O standard assignment to node \"GPIO_0\[34\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[35\] " "Ignored I/O standard assignment to node \"GPIO_0\[35\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[3\] " "Ignored I/O standard assignment to node \"GPIO_0\[3\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[4\] " "Ignored I/O standard assignment to node \"GPIO_0\[4\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[5\] " "Ignored I/O standard assignment to node \"GPIO_0\[5\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[6\] " "Ignored I/O standard assignment to node \"GPIO_0\[6\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[7\] " "Ignored I/O standard assignment to node \"GPIO_0\[7\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[8\] " "Ignored I/O standard assignment to node \"GPIO_0\[8\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[9\] " "Ignored I/O standard assignment to node \"GPIO_0\[9\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[0\] " "Ignored I/O standard assignment to node \"GPIO_1\[0\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[10\] " "Ignored I/O standard assignment to node \"GPIO_1\[10\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[11\] " "Ignored I/O standard assignment to node \"GPIO_1\[11\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[12\] " "Ignored I/O standard assignment to node \"GPIO_1\[12\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[13\] " "Ignored I/O standard assignment to node \"GPIO_1\[13\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[14\] " "Ignored I/O standard assignment to node \"GPIO_1\[14\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[15\] " "Ignored I/O standard assignment to node \"GPIO_1\[15\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[16\] " "Ignored I/O standard assignment to node \"GPIO_1\[16\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[17\] " "Ignored I/O standard assignment to node \"GPIO_1\[17\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[18\] " "Ignored I/O standard assignment to node \"GPIO_1\[18\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[19\] " "Ignored I/O standard assignment to node \"GPIO_1\[19\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[1\] " "Ignored I/O standard assignment to node \"GPIO_1\[1\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[20\] " "Ignored I/O standard assignment to node \"GPIO_1\[20\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[21\] " "Ignored I/O standard assignment to node \"GPIO_1\[21\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[22\] " "Ignored I/O standard assignment to node \"GPIO_1\[22\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[23\] " "Ignored I/O standard assignment to node \"GPIO_1\[23\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[24\] " "Ignored I/O standard assignment to node \"GPIO_1\[24\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[25\] " "Ignored I/O standard assignment to node \"GPIO_1\[25\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[26\] " "Ignored I/O standard assignment to node \"GPIO_1\[26\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[27\] " "Ignored I/O standard assignment to node \"GPIO_1\[27\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[28\] " "Ignored I/O standard assignment to node \"GPIO_1\[28\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[29\] " "Ignored I/O standard assignment to node \"GPIO_1\[29\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[2\] " "Ignored I/O standard assignment to node \"GPIO_1\[2\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[30\] " "Ignored I/O standard assignment to node \"GPIO_1\[30\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[31\] " "Ignored I/O standard assignment to node \"GPIO_1\[31\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[32\] " "Ignored I/O standard assignment to node \"GPIO_1\[32\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[33\] " "Ignored I/O standard assignment to node \"GPIO_1\[33\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[34\] " "Ignored I/O standard assignment to node \"GPIO_1\[34\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[35\] " "Ignored I/O standard assignment to node \"GPIO_1\[35\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[3\] " "Ignored I/O standard assignment to node \"GPIO_1\[3\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[4\] " "Ignored I/O standard assignment to node \"GPIO_1\[4\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[5\] " "Ignored I/O standard assignment to node \"GPIO_1\[5\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[6\] " "Ignored I/O standard assignment to node \"GPIO_1\[6\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[7\] " "Ignored I/O standard assignment to node \"GPIO_1\[7\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[8\] " "Ignored I/O standard assignment to node \"GPIO_1\[8\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[9\] " "Ignored I/O standard assignment to node \"GPIO_1\[9\]\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCK " "Ignored I/O standard assignment to node \"TCK\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCS " "Ignored I/O standard assignment to node \"TCS\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDI " "Ignored I/O standard assignment to node \"TDI\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDO " "Ignored I/O standard assignment to node \"TDO\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429637927462 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1429637927462 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[0\] " "Node \"CLOCK_24\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[1\] " "Node \"CLOCK_24\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1429637927469 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1429637927469 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429637927481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1429637928509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429637929209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1429637929226 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1429637933035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429637933036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1429637933284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1429637936215 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1429637936215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429637939198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1429637939200 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1429637939200 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.71 " "Total time spent on timing analysis during the Fitter is 2.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1429637939244 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1429637939250 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "99 " "Found 99 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1429637939289 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1429637939289 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1429637939780 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1429637939874 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1429637940379 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429637940653 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1429637940676 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1429637940789 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1429637940791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/output_files/lg_highlevel.fit.smsg " "Generated suppressed messages file E:/CPSC/3220/git/3220/project8/gpu_frame_restored/output_files/lg_highlevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1429637940984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 262 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 262 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "642 " "Peak virtual memory: 642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429637941402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 13:39:01 2015 " "Processing ended: Tue Apr 21 13:39:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429637941402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429637941402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429637941402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1429637941402 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1429637942476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429637942477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 13:39:02 2015 " "Processing started: Tue Apr 21 13:39:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429637942477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1429637942477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lg_highlevel -c lg_highlevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lg_highlevel -c lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1429637942477 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1429637943454 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1429637943487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429637943909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 13:39:03 2015 " "Processing ended: Tue Apr 21 13:39:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429637943909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429637943909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429637943909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1429637943909 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1429637944551 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1429637945093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 13:39:04 2015 " "Processing started: Tue Apr 21 13:39:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429637945093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429637945093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lg_highlevel -c lg_highlevel " "Command: quartus_sta lg_highlevel -c lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429637945094 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1429637945198 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1429637945365 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1429637945410 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1429637945410 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "134 " "TimeQuest Timing Analyzer is analyzing 134 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1429637945561 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lg_highlevel.sdc " "Synopsys Design Constraints File file not found: 'lg_highlevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1429637945584 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1429637945584 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27\[0\] CLOCK_27\[0\] " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27\[0\] CLOCK_27\[0\]" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945589 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|pll\|inclk\[0\]\} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name \{pll0\|altpll_component\|pll\|clk\[0\]\} \{pll0\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_component\|pll\|inclk\[0\]\} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name \{pll0\|altpll_component\|pll\|clk\[0\]\} \{pll0\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945589 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945589 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1429637945589 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Memory:Memory0\|O_MEM_Valid Memory:Memory0\|O_MEM_Valid " "create_clock -period 1.000 -name Memory:Memory0\|O_MEM_Valid Memory:Memory0\|O_MEM_Valid" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945591 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Decode:Decode0\|O_CCValue\[0\] Decode:Decode0\|O_CCValue\[0\] " "create_clock -period 1.000 -name Decode:Decode0\|O_CCValue\[0\] Decode:Decode0\|O_CCValue\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945591 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Decode:Decode0\|O_Opcode\[0\] Decode:Decode0\|O_Opcode\[0\] " "create_clock -period 1.000 -name Decode:Decode0\|O_Opcode\[0\] Decode:Decode0\|O_Opcode\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945591 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Fetch:Fetch0\|O_IR\[24\] Fetch:Fetch0\|O_IR\[24\] " "create_clock -period 1.000 -name Fetch:Fetch0\|O_IR\[24\] Fetch:Fetch0\|O_IR\[24\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945591 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945591 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr14~2  from: dataa  to: combout " "Cell: Decode0\|WideOr14~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|Selector145~2  from: datac  to: combout " "Cell: Execute0\|Selector145~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|Selector4~2  from: datab  to: combout " "Cell: Execute0\|Selector4~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|Selector4~3  from: datab  to: combout " "Cell: Execute0\|Selector4~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|WideOr14~0  from: datad  to: combout " "Cell: Execute0\|WideOr14~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945597 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1429637945597 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1429637945604 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1429637945616 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1429637945648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.349 " "Worst-case setup slack is -12.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.349     -1982.408 pll0\|altpll_component\|pll\|clk\[0\]  " "  -12.349     -1982.408 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.379       -83.272 Fetch:Fetch0\|O_IR\[24\]  " "   -3.379       -83.272 Fetch:Fetch0\|O_IR\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.074       -59.916 Decode:Decode0\|O_Opcode\[0\]  " "   -3.074       -59.916 Decode:Decode0\|O_Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.402       -12.352 Decode:Decode0\|O_CCValue\[0\]  " "   -1.402       -12.352 Decode:Decode0\|O_CCValue\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.784        -1.157 Memory:Memory0\|O_MEM_Valid  " "   -0.784        -1.157 Memory:Memory0\|O_MEM_Valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429637945649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.405 " "Worst-case hold slack is -4.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.405      -196.832 Decode:Decode0\|O_Opcode\[0\]  " "   -4.405      -196.832 Decode:Decode0\|O_Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.077       -38.449 Decode:Decode0\|O_CCValue\[0\]  " "   -4.077       -38.449 Decode:Decode0\|O_CCValue\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.991      -124.267 Fetch:Fetch0\|O_IR\[24\]  " "   -3.991      -124.267 Fetch:Fetch0\|O_IR\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.215       -52.009 Memory:Memory0\|O_MEM_Valid  " "   -3.215       -52.009 Memory:Memory0\|O_MEM_Valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "    0.445         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429637945659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1429637945661 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1429637945663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.297 " "Worst-case minimum pulse width slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297         0.000 Decode:Decode0\|O_Opcode\[0\]  " "    0.297         0.000 Decode:Decode0\|O_Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347         0.000 Fetch:Fetch0\|O_IR\[24\]  " "    0.347         0.000 Fetch:Fetch0\|O_IR\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Decode:Decode0\|O_CCValue\[0\]  " "    0.500         0.000 Decode:Decode0\|O_CCValue\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Memory:Memory0\|O_MEM_Valid  " "    0.500         0.000 Memory:Memory0\|O_MEM_Valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.277         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "   17.277         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27\[0\]  " "   18.518         0.000 CLOCK_27\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429637945665 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1429637945879 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1429637945881 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr14~2  from: dataa  to: combout " "Cell: Decode0\|WideOr14~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945944 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|Selector145~2  from: datac  to: combout " "Cell: Execute0\|Selector145~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945944 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|Selector4~2  from: datab  to: combout " "Cell: Execute0\|Selector4~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945944 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|Selector4~3  from: datab  to: combout " "Cell: Execute0\|Selector4~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945944 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|WideOr14~0  from: datad  to: combout " "Cell: Execute0\|WideOr14~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945944 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1429637945944 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1429637945954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.881 " "Worst-case setup slack is -4.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.881      -970.829 pll0\|altpll_component\|pll\|clk\[0\]  " "   -4.881      -970.829 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.643        -2.516 Decode:Decode0\|O_Opcode\[0\]  " "   -0.643        -2.516 Decode:Decode0\|O_Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.329        -1.927 Fetch:Fetch0\|O_IR\[24\]  " "   -0.329        -1.927 Fetch:Fetch0\|O_IR\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364         0.000 Decode:Decode0\|O_CCValue\[0\]  " "    0.364         0.000 Decode:Decode0\|O_CCValue\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582         0.000 Memory:Memory0\|O_MEM_Valid  " "    0.582         0.000 Memory:Memory0\|O_MEM_Valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429637945959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.566 " "Worst-case hold slack is -2.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.566      -134.013 Decode:Decode0\|O_Opcode\[0\]  " "   -2.566      -134.013 Decode:Decode0\|O_Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.363       -28.646 Decode:Decode0\|O_CCValue\[0\]  " "   -2.363       -28.646 Decode:Decode0\|O_CCValue\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.360       -81.605 Fetch:Fetch0\|O_IR\[24\]  " "   -2.360       -81.605 Fetch:Fetch0\|O_IR\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.010       -39.166 Memory:Memory0\|O_MEM_Valid  " "   -2.010       -39.166 Memory:Memory0\|O_MEM_Valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429637945973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1429637945978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1429637945983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.428 " "Worst-case minimum pulse width slack is 0.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428         0.000 Decode:Decode0\|O_Opcode\[0\]  " "    0.428         0.000 Decode:Decode0\|O_Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448         0.000 Fetch:Fetch0\|O_IR\[24\]  " "    0.448         0.000 Fetch:Fetch0\|O_IR\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Decode:Decode0\|O_CCValue\[0\]  " "    0.500         0.000 Decode:Decode0\|O_CCValue\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Memory:Memory0\|O_MEM_Valid  " "    0.500         0.000 Memory:Memory0\|O_MEM_Valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.714         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "   17.714         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27\[0\]  " "   18.518         0.000 CLOCK_27\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429637945989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429637945989 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1429637946257 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1429637946308 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1429637946309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429637946443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 13:39:06 2015 " "Processing ended: Tue Apr 21 13:39:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429637946443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429637946443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429637946443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429637946443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429637947569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429637947569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 13:39:07 2015 " "Processing started: Tue Apr 21 13:39:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429637947569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429637947569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lg_highlevel -c lg_highlevel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lg_highlevel -c lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429637947569 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "lg_highlevel.vo\", \"lg_highlevel_fast.vo lg_highlevel_v.sdo lg_highlevel_v_fast.sdo E:/CPSC/3220/git/3220/project8/gpu_frame_restored/simulation/modelsim/ simulation " "Generated files \"lg_highlevel.vo\", \"lg_highlevel_fast.vo\", \"lg_highlevel_v.sdo\" and \"lg_highlevel_v_fast.sdo\" in directory \"E:/CPSC/3220/git/3220/project8/gpu_frame_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1429637948625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429637948693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 13:39:08 2015 " "Processing ended: Tue Apr 21 13:39:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429637948693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429637948693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429637948693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429637948693 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 539 s " "Quartus II Full Compilation was successful. 0 errors, 539 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429637949311 ""}
