{
	"cts__timing__setup__tns__pre_repair": -3.58661,
	"cts__timing__setup__ws__pre_repair": -0.791819,
	"cts__clock__skew__setup__pre_repair": 0.0909088,
	"cts__clock__skew__hold__pre_repair": 0.0909088,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.513851,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.907194,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 13,
	"cts__timing__drv__hold_violation_count__pre_repair": 65,
	"cts__power__internal__total__pre_repair": 8.3874,
	"cts__power__switching__total__pre_repair": 3.65856,
	"cts__power__leakage__total__pre_repair": 1.24638e-05,
	"cts__power__total__pre_repair": 12.046,
	"cts__design__io__pre_repair": 47,
	"cts__design__die__area__pre_repair": 4.70439e+06,
	"cts__design__core__area__pre_repair": 4.68462e+06,
	"cts__design__instance__count__pre_repair": 51227,
	"cts__design__instance__area__pre_repair": 2.18591e+06,
	"cts__design__instance__count__stdcell__pre_repair": 51227,
	"cts__design__instance__area__stdcell__pre_repair": 2.18591e+06,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.466615,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.466615,
	"cts__timing__setup__tns__post_repair": -3.58661,
	"cts__timing__setup__ws__post_repair": -0.791819,
	"cts__clock__skew__setup__post_repair": 0.0909088,
	"cts__clock__skew__hold__post_repair": 0.0909088,
	"cts__timing__drv__max_slew_limit__post_repair": 0.513851,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.907194,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 13,
	"cts__timing__drv__hold_violation_count__post_repair": 65,
	"cts__power__internal__total__post_repair": 8.3874,
	"cts__power__switching__total__post_repair": 3.65856,
	"cts__power__leakage__total__post_repair": 1.24638e-05,
	"cts__power__total__post_repair": 12.046,
	"cts__design__io__post_repair": 47,
	"cts__design__die__area__post_repair": 4.70439e+06,
	"cts__design__core__area__post_repair": 4.68462e+06,
	"cts__design__instance__count__post_repair": 51227,
	"cts__design__instance__area__post_repair": 2.18591e+06,
	"cts__design__instance__count__stdcell__post_repair": 51227,
	"cts__design__instance__area__stdcell__post_repair": 2.18591e+06,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.466615,
	"cts__design__instance__utilization__stdcell__post_repair": 0.466615,
	"cts__design__instance__displacement__total": 3489.82,
	"cts__design__instance__displacement__mean": 0.068,
	"cts__design__instance__displacement__max": 16.8,
	"cts__route__wirelength__estimated": 2.31787e+06,
	"cts__design__instance__count__setup_buffer": 8,
	"cts__design__instance__count__hold_buffer": 1,
	"cts__design__instance__displacement__total": 96.6815,
	"cts__design__instance__displacement__mean": 0.0015,
	"cts__design__instance__displacement__max": 10.08,
	"cts__route__wirelength__estimated": 2.32187e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -0.240615,
	"cts__timing__setup__ws": -0.133658,
	"cts__clock__skew__setup": 0.09033,
	"cts__clock__skew__hold": 0.09033,
	"cts__timing__drv__max_slew_limit": 0.513146,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.907194,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 3,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 8.386,
	"cts__power__switching__total": 3.66131,
	"cts__power__leakage__total": 1.24665e-05,
	"cts__power__total": 12.0473,
	"cts__design__io": 47,
	"cts__design__die__area": 4.70439e+06,
	"cts__design__core__area": 4.68462e+06,
	"cts__design__instance__count": 51237,
	"cts__design__instance__area": 2.18638e+06,
	"cts__design__instance__count__stdcell": 51237,
	"cts__design__instance__area__stdcell": 2.18638e+06,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.466715,
	"cts__design__instance__utilization__stdcell": 0.466715
}