<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>fft_architecture</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rstn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rstn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RSTN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rstn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>fft_architecture</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_user_org_user_fft_data_path_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_user_org_user_control_unit_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2273206f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>fft_architecture</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_user_org_user_fft_data_path_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_user_org_user_control_unit_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2273206f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>testbench</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e3fa3ffe</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9465d594</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rstn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x0_re_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x0_im_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x1_re_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x1_im_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fft_ready_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x0_re_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x0_im_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x1_re_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x1_im_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x0_re_ram</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x0_im_ram</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x1_re_ram</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x1_im_ram</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>X0_re_bf</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>X0_im_bf</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>X1_re_bf</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>X1_im_bf</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>w_re</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>w_im</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_addr_x0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:ceil(spirit:log(2,spirit:decode(id(&apos;MODELPARAM_VALUE.N&apos;)))) - 1)">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_addr_x1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:ceil(spirit:log(2,spirit:decode(id(&apos;MODELPARAM_VALUE.N&apos;)))) - 1)">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_x0_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_x1_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>twiddle_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:ceil(spirit:log(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.N&apos;)) / 2))) - 1)">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>N</spirit:name>
        <spirit:displayName>N</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.N">1024</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/w_im_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/w_re_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/w_im_bram/w_im_bram.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_twiddle_im</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/w_re_bram/w_re_bram.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_twiddle_re</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fft_data_path/fft_data_path.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_data_path/fft_data_path</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fft_control_unit/fft_control_unit.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_control_unit</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fft_architecture.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b557b816</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../matlab/twiddle_factors/w_re_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../matlab/twiddle_factors/w_im_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/fft_architecture/fft_architecture.srcs/sources_1/ip/fft_control_unit/fft_control_unit.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/fft_architecture/fft_architecture.srcs/sources_1/ip/w_re_bram/w_re_bram.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/fft_architecture/fft_architecture.srcs/sources_1/ip/w_im_bram/w_im_bram.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/fft_architecture/fft_architecture.srcs/sources_1/ip/fft_data_path_1/fft_data_path.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_data_path</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/fft_architecture/fft_architecture.srcs/sources_1/new/fft_architecture.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b557b816</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_user_org_user_fft_data_path_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="user.org" xilinx:library="user" xilinx:name="fft_data_path" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_user_org_user_control_unit_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="user.org" xilinx:library="user" xilinx:name="control_unit" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/w_im_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/w_re_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/w_im_bram/w_im_bram.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_twiddle_im</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/w_re_bram/w_re_bram.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_twiddle_re</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fft_data_path/fft_data_path.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_data_path/fft_data_path</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fft_control_unit/fft_control_unit.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_control_unit</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fft_architecture.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../matlab/twiddle_factors/w_re_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../matlab/twiddle_factors/w_im_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/fft_architecture/fft_architecture.srcs/sources_1/ip/fft_control_unit/fft_control_unit.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/fft_architecture/fft_architecture.srcs/sources_1/ip/w_re_bram/w_re_bram.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/fft_architecture/fft_architecture.srcs/sources_1/ip/w_im_bram/w_im_bram.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/fft_architecture/fft_architecture.srcs/sources_1/ip/fft_data_path_1/fft_data_path.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_data_path</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/fft_architecture/fft_architecture.srcs/sources_1/new/fft_architecture.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_user_org_user_fft_data_path_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="user.org" xilinx:library="user" xilinx:name="fft_data_path" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_user_org_user_control_unit_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="user.org" xilinx:library="user" xilinx:name="control_unit" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/testbench.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/testbench_func_synth.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/fft_architecture/sim/testbench.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/fft_architecture/testbench_func_synth.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/fft_architecture_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9465d594</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>fft_architecture_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>N</spirit:name>
      <spirit:displayName>N</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.N">1024</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">fft_architecture_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>fft_architecture_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-11-10T00:59:11Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@552a328d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e689d99_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23c3062e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f6e9565_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b8ba51b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cdd3af9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@141289d1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cce8f2d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f1fd9e3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e3704a7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@484f2e17_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36127027_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3864dc5a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fc03070_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8be708a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@421ac1b7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@306a0267_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f20b6a4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@557a71d3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@385a704_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@289c6fa6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37689e9f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fab9d48_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50cbff7d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37664a7a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70598228_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6799619c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@370d44e3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c274b56_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77f09f91_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6267286d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5682ee4f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11bd92cb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13a38e2d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52096345_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e11ef53_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e051721_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@342fc746_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@82aa5bf_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c609a08_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73616c29_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51eb7b45_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d215ef1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62103def_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26d57d04_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48254f64_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16584f7d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35d3cb9d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@468f1049_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@657cdb37_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3303ce32_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76365f10_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e0cb668_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@429f72d7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2efb3086_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7558f2a0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d32ec6c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62f05489_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a4be24_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36597039_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b9effc8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52e69942_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5af805f2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b40ed8f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@725c3b17_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fdcbb00_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4af082b9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f9861ca_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11231a12_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3442ece8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b88bc1e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72faaa28_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5923eb5c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51d3df3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23d26856_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11e3645e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@419048d4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32a650d0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41d62aa7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@781908e1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@656806d2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70395ae3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b3aa089_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15804429_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5094dbc8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c48296_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b65853c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6083f96c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12c0e27a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f2d8a8a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@343266c1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f5a28d4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3becb4ba_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@215983f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@633530ec_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7951526c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69f5f9be_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5825a152_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2eb38b44_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/fft_architecture</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="dbc0055f"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f329291b"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="8c0a526d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="d842010d"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ad8d1a71"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
