{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.459459",
   "Default View_TopLeft":"-673,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4_sdram_c0 -pg 1 -lvl 4 -x 1280 -y 730 -defaultsOSRD
preplace port port-id_HBM_REF_CLK_0 -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port port-id_HBM_00_ARESET_N -pg 1 -lvl 0 -x 0 -y 860 -defaultsOSRD
preplace port port-id_APB_0_PWRITE -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_APB_0_PCLK -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port port-id_APB_0_PRESET_N -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port port-id_APB_0_PENABLE -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port port-id_APB_0_PSEL -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_HBM_00_start_write -pg 1 -lvl 0 -x 0 -y 910 -defaultsOSRD
preplace port port-id_HBM_00_start_read -pg 1 -lvl 0 -x 0 -y 930 -defaultsOSRD
preplace port port-id_HBM_00_write_ready -pg 1 -lvl 0 -x 0 -y 1050 -defaultsOSRD
preplace port port-id_HBM_00_read_ready -pg 1 -lvl 4 -x 1280 -y 1000 -defaultsOSRD
preplace port port-id_HBM_00_write_resp -pg 1 -lvl 4 -x 1280 -y 980 -defaultsOSRD
preplace port port-id_HBM_00_end_read -pg 1 -lvl 4 -x 1280 -y 940 -defaultsOSRD
preplace port port-id_c0_ddr4_aresetn -pg 1 -lvl 0 -x 0 -y 800 -defaultsOSRD
preplace port port-id_sys_rst -pg 1 -lvl 0 -x 0 -y 820 -defaultsOSRD
preplace port port-id_c0_sys_clk_i -pg 1 -lvl 0 -x 0 -y 840 -defaultsOSRD
preplace port port-id_c0_ddr4_ui_clk_sync_rst -pg 1 -lvl 4 -x 1280 -y 830 -defaultsOSRD
preplace port port-id_DDR_00_start_write -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port port-id_DDR_00_start_read -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port port-id_DDR_00_write_ready -pg 1 -lvl 0 -x 0 -y 650 -defaultsOSRD
preplace port port-id_DDR_00_write_resp -pg 1 -lvl 4 -x 1280 -y 510 -defaultsOSRD
preplace port port-id_DDR_00_read_ready -pg 1 -lvl 4 -x 1280 -y 530 -defaultsOSRD
preplace port port-id_DDR_00_end_read -pg 1 -lvl 4 -x 1280 -y 470 -defaultsOSRD
preplace port port-id_c0_ddr4_ui_clk -pg 1 -lvl 4 -x 1280 -y 810 -defaultsOSRD
preplace port port-id_DDR_00_write_last -pg 1 -lvl 4 -x 1280 -y 550 -defaultsOSRD
preplace port port-id_HBM_00_write_last -pg 1 -lvl 4 -x 1280 -y 1020 -defaultsOSRD
preplace portBus HBM_00_WDATA_PARITY -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace portBus APB_0_PADDR -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace portBus APB_0_PWDATA -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace portBus HBM_00_wburst -pg 1 -lvl 0 -x 0 -y 970 -defaultsOSRD
preplace portBus HBM_00_rburst -pg 1 -lvl 0 -x 0 -y 1010 -defaultsOSRD
preplace portBus HBM_00_write_addr -pg 1 -lvl 0 -x 0 -y 950 -defaultsOSRD
preplace portBus HBM_00_read_addr -pg 1 -lvl 0 -x 0 -y 990 -defaultsOSRD
preplace portBus HBM_00_end_write -pg 1 -lvl 4 -x 1280 -y 920 -defaultsOSRD
preplace portBus HBM_00_write_data -pg 1 -lvl 0 -x 0 -y 1030 -defaultsOSRD
preplace portBus HBM_00_read_data -pg 1 -lvl 4 -x 1280 -y 960 -defaultsOSRD
preplace portBus DDR_00_write_addr -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace portBus DDR_00_read_addr -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace portBus DDR_00_rburst -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace portBus DDR_00_wburst -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace portBus DDR_00_end_write -pg 1 -lvl 4 -x 1280 -y 450 -defaultsOSRD
preplace portBus DDR_00_write_data -pg 1 -lvl 0 -x 0 -y 630 -defaultsOSRD
preplace portBus DDR_00_read_data -pg 1 -lvl 4 -x 1280 -y 490 -defaultsOSRD
preplace inst hbm_0 -pg 1 -lvl 3 -x 1030 -y 180 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 3 -x 1030 -y 790 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 2 -x 570 -y 510 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 2 -x 570 -y 740 -defaultsOSRD
preplace inst HBM_00_AXI_Engine -pg 1 -lvl 1 -x 200 -y 960 -defaultsOSRD
preplace inst DDR_00_AXI_Engine -pg 1 -lvl 3 -x 1030 -y 490 -defaultsOSRD
preplace netloc APB_0_PADDR_1 1 0 3 NJ 100 NJ 100 NJ
preplace netloc APB_0_PCLK_1 1 0 3 NJ 280 NJ 280 NJ
preplace netloc APB_0_PENABLE_1 1 0 3 NJ 120 NJ 120 NJ
preplace netloc APB_0_PRESET_N_1 1 0 3 NJ 300 NJ 300 NJ
preplace netloc APB_0_PSEL_1 1 0 3 NJ 140 NJ 140 NJ
preplace netloc APB_0_PWDATA_1 1 0 3 NJ 160 NJ 160 NJ
preplace netloc APB_0_PWRITE_1 1 0 3 NJ 180 NJ 180 NJ
preplace netloc AXI_00_ARESET_N_1 1 0 3 30 790 380 330 800
preplace netloc AXI_00_WDATA_PARITY_1 1 0 3 NJ 260 NJ 260 NJ
preplace netloc AXI_Engine_0_end_rd 1 1 3 NJ 940 NJ 940 NJ
preplace netloc AXI_Engine_0_end_wr 1 1 3 NJ 920 NJ 920 NJ
preplace netloc AXI_Engine_0_read_data 1 1 3 NJ 960 NJ 960 NJ
preplace netloc AXI_Engine_0_read_ready 1 1 3 NJ 1000 NJ 1000 NJ
preplace netloc AXI_Engine_0_write_resp 1 1 3 NJ 980 NJ 980 NJ
preplace netloc DDR_00_AXI_Engine_end_rd 1 3 1 NJ 470
preplace netloc DDR_00_AXI_Engine_end_wr 1 3 1 NJ 450
preplace netloc DDR_00_AXI_Engine_read_data 1 3 1 NJ 490
preplace netloc DDR_00_AXI_Engine_read_ready 1 3 1 NJ 530
preplace netloc DDR_00_AXI_Engine_write_resp 1 3 1 NJ 510
preplace netloc DDR_00_rburst_1 1 0 3 NJ 420 420J 390 730J
preplace netloc DDR_00_read_addr_1 1 0 3 NJ 400 370J 380 740J
preplace netloc DDR_00_start_read_1 1 0 3 NJ 340 410J 350 780J
preplace netloc DDR_00_start_write_1 1 0 3 NJ 320 420J 340 790J
preplace netloc DDR_00_wburst_1 1 0 3 NJ 380 360J 370 760J
preplace netloc DDR_00_write_addr_1 1 0 3 NJ 360 NJ 360 770J
preplace netloc DDR_00_write_data_1 1 0 3 NJ 630 NJ 630 780J
preplace netloc DDR_00_write_ready_1 1 0 3 NJ 650 400J 640 800J
preplace netloc HBM_00_rburst_1 1 0 1 NJ 1010
preplace netloc HBM_00_read_addr_1 1 0 1 NJ 990
preplace netloc HBM_00_start_read_1 1 0 1 NJ 930
preplace netloc HBM_00_start_write_1 1 0 1 NJ 910
preplace netloc HBM_00_wburst_1 1 0 1 NJ 970
preplace netloc HBM_00_write_addr_1 1 0 1 NJ 950
preplace netloc HBM_00_write_data_1 1 0 1 NJ 1030
preplace netloc HBM_00_write_ready_1 1 0 1 NJ 1050
preplace netloc HBM_REF_CLK_0_1 1 0 3 NJ 200 NJ 200 NJ
preplace netloc c0_ddr4_aresetn_1 1 0 3 NJ 800 370J 840 770J
preplace netloc c0_sys_clk_i_1 1 0 3 20 780 410 830 750
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 1 3 420 910 NJ 910 1260
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 3 1 NJ 830
preplace netloc sys_rst_1 1 0 3 40J 810 360J 850 790J
preplace netloc DDR_00_AXI_Engine_write_last 1 3 1 NJ 550
preplace netloc HBM_00_AXI_Engine_write_last 1 1 3 NJ 1020 NJ 1020 NJ
preplace netloc DDR_00_AXI_Engine_m_axi 1 1 3 420 650 NJ 650 1260
preplace netloc HBM_00_AXI_Engine_m_axi 1 1 1 390 450n
preplace netloc axi_mem_intercon_M00_AXI 1 2 1 720 60n
preplace netloc axi_smc_M00_AXI 1 2 1 720 730n
preplace netloc axi_smc_M01_AXI 1 2 1 N 750
preplace netloc ddr4_0_C0_DDR4 1 3 1 NJ 730
levelinfo -pg 1 0 200 570 1030 1280
pagesize -pg 1 -db -bbox -sgen -270 0 1520 1110
"
}
{
   "da_axi4_cnt":"6",
   "da_board_cnt":"8",
   "da_clkrst_cnt":"5"
}
