
# Basic Gates Schematic to Layout in 90nm

This repository Contains the Basic gates such as Not, Nand, Nor, Xor, Xnor, And & OR gates from schematic to layout generation using cadence virtuoso.

## Inverter

This is a Symmetric inverter where the Pmos and Nmos sizes are calculated.\
Pmos: \
W = 415n \
L = 100n

Nmos: \
W = 120n \
L = 100n 

### Schematic
![Screenshot 2025-01-20 001257](https://github.com/user-attachments/assets/068304d3-b323-4ab5-9225-7ab8c5766a15)

### Symbol
![Screenshot 2025-01-20 001325](https://github.com/user-attachments/assets/c2850920-df54-4425-a721-743e9af6312d)

### TestBench
![Screenshot 2025-01-20 001414](https://github.com/user-attachments/assets/bd402038-81c9-469e-bd66-5b7bc9a108c5)

### Layout
![Screenshot 2025-01-20 002117](https://github.com/user-attachments/assets/745c6253-f48f-48ff-98c2-cee7c20c69ab)

### DRC check
![Screenshot 2025-01-13 220416](https://github.com/user-attachments/assets/0f828849-3905-40cd-bba6-1912c3aafe58)

### LVS check
![Screenshot 2025-01-13 220619](https://github.com/user-attachments/assets/471da88d-33cd-4f3f-a5f5-1240219d642b)

### RC Extraction
![Screenshot 2025-01-13 220835](https://github.com/user-attachments/assets/f023c532-d13f-4a95-a692-9921ac263a6e)

![Screenshot 2025-01-20 002203](https://github.com/user-attachments/assets/b58e74fa-24d3-49e2-8be4-c790a5f67df8)

### Layout Vs Schematic

#### Dc Analysis
![Screenshot 2025-01-13 222753](https://github.com/user-attachments/assets/aeca650e-0d24-4629-ae08-f7fe807db62c)

### Transient Analysis
![Screenshot 2025-01-13 225003](https://github.com/user-attachments/assets/dd137174-0df3-48c8-9137-5d782093b88c)


Delay b/w Schmatic and Layout = 4.17852 ps
![Screenshot 2025-01-13 230025](https://github.com/user-attachments/assets/4b078536-0bd0-4948-9c0a-65286950b6e1)

## NAND

This is a Symmetric Nand where the Pmos and Nmos sizes are calculated.\
Pmos: \
W = 120n \
L = 100n

Nmos: \
W = 165n \
L = 100n 

### Schematic
![Screenshot 2025-01-18 193622](https://github.com/user-attachments/assets/84ece7b3-ceb0-45ad-a106-a9cf0ffd1695)

### Symbol
![Screenshot 2025-01-21 005501](https://github.com/user-attachments/assets/57ac037f-a349-466c-be71-57b420fff176)

### TestBench
![Screenshot 2025-01-21 005625](https://github.com/user-attachments/assets/c4a9c52c-3096-46a4-b13a-e0a670533b10)

### Layout
![Screenshot 2025-01-21 005202](https://github.com/user-attachments/assets/943b0531-6d31-405d-90b9-6293926c025d)

### DRC check
![Screenshot 2025-01-18 193255](https://github.com/user-attachments/assets/8d2e23d4-611a-4650-a728-f6821115c77f)

### LVS check
![Screenshot 2025-01-18 193504](https://github.com/user-attachments/assets/08bae571-571e-45a0-8cff-72255bcd5637)

![Screenshot 2025-01-18 193543](https://github.com/user-attachments/assets/8b2dcdba-ae59-4168-92a7-daf3cc1beb43)

### RC Extraction
![Screenshot 2025-01-18 193828](https://github.com/user-attachments/assets/59a1605a-4ae3-4c55-a7af-2162055c9933)
![Screenshot 2025-01-21 004844](https://github.com/user-attachments/assets/0b5e11e1-402c-4c74-91cb-78e1235de40f)

### Layout Vs Schematic

#### Dc Analysis
![Screenshot 2025-01-21 003828](https://github.com/user-attachments/assets/eb579c96-3259-4a65-92d7-3f68315b253b)

### Transient Analysis
![Screenshot 2025-01-21 004451](https://github.com/user-attachments/assets/40355bc2-0409-46de-8a10-004ee92b2a27)

![Screenshot 2025-01-21 004646](https://github.com/user-attachments/assets/220755e5-eac5-4fef-b14d-e3b939442416)

Delay b/w Schmatic and Layout = 5.3173 ps
