Running in Lattice mode


Starting:    C:\lscc\diamond\3.9_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.9_x64\synpbase
Hostname:    IVAN-PC
Date:        Sun Jan 14 00:08:53 2018
Version:     L-2016.09L

Arguments:   -product synplify_pro -batch LV6_impl1_synplify.tcl
ProductType: synplify_pro





Technology initialized from device list to: LATTICE-XP

log file: "D:\Ivan\Faks\1. Semestar\DigLog\LV6\impl1\LV6_impl1.srr"

Running: hdl_info_gen in foreground



Generating HDL info...


hdl_info_gen completed
# Sun Jan 14 00:08:53 2018

Return Code: 0
Run Time:00h:00m:00s

log file: "D:\Ivan\Faks\1. Semestar\DigLog\LV6\impl1\LV6_impl1.srr"

Running: impl1 in foreground



Running proj_1|impl1


Running: compile (Compile) on proj_1|impl1
# Sun Jan 14 00:08:54 2018


Running: compile_flow (Compile Process) on proj_1|impl1
# Sun Jan 14 00:08:54 2018


Running: compiler (Compile Input) on proj_1|impl1
# Sun Jan 14 00:08:54 2018

Copied D:\Ivan\Faks\1. Semestar\DigLog\LV6\impl1\synwork\LV6_impl1_comp.srs to D:\Ivan\Faks\1. Semestar\DigLog\LV6\impl1\LV6_impl1.srs


compiler completed
# Sun Jan 14 00:08:56 2018

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Sun Jan 14 00:08:56 2018


multi_srs_gen completed
# Sun Jan 14 00:08:56 2018

Return Code: 0
Run Time:00h:00m:00s

Copied D:\Ivan\Faks\1. Semestar\DigLog\LV6\impl1\synwork\LV6_impl1_mult.srs to D:\Ivan\Faks\1. Semestar\DigLog\LV6\impl1\LV6_impl1.srs

Copied D:\Ivan\Faks\1. Semestar\DigLog\LV6\impl1\LV6_impl1.srr to D:\Ivan\Faks\1. Semestar\DigLog\LV6\impl1\LV6_impl1.srf

Complete: Compile Process on proj_1|impl1


Running: premap (Pre-mapping) on proj_1|impl1
# Sun Jan 14 00:08:56 2018


premap completed with warnings
# Sun Jan 14 00:08:57 2018

Return Code: 1
Run Time:00h:00m:01s

Complete: Compile on proj_1|impl1


Running: map (Map) on proj_1|impl1
# Sun Jan 14 00:08:57 2018

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Sun Jan 14 00:08:57 2018

Copied D:\Ivan\Faks\1. Semestar\DigLog\LV6\impl1\synwork\LV6_impl1_m.srm to D:\Ivan\Faks\1. Semestar\DigLog\LV6\impl1\LV6_impl1.srm


fpga_mapper completed with warnings
# Sun Jan 14 00:08:59 2018

Return Code: 1
Run Time:00h:00m:02s

Complete: Map on proj_1|impl1

Copied D:\Ivan\Faks\1. Semestar\DigLog\LV6\impl1\LV6_impl1.srr to D:\Ivan\Faks\1. Semestar\DigLog\LV6\impl1\LV6_impl1.srf

Complete: Logic Synthesis on proj_1|impl1

TCL script complete: "LV6_impl1_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
D:\Ivan\Faks\1. Semestar\DigLog\LV6\impl1\proj_1.prj

batch mode default:no

