<stg><name>pointwise_conv2d_fix.4</name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="4" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="8" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="9" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4.preheader.critedge:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader.critedge:1  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader4:0  %out_h_0 = phi i5 [ 0, %.preheader4.preheader.critedge ], [ %out_h, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:1  %icmp_ln19 = icmp eq i5 %out_h_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:3  %out_h = add i5 %out_h_0, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln19, label %4, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:0  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1  %zext_ln27 = zext i10 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %shl_ln27_7 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln27_7"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader:3  %zext_ln27_1 = zext i7 %shl_ln27_7 to i11

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:4  %sub_ln27 = sub i11 %zext_ln27, %zext_ln27_1

]]></Node>
<StgValue><ssdm name="sub_ln27"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %out_w_0 = phi i5 [ %out_w, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w_0"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %icmp_ln20 = icmp eq i5 %out_w_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %out_w = add i5 %out_w_0, 1

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln20, label %.preheader4.loopexit, label %0

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="5">
<![CDATA[
:0  %zext_ln22 = zext i5 %out_w_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln27 = add i11 %sub_ln27, %zext_ln22

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="11">
<![CDATA[
:2  %sext_ln27 = sext i11 %add_ln27 to i15

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="23" op_0_bw="23" op_1_bw="0" op_2_bw="23" op_3_bw="0">
<![CDATA[
:0  %buffer_0 = phi i23 [ -10739, %0 ], [ %buffer, %2 ]

]]></Node>
<StgValue><ssdm name="buffer_0"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %in_d_0 = phi i5 [ 0, %0 ], [ %in_d, %2 ]

]]></Node>
<StgValue><ssdm name="in_d_0"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:2  %phi_mul = phi i14 [ 0, %0 ], [ %add_ln27_2, %2 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="14">
<![CDATA[
:3  %zext_ln22_1 = zext i14 %phi_mul to i15

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %icmp_ln22 = icmp eq i5 %in_d_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %in_d = add i5 %in_d_0, 1

]]></Node>
<StgValue><ssdm name="in_d"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln22, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %add_ln27_2 = add i14 784, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln27_2"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln27_1 = add i15 %zext_ln22_1, %sext_ln27

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="5">
<![CDATA[
:7  %trunc_ln27 = trunc i5 %in_d_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %buffer_0, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="23">
<![CDATA[
:1  %trunc_ln31 = trunc i23 %buffer_0 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %xor_ln31 = xor i1 %tmp_1, true

]]></Node>
<StgValue><ssdm name="xor_ln31"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3  %select_ln31 = select i1 %xor_ln31, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln31"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %and_ln32 = and i16 %select_ln31, %trunc_ln31

]]></Node>
<StgValue><ssdm name="and_ln32"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="15">
<![CDATA[
:2  %sext_ln27_2 = sext i15 %add_ln27_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln27_2"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln27_2 = zext i32 %sext_ln27_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
:8  %tmp = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 -6502, i16 -16381, i16 7191, i16 -1764, i16 3434, i16 -2964, i16 -36, i16 -478, i16 748, i16 7038, i16 7886, i16 3798, i16 -11586, i16 5575, i16 -7347, i16 -9605, i4 %trunc_ln27)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="16">
<![CDATA[
:6  %sext_ln27_1 = sext i16 %input_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln27_1"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="16">
<![CDATA[
:9  %sext_ln27_3 = sext i16 %tmp to i32

]]></Node>
<StgValue><ssdm name="sext_ln27_3"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %mul_ln27 = mul nsw i32 %sext_ln27_1, %sext_ln27_3

]]></Node>
<StgValue><ssdm name="mul_ln27"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %trunc_ln27_2 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln27, i32 14, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln27_2"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="23" op_0_bw="18">
<![CDATA[
:12  %sext_ln27_4 = sext i18 %trunc_ln27_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln27_4"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:13  %buffer = add i23 %buffer_0, %sext_ln27_4

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %1

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="11">
<![CDATA[
:5  %sext_ln32 = sext i11 %add_ln27 to i32

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
:6  %zext_ln32 = zext i32 %sext_ln32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:8  store i16 %and_ln32, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="82" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="85" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="84" toId="10">
</dataflow>
<dataflow id="87" from="StgValue_86" to="empty" fromId="86" toId="10">
</dataflow>
<dataflow id="88" from="StgValue_86" to="empty" fromId="86" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_86" to="empty" fromId="86" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_90" to="out_h_0" fromId="90" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="92" from="br_ln19" to="out_h_0" fromId="11" toId="12">
</dataflow>
<dataflow id="93" from="out_h" to="out_h_0" fromId="15" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="94" from="br_ln0" to="out_h_0" fromId="34" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="95" from="out_h_0" to="icmp_ln19" fromId="12" toId="13">
</dataflow>
<dataflow id="97" from="StgValue_96" to="icmp_ln19" fromId="96" toId="13">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopTripCount" to="empty_18" fromId="84" toId="14">
</dataflow>
<dataflow id="100" from="StgValue_99" to="empty_18" fromId="99" toId="14">
</dataflow>
<dataflow id="101" from="StgValue_99" to="empty_18" fromId="99" toId="14">
</dataflow>
<dataflow id="102" from="StgValue_99" to="empty_18" fromId="99" toId="14">
</dataflow>
<dataflow id="103" from="out_h_0" to="out_h" fromId="12" toId="15">
</dataflow>
<dataflow id="105" from="StgValue_104" to="out_h" fromId="104" toId="15">
</dataflow>
<dataflow id="106" from="icmp_ln19" to="br_ln19" fromId="13" toId="16">
</dataflow>
<dataflow id="108" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="shl_ln" fromId="107" toId="17">
</dataflow>
<dataflow id="109" from="out_h_0" to="shl_ln" fromId="12" toId="17">
</dataflow>
<dataflow id="110" from="StgValue_90" to="shl_ln" fromId="90" toId="17">
</dataflow>
<dataflow id="111" from="shl_ln" to="zext_ln27" fromId="17" toId="18">
</dataflow>
<dataflow id="113" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="shl_ln27_7" fromId="112" toId="19">
</dataflow>
<dataflow id="114" from="out_h_0" to="shl_ln27_7" fromId="12" toId="19">
</dataflow>
<dataflow id="116" from="StgValue_115" to="shl_ln27_7" fromId="115" toId="19">
</dataflow>
<dataflow id="117" from="shl_ln27_7" to="zext_ln27_1" fromId="19" toId="20">
</dataflow>
<dataflow id="118" from="zext_ln27" to="sub_ln27" fromId="18" toId="21">
</dataflow>
<dataflow id="119" from="zext_ln27_1" to="sub_ln27" fromId="20" toId="21">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecLoopTripCount" to="empty_21" fromId="84" toId="23">
</dataflow>
<dataflow id="121" from="StgValue_86" to="empty_21" fromId="86" toId="23">
</dataflow>
<dataflow id="122" from="StgValue_86" to="empty_21" fromId="86" toId="23">
</dataflow>
<dataflow id="123" from="StgValue_86" to="empty_21" fromId="86" toId="23">
</dataflow>
<dataflow id="124" from="out_w" to="out_w_0" fromId="28" toId="25">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="125" from="br_ln20" to="out_w_0" fromId="68" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="126" from="StgValue_90" to="out_w_0" fromId="90" toId="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="127" from="br_ln20" to="out_w_0" fromId="22" toId="25">
</dataflow>
<dataflow id="128" from="out_w_0" to="icmp_ln20" fromId="25" toId="26">
</dataflow>
<dataflow id="129" from="StgValue_96" to="icmp_ln20" fromId="96" toId="26">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="84" toId="27">
</dataflow>
<dataflow id="131" from="StgValue_99" to="empty_19" fromId="99" toId="27">
</dataflow>
<dataflow id="132" from="StgValue_99" to="empty_19" fromId="99" toId="27">
</dataflow>
<dataflow id="133" from="StgValue_99" to="empty_19" fromId="99" toId="27">
</dataflow>
<dataflow id="134" from="out_w_0" to="out_w" fromId="25" toId="28">
</dataflow>
<dataflow id="135" from="StgValue_104" to="out_w" fromId="104" toId="28">
</dataflow>
<dataflow id="136" from="icmp_ln20" to="br_ln20" fromId="26" toId="29">
</dataflow>
<dataflow id="137" from="out_w_0" to="zext_ln22" fromId="25" toId="30">
</dataflow>
<dataflow id="138" from="sub_ln27" to="add_ln27" fromId="21" toId="31">
</dataflow>
<dataflow id="139" from="zext_ln22" to="add_ln27" fromId="30" toId="31">
</dataflow>
<dataflow id="140" from="add_ln27" to="sext_ln27" fromId="31" toId="32">
</dataflow>
<dataflow id="142" from="StgValue_141" to="buffer_0" fromId="141" toId="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="143" from="br_ln22" to="buffer_0" fromId="33" toId="35">
</dataflow>
<dataflow id="144" from="buffer" to="buffer_0" fromId="62" toId="35">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="145" from="br_ln22" to="buffer_0" fromId="63" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="146" from="StgValue_90" to="in_d_0" fromId="90" toId="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="147" from="br_ln22" to="in_d_0" fromId="33" toId="36">
</dataflow>
<dataflow id="148" from="in_d" to="in_d_0" fromId="41" toId="36">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="149" from="br_ln22" to="in_d_0" fromId="63" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="151" from="StgValue_150" to="phi_mul" fromId="150" toId="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="152" from="br_ln22" to="phi_mul" fromId="33" toId="37">
</dataflow>
<dataflow id="153" from="add_ln27_2" to="phi_mul" fromId="43" toId="37">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="br_ln22" to="phi_mul" fromId="63" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="155" from="phi_mul" to="zext_ln22_1" fromId="37" toId="38">
</dataflow>
<dataflow id="156" from="in_d_0" to="icmp_ln22" fromId="36" toId="39">
</dataflow>
<dataflow id="158" from="StgValue_157" to="icmp_ln22" fromId="157" toId="39">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecLoopTripCount" to="empty_20" fromId="84" toId="40">
</dataflow>
<dataflow id="161" from="StgValue_160" to="empty_20" fromId="160" toId="40">
</dataflow>
<dataflow id="162" from="StgValue_160" to="empty_20" fromId="160" toId="40">
</dataflow>
<dataflow id="163" from="StgValue_160" to="empty_20" fromId="160" toId="40">
</dataflow>
<dataflow id="164" from="in_d_0" to="in_d" fromId="36" toId="41">
</dataflow>
<dataflow id="165" from="StgValue_104" to="in_d" fromId="104" toId="41">
</dataflow>
<dataflow id="166" from="icmp_ln22" to="br_ln22" fromId="39" toId="42">
</dataflow>
<dataflow id="168" from="StgValue_167" to="add_ln27_2" fromId="167" toId="43">
</dataflow>
<dataflow id="169" from="phi_mul" to="add_ln27_2" fromId="37" toId="43">
</dataflow>
<dataflow id="170" from="zext_ln22_1" to="add_ln27_1" fromId="38" toId="44">
</dataflow>
<dataflow id="171" from="sext_ln27" to="add_ln27_1" fromId="32" toId="44">
</dataflow>
<dataflow id="172" from="in_d_0" to="trunc_ln27" fromId="36" toId="45">
</dataflow>
<dataflow id="174" from="_ssdm_op_BitSelect.i1.i23.i32" to="tmp_1" fromId="173" toId="46">
</dataflow>
<dataflow id="175" from="buffer_0" to="tmp_1" fromId="35" toId="46">
</dataflow>
<dataflow id="177" from="StgValue_176" to="tmp_1" fromId="176" toId="46">
</dataflow>
<dataflow id="178" from="buffer_0" to="trunc_ln31" fromId="35" toId="47">
</dataflow>
<dataflow id="179" from="tmp_1" to="xor_ln31" fromId="46" toId="48">
</dataflow>
<dataflow id="181" from="StgValue_180" to="xor_ln31" fromId="180" toId="48">
</dataflow>
<dataflow id="182" from="xor_ln31" to="select_ln31" fromId="48" toId="49">
</dataflow>
<dataflow id="184" from="StgValue_183" to="select_ln31" fromId="183" toId="49">
</dataflow>
<dataflow id="186" from="StgValue_185" to="select_ln31" fromId="185" toId="49">
</dataflow>
<dataflow id="187" from="select_ln31" to="and_ln32" fromId="49" toId="50">
</dataflow>
<dataflow id="188" from="trunc_ln31" to="and_ln32" fromId="47" toId="50">
</dataflow>
<dataflow id="189" from="add_ln27_1" to="sext_ln27_2" fromId="44" toId="51">
</dataflow>
<dataflow id="190" from="sext_ln27_2" to="zext_ln27_2" fromId="51" toId="52">
</dataflow>
<dataflow id="191" from="input_r" to="input_addr" fromId="82" toId="53">
</dataflow>
<dataflow id="193" from="StgValue_192" to="input_addr" fromId="192" toId="53">
</dataflow>
<dataflow id="194" from="zext_ln27_2" to="input_addr" fromId="52" toId="53">
</dataflow>
<dataflow id="195" from="input_addr" to="input_load" fromId="53" toId="54">
</dataflow>
<dataflow id="196" from="input_addr" to="input_load" fromId="53" toId="55">
</dataflow>
<dataflow id="198" from="_ssdm_op_Mux.ap_auto.16i16.i4" to="tmp" fromId="197" toId="56">
</dataflow>
<dataflow id="200" from="StgValue_199" to="tmp" fromId="199" toId="56">
</dataflow>
<dataflow id="202" from="StgValue_201" to="tmp" fromId="201" toId="56">
</dataflow>
<dataflow id="204" from="StgValue_203" to="tmp" fromId="203" toId="56">
</dataflow>
<dataflow id="206" from="StgValue_205" to="tmp" fromId="205" toId="56">
</dataflow>
<dataflow id="208" from="StgValue_207" to="tmp" fromId="207" toId="56">
</dataflow>
<dataflow id="210" from="StgValue_209" to="tmp" fromId="209" toId="56">
</dataflow>
<dataflow id="212" from="StgValue_211" to="tmp" fromId="211" toId="56">
</dataflow>
<dataflow id="214" from="StgValue_213" to="tmp" fromId="213" toId="56">
</dataflow>
<dataflow id="216" from="StgValue_215" to="tmp" fromId="215" toId="56">
</dataflow>
<dataflow id="218" from="StgValue_217" to="tmp" fromId="217" toId="56">
</dataflow>
<dataflow id="220" from="StgValue_219" to="tmp" fromId="219" toId="56">
</dataflow>
<dataflow id="222" from="StgValue_221" to="tmp" fromId="221" toId="56">
</dataflow>
<dataflow id="224" from="StgValue_223" to="tmp" fromId="223" toId="56">
</dataflow>
<dataflow id="226" from="StgValue_225" to="tmp" fromId="225" toId="56">
</dataflow>
<dataflow id="228" from="StgValue_227" to="tmp" fromId="227" toId="56">
</dataflow>
<dataflow id="230" from="StgValue_229" to="tmp" fromId="229" toId="56">
</dataflow>
<dataflow id="231" from="trunc_ln27" to="tmp" fromId="45" toId="56">
</dataflow>
<dataflow id="232" from="input_load" to="sext_ln27_1" fromId="55" toId="57">
</dataflow>
<dataflow id="233" from="tmp" to="sext_ln27_3" fromId="56" toId="58">
</dataflow>
<dataflow id="234" from="sext_ln27_1" to="mul_ln27" fromId="57" toId="59">
</dataflow>
<dataflow id="235" from="sext_ln27_3" to="mul_ln27" fromId="58" toId="59">
</dataflow>
<dataflow id="237" from="_ssdm_op_PartSelect.i18.i32.i32.i32" to="trunc_ln27_2" fromId="236" toId="60">
</dataflow>
<dataflow id="238" from="mul_ln27" to="trunc_ln27_2" fromId="59" toId="60">
</dataflow>
<dataflow id="240" from="StgValue_239" to="trunc_ln27_2" fromId="239" toId="60">
</dataflow>
<dataflow id="242" from="StgValue_241" to="trunc_ln27_2" fromId="241" toId="60">
</dataflow>
<dataflow id="243" from="trunc_ln27_2" to="sext_ln27_4" fromId="60" toId="61">
</dataflow>
<dataflow id="244" from="buffer_0" to="buffer" fromId="35" toId="62">
</dataflow>
<dataflow id="245" from="sext_ln27_4" to="buffer" fromId="61" toId="62">
</dataflow>
<dataflow id="246" from="add_ln27" to="sext_ln32" fromId="31" toId="64">
</dataflow>
<dataflow id="247" from="sext_ln32" to="zext_ln32" fromId="64" toId="65">
</dataflow>
<dataflow id="248" from="output_r" to="output_addr" fromId="83" toId="66">
</dataflow>
<dataflow id="249" from="StgValue_192" to="output_addr" fromId="192" toId="66">
</dataflow>
<dataflow id="250" from="zext_ln32" to="output_addr" fromId="65" toId="66">
</dataflow>
<dataflow id="251" from="and_ln32" to="store_ln32" fromId="50" toId="67">
</dataflow>
<dataflow id="252" from="output_addr" to="store_ln32" fromId="66" toId="67">
</dataflow>
<dataflow id="253" from="icmp_ln19" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="254" from="icmp_ln20" to="StgValue_3" fromId="26" toId="3">
</dataflow>
<dataflow id="255" from="icmp_ln22" to="StgValue_4" fromId="39" toId="4">
</dataflow>
</dataflows>


</stg>
