per_cpu	,	F_5
ENOMEM	,	V_33
consume_one_event	,	F_39
find_first_bit	,	F_46
control_block	,	V_9
irq_info	,	V_24
cpu_queue	,	V_12
xen_vcpu_nr	,	F_8
MAX_EVENT_ARRAY_PAGES	,	V_21
array_page	,	V_22
clear_page	,	F_6
xchg	,	F_45
EVTCHN_FIFO_LINK_MASK	,	V_47
pr_warn	,	F_43
unlikely	,	F_42
evtchn_fifo_setup	,	F_13
evtchn_fifo_resume	,	F_48
"Dropping pending event for port %u\n"	,	L_3
old	,	V_40
xen_evtchn_cpu_prepare	,	F_52
sync_cmpxchg	,	F_31
priority	,	V_49
virt_rmb	,	F_40
panic	,	F_15
evtchn_fifo_handle_events	,	F_47
EVTCHNOP_init_control	,	V_20
evtchn_fifo_nr_channels	,	F_3
new_array_pages	,	V_27
evtchn_fifo_is_masked	,	F_29
pr_err	,	F_16
GFP_KERNEL	,	V_32
word	,	V_36
for_each_possible_cpu	,	F_49
virt_to_gfn	,	F_7
control_gfn	,	V_17
vcpu	,	V_19
evtchn_fifo_alloc_control_block	,	F_51
BM	,	F_21
evtchn_fifo_max_channels	,	F_2
EVTCHNOP_expand_array	,	V_35
evtchn_fifo_clear_pending	,	F_18
__evtchn_fifo_handle_events	,	F_44
EVTCHNOP_unmask	,	V_45
EVTCHN_FIFO_BIT	,	F_20
clear_linked	,	F_35
CPUHP_XEN_EVTCHN_PREPARE	,	V_55
init_array_page	,	F_12
clear_bit	,	F_41
evtchn_fifo_unmask	,	F_32
xen_evtchn_fifo_init	,	F_54
irqs_disabled	,	F_34
pr_info	,	F_56
evtchn_fifo_is_pending	,	F_24
EVTCHN_FIFO_NR_CHANNELS	,	V_5
i	,	V_2
uint32_t	,	T_2
irq	,	V_48
HYPERVISOR_event_channel_op	,	F_9
__get_free_page	,	F_14
PENDING	,	V_37
EINVAL	,	V_29
q	,	V_11
evtchn_fifo_test_and_set_mask	,	F_26
sync_test_and_set_bit	,	F_27
EVTCHN_FIFO_BUSY	,	V_42
EVENT_WORDS_PER_PAGE	,	V_3
w	,	V_41
event_word_t	,	T_1
__init	,	T_3
smp_processor_id	,	F_55
free_unused_array_pages	,	F_10
get_evtchn_to_irq	,	F_37
sync_test_bit	,	F_25
evtchn_ops	,	V_53
cpu_online	,	F_50
cpu_control_block	,	V_52
MASKED	,	V_38
xen_evtchn_cpu_dead	,	F_53
evtchn_init_control	,	V_13
evtchn_fifo_control_block	,	V_8
evtchn_fifo_bind_to_cpu	,	F_17
"xen: unable to expand event array with initial page (%d)\n"	,	L_1
cpuhp_setup_state_nocalls	,	F_57
evtchn_fifo_queue	,	V_10
event_word_from_port	,	F_1
info	,	V_25
array_gfn	,	V_34
ret	,	V_28
new	,	V_39
init_control	,	V_14
offset	,	V_18
event_array	,	V_4
EVTCHN_FIFO_MASKED	,	V_23
cpu	,	V_7
free_page	,	F_11
init_control_block	,	F_4
sync_clear_bit	,	F_19
port	,	V_1
evtchn_expand_array	,	V_30
generic_handle_irq	,	F_38
"Using FIFO-based ABI\n"	,	L_4
drop	,	V_51
BUG_ON	,	F_33
expand_array	,	V_31
handle_irq_for_port	,	F_36
evtchn_ops_fifo	,	V_54
EVTCHN_FIFO_LINKED	,	V_46
head	,	V_16
"unable to expand event array (%d)\n"	,	L_2
ready	,	V_50
evtchn_fifo_mask	,	F_28
evtchn_fifo_set_pending	,	F_22
sync_set_bit	,	F_23
clear_masked	,	F_30
evtchn	,	V_26
unmask	,	V_44
event_array_pages	,	V_6
EVTCHN_FIFO_MAX_QUEUES	,	V_15
evtchn_unmask	,	V_43
"xen/evtchn:prepare"	,	L_5
