# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do main_controller_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {main_controller_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:57 on Mar 04,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." main_controller_6_1200mv_85c_slow.vo 
# -- Compiling module main_controller
# 
# Top level modules:
# 	main_controller
# End time: 04:56:57 on Mar 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench {D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:56:57 on Mar 04,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench" D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv 
# -- Compiling module main_controller_tb
# 
# Top level modules:
# 	main_controller_tb
# End time: 04:56:57 on Mar 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" main_controller_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" main_controller_tb 
# Start time: 04:56:59 on Mar 04,2020
# Loading sv_std.std
# Loading work.main_controller_tb
# Loading work.main_controller
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading instances from main_controller_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from main_controller_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | clk | rst | opcode | state | MemtoReg | RegDst | IorD | PCSrc | ALUSrcB | ALUSrcA | IRWrite | MemWrite | PCWrite | BranchEQ | BranchNE | RegWrite | ALUOp |
# |  0  |  1  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  1  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# |  0  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# |  1  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# |  0  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# |  1  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# |  0  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# |  1  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001000 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  0  |  0  | 001000 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  1  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001101 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  0  |  0  | 001101 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  1  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001110 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  0  |  0  | 001110 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  1  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001010 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  0  |  0  | 001010 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  1  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# Testes Efetuados  = 78
# Erros Encontrados = 0
# ** Note: $stop    : D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv(170)
#    Time: 1190 ns  Iteration: 0  Instance: /main_controller_tb
# Break in Module main_controller_tb at D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv line 170
do main_controller_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# Error 31: Unable to unlink file "D:/Developer/Concepcao/mips/control_unit/main_controller/simulation/modelsim/gate_work/_lib.qdb".
# Error 133: Unable to remove directory "D:/Developer/Concepcao/mips/control_unit/main_controller/simulation/modelsim/gate_work".
# vlib gate_work
# ** Error: (vlib-35) Failed to create directory "gate_work".
# File exists. (errno = EEXIST)
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {main_controller_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:36 on Mar 04,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." main_controller_6_1200mv_85c_slow.vo 
# -- Compiling module main_controller
# 
# Top level modules:
# 	main_controller
# End time: 04:57:36 on Mar 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench {D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:57:37 on Mar 04,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench" D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv 
# -- Compiling module main_controller_tb
# 
# Top level modules:
# 	main_controller_tb
# End time: 04:57:37 on Mar 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" main_controller_tb
# End time: 04:57:43 on Mar 04,2020, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" main_controller_tb 
# Start time: 04:57:43 on Mar 04,2020
# Loading sv_std.std
# Loading work.main_controller_tb
# Loading work.main_controller
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading instances from main_controller_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from main_controller_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | clk | rst | opcode | state | MemtoReg | RegDst | IorD | PCSrc | ALUSrcB | ALUSrcA | IRWrite | MemWrite | PCWrite | BranchEQ | BranchNE | RegWrite | ALUOp |
# |  0  |  1  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  1  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: s[          0] = 0 (1 esperado) {Linha           8}
#    Time: 121 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 70
# |  1  |  0  | 100011 | 0010  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | ERROR (see above)
# |  0  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: s[          0] = 1 (0 esperado) {Linha          10}
#    Time: 149 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 70
# |  1  |  0  | 100011 | 0101  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | ERROR (see above)
# |  0  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: s[          0] = 0 (1 esperado) {Linha          18}
#    Time: 261 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 70
# ** Error: s[          1] = 1 (0 esperado) {Linha          18}
#    Time: 261 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 70
# |  1  |  0  | 101011 | 0110  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | ERROR (see above)
# |  0  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: s[          0] = 1 (0 esperado) {Linha          20}
#    Time: 289 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 70
# |  1  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | ERROR (see above)
# |  0  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUSrcB na linha          24 bit           1, saida = 1, (0 esperado)
#    Time: 345 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 136
# |  1  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | ERROR (see above)
# |  0  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# |  1  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUSrcB na linha          32 bit           1, saida = 1, (0 esperado)
#    Time: 457 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 136
# |  1  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 10 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | ERROR (see above)
# |  0  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# |  1  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUSrcB na linha          38 bit           1, saida = 1, (0 esperado)
#    Time: 541 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 136
# |  1  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 10 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | ERROR (see above)
# |  0  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# |  1  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# ** Error: Erro ALUSrcB na linha          44 bit           1, saida = 1, (0 esperado)
#    Time: 625 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 136
# |  1  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 10 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | ERROR (see above)
# |  0  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001000 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  0  |  0  | 001000 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# ** Error: Erro ALUSrcB na linha          52 bit           1, saida = 1, (0 esperado)
#    Time: 737 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 136
# |  1  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | ERROR (see above)
# |  0  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001101 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  0  |  0  | 001101 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# ** Error: Erro ALUSrcB na linha          60 bit           1, saida = 1, (0 esperado)
#    Time: 849 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 136
# |  1  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | ERROR (see above)
# |  0  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001110 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  0  |  0  | 001110 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# ** Error: Erro ALUSrcB na linha          68 bit           1, saida = 1, (0 esperado)
#    Time: 961 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 136
# |  1  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | ERROR (see above)
# |  0  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001010 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  0  |  0  | 001010 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# ** Error: Erro ALUSrcB na linha          76 bit           1, saida = 1, (0 esperado)
#    Time: 1073 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 136
# |  1  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | ERROR (see above)
# |  0  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# Testes Efetuados  = 78
# Erros Encontrados = 13
# ** Note: $stop    : D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv(170)
#    Time: 1111 ns  Iteration: 0  Instance: /main_controller_tb
# Break in Module main_controller_tb at D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv line 170
do main_controller_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {main_controller_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:58:34 on Mar 04,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." main_controller_6_1200mv_85c_slow.vo 
# -- Compiling module main_controller
# 
# Top level modules:
# 	main_controller
# End time: 04:58:34 on Mar 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench {D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:58:34 on Mar 04,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench" D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv 
# -- Compiling module main_controller_tb
# 
# Top level modules:
# 	main_controller_tb
# End time: 04:58:34 on Mar 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" main_controller_tb
# End time: 04:58:38 on Mar 04,2020, Elapsed time: 0:00:55
# Errors: 13, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" main_controller_tb 
# Start time: 04:58:38 on Mar 04,2020
# Loading sv_std.std
# Loading work.main_controller_tb
# Loading work.main_controller
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading instances from main_controller_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from main_controller_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | clk | rst | opcode | state | MemtoReg | RegDst | IorD | PCSrc | ALUSrcB | ALUSrcA | IRWrite | MemWrite | PCWrite | BranchEQ | BranchNE | RegWrite | ALUOp |
# |  0  |  1  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  1  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# |  0  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# |  1  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# |  0  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# |  1  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# |  0  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# |  1  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001000 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  0  |  0  | 001000 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  1  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001101 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  0  |  0  | 001101 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  1  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001110 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  0  |  0  | 001110 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  1  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001010 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  0  |  0  | 001010 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  1  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# Testes Efetuados  = 78
# Erros Encontrados = 0
# ** Note: $stop    : D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv(170)
#    Time: 1190 ns  Iteration: 0  Instance: /main_controller_tb
# Break in Module main_controller_tb at D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv line 170
