#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000004840060 .scope module, "BancoPruebas" "BancoPruebas" 2 9;
 .timescale -9 -10;
v0000000004893b80_0 .net "sAlr_cond", 0 0, v000000000483fd40_0;  1 drivers
v0000000004893d60_0 .net "sAlr_estr", 0 0, L_0000000004894540;  1 drivers
v00000000048941c0_0 .net "sIgn", 0 0, v0000000004802bf0_0;  1 drivers
v0000000004893720_0 .net "sLuz", 0 0, v0000000004893a40_0;  1 drivers
v0000000004893860_0 .net "sPrta", 0 0, v0000000004893e00_0;  1 drivers
S_00000000028fe7b0 .scope module, "a_cond" "alarma_desc_conductual" 2 15, 3 1 0, S_0000000004840060;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "sAlr"
    .port_info 1 /INPUT 1 "sLuz"
    .port_info 2 /INPUT 1 "sPrta"
    .port_info 3 /INPUT 1 "sIgn"
v000000000483fd40_0 .var "sAlr", 0 0;
v00000000028fe930_0 .net "sIgn", 0 0, v0000000004802bf0_0;  alias, 1 drivers
v00000000028fe9d0_0 .net "sLuz", 0 0, v0000000004893a40_0;  alias, 1 drivers
v00000000028fea70_0 .net "sPrta", 0 0, v0000000004893e00_0;  alias, 1 drivers
E_0000000004839450 .event edge, v00000000028fe9d0_0, v00000000028fea70_0, v00000000028fe930_0;
S_00000000048377d0 .scope module, "a_estr" "alarma_desc_estructural" 2 21, 4 1 0, S_0000000004840060;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "sAlr"
    .port_info 1 /INPUT 1 "sLuz"
    .port_info 2 /INPUT 1 "sPrta"
    .port_info 3 /INPUT 1 "sIgn"
L_000000000483fb20/d .functor NOT 1, v0000000004802bf0_0, C4<0>, C4<0>, C4<0>;
L_000000000483fb20 .delay 1 (10,10,10) L_000000000483fb20/d;
L_0000000004894540/d .functor AND 1, v0000000004893a40_0, v0000000004893e00_0, L_000000000483fb20, C4<1>;
L_0000000004894540 .delay 1 (10,10,10) L_0000000004894540/d;
v00000000028feb10_0 .net "sAlr", 0 0, L_0000000004894540;  alias, 1 drivers
v0000000004837950_0 .net "sIgn", 0 0, v0000000004802bf0_0;  alias, 1 drivers
v00000000048379f0_0 .net "sLuz", 0 0, v0000000004893a40_0;  alias, 1 drivers
v0000000004837a90_0 .net "sPrta", 0 0, v0000000004893e00_0;  alias, 1 drivers
v0000000004837b30_0 .net "x", 0 0, L_000000000483fb20;  1 drivers
S_0000000004802890 .scope module, "probador_" "probador" 2 27, 5 1 0, S_0000000004840060;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "sAlr_estr"
    .port_info 1 /INPUT 1 "sAlr_cond"
    .port_info 2 /OUTPUT 1 "sLuz"
    .port_info 3 /OUTPUT 1 "sPrta"
    .port_info 4 /OUTPUT 1 "sIgn"
v0000000004802a10_0 .var "clk", 0 0;
v0000000004802ab0_0 .net "sAlr_cond", 0 0, v000000000483fd40_0;  alias, 1 drivers
v0000000004802b50_0 .net "sAlr_estr", 0 0, L_0000000004894540;  alias, 1 drivers
v0000000004802bf0_0 .var "sIgn", 0 0;
v0000000004893a40_0 .var "sLuz", 0 0;
v0000000004893e00_0 .var "sPrta", 0 0;
E_0000000004839950 .event posedge, v0000000004802a10_0;
    .scope S_00000000028fe7b0;
T_0 ;
    %wait E_0000000004839450;
    %load/vec4 v00000000028fe9d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028fea70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000028fe930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000483fd40_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000483fd40_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000004802890;
T_1 ;
    %vpi_call 5 14 "$dumpfile", "alarma.vcd" {0 0 0};
    %vpi_call 5 15 "$dumpvars" {0 0 0};
    %vpi_call 5 17 "$display", "\011\011\011clk,\011sAlr_estr,\011sAlr_cond,\011sLuz,\011sPrta,\011sIgn" {0 0 0};
    %vpi_call 5 19 "$monitor", $time, "\011%b\011%b\011\011%b\011\011%b\011%b\011%b", v0000000004802a10_0, v0000000004802b50_0, v0000000004802ab0_0, v0000000004893a40_0, v0000000004893e00_0, v0000000004802bf0_0 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000000004802bf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000004893e00_0, 0, 1;
    %store/vec4 v0000000004893a40_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000004839950;
    %load/vec4 v0000000004893a40_0;
    %load/vec4 v0000000004893e00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000004802bf0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0000000004802bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000000004893e00_0, 0;
    %assign/vec4 v0000000004893a40_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %wait E_0000000004839950;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0000000004802bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000000004893e00_0, 0;
    %assign/vec4 v0000000004893a40_0, 0;
    %vpi_call 5 29 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000000004802890;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004802a10_0, 0;
    %end;
    .thread T_2;
    .scope S_0000000004802890;
T_3 ;
    %delay 20, 0;
    %load/vec4 v0000000004802a10_0;
    %inv;
    %assign/vec4 v0000000004802a10_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "BancoPrueba.v";
    "./alarma_desc_conductual.v";
    "./alarma_desc_estructural.v";
    "./probador.v";
