
*** Running vivado
    with args -log top_demo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_demo.tcl



****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top_demo.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1544.352 ; gain = 200.043
Command: synth_design -top top_demo -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19076
WARNING: [Synth 8-11014] non-net output port 'clk_audio_counter_wrap' cannot be initialized at declaration in SystemVerilog mode [C:/Users/kadcook/Desktop/Final-Project-2.0/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_clock_regeneration_packet.sv:13]
INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/kadcook/Desktop/Final-Project-2.0/OurSV/gameOfLife.sv:7]
WARNING: [Synth 8-11014] non-net output port 'cx' cannot be initialized at declaration in SystemVerilog mode [C:/Users/kadcook/Desktop/Final-Project-2.0/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi.sv:81]
WARNING: [Synth 8-11014] non-net output port 'cy' cannot be initialized at declaration in SystemVerilog mode [C:/Users/kadcook/Desktop/Final-Project-2.0/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi.sv:82]
ERROR: [Synth 8-36] 'seed' is not declared [C:/Users/kadcook/Desktop/Final-Project-2.0/SV/lfsr.sv:1]
ERROR: [Synth 8-36] 'clk' is not declared [C:/Users/kadcook/Desktop/Final-Project-2.0/SV/lfsr.sv:1]
ERROR: [Synth 8-36] 'reset' is not declared [C:/Users/kadcook/Desktop/Final-Project-2.0/SV/lfsr.sv:1]
ERROR: [Synth 8-36] 'shift_seed' is not declared [C:/Users/kadcook/Desktop/Final-Project-2.0/SV/lfsr.sv:1]
INFO: [Synth 8-10285] module 'lfsr' is ignored due to previous errors [C:/Users/kadcook/Desktop/Final-Project-2.0/SV/lfsr.sv:9]
ERROR: [Synth 8-36] 'seed' is not declared [C:/Users/kadcook/Desktop/Final-Project-2.0/SV/lfsr.sv:11]
ERROR: [Synth 8-36] 'clk' is not declared [C:/Users/kadcook/Desktop/Final-Project-2.0/SV/lfsr.sv:11]
ERROR: [Synth 8-36] 'reset' is not declared [C:/Users/kadcook/Desktop/Final-Project-2.0/SV/lfsr.sv:11]
ERROR: [Synth 8-36] 'shift_seed' is not declared [C:/Users/kadcook/Desktop/Final-Project-2.0/SV/lfsr.sv:11]
INFO: [Synth 8-10285] module 'lfsr64' is ignored due to previous errors [C:/Users/kadcook/Desktop/Final-Project-2.0/SV/lfsr.sv:18]
INFO: [Synth 8-9084] Verilog file 'C:/Users/kadcook/Desktop/Final-Project-2.0/SV/lfsr.sv' ignored due to errors
Failed to read verilog 'C:/Users/kadcook/Desktop/Final-Project-2.0/SV/lfsr.sv'
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 3 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri May  3 15:02:01 2024...
