/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* A */
#define A__0__DR CYREG_GPIO_PRT2_DR
#define A__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define A__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define A__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define A__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define A__0__HSIOM_MASK 0x00000F00u
#define A__0__HSIOM_SHIFT 8u
#define A__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define A__0__INTR CYREG_GPIO_PRT2_INTR
#define A__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define A__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define A__0__MASK 0x04u
#define A__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define A__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define A__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define A__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define A__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define A__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define A__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define A__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define A__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define A__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define A__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define A__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define A__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define A__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define A__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define A__0__PC CYREG_GPIO_PRT2_PC
#define A__0__PC2 CYREG_GPIO_PRT2_PC2
#define A__0__PORT 2u
#define A__0__PS CYREG_GPIO_PRT2_PS
#define A__0__SHIFT 2u
#define A__DR CYREG_GPIO_PRT2_DR
#define A__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define A__DR_INV CYREG_GPIO_PRT2_DR_INV
#define A__DR_SET CYREG_GPIO_PRT2_DR_SET
#define A__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define A__INTR CYREG_GPIO_PRT2_INTR
#define A__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define A__INTSTAT CYREG_GPIO_PRT2_INTR
#define A__MASK 0x04u
#define A__PA__CFG0 CYREG_UDB_PA2_CFG0
#define A__PA__CFG1 CYREG_UDB_PA2_CFG1
#define A__PA__CFG10 CYREG_UDB_PA2_CFG10
#define A__PA__CFG11 CYREG_UDB_PA2_CFG11
#define A__PA__CFG12 CYREG_UDB_PA2_CFG12
#define A__PA__CFG13 CYREG_UDB_PA2_CFG13
#define A__PA__CFG14 CYREG_UDB_PA2_CFG14
#define A__PA__CFG2 CYREG_UDB_PA2_CFG2
#define A__PA__CFG3 CYREG_UDB_PA2_CFG3
#define A__PA__CFG4 CYREG_UDB_PA2_CFG4
#define A__PA__CFG5 CYREG_UDB_PA2_CFG5
#define A__PA__CFG6 CYREG_UDB_PA2_CFG6
#define A__PA__CFG7 CYREG_UDB_PA2_CFG7
#define A__PA__CFG8 CYREG_UDB_PA2_CFG8
#define A__PA__CFG9 CYREG_UDB_PA2_CFG9
#define A__PC CYREG_GPIO_PRT2_PC
#define A__PC2 CYREG_GPIO_PRT2_PC2
#define A__PORT 2u
#define A__PS CYREG_GPIO_PRT2_PS
#define A__SHIFT 2u

/* B */
#define B__0__DR CYREG_GPIO_PRT2_DR
#define B__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define B__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define B__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define B__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define B__0__HSIOM_MASK 0x0000F000u
#define B__0__HSIOM_SHIFT 12u
#define B__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define B__0__INTR CYREG_GPIO_PRT2_INTR
#define B__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define B__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define B__0__MASK 0x08u
#define B__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define B__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define B__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define B__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define B__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define B__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define B__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define B__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define B__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define B__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define B__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define B__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define B__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define B__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define B__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define B__0__PC CYREG_GPIO_PRT2_PC
#define B__0__PC2 CYREG_GPIO_PRT2_PC2
#define B__0__PORT 2u
#define B__0__PS CYREG_GPIO_PRT2_PS
#define B__0__SHIFT 3u
#define B__DR CYREG_GPIO_PRT2_DR
#define B__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define B__DR_INV CYREG_GPIO_PRT2_DR_INV
#define B__DR_SET CYREG_GPIO_PRT2_DR_SET
#define B__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define B__INTR CYREG_GPIO_PRT2_INTR
#define B__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define B__INTSTAT CYREG_GPIO_PRT2_INTR
#define B__MASK 0x08u
#define B__PA__CFG0 CYREG_UDB_PA2_CFG0
#define B__PA__CFG1 CYREG_UDB_PA2_CFG1
#define B__PA__CFG10 CYREG_UDB_PA2_CFG10
#define B__PA__CFG11 CYREG_UDB_PA2_CFG11
#define B__PA__CFG12 CYREG_UDB_PA2_CFG12
#define B__PA__CFG13 CYREG_UDB_PA2_CFG13
#define B__PA__CFG14 CYREG_UDB_PA2_CFG14
#define B__PA__CFG2 CYREG_UDB_PA2_CFG2
#define B__PA__CFG3 CYREG_UDB_PA2_CFG3
#define B__PA__CFG4 CYREG_UDB_PA2_CFG4
#define B__PA__CFG5 CYREG_UDB_PA2_CFG5
#define B__PA__CFG6 CYREG_UDB_PA2_CFG6
#define B__PA__CFG7 CYREG_UDB_PA2_CFG7
#define B__PA__CFG8 CYREG_UDB_PA2_CFG8
#define B__PA__CFG9 CYREG_UDB_PA2_CFG9
#define B__PC CYREG_GPIO_PRT2_PC
#define B__PC2 CYREG_GPIO_PRT2_PC2
#define B__PORT 2u
#define B__PS CYREG_GPIO_PRT2_PS
#define B__SHIFT 3u

/* PWM */
#define PWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* Clock */
#define Clock__CTRL_REGISTER CYREG_PERI_PCLK_CTL12
#define Clock__DIV_ID 0x00000042u
#define Clock__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define Clock__PA_DIV_ID 0x000000FFu
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL19
#define Clock_1__DIV_ID 0x00000041u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define Clock_1__PA_DIV_ID 0x000000FFu
#define Clock_2__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define Clock_2__DIV_ID 0x00000040u
#define Clock_2__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock_2__PA_DIV_ID 0x000000FFu

/* SGN_1 */
#define SGN_1__0__DR CYREG_GPIO_PRT2_DR
#define SGN_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SGN_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SGN_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SGN_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SGN_1__0__HSIOM_MASK 0x000F0000u
#define SGN_1__0__HSIOM_SHIFT 16u
#define SGN_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SGN_1__0__INTR CYREG_GPIO_PRT2_INTR
#define SGN_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SGN_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SGN_1__0__MASK 0x10u
#define SGN_1__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define SGN_1__0__OUT_SEL_SHIFT 8u
#define SGN_1__0__OUT_SEL_VAL 3u
#define SGN_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SGN_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SGN_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SGN_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SGN_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SGN_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SGN_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SGN_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SGN_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SGN_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SGN_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SGN_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SGN_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SGN_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SGN_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SGN_1__0__PC CYREG_GPIO_PRT2_PC
#define SGN_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define SGN_1__0__PORT 2u
#define SGN_1__0__PS CYREG_GPIO_PRT2_PS
#define SGN_1__0__SHIFT 4u
#define SGN_1__DR CYREG_GPIO_PRT2_DR
#define SGN_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SGN_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SGN_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SGN_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SGN_1__INTR CYREG_GPIO_PRT2_INTR
#define SGN_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SGN_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define SGN_1__MASK 0x10u
#define SGN_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SGN_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SGN_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SGN_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SGN_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SGN_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SGN_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SGN_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SGN_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SGN_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SGN_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SGN_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SGN_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SGN_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SGN_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SGN_1__PC CYREG_GPIO_PRT2_PC
#define SGN_1__PC2 CYREG_GPIO_PRT2_PC2
#define SGN_1__PORT 2u
#define SGN_1__PS CYREG_GPIO_PRT2_PS
#define SGN_1__SHIFT 4u

/* SGN_2 */
#define SGN_2__0__DR CYREG_GPIO_PRT2_DR
#define SGN_2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SGN_2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SGN_2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SGN_2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SGN_2__0__HSIOM_MASK 0x00F00000u
#define SGN_2__0__HSIOM_SHIFT 20u
#define SGN_2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SGN_2__0__INTR CYREG_GPIO_PRT2_INTR
#define SGN_2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SGN_2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SGN_2__0__MASK 0x20u
#define SGN_2__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define SGN_2__0__OUT_SEL_SHIFT 10u
#define SGN_2__0__OUT_SEL_VAL 1u
#define SGN_2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SGN_2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SGN_2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SGN_2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SGN_2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SGN_2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SGN_2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SGN_2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SGN_2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SGN_2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SGN_2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SGN_2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SGN_2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SGN_2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SGN_2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SGN_2__0__PC CYREG_GPIO_PRT2_PC
#define SGN_2__0__PC2 CYREG_GPIO_PRT2_PC2
#define SGN_2__0__PORT 2u
#define SGN_2__0__PS CYREG_GPIO_PRT2_PS
#define SGN_2__0__SHIFT 5u
#define SGN_2__DR CYREG_GPIO_PRT2_DR
#define SGN_2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SGN_2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SGN_2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SGN_2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SGN_2__INTR CYREG_GPIO_PRT2_INTR
#define SGN_2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SGN_2__INTSTAT CYREG_GPIO_PRT2_INTR
#define SGN_2__MASK 0x20u
#define SGN_2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SGN_2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SGN_2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SGN_2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SGN_2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SGN_2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SGN_2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SGN_2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SGN_2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SGN_2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SGN_2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SGN_2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SGN_2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SGN_2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SGN_2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SGN_2__PC CYREG_GPIO_PRT2_PC
#define SGN_2__PC2 CYREG_GPIO_PRT2_PC2
#define SGN_2__PORT 2u
#define SGN_2__PS CYREG_GPIO_PRT2_PS
#define SGN_2__SHIFT 5u

/* SGN_3 */
#define SGN_3__0__DR CYREG_GPIO_PRT2_DR
#define SGN_3__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SGN_3__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SGN_3__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SGN_3__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SGN_3__0__HSIOM_MASK 0x0F000000u
#define SGN_3__0__HSIOM_SHIFT 24u
#define SGN_3__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SGN_3__0__INTR CYREG_GPIO_PRT2_INTR
#define SGN_3__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SGN_3__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SGN_3__0__MASK 0x40u
#define SGN_3__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define SGN_3__0__OUT_SEL_SHIFT 12u
#define SGN_3__0__OUT_SEL_VAL 0u
#define SGN_3__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SGN_3__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SGN_3__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SGN_3__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SGN_3__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SGN_3__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SGN_3__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SGN_3__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SGN_3__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SGN_3__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SGN_3__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SGN_3__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SGN_3__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SGN_3__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SGN_3__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SGN_3__0__PC CYREG_GPIO_PRT2_PC
#define SGN_3__0__PC2 CYREG_GPIO_PRT2_PC2
#define SGN_3__0__PORT 2u
#define SGN_3__0__PS CYREG_GPIO_PRT2_PS
#define SGN_3__0__SHIFT 6u
#define SGN_3__DR CYREG_GPIO_PRT2_DR
#define SGN_3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SGN_3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SGN_3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SGN_3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SGN_3__INTR CYREG_GPIO_PRT2_INTR
#define SGN_3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SGN_3__INTSTAT CYREG_GPIO_PRT2_INTR
#define SGN_3__MASK 0x40u
#define SGN_3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SGN_3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SGN_3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SGN_3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SGN_3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SGN_3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SGN_3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SGN_3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SGN_3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SGN_3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SGN_3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SGN_3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SGN_3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SGN_3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SGN_3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SGN_3__PC CYREG_GPIO_PRT2_PC
#define SGN_3__PC2 CYREG_GPIO_PRT2_PC2
#define SGN_3__PORT 2u
#define SGN_3__PS CYREG_GPIO_PRT2_PS
#define SGN_3__SHIFT 6u

/* SGN_4 */
#define SGN_4__0__DR CYREG_GPIO_PRT2_DR
#define SGN_4__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SGN_4__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SGN_4__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SGN_4__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SGN_4__0__HSIOM_MASK 0xF0000000u
#define SGN_4__0__HSIOM_SHIFT 28u
#define SGN_4__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SGN_4__0__INTR CYREG_GPIO_PRT2_INTR
#define SGN_4__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SGN_4__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SGN_4__0__MASK 0x80u
#define SGN_4__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define SGN_4__0__OUT_SEL_SHIFT 14u
#define SGN_4__0__OUT_SEL_VAL 2u
#define SGN_4__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SGN_4__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SGN_4__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SGN_4__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SGN_4__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SGN_4__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SGN_4__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SGN_4__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SGN_4__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SGN_4__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SGN_4__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SGN_4__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SGN_4__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SGN_4__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SGN_4__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SGN_4__0__PC CYREG_GPIO_PRT2_PC
#define SGN_4__0__PC2 CYREG_GPIO_PRT2_PC2
#define SGN_4__0__PORT 2u
#define SGN_4__0__PS CYREG_GPIO_PRT2_PS
#define SGN_4__0__SHIFT 7u
#define SGN_4__DR CYREG_GPIO_PRT2_DR
#define SGN_4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SGN_4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SGN_4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SGN_4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SGN_4__INTR CYREG_GPIO_PRT2_INTR
#define SGN_4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SGN_4__INTSTAT CYREG_GPIO_PRT2_INTR
#define SGN_4__MASK 0x80u
#define SGN_4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SGN_4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SGN_4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SGN_4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SGN_4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SGN_4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SGN_4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SGN_4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SGN_4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SGN_4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SGN_4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SGN_4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SGN_4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SGN_4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SGN_4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SGN_4__PC CYREG_GPIO_PRT2_PC
#define SGN_4__PC2 CYREG_GPIO_PRT2_PC2
#define SGN_4__PORT 2u
#define SGN_4__PS CYREG_GPIO_PRT2_PS
#define SGN_4__SHIFT 7u

/* QuadDec */
#define QuadDec_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_bQuadDec_Stsreg__0__POS 0
#define QuadDec_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_bQuadDec_Stsreg__1__POS 1
#define QuadDec_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_bQuadDec_Stsreg__2__POS 2
#define QuadDec_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_bQuadDec_Stsreg__3__POS 3
#define QuadDec_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_bQuadDec_Stsreg__MASK_REG CYREG_UDB_W8_MSK3
#define QuadDec_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define QuadDec_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define QuadDec_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST3
#define QuadDec_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST3
#define QuadDec_bQuadDec_Stsreg__STATUS_REG CYREG_UDB_W8_ST3
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_UDB_W16_A01
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_UDB_W16_A11
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_UDB_W16_D01
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_UDB_W16_D11
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_UDB_W16_F01
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_UDB_W16_F11
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_UDB_CAT16_A1
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_UDB_W8_A01
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_UDB_W8_A11
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_UDB_CAT16_D1
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_UDB_W8_D01
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_UDB_W8_D11
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_UDB_CAT16_F1
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_UDB_W8_F01
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_UDB_W8_F11
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL1
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL1
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL1
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL1
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK1
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK1
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK1
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK1
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL1
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL1
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK1
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST2
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_UDB_W8_MSK2
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_UDB_W8_ST2

/* LCD_Char */
#define LCD_Char_LCDPort__0__DR CYREG_GPIO_PRT0_DR
#define LCD_Char_LCDPort__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LCD_Char_LCDPort__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LCD_Char_LCDPort__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LCD_Char_LCDPort__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LCD_Char_LCDPort__0__HSIOM_MASK 0x0000000Fu
#define LCD_Char_LCDPort__0__HSIOM_SHIFT 0u
#define LCD_Char_LCDPort__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_Char_LCDPort__0__INTR CYREG_GPIO_PRT0_INTR
#define LCD_Char_LCDPort__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_Char_LCDPort__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define LCD_Char_LCDPort__0__MASK 0x01u
#define LCD_Char_LCDPort__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_Char_LCDPort__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_Char_LCDPort__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_Char_LCDPort__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_Char_LCDPort__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_Char_LCDPort__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_Char_LCDPort__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_Char_LCDPort__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_Char_LCDPort__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_Char_LCDPort__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_Char_LCDPort__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_Char_LCDPort__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_Char_LCDPort__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_Char_LCDPort__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_Char_LCDPort__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_Char_LCDPort__0__PC CYREG_GPIO_PRT0_PC
#define LCD_Char_LCDPort__0__PC2 CYREG_GPIO_PRT0_PC2
#define LCD_Char_LCDPort__0__PORT 0u
#define LCD_Char_LCDPort__0__PS CYREG_GPIO_PRT0_PS
#define LCD_Char_LCDPort__0__SHIFT 0u
#define LCD_Char_LCDPort__1__DR CYREG_GPIO_PRT0_DR
#define LCD_Char_LCDPort__1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LCD_Char_LCDPort__1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LCD_Char_LCDPort__1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LCD_Char_LCDPort__1__HSIOM CYREG_HSIOM_PORT_SEL0
#define LCD_Char_LCDPort__1__HSIOM_MASK 0x000000F0u
#define LCD_Char_LCDPort__1__HSIOM_SHIFT 4u
#define LCD_Char_LCDPort__1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_Char_LCDPort__1__INTR CYREG_GPIO_PRT0_INTR
#define LCD_Char_LCDPort__1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_Char_LCDPort__1__INTSTAT CYREG_GPIO_PRT0_INTR
#define LCD_Char_LCDPort__1__MASK 0x02u
#define LCD_Char_LCDPort__1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_Char_LCDPort__1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_Char_LCDPort__1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_Char_LCDPort__1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_Char_LCDPort__1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_Char_LCDPort__1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_Char_LCDPort__1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_Char_LCDPort__1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_Char_LCDPort__1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_Char_LCDPort__1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_Char_LCDPort__1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_Char_LCDPort__1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_Char_LCDPort__1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_Char_LCDPort__1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_Char_LCDPort__1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_Char_LCDPort__1__PC CYREG_GPIO_PRT0_PC
#define LCD_Char_LCDPort__1__PC2 CYREG_GPIO_PRT0_PC2
#define LCD_Char_LCDPort__1__PORT 0u
#define LCD_Char_LCDPort__1__PS CYREG_GPIO_PRT0_PS
#define LCD_Char_LCDPort__1__SHIFT 1u
#define LCD_Char_LCDPort__2__DR CYREG_GPIO_PRT0_DR
#define LCD_Char_LCDPort__2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LCD_Char_LCDPort__2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LCD_Char_LCDPort__2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LCD_Char_LCDPort__2__HSIOM CYREG_HSIOM_PORT_SEL0
#define LCD_Char_LCDPort__2__HSIOM_MASK 0x00000F00u
#define LCD_Char_LCDPort__2__HSIOM_SHIFT 8u
#define LCD_Char_LCDPort__2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_Char_LCDPort__2__INTR CYREG_GPIO_PRT0_INTR
#define LCD_Char_LCDPort__2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_Char_LCDPort__2__INTSTAT CYREG_GPIO_PRT0_INTR
#define LCD_Char_LCDPort__2__MASK 0x04u
#define LCD_Char_LCDPort__2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_Char_LCDPort__2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_Char_LCDPort__2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_Char_LCDPort__2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_Char_LCDPort__2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_Char_LCDPort__2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_Char_LCDPort__2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_Char_LCDPort__2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_Char_LCDPort__2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_Char_LCDPort__2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_Char_LCDPort__2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_Char_LCDPort__2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_Char_LCDPort__2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_Char_LCDPort__2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_Char_LCDPort__2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_Char_LCDPort__2__PC CYREG_GPIO_PRT0_PC
#define LCD_Char_LCDPort__2__PC2 CYREG_GPIO_PRT0_PC2
#define LCD_Char_LCDPort__2__PORT 0u
#define LCD_Char_LCDPort__2__PS CYREG_GPIO_PRT0_PS
#define LCD_Char_LCDPort__2__SHIFT 2u
#define LCD_Char_LCDPort__3__DR CYREG_GPIO_PRT0_DR
#define LCD_Char_LCDPort__3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LCD_Char_LCDPort__3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LCD_Char_LCDPort__3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LCD_Char_LCDPort__3__HSIOM CYREG_HSIOM_PORT_SEL0
#define LCD_Char_LCDPort__3__HSIOM_MASK 0x0000F000u
#define LCD_Char_LCDPort__3__HSIOM_SHIFT 12u
#define LCD_Char_LCDPort__3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_Char_LCDPort__3__INTR CYREG_GPIO_PRT0_INTR
#define LCD_Char_LCDPort__3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_Char_LCDPort__3__INTSTAT CYREG_GPIO_PRT0_INTR
#define LCD_Char_LCDPort__3__MASK 0x08u
#define LCD_Char_LCDPort__3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_Char_LCDPort__3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_Char_LCDPort__3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_Char_LCDPort__3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_Char_LCDPort__3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_Char_LCDPort__3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_Char_LCDPort__3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_Char_LCDPort__3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_Char_LCDPort__3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_Char_LCDPort__3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_Char_LCDPort__3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_Char_LCDPort__3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_Char_LCDPort__3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_Char_LCDPort__3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_Char_LCDPort__3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_Char_LCDPort__3__PC CYREG_GPIO_PRT0_PC
#define LCD_Char_LCDPort__3__PC2 CYREG_GPIO_PRT0_PC2
#define LCD_Char_LCDPort__3__PORT 0u
#define LCD_Char_LCDPort__3__PS CYREG_GPIO_PRT0_PS
#define LCD_Char_LCDPort__3__SHIFT 3u
#define LCD_Char_LCDPort__4__DR CYREG_GPIO_PRT0_DR
#define LCD_Char_LCDPort__4__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LCD_Char_LCDPort__4__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LCD_Char_LCDPort__4__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LCD_Char_LCDPort__4__HSIOM CYREG_HSIOM_PORT_SEL0
#define LCD_Char_LCDPort__4__HSIOM_MASK 0x000F0000u
#define LCD_Char_LCDPort__4__HSIOM_SHIFT 16u
#define LCD_Char_LCDPort__4__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_Char_LCDPort__4__INTR CYREG_GPIO_PRT0_INTR
#define LCD_Char_LCDPort__4__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_Char_LCDPort__4__INTSTAT CYREG_GPIO_PRT0_INTR
#define LCD_Char_LCDPort__4__MASK 0x10u
#define LCD_Char_LCDPort__4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_Char_LCDPort__4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_Char_LCDPort__4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_Char_LCDPort__4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_Char_LCDPort__4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_Char_LCDPort__4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_Char_LCDPort__4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_Char_LCDPort__4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_Char_LCDPort__4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_Char_LCDPort__4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_Char_LCDPort__4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_Char_LCDPort__4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_Char_LCDPort__4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_Char_LCDPort__4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_Char_LCDPort__4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_Char_LCDPort__4__PC CYREG_GPIO_PRT0_PC
#define LCD_Char_LCDPort__4__PC2 CYREG_GPIO_PRT0_PC2
#define LCD_Char_LCDPort__4__PORT 0u
#define LCD_Char_LCDPort__4__PS CYREG_GPIO_PRT0_PS
#define LCD_Char_LCDPort__4__SHIFT 4u
#define LCD_Char_LCDPort__5__DR CYREG_GPIO_PRT0_DR
#define LCD_Char_LCDPort__5__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LCD_Char_LCDPort__5__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LCD_Char_LCDPort__5__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LCD_Char_LCDPort__5__HSIOM CYREG_HSIOM_PORT_SEL0
#define LCD_Char_LCDPort__5__HSIOM_MASK 0x00F00000u
#define LCD_Char_LCDPort__5__HSIOM_SHIFT 20u
#define LCD_Char_LCDPort__5__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_Char_LCDPort__5__INTR CYREG_GPIO_PRT0_INTR
#define LCD_Char_LCDPort__5__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_Char_LCDPort__5__INTSTAT CYREG_GPIO_PRT0_INTR
#define LCD_Char_LCDPort__5__MASK 0x20u
#define LCD_Char_LCDPort__5__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_Char_LCDPort__5__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_Char_LCDPort__5__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_Char_LCDPort__5__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_Char_LCDPort__5__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_Char_LCDPort__5__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_Char_LCDPort__5__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_Char_LCDPort__5__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_Char_LCDPort__5__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_Char_LCDPort__5__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_Char_LCDPort__5__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_Char_LCDPort__5__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_Char_LCDPort__5__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_Char_LCDPort__5__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_Char_LCDPort__5__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_Char_LCDPort__5__PC CYREG_GPIO_PRT0_PC
#define LCD_Char_LCDPort__5__PC2 CYREG_GPIO_PRT0_PC2
#define LCD_Char_LCDPort__5__PORT 0u
#define LCD_Char_LCDPort__5__PS CYREG_GPIO_PRT0_PS
#define LCD_Char_LCDPort__5__SHIFT 5u
#define LCD_Char_LCDPort__6__DR CYREG_GPIO_PRT0_DR
#define LCD_Char_LCDPort__6__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LCD_Char_LCDPort__6__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LCD_Char_LCDPort__6__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LCD_Char_LCDPort__6__HSIOM CYREG_HSIOM_PORT_SEL0
#define LCD_Char_LCDPort__6__HSIOM_MASK 0x0F000000u
#define LCD_Char_LCDPort__6__HSIOM_SHIFT 24u
#define LCD_Char_LCDPort__6__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_Char_LCDPort__6__INTR CYREG_GPIO_PRT0_INTR
#define LCD_Char_LCDPort__6__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_Char_LCDPort__6__INTSTAT CYREG_GPIO_PRT0_INTR
#define LCD_Char_LCDPort__6__MASK 0x40u
#define LCD_Char_LCDPort__6__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_Char_LCDPort__6__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_Char_LCDPort__6__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_Char_LCDPort__6__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_Char_LCDPort__6__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_Char_LCDPort__6__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_Char_LCDPort__6__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_Char_LCDPort__6__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_Char_LCDPort__6__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_Char_LCDPort__6__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_Char_LCDPort__6__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_Char_LCDPort__6__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_Char_LCDPort__6__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_Char_LCDPort__6__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_Char_LCDPort__6__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_Char_LCDPort__6__PC CYREG_GPIO_PRT0_PC
#define LCD_Char_LCDPort__6__PC2 CYREG_GPIO_PRT0_PC2
#define LCD_Char_LCDPort__6__PORT 0u
#define LCD_Char_LCDPort__6__PS CYREG_GPIO_PRT0_PS
#define LCD_Char_LCDPort__6__SHIFT 6u
#define LCD_Char_LCDPort__DR CYREG_GPIO_PRT0_DR
#define LCD_Char_LCDPort__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LCD_Char_LCDPort__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LCD_Char_LCDPort__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LCD_Char_LCDPort__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_Char_LCDPort__INTR CYREG_GPIO_PRT0_INTR
#define LCD_Char_LCDPort__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_Char_LCDPort__INTSTAT CYREG_GPIO_PRT0_INTR
#define LCD_Char_LCDPort__MASK 0x7Fu
#define LCD_Char_LCDPort__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_Char_LCDPort__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_Char_LCDPort__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_Char_LCDPort__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_Char_LCDPort__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_Char_LCDPort__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_Char_LCDPort__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_Char_LCDPort__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_Char_LCDPort__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_Char_LCDPort__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_Char_LCDPort__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_Char_LCDPort__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_Char_LCDPort__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_Char_LCDPort__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_Char_LCDPort__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_Char_LCDPort__PC CYREG_GPIO_PRT0_PC
#define LCD_Char_LCDPort__PC2 CYREG_GPIO_PRT0_PC2
#define LCD_Char_LCDPort__PORT 0u
#define LCD_Char_LCDPort__PS CYREG_GPIO_PRT0_PS
#define LCD_Char_LCDPort__SHIFT 0u

/* timer_isr */
#define timer_isr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define timer_isr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define timer_isr__INTC_MASK 0x100000u
#define timer_isr__INTC_NUMBER 20u
#define timer_isr__INTC_PRIOR_MASK 0xC0u
#define timer_isr__INTC_PRIOR_NUM 3u
#define timer_isr__INTC_PRIOR_REG CYREG_CM0_IPR5
#define timer_isr__INTC_SET_EN_REG CYREG_CM0_ISER
#define timer_isr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Button_dec */
#define Button_dec__0__DR CYREG_GPIO_PRT2_DR
#define Button_dec__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Button_dec__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Button_dec__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Button_dec__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Button_dec__0__HSIOM_MASK 0x000000F0u
#define Button_dec__0__HSIOM_SHIFT 4u
#define Button_dec__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Button_dec__0__INTR CYREG_GPIO_PRT2_INTR
#define Button_dec__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Button_dec__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Button_dec__0__MASK 0x02u
#define Button_dec__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Button_dec__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Button_dec__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Button_dec__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Button_dec__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Button_dec__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Button_dec__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Button_dec__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Button_dec__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Button_dec__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Button_dec__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Button_dec__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Button_dec__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Button_dec__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Button_dec__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Button_dec__0__PC CYREG_GPIO_PRT2_PC
#define Button_dec__0__PC2 CYREG_GPIO_PRT2_PC2
#define Button_dec__0__PORT 2u
#define Button_dec__0__PS CYREG_GPIO_PRT2_PS
#define Button_dec__0__SHIFT 1u
#define Button_dec__DR CYREG_GPIO_PRT2_DR
#define Button_dec__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Button_dec__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Button_dec__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Button_dec__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Button_dec__INTR CYREG_GPIO_PRT2_INTR
#define Button_dec__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Button_dec__INTSTAT CYREG_GPIO_PRT2_INTR
#define Button_dec__MASK 0x02u
#define Button_dec__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Button_dec__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Button_dec__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Button_dec__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Button_dec__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Button_dec__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Button_dec__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Button_dec__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Button_dec__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Button_dec__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Button_dec__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Button_dec__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Button_dec__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Button_dec__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Button_dec__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Button_dec__PC CYREG_GPIO_PRT2_PC
#define Button_dec__PC2 CYREG_GPIO_PRT2_PC2
#define Button_dec__PORT 2u
#define Button_dec__PS CYREG_GPIO_PRT2_PS
#define Button_dec__SHIFT 1u
#define Button_dec__SNAP CYREG_GPIO_PRT2_INTR

/* Button_inc */
#define Button_inc__0__DR CYREG_GPIO_PRT3_DR
#define Button_inc__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Button_inc__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Button_inc__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Button_inc__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Button_inc__0__HSIOM_MASK 0x0000000Fu
#define Button_inc__0__HSIOM_SHIFT 0u
#define Button_inc__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Button_inc__0__INTR CYREG_GPIO_PRT3_INTR
#define Button_inc__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Button_inc__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Button_inc__0__MASK 0x01u
#define Button_inc__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Button_inc__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Button_inc__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Button_inc__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Button_inc__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Button_inc__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Button_inc__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Button_inc__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Button_inc__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Button_inc__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Button_inc__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Button_inc__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Button_inc__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Button_inc__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Button_inc__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Button_inc__0__PC CYREG_GPIO_PRT3_PC
#define Button_inc__0__PC2 CYREG_GPIO_PRT3_PC2
#define Button_inc__0__PORT 3u
#define Button_inc__0__PS CYREG_GPIO_PRT3_PS
#define Button_inc__0__SHIFT 0u
#define Button_inc__DR CYREG_GPIO_PRT3_DR
#define Button_inc__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Button_inc__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Button_inc__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Button_inc__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Button_inc__INTR CYREG_GPIO_PRT3_INTR
#define Button_inc__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Button_inc__INTSTAT CYREG_GPIO_PRT3_INTR
#define Button_inc__MASK 0x01u
#define Button_inc__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Button_inc__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Button_inc__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Button_inc__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Button_inc__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Button_inc__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Button_inc__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Button_inc__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Button_inc__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Button_inc__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Button_inc__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Button_inc__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Button_inc__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Button_inc__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Button_inc__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Button_inc__PC CYREG_GPIO_PRT3_PC
#define Button_inc__PC2 CYREG_GPIO_PRT3_PC2
#define Button_inc__PORT 3u
#define Button_inc__PS CYREG_GPIO_PRT3_PS
#define Button_inc__SHIFT 0u
#define Button_inc__SNAP CYREG_GPIO_PRT3_INTR

/* Control_Reg */
#define Control_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_Sync_ctrl_reg__0__POS 0
#define Control_Reg_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_Sync_ctrl_reg__1__POS 1
#define Control_Reg_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_Sync_ctrl_reg__2__POS 2
#define Control_Reg_Sync_ctrl_reg__3__MASK 0x08u
#define Control_Reg_Sync_ctrl_reg__3__POS 3
#define Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define Control_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL3
#define Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define Control_Reg_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL3
#define Control_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define Control_Reg_Sync_ctrl_reg__MASK 0x0Fu
#define Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Control_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK3

/* Timer_Counter */
#define Timer_Counter_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define Timer_Counter_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define Timer_Counter_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define Timer_Counter_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define Timer_Counter_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define Timer_Counter_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define Timer_Counter_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define Timer_Counter_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define Timer_Counter_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define Timer_Counter_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define Timer_Counter_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define Timer_Counter_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define Timer_Counter_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define Timer_Counter_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* button_dec_isr */
#define button_dec_isr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define button_dec_isr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define button_dec_isr__INTC_MASK 0x04u
#define button_dec_isr__INTC_NUMBER 2u
#define button_dec_isr__INTC_PRIOR_MASK 0xC00000u
#define button_dec_isr__INTC_PRIOR_NUM 3u
#define button_dec_isr__INTC_PRIOR_REG CYREG_CM0_IPR0
#define button_dec_isr__INTC_SET_EN_REG CYREG_CM0_ISER
#define button_dec_isr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* button_inc_isr */
#define button_inc_isr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define button_inc_isr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define button_inc_isr__INTC_MASK 0x08u
#define button_inc_isr__INTC_NUMBER 3u
#define button_inc_isr__INTC_PRIOR_MASK 0xC0000000u
#define button_inc_isr__INTC_PRIOR_NUM 3u
#define button_inc_isr__INTC_PRIOR_REG CYREG_CM0_IPR0
#define button_inc_isr__INTC_SET_EN_REG CYREG_CM0_ISER
#define button_inc_isr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Button_direction */
#define Button_direction__0__DR CYREG_GPIO_PRT1_DR
#define Button_direction__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Button_direction__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Button_direction__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Button_direction__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Button_direction__0__HSIOM_MASK 0x0000000Fu
#define Button_direction__0__HSIOM_SHIFT 0u
#define Button_direction__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Button_direction__0__INTR CYREG_GPIO_PRT1_INTR
#define Button_direction__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Button_direction__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Button_direction__0__MASK 0x01u
#define Button_direction__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Button_direction__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Button_direction__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Button_direction__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Button_direction__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Button_direction__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Button_direction__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Button_direction__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Button_direction__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Button_direction__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Button_direction__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Button_direction__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Button_direction__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Button_direction__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Button_direction__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Button_direction__0__PC CYREG_GPIO_PRT1_PC
#define Button_direction__0__PC2 CYREG_GPIO_PRT1_PC2
#define Button_direction__0__PORT 1u
#define Button_direction__0__PS CYREG_GPIO_PRT1_PS
#define Button_direction__0__SHIFT 0u
#define Button_direction__DR CYREG_GPIO_PRT1_DR
#define Button_direction__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Button_direction__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Button_direction__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Button_direction__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Button_direction__INTR CYREG_GPIO_PRT1_INTR
#define Button_direction__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Button_direction__INTSTAT CYREG_GPIO_PRT1_INTR
#define Button_direction__MASK 0x01u
#define Button_direction__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Button_direction__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Button_direction__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Button_direction__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Button_direction__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Button_direction__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Button_direction__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Button_direction__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Button_direction__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Button_direction__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Button_direction__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Button_direction__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Button_direction__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Button_direction__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Button_direction__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Button_direction__PC CYREG_GPIO_PRT1_PC
#define Button_direction__PC2 CYREG_GPIO_PRT1_PC2
#define Button_direction__PORT 1u
#define Button_direction__PS CYREG_GPIO_PRT1_PS
#define Button_direction__SHIFT 0u
#define Button_direction__SNAP CYREG_GPIO_PRT1_INTR

/* button_direction_isr */
#define button_direction_isr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define button_direction_isr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define button_direction_isr__INTC_MASK 0x02u
#define button_direction_isr__INTC_NUMBER 1u
#define button_direction_isr__INTC_PRIOR_MASK 0xC000u
#define button_direction_isr__INTC_PRIOR_NUM 3u
#define button_direction_isr__INTC_PRIOR_REG CYREG_CM0_IPR0
#define button_direction_isr__INTC_SET_EN_REG CYREG_CM0_ISER
#define button_direction_isr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "Lab5"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112D11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
