INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'enteroAFloat' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'enteroAFloat'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'enteroAFloat' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'enteroAFloat'...
Finished delivering C-model simulation files.
Delivering associated files for 'enteroAFloat'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'enteroAFloat'...
Generating implementation netlist for 'enteroAFloat'...
INFO:sim - Pre-processing HDL files for 'enteroAFloat'...
Running synthesis for 'enteroAFloat'
Running ngcbuild...
Writing VEO instantiation template for 'enteroAFloat'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'enteroAFloat'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'enteroAFloat'...
Generating metadata file...
Generating ISE project...
XCO file found: enteroAFloat.xco
XMDF file found: enteroAFloat_xmdf.tcl
Adding
C:/Users/Fernando/Desktop/SimulacionesX/operaciones/ipcore_dir/tmp/_cg/enteroAFl
oat.asy -view all -origin_type imported
Adding
C:/Users/Fernando/Desktop/SimulacionesX/operaciones/ipcore_dir/tmp/_cg/enteroAFl
oat.ngc -view all -origin_type created
Checking file
"C:/Users/Fernando/Desktop/SimulacionesX/operaciones/ipcore_dir/tmp/_cg/enteroAF
loat.ngc" for project device match ...
File
"C:/Users/Fernando/Desktop/SimulacionesX/operaciones/ipcore_dir/tmp/_cg/enteroAF
loat.ngc" device information matches project device.
Adding
C:/Users/Fernando/Desktop/SimulacionesX/operaciones/ipcore_dir/tmp/_cg/enteroAFl
oat.sym -view all -origin_type imported
Adding
C:/Users/Fernando/Desktop/SimulacionesX/operaciones/ipcore_dir/tmp/_cg/enteroAFl
oat.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/Fernando/Desktop/SimulacionesX/operaciones/ipcore_dir/tmp/_cg/enter
   oAFloat.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Fernando/Desktop/SimulacionesX/operaciones/ipcore_dir/tmp/_cg/enteroAFl
oat.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/enteroAFloat"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'enteroAFloat'.
