<profile>

<section name = "Vitis HLS Report for 'meta_merger'" level="0">
<item name = "Date">Tue Aug 15 18:30:16 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40 ns, 4.369 ns, 1.73 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 6, 38.400 ns, 38.400 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 642, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 199, 68, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 118, -</column>
<column name="Register">-, -, 2230, 768, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_33ns_35ns_66_3_1_U114">mul_33ns_35ns_66_3_1, 0, 3, 199, 68, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ret_V_fu_327_p2">+, 0, 0, 40, 33, 11</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op45_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op53_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op79_write_state7">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op82_write_state7">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op86_write_state7">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op91_write_state7">and, 0, 0, 2, 1, 1</column>
<column name="tmp_149_i_nbreadreq_fu_176_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_151_i_nbreadreq_fu_190_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_162_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln1817_1_fu_426_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="icmp_ln1817_2_fu_431_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="icmp_ln1817_fu_421_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage0_iter6">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1801_fu_535_p2">or, 0, 0, 129, 129, 5</column>
<column name="or_ln1802_1_fu_638_p2">or, 0, 0, 162, 162, 5</column>
<column name="or_ln1802_fu_570_p2">or, 0, 0, 201, 201, 5</column>
<column name="or_ln1817_1_fu_442_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1817_fu_436_p2">or, 0, 0, 2, 1, 1</column>
<column name="numPkg_V_1_fu_448_p3">select, 0, 0, 22, 1, 22</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="rx_ackEventFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_readEvenFifo_blk_n">9, 2, 1, 2</column>
<column name="tx_appMetaFifo_blk_n">9, 2, 1, 2</column>
<column name="tx_exhMetaFifo_blk_n">9, 2, 1, 2</column>
<column name="tx_exhMetaFifo_din">17, 4, 162, 648</column>
<column name="tx_ibhMetaFifo_blk_n">9, 2, 1, 2</column>
<column name="tx_ibhMetaFifo_din">21, 5, 192, 960</column>
<column name="tx_ibhconnTable_req_blk_n">9, 2, 1, 2</column>
<column name="tx_ibhconnTable_req_din">17, 4, 16, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="aev_isNak_reg_655">1, 0, 1, 0</column>
<column name="aev_validPsn_reg_649">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ev_op_code_1_reg_715">32, 0, 32, 0</column>
<column name="ev_op_code_reg_686">32, 0, 32, 0</column>
<column name="ev_qpn_V_reg_696">24, 0, 24, 0</column>
<column name="ev_validPsn_reg_724">1, 0, 1, 0</column>
<column name="mul_ln1513_reg_779">66, 0, 66, 0</column>
<column name="p_12_reg_733">16, 0, 16, 0</column>
<column name="p_s_reg_701">16, 0, 16, 0</column>
<column name="ret_V_reg_728">33, 0, 33, 0</column>
<column name="rx_readEvenFifo_read_reg_681">162, 0, 162, 0</column>
<column name="tmp_143_i_reg_738">24, 0, 24, 0</column>
<column name="tmp_144_i_reg_744">24, 0, 24, 0</column>
<column name="tmp_149_i_reg_677">1, 0, 1, 0</column>
<column name="tmp_151_i_reg_711">1, 0, 1, 0</column>
<column name="tmp_39_reg_691">1, 0, 1, 0</column>
<column name="tmp_41_reg_749">1, 0, 1, 0</column>
<column name="tmp_42_reg_754">1, 0, 1, 0</column>
<column name="tmp_6_reg_706">24, 0, 24, 0</column>
<column name="tmp_8_reg_759">56, 0, 56, 0</column>
<column name="tmp_9_reg_764">48, 0, 48, 0</column>
<column name="tmp_i_reg_645">1, 0, 1, 0</column>
<column name="trunc_ln1797_5_reg_660">24, 0, 24, 0</column>
<column name="trunc_ln1801_reg_671">24, 0, 24, 0</column>
<column name="trunc_ln1831_reg_769">56, 0, 56, 0</column>
<column name="trunc_ln628_reg_666">16, 0, 16, 0</column>
<column name="aev_isNak_reg_655">64, 32, 1, 0</column>
<column name="aev_validPsn_reg_649">64, 32, 1, 0</column>
<column name="ev_op_code_1_reg_715">64, 32, 32, 0</column>
<column name="ev_op_code_reg_686">64, 32, 32, 0</column>
<column name="ev_qpn_V_reg_696">64, 32, 24, 0</column>
<column name="ev_validPsn_reg_724">64, 32, 1, 0</column>
<column name="p_12_reg_733">64, 32, 16, 0</column>
<column name="p_s_reg_701">64, 32, 16, 0</column>
<column name="rx_readEvenFifo_read_reg_681">64, 32, 162, 0</column>
<column name="tmp_143_i_reg_738">64, 32, 24, 0</column>
<column name="tmp_144_i_reg_744">64, 32, 24, 0</column>
<column name="tmp_149_i_reg_677">64, 32, 1, 0</column>
<column name="tmp_151_i_reg_711">64, 32, 1, 0</column>
<column name="tmp_39_reg_691">64, 32, 1, 0</column>
<column name="tmp_41_reg_749">64, 32, 1, 0</column>
<column name="tmp_42_reg_754">64, 32, 1, 0</column>
<column name="tmp_6_reg_706">64, 32, 24, 0</column>
<column name="tmp_8_reg_759">64, 32, 56, 0</column>
<column name="tmp_9_reg_764">64, 32, 48, 0</column>
<column name="tmp_i_reg_645">64, 32, 1, 0</column>
<column name="trunc_ln1797_5_reg_660">64, 32, 24, 0</column>
<column name="trunc_ln1801_reg_671">64, 32, 24, 0</column>
<column name="trunc_ln1831_reg_769">64, 32, 56, 0</column>
<column name="trunc_ln628_reg_666">64, 32, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, meta_merger, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, meta_merger, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, meta_merger, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, meta_merger, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, meta_merger, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, meta_merger, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, meta_merger, return value</column>
<column name="rx_ackEventFifo_dout">in, 50, ap_fifo, rx_ackEventFifo, pointer</column>
<column name="rx_ackEventFifo_num_data_valid">in, 3, ap_fifo, rx_ackEventFifo, pointer</column>
<column name="rx_ackEventFifo_fifo_cap">in, 3, ap_fifo, rx_ackEventFifo, pointer</column>
<column name="rx_ackEventFifo_empty_n">in, 1, ap_fifo, rx_ackEventFifo, pointer</column>
<column name="rx_ackEventFifo_read">out, 1, ap_fifo, rx_ackEventFifo, pointer</column>
<column name="rx_readEvenFifo_dout">in, 162, ap_fifo, rx_readEvenFifo, pointer</column>
<column name="rx_readEvenFifo_num_data_valid">in, 10, ap_fifo, rx_readEvenFifo, pointer</column>
<column name="rx_readEvenFifo_fifo_cap">in, 10, ap_fifo, rx_readEvenFifo, pointer</column>
<column name="rx_readEvenFifo_empty_n">in, 1, ap_fifo, rx_readEvenFifo, pointer</column>
<column name="rx_readEvenFifo_read">out, 1, ap_fifo, rx_readEvenFifo, pointer</column>
<column name="tx_appMetaFifo_dout">in, 256, ap_fifo, tx_appMetaFifo, pointer</column>
<column name="tx_appMetaFifo_num_data_valid">in, 6, ap_fifo, tx_appMetaFifo, pointer</column>
<column name="tx_appMetaFifo_fifo_cap">in, 6, ap_fifo, tx_appMetaFifo, pointer</column>
<column name="tx_appMetaFifo_empty_n">in, 1, ap_fifo, tx_appMetaFifo, pointer</column>
<column name="tx_appMetaFifo_read">out, 1, ap_fifo, tx_appMetaFifo, pointer</column>
<column name="tx_ibhconnTable_req_din">out, 16, ap_fifo, tx_ibhconnTable_req, pointer</column>
<column name="tx_ibhconnTable_req_num_data_valid">in, 2, ap_fifo, tx_ibhconnTable_req, pointer</column>
<column name="tx_ibhconnTable_req_fifo_cap">in, 2, ap_fifo, tx_ibhconnTable_req, pointer</column>
<column name="tx_ibhconnTable_req_full_n">in, 1, ap_fifo, tx_ibhconnTable_req, pointer</column>
<column name="tx_ibhconnTable_req_write">out, 1, ap_fifo, tx_ibhconnTable_req, pointer</column>
<column name="tx_ibhMetaFifo_din">out, 192, ap_fifo, tx_ibhMetaFifo, pointer</column>
<column name="tx_ibhMetaFifo_num_data_valid">in, 4, ap_fifo, tx_ibhMetaFifo, pointer</column>
<column name="tx_ibhMetaFifo_fifo_cap">in, 4, ap_fifo, tx_ibhMetaFifo, pointer</column>
<column name="tx_ibhMetaFifo_full_n">in, 1, ap_fifo, tx_ibhMetaFifo, pointer</column>
<column name="tx_ibhMetaFifo_write">out, 1, ap_fifo, tx_ibhMetaFifo, pointer</column>
<column name="tx_exhMetaFifo_din">out, 162, ap_fifo, tx_exhMetaFifo, pointer</column>
<column name="tx_exhMetaFifo_num_data_valid">in, 3, ap_fifo, tx_exhMetaFifo, pointer</column>
<column name="tx_exhMetaFifo_fifo_cap">in, 3, ap_fifo, tx_exhMetaFifo, pointer</column>
<column name="tx_exhMetaFifo_full_n">in, 1, ap_fifo, tx_exhMetaFifo, pointer</column>
<column name="tx_exhMetaFifo_write">out, 1, ap_fifo, tx_exhMetaFifo, pointer</column>
</table>
</item>
</section>
</profile>
