-F ../tb/mtm_Alu_tb.f
+libext+.v
-v /cad/dk/umc180/SUS/verilog/UCLLIB_AGH.v
-timescale 1ns/1ps
