# TCL File Generated by Component Editor 18.1
# Sun Mar 19 17:16:01 CET 2023
# DO NOT MODIFY


# 
# peripheral "peripheral" v1.0
#  2023.03.19.17:16:01
# CPU-peripheral
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module peripheral
# 
set_module_property DESCRIPTION CPU-peripheral
set_module_property NAME peripheral
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP CPU-peripheral
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME peripheral
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL CpuPeripheral
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file CpuPeripheral.sv SYSTEM_VERILOG PATH ip/CpuPeripheral/rtl/CpuPeripheral.sv TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter NUM_SLAVES INTEGER 4
set_parameter_property NUM_SLAVES DEFAULT_VALUE 4
set_parameter_property NUM_SLAVES DISPLAY_NAME NUM_SLAVES
set_parameter_property NUM_SLAVES TYPE INTEGER
set_parameter_property NUM_SLAVES UNITS None
set_parameter_property NUM_SLAVES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUM_SLAVES HDL_PARAMETER true
add_parameter MAX_LAGS INTEGER 17 ""
set_parameter_property MAX_LAGS DEFAULT_VALUE 17
set_parameter_property MAX_LAGS DISPLAY_NAME MAX_LAGS
set_parameter_property MAX_LAGS WIDTH ""
set_parameter_property MAX_LAGS TYPE INTEGER
set_parameter_property MAX_LAGS UNITS None
set_parameter_property MAX_LAGS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property MAX_LAGS DESCRIPTION ""
set_parameter_property MAX_LAGS HDL_PARAMETER true
add_parameter CPU_BITS INTEGER 32
set_parameter_property CPU_BITS DEFAULT_VALUE 32
set_parameter_property CPU_BITS DISPLAY_NAME CPU_BITS
set_parameter_property CPU_BITS TYPE INTEGER
set_parameter_property CPU_BITS UNITS None
set_parameter_property CPU_BITS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CPU_BITS HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock
set_interface_property avalon_slave_0 associatedReset ""
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 readdata readdata Output 32
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point DataIn
# 
add_interface DataIn conduit end
set_interface_property DataIn associatedClock clock
set_interface_property DataIn associatedReset reset
set_interface_property DataIn ENABLED true
set_interface_property DataIn EXPORT_OF ""
set_interface_property DataIn PORT_NAME_MAP ""
set_interface_property DataIn CMSIS_SVD_VARIABLES ""
set_interface_property DataIn SVD_ADDRESS_GROUP ""

add_interface_port DataIn dataValid inputlagsvalid Input 1
add_interface_port DataIn dataIn inputlags Input 24


# 
# connection point DataInValid
# 
add_interface DataInValid conduit end
set_interface_property DataInValid associatedClock clock
set_interface_property DataInValid associatedReset reset
set_interface_property DataInValid ENABLED true
set_interface_property DataInValid EXPORT_OF ""
set_interface_property DataInValid PORT_NAME_MAP ""
set_interface_property DataInValid CMSIS_SVD_VARIABLES ""
set_interface_property DataInValid SVD_ADDRESS_GROUP ""

