
---------- Begin Simulation Statistics ----------
final_tick                               1470980207000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59272                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704064                       # Number of bytes of host memory used
host_op_rate                                    59431                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26423.82                       # Real time elapsed on the host
host_tick_rate                               55668723                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1566196700                       # Number of instructions simulated
sim_ops                                    1570400463                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.470980                       # Number of seconds simulated
sim_ticks                                1470980207000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.364731                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              192722030                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           225763062                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14772085                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        292818621                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          30285387                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       30895227                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          609840                       # Number of indirect misses.
system.cpu0.branchPred.lookups              379833376                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2276505                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100278                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9268139                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 343025609                       # Number of branches committed
system.cpu0.commit.bw_lim_events             51847231                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309771                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      164560792                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1408182497                       # Number of instructions committed
system.cpu0.commit.committedOps            1410286080                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2549944952                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.553065                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.401822                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1920241914     75.31%     75.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    361865929     14.19%     89.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     90898998      3.56%     93.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     76779029      3.01%     96.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     31430891      1.23%     97.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8555576      0.34%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5271912      0.21%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3053472      0.12%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     51847231      2.03%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2549944952                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            29098096                       # Number of function calls committed.
system.cpu0.commit.int_insts               1363644377                       # Number of committed integer instructions.
system.cpu0.commit.loads                    423705080                       # Number of loads committed
system.cpu0.commit.membars                    4203749                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203755      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       798537705     56.62%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       12621993      0.89%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3672708      0.26%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      425805350     30.19%     88.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     165444519     11.73%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1410286080                       # Class of committed instruction
system.cpu0.commit.refs                     591249897                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1408182497                       # Number of Instructions Simulated
system.cpu0.committedOps                   1410286080                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.079644                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.079644                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            607760105                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5516878                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           189064018                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1595471183                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               842041338                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1108539101                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9285267                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16271263                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9533939                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  379833376                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                284349879                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1713902950                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5576674                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1630479360                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          471                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29578572                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.129702                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         848466883                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         223007417                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.556759                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2577159750                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.633482                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874164                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1400102235     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               879567194     34.13%     88.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               184676005      7.17%     95.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                86760517      3.37%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12322513      0.48%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10404117      0.40%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1221419      0.05%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2102500      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3250      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2577159750                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      351358914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9402336                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               362262156                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.530494                       # Inst execution rate
system.cpu0.iew.exec_refs                   678985666                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 200425339                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              444570461                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            477593161                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106278                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4849088                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           205708407                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1574780559                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            478560327                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8029192                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1553560592                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1606041                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             30721035                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9285267                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             35151367                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1042160                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        36169912                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        40955                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        18144                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8466207                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     53888081                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     38163579                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         18144                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       555370                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8846966                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                681250718                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1539106186                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.848200                       # average fanout of values written-back
system.cpu0.iew.wb_producers                577837188                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.525558                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1539268322                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1918147546                       # number of integer regfile reads
system.cpu0.int_regfile_writes              990795677                       # number of integer regfile writes
system.cpu0.ipc                              0.480851                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.480851                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205686      0.27%      0.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            860675380     55.12%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            12624954      0.81%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3673921      0.24%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           481905933     30.86%     87.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          198503860     12.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1561589785                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5427331                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003476                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 971880     17.91%     17.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  3793      0.07%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 917180     16.90%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     34.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2824756     52.05%     86.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               709718     13.08%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1562811375                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5706174445                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1539106135                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1739292591                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1568470221                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1561589785                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310338                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      164494394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           407901                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           567                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     38646811                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2577159750                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.605934                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.844763                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1461536446     56.71%     56.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          774946084     30.07%     86.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          273120140     10.60%     97.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           44209701      1.72%     99.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15508365      0.60%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2878529      0.11%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3749890      0.15%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             835887      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             374708      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2577159750                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.533235                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         22716446                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11947288                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           477593161                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          205708407                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1888                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2928518664                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    14725970                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              499088571                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            911011172                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              16550748                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               853053009                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              43580573                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                78598                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1966971552                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1590193887                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1028498012                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1105825116                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              49455306                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9285267                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            109737314                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               117486772                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1966971508                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        170473                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5901                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 37300436                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5891                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4072920517                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3176961974                       # The number of ROB writes
system.cpu0.timesIdled                       25911551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1855                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.290105                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               25415835                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31265595                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2878451                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33758002                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2208861                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2229363                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           20502                       # Number of indirect misses.
system.cpu1.branchPred.lookups               42839955                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       148590                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100006                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1954711                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34314514                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6470914                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300689                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19874865                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           158014203                       # Number of instructions committed
system.cpu1.commit.committedOps             160114383                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    616514516                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.259709                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.049748                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    552912317     89.68%     89.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     31928961      5.18%     94.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12323891      2.00%     96.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5857743      0.95%     97.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3083146      0.50%     98.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2344496      0.38%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1009301      0.16%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       583747      0.09%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6470914      1.05%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    616514516                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3696093                       # Number of function calls committed.
system.cpu1.commit.int_insts                152807436                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38888918                       # Number of loads committed
system.cpu1.commit.membars                    4200132                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200132      2.62%      2.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98346180     61.42%     64.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         265371      0.17%     64.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          526963      0.33%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40988924     25.60%     90.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      15786801      9.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        160114383                       # Class of committed instruction
system.cpu1.commit.refs                      56775737                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  158014203                       # Number of Instructions Simulated
system.cpu1.committedOps                    160114383                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.961521                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.961521                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            478623445                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               942192                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23760839                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             187471773                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                42439247                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 91692494                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1956634                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2373524                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5764409                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   42839955                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 33899495                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    571790300                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               787746                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     195329868                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5760748                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068437                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45805554                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27624696                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.312040                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         620476229                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.318192                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.744276                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               489952796     78.96%     78.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                88167191     14.21%     93.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                26618419      4.29%     97.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10508177      1.69%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2342044      0.38%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2192636      0.35%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  694521      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     209      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     236      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           620476229                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        5500317                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2033732                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                37432599                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.278482                       # Inst execution rate
system.cpu1.iew.exec_refs                    61930167                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  18607511                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              379334783                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             44082724                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100690                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1760350                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            19204981                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          179936290                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             43322656                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1649647                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            174322890                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1090025                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             17119928                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1956634                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             21089601                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       131976                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1697836                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32543                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2533                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         8242                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5193806                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1318162                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2533                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       419807                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1613925                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 96054660                       # num instructions consuming a value
system.cpu1.iew.wb_count                    172792126                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.814706                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 78256288                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.276036                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     172881425                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               220006099                       # number of integer regfile reads
system.cpu1.int_regfile_writes              116658172                       # number of integer regfile writes
system.cpu1.ipc                              0.252428                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.252428                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200231      2.39%      2.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            108290108     61.54%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              265405      0.15%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               527023      0.30%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            46094216     26.19%     90.57% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16595542      9.43%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             175972537                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4229386                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024034                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 727848     17.21%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5929      0.14%     17.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 437224     10.34%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2492342     58.93%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               566039     13.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             176001676                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         976940468                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    172792114                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        199760315                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 173635283                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                175972537                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301007                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19821906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           289807                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           318                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8577382                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    620476229                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.283609                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.766917                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          510445316     82.27%     82.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           73027714     11.77%     94.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           22615292      3.64%     97.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5714504      0.92%     98.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5673061      0.91%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1147183      0.18%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1058932      0.17%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             564840      0.09%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             229387      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      620476229                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.281117                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15324252                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2977589                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            44082724                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           19204981                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       625976546                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2315968495                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              419428419                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            107563454                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15755497                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                46366823                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10226679                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               116923                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            234161865                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             184785001                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          124909605                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 92360191                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              33683454                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1956634                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             60338251                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17346151                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       234161853                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25911                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               620                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 31508934                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           620                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   790032642                       # The number of ROB reads
system.cpu1.rob.rob_writes                  363978571                       # The number of ROB writes
system.cpu1.timesIdled                         539379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         29480683                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             29142808                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            63617522                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            1629283                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5834620                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     32570656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      65017110                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2799040                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       555428                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     78891661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     12649678                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    157783406                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       13205106                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           28180698                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5499772                       # Transaction distribution
system.membus.trans_dist::CleanEvict         26946563                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              350                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            275                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4387025                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4387021                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      28180705                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2412                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     97584821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               97584821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2436319424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2436319424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              538                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          32570767                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                32570767    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            32570767                       # Request fanout histogram
system.membus.respLayer1.occupancy       167186444176                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         93565424055                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1470980207000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1470980207000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1227164666.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1122462917.248346                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        75000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2628003000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1463617219000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7362988000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    251608799                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       251608799                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    251608799                       # number of overall hits
system.cpu0.icache.overall_hits::total      251608799                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32741080                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32741080                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32741080                       # number of overall misses
system.cpu0.icache.overall_misses::total     32741080                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 543213931997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 543213931997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 543213931997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 543213931997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    284349879                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    284349879                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    284349879                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    284349879                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.115144                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.115144                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.115144                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.115144                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 16591.203833                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16591.203833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 16591.203833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16591.203833                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3658                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.068966                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29602715                       # number of writebacks
system.cpu0.icache.writebacks::total         29602715                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3138332                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3138332                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3138332                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3138332                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29602748                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29602748                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29602748                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29602748                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 477684316998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 477684316998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 477684316998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 477684316998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.104107                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.104107                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.104107                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.104107                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16136.485606                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16136.485606                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16136.485606                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16136.485606                       # average overall mshr miss latency
system.cpu0.icache.replacements              29602715                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    251608799                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      251608799                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32741080                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32741080                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 543213931997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 543213931997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    284349879                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    284349879                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.115144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.115144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 16591.203833                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16591.203833                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3138332                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3138332                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29602748                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29602748                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 477684316998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 477684316998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.104107                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.104107                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16136.485606                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16136.485606                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999965                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          281211335                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29602715                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.499512                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999965                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        598302505                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       598302505                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    515569609                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       515569609                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    515569609                       # number of overall hits
system.cpu0.dcache.overall_hits::total      515569609                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     81966882                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      81966882                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     81966882                       # number of overall misses
system.cpu0.dcache.overall_misses::total     81966882                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2907374542278                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2907374542278                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2907374542278                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2907374542278                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    597536491                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    597536491                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    597536491                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    597536491                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.137175                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.137175                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.137175                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.137175                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 35470.112701                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35470.112701                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 35470.112701                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35470.112701                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     34155463                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       243010                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2482791                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1801                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    13.756882                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   134.930594                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     45173589                       # number of writebacks
system.cpu0.dcache.writebacks::total         45173589                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37708359                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37708359                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37708359                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37708359                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     44258523                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     44258523                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     44258523                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     44258523                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1071126884369                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1071126884369                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1071126884369                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1071126884369                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074068                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074068                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074068                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074068                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 24201.595800                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24201.595800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 24201.595800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24201.595800                       # average overall mshr miss latency
system.cpu0.dcache.replacements              45173589                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    381654461                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      381654461                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     50441375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     50441375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1692382769000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1692382769000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    432095836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    432095836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.116737                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.116737                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 33551.479693                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33551.479693                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     16933937                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     16933937                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     33507438                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     33507438                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 762147256000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 762147256000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.077546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.077546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22745.614153                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22745.614153                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    133915148                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     133915148                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     31525507                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     31525507                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1214991773278                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1214991773278                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    165440655                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    165440655                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.190555                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.190555                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38539.959826                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38539.959826                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     20774422                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     20774422                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10751085                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10751085                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 308979628369                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 308979628369                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.064985                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.064985                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28739.390338                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28739.390338                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2421                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2421                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11635000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11635000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.383342                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.383342                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7730.897010                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7730.897010                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1497                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1497                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       576000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       576000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002038                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002038                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        72000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          171                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       791000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       791000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044038                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044038                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4625.730994                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4625.730994                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          171                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       620000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       620000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044038                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044038                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3625.730994                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3625.730994                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1184308                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1184308                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       915970                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       915970                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92783863499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92783863499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100278                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100278                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.436118                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.436118                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101295.744947                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101295.744947                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       915970                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       915970                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91867893499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91867893499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.436118                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.436118                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100295.744947                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100295.744947                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999457                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          561934852                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         45174205                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.439286                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999457                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1244463393                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1244463393                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            27985187                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            38080555                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              662453                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              784158                       # number of demand (read+write) hits
system.l2.demand_hits::total                 67512353                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           27985187                       # number of overall hits
system.l2.overall_hits::.cpu0.data           38080555                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             662453                       # number of overall hits
system.l2.overall_hits::.cpu1.data             784158                       # number of overall hits
system.l2.overall_hits::total                67512353                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1617560                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7090964                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6599                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2637123                       # number of demand (read+write) misses
system.l2.demand_misses::total               11352246                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1617560                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7090964                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6599                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2637123                       # number of overall misses
system.l2.overall_misses::total              11352246                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 131777903493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 658498368694                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    630787495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 316802722349                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1107709782031                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 131777903493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 658498368694                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    630787495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 316802722349                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1107709782031                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29602747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        45171519                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          669052                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3421281                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             78864599                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29602747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       45171519                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         669052                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3421281                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            78864599                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.054642                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.156979                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.009863                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.770800                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.143946                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.054642                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.156979                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.009863                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.770800                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.143946                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81467.088388                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92864.435455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95588.345962                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120131.947713                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97576.266585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81467.088388                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92864.435455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95588.345962                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120131.947713                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97576.266585                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4148868                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    136109                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.481952                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  20656549                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5499772                       # number of writebacks
system.l2.writebacks::total                   5499772                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            127                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         439843                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         248700                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              688693                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           127                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        439843                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        248700                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             688693                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1617433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6651121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2388423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10663553                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1617433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6651121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2388423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     22249077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         32912630                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 115597934493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 558860472489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    563849995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 272029375866                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 947051632843                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 115597934493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 558860472489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    563849995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 272029375866                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2214968733207                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3162020366050                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.054638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.147241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.009829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.698108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.135213                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.054638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.147241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.009829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.698108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.417331                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71469.998753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84025.004580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85743.612378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113894.974159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88812.015361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71469.998753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84025.004580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85743.612378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113894.974159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99553.286332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96073.159940                       # average overall mshr miss latency
system.l2.replacements                       44815458                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14079152                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14079152                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14079152                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14079152                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     63916225                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         63916225                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     63916225                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     63916225                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     22249077                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       22249077                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2214968733207                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2214968733207                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99553.286332                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99553.286332                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            74                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 80                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       271500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       363000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               91                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.902439                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.879121                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3668.918919                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        15250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4537.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           74                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            80                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1492000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       123000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1615000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.902439                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.879121                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20162.162162                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20187.500000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.700000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        82500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       142000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20285.714286                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8573734                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           282583                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8856317                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3093369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1607292                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4700661                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 287668601583                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 185308020301                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  472976621884                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11667103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1889875                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13556978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.265136                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.850475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.346734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92995.242916                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115292.069083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100619.172896                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       209228                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       111390                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           320618                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2884141                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1495902                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4380043                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 241400683221                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 160242534786                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 401643218007                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.247203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.791535                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.323084                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83699.334818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107121.011126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91698.464606                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      27985187                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        662453                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           28647640                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1617560                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6599                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1624159                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 131777903493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    630787495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 132408690988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29602747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       669052                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30271799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.054642                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.009863                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.053653                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81467.088388                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95588.345962                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81524.463423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          127                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           150                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1617433                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6576                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1624009                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 115597934493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    563849995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 116161784488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.054638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.009829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.053648                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71469.998753                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85743.612378                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71527.796021                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29506821                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       501575                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          30008396                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3997595                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1029831                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5027426                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 370829767111                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 131494702048                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 502324469159                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     33504416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1531406                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      35035822                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.119315                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.672474                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.143494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92763.215661                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 127685.709644                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99916.830036                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       230615                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       137310                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       367925                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3766980                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       892521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4659501                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 317459789268                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 111786841080                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 429246630348                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.112432                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.582811                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.132992                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84274.349550                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 125248.415533                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92122.875464                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          260                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          242                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               502                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1637                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         1383                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            3020                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     25283287                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     21180828                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     46464115                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1897                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         1625                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3522                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.862941                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.851077                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.857467                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15444.891265                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15315.132321                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15385.468543                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          331                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          279                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          610                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1306                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1104                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2410                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     26733871                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     22693380                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     49427251                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.688455                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.679385                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.684270                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20470.039051                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20555.597826                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20509.232780                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999940                       # Cycle average of tags in use
system.l2.tags.total_refs                   178075629                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  44816568                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.973433                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.835662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.586716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.268853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.159480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.090209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.059021                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.372432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.024792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.160451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.422797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1299725848                       # Number of tag accesses
system.l2.tags.data_accesses               1299725848                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     103515776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     426151552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        420864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     153084800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1401161088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2084334080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    103515776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       420864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     103936640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    351985408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       351985408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1617434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6658618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2391950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     21893142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            32567720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5499772                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5499772                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         70371971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        289705837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           286111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        104069925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    952535650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1416969494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     70371971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       286111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         70658082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      239286298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            239286298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      239286298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        70371971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       289705837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          286111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       104069925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    952535650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1656255792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4649561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1617434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5776874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2362597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  21818690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006607712750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       284358                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       284358                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            49631841                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4385500                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    32567727                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5499772                       # Number of write requests accepted
system.mem_ctrls.readBursts                  32567727                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5499772                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 985556                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                850211                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1549849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1539583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1541414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1700088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3819238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3325930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1623262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1589141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1594574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1585609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1602912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1982535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2101725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2571354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1542826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1912129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            276643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            278420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            276678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            276776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            279740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            279278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            281628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            283860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            292629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            289156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           288923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           329480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           384582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           275908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           278340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           277495                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1441020726005                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               157910845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2033186394755                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45627.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64377.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 26440878                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2540098                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              32567727                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5499772                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6480346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3024656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2217342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1804962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1493072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1443068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1397349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1325207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1202066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1093036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1625934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4016366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1792282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 761339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 657380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 559101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 424340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 224497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  29047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  10781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  36543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 109989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 176755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 213732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 233958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 244465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 250422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 254589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 258349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 263431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 271856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 270593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 273813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 270536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 261433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 258053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 257751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  31207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  22574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  15949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  19906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  25645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  31834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  36466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  39226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  40122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  40313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  39903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  39274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  38633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  37929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  37150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  36047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  35271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  34753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  36982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     15                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7250724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    319.806474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.576492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   341.705926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2695436     37.17%     37.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1871832     25.82%     62.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       396792      5.47%     68.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       327943      4.52%     72.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       469520      6.48%     79.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       271692      3.75%     83.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       158735      2.19%     85.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       105853      1.46%     86.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       952921     13.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7250724                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       284358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     111.064732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.076409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    766.394001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       284353    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::393216-409599            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        284358                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       284358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.350994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.326953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.933630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           242533     85.29%     85.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4917      1.73%     87.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            23524      8.27%     95.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8534      3.00%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3091      1.09%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1101      0.39%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              423      0.15%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              146      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               48      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               17      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        284358                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2021258816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                63075584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               297570304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2084334528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            351985408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1374.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       202.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1416.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    239.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1470980195500                       # Total gap between requests
system.mem_ctrls.avgGap                      38641.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    103515776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    369719936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       420864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    151206208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1396396032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    297570304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 70371970.681451871991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 251342563.442119777203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 286111.259687398386                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 102792822.962844938040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 949296275.609233975410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 202293887.153574734926                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1617434                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6658619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2391950                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     21893148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5499772                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  49143290960                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 292091074277                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    286645759                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 172441723437                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1519223660322                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 36447982232386                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30383.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43866.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43589.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     72092.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69392.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6627180.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24797655540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13180247520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        106340753820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12614197860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     116117788800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     639890183490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      26001508320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       938942335350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        638.310652                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  61452851396                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  49119200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1360408155604                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26972542380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14336246265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        119155925700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11656380060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     116117788800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     645132444420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21586972800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       954958300425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        649.198606                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  49573785370                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  49119200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1372287221630                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13947700222.891565                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   67192905212.903053                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     95.18%     95.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.20%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       229000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 539865633500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   313321088500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1157659118500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     33217555                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        33217555                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     33217555                       # number of overall hits
system.cpu1.icache.overall_hits::total       33217555                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       681940                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        681940                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       681940                       # number of overall misses
system.cpu1.icache.overall_misses::total       681940                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  10104455500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10104455500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  10104455500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10104455500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     33899495                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     33899495                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     33899495                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     33899495                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.020117                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.020117                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.020117                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.020117                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 14817.220723                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14817.220723                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 14817.220723                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14817.220723                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          389                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    64.833333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       669020                       # number of writebacks
system.cpu1.icache.writebacks::total           669020                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12888                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12888                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12888                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12888                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       669052                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       669052                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       669052                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       669052                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   9290155000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9290155000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   9290155000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9290155000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019736                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019736                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019736                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019736                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 13885.550002                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13885.550002                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 13885.550002                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13885.550002                       # average overall mshr miss latency
system.cpu1.icache.replacements                669020                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     33217555                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       33217555                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       681940                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       681940                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  10104455500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10104455500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     33899495                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     33899495                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.020117                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.020117                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 14817.220723                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14817.220723                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12888                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12888                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       669052                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       669052                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   9290155000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9290155000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019736                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019736                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 13885.550002                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13885.550002                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992724                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           33181727                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           669020                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            49.597511                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        332871000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992724                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999773                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999773                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         68468042                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        68468042                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     43969256                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43969256                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     43969256                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43969256                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     12912172                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12912172                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     12912172                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12912172                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1289770025253                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1289770025253                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1289770025253                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1289770025253                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56881428                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56881428                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56881428                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56881428                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.227002                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.227002                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.227002                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.227002                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99887.921664                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99887.921664                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99887.921664                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99887.921664                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9648295                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       230985                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           149342                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1596                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.605369                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   144.727444                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3422700                       # number of writebacks
system.cpu1.dcache.writebacks::total          3422700                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10266054                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10266054                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10266054                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10266054                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2646118                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2646118                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2646118                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2646118                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 255059702099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 255059702099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 255059702099                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 255059702099                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046520                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046520                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046520                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046520                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96390.146660                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96390.146660                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96390.146660                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96390.146660                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3422700                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     34130374                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       34130374                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6964693                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6964693                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 661970791500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 661970791500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     41095067                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     41095067                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.169478                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.169478                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 95046.657692                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95046.657692                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5432969                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5432969                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1531724                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1531724                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 140356482500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 140356482500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037273                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037273                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91633.011234                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91633.011234                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      9838882                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9838882                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5947479                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5947479                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 627799233753                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 627799233753                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     15786361                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15786361                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.376748                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.376748                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 105557.200581                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 105557.200581                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4833085                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4833085                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1114394                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1114394                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 114703219599                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 114703219599                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.070592                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.070592                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102928.784253                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102928.784253                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          146                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          146                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6505500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6505500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.310638                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.310638                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44558.219178                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44558.219178                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002128                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002128                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          345                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          345                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       556000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       556000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.236726                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.236726                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5196.261682                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5196.261682                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       449000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       449000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.236726                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.236726                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4196.261682                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4196.261682                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1322393                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1322393                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       777613                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       777613                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  78692491000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  78692491000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100006                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100006                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370291                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370291                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 101197.499270                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 101197.499270                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       777613                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       777613                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  77914878000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  77914878000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.370291                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.370291                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 100197.499270                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 100197.499270                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.648095                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48714962                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3423605                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.229142                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        332882500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.648095                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926503                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926503                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121388348                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121388348                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1470980207000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          65308372                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19578924                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64788872                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        39315686                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         38864316                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              14                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             358                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           278                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            636                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13557780                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13557778                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30271800                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     35036573                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3522                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3522                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88808209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    135521772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2007124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10269463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             236606568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3789149504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5782087424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     85636608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    438015040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            10094888576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        83681877                       # Total snoops (count)
system.tol2bus.snoopTraffic                 352085760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        162573649                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.101871                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.313571                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              146567464     90.15%     90.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1               15450757      9.50%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 555428      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          162573649                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       157781356573                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       67765880915                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       45085717071                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5137730274                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        1004799050                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            21018                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1681737312000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1002100                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710104                       # Number of bytes of host memory used
host_op_rate                                  1004915                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1627.46                       # Real time elapsed on the host
host_tick_rate                              129500673                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1630876297                       # Number of instructions simulated
sim_ops                                    1635457668                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.210757                       # Number of seconds simulated
sim_ticks                                210757105000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            80.922871                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5134909                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6345436                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           854503                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7764319                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            409027                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         476124                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           67097                       # Number of indirect misses.
system.cpu0.branchPred.lookups                9652168                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        37629                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        103677                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           594379                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6408121                       # Number of branches committed
system.cpu0.commit.bw_lim_events               672492                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         701004                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8237561                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27683782                       # Number of instructions committed
system.cpu0.commit.committedOps              27939699                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    115194231                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.242544                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.896218                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    100759182     87.47%     87.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9496378      8.24%     95.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1720818      1.49%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1556983      1.35%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       426846      0.37%     98.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       229903      0.20%     99.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       227502      0.20%     99.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       104127      0.09%     99.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       672492      0.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    115194231                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      5442                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              850766                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27111834                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5552444                       # Number of loads committed
system.cpu0.commit.membars                     417609                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       418833      1.50%      1.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16956802     60.69%     62.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         184490      0.66%     62.85% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           76193      0.27%     63.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     63.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           816      0.00%     63.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          2449      0.01%     63.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     63.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     63.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           408      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          442      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5655251     20.24%     83.38% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4642688     16.62%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          870      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          441      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27939699                       # Class of committed instruction
system.cpu0.commit.refs                      10299250                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27683782                       # Number of Instructions Simulated
system.cpu0.committedOps                     27939699                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.994227                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.994227                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             62482477                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               263078                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4645205                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              38382881                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31991641                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 21161838                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                615669                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               616630                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               488694                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    9652168                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4724435                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     77129660                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               330452                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          933                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      43739585                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 392                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1875                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1752068                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.043614                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          38731425                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5543936                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.197639                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         116740319                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.379871                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.865392                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                87834623     75.24%     75.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                21317837     18.26%     93.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3411090      2.92%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2001517      1.71%     98.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1489859      1.28%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  334040      0.29%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  101914      0.09%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   34971      0.03%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  214468      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           116740319                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     4654                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    3380                       # number of floating regfile writes
system.cpu0.idleCycles                      104570113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              647653                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 7186596                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.151593                       # Inst execution rate
system.cpu0.iew.exec_refs                    13078791                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5021153                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                2029579                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8343399                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            397177                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           192932                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5268306                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           36097214                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8057638                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           426259                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             33549041                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 13989                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6748842                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                615669                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6750527                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       178711                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          100727                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1443                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          748                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          110                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2790955                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       521511                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           748                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       245689                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        401964                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 18148552                       # num instructions consuming a value
system.cpu0.iew.wb_count                     32385406                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.756970                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13737905                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.146335                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      32461391                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                43661379                       # number of integer regfile reads
system.cpu0.int_regfile_writes               20696661                       # number of integer regfile writes
system.cpu0.ipc                              0.125090                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.125090                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           439909      1.29%      1.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             19904503     58.59%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              254633      0.75%     60.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                76271      0.22%     60.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     60.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                816      0.00%     60.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               2449      0.01%     60.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              5      0.00%     60.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                408      0.00%     60.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               442      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8339799     24.55%     85.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4954696     14.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            893      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           458      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              33975299                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   5530                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              11019                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         5468                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              5526                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     184084                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005418                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  22053     11.98%     11.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    86      0.05%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    194      0.11%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                120577     65.50%     77.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                41132     22.34%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               42      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              33713944                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         184930855                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     32379938                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         44249947                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  35107581                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 33975299                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             989633                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        8157599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            66872                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        288629                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4339057                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    116740319                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.291033                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.711231                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           93829928     80.37%     80.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           16029399     13.73%     94.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4143337      3.55%     97.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1804961      1.55%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             617736      0.53%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             176038      0.15%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              95127      0.08%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              27897      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              15896      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      116740319                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.153519                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           649001                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          186012                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8343399                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5268306                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  26936                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  4131                       # number of misc regfile writes
system.cpu0.numCycles                       221310432                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   200203817                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                8955017                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             17101469                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                152920                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                32817587                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5341125                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10913                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47924595                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              36881552                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23922526                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 20768884                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7312758                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                615669                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12912229                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 6821125                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             4658                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        47919937                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      40670933                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            286947                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2433664                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        292803                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   150516661                       # The number of ROB reads
system.cpu0.rob.rob_writes                   73905962                       # The number of ROB writes
system.cpu0.timesIdled                        1275808                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                20743                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.570932                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5304868                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7113855                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           620655                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7518737                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            820653                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         945986                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          125333                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9727168                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       120840                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         77397                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           446189                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8499953                       # Number of branches committed
system.cpu1.commit.bw_lim_events               840401                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         424652                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2273242                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36995815                       # Number of instructions committed
system.cpu1.commit.committedOps              37117506                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     93294413                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.397853                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.097817                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     73943485     79.26%     79.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12259302     13.14%     92.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3026086      3.24%     95.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1875754      2.01%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       720066      0.77%     98.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       303185      0.32%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       223565      0.24%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       102569      0.11%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       840401      0.90%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     93294413                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     77047                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1485595                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36539641                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6525289                       # Number of loads committed
system.cpu1.commit.membars                     198198                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       215967      0.58%      0.58% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        23976482     64.60%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         207756      0.56%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           67663      0.18%     65.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     65.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         11846      0.03%     65.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         35538      0.10%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          5923      0.02%     66.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         5923      0.02%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6590808     17.76%     83.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5981783     16.12%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        11878      0.03%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         5939      0.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         37117506                       # Class of committed instruction
system.cpu1.commit.refs                      12590408                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36995815                       # Number of Instructions Simulated
system.cpu1.committedOps                     37117506                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.561989                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.561989                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             16365214                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               177862                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5157183                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40559613                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                51968342                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24927052                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                489566                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               284299                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               188252                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    9727168                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5548641                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     38432754                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               315664                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         3598                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      42321620                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 599                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          952                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1328372                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.034769                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          54836337                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6125521                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.151277                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          93938426                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.453071                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.911200                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                65278090     69.49%     69.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                21535170     22.92%     92.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3757229      4.00%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1634799      1.74%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  984616      1.05%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  300613      0.32%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  168432      0.18%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   81183      0.09%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  198294      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            93938426                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    65173                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   47416                       # number of floating regfile writes
system.cpu1.idleCycles                      185823529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              472533                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8794169                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.139182                       # Inst execution rate
system.cpu1.iew.exec_refs                    13463394                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6166031                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 390099                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7157206                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            260446                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           255099                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6255172                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           39386381                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              7297363                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           330984                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             38937951                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  2071                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               866110                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                489566                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               869360                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        76316                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          351907                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1440                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          721                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           50                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       631917                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       190053                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           721                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       214934                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        257599                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 16106199                       # num instructions consuming a value
system.cpu1.iew.wb_count                     38383869                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.788663                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 12702359                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.137202                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      38446313                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                50893490                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24251805                       # number of integer regfile writes
system.cpu1.ipc                              0.132240                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.132240                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           258914      0.66%      0.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             25083453     63.88%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              211423      0.54%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                67823      0.17%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              11846      0.03%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              35538      0.09%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               5923      0.02%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              5923      0.02%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7458638     18.99%     84.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6111619     15.56%     99.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          11892      0.03%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          5943      0.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              39268935                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  77071                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             154136                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        77047                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             77083                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     276580                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007043                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  12273      4.44%      4.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  2055      0.74%      5.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   3148      1.14%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                175928     63.61%     69.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                83170     30.07%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              39209530                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         172627436                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     38306822                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41578870                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  38913698                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 39268935                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             472683                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2268875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            28696                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         48031                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       914468                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     93938426                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.418028                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.822291                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           67192657     71.53%     71.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19166615     20.40%     91.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4517201      4.81%     96.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1849471      1.97%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             770923      0.82%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             283489      0.30%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             103441      0.11%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              39310      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              15319      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       93938426                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.140366                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           247802                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          105811                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7157206                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6255172                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 131625                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 59230                       # number of misc regfile writes
system.cpu1.numCycles                       279761955                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   141675123                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1332853                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             23276202                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 21759                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                52492793                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                733478                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  692                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             51872198                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39995952                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           25273579                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24582661                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7290351                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                489566                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8144119                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1997377                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            65173                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        51807025                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       6896434                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            160490                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   847123                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        160507                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   131446466                       # The number of ROB reads
system.cpu1.rob.rob_writes                   79425762                       # The number of ROB writes
system.cpu1.timesIdled                        2257739                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8054847                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1834352                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10547107                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                656138                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8225326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15882620                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       727145                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       546791                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5968968                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4993867                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11958432                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5540658                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7734656                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1112124                       # Transaction distribution
system.membus.trans_dist::WritebackClean            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6556328                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            97415                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          50206                       # Transaction distribution
system.membus.trans_dist::ReadExReq            329586                       # Transaction distribution
system.membus.trans_dist::ReadExResp           325899                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7734649                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2274                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23943144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23943144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    587051904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               587051904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           122535                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8214130                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8214130    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8214130                       # Request fanout histogram
system.membus.respLayer1.occupancy        41990410214                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21992000894                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   210757105000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   210757105000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13484                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6742                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    14848009.418570                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   5005507.546719                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6742    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     68526000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6742                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   110651825500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 100105279500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3353080                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3353080                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3353080                       # number of overall hits
system.cpu0.icache.overall_hits::total        3353080                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1371354                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1371354                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1371354                       # number of overall misses
system.cpu0.icache.overall_misses::total      1371354                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  85696819990                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  85696819990                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  85696819990                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  85696819990                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4724434                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4724434                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4724434                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4724434                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.290268                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.290268                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.290268                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.290268                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62490.662506                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62490.662506                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62490.662506                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62490.662506                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        29521                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              555                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.190991                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1253011                       # number of writebacks
system.cpu0.icache.writebacks::total          1253011                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       118217                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       118217                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       118217                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       118217                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1253137                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1253137                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1253137                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1253137                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  77273650491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  77273650491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  77273650491                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  77273650491                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.265246                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.265246                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.265246                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.265246                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 61664.167997                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61664.167997                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 61664.167997                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61664.167997                       # average overall mshr miss latency
system.cpu0.icache.replacements               1253011                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3353080                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3353080                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1371354                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1371354                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  85696819990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  85696819990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4724434                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4724434                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.290268                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.290268                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62490.662506                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62490.662506                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       118217                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       118217                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1253137                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1253137                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  77273650491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  77273650491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.265246                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.265246                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 61664.167997                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61664.167997                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998224                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4606428                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1253169                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.675823                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998224                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10702005                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10702005                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7538464                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7538464                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7538464                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7538464                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4113251                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4113251                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4113251                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4113251                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 289935121739                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 289935121739                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 289935121739                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 289935121739                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11651715                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11651715                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11651715                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11651715                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.353017                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.353017                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.353017                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.353017                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70488.069349                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70488.069349                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70488.069349                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70488.069349                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     16778798                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1278                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           238110                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    70.466583                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    98.307692                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1381169                       # number of writebacks
system.cpu0.dcache.writebacks::total          1381169                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2614742                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2614742                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2614742                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2614742                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1498509                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1498509                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1498509                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1498509                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 112195083130                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 112195083130                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 112195083130                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 112195083130                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.128608                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.128608                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.128608                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.128608                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 74871.144004                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 74871.144004                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 74871.144004                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 74871.144004                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1381162                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5214867                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5214867                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1951469                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1951469                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 146206912500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 146206912500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7166336                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7166336                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.272311                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.272311                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74921.463011                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74921.463011                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       889828                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       889828                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1061641                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1061641                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  82073002000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  82073002000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.148143                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.148143                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 77307.679338                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77307.679338                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2323597                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2323597                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2161782                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2161782                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 143728209239                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 143728209239                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4485379                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4485379                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.481962                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.481962                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66485.986672                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66485.986672                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1724914                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1724914                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       436868                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       436868                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  30122081130                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  30122081130                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.097398                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.097398                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 68950.074462                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68950.074462                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       151070                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       151070                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        23208                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        23208                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   1019972500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1019972500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       174278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       174278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.133167                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.133167                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43949.177008                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43949.177008                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        19663                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        19663                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3545                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3545                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     34368500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     34368500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020341                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020341                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9694.922426                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9694.922426                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       135718                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       135718                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        21816                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        21816                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    119062000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    119062000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       157534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       157534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.138484                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.138484                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5457.554089                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5457.554089                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        21740                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        21740                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     97335000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     97335000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.138002                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.138002                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4477.230911                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4477.230911                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       249500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       249500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       236500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       236500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        74559                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          74559                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        29118                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        29118                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    445737491                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    445737491                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       103677                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       103677                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.280853                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.280853                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 15307.970705                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 15307.970705                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        29117                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        29117                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    416602991                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    416602991                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.280843                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.280843                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 14307.895422                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14307.895422                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.559945                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9471867                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1474180                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.425177                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.559945                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.986248                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986248                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25648556                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25648556                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              478608                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              273501                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              842869                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              240973                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1835951                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             478608                       # number of overall hits
system.l2.overall_hits::.cpu0.data             273501                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             842869                       # number of overall hits
system.l2.overall_hits::.cpu1.data             240973                       # number of overall hits
system.l2.overall_hits::total                 1835951                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            774491                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1098643                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           1316107                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            754016                       # number of demand (read+write) misses
system.l2.demand_misses::total                3943257                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           774491                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1098643                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          1316107                       # number of overall misses
system.l2.overall_misses::.cpu1.data           754016                       # number of overall misses
system.l2.overall_misses::total               3943257                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  69952931990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 106222646978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 116135608998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  68423975468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     360735163434                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  69952931990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 106222646978                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 116135608998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  68423975468                       # number of overall miss cycles
system.l2.overall_miss_latency::total    360735163434                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1253099                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1372144                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         2158976                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          994989                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5779208                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1253099                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1372144                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        2158976                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         994989                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5779208                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.618061                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.800676                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.609598                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.757813                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.682318                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.618061                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.800676                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.609598                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.757813                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.682318                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90321.168342                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96685.317230                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88241.768335                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90746.052429                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91481.524900                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90321.168342                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96685.317230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88241.768335                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90746.052429                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91481.524900                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               8436                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       252                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.476190                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3716411                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1112116                       # number of writebacks
system.l2.writebacks::total                   1112116                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           8910                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         145646                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          18847                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         186724                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              360127                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          8910                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        145646                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         18847                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        186724                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             360127                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       765581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       952997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      1297260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       567292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3583130                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       765581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       952997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      1297260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       567292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5778749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9361879                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  61835645024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  84168177571                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 102108760521                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  47906103988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 296018687104                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  61835645024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  84168177571                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 102108760521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  47906103988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 356171306694                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 652189993798                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.610950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.694531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.600868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.570149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.620004                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.610950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.694531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.600868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.570149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.619924                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80769.565890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88319.457009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78711.099179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 84446.993767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82614.554064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80769.565890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88319.457009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78711.099179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 84446.993767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 61634.673299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69664.433155                       # average overall mshr miss latency
system.l2.replacements                       11829060                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1250474                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1250474                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            8                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              8                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1250482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1250482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            8                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            8                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      4041967                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4041967                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            7                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              7                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      4041974                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4041974                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5778749                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5778749                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 356171306694                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 356171306694                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 61634.673299                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61634.673299                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1078                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             304                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1382                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         15591                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6296                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              21887                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     33066500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     15010000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     48076500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        16669                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         6600                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            23269                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.935329                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.953939                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.940608                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2120.871015                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2384.053367                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2196.577877                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        15582                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6294                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         21876                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    312977496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    125869497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    438846993                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.934789                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.953636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.940135                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20085.835965                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19998.331268                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20060.659764                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           324                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           189                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                513                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          985                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         5657                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             6642                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3398500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     15986000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     19384500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1309                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         5846                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           7155                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.752483                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.967670                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.928302                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3450.253807                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2825.879441                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2918.473351                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           17                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            18                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          968                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         5656                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         6624                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     20074421                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    112942491                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    133016912                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.739496                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.967499                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.925786                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20738.038223                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19968.615806                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20081.055556                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           101815                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           125690                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                227505                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         293703                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         283029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              576732                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  27962330988                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  25894036975                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   53856367963                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       395518                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       408719                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            804237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.742578                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.692478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.717117                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95206.146985                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91488.988673                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93381.965910                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       122822                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       133415                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           256237                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       170881                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       149614                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         320495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  15181259496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  12798237483                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27979496979                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.432044                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.366056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.398508                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88841.120405                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 85541.710555                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87300.884504                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        478608                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        842869                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1321477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       774491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      1316107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2090598                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  69952931990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 116135608998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 186088540988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1253099                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      2158976                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3412075                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.618061                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.609598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.612706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90321.168342                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88241.768335                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89012.110883                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         8910                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        18847                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         27757                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       765581                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      1297260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2062841                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  61835645024                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 102108760521                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 163944405545                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.610950                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.600868                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.604571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80769.565890                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78711.099179                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79475.056752                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       171686                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       115283                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            286969                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       804940                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       470987                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1275927                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  78260315990                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42529938493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 120790254483                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       976626                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       586270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1562896                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.824205                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.803362                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.816386                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97225.030425                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 90299.601673                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94668.624837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22824                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        53309                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        76133                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       782116                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       417678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1199794                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  68986918075                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  35107866505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 104094784580                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.800835                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.712433                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.767674                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88205.481124                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84054.861652                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86760.547711                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1197                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          151                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1348                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2081                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          330                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2411                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5646999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4079998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9726997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3278                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          481                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3759                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.634838                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.686071                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.641394                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  2713.598751                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12363.630303                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  4034.424305                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          102                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           62                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          164                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1979                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          268                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2247                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     38290478                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      5232493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     43522971                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.603722                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.557173                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.597765                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19348.397170                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19524.227612                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19369.368491                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998943                       # Cycle average of tags in use
system.l2.tags.total_refs                    15195057                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11830609                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.284385                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.201945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.319911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.007809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.293275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.158524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    37.017478                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.284405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.036249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.031372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.051457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.578398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999983                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 100678129                       # Number of tag accesses
system.l2.tags.data_accesses                100678129                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      48999232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      61133504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      83033920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      36716160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    285992640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          515875456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     48999232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     83033920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     132033152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     71175936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        71175936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         765613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         955211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        1297405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         573690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4468635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8060554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1112124                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1112124                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        232491484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        290066159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        393979221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        174210782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1356977455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2447725100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    232491484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    393979221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        626470704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      337715476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            337715476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      337715476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       232491484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       290066159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       393979221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       174210782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1356977455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2785440576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1044554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    765603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    848955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   1297402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    471241.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4341041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000318180500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        64408                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        64408                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13761640                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             987205                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8060547                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1112131                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8060547                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1112131                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 336305                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 67577                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            101197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            884023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            303751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            493981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1640120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            437073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            688872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            202087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            466460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           283082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           828086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           502497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           360920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           256649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           164751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             44344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             57376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             43667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             45235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             49238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             77511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            79183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           163522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           131548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            47584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            43333                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 220844546951                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                38621220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            365674121951                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28591.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47341.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        31                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6107271                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  833512                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8060547                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1112131                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1949190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1733957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1125484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  809022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  574589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  415953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  295369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  209868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  149338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  110128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  91210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  87543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  53880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  37073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  28406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  21904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  17128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  40536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  43525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  48018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  48928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  50566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  52442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  13130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  15102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  15752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  15870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  15882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  15787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  15998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  16000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  14858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  14452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  13675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  13762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     69                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1828008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    307.002315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   195.100780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.415085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       489392     26.77%     26.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       601748     32.92%     59.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       233554     12.78%     72.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       118945      6.51%     78.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        75068      4.11%     83.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        52595      2.88%     85.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        39324      2.15%     88.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        30717      1.68%     89.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       186665     10.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1828008                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        64408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     119.924544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     59.413201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    131.021357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          26136     40.58%     40.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          4856      7.54%     48.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          6120      9.50%     57.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         4917      7.63%     65.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         4139      6.43%     71.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         3341      5.19%     76.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2623      4.07%     80.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         1962      3.05%     83.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         1776      2.76%     86.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         1655      2.57%     89.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1679      2.61%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1448      2.25%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415         1168      1.81%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          851      1.32%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          576      0.89%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          378      0.59%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          276      0.43%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          167      0.26%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           96      0.15%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           79      0.12%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           74      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           37      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           25      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           20      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         64408                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        64408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.217659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.204522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.682687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            57481     89.25%     89.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1597      2.48%     91.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4036      6.27%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              953      1.48%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              260      0.40%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               54      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         64408                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              494351616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                21523520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66851008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               515875008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             71176384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2345.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       317.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2447.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    337.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  210757039500                       # Total gap between requests
system.mem_ctrls.avgGap                      22976.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     48998592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     54333120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     83033728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30159424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    277826752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     66851008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 232488446.830772310495                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 257799707.393020033836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 393978309.770387113094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 143100390.375925868750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1318231961.859601259232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 317194563.855866193771                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       765613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       955210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      1297405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       573690                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4468629                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1112131                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  30054958019                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45504507183                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  48401027306                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25082324571                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 216631304872                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5298595685626                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39256.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47638.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37306.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     43721.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48478.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4764362.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5884923660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3127922490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         21880765620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3296743200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16637075520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      93894615150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1861578720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       146583624360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        695.509764                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4044111615                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7037680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 199675313385                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7167060600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3809371665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         33270343680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2155792140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16637075520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      95080463100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        862969920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       158983076625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        754.342667                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1427164559                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7037680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 202292260441                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              24284                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        12143                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5837288.931895                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11285144.393695                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        12143    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    591117500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          12143                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   139874905500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  70882199500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3297460                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3297460                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3297460                       # number of overall hits
system.cpu1.icache.overall_hits::total        3297460                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      2251179                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2251179                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      2251179                       # number of overall misses
system.cpu1.icache.overall_misses::total      2251179                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 136247697484                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 136247697484                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 136247697484                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 136247697484                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5548639                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5548639                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5548639                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5548639                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.405717                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.405717                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.405717                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.405717                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60522.818258                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60522.818258                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60522.818258                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60522.818258                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       424466                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             3575                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   118.731748                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      2158962                       # number of writebacks
system.cpu1.icache.writebacks::total          2158962                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        92183                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        92183                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        92183                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        92183                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      2158996                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2158996                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      2158996                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2158996                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 128791778985                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 128791778985                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 128791778985                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 128791778985                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.389104                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.389104                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.389104                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.389104                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59653.551459                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59653.551459                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59653.551459                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59653.551459                       # average overall mshr miss latency
system.cpu1.icache.replacements               2158962                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3297460                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3297460                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      2251179                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2251179                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 136247697484                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 136247697484                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5548639                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5548639                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.405717                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.405717                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60522.818258                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60522.818258                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        92183                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        92183                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      2158996                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2158996                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 128791778985                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 128791778985                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.389104                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.389104                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59653.551459                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59653.551459                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999804                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6161336                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2159028                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.853755                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999804                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999994                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13256274                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13256274                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8712371                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8712371                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8712371                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8712371                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3691188                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3691188                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3691188                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3691188                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 230809161125                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 230809161125                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 230809161125                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 230809161125                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12403559                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12403559                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12403559                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12403559                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.297591                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.297591                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.297591                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.297591                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 62529.776626                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62529.776626                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 62529.776626                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62529.776626                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8643370                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         2809                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           118777                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            103                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.769728                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    27.271845                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1020726                       # number of writebacks
system.cpu1.dcache.writebacks::total          1020726                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2571572                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2571572                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2571572                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2571572                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1119616                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1119616                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1119616                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1119616                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  73792321394                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  73792321394                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  73792321394                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  73792321394                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.090266                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.090266                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.090266                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.090266                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 65908.598478                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65908.598478                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 65908.598478                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65908.598478                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1020726                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5194040                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5194040                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1310305                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1310305                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  79909563000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  79909563000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6504345                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6504345                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.201451                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.201451                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 60985.467506                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60985.467506                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       637890                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       637890                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       672415                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       672415                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  45134790000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  45134790000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.103379                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.103379                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 67123.413368                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67123.413368                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3518331                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3518331                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2380883                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2380883                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 150899598125                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 150899598125                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5899214                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5899214                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.403593                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.403593                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63379.678096                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63379.678096                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1933682                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1933682                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       447201                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       447201                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28657531394                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28657531394                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.075807                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.075807                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 64081.993095                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64081.993095                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        81503                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        81503                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        26589                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        26589                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    852815000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    852815000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       108092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       108092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.245985                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.245985                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32073.977961                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32073.977961                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        22791                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        22791                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3798                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3798                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     55040500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     55040500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.035137                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.035137                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14491.969458                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14491.969458                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        57906                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        57906                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        29051                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        29051                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    279407500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    279407500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        86957                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        86957                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.334085                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.334085                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9617.827269                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9617.827269                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        29049                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        29049                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    250411500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    250411500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.334062                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.334062                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8620.313952                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8620.313952                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       582000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       582000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       529000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       529000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        50559                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          50559                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        26838                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        26838                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    142022000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    142022000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        77397                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        77397                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.346758                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.346758                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5291.825024                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5291.825024                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        26836                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        26836                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    115146500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    115146500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.346732                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.346732                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4290.747503                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4290.747503                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.505619                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10096827                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1108890                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.105346                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.505619                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.984551                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984551                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26460869                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26460869                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 210757105000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5153515                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2362598                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4563373                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10716945                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8243209                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              55                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           98548                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         50723                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         149271                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           66                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           66                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           837805                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          837807                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3412132                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1741382                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3759                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3759                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3759247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4327565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6476934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3207973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17771719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    160391104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    176213312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    276348032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129007296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              741959744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20403349                       # Total snoops (count)
system.tol2bus.snoopTraffic                  84758272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         26216783                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.265750                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.486667                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19796512     75.51%     75.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5873450     22.40%     97.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 546806      2.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26216783                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11793344984                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2249558135                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1882046304                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1699946800                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3239876229                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            82564                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
