

================================================================
== Vivado HLS Report for 'parseEvents'
================================================================
* Date:           Sat Sep  1 14:12:15 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        abmofParseEvents
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    2|  10021|    2|  10021|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- loop_1  |    0|  10019|        21|          1|          1| 0 ~ 10000 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|    335|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|    577|    454|
|Memory           |       60|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     66|
|Register         |        0|      -|   1179|    128|
+-----------------+---------+-------+-------+-------+
|Total            |       60|      1|   1756|    983|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       60|      1|      6|      6|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |parseEvents_mux_3fYi_U2  |parseEvents_mux_3fYi  |        0|      0|    0|   15|
    |parseEvents_urem_eOg_U1  |parseEvents_urem_eOg  |        0|      0|  577|  439|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  577|  454|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |parseEvents_mul_mg8j_U3  |parseEvents_mul_mg8j  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |glPLSlices_V_0_U  |parseEvents_glPLSbkb  |       20|  0|   0|   240|  720|     1|       172800|
    |glPLSlices_V_1_U  |parseEvents_glPLSbkb  |       20|  0|   0|   240|  720|     1|       172800|
    |glPLSlices_V_2_U  |parseEvents_glPLSbkb  |       20|  0|   0|   240|  720|     1|       172800|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |       60|  0|   0|   720| 2160|     3|       518400|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_324_p2                       |     +    |      0|  0|  38|          31|           1|
    |localCnt_fu_469_p2                |     +    |      0|  0|  23|          16|           1|
    |tmp2_fu_445_p2                    |     +    |      0|  0|  25|          25|           1|
    |tmpTmpData_V_fu_591_p2            |     +    |      0|  0|  13|           1|           4|
    |tmp_19_fu_451_p2                  |     +    |      0|  0|  25|          25|          25|
    |tmp_21_fu_685_p2                  |     +    |      0|  0|  23|          16|           1|
    |tmp_8_fu_403_p2                   |     +    |      0|  0|  15|           9|           9|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |p_glPLActiveSliceIdx_3_fu_295_p2  |    and   |      0|  0|   2|           1|           1|
    |tmp_10_fu_330_p2                  |   icmp   |      0|  0|  18|          31|           1|
    |tmp_2_fu_231_p2                   |   icmp   |      0|  0|   8|           2|           1|
    |tmp_4_fu_249_p2                   |   icmp   |      0|  0|   9|           2|           3|
    |tmp_5_fu_319_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_217_p2                     |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |index_assign_1_1_fu_543_p2        |    or    |      0|  0|  17|          17|           2|
    |index_assign_1_2_fu_561_p2        |    or    |      0|  0|  17|          17|           2|
    |index_assign_1_s_fu_525_p2        |    or    |      0|  0|  17|          17|           1|
    |p_glPLActiveSliceIdx_1_fu_261_p2  |    or    |      0|  0|   2|           1|           1|
    |tmp1_fu_255_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_9_fu_275_p2                   |    or    |      0|  0|   2|           1|           1|
    |glPLActiveSliceIdx_V_2_fu_237_p3  |  select  |      0|  0|   3|           1|           3|
    |glPLActiveSliceIdx_V_4_fu_267_p3  |  select  |      0|  0|   3|           1|           1|
    |p_glPLActiveSliceIdx_2_fu_281_p3  |  select  |      0|  0|   2|           1|           2|
    |p_glPLActiveSliceIdx_s_fu_223_p3  |  select  |      0|  0|   2|           1|           1|
    |storemerge_fu_457_p3              |  select  |      0|  0|  25|           1|          25|
    |tmp_3_cast_fu_307_p3              |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_tmp_4_fu_289_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 335|         259|         136|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter20  |   9|          2|    1|          2|
    |data_blk_n                |   9|          2|    1|          2|
    |eventSlice_blk_n          |   9|          2|    1|          2|
    |p_07_rec_reg_202          |   9|          2|   31|         62|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  66|         14|   36|         74|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                   |    3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |    1|   0|    1|          0|
    |glCnt                                       |   16|   0|   16|          0|
    |glPLActiveSliceIdx_V                        |    2|   0|    2|          0|
    |glPLSlices_V_0_addr_reg_768                 |    8|   0|    8|          0|
    |glPLSlices_V_0_addr_reg_768_pp0_iter19_reg  |    8|   0|    8|          0|
    |glPLSlices_V_1_addr_reg_774                 |    8|   0|    8|          0|
    |glPLSlices_V_1_addr_reg_774_pp0_iter19_reg  |    8|   0|    8|          0|
    |glPLSlices_V_2_addr_reg_780                 |    8|   0|    8|          0|
    |glPLSlices_V_2_addr_reg_780_pp0_iter19_reg  |    8|   0|    8|          0|
    |i_op_assign_fu_134                          |   16|   0|   16|          0|
    |p_07_rec_reg_202                            |   31|   0|   31|          0|
    |sum                                         |    0|   0|   16|         16|
    |tmp_10_reg_732                              |    1|   0|    1|          0|
    |tmp_10_reg_732_pp0_iter1_reg                |    1|   0|    1|          0|
    |tmp_11_reg_744                              |    1|   0|    1|          0|
    |tmp_12_reg_786                              |    3|   0|    3|          0|
    |tmp_14_reg_753                              |   15|   0|   15|          0|
    |tmp_30_reg_790                              |  720|   0|  720|          0|
    |tmp_31_reg_758                              |    1|   0|    1|          0|
    |tmp_3_cast_reg_718                          |    4|   0|    9|          5|
    |tmp_5_reg_723                               |    1|   0|    1|          0|
    |tmp_8_reg_763                               |    9|   0|    9|          0|
    |tmp_s_reg_748                               |   15|   0|   15|          0|
    |x_reg_737                                   |   15|   0|   15|          0|
    |tmp_11_reg_744                              |   64|  32|    1|          0|
    |tmp_5_reg_723                               |   64|  32|    1|          0|
    |tmp_8_reg_763                               |   64|  32|    9|          0|
    |tmp_s_reg_748                               |   64|  32|   15|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       | 1179| 128|  970|         21|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   parseEvents   | return value |
|data_dout          |  in |   64|   ap_fifo  |       data      |    pointer   |
|data_empty_n       |  in |    1|   ap_fifo  |       data      |    pointer   |
|data_read          | out |    1|   ap_fifo  |       data      |    pointer   |
|eventsArraySize    |  in |   32|   ap_none  | eventsArraySize |    scalar    |
|eventSlice_din     | out |   32|   ap_fifo  |    eventSlice   |    pointer   |
|eventSlice_full_n  |  in |    1|   ap_fifo  |    eventSlice   |    pointer   |
|eventSlice_write   | out |    1|   ap_fifo  |    eventSlice   |    pointer   |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	23  / (!tmp_5)
	3  / (tmp_5)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	2  / true
23 --> 

* FSM state operations: 

 <State 1> : 6.81ns
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %data) nounwind, !map !100"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %eventsArraySize) nounwind, !map !104"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %eventSlice) nounwind, !map !110"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @parseEvents_str) nounwind"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%eventsArraySize_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %eventsArraySize) nounwind"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([240 x i720]* @glPLSlices_V_0, [240 x i720]* @glPLSlices_V_1, [240 x i720]* @glPLSlices_V_2, [1 x i8]* @p_str, [12 x i8]* @p_str11, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:146]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %data, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:146]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %eventSlice, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:146]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%glPLActiveSliceIdx_V_1 = load i2* @glPLActiveSliceIdx_V, align 1" [abmofParseEvents/src/abmof_hw_accel.cpp:147]
ST_1 : Operation 33 [1/1] (0.95ns)   --->   "%tmp = icmp eq i2 %glPLActiveSliceIdx_V_1, 0" [abmofParseEvents/src/abmof_hw_accel.cpp:147]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.99ns)   --->   "%p_glPLActiveSliceIdx_s = select i1 %tmp, i2 1, i2 %glPLActiveSliceIdx_V_1" [abmofParseEvents/src/abmof_hw_accel.cpp:147]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.95ns)   --->   "%tmp_2 = icmp eq i2 %p_glPLActiveSliceIdx_s, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:154]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.99ns)   --->   "%glPLActiveSliceIdx_V_2 = select i1 %tmp_2, i2 -2, i2 %p_glPLActiveSliceIdx_s" [abmofParseEvents/src/abmof_hw_accel.cpp:154]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_glPLActiveSliceIdx_3)   --->   "%tmp_3 = trunc i2 %glPLActiveSliceIdx_V_2 to i1" [abmofParseEvents/src/abmof_hw_accel.cpp:161]
ST_1 : Operation 38 [1/1] (0.95ns)   --->   "%tmp_4 = icmp eq i2 %glPLActiveSliceIdx_V_2, -2" [abmofParseEvents/src/abmof_hw_accel.cpp:161]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_glPLActiveSliceIdx_1)   --->   "%tmp1 = or i1 %tmp, %tmp_4" [abmofParseEvents/src/abmof_hw_accel.cpp:161]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_glPLActiveSliceIdx_1 = or i1 %tmp1, %tmp_2" [abmofParseEvents/src/abmof_hw_accel.cpp:161]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_glPLActiveSliceIdx_2)   --->   "%glPLActiveSliceIdx_V_4 = select i1 %tmp_4, i2 0, i2 -2" [abmofParseEvents/src/abmof_hw_accel.cpp:161]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_glPLActiveSliceIdx_2)   --->   "%tmp_9 = or i1 %tmp_4, %tmp_2" [abmofParseEvents/src/abmof_hw_accel.cpp:161]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_glPLActiveSliceIdx_2 = select i1 %tmp_9, i2 %glPLActiveSliceIdx_V_4, i2 1" [abmofParseEvents/src/abmof_hw_accel.cpp:161]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_glPLActiveSliceIdx_3)   --->   "%not_tmp_4 = xor i1 %tmp_4, true" [abmofParseEvents/src/abmof_hw_accel.cpp:161]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_glPLActiveSliceIdx_3 = and i1 %tmp_3, %not_tmp_4" [abmofParseEvents/src/abmof_hw_accel.cpp:161]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %p_glPLActiveSliceIdx_1, label %mergeST, label %._crit_edge195.new" [abmofParseEvents/src/abmof_hw_accel.cpp:161]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "store i2 %p_glPLActiveSliceIdx_2, i2* @glPLActiveSliceIdx_V, align 1" [abmofParseEvents/src/abmof_hw_accel.cpp:149]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "br label %._crit_edge195.new"
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%i_op_assign = alloca i16"
ST_1 : Operation 50 [1/1] (0.96ns)   --->   "%tmp_3_cast = select i1 %p_glPLActiveSliceIdx_3, i9 240, i9 0" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.76ns)   --->   "br label %0" [abmofParseEvents/src/abmof_hw_accel.cpp:185]

 <State 2> : 3.45ns
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_07_rec = phi i31 [ 0, %._crit_edge195.new ], [ %i, %accumulateHW.exit_ifconv ]"
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %p_07_rec to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:324]
ST_2 : Operation 54 [1/1] (2.47ns)   --->   "%tmp_5 = icmp slt i32 %i_cast, %eventsArraySize_read" [abmofParseEvents/src/abmof_hw_accel.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (2.52ns)   --->   "%i = add i31 %p_07_rec, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:324]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %1, label %4" [abmofParseEvents/src/abmof_hw_accel.cpp:185]
ST_2 : Operation 57 [1/1] (2.47ns)   --->   "%tmp_10 = icmp eq i31 %p_07_rec, 0" [abmofParseEvents/src/abmof_hw_accel.cpp:307]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 7.37ns
ST_3 : Operation 58 [1/1] (3.63ns)   --->   "%tmp_6 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %data) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:189]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%x = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %tmp_6, i32 17, i32 31)" [abmofParseEvents/src/abmof_hw_accel.cpp:190]
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_6, i32 1)" [abmofParseEvents/src/abmof_hw_accel.cpp:192]
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %2, label %accumulateHW.exit_ifconv" [abmofParseEvents/src/abmof_hw_accel.cpp:21->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_3 : Operation 62 [19/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_s = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %tmp_6, i32 2, i32 16)" [abmofParseEvents/src/abmof_hw_accel.cpp:189]
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_14 = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %tmp_6, i32 2, i32 16)" [abmofParseEvents/src/abmof_hw_accel.cpp:189]
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_6, i32 1)" [abmofParseEvents/src/abmof_hw_accel.cpp:189]

 <State 4> : 8.53ns
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%x_cast = zext i15 %x to i16" [abmofParseEvents/src/abmof_hw_accel.cpp:190]
ST_4 : Operation 67 [18/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_cast = zext i15 %x to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:190]
ST_4 : Operation 69 [1/1] (6.38ns)   --->   "%mul = mul i32 43691, %zext_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%newIndex1_cast = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %mul, i32 17, i32 25)" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_4 : Operation 71 [1/1] (1.82ns)   --->   "%tmp_8 = add i9 %tmp_3_cast, %newIndex1_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%i_op_assign_load = load i16* %i_op_assign" [abmofParseEvents/src/abmof_hw_accel.cpp:326]
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i16 %i_op_assign_load to i25" [abmofParseEvents/src/abmof_hw_accel.cpp:326]
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_16 = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %tmp_14, i8 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:317]
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i23 %tmp_16 to i25" [abmofParseEvents/src/abmof_hw_accel.cpp:317]
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sum_load = load i16* @sum, align 2" [abmofParseEvents/src/abmof_hw_accel.cpp:317]
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_23_cast = sext i16 %sum_load to i25" [abmofParseEvents/src/abmof_hw_accel.cpp:317]
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_17 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 %tmp_31, i16 %x_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:189]
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i17 %tmp_17 to i25" [abmofParseEvents/src/abmof_hw_accel.cpp:317]
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i25 %tmp_21_cast, %tmp_23_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:317]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (4.16ns) (root node of TernaryAdder)   --->   "%tmp_19 = add i25 %tmp2, %tmp_20_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:317]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (0.73ns)   --->   "%storemerge = select i1 %tmp_10, i25 %tmp_15_cast, i25 %tmp_19" [abmofParseEvents/src/abmof_hw_accel.cpp:307]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%storemerge_cast = sext i25 %storemerge to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:307]
ST_4 : Operation 84 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %eventSlice, i32 %storemerge_cast) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:310]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 85 [1/1] (2.07ns)   --->   "%localCnt = add i16 %i_op_assign_load, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:326]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "store i16 %localCnt, i16* %i_op_assign" [abmofParseEvents/src/abmof_hw_accel.cpp:326]

 <State 5> : 3.74ns
ST_5 : Operation 87 [17/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 3.74ns
ST_6 : Operation 88 [16/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 3.74ns
ST_7 : Operation 89 [15/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 3.74ns
ST_8 : Operation 90 [14/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 3.74ns
ST_9 : Operation 91 [13/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 3.74ns
ST_10 : Operation 92 [12/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 3.74ns
ST_11 : Operation 93 [11/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 3.74ns
ST_12 : Operation 94 [10/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 3.74ns
ST_13 : Operation 95 [9/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 3.74ns
ST_14 : Operation 96 [8/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 3.74ns
ST_15 : Operation 97 [7/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 3.74ns
ST_16 : Operation 98 [6/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 3.74ns
ST_17 : Operation 99 [5/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 3.74ns
ST_18 : Operation 100 [4/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 3.74ns
ST_19 : Operation 101 [3/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 3.74ns
ST_20 : Operation 102 [2/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_8_cast = sext i9 %tmp_8 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%glPLSlices_V_0_addr = getelementptr [240 x i720]* @glPLSlices_V_0, i64 0, i64 %tmp_8_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "%glPLSlices_V_1_addr = getelementptr [240 x i720]* @glPLSlices_V_1, i64 0, i64 %tmp_8_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%glPLSlices_V_2_addr = getelementptr [240 x i720]* @glPLSlices_V_2, i64 0, i64 %tmp_8_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_20 : Operation 107 [2/2] (3.25ns)   --->   "%glPLSlices_V_0_load = load i720* %glPLSlices_V_0_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 240> <RAM>
ST_20 : Operation 108 [2/2] (3.25ns)   --->   "%glPLSlices_V_1_load = load i720* %glPLSlices_V_1_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 240> <RAM>
ST_20 : Operation 109 [2/2] (3.25ns)   --->   "%glPLSlices_V_2_load = load i720* %glPLSlices_V_2_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 240> <RAM>

 <State 21> : 7.25ns
ST_21 : Operation 110 [1/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 111 [1/1] (0.00ns)   --->   "%arrayNo_cast3 = zext i15 %arrayNo to i16" [abmofParseEvents/src/abmof_hw_accel.cpp:190]
ST_21 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i15 %arrayNo to i3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]
ST_21 : Operation 113 [1/2] (3.25ns)   --->   "%glPLSlices_V_0_load = load i720* %glPLSlices_V_0_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 240> <RAM>
ST_21 : Operation 114 [1/2] (3.25ns)   --->   "%glPLSlices_V_1_load = load i720* %glPLSlices_V_1_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 240> <RAM>
ST_21 : Operation 115 [1/2] (3.25ns)   --->   "%glPLSlices_V_2_load = load i720* %glPLSlices_V_2_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 240> <RAM>
ST_21 : Operation 116 [1/1] (1.77ns)   --->   "%tmpData_V = call i720 @_ssdm_op_Mux.ap_auto.3i720.i16(i720 %glPLSlices_V_0_load, i720 %glPLSlices_V_1_load, i720 %glPLSlices_V_2_load, i16 %arrayNo_cast3) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_7 = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_s, i2 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i17 %tmp_7 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i720.i32(i720 %tmpData_V, i32 %tmp_14_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%index_assign_1_s = or i17 %tmp_7, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%index_assign_1_cast = zext i17 %index_assign_1_s to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i720.i32(i720 %tmpData_V, i32 %index_assign_1_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%index_assign_1_1 = or i17 %tmp_7, 2" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%index_assign_1_1_cas = zext i17 %index_assign_1_1 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i720.i32(i720 %tmpData_V, i32 %index_assign_1_1_cas)" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%index_assign_1_2 = or i17 %tmp_7, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%index_assign_1_2_cas = zext i17 %index_assign_1_2 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i720.i32(i720 %tmpData_V, i32 %index_assign_1_2_cas)" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_4_3 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_20, i1 %tmp_18, i1 %tmp_15, i1 %tmp_13)" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 130 [1/1] (1.73ns)   --->   "%tmpTmpData_V = add i4 1, %p_Result_4_3" [abmofParseEvents/src/abmof_hw_accel.cpp:31->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i4 %tmpTmpData_V to i1" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%p_Repl2_1 = zext i1 %tmp_23 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_24 = call i720 @_ssdm_op_BitSet.i720.i720.i32.i64(i720 %tmpData_V, i32 %tmp_14_cast, i64 %p_Repl2_1)" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V, i32 1)" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%p_Repl2_1_1 = zext i1 %tmp_25 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_26 = call i720 @_ssdm_op_BitSet.i720.i720.i32.i64(i720 %tmp_24, i32 %index_assign_1_cast, i64 %p_Repl2_1_1)" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V, i32 2)" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%p_Repl2_1_2 = zext i1 %tmp_27 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_28 = call i720 @_ssdm_op_BitSet.i720.i720.i32.i64(i720 %tmp_26, i32 %index_assign_1_1_cas, i64 %p_Repl2_1_2)" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V, i32 3)" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%p_Repl2_1_3 = zext i1 %tmp_29 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_30 = call i720 @_ssdm_op_BitSet.i720.i720.i32.i64(i720 %tmp_28, i32 %index_assign_1_2_cas, i64 %p_Repl2_1_3)" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 143 [1/1] (1.13ns)   --->   "switch i3 %tmp_12, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]" [abmofParseEvents/src/abmof_hw_accel.cpp:36->abmofParseEvents/src/abmof_hw_accel.cpp:196]

 <State 22> : 3.25ns
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:186]
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str13) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:186]
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:187]
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 10000, i32 5000, [1 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:188]
ST_22 : Operation 148 [1/1] (3.25ns)   --->   "store i720 %tmp_30, i720* %glPLSlices_V_1_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:36->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 240> <RAM>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents/src/abmof_hw_accel.cpp:36->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_22 : Operation 150 [1/1] (3.25ns)   --->   "store i720 %tmp_30, i720* %glPLSlices_V_0_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:36->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 240> <RAM>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents/src/abmof_hw_accel.cpp:36->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_22 : Operation 152 [1/1] (3.25ns)   --->   "store i720 %tmp_30, i720* %glPLSlices_V_2_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:36->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 240> <RAM>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents/src/abmof_hw_accel.cpp:36->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "br label %accumulateHW.exit_ifconv" [abmofParseEvents/src/abmof_hw_accel.cpp:37->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%glCnt_load = load i16* @glCnt, align 2" [abmofParseEvents/src/abmof_hw_accel.cpp:327]
ST_22 : Operation 156 [1/1] (2.07ns)   --->   "%tmp_21 = add i16 %glCnt_load, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:327]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "store i16 %tmp_21, i16* @glCnt, align 2" [abmofParseEvents/src/abmof_hw_accel.cpp:327]
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str13, i32 %tmp_1) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:328]
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "br label %0" [abmofParseEvents/src/abmof_hw_accel.cpp:185]

 <State 23> : 0.00ns
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [abmofParseEvents/src/abmof_hw_accel.cpp:330]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ eventsArraySize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eventSlice]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ glPLActiveSliceIdx_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ glPLSlices_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ glPLSlices_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ glPLSlices_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ glCnt]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_24            (specbitsmap      ) [ 000000000000000000000000]
StgValue_25            (specbitsmap      ) [ 000000000000000000000000]
StgValue_26            (specbitsmap      ) [ 000000000000000000000000]
StgValue_27            (spectopmodule    ) [ 000000000000000000000000]
eventsArraySize_read   (read             ) [ 001111111111111111111110]
StgValue_29            (specmemcore      ) [ 000000000000000000000000]
StgValue_30            (specinterface    ) [ 000000000000000000000000]
StgValue_31            (specinterface    ) [ 000000000000000000000000]
glPLActiveSliceIdx_V_1 (load             ) [ 000000000000000000000000]
tmp                    (icmp             ) [ 000000000000000000000000]
p_glPLActiveSliceIdx_s (select           ) [ 000000000000000000000000]
tmp_2                  (icmp             ) [ 000000000000000000000000]
glPLActiveSliceIdx_V_2 (select           ) [ 000000000000000000000000]
tmp_3                  (trunc            ) [ 000000000000000000000000]
tmp_4                  (icmp             ) [ 000000000000000000000000]
tmp1                   (or               ) [ 000000000000000000000000]
p_glPLActiveSliceIdx_1 (or               ) [ 010000000000000000000000]
glPLActiveSliceIdx_V_4 (select           ) [ 000000000000000000000000]
tmp_9                  (or               ) [ 000000000000000000000000]
p_glPLActiveSliceIdx_2 (select           ) [ 000000000000000000000000]
not_tmp_4              (xor              ) [ 000000000000000000000000]
p_glPLActiveSliceIdx_3 (and              ) [ 000000000000000000000000]
StgValue_46            (br               ) [ 000000000000000000000000]
StgValue_47            (store            ) [ 000000000000000000000000]
StgValue_48            (br               ) [ 000000000000000000000000]
i_op_assign            (alloca           ) [ 001111111111111111111110]
tmp_3_cast             (select           ) [ 001111111111111111111110]
StgValue_51            (br               ) [ 011111111111111111111110]
p_07_rec               (phi              ) [ 001000000000000000000000]
i_cast                 (zext             ) [ 000000000000000000000000]
tmp_5                  (icmp             ) [ 001111111111111111111110]
i                      (add              ) [ 011111111111111111111110]
StgValue_56            (br               ) [ 000000000000000000000000]
tmp_10                 (icmp             ) [ 001110000000000000000000]
tmp_6                  (read             ) [ 000000000000000000000000]
x                      (partselect       ) [ 001011111111111111111100]
tmp_11                 (bitselect        ) [ 001111111111111111111110]
StgValue_61            (br               ) [ 000000000000000000000000]
tmp_s                  (partselect       ) [ 001011111111111111111100]
tmp_14                 (partselect       ) [ 001010000000000000000000]
tmp_31                 (bitselect        ) [ 001010000000000000000000]
x_cast                 (zext             ) [ 000000000000000000000000]
zext_cast              (zext             ) [ 000000000000000000000000]
mul                    (mul              ) [ 000000000000000000000000]
newIndex1_cast         (partselect       ) [ 000000000000000000000000]
tmp_8                  (add              ) [ 001001111111111111111000]
i_op_assign_load       (load             ) [ 000000000000000000000000]
tmp_15_cast            (zext             ) [ 000000000000000000000000]
tmp_16                 (bitconcatenate   ) [ 000000000000000000000000]
tmp_21_cast            (zext             ) [ 000000000000000000000000]
sum_load               (load             ) [ 000000000000000000000000]
tmp_23_cast            (sext             ) [ 000000000000000000000000]
tmp_17                 (bitconcatenate   ) [ 000000000000000000000000]
tmp_20_cast            (zext             ) [ 000000000000000000000000]
tmp2                   (add              ) [ 000000000000000000000000]
tmp_19                 (add              ) [ 000000000000000000000000]
storemerge             (select           ) [ 000000000000000000000000]
storemerge_cast        (sext             ) [ 000000000000000000000000]
StgValue_84            (write            ) [ 000000000000000000000000]
localCnt               (add              ) [ 000000000000000000000000]
StgValue_86            (store            ) [ 000000000000000000000000]
tmp_8_cast             (sext             ) [ 000000000000000000000000]
glPLSlices_V_0_addr    (getelementptr    ) [ 001000000000000000000110]
glPLSlices_V_1_addr    (getelementptr    ) [ 001000000000000000000110]
glPLSlices_V_2_addr    (getelementptr    ) [ 001000000000000000000110]
arrayNo                (urem             ) [ 000000000000000000000000]
arrayNo_cast3          (zext             ) [ 000000000000000000000000]
tmp_12                 (trunc            ) [ 001000000000000000000010]
glPLSlices_V_0_load    (load             ) [ 000000000000000000000000]
glPLSlices_V_1_load    (load             ) [ 000000000000000000000000]
glPLSlices_V_2_load    (load             ) [ 000000000000000000000000]
tmpData_V              (mux              ) [ 000000000000000000000000]
tmp_7                  (bitconcatenate   ) [ 000000000000000000000000]
tmp_14_cast            (zext             ) [ 000000000000000000000000]
tmp_13                 (bitselect        ) [ 000000000000000000000000]
index_assign_1_s       (or               ) [ 000000000000000000000000]
index_assign_1_cast    (zext             ) [ 000000000000000000000000]
tmp_15                 (bitselect        ) [ 000000000000000000000000]
index_assign_1_1       (or               ) [ 000000000000000000000000]
index_assign_1_1_cas   (zext             ) [ 000000000000000000000000]
tmp_18                 (bitselect        ) [ 000000000000000000000000]
index_assign_1_2       (or               ) [ 000000000000000000000000]
index_assign_1_2_cas   (zext             ) [ 000000000000000000000000]
tmp_20                 (bitselect        ) [ 000000000000000000000000]
p_Result_4_3           (bitconcatenate   ) [ 000000000000000000000000]
tmpTmpData_V           (add              ) [ 000000000000000000000000]
tmp_23                 (trunc            ) [ 000000000000000000000000]
p_Repl2_1              (zext             ) [ 000000000000000000000000]
tmp_24                 (bitset           ) [ 000000000000000000000000]
tmp_25                 (bitselect        ) [ 000000000000000000000000]
p_Repl2_1_1            (zext             ) [ 000000000000000000000000]
tmp_26                 (bitset           ) [ 000000000000000000000000]
tmp_27                 (bitselect        ) [ 000000000000000000000000]
p_Repl2_1_2            (zext             ) [ 000000000000000000000000]
tmp_28                 (bitset           ) [ 000000000000000000000000]
tmp_29                 (bitselect        ) [ 000000000000000000000000]
p_Repl2_1_3            (zext             ) [ 000000000000000000000000]
tmp_30                 (bitset           ) [ 001000000000000000000010]
StgValue_143           (switch           ) [ 000000000000000000000000]
StgValue_144           (specloopname     ) [ 000000000000000000000000]
tmp_1                  (specregionbegin  ) [ 000000000000000000000000]
StgValue_146           (specpipeline     ) [ 000000000000000000000000]
StgValue_147           (speclooptripcount) [ 000000000000000000000000]
StgValue_148           (store            ) [ 000000000000000000000000]
StgValue_149           (br               ) [ 000000000000000000000000]
StgValue_150           (store            ) [ 000000000000000000000000]
StgValue_151           (br               ) [ 000000000000000000000000]
StgValue_152           (store            ) [ 000000000000000000000000]
StgValue_153           (br               ) [ 000000000000000000000000]
StgValue_154           (br               ) [ 000000000000000000000000]
glCnt_load             (load             ) [ 000000000000000000000000]
tmp_21                 (add              ) [ 000000000000000000000000]
StgValue_157           (store            ) [ 000000000000000000000000]
empty                  (specregionend    ) [ 000000000000000000000000]
StgValue_159           (br               ) [ 011111111111111111111110]
StgValue_160           (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="eventsArraySize">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eventsArraySize"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="eventSlice">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eventSlice"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="glPLActiveSliceIdx_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLActiveSliceIdx_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="glPLSlices_V_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_V_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="glPLSlices_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_V_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="glPLSlices_V_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_V_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sum">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="glCnt">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glCnt"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="parseEvents_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i1.i16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i720.i16"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i15.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i720.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i720.i720.i32.i64"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="i_op_assign_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_op_assign/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="eventsArraySize_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eventsArraySize_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_6_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="StgValue_84_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="25" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_84/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="glPLSlices_V_0_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="720" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="9" slack="0"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_V_0_addr/20 "/>
</bind>
</comp>

<comp id="164" class="1004" name="glPLSlices_V_1_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="720" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="9" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_V_1_addr/20 "/>
</bind>
</comp>

<comp id="171" class="1004" name="glPLSlices_V_2_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="720" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="9" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_V_2_addr/20 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="720" slack="2147483647"/>
<pin id="196" dir="0" index="3" bw="8" slack="2"/>
<pin id="197" dir="0" index="4" bw="720" slack="1"/>
<pin id="181" dir="1" index="2" bw="720" slack="0"/>
<pin id="198" dir="1" index="5" bw="720" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_V_0_load/20 StgValue_150/22 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="720" slack="2147483647"/>
<pin id="193" dir="0" index="3" bw="8" slack="2"/>
<pin id="194" dir="0" index="4" bw="720" slack="1"/>
<pin id="186" dir="1" index="2" bw="720" slack="0"/>
<pin id="195" dir="1" index="5" bw="720" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_V_1_load/20 StgValue_148/22 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="720" slack="2147483647"/>
<pin id="199" dir="0" index="3" bw="8" slack="2"/>
<pin id="200" dir="0" index="4" bw="720" slack="1"/>
<pin id="191" dir="1" index="2" bw="720" slack="0"/>
<pin id="201" dir="1" index="5" bw="720" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_V_2_load/20 StgValue_152/22 "/>
</bind>
</comp>

<comp id="202" class="1005" name="p_07_rec_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="31" slack="1"/>
<pin id="204" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_07_rec (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_07_rec_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="31" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_07_rec/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="glPLActiveSliceIdx_V_1_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLActiveSliceIdx_V_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="0" index="1" bw="2" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_glPLActiveSliceIdx_s_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="2" slack="0"/>
<pin id="226" dir="0" index="2" bw="2" slack="0"/>
<pin id="227" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_glPLActiveSliceIdx_s/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="0"/>
<pin id="233" dir="0" index="1" bw="2" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="glPLActiveSliceIdx_V_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="2" slack="0"/>
<pin id="240" dir="0" index="2" bw="2" slack="0"/>
<pin id="241" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="glPLActiveSliceIdx_V_2/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_3_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="0"/>
<pin id="247" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_4_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="0" index="1" bw="2" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_glPLActiveSliceIdx_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_glPLActiveSliceIdx_1/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="glPLActiveSliceIdx_V_4_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="2" slack="0"/>
<pin id="270" dir="0" index="2" bw="2" slack="0"/>
<pin id="271" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="glPLActiveSliceIdx_V_4/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_9_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_glPLActiveSliceIdx_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="2" slack="0"/>
<pin id="284" dir="0" index="2" bw="2" slack="0"/>
<pin id="285" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_glPLActiveSliceIdx_2/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="not_tmp_4_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_4/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_glPLActiveSliceIdx_3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_glPLActiveSliceIdx_3/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="StgValue_47_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="0" index="1" bw="2" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_3_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="9" slack="0"/>
<pin id="310" dir="0" index="2" bw="9" slack="0"/>
<pin id="311" dir="1" index="3" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_cast/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="i_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="31" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_5_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="i_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="31" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_10_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="31" slack="0"/>
<pin id="332" dir="0" index="1" bw="31" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="x_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="15" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_11_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="15" slack="0"/>
<pin id="356" dir="0" index="1" bw="3" slack="0"/>
<pin id="357" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="arrayNo/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_s_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="15" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="0" index="2" bw="3" slack="0"/>
<pin id="364" dir="0" index="3" bw="6" slack="0"/>
<pin id="365" dir="1" index="4" bw="15" slack="18"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_14_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="15" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="0"/>
<pin id="373" dir="0" index="2" bw="3" slack="0"/>
<pin id="374" dir="0" index="3" bw="6" slack="0"/>
<pin id="375" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_31_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="64" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="x_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="15" slack="1"/>
<pin id="390" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="15" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="newIndex1_cast_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="6" slack="0"/>
<pin id="398" dir="0" index="3" bw="6" slack="0"/>
<pin id="399" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex1_cast/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_8_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="3"/>
<pin id="405" dir="0" index="1" bw="9" slack="0"/>
<pin id="406" dir="1" index="2" bw="9" slack="16"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="i_op_assign_load_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="3"/>
<pin id="410" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_op_assign_load/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_15_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_16_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="23" slack="0"/>
<pin id="417" dir="0" index="1" bw="15" slack="1"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_21_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="23" slack="0"/>
<pin id="424" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sum_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_23_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_cast/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_17_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="17" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="1"/>
<pin id="437" dir="0" index="2" bw="15" slack="0"/>
<pin id="438" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_20_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="17" slack="0"/>
<pin id="443" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="23" slack="0"/>
<pin id="447" dir="0" index="1" bw="16" slack="0"/>
<pin id="448" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_19_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="25" slack="0"/>
<pin id="453" dir="0" index="1" bw="17" slack="0"/>
<pin id="454" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="storemerge_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="2"/>
<pin id="459" dir="0" index="1" bw="25" slack="0"/>
<pin id="460" dir="0" index="2" bw="25" slack="0"/>
<pin id="461" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="storemerge_cast_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="25" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="storemerge_cast/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="localCnt_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="localCnt/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="StgValue_86_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="0"/>
<pin id="477" dir="0" index="1" bw="16" slack="3"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_86/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_8_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="16"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/20 "/>
</bind>
</comp>

<comp id="486" class="1004" name="arrayNo_cast3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="0"/>
<pin id="488" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast3/21 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_12_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="0"/>
<pin id="492" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/21 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmpData_V_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="720" slack="0"/>
<pin id="496" dir="0" index="1" bw="720" slack="0"/>
<pin id="497" dir="0" index="2" bw="720" slack="0"/>
<pin id="498" dir="0" index="3" bw="720" slack="0"/>
<pin id="499" dir="0" index="4" bw="3" slack="0"/>
<pin id="500" dir="1" index="5" bw="720" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmpData_V/21 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_7_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="17" slack="0"/>
<pin id="508" dir="0" index="1" bw="15" slack="18"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/21 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_14_cast_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="17" slack="0"/>
<pin id="515" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/21 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_13_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="720" slack="0"/>
<pin id="520" dir="0" index="2" bw="17" slack="0"/>
<pin id="521" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/21 "/>
</bind>
</comp>

<comp id="525" class="1004" name="index_assign_1_s_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="17" slack="0"/>
<pin id="527" dir="0" index="1" bw="17" slack="0"/>
<pin id="528" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="index_assign_1_s/21 "/>
</bind>
</comp>

<comp id="531" class="1004" name="index_assign_1_cast_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="17" slack="0"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_1_cast/21 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_15_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="720" slack="0"/>
<pin id="538" dir="0" index="2" bw="17" slack="0"/>
<pin id="539" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/21 "/>
</bind>
</comp>

<comp id="543" class="1004" name="index_assign_1_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="17" slack="0"/>
<pin id="545" dir="0" index="1" bw="17" slack="0"/>
<pin id="546" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="index_assign_1_1/21 "/>
</bind>
</comp>

<comp id="549" class="1004" name="index_assign_1_1_cas_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="17" slack="0"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_1_1_cas/21 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_18_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="720" slack="0"/>
<pin id="556" dir="0" index="2" bw="17" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/21 "/>
</bind>
</comp>

<comp id="561" class="1004" name="index_assign_1_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="17" slack="0"/>
<pin id="563" dir="0" index="1" bw="17" slack="0"/>
<pin id="564" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="index_assign_1_2/21 "/>
</bind>
</comp>

<comp id="567" class="1004" name="index_assign_1_2_cas_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="17" slack="0"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_1_2_cas/21 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_20_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="720" slack="0"/>
<pin id="574" dir="0" index="2" bw="17" slack="0"/>
<pin id="575" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/21 "/>
</bind>
</comp>

<comp id="579" class="1004" name="p_Result_4_3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="0" index="3" bw="1" slack="0"/>
<pin id="584" dir="0" index="4" bw="1" slack="0"/>
<pin id="585" dir="1" index="5" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4_3/21 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmpTmpData_V_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="4" slack="0"/>
<pin id="594" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpTmpData_V/21 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_23_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/21 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_Repl2_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Repl2_1/21 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_24_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="720" slack="0"/>
<pin id="607" dir="0" index="1" bw="720" slack="0"/>
<pin id="608" dir="0" index="2" bw="17" slack="0"/>
<pin id="609" dir="0" index="3" bw="1" slack="0"/>
<pin id="610" dir="1" index="4" bw="720" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_24/21 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_25_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="4" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/21 "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_Repl2_1_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Repl2_1_1/21 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_26_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="720" slack="0"/>
<pin id="629" dir="0" index="1" bw="720" slack="0"/>
<pin id="630" dir="0" index="2" bw="17" slack="0"/>
<pin id="631" dir="0" index="3" bw="1" slack="0"/>
<pin id="632" dir="1" index="4" bw="720" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_26/21 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_27_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="4" slack="0"/>
<pin id="640" dir="0" index="2" bw="3" slack="0"/>
<pin id="641" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/21 "/>
</bind>
</comp>

<comp id="645" class="1004" name="p_Repl2_1_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Repl2_1_2/21 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_28_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="720" slack="0"/>
<pin id="651" dir="0" index="1" bw="720" slack="0"/>
<pin id="652" dir="0" index="2" bw="17" slack="0"/>
<pin id="653" dir="0" index="3" bw="1" slack="0"/>
<pin id="654" dir="1" index="4" bw="720" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_28/21 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_29_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="4" slack="0"/>
<pin id="662" dir="0" index="2" bw="3" slack="0"/>
<pin id="663" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/21 "/>
</bind>
</comp>

<comp id="667" class="1004" name="p_Repl2_1_3_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Repl2_1_3/21 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_30_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="720" slack="0"/>
<pin id="673" dir="0" index="1" bw="720" slack="0"/>
<pin id="674" dir="0" index="2" bw="17" slack="0"/>
<pin id="675" dir="0" index="3" bw="1" slack="0"/>
<pin id="676" dir="1" index="4" bw="720" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_30/21 "/>
</bind>
</comp>

<comp id="681" class="1004" name="glCnt_load_load_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="0"/>
<pin id="683" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glCnt_load/22 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_21_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="16" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/22 "/>
</bind>
</comp>

<comp id="691" class="1004" name="StgValue_157_store_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="16" slack="0"/>
<pin id="693" dir="0" index="1" bw="16" slack="0"/>
<pin id="694" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_157/22 "/>
</bind>
</comp>

<comp id="697" class="1007" name="mul_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="0" index="1" bw="15" slack="0"/>
<pin id="700" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="704" class="1005" name="eventsArraySize_read_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eventsArraySize_read "/>
</bind>
</comp>

<comp id="712" class="1005" name="i_op_assign_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="3"/>
<pin id="714" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="i_op_assign "/>
</bind>
</comp>

<comp id="718" class="1005" name="tmp_3_cast_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="9" slack="3"/>
<pin id="720" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="723" class="1005" name="tmp_5_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="1"/>
<pin id="725" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="727" class="1005" name="i_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="31" slack="0"/>
<pin id="729" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="732" class="1005" name="tmp_10_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="1"/>
<pin id="734" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="737" class="1005" name="x_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="15" slack="1"/>
<pin id="739" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="744" class="1005" name="tmp_11_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="748" class="1005" name="tmp_s_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="15" slack="18"/>
<pin id="750" dir="1" index="1" bw="15" slack="18"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="753" class="1005" name="tmp_14_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="15" slack="1"/>
<pin id="755" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="758" class="1005" name="tmp_31_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="763" class="1005" name="tmp_8_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="9" slack="16"/>
<pin id="765" dir="1" index="1" bw="9" slack="16"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="768" class="1005" name="glPLSlices_V_0_addr_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="1"/>
<pin id="770" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_V_0_addr "/>
</bind>
</comp>

<comp id="774" class="1005" name="glPLSlices_V_1_addr_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="1"/>
<pin id="776" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_V_1_addr "/>
</bind>
</comp>

<comp id="780" class="1005" name="glPLSlices_V_2_addr_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="1"/>
<pin id="782" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_V_2_addr "/>
</bind>
</comp>

<comp id="786" class="1005" name="tmp_12_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="3" slack="1"/>
<pin id="788" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="790" class="1005" name="tmp_30_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="720" slack="1"/>
<pin id="792" dir="1" index="1" bw="720" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="48" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="58" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="86" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="90" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="90" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="90" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="157" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="164" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="171" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="205"><net_src comp="54" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="213" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="223" pin="3"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="237" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="44" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="217" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="249" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="231" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="249" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="249" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="231" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="267" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="249" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="245" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="281" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="6" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="295" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="50" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="52" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="206" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="206" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="56" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="206" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="60" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="144" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="62" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="64" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="351"><net_src comp="66" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="144" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="48" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="336" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="68" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="60" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="144" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="70" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="72" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="376"><net_src comp="60" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="144" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="70" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="72" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="385"><net_src comp="66" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="144" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="48" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="400"><net_src comp="76" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="62" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="402"><net_src comp="78" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="407"><net_src comp="394" pin="4"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="408" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="80" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="82" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="425"><net_src comp="415" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="14" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="84" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="388" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="444"><net_src comp="434" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="422" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="430" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="441" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="411" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="451" pin="2"/><net_sink comp="457" pin=2"/></net>

<net id="467"><net_src comp="457" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="473"><net_src comp="408" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="88" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="480" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="489"><net_src comp="354" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="354" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="501"><net_src comp="92" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="178" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="183" pin="2"/><net_sink comp="494" pin=2"/></net>

<net id="504"><net_src comp="188" pin="2"/><net_sink comp="494" pin=3"/></net>

<net id="505"><net_src comp="486" pin="1"/><net_sink comp="494" pin=4"/></net>

<net id="511"><net_src comp="94" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="40" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="516"><net_src comp="506" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="96" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="494" pin="5"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="513" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="506" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="98" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="96" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="494" pin="5"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="531" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="506" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="100" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="96" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="494" pin="5"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="549" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="506" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="102" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="561" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="96" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="494" pin="5"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="567" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="586"><net_src comp="104" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="571" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="553" pin="3"/><net_sink comp="579" pin=2"/></net>

<net id="589"><net_src comp="535" pin="3"/><net_sink comp="579" pin=3"/></net>

<net id="590"><net_src comp="517" pin="3"/><net_sink comp="579" pin=4"/></net>

<net id="595"><net_src comp="106" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="579" pin="5"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="597" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="611"><net_src comp="108" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="494" pin="5"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="513" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="601" pin="1"/><net_sink comp="605" pin=3"/></net>

<net id="620"><net_src comp="110" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="591" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="48" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="633"><net_src comp="108" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="605" pin="4"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="531" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="623" pin="1"/><net_sink comp="627" pin=3"/></net>

<net id="642"><net_src comp="110" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="591" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="70" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="648"><net_src comp="637" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="655"><net_src comp="108" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="627" pin="4"/><net_sink comp="649" pin=1"/></net>

<net id="657"><net_src comp="549" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="658"><net_src comp="645" pin="1"/><net_sink comp="649" pin=3"/></net>

<net id="664"><net_src comp="110" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="591" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="112" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="670"><net_src comp="659" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="677"><net_src comp="108" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="649" pin="4"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="567" pin="1"/><net_sink comp="671" pin=2"/></net>

<net id="680"><net_src comp="667" pin="1"/><net_sink comp="671" pin=3"/></net>

<net id="684"><net_src comp="16" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="681" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="88" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="685" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="16" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="74" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="391" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="703"><net_src comp="697" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="707"><net_src comp="138" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="715"><net_src comp="134" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="721"><net_src comp="307" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="726"><net_src comp="319" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="324" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="735"><net_src comp="330" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="740"><net_src comp="336" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="747"><net_src comp="346" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="360" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="756"><net_src comp="370" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="761"><net_src comp="380" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="766"><net_src comp="403" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="771"><net_src comp="157" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="178" pin=3"/></net>

<net id="777"><net_src comp="164" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="183" pin=3"/></net>

<net id="783"><net_src comp="171" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="188" pin=3"/></net>

<net id="789"><net_src comp="490" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="671" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="178" pin=4"/></net>

<net id="796"><net_src comp="790" pin="1"/><net_sink comp="188" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: eventSlice | {4 }
	Port: glPLActiveSliceIdx_V | {1 }
	Port: glPLSlices_V_0 | {22 }
	Port: glPLSlices_V_1 | {22 }
	Port: glPLSlices_V_2 | {22 }
	Port: glCnt | {22 }
 - Input state : 
	Port: parseEvents : data | {3 }
	Port: parseEvents : eventsArraySize | {1 }
	Port: parseEvents : glPLActiveSliceIdx_V | {1 }
	Port: parseEvents : glPLSlices_V_0 | {20 21 }
	Port: parseEvents : glPLSlices_V_1 | {20 21 }
	Port: parseEvents : glPLSlices_V_2 | {20 21 }
	Port: parseEvents : sum | {4 }
	Port: parseEvents : glCnt | {22 }
  - Chain level:
	State 1
		tmp : 1
		p_glPLActiveSliceIdx_s : 2
		tmp_2 : 3
		glPLActiveSliceIdx_V_2 : 4
		tmp_3 : 5
		tmp_4 : 5
		tmp1 : 6
		p_glPLActiveSliceIdx_1 : 6
		glPLActiveSliceIdx_V_4 : 6
		tmp_9 : 6
		p_glPLActiveSliceIdx_2 : 6
		not_tmp_4 : 6
		p_glPLActiveSliceIdx_3 : 6
		StgValue_46 : 6
		StgValue_47 : 7
		tmp_3_cast : 6
	State 2
		i_cast : 1
		tmp_5 : 2
		i : 1
		StgValue_56 : 3
		tmp_10 : 1
	State 3
		StgValue_61 : 1
		arrayNo : 1
	State 4
		mul : 1
		newIndex1_cast : 2
		tmp_8 : 3
		tmp_15_cast : 1
		tmp_21_cast : 1
		tmp_23_cast : 1
		tmp_17 : 1
		tmp_20_cast : 2
		tmp2 : 2
		tmp_19 : 3
		storemerge : 4
		storemerge_cast : 5
		StgValue_84 : 6
		localCnt : 1
		StgValue_86 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		glPLSlices_V_0_addr : 1
		glPLSlices_V_1_addr : 1
		glPLSlices_V_2_addr : 1
		glPLSlices_V_0_load : 2
		glPLSlices_V_1_load : 2
		glPLSlices_V_2_load : 2
	State 21
		arrayNo_cast3 : 1
		tmp_12 : 1
		tmpData_V : 2
		tmp_14_cast : 1
		tmp_13 : 3
		index_assign_1_s : 1
		index_assign_1_cast : 1
		tmp_15 : 2
		index_assign_1_1 : 1
		index_assign_1_1_cas : 1
		tmp_18 : 2
		index_assign_1_2 : 1
		index_assign_1_2_cas : 1
		tmp_20 : 2
		p_Result_4_3 : 3
		tmpTmpData_V : 4
		tmp_23 : 5
		p_Repl2_1 : 6
		tmp_24 : 7
		tmp_25 : 5
		p_Repl2_1_1 : 6
		tmp_26 : 8
		tmp_27 : 5
		p_Repl2_1_2 : 6
		tmp_28 : 9
		tmp_29 : 5
		p_Repl2_1_3 : 6
		tmp_30 : 10
		StgValue_143 : 2
	State 22
		tmp_21 : 1
		StgValue_157 : 2
		empty : 1
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   urem   |            grp_fu_354            |    0    |   577   |   439   |
|----------|----------------------------------|---------|---------|---------|
|          |             i_fu_324             |    0    |    0    |    38   |
|          |           tmp_8_fu_403           |    0    |    0    |    15   |
|          |            tmp2_fu_445           |    0    |    0    |    25   |
|    add   |           tmp_19_fu_451          |    0    |    0    |    25   |
|          |          localCnt_fu_469         |    0    |    0    |    23   |
|          |        tmpTmpData_V_fu_591       |    0    |    0    |    13   |
|          |           tmp_21_fu_685          |    0    |    0    |    23   |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_217            |    0    |    0    |    8    |
|          |           tmp_2_fu_231           |    0    |    0    |    8    |
|   icmp   |           tmp_4_fu_249           |    0    |    0    |    8    |
|          |           tmp_5_fu_319           |    0    |    0    |    18   |
|          |           tmp_10_fu_330          |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|          |   p_glPLActiveSliceIdx_s_fu_223  |    0    |    0    |    2    |
|          |   glPLActiveSliceIdx_V_2_fu_237  |    0    |    0    |    2    |
|  select  |   glPLActiveSliceIdx_V_4_fu_267  |    0    |    0    |    2    |
|          |   p_glPLActiveSliceIdx_2_fu_281  |    0    |    0    |    2    |
|          |         tmp_3_cast_fu_307        |    0    |    0    |    9    |
|          |         storemerge_fu_457        |    0    |    0    |    25   |
|----------|----------------------------------|---------|---------|---------|
|    mux   |         tmpData_V_fu_494         |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp1_fu_255           |    0    |    0    |    2    |
|          |   p_glPLActiveSliceIdx_1_fu_261  |    0    |    0    |    2    |
|    or    |           tmp_9_fu_275           |    0    |    0    |    2    |
|          |      index_assign_1_s_fu_525     |    0    |    0    |    0    |
|          |      index_assign_1_1_fu_543     |    0    |    0    |    0    |
|          |      index_assign_1_2_fu_561     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    xor   |         not_tmp_4_fu_289         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    and   |   p_glPLActiveSliceIdx_3_fu_295  |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    mul   |            mul_fu_697            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   read   | eventsArraySize_read_read_fu_138 |    0    |    0    |    0    |
|          |         tmp_6_read_fu_144        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     StgValue_84_write_fu_150     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_3_fu_245           |    0    |    0    |    0    |
|   trunc  |           tmp_12_fu_490          |    0    |    0    |    0    |
|          |           tmp_23_fu_597          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           i_cast_fu_315          |    0    |    0    |    0    |
|          |           x_cast_fu_388          |    0    |    0    |    0    |
|          |         zext_cast_fu_391         |    0    |    0    |    0    |
|          |        tmp_15_cast_fu_411        |    0    |    0    |    0    |
|          |        tmp_21_cast_fu_422        |    0    |    0    |    0    |
|          |        tmp_20_cast_fu_441        |    0    |    0    |    0    |
|          |       arrayNo_cast3_fu_486       |    0    |    0    |    0    |
|   zext   |        tmp_14_cast_fu_513        |    0    |    0    |    0    |
|          |    index_assign_1_cast_fu_531    |    0    |    0    |    0    |
|          |    index_assign_1_1_cas_fu_549   |    0    |    0    |    0    |
|          |    index_assign_1_2_cas_fu_567   |    0    |    0    |    0    |
|          |         p_Repl2_1_fu_601         |    0    |    0    |    0    |
|          |        p_Repl2_1_1_fu_623        |    0    |    0    |    0    |
|          |        p_Repl2_1_2_fu_645        |    0    |    0    |    0    |
|          |        p_Repl2_1_3_fu_667        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |             x_fu_336             |    0    |    0    |    0    |
|partselect|           tmp_s_fu_360           |    0    |    0    |    0    |
|          |           tmp_14_fu_370          |    0    |    0    |    0    |
|          |       newIndex1_cast_fu_394      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_11_fu_346          |    0    |    0    |    0    |
|          |           tmp_31_fu_380          |    0    |    0    |    0    |
|          |           tmp_13_fu_517          |    0    |    0    |    0    |
|          |           tmp_15_fu_535          |    0    |    0    |    0    |
| bitselect|           tmp_18_fu_553          |    0    |    0    |    0    |
|          |           tmp_20_fu_571          |    0    |    0    |    0    |
|          |           tmp_25_fu_615          |    0    |    0    |    0    |
|          |           tmp_27_fu_637          |    0    |    0    |    0    |
|          |           tmp_29_fu_659          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_16_fu_415          |    0    |    0    |    0    |
|bitconcatenate|           tmp_17_fu_434          |    0    |    0    |    0    |
|          |           tmp_7_fu_506           |    0    |    0    |    0    |
|          |        p_Result_4_3_fu_579       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        tmp_23_cast_fu_430        |    0    |    0    |    0    |
|   sext   |      storemerge_cast_fu_464      |    0    |    0    |    0    |
|          |         tmp_8_cast_fu_480        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_24_fu_605          |    0    |    0    |    0    |
|  bitset  |           tmp_26_fu_627          |    0    |    0    |    0    |
|          |           tmp_28_fu_649          |    0    |    0    |    0    |
|          |           tmp_30_fu_671          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    1    |   577   |   728   |
|----------|----------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|glPLSlices_V_0|   20   |    0   |    0   |
|glPLSlices_V_1|   20   |    0   |    0   |
|glPLSlices_V_2|   20   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   60   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|eventsArraySize_read_reg_704|   32   |
| glPLSlices_V_0_addr_reg_768|    8   |
| glPLSlices_V_1_addr_reg_774|    8   |
| glPLSlices_V_2_addr_reg_780|    8   |
|     i_op_assign_reg_712    |   16   |
|          i_reg_727         |   31   |
|      p_07_rec_reg_202      |   31   |
|       tmp_10_reg_732       |    1   |
|       tmp_11_reg_744       |    1   |
|       tmp_12_reg_786       |    3   |
|       tmp_14_reg_753       |   15   |
|       tmp_30_reg_790       |   720  |
|       tmp_31_reg_758       |    1   |
|     tmp_3_cast_reg_718     |    9   |
|        tmp_5_reg_723       |    1   |
|        tmp_8_reg_763       |    9   |
|        tmp_s_reg_748       |   15   |
|          x_reg_737         |   15   |
+----------------------------+--------+
|            Total           |   924  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_178 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_183 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_188 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_354    |  p0  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   78   ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |   577  |   728  |
|   Memory  |   60   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |    -   |   924  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   60   |    1   |    7   |  1501  |   764  |
+-----------+--------+--------+--------+--------+--------+
