Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jan 27 16:18:00 2025
| Host         : LENOVO-LOQ-15IRX9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file battlefront_ww2_top_timing_summary_routed.rpt -pb battlefront_ww2_top_timing_summary_routed.pb -rpx battlefront_ww2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : battlefront_ww2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        1           
TIMING-20  Warning           Non-clocked latch                                                 88          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (432)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (88)
5. checking no_input_delay (11)
6. checking no_output_delay (14)
7. checking multiple_clock (177)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (432)
--------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[1]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (88)
-------------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (177)
--------------------------------
 There are 177 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.618        0.000                      0                  265        0.079        0.000                      0                  265        3.000        0.000                       0                   183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          9.618        0.000                      0                  187        0.187        0.000                      0                  187        9.500        0.000                       0                   179  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        9.623        0.000                      0                  187        0.187        0.000                      0                  187        9.500        0.000                       0                   179  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          9.618        0.000                      0                  187        0.079        0.000                      0                  187  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        9.618        0.000                      0                  187        0.079        0.000                      0                  187  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         14.035        0.000                      0                   78        0.533        0.000                      0                   78  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         14.035        0.000                      0                   78        0.426        0.000                      0                   78  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       14.035        0.000                      0                   78        0.426        0.000                      0                   78  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       14.040        0.000                      0                   78        0.533        0.000                      0                   78  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 1.676ns (16.453%)  route 8.510ns (83.547%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X37Y36         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=53, routed)          2.758     0.755    vga_sync_unit/rgb_reg_reg[6]_i_13_2[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.150     0.905 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=111, routed)         2.025     2.930    battlefront_ww2_unit/rgb_reg[6]_i_14_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.326     3.256 r  battlefront_ww2_unit/g0_b2__20/O
                         net (fo=1, routed)           0.858     4.115    battlefront_ww2_unit/data140
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.239 f  battlefront_ww2_unit/rgb_reg[10]_i_34/O
                         net (fo=1, routed)           0.611     4.850    battlefront_ww2_unit/rgb_reg[10]_i_34_n_1
    SLICE_X33Y20         LUT5 (Prop_lut5_I0_O)        0.124     4.974 f  battlefront_ww2_unit/rgb_reg[10]_i_13/O
                         net (fo=2, routed)           0.515     5.489    battlefront_ww2_unit/rgb_reg[10]_i_13_n_1
    SLICE_X32Y20         LUT6 (Prop_lut6_I2_O)        0.124     5.613 f  battlefront_ww2_unit/rgb_reg[10]_i_4/O
                         net (fo=2, routed)           0.654     6.267    battlefront_ww2_unit/p1_x_reg_reg[1]_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.391 f  battlefront_ww2_unit/rgb_reg[8]_i_3/O
                         net (fo=1, routed)           0.585     6.976    vga_sync_unit/rgb_reg_reg[8]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.100 f  vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.504     7.604    vga_sync_unit/rgb_reg[8]_i_2_n_1
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.728 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     7.728    p_1_in__0[8]
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.497    17.422    
                         clock uncertainty           -0.108    17.315    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.031    17.346    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.346    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.696ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.181ns  (logic 1.430ns (14.046%)  route 8.751ns (85.954%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           1.149     6.370    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.124     6.494 r  vga_sync_unit/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.425     6.919    vga_sync_unit/rgb_reg[0]_i_3_n_1
    SLICE_X34Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.043 f  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.553     7.596    vga_sync_unit/rgb_reg[0]_i_2_n_1
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.720 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.720    p_1_in__0[0]
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.029    17.416    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.416    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  9.696    

Slack (MET) :             9.700ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 1.552ns (15.360%)  route 8.552ns (84.640%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X37Y36         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=53, routed)          2.758     0.755    vga_sync_unit/rgb_reg_reg[6]_i_13_2[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.150     0.905 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=111, routed)         2.020     2.925    battlefront_ww2_unit/rgb_reg[6]_i_14_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.326     3.251 r  battlefront_ww2_unit/g0_b2__13/O
                         net (fo=2, routed)           0.869     4.120    battlefront_ww2_unit/data30
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.244 r  battlefront_ww2_unit/rgb_reg[3]_i_6/O
                         net (fo=2, routed)           0.455     4.699    battlefront_ww2_unit/rgb_reg[3]_i_6_n_1
    SLICE_X34Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.823 r  battlefront_ww2_unit/rgb_reg[11]_i_25/O
                         net (fo=2, routed)           0.814     5.637    vga_sync_unit/rgb_reg[11]_i_6_1
    SLICE_X34Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.761 f  vga_sync_unit/rgb_reg[11]_i_11/O
                         net (fo=1, routed)           1.080     6.842    vga_sync_unit/rgb_reg[11]_i_11_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.966 f  vga_sync_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.556     7.522    vga_sync_unit/rgb_reg[11]_i_6_n_1
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.646 r  vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     7.646    p_1_in__0[11]
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.497    17.422    
                         clock uncertainty           -0.108    17.315    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.031    17.346    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.346    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  9.700    

Slack (MET) :             9.871ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.934ns  (logic 1.782ns (17.939%)  route 8.152ns (82.061%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X37Y36         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=53, routed)          2.758     0.755    vga_sync_unit/rgb_reg_reg[6]_i_13_2[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.150     0.905 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=111, routed)         1.855     2.761    battlefront_ww2_unit/rgb_reg[6]_i_14_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I1_O)        0.354     3.115 r  battlefront_ww2_unit/g0_b2__12/O
                         net (fo=2, routed)           0.594     3.708    vga_sync_unit/rgb_reg[10]_i_3_0[2]
    SLICE_X32Y13         LUT6 (Prop_lut6_I5_O)        0.326     4.034 f  vga_sync_unit/rgb_reg[9]_i_19/O
                         net (fo=1, routed)           0.690     4.724    vga_sync_unit/rgb_reg[9]_i_19_n_1
    SLICE_X34Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.848 r  vga_sync_unit/rgb_reg[9]_i_11/O
                         net (fo=2, routed)           0.800     5.648    vga_sync_unit/rgb_reg[9]_i_11_n_1
    SLICE_X33Y16         LUT6 (Prop_lut6_I4_O)        0.124     5.772 f  vga_sync_unit/rgb_reg[9]_i_4/O
                         net (fo=1, routed)           0.901     6.673    vga_sync_unit/rgb_reg[9]_i_4_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.797 f  vga_sync_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.555     7.351    vga_sync_unit/rgb_reg[9]_i_2_n_1
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.475 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.475    p_1_in__0[9]
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.497    17.422    
                         clock uncertainty           -0.108    17.315    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.032    17.347    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.347    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  9.871    

Slack (MET) :             9.886ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.992ns  (logic 1.430ns (14.312%)  route 8.562ns (85.688%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.902     6.123    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.247 r  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=2, routed)           0.437     6.684    vga_sync_unit/rgb_reg[7]_i_7_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.808 f  vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.598     7.406    vga_sync_unit/rgb_reg[7]_i_2_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.530 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     7.530    p_1_in__0[7]
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.425    17.492    
                         clock uncertainty           -0.108    17.385    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.032    17.417    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.417    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  9.886    

Slack (MET) :             9.913ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.967ns  (logic 1.430ns (14.348%)  route 8.537ns (85.652%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.976     6.198    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.322 f  vga_sync_unit/rgb_reg[5]_i_5/O
                         net (fo=3, routed)           0.468     6.790    vga_sync_unit/rgb_reg[5]_i_5_n_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I4_O)        0.124     6.914 f  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.468     7.381    vga_sync_unit/rgb_reg[5]_i_2_n_1
    SLICE_X32Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.505    p_1_in__0[5]
    SLICE_X32Y21         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X32Y21         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.031    17.418    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.418    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  9.913    

Slack (MET) :             9.913ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.964ns  (logic 1.430ns (14.352%)  route 8.534ns (85.648%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.902     6.123    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.247 r  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=2, routed)           0.553     6.800    vga_sync_unit/rgb_reg[7]_i_7_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I4_O)        0.124     6.924 f  vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.454     7.378    vga_sync_unit/rgb_reg[3]_i_2_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.502 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.502    p_1_in__0[3]
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.425    17.492    
                         clock uncertainty           -0.108    17.385    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031    17.416    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.416    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  9.913    

Slack (MET) :             9.929ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.946ns  (logic 1.430ns (14.377%)  route 8.516ns (85.623%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.976     6.198    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.322 f  vga_sync_unit/rgb_reg[5]_i_5/O
                         net (fo=3, routed)           0.330     6.652    vga_sync_unit/rgb_reg[5]_i_5_n_1
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.776 f  vga_sync_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.585     7.361    vga_sync_unit/rgb_reg[1]_i_2_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.485 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.485    p_1_in__0[1]
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.425    17.492    
                         clock uncertainty           -0.108    17.385    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.029    17.414    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  9.929    

Slack (MET) :             9.980ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.897ns  (logic 1.430ns (14.449%)  route 8.467ns (85.551%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.976     6.198    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.322 f  vga_sync_unit/rgb_reg[5]_i_5/O
                         net (fo=3, routed)           0.428     6.750    vga_sync_unit/rgb_reg[5]_i_5_n_1
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124     6.874 f  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.438     7.311    vga_sync_unit/rgb_reg[2]_i_2_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.435 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.435    p_1_in__0[2]
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425    17.492    
                         clock uncertainty           -0.108    17.385    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031    17.416    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.416    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  9.980    

Slack (MET) :             10.022ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.780ns  (logic 2.040ns (20.859%)  route 7.740ns (79.141%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X37Y36         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=53, routed)          2.758     0.755    vga_sync_unit/rgb_reg_reg[6]_i_13_2[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.150     0.905 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=111, routed)         1.867     2.772    battlefront_ww2_unit/rgb_reg[6]_i_14_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I1_O)        0.354     3.126 r  battlefront_ww2_unit/g0_b4__12/O
                         net (fo=2, routed)           0.660     3.786    battlefront_ww2_unit/g0_b4__12_n_1
    SLICE_X33Y12         LUT6 (Prop_lut6_I1_O)        0.348     4.134 r  battlefront_ww2_unit/rgb_reg[8]_i_19/O
                         net (fo=2, routed)           0.817     4.951    battlefront_ww2_unit/rgb_reg[8]_i_19_n_1
    SLICE_X32Y13         LUT4 (Prop_lut4_I0_O)        0.152     5.103 r  battlefront_ww2_unit/rgb_reg[4]_i_7/O
                         net (fo=1, routed)           0.311     5.414    battlefront_ww2_unit/rgb_reg[4]_i_7_n_1
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.332     5.746 f  battlefront_ww2_unit/rgb_reg[4]_i_4/O
                         net (fo=1, routed)           0.743     6.488    vga_sync_unit/rgb_reg_reg[4]_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.612 f  vga_sync_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           0.585     7.197    vga_sync_unit/rgb_reg[4]_i_2_n_1
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.321 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.321    p_1_in__0[4]
    SLICE_X32Y22         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X32Y22         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.497    17.420    
                         clock uncertainty           -0.108    17.313    
    SLICE_X32Y22         FDRE (Setup_fdre_C_D)        0.031    17.344    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.344    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                 10.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.134    -0.293    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X38Y42         LUT5 (Prop_lut5_I1_O)        0.045    -0.248 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1_n_1
    SLICE_X38Y42         FDPE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.831    -0.338    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y42         FDPE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.217    -0.554    
    SLICE_X38Y42         FDPE (Hold_fdpe_C_D)         0.120    -0.434    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.138    -0.289    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X38Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.244 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.244    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[1]_i_1__0_n_1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.831    -0.338    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.217    -0.554    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.121    -0.433    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.331%)  route 0.159ns (45.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.550    -0.579    vga_sync_unit/clk_out1
    SLICE_X41Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  vga_sync_unit/v_count_reg_reg[0]_rep__0/Q
                         net (fo=88, routed)          0.159    -0.280    vga_sync_unit/v_count_reg_reg[0]_rep__0_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.048    -0.232 r  vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_sync_unit/p_0_in__0[3]
    SLICE_X40Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.817    -0.352    vga_sync_unit/clk_out1
    SLICE_X40Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.215    -0.566    
    SLICE_X40Y24         FDCE (Hold_fdce_C_D)         0.107    -0.459    vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 battlefront_ww2_unit/player_two_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_two_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    battlefront_ww2_unit/clk_out1
    SLICE_X37Y27         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/Q
                         net (fo=4, routed)           0.134    -0.301    battlefront_ww2_unit/player_two_lives_reg_1[1]
    SLICE_X37Y27         LUT3 (Prop_lut3_I2_O)        0.045    -0.256 r  battlefront_ww2_unit/player_two_lives_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    battlefront_ww2_unit/player_two_lives_reg[1]_i_1_n_1
    SLICE_X37Y27         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X37Y27         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/C
                         clock pessimism             -0.227    -0.576    
    SLICE_X37Y27         FDPE (Hold_fdpe_C_D)         0.092    -0.484    battlefront_ww2_unit/player_two_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.227ns (70.875%)  route 0.093ns (29.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDPE                                         r  FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDPE (Prop_fdpe_C_Q)         0.128    -0.448 r  FSM_onehot_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.093    -0.355    display_rules
    SLICE_X32Y28         LUT2 (Prop_lut2_I0_O)        0.099    -0.256 r  FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    FSM_onehot_state_reg[1]_i_1_n_1
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.820    -0.349    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.228    -0.576    
    SLICE_X32Y28         FDCE (Hold_fdce_C_D)         0.091    -0.485    FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=13, routed)          0.149    -0.254    kb_code_unit/ps2_rx_unit/scan_done_tick
    SLICE_X38Y42         LUT5 (Prop_lut5_I3_O)        0.045    -0.209 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[2]_i_1_n_1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.831    -0.338    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.121    -0.446    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.934%)  route 0.159ns (46.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.550    -0.579    vga_sync_unit/clk_out1
    SLICE_X41Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  vga_sync_unit/v_count_reg_reg[0]_rep__0/Q
                         net (fo=88, routed)          0.159    -0.280    vga_sync_unit/v_count_reg_reg[0]_rep__0_0
    SLICE_X40Y24         LUT4 (Prop_lut4_I1_O)        0.045    -0.235 r  vga_sync_unit/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    vga_sync_unit/p_0_in__0[2]
    SLICE_X40Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.817    -0.352    vga_sync_unit/clk_out1
    SLICE_X40Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.215    -0.566    
    SLICE_X40Y24         FDCE (Hold_fdce_C_D)         0.091    -0.475    vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y41         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/Q
                         net (fo=1, routed)           0.167    -0.236    kb_code_unit/ps2_rx_unit/b_reg_reg_n_1_[9]
    SLICE_X38Y39         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y39         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/C
                         clock pessimism             -0.214    -0.552    
    SLICE_X38Y39         FDCE (Hold_fdce_C_D)         0.064    -0.488    kb_code_unit/ps2_rx_unit/b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            winner_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.543%)  route 0.175ns (48.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.175    -0.261    FSM_onehot_state_reg_reg_n_1_[2]
    SLICE_X31Y28         LUT5 (Prop_lut5_I0_O)        0.045    -0.216 r  winner_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    winner_reg[0]_i_1_n_1
    SLICE_X31Y28         FDCE                                         r  winner_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.820    -0.349    clock
    SLICE_X31Y28         FDCE                                         r  winner_reg_reg[0]/C
                         clock pessimism             -0.214    -0.562    
    SLICE_X31Y28         FDCE (Hold_fdce_C_D)         0.091    -0.471    winner_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/filter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/filter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.275%)  route 0.149ns (53.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.128    -0.439 r  kb_code_unit/ps2_rx_unit/filter_reg_reg[4]/Q
                         net (fo=3, routed)           0.149    -0.291    kb_code_unit/ps2_rx_unit/filter_next[3]
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.831    -0.338    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[3]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X39Y42         FDCE (Hold_fdce_C_D)         0.019    -0.548    kb_code_unit/ps2_rx_unit/filter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y8     battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   clock_unit/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X32Y28    FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y28    FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y28    FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y28    FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X31Y29    player_one_lives_reg_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X31Y29    player_one_lives_reg_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X31Y29    player_two_lives_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X31Y29    player_one_lives_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X31Y29    player_one_lives_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X31Y29    player_one_lives_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X31Y29    player_one_lives_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   clock_unit/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 1.676ns (16.453%)  route 8.510ns (83.547%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X37Y36         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=53, routed)          2.758     0.755    vga_sync_unit/rgb_reg_reg[6]_i_13_2[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.150     0.905 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=111, routed)         2.025     2.930    battlefront_ww2_unit/rgb_reg[6]_i_14_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.326     3.256 r  battlefront_ww2_unit/g0_b2__20/O
                         net (fo=1, routed)           0.858     4.115    battlefront_ww2_unit/data140
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.239 f  battlefront_ww2_unit/rgb_reg[10]_i_34/O
                         net (fo=1, routed)           0.611     4.850    battlefront_ww2_unit/rgb_reg[10]_i_34_n_1
    SLICE_X33Y20         LUT5 (Prop_lut5_I0_O)        0.124     4.974 f  battlefront_ww2_unit/rgb_reg[10]_i_13/O
                         net (fo=2, routed)           0.515     5.489    battlefront_ww2_unit/rgb_reg[10]_i_13_n_1
    SLICE_X32Y20         LUT6 (Prop_lut6_I2_O)        0.124     5.613 f  battlefront_ww2_unit/rgb_reg[10]_i_4/O
                         net (fo=2, routed)           0.654     6.267    battlefront_ww2_unit/p1_x_reg_reg[1]_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.391 f  battlefront_ww2_unit/rgb_reg[8]_i_3/O
                         net (fo=1, routed)           0.585     6.976    vga_sync_unit/rgb_reg_reg[8]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.100 f  vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.504     7.604    vga_sync_unit/rgb_reg[8]_i_2_n_1
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.728 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     7.728    p_1_in__0[8]
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.497    17.422    
                         clock uncertainty           -0.103    17.320    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.031    17.351    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.351    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  9.623    

Slack (MET) :             9.701ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.181ns  (logic 1.430ns (14.046%)  route 8.751ns (85.954%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           1.149     6.370    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.124     6.494 r  vga_sync_unit/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.425     6.919    vga_sync_unit/rgb_reg[0]_i_3_n_1
    SLICE_X34Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.043 f  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.553     7.596    vga_sync_unit/rgb_reg[0]_i_2_n_1
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.720 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.720    p_1_in__0[0]
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.103    17.392    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.029    17.421    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.421    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  9.701    

Slack (MET) :             9.705ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 1.552ns (15.360%)  route 8.552ns (84.640%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X37Y36         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=53, routed)          2.758     0.755    vga_sync_unit/rgb_reg_reg[6]_i_13_2[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.150     0.905 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=111, routed)         2.020     2.925    battlefront_ww2_unit/rgb_reg[6]_i_14_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.326     3.251 r  battlefront_ww2_unit/g0_b2__13/O
                         net (fo=2, routed)           0.869     4.120    battlefront_ww2_unit/data30
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.244 r  battlefront_ww2_unit/rgb_reg[3]_i_6/O
                         net (fo=2, routed)           0.455     4.699    battlefront_ww2_unit/rgb_reg[3]_i_6_n_1
    SLICE_X34Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.823 r  battlefront_ww2_unit/rgb_reg[11]_i_25/O
                         net (fo=2, routed)           0.814     5.637    vga_sync_unit/rgb_reg[11]_i_6_1
    SLICE_X34Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.761 f  vga_sync_unit/rgb_reg[11]_i_11/O
                         net (fo=1, routed)           1.080     6.842    vga_sync_unit/rgb_reg[11]_i_11_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.966 f  vga_sync_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.556     7.522    vga_sync_unit/rgb_reg[11]_i_6_n_1
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.646 r  vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     7.646    p_1_in__0[11]
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.497    17.422    
                         clock uncertainty           -0.103    17.320    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.031    17.351    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.351    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  9.705    

Slack (MET) :             9.876ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.934ns  (logic 1.782ns (17.939%)  route 8.152ns (82.061%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X37Y36         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=53, routed)          2.758     0.755    vga_sync_unit/rgb_reg_reg[6]_i_13_2[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.150     0.905 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=111, routed)         1.855     2.761    battlefront_ww2_unit/rgb_reg[6]_i_14_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I1_O)        0.354     3.115 r  battlefront_ww2_unit/g0_b2__12/O
                         net (fo=2, routed)           0.594     3.708    vga_sync_unit/rgb_reg[10]_i_3_0[2]
    SLICE_X32Y13         LUT6 (Prop_lut6_I5_O)        0.326     4.034 f  vga_sync_unit/rgb_reg[9]_i_19/O
                         net (fo=1, routed)           0.690     4.724    vga_sync_unit/rgb_reg[9]_i_19_n_1
    SLICE_X34Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.848 r  vga_sync_unit/rgb_reg[9]_i_11/O
                         net (fo=2, routed)           0.800     5.648    vga_sync_unit/rgb_reg[9]_i_11_n_1
    SLICE_X33Y16         LUT6 (Prop_lut6_I4_O)        0.124     5.772 f  vga_sync_unit/rgb_reg[9]_i_4/O
                         net (fo=1, routed)           0.901     6.673    vga_sync_unit/rgb_reg[9]_i_4_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.797 f  vga_sync_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.555     7.351    vga_sync_unit/rgb_reg[9]_i_2_n_1
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.475 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.475    p_1_in__0[9]
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.497    17.422    
                         clock uncertainty           -0.103    17.320    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.032    17.352    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  9.876    

Slack (MET) :             9.891ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.992ns  (logic 1.430ns (14.312%)  route 8.562ns (85.688%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.902     6.123    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.247 r  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=2, routed)           0.437     6.684    vga_sync_unit/rgb_reg[7]_i_7_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.808 f  vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.598     7.406    vga_sync_unit/rgb_reg[7]_i_2_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.530 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     7.530    p_1_in__0[7]
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.425    17.492    
                         clock uncertainty           -0.103    17.390    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.032    17.422    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  9.891    

Slack (MET) :             9.918ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.967ns  (logic 1.430ns (14.348%)  route 8.537ns (85.652%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.976     6.198    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.322 f  vga_sync_unit/rgb_reg[5]_i_5/O
                         net (fo=3, routed)           0.468     6.790    vga_sync_unit/rgb_reg[5]_i_5_n_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I4_O)        0.124     6.914 f  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.468     7.381    vga_sync_unit/rgb_reg[5]_i_2_n_1
    SLICE_X32Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.505    p_1_in__0[5]
    SLICE_X32Y21         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X32Y21         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.103    17.392    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.031    17.423    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.423    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  9.918    

Slack (MET) :             9.918ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.964ns  (logic 1.430ns (14.352%)  route 8.534ns (85.648%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.902     6.123    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.247 r  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=2, routed)           0.553     6.800    vga_sync_unit/rgb_reg[7]_i_7_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I4_O)        0.124     6.924 f  vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.454     7.378    vga_sync_unit/rgb_reg[3]_i_2_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.502 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.502    p_1_in__0[3]
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.425    17.492    
                         clock uncertainty           -0.103    17.390    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031    17.421    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.421    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  9.918    

Slack (MET) :             9.934ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.946ns  (logic 1.430ns (14.377%)  route 8.516ns (85.623%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.976     6.198    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.322 f  vga_sync_unit/rgb_reg[5]_i_5/O
                         net (fo=3, routed)           0.330     6.652    vga_sync_unit/rgb_reg[5]_i_5_n_1
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.776 f  vga_sync_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.585     7.361    vga_sync_unit/rgb_reg[1]_i_2_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.485 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.485    p_1_in__0[1]
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.425    17.492    
                         clock uncertainty           -0.103    17.390    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.029    17.419    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.419    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  9.934    

Slack (MET) :             9.985ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.897ns  (logic 1.430ns (14.449%)  route 8.467ns (85.551%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.976     6.198    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.322 f  vga_sync_unit/rgb_reg[5]_i_5/O
                         net (fo=3, routed)           0.428     6.750    vga_sync_unit/rgb_reg[5]_i_5_n_1
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124     6.874 f  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.438     7.311    vga_sync_unit/rgb_reg[2]_i_2_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.435 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.435    p_1_in__0[2]
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425    17.492    
                         clock uncertainty           -0.103    17.390    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031    17.421    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.421    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  9.985    

Slack (MET) :             10.027ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.780ns  (logic 2.040ns (20.859%)  route 7.740ns (79.141%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X37Y36         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=53, routed)          2.758     0.755    vga_sync_unit/rgb_reg_reg[6]_i_13_2[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.150     0.905 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=111, routed)         1.867     2.772    battlefront_ww2_unit/rgb_reg[6]_i_14_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I1_O)        0.354     3.126 r  battlefront_ww2_unit/g0_b4__12/O
                         net (fo=2, routed)           0.660     3.786    battlefront_ww2_unit/g0_b4__12_n_1
    SLICE_X33Y12         LUT6 (Prop_lut6_I1_O)        0.348     4.134 r  battlefront_ww2_unit/rgb_reg[8]_i_19/O
                         net (fo=2, routed)           0.817     4.951    battlefront_ww2_unit/rgb_reg[8]_i_19_n_1
    SLICE_X32Y13         LUT4 (Prop_lut4_I0_O)        0.152     5.103 r  battlefront_ww2_unit/rgb_reg[4]_i_7/O
                         net (fo=1, routed)           0.311     5.414    battlefront_ww2_unit/rgb_reg[4]_i_7_n_1
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.332     5.746 f  battlefront_ww2_unit/rgb_reg[4]_i_4/O
                         net (fo=1, routed)           0.743     6.488    vga_sync_unit/rgb_reg_reg[4]_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.612 f  vga_sync_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           0.585     7.197    vga_sync_unit/rgb_reg[4]_i_2_n_1
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.321 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.321    p_1_in__0[4]
    SLICE_X32Y22         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X32Y22         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.497    17.420    
                         clock uncertainty           -0.103    17.318    
    SLICE_X32Y22         FDRE (Setup_fdre_C_D)        0.031    17.349    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.349    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                 10.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.134    -0.293    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X38Y42         LUT5 (Prop_lut5_I1_O)        0.045    -0.248 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1_n_1
    SLICE_X38Y42         FDPE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.831    -0.338    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y42         FDPE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.217    -0.554    
    SLICE_X38Y42         FDPE (Hold_fdpe_C_D)         0.120    -0.434    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.138    -0.289    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X38Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.244 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.244    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[1]_i_1__0_n_1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.831    -0.338    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.217    -0.554    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.121    -0.433    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.331%)  route 0.159ns (45.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.550    -0.579    vga_sync_unit/clk_out1
    SLICE_X41Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  vga_sync_unit/v_count_reg_reg[0]_rep__0/Q
                         net (fo=88, routed)          0.159    -0.280    vga_sync_unit/v_count_reg_reg[0]_rep__0_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.048    -0.232 r  vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_sync_unit/p_0_in__0[3]
    SLICE_X40Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.817    -0.352    vga_sync_unit/clk_out1
    SLICE_X40Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.215    -0.566    
    SLICE_X40Y24         FDCE (Hold_fdce_C_D)         0.107    -0.459    vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 battlefront_ww2_unit/player_two_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_two_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    battlefront_ww2_unit/clk_out1
    SLICE_X37Y27         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/Q
                         net (fo=4, routed)           0.134    -0.301    battlefront_ww2_unit/player_two_lives_reg_1[1]
    SLICE_X37Y27         LUT3 (Prop_lut3_I2_O)        0.045    -0.256 r  battlefront_ww2_unit/player_two_lives_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    battlefront_ww2_unit/player_two_lives_reg[1]_i_1_n_1
    SLICE_X37Y27         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X37Y27         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/C
                         clock pessimism             -0.227    -0.576    
    SLICE_X37Y27         FDPE (Hold_fdpe_C_D)         0.092    -0.484    battlefront_ww2_unit/player_two_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.227ns (70.875%)  route 0.093ns (29.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDPE                                         r  FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDPE (Prop_fdpe_C_Q)         0.128    -0.448 r  FSM_onehot_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.093    -0.355    display_rules
    SLICE_X32Y28         LUT2 (Prop_lut2_I0_O)        0.099    -0.256 r  FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    FSM_onehot_state_reg[1]_i_1_n_1
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.820    -0.349    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.228    -0.576    
    SLICE_X32Y28         FDCE (Hold_fdce_C_D)         0.091    -0.485    FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=13, routed)          0.149    -0.254    kb_code_unit/ps2_rx_unit/scan_done_tick
    SLICE_X38Y42         LUT5 (Prop_lut5_I3_O)        0.045    -0.209 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[2]_i_1_n_1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.831    -0.338    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.121    -0.446    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.934%)  route 0.159ns (46.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.550    -0.579    vga_sync_unit/clk_out1
    SLICE_X41Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  vga_sync_unit/v_count_reg_reg[0]_rep__0/Q
                         net (fo=88, routed)          0.159    -0.280    vga_sync_unit/v_count_reg_reg[0]_rep__0_0
    SLICE_X40Y24         LUT4 (Prop_lut4_I1_O)        0.045    -0.235 r  vga_sync_unit/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    vga_sync_unit/p_0_in__0[2]
    SLICE_X40Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.817    -0.352    vga_sync_unit/clk_out1
    SLICE_X40Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.215    -0.566    
    SLICE_X40Y24         FDCE (Hold_fdce_C_D)         0.091    -0.475    vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y41         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/Q
                         net (fo=1, routed)           0.167    -0.236    kb_code_unit/ps2_rx_unit/b_reg_reg_n_1_[9]
    SLICE_X38Y39         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y39         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/C
                         clock pessimism             -0.214    -0.552    
    SLICE_X38Y39         FDCE (Hold_fdce_C_D)         0.064    -0.488    kb_code_unit/ps2_rx_unit/b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            winner_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.543%)  route 0.175ns (48.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.175    -0.261    FSM_onehot_state_reg_reg_n_1_[2]
    SLICE_X31Y28         LUT5 (Prop_lut5_I0_O)        0.045    -0.216 r  winner_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    winner_reg[0]_i_1_n_1
    SLICE_X31Y28         FDCE                                         r  winner_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.820    -0.349    clock
    SLICE_X31Y28         FDCE                                         r  winner_reg_reg[0]/C
                         clock pessimism             -0.214    -0.562    
    SLICE_X31Y28         FDCE (Hold_fdce_C_D)         0.091    -0.471    winner_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/filter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/filter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.275%)  route 0.149ns (53.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.128    -0.439 r  kb_code_unit/ps2_rx_unit/filter_reg_reg[4]/Q
                         net (fo=3, routed)           0.149    -0.291    kb_code_unit/ps2_rx_unit/filter_next[3]
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.831    -0.338    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[3]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X39Y42         FDCE (Hold_fdce_C_D)         0.019    -0.548    kb_code_unit/ps2_rx_unit/filter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y8     battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   clock_unit/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X32Y28    FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y28    FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y28    FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y28    FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X31Y29    player_one_lives_reg_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X31Y29    player_one_lives_reg_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X31Y29    player_two_lives_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X31Y29    player_one_lives_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X31Y29    player_one_lives_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28    FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X31Y29    player_one_lives_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X31Y29    player_one_lives_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   clock_unit/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 1.676ns (16.453%)  route 8.510ns (83.547%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X37Y36         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=53, routed)          2.758     0.755    vga_sync_unit/rgb_reg_reg[6]_i_13_2[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.150     0.905 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=111, routed)         2.025     2.930    battlefront_ww2_unit/rgb_reg[6]_i_14_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.326     3.256 r  battlefront_ww2_unit/g0_b2__20/O
                         net (fo=1, routed)           0.858     4.115    battlefront_ww2_unit/data140
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.239 f  battlefront_ww2_unit/rgb_reg[10]_i_34/O
                         net (fo=1, routed)           0.611     4.850    battlefront_ww2_unit/rgb_reg[10]_i_34_n_1
    SLICE_X33Y20         LUT5 (Prop_lut5_I0_O)        0.124     4.974 f  battlefront_ww2_unit/rgb_reg[10]_i_13/O
                         net (fo=2, routed)           0.515     5.489    battlefront_ww2_unit/rgb_reg[10]_i_13_n_1
    SLICE_X32Y20         LUT6 (Prop_lut6_I2_O)        0.124     5.613 f  battlefront_ww2_unit/rgb_reg[10]_i_4/O
                         net (fo=2, routed)           0.654     6.267    battlefront_ww2_unit/p1_x_reg_reg[1]_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.391 f  battlefront_ww2_unit/rgb_reg[8]_i_3/O
                         net (fo=1, routed)           0.585     6.976    vga_sync_unit/rgb_reg_reg[8]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.100 f  vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.504     7.604    vga_sync_unit/rgb_reg[8]_i_2_n_1
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.728 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     7.728    p_1_in__0[8]
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.497    17.422    
                         clock uncertainty           -0.108    17.315    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.031    17.346    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.346    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.696ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.181ns  (logic 1.430ns (14.046%)  route 8.751ns (85.954%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           1.149     6.370    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.124     6.494 r  vga_sync_unit/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.425     6.919    vga_sync_unit/rgb_reg[0]_i_3_n_1
    SLICE_X34Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.043 f  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.553     7.596    vga_sync_unit/rgb_reg[0]_i_2_n_1
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.720 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.720    p_1_in__0[0]
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.029    17.416    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.416    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  9.696    

Slack (MET) :             9.700ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 1.552ns (15.360%)  route 8.552ns (84.640%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X37Y36         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=53, routed)          2.758     0.755    vga_sync_unit/rgb_reg_reg[6]_i_13_2[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.150     0.905 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=111, routed)         2.020     2.925    battlefront_ww2_unit/rgb_reg[6]_i_14_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.326     3.251 r  battlefront_ww2_unit/g0_b2__13/O
                         net (fo=2, routed)           0.869     4.120    battlefront_ww2_unit/data30
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.244 r  battlefront_ww2_unit/rgb_reg[3]_i_6/O
                         net (fo=2, routed)           0.455     4.699    battlefront_ww2_unit/rgb_reg[3]_i_6_n_1
    SLICE_X34Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.823 r  battlefront_ww2_unit/rgb_reg[11]_i_25/O
                         net (fo=2, routed)           0.814     5.637    vga_sync_unit/rgb_reg[11]_i_6_1
    SLICE_X34Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.761 f  vga_sync_unit/rgb_reg[11]_i_11/O
                         net (fo=1, routed)           1.080     6.842    vga_sync_unit/rgb_reg[11]_i_11_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.966 f  vga_sync_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.556     7.522    vga_sync_unit/rgb_reg[11]_i_6_n_1
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.646 r  vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     7.646    p_1_in__0[11]
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.497    17.422    
                         clock uncertainty           -0.108    17.315    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.031    17.346    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.346    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  9.700    

Slack (MET) :             9.871ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.934ns  (logic 1.782ns (17.939%)  route 8.152ns (82.061%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X37Y36         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=53, routed)          2.758     0.755    vga_sync_unit/rgb_reg_reg[6]_i_13_2[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.150     0.905 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=111, routed)         1.855     2.761    battlefront_ww2_unit/rgb_reg[6]_i_14_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I1_O)        0.354     3.115 r  battlefront_ww2_unit/g0_b2__12/O
                         net (fo=2, routed)           0.594     3.708    vga_sync_unit/rgb_reg[10]_i_3_0[2]
    SLICE_X32Y13         LUT6 (Prop_lut6_I5_O)        0.326     4.034 f  vga_sync_unit/rgb_reg[9]_i_19/O
                         net (fo=1, routed)           0.690     4.724    vga_sync_unit/rgb_reg[9]_i_19_n_1
    SLICE_X34Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.848 r  vga_sync_unit/rgb_reg[9]_i_11/O
                         net (fo=2, routed)           0.800     5.648    vga_sync_unit/rgb_reg[9]_i_11_n_1
    SLICE_X33Y16         LUT6 (Prop_lut6_I4_O)        0.124     5.772 f  vga_sync_unit/rgb_reg[9]_i_4/O
                         net (fo=1, routed)           0.901     6.673    vga_sync_unit/rgb_reg[9]_i_4_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.797 f  vga_sync_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.555     7.351    vga_sync_unit/rgb_reg[9]_i_2_n_1
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.475 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.475    p_1_in__0[9]
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.497    17.422    
                         clock uncertainty           -0.108    17.315    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.032    17.347    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.347    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  9.871    

Slack (MET) :             9.886ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.992ns  (logic 1.430ns (14.312%)  route 8.562ns (85.688%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.902     6.123    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.247 r  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=2, routed)           0.437     6.684    vga_sync_unit/rgb_reg[7]_i_7_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.808 f  vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.598     7.406    vga_sync_unit/rgb_reg[7]_i_2_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.530 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     7.530    p_1_in__0[7]
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.425    17.492    
                         clock uncertainty           -0.108    17.385    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.032    17.417    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.417    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  9.886    

Slack (MET) :             9.913ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.967ns  (logic 1.430ns (14.348%)  route 8.537ns (85.652%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.976     6.198    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.322 f  vga_sync_unit/rgb_reg[5]_i_5/O
                         net (fo=3, routed)           0.468     6.790    vga_sync_unit/rgb_reg[5]_i_5_n_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I4_O)        0.124     6.914 f  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.468     7.381    vga_sync_unit/rgb_reg[5]_i_2_n_1
    SLICE_X32Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.505    p_1_in__0[5]
    SLICE_X32Y21         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X32Y21         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.031    17.418    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.418    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  9.913    

Slack (MET) :             9.913ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.964ns  (logic 1.430ns (14.352%)  route 8.534ns (85.648%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.902     6.123    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.247 r  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=2, routed)           0.553     6.800    vga_sync_unit/rgb_reg[7]_i_7_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I4_O)        0.124     6.924 f  vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.454     7.378    vga_sync_unit/rgb_reg[3]_i_2_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.502 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.502    p_1_in__0[3]
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.425    17.492    
                         clock uncertainty           -0.108    17.385    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031    17.416    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.416    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  9.913    

Slack (MET) :             9.929ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.946ns  (logic 1.430ns (14.377%)  route 8.516ns (85.623%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.976     6.198    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.322 f  vga_sync_unit/rgb_reg[5]_i_5/O
                         net (fo=3, routed)           0.330     6.652    vga_sync_unit/rgb_reg[5]_i_5_n_1
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.776 f  vga_sync_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.585     7.361    vga_sync_unit/rgb_reg[1]_i_2_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.485 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.485    p_1_in__0[1]
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.425    17.492    
                         clock uncertainty           -0.108    17.385    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.029    17.414    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  9.929    

Slack (MET) :             9.980ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.897ns  (logic 1.430ns (14.449%)  route 8.467ns (85.551%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.976     6.198    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.322 f  vga_sync_unit/rgb_reg[5]_i_5/O
                         net (fo=3, routed)           0.428     6.750    vga_sync_unit/rgb_reg[5]_i_5_n_1
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124     6.874 f  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.438     7.311    vga_sync_unit/rgb_reg[2]_i_2_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.435 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.435    p_1_in__0[2]
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425    17.492    
                         clock uncertainty           -0.108    17.385    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031    17.416    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.416    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  9.980    

Slack (MET) :             10.022ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.780ns  (logic 2.040ns (20.859%)  route 7.740ns (79.141%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X37Y36         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=53, routed)          2.758     0.755    vga_sync_unit/rgb_reg_reg[6]_i_13_2[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.150     0.905 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=111, routed)         1.867     2.772    battlefront_ww2_unit/rgb_reg[6]_i_14_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I1_O)        0.354     3.126 r  battlefront_ww2_unit/g0_b4__12/O
                         net (fo=2, routed)           0.660     3.786    battlefront_ww2_unit/g0_b4__12_n_1
    SLICE_X33Y12         LUT6 (Prop_lut6_I1_O)        0.348     4.134 r  battlefront_ww2_unit/rgb_reg[8]_i_19/O
                         net (fo=2, routed)           0.817     4.951    battlefront_ww2_unit/rgb_reg[8]_i_19_n_1
    SLICE_X32Y13         LUT4 (Prop_lut4_I0_O)        0.152     5.103 r  battlefront_ww2_unit/rgb_reg[4]_i_7/O
                         net (fo=1, routed)           0.311     5.414    battlefront_ww2_unit/rgb_reg[4]_i_7_n_1
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.332     5.746 f  battlefront_ww2_unit/rgb_reg[4]_i_4/O
                         net (fo=1, routed)           0.743     6.488    vga_sync_unit/rgb_reg_reg[4]_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.612 f  vga_sync_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           0.585     7.197    vga_sync_unit/rgb_reg[4]_i_2_n_1
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.321 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.321    p_1_in__0[4]
    SLICE_X32Y22         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X32Y22         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.497    17.420    
                         clock uncertainty           -0.108    17.313    
    SLICE_X32Y22         FDRE (Setup_fdre_C_D)        0.031    17.344    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.344    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                 10.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.134    -0.293    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X38Y42         LUT5 (Prop_lut5_I1_O)        0.045    -0.248 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1_n_1
    SLICE_X38Y42         FDPE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.831    -0.338    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y42         FDPE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.217    -0.554    
                         clock uncertainty            0.108    -0.447    
    SLICE_X38Y42         FDPE (Hold_fdpe_C_D)         0.120    -0.327    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.138    -0.289    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X38Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.244 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.244    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[1]_i_1__0_n_1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.831    -0.338    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.217    -0.554    
                         clock uncertainty            0.108    -0.447    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.121    -0.326    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.331%)  route 0.159ns (45.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.550    -0.579    vga_sync_unit/clk_out1
    SLICE_X41Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  vga_sync_unit/v_count_reg_reg[0]_rep__0/Q
                         net (fo=88, routed)          0.159    -0.280    vga_sync_unit/v_count_reg_reg[0]_rep__0_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.048    -0.232 r  vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_sync_unit/p_0_in__0[3]
    SLICE_X40Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.817    -0.352    vga_sync_unit/clk_out1
    SLICE_X40Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.215    -0.566    
                         clock uncertainty            0.108    -0.459    
    SLICE_X40Y24         FDCE (Hold_fdce_C_D)         0.107    -0.352    vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 battlefront_ww2_unit/player_two_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_two_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    battlefront_ww2_unit/clk_out1
    SLICE_X37Y27         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/Q
                         net (fo=4, routed)           0.134    -0.301    battlefront_ww2_unit/player_two_lives_reg_1[1]
    SLICE_X37Y27         LUT3 (Prop_lut3_I2_O)        0.045    -0.256 r  battlefront_ww2_unit/player_two_lives_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    battlefront_ww2_unit/player_two_lives_reg[1]_i_1_n_1
    SLICE_X37Y27         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X37Y27         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/C
                         clock pessimism             -0.227    -0.576    
                         clock uncertainty            0.108    -0.469    
    SLICE_X37Y27         FDPE (Hold_fdpe_C_D)         0.092    -0.377    battlefront_ww2_unit/player_two_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.227ns (70.875%)  route 0.093ns (29.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDPE                                         r  FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDPE (Prop_fdpe_C_Q)         0.128    -0.448 r  FSM_onehot_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.093    -0.355    display_rules
    SLICE_X32Y28         LUT2 (Prop_lut2_I0_O)        0.099    -0.256 r  FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    FSM_onehot_state_reg[1]_i_1_n_1
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.820    -0.349    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.228    -0.576    
                         clock uncertainty            0.108    -0.469    
    SLICE_X32Y28         FDCE (Hold_fdce_C_D)         0.091    -0.378    FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=13, routed)          0.149    -0.254    kb_code_unit/ps2_rx_unit/scan_done_tick
    SLICE_X38Y42         LUT5 (Prop_lut5_I3_O)        0.045    -0.209 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[2]_i_1_n_1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.831    -0.338    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.230    -0.567    
                         clock uncertainty            0.108    -0.460    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.121    -0.339    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.934%)  route 0.159ns (46.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.550    -0.579    vga_sync_unit/clk_out1
    SLICE_X41Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  vga_sync_unit/v_count_reg_reg[0]_rep__0/Q
                         net (fo=88, routed)          0.159    -0.280    vga_sync_unit/v_count_reg_reg[0]_rep__0_0
    SLICE_X40Y24         LUT4 (Prop_lut4_I1_O)        0.045    -0.235 r  vga_sync_unit/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    vga_sync_unit/p_0_in__0[2]
    SLICE_X40Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.817    -0.352    vga_sync_unit/clk_out1
    SLICE_X40Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.215    -0.566    
                         clock uncertainty            0.108    -0.459    
    SLICE_X40Y24         FDCE (Hold_fdce_C_D)         0.091    -0.368    vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y41         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/Q
                         net (fo=1, routed)           0.167    -0.236    kb_code_unit/ps2_rx_unit/b_reg_reg_n_1_[9]
    SLICE_X38Y39         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y39         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/C
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.108    -0.445    
    SLICE_X38Y39         FDCE (Hold_fdce_C_D)         0.064    -0.381    kb_code_unit/ps2_rx_unit/b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            winner_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.543%)  route 0.175ns (48.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.175    -0.261    FSM_onehot_state_reg_reg_n_1_[2]
    SLICE_X31Y28         LUT5 (Prop_lut5_I0_O)        0.045    -0.216 r  winner_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    winner_reg[0]_i_1_n_1
    SLICE_X31Y28         FDCE                                         r  winner_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.820    -0.349    clock
    SLICE_X31Y28         FDCE                                         r  winner_reg_reg[0]/C
                         clock pessimism             -0.214    -0.562    
                         clock uncertainty            0.108    -0.455    
    SLICE_X31Y28         FDCE (Hold_fdce_C_D)         0.091    -0.364    winner_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/filter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/filter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.275%)  route 0.149ns (53.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.128    -0.439 r  kb_code_unit/ps2_rx_unit/filter_reg_reg[4]/Q
                         net (fo=3, routed)           0.149    -0.291    kb_code_unit/ps2_rx_unit/filter_next[3]
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.831    -0.338    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[3]/C
                         clock pessimism             -0.230    -0.567    
                         clock uncertainty            0.108    -0.460    
    SLICE_X39Y42         FDCE (Hold_fdce_C_D)         0.019    -0.441    kb_code_unit/ps2_rx_unit/filter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 1.676ns (16.453%)  route 8.510ns (83.547%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X37Y36         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=53, routed)          2.758     0.755    vga_sync_unit/rgb_reg_reg[6]_i_13_2[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.150     0.905 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=111, routed)         2.025     2.930    battlefront_ww2_unit/rgb_reg[6]_i_14_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.326     3.256 r  battlefront_ww2_unit/g0_b2__20/O
                         net (fo=1, routed)           0.858     4.115    battlefront_ww2_unit/data140
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.239 f  battlefront_ww2_unit/rgb_reg[10]_i_34/O
                         net (fo=1, routed)           0.611     4.850    battlefront_ww2_unit/rgb_reg[10]_i_34_n_1
    SLICE_X33Y20         LUT5 (Prop_lut5_I0_O)        0.124     4.974 f  battlefront_ww2_unit/rgb_reg[10]_i_13/O
                         net (fo=2, routed)           0.515     5.489    battlefront_ww2_unit/rgb_reg[10]_i_13_n_1
    SLICE_X32Y20         LUT6 (Prop_lut6_I2_O)        0.124     5.613 f  battlefront_ww2_unit/rgb_reg[10]_i_4/O
                         net (fo=2, routed)           0.654     6.267    battlefront_ww2_unit/p1_x_reg_reg[1]_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.391 f  battlefront_ww2_unit/rgb_reg[8]_i_3/O
                         net (fo=1, routed)           0.585     6.976    vga_sync_unit/rgb_reg_reg[8]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.100 f  vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.504     7.604    vga_sync_unit/rgb_reg[8]_i_2_n_1
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.728 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     7.728    p_1_in__0[8]
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.497    17.422    
                         clock uncertainty           -0.108    17.315    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.031    17.346    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.346    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.696ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.181ns  (logic 1.430ns (14.046%)  route 8.751ns (85.954%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           1.149     6.370    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.124     6.494 r  vga_sync_unit/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.425     6.919    vga_sync_unit/rgb_reg[0]_i_3_n_1
    SLICE_X34Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.043 f  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.553     7.596    vga_sync_unit/rgb_reg[0]_i_2_n_1
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.720 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.720    p_1_in__0[0]
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.029    17.416    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.416    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  9.696    

Slack (MET) :             9.700ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 1.552ns (15.360%)  route 8.552ns (84.640%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X37Y36         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=53, routed)          2.758     0.755    vga_sync_unit/rgb_reg_reg[6]_i_13_2[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.150     0.905 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=111, routed)         2.020     2.925    battlefront_ww2_unit/rgb_reg[6]_i_14_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.326     3.251 r  battlefront_ww2_unit/g0_b2__13/O
                         net (fo=2, routed)           0.869     4.120    battlefront_ww2_unit/data30
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.244 r  battlefront_ww2_unit/rgb_reg[3]_i_6/O
                         net (fo=2, routed)           0.455     4.699    battlefront_ww2_unit/rgb_reg[3]_i_6_n_1
    SLICE_X34Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.823 r  battlefront_ww2_unit/rgb_reg[11]_i_25/O
                         net (fo=2, routed)           0.814     5.637    vga_sync_unit/rgb_reg[11]_i_6_1
    SLICE_X34Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.761 f  vga_sync_unit/rgb_reg[11]_i_11/O
                         net (fo=1, routed)           1.080     6.842    vga_sync_unit/rgb_reg[11]_i_11_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.966 f  vga_sync_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.556     7.522    vga_sync_unit/rgb_reg[11]_i_6_n_1
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.646 r  vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     7.646    p_1_in__0[11]
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.497    17.422    
                         clock uncertainty           -0.108    17.315    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.031    17.346    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.346    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  9.700    

Slack (MET) :             9.871ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.934ns  (logic 1.782ns (17.939%)  route 8.152ns (82.061%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X37Y36         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=53, routed)          2.758     0.755    vga_sync_unit/rgb_reg_reg[6]_i_13_2[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.150     0.905 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=111, routed)         1.855     2.761    battlefront_ww2_unit/rgb_reg[6]_i_14_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I1_O)        0.354     3.115 r  battlefront_ww2_unit/g0_b2__12/O
                         net (fo=2, routed)           0.594     3.708    vga_sync_unit/rgb_reg[10]_i_3_0[2]
    SLICE_X32Y13         LUT6 (Prop_lut6_I5_O)        0.326     4.034 f  vga_sync_unit/rgb_reg[9]_i_19/O
                         net (fo=1, routed)           0.690     4.724    vga_sync_unit/rgb_reg[9]_i_19_n_1
    SLICE_X34Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.848 r  vga_sync_unit/rgb_reg[9]_i_11/O
                         net (fo=2, routed)           0.800     5.648    vga_sync_unit/rgb_reg[9]_i_11_n_1
    SLICE_X33Y16         LUT6 (Prop_lut6_I4_O)        0.124     5.772 f  vga_sync_unit/rgb_reg[9]_i_4/O
                         net (fo=1, routed)           0.901     6.673    vga_sync_unit/rgb_reg[9]_i_4_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.797 f  vga_sync_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.555     7.351    vga_sync_unit/rgb_reg[9]_i_2_n_1
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.475 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.475    p_1_in__0[9]
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.497    17.422    
                         clock uncertainty           -0.108    17.315    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.032    17.347    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.347    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  9.871    

Slack (MET) :             9.886ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.992ns  (logic 1.430ns (14.312%)  route 8.562ns (85.688%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.902     6.123    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.247 r  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=2, routed)           0.437     6.684    vga_sync_unit/rgb_reg[7]_i_7_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.808 f  vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.598     7.406    vga_sync_unit/rgb_reg[7]_i_2_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.530 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     7.530    p_1_in__0[7]
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.425    17.492    
                         clock uncertainty           -0.108    17.385    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.032    17.417    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.417    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  9.886    

Slack (MET) :             9.913ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.967ns  (logic 1.430ns (14.348%)  route 8.537ns (85.652%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.976     6.198    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.322 f  vga_sync_unit/rgb_reg[5]_i_5/O
                         net (fo=3, routed)           0.468     6.790    vga_sync_unit/rgb_reg[5]_i_5_n_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I4_O)        0.124     6.914 f  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.468     7.381    vga_sync_unit/rgb_reg[5]_i_2_n_1
    SLICE_X32Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.505    p_1_in__0[5]
    SLICE_X32Y21         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    17.920    clock
    SLICE_X32Y21         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.031    17.418    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.418    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  9.913    

Slack (MET) :             9.913ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.964ns  (logic 1.430ns (14.352%)  route 8.534ns (85.648%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.902     6.123    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.247 r  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=2, routed)           0.553     6.800    vga_sync_unit/rgb_reg[7]_i_7_n_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I4_O)        0.124     6.924 f  vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.454     7.378    vga_sync_unit/rgb_reg[3]_i_2_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.502 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.502    p_1_in__0[3]
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.425    17.492    
                         clock uncertainty           -0.108    17.385    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031    17.416    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.416    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  9.913    

Slack (MET) :             9.929ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.946ns  (logic 1.430ns (14.377%)  route 8.516ns (85.623%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.976     6.198    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.322 f  vga_sync_unit/rgb_reg[5]_i_5/O
                         net (fo=3, routed)           0.330     6.652    vga_sync_unit/rgb_reg[5]_i_5_n_1
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.776 f  vga_sync_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.585     7.361    vga_sync_unit/rgb_reg[1]_i_2_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.485 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.485    p_1_in__0[1]
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.425    17.492    
                         clock uncertainty           -0.108    17.385    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.029    17.414    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  9.929    

Slack (MET) :             9.980ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.897ns  (logic 1.430ns (14.449%)  route 8.467ns (85.551%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557    -2.462    battlefront_ww2_unit/clk_out1
    SLICE_X33Y33         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  battlefront_ww2_unit/p1_x_reg_reg[1]/Q
                         net (fo=64, routed)          3.926     1.921    battlefront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.150     2.071 r  battlefront_ww2_unit/rgb_reg[11]_i_62/O
                         net (fo=1, routed)           1.065     3.135    vga_sync_unit/rgb_reg[10]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.463 f  vga_sync_unit/rgb_reg[11]_i_23/O
                         net (fo=15, routed)          1.634     5.097    vga_sync_unit/h_count_reg_reg[2]_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=6, routed)           0.976     6.198    vga_sync_unit/h_count_reg_reg[2]_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.322 f  vga_sync_unit/rgb_reg[5]_i_5/O
                         net (fo=3, routed)           0.428     6.750    vga_sync_unit/rgb_reg[5]_i_5_n_1
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124     6.874 f  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.438     7.311    vga_sync_unit/rgb_reg[2]_i_2_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.435 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.435    p_1_in__0[2]
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425    17.492    
                         clock uncertainty           -0.108    17.385    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031    17.416    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.416    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  9.980    

Slack (MET) :             10.022ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.780ns  (logic 2.040ns (20.859%)  route 7.740ns (79.141%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X37Y36         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=53, routed)          2.758     0.755    vga_sync_unit/rgb_reg_reg[6]_i_13_2[0]
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.150     0.905 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=111, routed)         1.867     2.772    battlefront_ww2_unit/rgb_reg[6]_i_14_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I1_O)        0.354     3.126 r  battlefront_ww2_unit/g0_b4__12/O
                         net (fo=2, routed)           0.660     3.786    battlefront_ww2_unit/g0_b4__12_n_1
    SLICE_X33Y12         LUT6 (Prop_lut6_I1_O)        0.348     4.134 r  battlefront_ww2_unit/rgb_reg[8]_i_19/O
                         net (fo=2, routed)           0.817     4.951    battlefront_ww2_unit/rgb_reg[8]_i_19_n_1
    SLICE_X32Y13         LUT4 (Prop_lut4_I0_O)        0.152     5.103 r  battlefront_ww2_unit/rgb_reg[4]_i_7/O
                         net (fo=1, routed)           0.311     5.414    battlefront_ww2_unit/rgb_reg[4]_i_7_n_1
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.332     5.746 f  battlefront_ww2_unit/rgb_reg[4]_i_4/O
                         net (fo=1, routed)           0.743     6.488    vga_sync_unit/rgb_reg_reg[4]_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.612 f  vga_sync_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           0.585     7.197    vga_sync_unit/rgb_reg[4]_i_2_n_1
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.321 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.321    p_1_in__0[4]
    SLICE_X32Y22         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.431    17.918    clock
    SLICE_X32Y22         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.497    17.420    
                         clock uncertainty           -0.108    17.313    
    SLICE_X32Y22         FDRE (Setup_fdre_C_D)        0.031    17.344    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.344    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                 10.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.134    -0.293    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X38Y42         LUT5 (Prop_lut5_I1_O)        0.045    -0.248 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1_n_1
    SLICE_X38Y42         FDPE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.831    -0.338    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y42         FDPE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.217    -0.554    
                         clock uncertainty            0.108    -0.447    
    SLICE_X38Y42         FDPE (Hold_fdpe_C_D)         0.120    -0.327    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.138    -0.289    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X38Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.244 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.244    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[1]_i_1__0_n_1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.831    -0.338    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.217    -0.554    
                         clock uncertainty            0.108    -0.447    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.121    -0.326    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.331%)  route 0.159ns (45.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.550    -0.579    vga_sync_unit/clk_out1
    SLICE_X41Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  vga_sync_unit/v_count_reg_reg[0]_rep__0/Q
                         net (fo=88, routed)          0.159    -0.280    vga_sync_unit/v_count_reg_reg[0]_rep__0_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.048    -0.232 r  vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_sync_unit/p_0_in__0[3]
    SLICE_X40Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.817    -0.352    vga_sync_unit/clk_out1
    SLICE_X40Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.215    -0.566    
                         clock uncertainty            0.108    -0.459    
    SLICE_X40Y24         FDCE (Hold_fdce_C_D)         0.107    -0.352    vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 battlefront_ww2_unit/player_two_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_two_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    battlefront_ww2_unit/clk_out1
    SLICE_X37Y27         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/Q
                         net (fo=4, routed)           0.134    -0.301    battlefront_ww2_unit/player_two_lives_reg_1[1]
    SLICE_X37Y27         LUT3 (Prop_lut3_I2_O)        0.045    -0.256 r  battlefront_ww2_unit/player_two_lives_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    battlefront_ww2_unit/player_two_lives_reg[1]_i_1_n_1
    SLICE_X37Y27         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X37Y27         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/C
                         clock pessimism             -0.227    -0.576    
                         clock uncertainty            0.108    -0.469    
    SLICE_X37Y27         FDPE (Hold_fdpe_C_D)         0.092    -0.377    battlefront_ww2_unit/player_two_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.227ns (70.875%)  route 0.093ns (29.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDPE                                         r  FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDPE (Prop_fdpe_C_Q)         0.128    -0.448 r  FSM_onehot_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.093    -0.355    display_rules
    SLICE_X32Y28         LUT2 (Prop_lut2_I0_O)        0.099    -0.256 r  FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    FSM_onehot_state_reg[1]_i_1_n_1
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.820    -0.349    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.228    -0.576    
                         clock uncertainty            0.108    -0.469    
    SLICE_X32Y28         FDCE (Hold_fdce_C_D)         0.091    -0.378    FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=13, routed)          0.149    -0.254    kb_code_unit/ps2_rx_unit/scan_done_tick
    SLICE_X38Y42         LUT5 (Prop_lut5_I3_O)        0.045    -0.209 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[2]_i_1_n_1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.831    -0.338    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.230    -0.567    
                         clock uncertainty            0.108    -0.460    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.121    -0.339    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.934%)  route 0.159ns (46.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.550    -0.579    vga_sync_unit/clk_out1
    SLICE_X41Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  vga_sync_unit/v_count_reg_reg[0]_rep__0/Q
                         net (fo=88, routed)          0.159    -0.280    vga_sync_unit/v_count_reg_reg[0]_rep__0_0
    SLICE_X40Y24         LUT4 (Prop_lut4_I1_O)        0.045    -0.235 r  vga_sync_unit/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    vga_sync_unit/p_0_in__0[2]
    SLICE_X40Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.817    -0.352    vga_sync_unit/clk_out1
    SLICE_X40Y24         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.215    -0.566    
                         clock uncertainty            0.108    -0.459    
    SLICE_X40Y24         FDCE (Hold_fdce_C_D)         0.091    -0.368    vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y41         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/Q
                         net (fo=1, routed)           0.167    -0.236    kb_code_unit/ps2_rx_unit/b_reg_reg_n_1_[9]
    SLICE_X38Y39         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X38Y39         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/C
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.108    -0.445    
    SLICE_X38Y39         FDCE (Hold_fdce_C_D)         0.064    -0.381    kb_code_unit/ps2_rx_unit/b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            winner_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.543%)  route 0.175ns (48.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.175    -0.261    FSM_onehot_state_reg_reg_n_1_[2]
    SLICE_X31Y28         LUT5 (Prop_lut5_I0_O)        0.045    -0.216 r  winner_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    winner_reg[0]_i_1_n_1
    SLICE_X31Y28         FDCE                                         r  winner_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.820    -0.349    clock
    SLICE_X31Y28         FDCE                                         r  winner_reg_reg[0]/C
                         clock pessimism             -0.214    -0.562    
                         clock uncertainty            0.108    -0.455    
    SLICE_X31Y28         FDCE (Hold_fdce_C_D)         0.091    -0.364    winner_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/filter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/filter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.275%)  route 0.149ns (53.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.562    -0.567    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.128    -0.439 r  kb_code_unit/ps2_rx_unit/filter_reg_reg[4]/Q
                         net (fo=3, routed)           0.149    -0.291    kb_code_unit/ps2_rx_unit/filter_next[3]
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.831    -0.338    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X39Y42         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[3]/C
                         clock pessimism             -0.230    -0.567    
                         clock uncertainty            0.108    -0.460    
    SLICE_X39Y42         FDCE (Hold_fdce_C_D)         0.019    -0.441    kb_code_unit/ps2_rx_unit/filter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.035ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.704ns (13.149%)  route 4.650ns (86.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     2.886    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    17.932    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[1]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    16.922    battlefront_ww2_unit/p2_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.922    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 14.035    

Slack (MET) :             14.081ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.704ns (13.149%)  route 4.650ns (86.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     2.886    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    17.932    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[5]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X44Y38         FDPE (Recov_fdpe_C_PRE)     -0.359    16.968    battlefront_ww2_unit/p2_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 14.081    

Slack (MET) :             14.081ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.704ns (13.149%)  route 4.650ns (86.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     2.886    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    17.932    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[6]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X44Y38         FDPE (Recov_fdpe_C_PRE)     -0.359    16.968    battlefront_ww2_unit/p2_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 14.081    

Slack (MET) :             14.081ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.704ns (13.149%)  route 4.650ns (86.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     2.886    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    17.932    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[8]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X44Y38         FDPE (Recov_fdpe_C_PRE)     -0.359    16.968    battlefront_ww2_unit/p2_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 14.081    

Slack (MET) :             14.223ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 0.704ns (13.509%)  route 4.507ns (86.491%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 17.931 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.480     2.744    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X45Y37         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.444    17.931    battlefront_ww2_unit/clk_out1
    SLICE_X45Y37         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[7]/C
                         clock pessimism             -0.497    17.433    
                         clock uncertainty           -0.108    17.326    
    SLICE_X45Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    16.967    battlefront_ww2_unit/p2_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         16.967    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 14.223    

Slack (MET) :             14.295ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 0.704ns (13.832%)  route 4.386ns (86.168%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.359     2.622    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y36         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    17.927    battlefront_ww2_unit/clk_out1
    SLICE_X39Y36         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[3]/C
                         clock pessimism             -0.497    17.429    
                         clock uncertainty           -0.108    17.322    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.405    16.917    battlefront_ww2_unit/p2_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.917    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 14.295    

Slack (MET) :             14.337ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 0.704ns (13.939%)  route 4.346ns (86.061%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.319     2.583    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X45Y36         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.443    17.930    battlefront_ww2_unit/clk_out1
    SLICE_X45Y36         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[9]/C
                         clock pessimism             -0.497    17.432    
                         clock uncertainty           -0.108    17.325    
    SLICE_X45Y36         FDCE (Recov_fdce_C_CLR)     -0.405    16.920    battlefront_ww2_unit/p2_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         16.920    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                 14.337    

Slack (MET) :             14.341ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 0.704ns (13.832%)  route 4.386ns (86.168%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.359     2.622    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y36         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    17.927    battlefront_ww2_unit/clk_out1
    SLICE_X39Y36         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[4]/C
                         clock pessimism             -0.497    17.429    
                         clock uncertainty           -0.108    17.322    
    SLICE_X39Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    16.963    battlefront_ww2_unit/p2_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         16.963    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 14.341    

Slack (MET) :             14.465ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.704ns (14.302%)  route 4.218ns (85.698%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.191     2.455    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X41Y37         FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.443    17.930    battlefront_ww2_unit/clk_out1
    SLICE_X41Y37         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[6]/C
                         clock pessimism             -0.497    17.432    
                         clock uncertainty           -0.108    17.325    
    SLICE_X41Y37         FDCE (Recov_fdce_C_CLR)     -0.405    16.920    battlefront_ww2_unit/p1_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         16.920    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 14.465    

Slack (MET) :             14.471ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.704ns (14.319%)  route 4.212ns (85.681%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.185     2.449    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y35         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.443    17.930    battlefront_ww2_unit/clk_out1
    SLICE_X44Y35         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[2]/C
                         clock pessimism             -0.497    17.432    
                         clock uncertainty           -0.108    17.325    
    SLICE_X44Y35         FDCE (Recov_fdce_C_CLR)     -0.405    16.920    battlefront_ww2_unit/p2_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.920    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                 14.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.409%)  route 0.518ns (73.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.342     0.128    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X37Y29         FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X37Y29         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/C
                         clock pessimism              0.034    -0.313    
    SLICE_X37Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.405    battlefront_ww2_unit/projectile_p1_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.698%)  route 0.538ns (74.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.362     0.147    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y30         FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.822    -0.347    battlefront_ww2_unit/clk_out1
    SLICE_X39Y30         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X39Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    battlefront_ww2_unit/projectile_p1_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_one_lives_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.698%)  route 0.538ns (74.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.362     0.147    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y30         FDPE                                         f  battlefront_ww2_unit/player_one_lives_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.822    -0.347    battlefront_ww2_unit/clk_out1
    SLICE_X39Y30         FDPE                                         r  battlefront_ww2_unit/player_one_lives_reg_reg[0]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X39Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.407    battlefront_ww2_unit/player_one_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_two_lives_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.698%)  route 0.538ns (74.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.362     0.147    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y30         FDPE                                         f  battlefront_ww2_unit/player_two_lives_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.822    -0.347    battlefront_ww2_unit/clk_out1
    SLICE_X39Y30         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[0]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X39Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.407    battlefront_ww2_unit/player_two_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.616%)  route 0.602ns (76.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.426     0.211    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X38Y29         FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X38Y29         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/C
                         clock pessimism              0.034    -0.313    
    SLICE_X38Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.380    battlefront_ww2_unit/projectile_p1_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.339%)  route 0.611ns (76.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.435     0.221    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y31         FDCE                                         f  battlefront_ww2_unit/projectile_p2_x_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.823    -0.346    battlefront_ww2_unit/clk_out1
    SLICE_X39Y31         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[8]/C
                         clock pessimism              0.034    -0.311    
    SLICE_X39Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.403    battlefront_ww2_unit/projectile_p2_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_active_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.294%)  route 0.648ns (77.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.472     0.258    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X40Y30         FDCE                                         f  battlefront_ww2_unit/projectile_p2_active_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.823    -0.346    battlefront_ww2_unit/clk_out1
    SLICE_X40Y30         FDCE                                         r  battlefront_ww2_unit/projectile_p2_active_reg_reg/C
                         clock pessimism              0.034    -0.311    
    SLICE_X40Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.403    battlefront_ww2_unit/projectile_p2_active_reg_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.838%)  route 0.666ns (78.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.490     0.275    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X40Y28         FDCE                                         f  battlefront_ww2_unit/projectile_p2_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X40Y28         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[1]/C
                         clock pessimism              0.034    -0.313    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.405    battlefront_ww2_unit/projectile_p2_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.838%)  route 0.666ns (78.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.490     0.275    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X40Y28         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X40Y28         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/C
                         clock pessimism              0.034    -0.313    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.405    battlefront_ww2_unit/projectile_p2_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.838%)  route 0.666ns (78.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.490     0.275    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X40Y28         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X40Y28         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[3]/C
                         clock pessimism              0.034    -0.313    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.405    battlefront_ww2_unit/projectile_p2_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.681    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.035ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.704ns (13.149%)  route 4.650ns (86.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     2.886    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    17.932    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[1]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    16.922    battlefront_ww2_unit/p2_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.922    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 14.035    

Slack (MET) :             14.081ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.704ns (13.149%)  route 4.650ns (86.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     2.886    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    17.932    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[5]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X44Y38         FDPE (Recov_fdpe_C_PRE)     -0.359    16.968    battlefront_ww2_unit/p2_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 14.081    

Slack (MET) :             14.081ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.704ns (13.149%)  route 4.650ns (86.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     2.886    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    17.932    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[6]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X44Y38         FDPE (Recov_fdpe_C_PRE)     -0.359    16.968    battlefront_ww2_unit/p2_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 14.081    

Slack (MET) :             14.081ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.704ns (13.149%)  route 4.650ns (86.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     2.886    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    17.932    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[8]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X44Y38         FDPE (Recov_fdpe_C_PRE)     -0.359    16.968    battlefront_ww2_unit/p2_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 14.081    

Slack (MET) :             14.223ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 0.704ns (13.509%)  route 4.507ns (86.491%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 17.931 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.480     2.744    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X45Y37         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.444    17.931    battlefront_ww2_unit/clk_out1
    SLICE_X45Y37         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[7]/C
                         clock pessimism             -0.497    17.433    
                         clock uncertainty           -0.108    17.326    
    SLICE_X45Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    16.967    battlefront_ww2_unit/p2_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         16.967    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 14.223    

Slack (MET) :             14.295ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 0.704ns (13.832%)  route 4.386ns (86.168%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.359     2.622    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y36         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    17.927    battlefront_ww2_unit/clk_out1
    SLICE_X39Y36         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[3]/C
                         clock pessimism             -0.497    17.429    
                         clock uncertainty           -0.108    17.322    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.405    16.917    battlefront_ww2_unit/p2_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.917    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 14.295    

Slack (MET) :             14.337ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 0.704ns (13.939%)  route 4.346ns (86.061%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.319     2.583    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X45Y36         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.443    17.930    battlefront_ww2_unit/clk_out1
    SLICE_X45Y36         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[9]/C
                         clock pessimism             -0.497    17.432    
                         clock uncertainty           -0.108    17.325    
    SLICE_X45Y36         FDCE (Recov_fdce_C_CLR)     -0.405    16.920    battlefront_ww2_unit/p2_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         16.920    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                 14.337    

Slack (MET) :             14.341ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 0.704ns (13.832%)  route 4.386ns (86.168%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.359     2.622    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y36         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    17.927    battlefront_ww2_unit/clk_out1
    SLICE_X39Y36         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[4]/C
                         clock pessimism             -0.497    17.429    
                         clock uncertainty           -0.108    17.322    
    SLICE_X39Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    16.963    battlefront_ww2_unit/p2_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         16.963    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 14.341    

Slack (MET) :             14.465ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.704ns (14.302%)  route 4.218ns (85.698%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.191     2.455    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X41Y37         FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.443    17.930    battlefront_ww2_unit/clk_out1
    SLICE_X41Y37         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[6]/C
                         clock pessimism             -0.497    17.432    
                         clock uncertainty           -0.108    17.325    
    SLICE_X41Y37         FDCE (Recov_fdce_C_CLR)     -0.405    16.920    battlefront_ww2_unit/p1_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         16.920    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 14.465    

Slack (MET) :             14.471ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.704ns (14.319%)  route 4.212ns (85.681%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.185     2.449    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y35         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.443    17.930    battlefront_ww2_unit/clk_out1
    SLICE_X44Y35         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[2]/C
                         clock pessimism             -0.497    17.432    
                         clock uncertainty           -0.108    17.325    
    SLICE_X44Y35         FDCE (Recov_fdce_C_CLR)     -0.405    16.920    battlefront_ww2_unit/p2_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.920    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                 14.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.409%)  route 0.518ns (73.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.342     0.128    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X37Y29         FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X37Y29         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/C
                         clock pessimism              0.034    -0.313    
                         clock uncertainty            0.108    -0.206    
    SLICE_X37Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.298    battlefront_ww2_unit/projectile_p1_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.698%)  route 0.538ns (74.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.362     0.147    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y30         FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.822    -0.347    battlefront_ww2_unit/clk_out1
    SLICE_X39Y30         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.108    -0.205    
    SLICE_X39Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.297    battlefront_ww2_unit/projectile_p1_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_one_lives_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.698%)  route 0.538ns (74.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.362     0.147    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y30         FDPE                                         f  battlefront_ww2_unit/player_one_lives_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.822    -0.347    battlefront_ww2_unit/clk_out1
    SLICE_X39Y30         FDPE                                         r  battlefront_ww2_unit/player_one_lives_reg_reg[0]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.108    -0.205    
    SLICE_X39Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.300    battlefront_ww2_unit/player_one_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_two_lives_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.698%)  route 0.538ns (74.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.362     0.147    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y30         FDPE                                         f  battlefront_ww2_unit/player_two_lives_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.822    -0.347    battlefront_ww2_unit/clk_out1
    SLICE_X39Y30         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[0]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.108    -0.205    
    SLICE_X39Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.300    battlefront_ww2_unit/player_two_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.616%)  route 0.602ns (76.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.426     0.211    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X38Y29         FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X38Y29         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/C
                         clock pessimism              0.034    -0.313    
                         clock uncertainty            0.108    -0.206    
    SLICE_X38Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.273    battlefront_ww2_unit/projectile_p1_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.339%)  route 0.611ns (76.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.435     0.221    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y31         FDCE                                         f  battlefront_ww2_unit/projectile_p2_x_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.823    -0.346    battlefront_ww2_unit/clk_out1
    SLICE_X39Y31         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[8]/C
                         clock pessimism              0.034    -0.311    
                         clock uncertainty            0.108    -0.204    
    SLICE_X39Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.296    battlefront_ww2_unit/projectile_p2_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_active_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.294%)  route 0.648ns (77.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.472     0.258    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X40Y30         FDCE                                         f  battlefront_ww2_unit/projectile_p2_active_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.823    -0.346    battlefront_ww2_unit/clk_out1
    SLICE_X40Y30         FDCE                                         r  battlefront_ww2_unit/projectile_p2_active_reg_reg/C
                         clock pessimism              0.034    -0.311    
                         clock uncertainty            0.108    -0.204    
    SLICE_X40Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.296    battlefront_ww2_unit/projectile_p2_active_reg_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.838%)  route 0.666ns (78.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.490     0.275    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X40Y28         FDCE                                         f  battlefront_ww2_unit/projectile_p2_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X40Y28         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[1]/C
                         clock pessimism              0.034    -0.313    
                         clock uncertainty            0.108    -0.206    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.298    battlefront_ww2_unit/projectile_p2_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.838%)  route 0.666ns (78.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.490     0.275    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X40Y28         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X40Y28         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/C
                         clock pessimism              0.034    -0.313    
                         clock uncertainty            0.108    -0.206    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.298    battlefront_ww2_unit/projectile_p2_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.838%)  route 0.666ns (78.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.490     0.275    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X40Y28         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X40Y28         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[3]/C
                         clock pessimism              0.034    -0.313    
                         clock uncertainty            0.108    -0.206    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.298    battlefront_ww2_unit/projectile_p2_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.573    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.035ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.704ns (13.149%)  route 4.650ns (86.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     2.886    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    17.932    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[1]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    16.922    battlefront_ww2_unit/p2_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.922    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 14.035    

Slack (MET) :             14.081ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.704ns (13.149%)  route 4.650ns (86.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     2.886    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    17.932    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[5]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X44Y38         FDPE (Recov_fdpe_C_PRE)     -0.359    16.968    battlefront_ww2_unit/p2_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 14.081    

Slack (MET) :             14.081ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.704ns (13.149%)  route 4.650ns (86.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     2.886    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    17.932    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[6]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X44Y38         FDPE (Recov_fdpe_C_PRE)     -0.359    16.968    battlefront_ww2_unit/p2_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 14.081    

Slack (MET) :             14.081ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.704ns (13.149%)  route 4.650ns (86.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     2.886    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    17.932    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[8]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X44Y38         FDPE (Recov_fdpe_C_PRE)     -0.359    16.968    battlefront_ww2_unit/p2_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 14.081    

Slack (MET) :             14.223ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 0.704ns (13.509%)  route 4.507ns (86.491%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 17.931 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.480     2.744    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X45Y37         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.444    17.931    battlefront_ww2_unit/clk_out1
    SLICE_X45Y37         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[7]/C
                         clock pessimism             -0.497    17.433    
                         clock uncertainty           -0.108    17.326    
    SLICE_X45Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    16.967    battlefront_ww2_unit/p2_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         16.967    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 14.223    

Slack (MET) :             14.295ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 0.704ns (13.832%)  route 4.386ns (86.168%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.359     2.622    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y36         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    17.927    battlefront_ww2_unit/clk_out1
    SLICE_X39Y36         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[3]/C
                         clock pessimism             -0.497    17.429    
                         clock uncertainty           -0.108    17.322    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.405    16.917    battlefront_ww2_unit/p2_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.917    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 14.295    

Slack (MET) :             14.337ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 0.704ns (13.939%)  route 4.346ns (86.061%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.319     2.583    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X45Y36         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.443    17.930    battlefront_ww2_unit/clk_out1
    SLICE_X45Y36         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[9]/C
                         clock pessimism             -0.497    17.432    
                         clock uncertainty           -0.108    17.325    
    SLICE_X45Y36         FDCE (Recov_fdce_C_CLR)     -0.405    16.920    battlefront_ww2_unit/p2_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         16.920    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                 14.337    

Slack (MET) :             14.341ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 0.704ns (13.832%)  route 4.386ns (86.168%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.359     2.622    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y36         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    17.927    battlefront_ww2_unit/clk_out1
    SLICE_X39Y36         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[4]/C
                         clock pessimism             -0.497    17.429    
                         clock uncertainty           -0.108    17.322    
    SLICE_X39Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    16.963    battlefront_ww2_unit/p2_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         16.963    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 14.341    

Slack (MET) :             14.465ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.704ns (14.302%)  route 4.218ns (85.698%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.191     2.455    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X41Y37         FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.443    17.930    battlefront_ww2_unit/clk_out1
    SLICE_X41Y37         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[6]/C
                         clock pessimism             -0.497    17.432    
                         clock uncertainty           -0.108    17.325    
    SLICE_X41Y37         FDCE (Recov_fdce_C_CLR)     -0.405    16.920    battlefront_ww2_unit/p1_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         16.920    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 14.465    

Slack (MET) :             14.471ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.704ns (14.319%)  route 4.212ns (85.681%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.185     2.449    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y35         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.443    17.930    battlefront_ww2_unit/clk_out1
    SLICE_X44Y35         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[2]/C
                         clock pessimism             -0.497    17.432    
                         clock uncertainty           -0.108    17.325    
    SLICE_X44Y35         FDCE (Recov_fdce_C_CLR)     -0.405    16.920    battlefront_ww2_unit/p2_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.920    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                 14.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.409%)  route 0.518ns (73.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.342     0.128    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X37Y29         FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X37Y29         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/C
                         clock pessimism              0.034    -0.313    
                         clock uncertainty            0.108    -0.206    
    SLICE_X37Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.298    battlefront_ww2_unit/projectile_p1_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.698%)  route 0.538ns (74.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.362     0.147    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y30         FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.822    -0.347    battlefront_ww2_unit/clk_out1
    SLICE_X39Y30         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.108    -0.205    
    SLICE_X39Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.297    battlefront_ww2_unit/projectile_p1_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_one_lives_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.698%)  route 0.538ns (74.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.362     0.147    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y30         FDPE                                         f  battlefront_ww2_unit/player_one_lives_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.822    -0.347    battlefront_ww2_unit/clk_out1
    SLICE_X39Y30         FDPE                                         r  battlefront_ww2_unit/player_one_lives_reg_reg[0]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.108    -0.205    
    SLICE_X39Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.300    battlefront_ww2_unit/player_one_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_two_lives_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.698%)  route 0.538ns (74.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.362     0.147    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y30         FDPE                                         f  battlefront_ww2_unit/player_two_lives_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.822    -0.347    battlefront_ww2_unit/clk_out1
    SLICE_X39Y30         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[0]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.108    -0.205    
    SLICE_X39Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.300    battlefront_ww2_unit/player_two_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.616%)  route 0.602ns (76.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.426     0.211    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X38Y29         FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X38Y29         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/C
                         clock pessimism              0.034    -0.313    
                         clock uncertainty            0.108    -0.206    
    SLICE_X38Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.273    battlefront_ww2_unit/projectile_p1_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.339%)  route 0.611ns (76.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.435     0.221    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y31         FDCE                                         f  battlefront_ww2_unit/projectile_p2_x_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.823    -0.346    battlefront_ww2_unit/clk_out1
    SLICE_X39Y31         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[8]/C
                         clock pessimism              0.034    -0.311    
                         clock uncertainty            0.108    -0.204    
    SLICE_X39Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.296    battlefront_ww2_unit/projectile_p2_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_active_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.294%)  route 0.648ns (77.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.472     0.258    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X40Y30         FDCE                                         f  battlefront_ww2_unit/projectile_p2_active_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.823    -0.346    battlefront_ww2_unit/clk_out1
    SLICE_X40Y30         FDCE                                         r  battlefront_ww2_unit/projectile_p2_active_reg_reg/C
                         clock pessimism              0.034    -0.311    
                         clock uncertainty            0.108    -0.204    
    SLICE_X40Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.296    battlefront_ww2_unit/projectile_p2_active_reg_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.838%)  route 0.666ns (78.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.490     0.275    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X40Y28         FDCE                                         f  battlefront_ww2_unit/projectile_p2_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X40Y28         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[1]/C
                         clock pessimism              0.034    -0.313    
                         clock uncertainty            0.108    -0.206    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.298    battlefront_ww2_unit/projectile_p2_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.838%)  route 0.666ns (78.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.490     0.275    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X40Y28         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X40Y28         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/C
                         clock pessimism              0.034    -0.313    
                         clock uncertainty            0.108    -0.206    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.298    battlefront_ww2_unit/projectile_p2_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.838%)  route 0.666ns (78.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.490     0.275    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X40Y28         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X40Y28         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[3]/C
                         clock pessimism              0.034    -0.313    
                         clock uncertainty            0.108    -0.206    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.298    battlefront_ww2_unit/projectile_p2_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.573    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.040ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.704ns (13.149%)  route 4.650ns (86.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     2.886    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    17.932    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[1]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.103    17.332    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    16.927    battlefront_ww2_unit/p2_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.927    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 14.040    

Slack (MET) :             14.086ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.704ns (13.149%)  route 4.650ns (86.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     2.886    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    17.932    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[5]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.103    17.332    
    SLICE_X44Y38         FDPE (Recov_fdpe_C_PRE)     -0.359    16.973    battlefront_ww2_unit/p2_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         16.973    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 14.086    

Slack (MET) :             14.086ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.704ns (13.149%)  route 4.650ns (86.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     2.886    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    17.932    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[6]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.103    17.332    
    SLICE_X44Y38         FDPE (Recov_fdpe_C_PRE)     -0.359    16.973    battlefront_ww2_unit/p2_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         16.973    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 14.086    

Slack (MET) :             14.086ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.704ns (13.149%)  route 4.650ns (86.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     2.886    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    17.932    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[8]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.103    17.332    
    SLICE_X44Y38         FDPE (Recov_fdpe_C_PRE)     -0.359    16.973    battlefront_ww2_unit/p2_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         16.973    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 14.086    

Slack (MET) :             14.228ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 0.704ns (13.509%)  route 4.507ns (86.491%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 17.931 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.480     2.744    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X45Y37         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.444    17.931    battlefront_ww2_unit/clk_out1
    SLICE_X45Y37         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[7]/C
                         clock pessimism             -0.497    17.433    
                         clock uncertainty           -0.103    17.331    
    SLICE_X45Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    16.972    battlefront_ww2_unit/p2_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         16.972    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 14.228    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 0.704ns (13.832%)  route 4.386ns (86.168%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.359     2.622    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y36         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    17.927    battlefront_ww2_unit/clk_out1
    SLICE_X39Y36         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[3]/C
                         clock pessimism             -0.497    17.429    
                         clock uncertainty           -0.103    17.327    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.405    16.922    battlefront_ww2_unit/p2_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.922    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.342ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 0.704ns (13.939%)  route 4.346ns (86.061%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.319     2.583    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X45Y36         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.443    17.930    battlefront_ww2_unit/clk_out1
    SLICE_X45Y36         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[9]/C
                         clock pessimism             -0.497    17.432    
                         clock uncertainty           -0.103    17.330    
    SLICE_X45Y36         FDCE (Recov_fdce_C_CLR)     -0.405    16.925    battlefront_ww2_unit/p2_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         16.925    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                 14.342    

Slack (MET) :             14.346ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 0.704ns (13.832%)  route 4.386ns (86.168%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.359     2.622    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y36         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    17.927    battlefront_ww2_unit/clk_out1
    SLICE_X39Y36         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[4]/C
                         clock pessimism             -0.497    17.429    
                         clock uncertainty           -0.103    17.327    
    SLICE_X39Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    16.968    battlefront_ww2_unit/p2_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 14.346    

Slack (MET) :             14.470ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.704ns (14.302%)  route 4.218ns (85.698%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.191     2.455    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X41Y37         FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.443    17.930    battlefront_ww2_unit/clk_out1
    SLICE_X41Y37         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[6]/C
                         clock pessimism             -0.497    17.432    
                         clock uncertainty           -0.103    17.330    
    SLICE_X41Y37         FDCE (Recov_fdce_C_CLR)     -0.405    16.925    battlefront_ww2_unit/p1_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         16.925    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                 14.470    

Slack (MET) :             14.476ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.704ns (14.319%)  route 4.212ns (85.681%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.551    -2.468    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.012 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.236    -0.775    battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]_0[0]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.651 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.791     0.140    battlefront_ww2_unit/p2_y_reg_reg[6]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.264 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.185     2.449    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y35         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.443    17.930    battlefront_ww2_unit/clk_out1
    SLICE_X44Y35         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[2]/C
                         clock pessimism             -0.497    17.432    
                         clock uncertainty           -0.103    17.330    
    SLICE_X44Y35         FDCE (Recov_fdce_C_CLR)     -0.405    16.925    battlefront_ww2_unit/p2_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.925    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                 14.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.409%)  route 0.518ns (73.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.342     0.128    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X37Y29         FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X37Y29         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/C
                         clock pessimism              0.034    -0.313    
    SLICE_X37Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.405    battlefront_ww2_unit/projectile_p1_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.698%)  route 0.538ns (74.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.362     0.147    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y30         FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.822    -0.347    battlefront_ww2_unit/clk_out1
    SLICE_X39Y30         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X39Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    battlefront_ww2_unit/projectile_p1_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_one_lives_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.698%)  route 0.538ns (74.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.362     0.147    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y30         FDPE                                         f  battlefront_ww2_unit/player_one_lives_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.822    -0.347    battlefront_ww2_unit/clk_out1
    SLICE_X39Y30         FDPE                                         r  battlefront_ww2_unit/player_one_lives_reg_reg[0]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X39Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.407    battlefront_ww2_unit/player_one_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_two_lives_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.698%)  route 0.538ns (74.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.362     0.147    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y30         FDPE                                         f  battlefront_ww2_unit/player_two_lives_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.822    -0.347    battlefront_ww2_unit/clk_out1
    SLICE_X39Y30         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[0]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X39Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.407    battlefront_ww2_unit/player_two_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.616%)  route 0.602ns (76.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.426     0.211    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X38Y29         FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X38Y29         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/C
                         clock pessimism              0.034    -0.313    
    SLICE_X38Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.380    battlefront_ww2_unit/projectile_p1_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.339%)  route 0.611ns (76.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.435     0.221    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y31         FDCE                                         f  battlefront_ww2_unit/projectile_p2_x_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.823    -0.346    battlefront_ww2_unit/clk_out1
    SLICE_X39Y31         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[8]/C
                         clock pessimism              0.034    -0.311    
    SLICE_X39Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.403    battlefront_ww2_unit/projectile_p2_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_active_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.294%)  route 0.648ns (77.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.472     0.258    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X40Y30         FDCE                                         f  battlefront_ww2_unit/projectile_p2_active_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.823    -0.346    battlefront_ww2_unit/clk_out1
    SLICE_X40Y30         FDCE                                         r  battlefront_ww2_unit/projectile_p2_active_reg_reg/C
                         clock pessimism              0.034    -0.311    
    SLICE_X40Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.403    battlefront_ww2_unit/projectile_p2_active_reg_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.838%)  route 0.666ns (78.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.490     0.275    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X40Y28         FDCE                                         f  battlefront_ww2_unit/projectile_p2_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X40Y28         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[1]/C
                         clock pessimism              0.034    -0.313    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.405    battlefront_ww2_unit/projectile_p2_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.838%)  route 0.666ns (78.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.490     0.275    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X40Y28         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X40Y28         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/C
                         clock pessimism              0.034    -0.313    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.405    battlefront_ww2_unit/projectile_p2_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.838%)  route 0.666ns (78.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.553    -0.576    clock
    SLICE_X32Y28         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.260    battlefront_ww2_unit/p2_y_reg_reg[6]_0[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.490     0.275    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X40Y28         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X40Y28         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[3]/C
                         clock pessimism              0.034    -0.313    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.405    battlefront_ww2_unit/projectile_p2_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.681    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.335ns  (logic 2.178ns (23.337%)  route 7.156ns (76.663%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.965     4.418    kb_code_unit/btn_IBUF[2]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.542 f  kb_code_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.154     5.695    vga_sync_unit/btn_key[0]
    SLICE_X34Y32         LUT3 (Prop_lut3_I2_O)        0.124     5.819 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_5/O
                         net (fo=9, routed)           0.788     6.608    vga_sync_unit/projectile_p1_active_reg_reg_0
    SLICE_X34Y33         LUT2 (Prop_lut2_I0_O)        0.150     6.758 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.450     8.208    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.328     8.536 r  battlefront_ww2_unit/projectile_p1_y_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.799     9.335    battlefront_ww2_unit/projectile_p1_y_next_reg[1]_i_1_n_1
    SLICE_X39Y29         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.219ns  (logic 1.948ns (21.134%)  route 7.271ns (78.866%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.965     4.418    kb_code_unit/btn_IBUF[2]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.542 r  kb_code_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.422     5.964    battlefront_ww2_unit/btn_key[2]
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.088 r  battlefront_ww2_unit/projectile_p1_y_next_reg[8]_i_5/O
                         net (fo=17, routed)          1.537     7.625    battlefront_ww2_unit/projectile_p1_y_next_reg[8]_i_5_n_1
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  battlefront_ww2_unit/projectile_p1_x_next_reg[6]_i_2/O
                         net (fo=1, routed)           0.877     8.625    battlefront_ww2_unit/projectile_p1_x_next_reg[6]_i_2_n_1
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.749 r  battlefront_ww2_unit/projectile_p1_x_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.470     9.219    battlefront_ww2_unit/projectile_p1_x_next_reg[6]_i_1_n_1
    SLICE_X32Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.874ns  (logic 1.948ns (21.956%)  route 6.926ns (78.044%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.965     4.418    kb_code_unit/btn_IBUF[2]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.542 r  kb_code_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.422     5.964    battlefront_ww2_unit/btn_key[2]
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.088 r  battlefront_ww2_unit/projectile_p1_y_next_reg[8]_i_5/O
                         net (fo=17, routed)          1.366     7.454    battlefront_ww2_unit/projectile_p1_y_next_reg[8]_i_5_n_1
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.578 r  battlefront_ww2_unit/projectile_p1_x_next_reg[3]_i_2/O
                         net (fo=1, routed)           0.670     8.248    battlefront_ww2_unit/projectile_p1_x_next_reg[3]_i_2_n_1
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     8.372 r  battlefront_ww2_unit/projectile_p1_x_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.502     8.874    battlefront_ww2_unit/projectile_p1_x_next_reg[3]_i_1_n_1
    SLICE_X32Y33         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.803ns  (logic 2.204ns (25.043%)  route 6.598ns (74.957%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.965     4.418    kb_code_unit/btn_IBUF[2]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.542 f  kb_code_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.154     5.695    vga_sync_unit/btn_key[0]
    SLICE_X34Y32         LUT3 (Prop_lut3_I2_O)        0.124     5.819 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_5/O
                         net (fo=9, routed)           0.788     6.608    vga_sync_unit/projectile_p1_active_reg_reg_0
    SLICE_X34Y33         LUT2 (Prop_lut2_I0_O)        0.150     6.758 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.161     7.919    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.354     8.273 r  battlefront_ww2_unit/projectile_p1_y_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.530     8.803    battlefront_ww2_unit/projectile_p1_y_next_reg[0]_i_1_n_1
    SLICE_X36Y29         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 2.178ns (24.964%)  route 6.548ns (75.036%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.965     4.418    kb_code_unit/btn_IBUF[2]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.542 f  kb_code_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.154     5.695    vga_sync_unit/btn_key[0]
    SLICE_X34Y32         LUT3 (Prop_lut3_I2_O)        0.124     5.819 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_5/O
                         net (fo=9, routed)           0.788     6.608    vga_sync_unit/projectile_p1_active_reg_reg_0
    SLICE_X34Y33         LUT2 (Prop_lut2_I0_O)        0.150     6.758 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.161     7.919    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.328     8.247 r  battlefront_ww2_unit/projectile_p1_x_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.480     8.726    battlefront_ww2_unit/projectile_p1_x_next_reg[1]_i_1_n_1
    SLICE_X34Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.691ns  (logic 2.204ns (25.366%)  route 6.486ns (74.634%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.965     4.418    kb_code_unit/btn_IBUF[2]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.542 f  kb_code_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.154     5.695    vga_sync_unit/btn_key[0]
    SLICE_X34Y32         LUT3 (Prop_lut3_I2_O)        0.124     5.819 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_5/O
                         net (fo=9, routed)           0.788     6.608    vga_sync_unit/projectile_p1_active_reg_reg_0
    SLICE_X34Y33         LUT2 (Prop_lut2_I0_O)        0.150     6.758 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.113     7.870    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I0_O)        0.354     8.224 r  battlefront_ww2_unit/projectile_p1_y_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.466     8.691    battlefront_ww2_unit/projectile_p1_y_next_reg[2]_i_1_n_1
    SLICE_X36Y35         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.665ns  (logic 2.178ns (25.140%)  route 6.487ns (74.860%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.965     4.418    kb_code_unit/btn_IBUF[2]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.542 f  kb_code_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.154     5.695    vga_sync_unit/btn_key[0]
    SLICE_X34Y32         LUT3 (Prop_lut3_I2_O)        0.124     5.819 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_5/O
                         net (fo=9, routed)           0.788     6.608    vga_sync_unit/projectile_p1_active_reg_reg_0
    SLICE_X34Y33         LUT2 (Prop_lut2_I0_O)        0.150     6.758 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.921     7.679    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I4_O)        0.328     8.007 r  battlefront_ww2_unit/projectile_p1_y_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.658     8.665    battlefront_ww2_unit/projectile_p1_y_next_reg[7]_i_1_n_1
    SLICE_X40Y33         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.554ns  (logic 2.178ns (25.468%)  route 6.375ns (74.532%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.965     4.418    kb_code_unit/btn_IBUF[2]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.542 f  kb_code_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.154     5.695    vga_sync_unit/btn_key[0]
    SLICE_X34Y32         LUT3 (Prop_lut3_I2_O)        0.124     5.819 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_5/O
                         net (fo=9, routed)           0.788     6.608    vga_sync_unit/projectile_p1_active_reg_reg_0
    SLICE_X34Y33         LUT2 (Prop_lut2_I0_O)        0.150     6.758 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.130     7.888    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I0_O)        0.328     8.216 r  battlefront_ww2_unit/projectile_p1_y_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.337     8.554    battlefront_ww2_unit/projectile_p1_y_next_reg[3]_i_1_n_1
    SLICE_X38Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 2.178ns (25.744%)  route 6.283ns (74.256%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.965     4.418    kb_code_unit/btn_IBUF[2]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.542 f  kb_code_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.154     5.695    vga_sync_unit/btn_key[0]
    SLICE_X34Y32         LUT3 (Prop_lut3_I2_O)        0.124     5.819 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_5/O
                         net (fo=9, routed)           0.788     6.608    vga_sync_unit/projectile_p1_active_reg_reg_0
    SLICE_X34Y33         LUT2 (Prop_lut2_I0_O)        0.150     6.758 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.972     7.730    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.328     8.058 r  battlefront_ww2_unit/projectile_p1_y_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.404     8.462    battlefront_ww2_unit/projectile_p1_y_next_reg[5]_i_1_n_1
    SLICE_X36Y33         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.441ns  (logic 2.178ns (25.807%)  route 6.263ns (74.193%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.965     4.418    kb_code_unit/btn_IBUF[2]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.542 f  kb_code_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.154     5.695    vga_sync_unit/btn_key[0]
    SLICE_X34Y32         LUT3 (Prop_lut3_I2_O)        0.124     5.819 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_5/O
                         net (fo=9, routed)           0.788     6.608    vga_sync_unit/projectile_p1_active_reg_reg_0
    SLICE_X34Y33         LUT2 (Prop_lut2_I0_O)        0.150     6.758 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.642     7.400    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.328     7.728 r  battlefront_ww2_unit/projectile_p1_y_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.713     8.441    battlefront_ww2_unit/projectile_p1_y_next_reg[6]_i_1_n_1
    SLICE_X40Y33         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.532ns  (logic 0.314ns (20.507%)  route 1.218ns (79.493%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.934     1.158    kb_code_unit/sw_IBUF[0]
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.203 r  kb_code_unit/p2_x_next_reg[9]_i_3/O
                         net (fo=12, routed)          0.285     1.487    battlefront_ww2_unit/btn_key[3]
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.532 r  battlefront_ww2_unit/p2_x_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.532    battlefront_ww2_unit/p2_x_next_reg[4]_i_1_n_1
    SLICE_X40Y36         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.579ns  (logic 0.314ns (19.900%)  route 1.265ns (80.100%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.934     1.158    kb_code_unit/sw_IBUF[0]
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.203 r  kb_code_unit/p2_x_next_reg[9]_i_3/O
                         net (fo=12, routed)          0.155     1.358    battlefront_ww2_unit/btn_key[3]
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.403 r  battlefront_ww2_unit/p2_x_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.176     1.579    battlefront_ww2_unit/p2_x_next_reg[8]_i_1_n_1
    SLICE_X45Y38         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.627ns  (logic 0.314ns (19.311%)  route 1.313ns (80.689%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.934     1.158    kb_code_unit/sw_IBUF[0]
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.203 r  kb_code_unit/p2_x_next_reg[9]_i_3/O
                         net (fo=12, routed)          0.268     1.470    battlefront_ww2_unit/btn_key[3]
    SLICE_X44Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.515 r  battlefront_ww2_unit/p2_x_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.112     1.627    battlefront_ww2_unit/p2_x_next_reg[5]_i_1_n_1
    SLICE_X44Y39         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 0.314ns (18.640%)  route 1.372ns (81.360%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.934     1.158    kb_code_unit/sw_IBUF[0]
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.203 r  kb_code_unit/p2_x_next_reg[9]_i_3/O
                         net (fo=12, routed)          0.322     1.525    battlefront_ww2_unit/btn_key[3]
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.570 r  battlefront_ww2_unit/p2_x_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.116     1.686    battlefront_ww2_unit/p2_x_next_reg[7]_i_1_n_1
    SLICE_X45Y38         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 0.314ns (18.588%)  route 1.376ns (81.412%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.934     1.158    kb_code_unit/sw_IBUF[0]
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.203 r  kb_code_unit/p2_x_next_reg[9]_i_3/O
                         net (fo=12, routed)          0.327     1.530    battlefront_ww2_unit/btn_key[3]
    SLICE_X43Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.575 r  battlefront_ww2_unit/p2_x_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     1.691    battlefront_ww2_unit/p2_x_next_reg[2]_i_1_n_1
    SLICE_X43Y35         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p2_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 0.372ns (21.208%)  route 1.381ns (78.792%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.804     1.041    kb_code_unit/sw_IBUF[3]
    SLICE_X43Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.086 f  kb_code_unit/projectile_p2_y_next_reg[9]_i_6/O
                         net (fo=4, routed)           0.238     1.324    battlefront_ww2_unit/btn_key[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.369 f  battlefront_ww2_unit/projectile_p2_x_next_reg[9]_i_2/O
                         net (fo=1, routed)           0.210     1.579    battlefront_ww2_unit/projectile_p2_x_next_reg[9]_i_2_n_1
    SLICE_X43Y31         LUT5 (Prop_lut5_I3_O)        0.045     1.624 r  battlefront_ww2_unit/projectile_p2_x_next_reg[9]_i_1/O
                         net (fo=1, routed)           0.128     1.752    battlefront_ww2_unit/projectile_p2_x_next_reg[9]_i_1_n_1
    SLICE_X42Y31         LDCE                                         r  battlefront_ww2_unit/projectile_p2_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 0.314ns (17.668%)  route 1.464ns (82.332%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.934     1.158    kb_code_unit/sw_IBUF[0]
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.203 r  kb_code_unit/p2_x_next_reg[9]_i_3/O
                         net (fo=12, routed)          0.419     1.622    battlefront_ww2_unit/btn_key[3]
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.045     1.667 r  battlefront_ww2_unit/p2_x_next_reg[9]_i_1/O
                         net (fo=1, routed)           0.112     1.779    battlefront_ww2_unit/p2_x_next_reg[9]_i_1_n_1
    SLICE_X46Y36         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 0.314ns (17.556%)  route 1.476ns (82.444%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.934     1.158    kb_code_unit/sw_IBUF[0]
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.203 r  kb_code_unit/p2_x_next_reg[9]_i_3/O
                         net (fo=12, routed)          0.345     1.548    battlefront_ww2_unit/btn_key[3]
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.593 r  battlefront_ww2_unit/p2_x_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.197     1.790    battlefront_ww2_unit/p2_x_next_reg[6]_i_1_n_1
    SLICE_X44Y39         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 0.314ns (17.522%)  route 1.479ns (82.478%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.934     1.158    kb_code_unit/sw_IBUF[0]
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.203 r  kb_code_unit/p2_x_next_reg[9]_i_3/O
                         net (fo=12, routed)          0.352     1.554    battlefront_ww2_unit/btn_key[3]
    SLICE_X44Y39         LUT5 (Prop_lut5_I1_O)        0.045     1.599 r  battlefront_ww2_unit/p2_x_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.194     1.794    battlefront_ww2_unit/p2_x_next_reg[1]_i_1_n_1
    SLICE_X44Y39         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            battlefront_ww2_unit/p2_y_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 0.356ns (19.647%)  route 1.456ns (80.353%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.026     1.247    kb_code_unit/sw_IBUF[2]
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.292 f  kb_code_unit/p2_y_next_reg[8]_i_6/O
                         net (fo=6, routed)           0.168     1.460    battlefront_ww2_unit/btn_key[4]
    SLICE_X42Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.505 r  battlefront_ww2_unit/p2_y_next_reg[2]_i_2/O
                         net (fo=2, routed)           0.262     1.767    battlefront_ww2_unit/p2_y_next_reg[2]_i_2_n_1
    SLICE_X41Y34         LUT4 (Prop_lut4_I1_O)        0.045     1.812 r  battlefront_ww2_unit/p2_y_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    battlefront_ww2_unit/p2_y_next_reg[1]_i_1_n_1
    SLICE_X41Y34         LDCE                                         r  battlefront_ww2_unit/p2_y_next_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.359ns  (logic 1.804ns (15.881%)  route 9.555ns (84.119%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     6.310 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.450     7.760    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.328     8.088 r  battlefront_ww2_unit/projectile_p1_y_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.799     8.887    battlefront_ww2_unit/projectile_p1_y_next_reg[1]_i_1_n_1
    SLICE_X39Y29         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.827ns  (logic 1.830ns (16.902%)  route 8.997ns (83.098%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     6.310 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.161     7.471    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.354     7.825 r  battlefront_ww2_unit/projectile_p1_y_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.530     8.355    battlefront_ww2_unit/projectile_p1_y_next_reg[0]_i_1_n_1
    SLICE_X36Y29         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.751ns  (logic 1.804ns (16.780%)  route 8.947ns (83.220%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     6.310 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.161     7.471    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.328     7.799 r  battlefront_ww2_unit/projectile_p1_x_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.480     8.279    battlefront_ww2_unit/projectile_p1_x_next_reg[1]_i_1_n_1
    SLICE_X34Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.715ns  (logic 1.830ns (17.078%)  route 8.885ns (82.922%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     6.310 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.113     7.423    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I0_O)        0.354     7.777 r  battlefront_ww2_unit/projectile_p1_y_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.466     8.243    battlefront_ww2_unit/projectile_p1_y_next_reg[2]_i_1_n_1
    SLICE_X36Y35         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.690ns  (logic 1.804ns (16.876%)  route 8.886ns (83.124%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     6.310 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.921     7.231    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I4_O)        0.328     7.559 r  battlefront_ww2_unit/projectile_p1_y_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.658     8.217    battlefront_ww2_unit/projectile_p1_y_next_reg[7]_i_1_n_1
    SLICE_X40Y33         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.578ns  (logic 1.804ns (17.054%)  route 8.774ns (82.946%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     6.310 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.130     7.440    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I0_O)        0.328     7.768 r  battlefront_ww2_unit/projectile_p1_y_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.337     8.106    battlefront_ww2_unit/projectile_p1_y_next_reg[3]_i_1_n_1
    SLICE_X38Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.529ns  (logic 1.576ns (14.969%)  route 8.953ns (85.031%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.286 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_2/O
                         net (fo=8, routed)           1.168     7.454    battlefront_ww2_unit/projectile_p1_x_reg_reg[2]_1
    SLICE_X33Y31         LUT5 (Prop_lut5_I3_O)        0.124     7.578 r  battlefront_ww2_unit/projectile_p1_x_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.479     8.056    battlefront_ww2_unit/projectile_p1_x_next_reg[2]_i_1_n_1
    SLICE_X32Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.487ns  (logic 1.804ns (17.203%)  route 8.683ns (82.797%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     6.310 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.972     7.282    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.328     7.610 r  battlefront_ww2_unit/projectile_p1_y_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.404     8.014    battlefront_ww2_unit/projectile_p1_y_next_reg[5]_i_1_n_1
    SLICE_X36Y33         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.466ns  (logic 1.804ns (17.237%)  route 8.662ns (82.763%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     6.310 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.642     6.952    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.328     7.280 r  battlefront_ww2_unit/projectile_p1_y_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.713     7.993    battlefront_ww2_unit/projectile_p1_y_next_reg[6]_i_1_n_1
    SLICE_X40Y33         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.413ns  (logic 1.804ns (17.325%)  route 8.609ns (82.675%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     6.310 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.782     7.092    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X41Y32         LUT5 (Prop_lut5_I0_O)        0.328     7.420 r  battlefront_ww2_unit/projectile_p1_y_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.520     7.940    battlefront_ww2_unit/projectile_p1_y_next_reg[4]_i_1_n_1
    SLICE_X41Y31         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.722ns  (logic 0.467ns (64.669%)  route 0.255ns (35.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.442    -2.071    battlefront_ww2_unit/clk_out1
    SLICE_X33Y38         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.367    -1.704 r  battlefront_ww2_unit/p1_x_reg_reg[6]/Q
                         net (fo=33, routed)          0.255    -1.449    battlefront_ww2_unit/p1_x_reg_reg[9]_0[5]
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.100    -1.349 r  battlefront_ww2_unit/p1_x_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.349    battlefront_ww2_unit/p1_x_next_reg[6]_i_1_n_1
    SLICE_X32Y38         LDCE                                         r  battlefront_ww2_unit/p1_x_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.754ns  (logic 0.467ns (61.973%)  route 0.287ns (38.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    -2.080    battlefront_ww2_unit/clk_out1
    SLICE_X43Y27         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.367    -1.713 r  battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/Q
                         net (fo=11, routed)          0.287    -1.427    battlefront_ww2_unit/Q[3]
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.100    -1.327 r  battlefront_ww2_unit/projectile_p2_y_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.327    battlefront_ww2_unit/projectile_p2_y_next_reg[4]_i_1_n_1
    SLICE_X44Y27         LDCE                                         r  battlefront_ww2_unit/projectile_p2_y_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/p2_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_y_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.760ns  (logic 0.467ns (61.473%)  route 0.293ns (38.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.441    -2.072    battlefront_ww2_unit/clk_out1
    SLICE_X40Y34         FDCE                                         r  battlefront_ww2_unit/p2_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.367    -1.705 r  battlefront_ww2_unit/p2_y_reg_reg[1]/Q
                         net (fo=37, routed)          0.293    -1.412    battlefront_ww2_unit/p2_y_reg_reg[8]_0[0]
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.100    -1.312 r  battlefront_ww2_unit/p2_y_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.312    battlefront_ww2_unit/p2_y_next_reg[1]_i_1_n_1
    SLICE_X41Y34         LDCE                                         r  battlefront_ww2_unit/p2_y_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/p2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.762ns  (logic 0.467ns (61.253%)  route 0.295ns (38.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    -2.073    battlefront_ww2_unit/clk_out1
    SLICE_X39Y36         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.367    -1.706 r  battlefront_ww2_unit/p2_x_reg_reg[3]/Q
                         net (fo=30, routed)          0.295    -1.411    battlefront_ww2_unit/p2_x_reg_reg[9]_0[2]
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.100    -1.311 r  battlefront_ww2_unit/p2_x_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.311    battlefront_ww2_unit/p2_x_next_reg[4]_i_1_n_1
    SLICE_X40Y36         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.765ns  (logic 0.467ns (61.047%)  route 0.298ns (38.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    -2.073    battlefront_ww2_unit/clk_out1
    SLICE_X39Y35         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.367    -1.706 r  battlefront_ww2_unit/p1_y_reg_reg[4]/Q
                         net (fo=50, routed)          0.298    -1.408    battlefront_ww2_unit/p1_y_reg_reg[8]_0[3]
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.100    -1.308 r  battlefront_ww2_unit/p1_y_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.308    battlefront_ww2_unit/p1_y_next_reg[5]_i_1_n_1
    SLICE_X38Y35         LDCE                                         r  battlefront_ww2_unit/p1_y_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p2_x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.903ns  (logic 0.467ns (51.689%)  route 0.436ns (48.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.437    -2.076    battlefront_ww2_unit/clk_out1
    SLICE_X44Y30         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.709 r  battlefront_ww2_unit/projectile_p2_x_reg_reg[7]/Q
                         net (fo=11, routed)          0.151    -1.558    battlefront_ww2_unit/projectile_p2_x_reg_reg[9]_0[6]
    SLICE_X45Y30         LUT6 (Prop_lut6_I1_O)        0.100    -1.458 r  battlefront_ww2_unit/projectile_p2_x_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.285    -1.173    battlefront_ww2_unit/projectile_p2_x_next_reg[7]_i_1_n_1
    SLICE_X45Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p2_x_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.917ns  (logic 0.518ns (56.466%)  route 0.399ns (43.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.436    -2.077    battlefront_ww2_unit/clk_out1
    SLICE_X34Y32         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.418    -1.659 r  battlefront_ww2_unit/projectile_p1_x_reg_reg[4]/Q
                         net (fo=15, routed)          0.399    -1.260    battlefront_ww2_unit/projectile_p1_x_reg_reg[9]_0[3]
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.100    -1.160 r  battlefront_ww2_unit/projectile_p1_x_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.160    battlefront_ww2_unit/projectile_p1_x_next_reg[4]_i_1_n_1
    SLICE_X33Y32         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.979ns  (logic 0.467ns (47.726%)  route 0.512ns (52.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    -2.073    battlefront_ww2_unit/clk_out1
    SLICE_X33Y36         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.367    -1.706 r  battlefront_ww2_unit/p1_x_reg_reg[8]/Q
                         net (fo=28, routed)          0.194    -1.512    battlefront_ww2_unit/p1_x_reg_reg[9]_0[7]
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.100    -1.412 r  battlefront_ww2_unit/p1_x_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.317    -1.095    battlefront_ww2_unit/p1_x_next_reg[8]_i_1_n_1
    SLICE_X32Y36         LDCE                                         r  battlefront_ww2_unit/p1_x_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_x_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.017ns  (logic 0.467ns (45.929%)  route 0.550ns (54.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.434    -2.079    battlefront_ww2_unit/clk_out1
    SLICE_X35Y31         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.367    -1.712 r  battlefront_ww2_unit/projectile_p1_x_reg_reg[8]/Q
                         net (fo=12, routed)          0.550    -1.162    battlefront_ww2_unit/projectile_p1_x_reg_reg[9]_0[7]
    SLICE_X34Y33         LUT6 (Prop_lut6_I2_O)        0.100    -1.062 r  battlefront_ww2_unit/projectile_p1_x_next_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -1.062    battlefront_ww2_unit/projectile_p1_x_next_reg[9]_i_1_n_1
    SLICE_X34Y33         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.011ns  (logic 0.467ns (46.174%)  route 0.544ns (53.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    -2.073    battlefront_ww2_unit/clk_out1
    SLICE_X37Y36         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.367    -1.706 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=53, routed)          0.544    -1.162    battlefront_ww2_unit/p1_y_reg_reg[8]_0[0]
    SLICE_X38Y36         LUT4 (Prop_lut4_I0_O)        0.100    -1.062 r  battlefront_ww2_unit/p1_y_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.062    battlefront_ww2_unit/p1_y_next_reg[1]_i_1_n_1
    SLICE_X38Y36         LDCE                                         r  battlefront_ww2_unit/p1_y_next_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.359ns  (logic 1.804ns (15.881%)  route 9.555ns (84.119%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     6.310 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.450     7.760    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.328     8.088 r  battlefront_ww2_unit/projectile_p1_y_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.799     8.887    battlefront_ww2_unit/projectile_p1_y_next_reg[1]_i_1_n_1
    SLICE_X39Y29         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.827ns  (logic 1.830ns (16.902%)  route 8.997ns (83.098%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     6.310 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.161     7.471    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.354     7.825 r  battlefront_ww2_unit/projectile_p1_y_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.530     8.355    battlefront_ww2_unit/projectile_p1_y_next_reg[0]_i_1_n_1
    SLICE_X36Y29         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.751ns  (logic 1.804ns (16.780%)  route 8.947ns (83.220%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     6.310 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.161     7.471    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.328     7.799 r  battlefront_ww2_unit/projectile_p1_x_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.480     8.279    battlefront_ww2_unit/projectile_p1_x_next_reg[1]_i_1_n_1
    SLICE_X34Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.715ns  (logic 1.830ns (17.078%)  route 8.885ns (82.922%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     6.310 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.113     7.423    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I0_O)        0.354     7.777 r  battlefront_ww2_unit/projectile_p1_y_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.466     8.243    battlefront_ww2_unit/projectile_p1_y_next_reg[2]_i_1_n_1
    SLICE_X36Y35         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.690ns  (logic 1.804ns (16.876%)  route 8.886ns (83.124%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     6.310 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.921     7.231    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I4_O)        0.328     7.559 r  battlefront_ww2_unit/projectile_p1_y_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.658     8.217    battlefront_ww2_unit/projectile_p1_y_next_reg[7]_i_1_n_1
    SLICE_X40Y33         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.578ns  (logic 1.804ns (17.054%)  route 8.774ns (82.946%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     6.310 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.130     7.440    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I0_O)        0.328     7.768 r  battlefront_ww2_unit/projectile_p1_y_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.337     8.106    battlefront_ww2_unit/projectile_p1_y_next_reg[3]_i_1_n_1
    SLICE_X38Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.529ns  (logic 1.576ns (14.969%)  route 8.953ns (85.031%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.286 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_2/O
                         net (fo=8, routed)           1.168     7.454    battlefront_ww2_unit/projectile_p1_x_reg_reg[2]_1
    SLICE_X33Y31         LUT5 (Prop_lut5_I3_O)        0.124     7.578 r  battlefront_ww2_unit/projectile_p1_x_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.479     8.056    battlefront_ww2_unit/projectile_p1_x_next_reg[2]_i_1_n_1
    SLICE_X32Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.487ns  (logic 1.804ns (17.203%)  route 8.683ns (82.797%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     6.310 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.972     7.282    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.328     7.610 r  battlefront_ww2_unit/projectile_p1_y_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.404     8.014    battlefront_ww2_unit/projectile_p1_y_next_reg[5]_i_1_n_1
    SLICE_X36Y33         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.466ns  (logic 1.804ns (17.237%)  route 8.662ns (82.763%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     6.310 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.642     6.952    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.328     7.280 r  battlefront_ww2_unit/projectile_p1_y_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.713     7.993    battlefront_ww2_unit/projectile_p1_y_next_reg[6]_i_1_n_1
    SLICE_X40Y33         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.413ns  (logic 1.804ns (17.325%)  route 8.609ns (82.675%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.546    -2.473    vga_sync_unit/clk_out1
    SLICE_X41Y25         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456    -2.017 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=34, routed)          1.702    -0.315    vga_sync_unit/Q[6]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152    -0.163 r  vga_sync_unit/p2_y_next_reg[8]_i_27/O
                         net (fo=3, routed)           0.843     0.680    vga_sync_unit/p2_y_next_reg[8]_i_27_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.348     1.028 r  vga_sync_unit/p2_y_next_reg[8]_i_15/O
                         net (fo=1, routed)           0.149     1.177    vga_sync_unit/p2_y_next_reg[8]_i_15_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.301 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=31, routed)          2.966     4.267    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.391 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.962     5.353    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.477 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.685     6.162    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     6.310 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.782     7.092    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X41Y32         LUT5 (Prop_lut5_I0_O)        0.328     7.420 r  battlefront_ww2_unit/projectile_p1_y_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.520     7.940    battlefront_ww2_unit/projectile_p1_y_next_reg[4]_i_1_n_1
    SLICE_X41Y31         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.722ns  (logic 0.467ns (64.669%)  route 0.255ns (35.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.442    -2.071    battlefront_ww2_unit/clk_out1
    SLICE_X33Y38         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.367    -1.704 r  battlefront_ww2_unit/p1_x_reg_reg[6]/Q
                         net (fo=33, routed)          0.255    -1.449    battlefront_ww2_unit/p1_x_reg_reg[9]_0[5]
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.100    -1.349 r  battlefront_ww2_unit/p1_x_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.349    battlefront_ww2_unit/p1_x_next_reg[6]_i_1_n_1
    SLICE_X32Y38         LDCE                                         r  battlefront_ww2_unit/p1_x_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.754ns  (logic 0.467ns (61.973%)  route 0.287ns (38.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.433    -2.080    battlefront_ww2_unit/clk_out1
    SLICE_X43Y27         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.367    -1.713 r  battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/Q
                         net (fo=11, routed)          0.287    -1.427    battlefront_ww2_unit/Q[3]
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.100    -1.327 r  battlefront_ww2_unit/projectile_p2_y_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.327    battlefront_ww2_unit/projectile_p2_y_next_reg[4]_i_1_n_1
    SLICE_X44Y27         LDCE                                         r  battlefront_ww2_unit/projectile_p2_y_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/p2_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_y_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.760ns  (logic 0.467ns (61.473%)  route 0.293ns (38.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.441    -2.072    battlefront_ww2_unit/clk_out1
    SLICE_X40Y34         FDCE                                         r  battlefront_ww2_unit/p2_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.367    -1.705 r  battlefront_ww2_unit/p2_y_reg_reg[1]/Q
                         net (fo=37, routed)          0.293    -1.412    battlefront_ww2_unit/p2_y_reg_reg[8]_0[0]
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.100    -1.312 r  battlefront_ww2_unit/p2_y_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.312    battlefront_ww2_unit/p2_y_next_reg[1]_i_1_n_1
    SLICE_X41Y34         LDCE                                         r  battlefront_ww2_unit/p2_y_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/p2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.762ns  (logic 0.467ns (61.253%)  route 0.295ns (38.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    -2.073    battlefront_ww2_unit/clk_out1
    SLICE_X39Y36         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.367    -1.706 r  battlefront_ww2_unit/p2_x_reg_reg[3]/Q
                         net (fo=30, routed)          0.295    -1.411    battlefront_ww2_unit/p2_x_reg_reg[9]_0[2]
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.100    -1.311 r  battlefront_ww2_unit/p2_x_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.311    battlefront_ww2_unit/p2_x_next_reg[4]_i_1_n_1
    SLICE_X40Y36         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.765ns  (logic 0.467ns (61.047%)  route 0.298ns (38.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    -2.073    battlefront_ww2_unit/clk_out1
    SLICE_X39Y35         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.367    -1.706 r  battlefront_ww2_unit/p1_y_reg_reg[4]/Q
                         net (fo=50, routed)          0.298    -1.408    battlefront_ww2_unit/p1_y_reg_reg[8]_0[3]
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.100    -1.308 r  battlefront_ww2_unit/p1_y_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.308    battlefront_ww2_unit/p1_y_next_reg[5]_i_1_n_1
    SLICE_X38Y35         LDCE                                         r  battlefront_ww2_unit/p1_y_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p2_x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.903ns  (logic 0.467ns (51.689%)  route 0.436ns (48.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.437    -2.076    battlefront_ww2_unit/clk_out1
    SLICE_X44Y30         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.709 r  battlefront_ww2_unit/projectile_p2_x_reg_reg[7]/Q
                         net (fo=11, routed)          0.151    -1.558    battlefront_ww2_unit/projectile_p2_x_reg_reg[9]_0[6]
    SLICE_X45Y30         LUT6 (Prop_lut6_I1_O)        0.100    -1.458 r  battlefront_ww2_unit/projectile_p2_x_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.285    -1.173    battlefront_ww2_unit/projectile_p2_x_next_reg[7]_i_1_n_1
    SLICE_X45Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p2_x_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.917ns  (logic 0.518ns (56.466%)  route 0.399ns (43.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.436    -2.077    battlefront_ww2_unit/clk_out1
    SLICE_X34Y32         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.418    -1.659 r  battlefront_ww2_unit/projectile_p1_x_reg_reg[4]/Q
                         net (fo=15, routed)          0.399    -1.260    battlefront_ww2_unit/projectile_p1_x_reg_reg[9]_0[3]
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.100    -1.160 r  battlefront_ww2_unit/projectile_p1_x_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.160    battlefront_ww2_unit/projectile_p1_x_next_reg[4]_i_1_n_1
    SLICE_X33Y32         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/p1_x_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.979ns  (logic 0.467ns (47.726%)  route 0.512ns (52.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    -2.073    battlefront_ww2_unit/clk_out1
    SLICE_X33Y36         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.367    -1.706 r  battlefront_ww2_unit/p1_x_reg_reg[8]/Q
                         net (fo=28, routed)          0.194    -1.512    battlefront_ww2_unit/p1_x_reg_reg[9]_0[7]
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.100    -1.412 r  battlefront_ww2_unit/p1_x_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.317    -1.095    battlefront_ww2_unit/p1_x_next_reg[8]_i_1_n_1
    SLICE_X32Y36         LDCE                                         r  battlefront_ww2_unit/p1_x_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_x_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.017ns  (logic 0.467ns (45.929%)  route 0.550ns (54.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.434    -2.079    battlefront_ww2_unit/clk_out1
    SLICE_X35Y31         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.367    -1.712 r  battlefront_ww2_unit/projectile_p1_x_reg_reg[8]/Q
                         net (fo=12, routed)          0.550    -1.162    battlefront_ww2_unit/projectile_p1_x_reg_reg[9]_0[7]
    SLICE_X34Y33         LUT6 (Prop_lut6_I2_O)        0.100    -1.062 r  battlefront_ww2_unit/projectile_p1_x_next_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -1.062    battlefront_ww2_unit/projectile_p1_x_next_reg[9]_i_1_n_1
    SLICE_X34Y33         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.011ns  (logic 0.467ns (46.174%)  route 0.544ns (53.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    -2.073    battlefront_ww2_unit/clk_out1
    SLICE_X37Y36         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.367    -1.706 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=53, routed)          0.544    -1.162    battlefront_ww2_unit/p1_y_reg_reg[8]_0[0]
    SLICE_X38Y36         LUT4 (Prop_lut4_I0_O)        0.100    -1.062 r  battlefront_ww2_unit/p1_y_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.062    battlefront_ww2_unit/p1_y_next_reg[1]_i_1_n_1
    SLICE_X38Y36         LDCE                                         r  battlefront_ww2_unit/p1_y_next_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.895    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     8.257 f  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.803    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.832 f  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     9.653    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.895    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     8.257 f  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.803    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.832 f  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     9.653    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           291 Endpoints
Min Delay           291 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 1.565ns (21.346%)  route 5.768ns (78.654%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     7.333    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    -2.068    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 1.565ns (21.346%)  route 5.768ns (78.654%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     7.333    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    -2.068    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 1.565ns (21.346%)  route 5.768ns (78.654%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     7.333    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    -2.068    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 1.565ns (21.346%)  route 5.768ns (78.654%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     7.333    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    -2.068    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.190ns  (logic 1.565ns (21.770%)  route 5.625ns (78.230%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.480     7.190    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X45Y37         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.444    -2.069    battlefront_ww2_unit/clk_out1
    SLICE_X45Y37         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.069ns  (logic 1.565ns (22.144%)  route 5.503ns (77.856%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.359     7.069    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y36         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    -2.073    battlefront_ww2_unit/clk_out1
    SLICE_X39Y36         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.069ns  (logic 1.565ns (22.144%)  route 5.503ns (77.856%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.359     7.069    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y36         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    -2.073    battlefront_ww2_unit/clk_out1
    SLICE_X39Y36         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.029ns  (logic 1.565ns (22.268%)  route 5.464ns (77.732%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.319     7.029    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X45Y36         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.443    -2.070    battlefront_ww2_unit/clk_out1
    SLICE_X45Y36         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.901ns  (logic 1.565ns (22.681%)  route 5.336ns (77.319%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.191     6.901    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X41Y37         FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.443    -2.070    battlefront_ww2_unit/clk_out1
    SLICE_X41Y37         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.895ns  (logic 1.565ns (22.701%)  route 5.330ns (77.299%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.185     6.895    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y35         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.443    -2.070    battlefront_ww2_unit/clk_out1
    SLICE_X44Y35         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p2_x_next_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.158ns (61.751%)  route 0.098ns (38.249%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p2_x_next_reg[7]/G
    SLICE_X45Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p2_x_next_reg[7]/Q
                         net (fo=1, routed)           0.098     0.256    battlefront_ww2_unit/projectile_p2_x_next[7]
    SLICE_X44Y30         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.824    -0.345    battlefront_ww2_unit/clk_out1
    SLICE_X44Y30         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[7]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/p2_x_next_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         LDCE                         0.000     0.000 r  battlefront_ww2_unit/p2_x_next_reg[7]/G
    SLICE_X45Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/p2_x_next_reg[7]/Q
                         net (fo=1, routed)           0.110     0.268    battlefront_ww2_unit/p2_x_next[7]
    SLICE_X45Y37         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.830    -0.339    battlefront_ww2_unit/clk_out1
    SLICE_X45Y37         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[7]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/p2_y_next_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/p2_y_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         LDCE                         0.000     0.000 r  battlefront_ww2_unit/p2_y_next_reg[7]/G
    SLICE_X43Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/p2_y_next_reg[7]/Q
                         net (fo=1, routed)           0.110     0.268    battlefront_ww2_unit/p2_y_next[7]
    SLICE_X43Y31         FDCE                                         r  battlefront_ww2_unit/p2_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.824    -0.345    battlefront_ww2_unit/clk_out1
    SLICE_X43Y31         FDCE                                         r  battlefront_ww2_unit/p2_y_reg_reg[7]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_x_next_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p1_x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p1_x_next_reg[5]/G
    SLICE_X35Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p1_x_next_reg[5]/Q
                         net (fo=1, routed)           0.110     0.268    battlefront_ww2_unit/projectile_p1_x_next[5]
    SLICE_X35Y31         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.822    -0.347    battlefront_ww2_unit/clk_out1
    SLICE_X35Y31         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[5]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/p2_x_next_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.555%)  route 0.112ns (41.445%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         LDCE                         0.000     0.000 r  battlefront_ww2_unit/p2_x_next_reg[5]/G
    SLICE_X44Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/p2_x_next_reg[5]/Q
                         net (fo=1, routed)           0.112     0.270    battlefront_ww2_unit/p2_x_next[5]
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.832    -0.337    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[5]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_y_next_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.555%)  route 0.112ns (41.445%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p1_y_next_reg[8]/G
    SLICE_X36Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p1_y_next_reg[8]/Q
                         net (fo=1, routed)           0.112     0.270    battlefront_ww2_unit/projectile_p1_y_next[8]
    SLICE_X36Y32         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.824    -0.345    battlefront_ww2_unit/clk_out1
    SLICE_X36Y32         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[8]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/p2_y_next_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/p2_y_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         LDCE                         0.000     0.000 r  battlefront_ww2_unit/p2_y_next_reg[8]/G
    SLICE_X43Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/p2_y_next_reg[8]/Q
                         net (fo=1, routed)           0.112     0.270    battlefront_ww2_unit/p2_y_next[8]
    SLICE_X43Y34         FDCE                                         r  battlefront_ww2_unit/p2_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.827    -0.342    battlefront_ww2_unit/clk_out1
    SLICE_X43Y34         FDCE                                         r  battlefront_ww2_unit/p2_y_reg_reg[8]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_y_next_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p1_y_next_reg[4]/G
    SLICE_X41Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p1_y_next_reg[4]/Q
                         net (fo=1, routed)           0.112     0.270    battlefront_ww2_unit/projectile_p1_y_next[4]
    SLICE_X41Y32         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.825    -0.344    battlefront_ww2_unit/clk_out1
    SLICE_X41Y32         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[4]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/p2_x_next_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.158ns (58.334%)  route 0.113ns (41.666%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         LDCE                         0.000     0.000 r  battlefront_ww2_unit/p2_x_next_reg[6]/G
    SLICE_X44Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/p2_x_next_reg[6]/Q
                         net (fo=1, routed)           0.113     0.271    battlefront_ww2_unit/p2_x_next[6]
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.832    -0.337    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[6]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_x_next_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p1_x_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.158ns (57.516%)  route 0.117ns (42.484%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p1_x_next_reg[7]/G
    SLICE_X33Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p1_x_next_reg[7]/Q
                         net (fo=1, routed)           0.117     0.275    battlefront_ww2_unit/projectile_p1_x_next[7]
    SLICE_X34Y32         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.823    -0.346    battlefront_ww2_unit/clk_out1
    SLICE_X34Y32         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           291 Endpoints
Min Delay           291 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 1.565ns (21.346%)  route 5.768ns (78.654%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     7.333    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    -2.068    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 1.565ns (21.346%)  route 5.768ns (78.654%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     7.333    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    -2.068    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 1.565ns (21.346%)  route 5.768ns (78.654%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     7.333    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    -2.068    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 1.565ns (21.346%)  route 5.768ns (78.654%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.623     7.333    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y38         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.445    -2.068    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.190ns  (logic 1.565ns (21.770%)  route 5.625ns (78.230%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.480     7.190    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X45Y37         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.444    -2.069    battlefront_ww2_unit/clk_out1
    SLICE_X45Y37         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.069ns  (logic 1.565ns (22.144%)  route 5.503ns (77.856%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.359     7.069    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y36         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    -2.073    battlefront_ww2_unit/clk_out1
    SLICE_X39Y36         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.069ns  (logic 1.565ns (22.144%)  route 5.503ns (77.856%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.359     7.069    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X39Y36         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    -2.073    battlefront_ww2_unit/clk_out1
    SLICE_X39Y36         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.029ns  (logic 1.565ns (22.268%)  route 5.464ns (77.732%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.319     7.029    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X45Y36         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.443    -2.070    battlefront_ww2_unit/clk_out1
    SLICE_X45Y36         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.901ns  (logic 1.565ns (22.681%)  route 5.336ns (77.319%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.191     6.901    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X41Y37         FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.443    -2.070    battlefront_ww2_unit/clk_out1
    SLICE_X41Y37         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.895ns  (logic 1.565ns (22.701%)  route 5.330ns (77.299%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=90, routed)          3.145     4.586    battlefront_ww2_unit/reset_IBUF
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.710 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.185     6.895    battlefront_ww2_unit/p2_y_reg[8]_i_1_n_1
    SLICE_X44Y35         FDCE                                         f  battlefront_ww2_unit/p2_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         1.443    -2.070    battlefront_ww2_unit/clk_out1
    SLICE_X44Y35         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p2_x_next_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.158ns (61.751%)  route 0.098ns (38.249%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p2_x_next_reg[7]/G
    SLICE_X45Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p2_x_next_reg[7]/Q
                         net (fo=1, routed)           0.098     0.256    battlefront_ww2_unit/projectile_p2_x_next[7]
    SLICE_X44Y30         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.824    -0.345    battlefront_ww2_unit/clk_out1
    SLICE_X44Y30         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[7]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/p2_x_next_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         LDCE                         0.000     0.000 r  battlefront_ww2_unit/p2_x_next_reg[7]/G
    SLICE_X45Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/p2_x_next_reg[7]/Q
                         net (fo=1, routed)           0.110     0.268    battlefront_ww2_unit/p2_x_next[7]
    SLICE_X45Y37         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.830    -0.339    battlefront_ww2_unit/clk_out1
    SLICE_X45Y37         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[7]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/p2_y_next_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/p2_y_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         LDCE                         0.000     0.000 r  battlefront_ww2_unit/p2_y_next_reg[7]/G
    SLICE_X43Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/p2_y_next_reg[7]/Q
                         net (fo=1, routed)           0.110     0.268    battlefront_ww2_unit/p2_y_next[7]
    SLICE_X43Y31         FDCE                                         r  battlefront_ww2_unit/p2_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.824    -0.345    battlefront_ww2_unit/clk_out1
    SLICE_X43Y31         FDCE                                         r  battlefront_ww2_unit/p2_y_reg_reg[7]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_x_next_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p1_x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p1_x_next_reg[5]/G
    SLICE_X35Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p1_x_next_reg[5]/Q
                         net (fo=1, routed)           0.110     0.268    battlefront_ww2_unit/projectile_p1_x_next[5]
    SLICE_X35Y31         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.822    -0.347    battlefront_ww2_unit/clk_out1
    SLICE_X35Y31         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[5]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/p2_x_next_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.555%)  route 0.112ns (41.445%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         LDCE                         0.000     0.000 r  battlefront_ww2_unit/p2_x_next_reg[5]/G
    SLICE_X44Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/p2_x_next_reg[5]/Q
                         net (fo=1, routed)           0.112     0.270    battlefront_ww2_unit/p2_x_next[5]
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.832    -0.337    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[5]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_y_next_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.555%)  route 0.112ns (41.445%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p1_y_next_reg[8]/G
    SLICE_X36Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p1_y_next_reg[8]/Q
                         net (fo=1, routed)           0.112     0.270    battlefront_ww2_unit/projectile_p1_y_next[8]
    SLICE_X36Y32         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.824    -0.345    battlefront_ww2_unit/clk_out1
    SLICE_X36Y32         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[8]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/p2_y_next_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/p2_y_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         LDCE                         0.000     0.000 r  battlefront_ww2_unit/p2_y_next_reg[8]/G
    SLICE_X43Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/p2_y_next_reg[8]/Q
                         net (fo=1, routed)           0.112     0.270    battlefront_ww2_unit/p2_y_next[8]
    SLICE_X43Y34         FDCE                                         r  battlefront_ww2_unit/p2_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.827    -0.342    battlefront_ww2_unit/clk_out1
    SLICE_X43Y34         FDCE                                         r  battlefront_ww2_unit/p2_y_reg_reg[8]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_y_next_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p1_y_next_reg[4]/G
    SLICE_X41Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p1_y_next_reg[4]/Q
                         net (fo=1, routed)           0.112     0.270    battlefront_ww2_unit/projectile_p1_y_next[4]
    SLICE_X41Y32         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.825    -0.344    battlefront_ww2_unit/clk_out1
    SLICE_X41Y32         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[4]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/p2_x_next_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.158ns (58.334%)  route 0.113ns (41.666%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         LDCE                         0.000     0.000 r  battlefront_ww2_unit/p2_x_next_reg[6]/G
    SLICE_X44Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/p2_x_next_reg[6]/Q
                         net (fo=1, routed)           0.113     0.271    battlefront_ww2_unit/p2_x_next[6]
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.832    -0.337    battlefront_ww2_unit/clk_out1
    SLICE_X44Y38         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[6]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_x_next_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p1_x_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.158ns (57.516%)  route 0.117ns (42.484%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p1_x_next_reg[7]/G
    SLICE_X33Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p1_x_next_reg[7]/Q
                         net (fo=1, routed)           0.117     0.275    battlefront_ww2_unit/projectile_p1_x_next[7]
    SLICE_X34Y32         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=177, routed)         0.823    -0.346    battlefront_ww2_unit/clk_out1
    SLICE_X34Y32         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[7]/C





