// Seed: 1616743925
module module_0 (
    input tri1 id_0,
    input wor id_1,
    output tri id_2,
    output supply0 id_3
);
  wire id_5;
  module_2(
      id_3, id_3, id_0, id_3, id_0, id_1, id_2
  );
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    output wor id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5,
    input uwire id_6
);
  module_0(
      id_3, id_4, id_5, id_2
  );
  assign id_2 = 1'h0;
endmodule
module module_2 (
    output tri0  id_0,
    output tri   id_1,
    input  uwire id_2,
    output wor   id_3,
    input  tri1  id_4,
    input  tri   id_5,
    output uwire id_6
);
  assign id_0 = id_4;
  supply0 id_8, id_9 = 1;
  wire id_10;
endmodule
