PCI: Add defines for Designated Vendor-Specific Extended Capability

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-315.el8
commit-author David E. Box <david.e.box@linux.intel.com>
commit 1dc2da5cd51f648de6d1df87e2bc6ea13f72f19c
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-315.el8/1dc2da5c.failed

Add PCIe Designated Vendor-Specific Extended Capability (DVSEC) and defines
for the header offsets. Defined in PCIe r5.0, sec 7.9.6.

	Signed-off-by: David E. Box <david.e.box@linux.intel.com>
	Acked-by: Bjorn Helgaas <bhelgaas@google.com>
	Reviewed-by: Andy Shevchenko <andy.shevchenko@gmail.com>
	Signed-off-by: Lee Jones <lee.jones@linaro.org>
(cherry picked from commit 1dc2da5cd51f648de6d1df87e2bc6ea13f72f19c)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	include/uapi/linux/pci_regs.h
diff --cc include/uapi/linux/pci_regs.h
index 554f5d938785,8f8bd2318c6c..000000000000
--- a/include/uapi/linux/pci_regs.h
+++ b/include/uapi/linux/pci_regs.h
@@@ -721,7 -723,10 +721,14 @@@
  #define PCI_EXT_CAP_ID_DPC	0x1D	/* Downstream Port Containment */
  #define PCI_EXT_CAP_ID_L1SS	0x1E	/* L1 PM Substates */
  #define PCI_EXT_CAP_ID_PTM	0x1F	/* Precision Time Measurement */
++<<<<<<< HEAD
 +#define PCI_EXT_CAP_ID_MAX	PCI_EXT_CAP_ID_PTM
++=======
+ #define PCI_EXT_CAP_ID_DVSEC	0x23	/* Designated Vendor-Specific */
+ #define PCI_EXT_CAP_ID_DLF	0x25	/* Data Link Feature */
+ #define PCI_EXT_CAP_ID_PL_16GT	0x26	/* Physical Layer 16.0 GT/s */
+ #define PCI_EXT_CAP_ID_MAX	PCI_EXT_CAP_ID_PL_16GT
++>>>>>>> 1dc2da5cd51f (PCI: Add defines for Designated Vendor-Specific Extended Capability)
  
  #define PCI_EXT_CAP_DSN_SIZEOF	12
  #define PCI_EXT_CAP_MCAST_ENDPOINT_SIZEOF 40
@@@ -1062,4 -1067,18 +1069,21 @@@
  #define  PCI_L1SS_CTL1_LTR_L12_TH_SCALE	0xe0000000  /* LTR_L1.2_THRESHOLD_Scale */
  #define PCI_L1SS_CTL2		0x0c	/* Control 2 Register */
  
++<<<<<<< HEAD
++=======
+ /* Designated Vendor-Specific (DVSEC, PCI_EXT_CAP_ID_DVSEC) */
+ #define PCI_DVSEC_HEADER1		0x4 /* Designated Vendor-Specific Header1 */
+ #define PCI_DVSEC_HEADER2		0x8 /* Designated Vendor-Specific Header2 */
+ 
+ /* Data Link Feature */
+ #define PCI_DLF_CAP		0x04	/* Capabilities Register */
+ #define  PCI_DLF_EXCHANGE_ENABLE	0x80000000  /* Data Link Feature Exchange Enable */
+ 
+ /* Physical Layer 16.0 GT/s */
+ #define PCI_PL_16GT_LE_CTRL	0x20	/* Lane Equalization Control Register */
+ #define  PCI_PL_16GT_LE_CTRL_DSP_TX_PRESET_MASK		0x0000000F
+ #define  PCI_PL_16GT_LE_CTRL_USP_TX_PRESET_MASK		0x000000F0
+ #define  PCI_PL_16GT_LE_CTRL_USP_TX_PRESET_SHIFT	4
+ 
++>>>>>>> 1dc2da5cd51f (PCI: Add defines for Designated Vendor-Specific Extended Capability)
  #endif /* LINUX_PCI_REGS_H */
* Unmerged path include/uapi/linux/pci_regs.h
