D:\Verilog\Lab2_exercise_4\Exercise6.ngc 1503371128
OK
