### Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Procedure:
1. Create a project with required entities.
2. Create a module along with respective file name.
3. Run  the respective programs for the given boolean equations.
4. Run the module and get the respective RTL outputs.
5 .Create university program(VWF) for getting timing diagram.
6. Give the respective inputs for timing diagram and obatin the result.
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
~~~
Developed by: Dhanusya.K
~~~
RegisterNumber:  23006651

![Screenshot 2024-01-03 103028](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/148514965/255447d7-82dc-4c6f-bdd3-bb107907f848)

*/


## RTL:
![Screenshot 2024-01-03 101550](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/148514965/3750401d-795f-4cae-9b0f-fdebc15c2dac)


## Timing Diagram:
![Screenshot 2024-01-03 103423](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/148514965/74063c53-697c-4d56-ada4-669c67a6bd38)


## Truth Table:
![Screenshot 2024-01-03 101653](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/148514965/a756b8fd-c5aa-4120-aa99-51efd86e4e6d)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
