<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>AMCNTENSET0</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">AMCNTENSET0, Activity Monitors Count Enable Set Register 0</h1><p>The AMCNTENSET0 characteristics are:</p><h2>Purpose</h2>
        <p>Enable control bits for the architected activity monitors event counters, <a href="ext-amevcntr0n.html">AMEVCNTR0&lt;n&gt;</a>.</p>
      <h2>Configuration</h2><p>External register AMCNTENSET0 bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-amcntenset0_el0.html">AMCNTENSET0_EL0[31:0]</a>.</p><p>External register AMCNTENSET0 bits [31:0] are architecturally mapped to AArch32 System register <a href="AArch32-amcntenset0.html">AMCNTENSET0[31:0]</a>.</p><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether AMCNTENSET0 is implemented in the Core power domain or in the Debug power domain.
    </p><p>This register is present only when FEAT_AMUv1 is implemented. Otherwise, direct accesses to AMCNTENSET0 are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
        <p>AMCNTENSET0 is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#fieldset_0-31_16">RES0</a></td><td class="lr" colspan="12"><a href="#fieldset_0-15_4">RAZ/WI</a></td><td class="lr" colspan="1"><a href="#fieldset_0-3_0">P3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-3_0">P2</a></td><td class="lr" colspan="1"><a href="#fieldset_0-3_0">P1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-3_0">P0</a></td></tr></tbody></table><h4 id="fieldset_0-31_16">Bits [31:16]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-15_4">Bits [15:4]</h4><div class="field">
      <p>Reserved, RAZ/WI.</p>
    
      <p>This field is reserved for additional architected activity monitor event counters, which Arm might define in a future version of the Activity Monitors architecture.</p>
    </div><h4 id="fieldset_0-3_0">P&lt;n&gt;, bit [n], for n = 3 to 0</h4><div class="field"><p>Activity monitor event counter enable bit for <a href="ext-amevcntr0n.html">AMEVCNTR0&lt;n&gt;</a>.</p>
<div class="note"><span class="note-header">Note</span><p><a href="ext-amcgcr.html">AMCGCR</a>.CG0NC identifies the number of architected activity monitor event counters. In an implementation that includes <span class="xref">FEAT_AMUv1</span>, the number of architected activity monitor event counters is 4.</p></div><p>Possible values of each bit are:</p><table class="valuetable"><tr><th>P&lt;n&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>When read, means that <a href="ext-amevcntr0n.html">AMEVCNTR0&lt;n&gt;</a> is disabled.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>When read, means that <a href="ext-amevcntr0n.html">AMEVCNTR0&lt;n&gt;</a> is enabled.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On an AMU reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h2>Accessing AMCNTENSET0</h2><h4>AMCNTENSET0 can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>AMU</td><td><span class="hexnumber">0xC00</span></td><td>AMCNTENSET0</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
