#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jul 18 14:45:40 2022
# Process ID: 5828
# Current directory: D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.runs/impl_1
# Command line: vivado.exe -log accel_spi_rw.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source accel_spi_rw.tcl -notrace
# Log file: D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.runs/impl_1/accel_spi_rw.vdi
# Journal file: D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.runs/impl_1\vivado.jou
# Running On: Thuong-Nguyen-PC, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17073 MB
#-----------------------------------------------------------
source accel_spi_rw.tcl -notrace
Command: link_design -top accel_spi_rw -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1853.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[0]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[1]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[2]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[3]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[4]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[5]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[6]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[7]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[0]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[1]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[2]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[3]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[0]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[1]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[2]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[3]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[0]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[1]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[2]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[3]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_MISO'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_MOSI'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_SCLK'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_CSN'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[1]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[2]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 45 Warnings, 45 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1853.051 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1853.051 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15b9b804a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2176.496 ; gain = 323.445

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15b9b804a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 2494.023 ; gain = 0.066
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15b9b804a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 2494.023 ; gain = 0.066
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ca3d0f7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 2494.023 ; gain = 0.066
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ca3d0f7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 2494.023 ; gain = 0.066
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ca3d0f7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 2494.023 ; gain = 0.066
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ca3d0f7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 2494.023 ; gain = 0.066
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2494.023 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 116fbb55e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 2494.023 ; gain = 0.066

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 116fbb55e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 2494.023 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 116fbb55e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.023 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.023 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 116fbb55e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 45 Warnings, 45 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2494.023 ; gain = 640.973
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.runs/impl_1/accel_spi_rw_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file accel_spi_rw_drc_opted.rpt -pb accel_spi_rw_drc_opted.pb -rpx accel_spi_rw_drc_opted.rpx
Command: report_drc -file accel_spi_rw_drc_opted.rpt -pb accel_spi_rw_drc_opted.pb -rpx accel_spi_rw_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.runs/impl_1/accel_spi_rw_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.105 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fefa0069

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 2537.105 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.105 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c261d1c9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.816 . Memory (MB): peak = 2537.105 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eab9f484

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.944 . Memory (MB): peak = 2537.105 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eab9f484

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.949 . Memory (MB): peak = 2537.105 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1eab9f484

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.957 . Memory (MB): peak = 2537.105 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1eab9f484

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.994 . Memory (MB): peak = 2537.105 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1eab9f484

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.995 . Memory (MB): peak = 2537.105 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1eab9f484

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.996 . Memory (MB): peak = 2537.105 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 1cbc027e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2537.105 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1cbc027e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2537.105 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cbc027e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2537.105 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2210b1250

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2537.105 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e9343d56

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2537.105 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e9343d56

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2537.105 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c7138c0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2537.105 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c7138c0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2537.105 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c7138c0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2537.105 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c7138c0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2537.105 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1c7138c0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2537.105 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c7138c0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2537.105 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c7138c0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2537.105 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1c7138c0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2537.105 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.105 ; gain = 0.000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2537.105 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b83eddfa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2537.105 ; gain = 0.000
Ending Placer Task | Checksum: e532b623

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2537.105 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 46 Warnings, 45 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2537.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.runs/impl_1/accel_spi_rw_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file accel_spi_rw_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2537.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file accel_spi_rw_utilization_placed.rpt -pb accel_spi_rw_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file accel_spi_rw_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2537.105 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 46 Warnings, 45 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2537.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.runs/impl_1/accel_spi_rw_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 18ed62a ConstDB: 0 ShapeSum: e3a3dff9 RouteDB: 0
Post Restoration Checksum: NetGraph: 79060887 NumContArr: 62b574f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 7f315fd6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 2653.395 ; gain = 107.398

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 7f315fd6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 2659.395 ; gain = 113.398

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 7f315fd6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 2659.395 ; gain = 113.398
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 160
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 160
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 14f6ba56c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2673.344 ; gain = 127.348

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 14f6ba56c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2673.344 ; gain = 127.348
Phase 3 Initial Routing | Checksum: 583f5792

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2673.344 ; gain = 127.348

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: fb78cab6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2673.344 ; gain = 127.348
Phase 4 Rip-up And Reroute | Checksum: fb78cab6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2673.344 ; gain = 127.348

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: fb78cab6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2673.344 ; gain = 127.348

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: fb78cab6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2673.344 ; gain = 127.348
Phase 6 Post Hold Fix | Checksum: fb78cab6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2673.344 ; gain = 127.348

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0286373 %
  Global Horizontal Routing Utilization  = 0.021597 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 38.7387%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 16.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: fb78cab6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 2673.344 ; gain = 127.348

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fb78cab6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 2673.344 ; gain = 127.348

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 117ffca96

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 2673.344 ; gain = 127.348
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 2673.344 ; gain = 127.348

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 46 Warnings, 45 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2673.344 ; gain = 136.238
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2682.879 ; gain = 9.535
INFO: [Common 17-1381] The checkpoint 'D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.runs/impl_1/accel_spi_rw_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file accel_spi_rw_drc_routed.rpt -pb accel_spi_rw_drc_routed.pb -rpx accel_spi_rw_drc_routed.rpx
Command: report_drc -file accel_spi_rw_drc_routed.rpt -pb accel_spi_rw_drc_routed.pb -rpx accel_spi_rw_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.runs/impl_1/accel_spi_rw_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file accel_spi_rw_methodology_drc_routed.rpt -pb accel_spi_rw_methodology_drc_routed.pb -rpx accel_spi_rw_methodology_drc_routed.rpx
Command: report_methodology -file accel_spi_rw_methodology_drc_routed.rpt -pb accel_spi_rw_methodology_drc_routed.pb -rpx accel_spi_rw_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.runs/impl_1/accel_spi_rw_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file accel_spi_rw_power_routed.rpt -pb accel_spi_rw_power_summary_routed.pb -rpx accel_spi_rw_power_routed.rpx
Command: report_power -file accel_spi_rw_power_routed.rpt -pb accel_spi_rw_power_summary_routed.pb -rpx accel_spi_rw_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 47 Warnings, 45 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file accel_spi_rw_route_status.rpt -pb accel_spi_rw_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file accel_spi_rw_timing_summary_routed.rpt -pb accel_spi_rw_timing_summary_routed.pb -rpx accel_spi_rw_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file accel_spi_rw_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file accel_spi_rw_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file accel_spi_rw_bus_skew_routed.rpt -pb accel_spi_rw_bus_skew_routed.pb -rpx accel_spi_rw_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul 18 14:46:54 2022...
