{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476968390687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476968390687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 10:59:50 2016 " "Processing started: Thu Oct 20 10:59:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476968390687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968390687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto80x60 -c Project1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto80x60 -c Project1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968390687 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1476968391202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1476968391202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrensync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrensync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WrenSync-behav " "Found design unit 1: WrenSync-behav" {  } { { "WrenSync.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/WrenSync.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968402813 ""} { "Info" "ISGN_ENTITY_NAME" "1 WrenSync " "Found entity 1: WrenSync" {  } { { "WrenSync.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/WrenSync.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968402813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968402813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_driver-Behavioral " "Found design unit 1: vga_driver-Behavioral" {  } { { "vga_driver.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/vga_driver.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968402813 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/vga_driver.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968402813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968402813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_achandoponto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_achandoponto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_AchandoPonto-behav " "Found design unit 1: Top_AchandoPonto-behav" {  } { { "Top_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968402829 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_AchandoPonto " "Found entity 1: Top_AchandoPonto" {  } { { "Top_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968402829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968402829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7_lut_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG7_LUT_4-rtl " "Found design unit 1: SEG7_LUT_4-rtl" {  } { { "seg7_lut_4.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/seg7_lut_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968402829 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_4 " "Found entity 1: SEG7_LUT_4" {  } { { "seg7_lut_4.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/seg7_lut_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968402829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968402829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG7_LUT-rtl " "Found design unit 1: SEG7_LUT-rtl" {  } { { "seg7_lut.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/seg7_lut.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968402845 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "seg7_lut.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/seg7_lut.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968402845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968402845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sccb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sccb-Behavioral " "Found design unit 1: sccb-Behavioral" {  } { { "sccb.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/sccb.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968402845 ""} { "Info" "ISGN_ENTITY_NAME" "1 sccb " "Found entity 1: sccb" {  } { { "sccb.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/sccb.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968402845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968402845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project1_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project1_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Project1_top-rtl " "Found design unit 1: Project1_top-rtl" {  } { { "Project1_top.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968402845 ""} { "Info" "ISGN_ENTITY_NAME" "1 Project1_top " "Found entity 1: Project1_top" {  } { { "Project1_top.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968402845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968402845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "posicaoponto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file posicaoponto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PosicaoPonto-behav " "Found design unit 1: PosicaoPonto-behav" {  } { { "PosicaoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/PosicaoPonto.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968402860 ""} { "Info" "ISGN_ENTITY_NAME" "1 PosicaoPonto " "Found entity 1: PosicaoPonto" {  } { { "PosicaoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/PosicaoPonto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968402860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968402860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OV7670_registers-Behavioral " "Found design unit 1: OV7670_registers-Behavioral" {  } { { "OV7670_registers.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/OV7670_registers.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403282 ""} { "Info" "ISGN_ENTITY_NAME" "1 OV7670_registers " "Found entity 1: OV7670_registers" {  } { { "OV7670_registers.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/OV7670_registers.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968403282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_driver-Behavioral " "Found design unit 1: ov7670_driver-Behavioral" {  } { { "OV7670_driver.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/OV7670_driver.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403298 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_driver " "Found entity 1: ov7670_driver" {  } { { "OV7670_driver.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/OV7670_driver.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968403298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OV7670_capture-Behavioral " "Found design unit 1: OV7670_capture-Behavioral" {  } { { "OV7670_capture.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/OV7670_capture.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403298 ""} { "Info" "ISGN_ENTITY_NAME" "1 OV7670_capture " "Found entity 1: OV7670_capture" {  } { { "OV7670_capture.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/OV7670_capture.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968403298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_achandoponto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_achandoponto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_AchandoPonto-behav " "Found design unit 1: FSM_AchandoPonto-behav" {  } { { "FSM_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403313 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_AchandoPonto " "Found entity 1: FSM_AchandoPonto" {  } { { "FSM_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968403313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file framebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 framebuffer-SYN " "Found design unit 1: framebuffer-SYN" {  } { { "framebuffer.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/framebuffer.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403329 ""} { "Info" "ISGN_ENTITY_NAME" "1 framebuffer " "Found entity 1: framebuffer" {  } { { "framebuffer.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/framebuffer.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968403329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desenhaquadrado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file desenhaquadrado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DesenhaQuadrado-behav " "Found design unit 1: DesenhaQuadrado-behav" {  } { { "DesenhaQuadrado.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403345 ""} { "Info" "ISGN_ENTITY_NAME" "1 DesenhaQuadrado " "Found entity 1: DesenhaQuadrado" {  } { { "DesenhaQuadrado.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968403345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Found design unit 1: debounce-Behavioral" {  } { { "debounce.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403345 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/debounce.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968403345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparadores-behav " "Found design unit 1: Comparadores-behav" {  } { { "Comparadores.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Comparadores.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403360 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparadores " "Found entity 1: Comparadores" {  } { { "Comparadores.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Comparadores.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968403360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AUDIO_DAC-Behavioral " "Found design unit 1: AUDIO_DAC-Behavioral" {  } { { "audio_dac.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/audio_dac.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403376 ""} { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "audio_dac.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/audio_dac.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968403376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_audio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll_audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll_audio-SYN " "Found design unit 1: altpll_audio-SYN" {  } { { "altpll_audio.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/altpll_audio.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403391 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll_audio " "Found entity 1: altpll_audio" {  } { { "altpll_audio.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/altpll_audio.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968403391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968403391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project1_top " "Elaborating entity \"Project1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476968403938 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_ADCLRCK Project1_top.vhd(78) " "VHDL Signal Declaration warning at Project1_top.vhd(78): used implicit default value for signal \"AUD_ADCLRCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Project1_top.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1476968403954 "|Project1_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max Project1_top.vhd(255) " "Verilog HDL or VHDL warning at Project1_top.vhd(255): object \"max\" assigned a value but never read" {  } { { "Project1_top.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476968403954 "|Project1_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "newframe Project1_top.vhd(258) " "Verilog HDL or VHDL warning at Project1_top.vhd(258): object \"newframe\" assigned a value but never read" {  } { { "Project1_top.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476968403954 "|Project1_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_4 SEG7_LUT_4:display " "Elaborating entity \"SEG7_LUT_4\" for hierarchy \"SEG7_LUT_4:display\"" {  } { { "Project1_top.vhd" "display" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968403954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_4:display\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_4:display\|SEG7_LUT:u0\"" {  } { { "seg7_lut_4.vhd" "u0" { Text "F:/teste na placa/Projeto SD/Projeto80x60/seg7_lut_4.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968403970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_driver ov7670_driver:ovdr " "Elaborating entity \"ov7670_driver\" for hierarchy \"ov7670_driver:ovdr\"" {  } { { "Project1_top.vhd" "ovdr" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968403985 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cam_address OV7670_driver.vhd(50) " "VHDL Signal Declaration warning at OV7670_driver.vhd(50): used explicit default value for signal \"cam_address\" because signal was never assigned a value" {  } { { "OV7670_driver.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/OV7670_driver.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1476968404001 "|Project1_top|ov7670_driver:ovdr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sccb ov7670_driver:ovdr\|sccb:rw " "Elaborating entity \"sccb\" for hierarchy \"ov7670_driver:ovdr\|sccb:rw\"" {  } { { "OV7670_driver.vhd" "rw" { Text "F:/teste na placa/Projeto SD/Projeto80x60/OV7670_driver.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_registers ov7670_driver:ovdr\|OV7670_registers:ovreg " "Elaborating entity \"OV7670_registers\" for hierarchy \"ov7670_driver:ovdr\|OV7670_registers:ovreg\"" {  } { { "OV7670_driver.vhd" "ovreg" { Text "F:/teste na placa/Projeto SD/Projeto80x60/OV7670_driver.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce ov7670_driver:ovdr\|OV7670_registers:ovreg\|debounce:b1 " "Elaborating entity \"debounce\" for hierarchy \"ov7670_driver:ovdr\|OV7670_registers:ovreg\|debounce:b1\"" {  } { { "OV7670_registers.vhd" "b1" { Text "F:/teste na placa/Projeto SD/Projeto80x60/OV7670_registers.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:vgadr " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:vgadr\"" {  } { { "Project1_top.vhd" "vgadr" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404048 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "newframe vga_driver.vhd(26) " "VHDL Signal Declaration warning at vga_driver.vhd(26): used implicit default value for signal \"newframe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_driver.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/vga_driver.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1476968404063 "|Project1_top|vga_driver:vgadr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempbuff vga_driver.vhd(50) " "Verilog HDL or VHDL warning at vga_driver.vhd(50): object \"tempbuff\" assigned a value but never read" {  } { { "vga_driver.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/vga_driver.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476968404063 "|Project1_top|vga_driver:vgadr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_capture OV7670_capture:ovcap " "Elaborating entity \"OV7670_capture\" for hierarchy \"OV7670_capture:ovcap\"" {  } { { "Project1_top.vhd" "ovcap" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404063 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max OV7670_capture.vhd(70) " "VHDL Process Statement warning at OV7670_capture.vhd(70): signal \"max\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OV7670_capture.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/OV7670_capture.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404079 "|Project1_top|OV7670_capture:ovcap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Top_AchandoPonto Top_AchandoPonto:achandoPonto " "Elaborating entity \"Top_AchandoPonto\" for hierarchy \"Top_AchandoPonto:achandoPonto\"" {  } { { "Project1_top.vhd" "achandoPonto" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_AchandoPonto Top_AchandoPonto:achandoPonto\|FSM_AchandoPonto:FSM " "Elaborating entity \"FSM_AchandoPonto\" for hierarchy \"Top_AchandoPonto:achandoPonto\|FSM_AchandoPonto:FSM\"" {  } { { "Top_AchandoPonto.vhd" "FSM" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404095 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "contaPretosNoPonto FSM_AchandoPonto.vhd(22) " "VHDL Signal Declaration warning at FSM_AchandoPonto.vhd(22): used implicit default value for signal \"contaPretosNoPonto\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FSM_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1476968404095 "|Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrIgualZero FSM_AchandoPonto.vhd(41) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(41): signal \"addrIgualZero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404095 "|Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fimDaImagem FSM_AchandoPonto.vhd(46) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(46): signal \"fimDaImagem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404095 "|Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pontoTerminou FSM_AchandoPonto.vhd(48) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(48): signal \"pontoTerminou\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404095 "|Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren FSM_AchandoPonto.vhd(50) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(50): signal \"wren\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404095 "|Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixelPreto FSM_AchandoPonto.vhd(50) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(50): signal \"pixelPreto\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404095 "|Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren FSM_AchandoPonto.vhd(52) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(52): signal \"wren\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404095 "|Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixelPreto FSM_AchandoPonto.vhd(52) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(52): signal \"pixelPreto\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404095 "|Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "achou FSM_AchandoPonto.vhd(52) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(52): signal \"achou\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404095 "|Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren FSM_AchandoPonto.vhd(54) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(54): signal \"wren\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404095 "|Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixelPreto FSM_AchandoPonto.vhd(54) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(54): signal \"pixelPreto\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404110 "|Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "achou FSM_AchandoPonto.vhd(54) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(54): signal \"achou\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404110 "|Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fimDaImagem FSM_AchandoPonto.vhd(68) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(68): signal \"fimDaImagem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404110 "|Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ativarQuad FSM_AchandoPonto.vhd(97) " "Inferred latch for \"ativarQuad\" at FSM_AchandoPonto.vhd(97)" {  } { { "FSM_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968404110 "|Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "achou FSM_AchandoPonto.vhd(93) " "Inferred latch for \"achou\" at FSM_AchandoPonto.vhd(93)" {  } { { "FSM_AchandoPonto.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968404110 "|Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparadores Top_AchandoPonto:achandoPonto\|Comparadores:Comparador " "Elaborating entity \"Comparadores\" for hierarchy \"Top_AchandoPonto:achandoPonto\|Comparadores:Comparador\"" {  } { { "Top_AchandoPonto.vhd" "Comparador" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404110 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "terminou Comparadores.vhd(41) " "Inferred latch for \"terminou\" at Comparadores.vhd(41)" {  } { { "Comparadores.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Comparadores.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968404110 "|Project1_top|Top_AchandoPonto:achandoPonto|Comparadores:Comparador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WrenSync Top_AchandoPonto:achandoPonto\|WrenSync:Sync_Escrita " "Elaborating entity \"WrenSync\" for hierarchy \"Top_AchandoPonto:achandoPonto\|WrenSync:Sync_Escrita\"" {  } { { "Top_AchandoPonto.vhd" "Sync_Escrita" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PosicaoPonto Top_AchandoPonto:achandoPonto\|PosicaoPonto:PosPonto " "Elaborating entity \"PosicaoPonto\" for hierarchy \"Top_AchandoPonto:achandoPonto\|PosicaoPonto:PosPonto\"" {  } { { "Top_AchandoPonto.vhd" "PosPonto" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DesenhaQuadrado Top_AchandoPonto:achandoPonto\|DesenhaQuadrado:DrawRect " "Elaborating entity \"DesenhaQuadrado\" for hierarchy \"Top_AchandoPonto:achandoPonto\|DesenhaQuadrado:DrawRect\"" {  } { { "Top_AchandoPonto.vhd" "DrawRect" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framebuffer framebuffer:fb " "Elaborating entity \"framebuffer\" for hierarchy \"framebuffer:fb\"" {  } { { "Project1_top.vhd" "fb" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram framebuffer:fb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"framebuffer:fb\|altsyncram:altsyncram_component\"" {  } { { "framebuffer.vhd" "altsyncram_component" { Text "F:/teste na placa/Projeto SD/Projeto80x60/framebuffer.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "framebuffer:fb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"framebuffer:fb\|altsyncram:altsyncram_component\"" {  } { { "framebuffer.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/framebuffer.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "framebuffer:fb\|altsyncram:altsyncram_component " "Instantiated megafunction \"framebuffer:fb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404220 ""}  } { { "framebuffer.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/framebuffer.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476968404220 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M9K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks" {  } { { "db/altsyncram_vqr1.tdf" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/altsyncram_vqr1.tdf" 597 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968404282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vqr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vqr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vqr1 " "Found entity 1: altsyncram_vqr1" {  } { { "db/altsyncram_vqr1.tdf" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/altsyncram_vqr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968404282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968404282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vqr1 framebuffer:fb\|altsyncram:altsyncram_component\|altsyncram_vqr1:auto_generated " "Elaborating entity \"altsyncram_vqr1\" for hierarchy \"framebuffer:fb\|altsyncram:altsyncram_component\|altsyncram_vqr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC AUDIO_DAC:u5 " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"AUDIO_DAC:u5\"" {  } { { "Project1_top.vhd" "u5" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404298 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buzzeron audio_dac.vhd(129) " "VHDL Process Statement warning at audio_dac.vhd(129): signal \"buzzeron\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audio_dac.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/audio_dac.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404329 "|Project1_top|AUDIO_DAC:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left audio_dac.vhd(130) " "VHDL Process Statement warning at audio_dac.vhd(130): signal \"left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audio_dac.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/audio_dac.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404329 "|Project1_top|AUDIO_DAC:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sin_Out audio_dac.vhd(131) " "VHDL Process Statement warning at audio_dac.vhd(131): signal \"Sin_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audio_dac.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/audio_dac.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404329 "|Project1_top|AUDIO_DAC:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEL_Cont audio_dac.vhd(131) " "VHDL Process Statement warning at audio_dac.vhd(131): signal \"SEL_Cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audio_dac.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/audio_dac.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404329 "|Project1_top|AUDIO_DAC:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sin_Out audio_dac.vhd(133) " "VHDL Process Statement warning at audio_dac.vhd(133): signal \"Sin_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audio_dac.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/audio_dac.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404329 "|Project1_top|AUDIO_DAC:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEL_Cont audio_dac.vhd(133) " "VHDL Process Statement warning at audio_dac.vhd(133): signal \"SEL_Cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audio_dac.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/audio_dac.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476968404329 "|Project1_top|AUDIO_DAC:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_audio altpll_audio:altpll " "Elaborating entity \"altpll_audio\" for hierarchy \"altpll_audio:altpll\"" {  } { { "Project1_top.vhd" "altpll" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll_audio:altpll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll_audio:altpll\|altpll:altpll_component\"" {  } { { "altpll_audio.vhd" "altpll_component" { Text "F:/teste na placa/Projeto SD/Projeto80x60/altpll_audio.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll_audio:altpll\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll_audio:altpll\|altpll:altpll_component\"" {  } { { "altpll_audio.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/altpll_audio.vhd" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll_audio:altpll\|altpll:altpll_component " "Instantiated megafunction \"altpll_audio:altpll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll_audio " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll_audio\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968404407 ""}  } { { "altpll_audio.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/altpll_audio.vhd" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476968404407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_audio_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_audio_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_audio_altpll " "Found entity 1: altpll_audio_altpll" {  } { { "db/altpll_audio_altpll.v" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/altpll_audio_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968404470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968404470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_audio_altpll altpll_audio:altpll\|altpll:altpll_component\|altpll_audio_altpll:auto_generated " "Elaborating entity \"altpll_audio_altpll\" for hierarchy \"altpll_audio:altpll\|altpll:altpll_component\|altpll_audio_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968404470 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "framebuffer:fb\|altsyncram:altsyncram_component\|altsyncram_vqr1:auto_generated\|q_b\[12\] " "Synthesized away node \"framebuffer:fb\|altsyncram:altsyncram_component\|altsyncram_vqr1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_vqr1.tdf" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/altsyncram_vqr1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "framebuffer.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/framebuffer.vhd" 98 0 0 } } { "Project1_top.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1476968406751 "|Project1_top|framebuffer:fb|altsyncram:altsyncram_component|altsyncram_vqr1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "framebuffer:fb\|altsyncram:altsyncram_component\|altsyncram_vqr1:auto_generated\|q_b\[13\] " "Synthesized away node \"framebuffer:fb\|altsyncram:altsyncram_component\|altsyncram_vqr1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_vqr1.tdf" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/altsyncram_vqr1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "framebuffer.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/framebuffer.vhd" 98 0 0 } } { "Project1_top.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1476968406751 "|Project1_top|framebuffer:fb|altsyncram:altsyncram_component|altsyncram_vqr1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "framebuffer:fb\|altsyncram:altsyncram_component\|altsyncram_vqr1:auto_generated\|q_b\[14\] " "Synthesized away node \"framebuffer:fb\|altsyncram:altsyncram_component\|altsyncram_vqr1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_vqr1.tdf" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/altsyncram_vqr1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "framebuffer.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/framebuffer.vhd" 98 0 0 } } { "Project1_top.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1476968406751 "|Project1_top|framebuffer:fb|altsyncram:altsyncram_component|altsyncram_vqr1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "framebuffer:fb\|altsyncram:altsyncram_component\|altsyncram_vqr1:auto_generated\|q_b\[15\] " "Synthesized away node \"framebuffer:fb\|altsyncram:altsyncram_component\|altsyncram_vqr1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_vqr1.tdf" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/altsyncram_vqr1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "framebuffer.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/framebuffer.vhd" 98 0 0 } } { "Project1_top.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1476968406751 "|Project1_top|framebuffer:fb|altsyncram:altsyncram_component|altsyncram_vqr1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1476968406751 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1476968406751 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ov7670_driver:ovdr\|OV7670_registers:ovreg\|Mux16_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ov7670_driver:ovdr\|OV7670_registers:ovreg\|Mux16_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1476968407939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1476968407939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1476968407939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1476968407939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1476968407939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1476968407939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Projeto80x60.Project1_top0.rtl.mif " "Parameter INIT_FILE set to Projeto80x60.Project1_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1476968407939 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1476968407939 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1476968407939 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Top_AchandoPonto:achandoPonto\|DesenhaQuadrado:DrawRect\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Top_AchandoPonto:achandoPonto\|DesenhaQuadrado:DrawRect\|Div0\"" {  } { { "DesenhaQuadrado.vhd" "Div0" { Text "F:/teste na placa/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1476968407939 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Top_AchandoPonto:achandoPonto\|DesenhaQuadrado:DrawRect\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Top_AchandoPonto:achandoPonto\|DesenhaQuadrado:DrawRect\|Mod0\"" {  } { { "DesenhaQuadrado.vhd" "Mod0" { Text "F:/teste na placa/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1476968407939 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Top_AchandoPonto:achandoPonto\|PosicaoPonto:PosPonto\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Top_AchandoPonto:achandoPonto\|PosicaoPonto:PosPonto\|Div0\"" {  } { { "PosicaoPonto.vhd" "Div0" { Text "F:/teste na placa/Projeto SD/Projeto80x60/PosicaoPonto.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1476968407939 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Top_AchandoPonto:achandoPonto\|Comparadores:Comparador\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Top_AchandoPonto:achandoPonto\|Comparadores:Comparador\|Mod0\"" {  } { { "Comparadores.vhd" "Mod0" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Comparadores.vhd" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1476968407939 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1476968407939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7670_driver:ovdr\|OV7670_registers:ovreg\|altsyncram:Mux16_rtl_0 " "Elaborated megafunction instantiation \"ov7670_driver:ovdr\|OV7670_registers:ovreg\|altsyncram:Mux16_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968408032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7670_driver:ovdr\|OV7670_registers:ovreg\|altsyncram:Mux16_rtl_0 " "Instantiated megafunction \"ov7670_driver:ovdr\|OV7670_registers:ovreg\|altsyncram:Mux16_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968408032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968408032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968408032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968408032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968408032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968408032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Projeto80x60.Project1_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"Projeto80x60.Project1_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968408032 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476968408032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pl61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pl61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pl61 " "Found entity 1: altsyncram_pl61" {  } { { "db/altsyncram_pl61.tdf" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/altsyncram_pl61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968408142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968408142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Top_AchandoPonto:achandoPonto\|DesenhaQuadrado:DrawRect\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Top_AchandoPonto:achandoPonto\|DesenhaQuadrado:DrawRect\|lpm_divide:Div0\"" {  } { { "DesenhaQuadrado.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968410954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Top_AchandoPonto:achandoPonto\|DesenhaQuadrado:DrawRect\|lpm_divide:Div0 " "Instantiated megafunction \"Top_AchandoPonto:achandoPonto\|DesenhaQuadrado:DrawRect\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968410954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968410954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968410954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968410954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968410954 ""}  } { { "DesenhaQuadrado.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476968410954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/lpm_divide_epo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968411017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968411017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968411189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968411189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968411298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968411298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/lpm_abs_nn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968411470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968411470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968411532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968411532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Top_AchandoPonto:achandoPonto\|DesenhaQuadrado:DrawRect\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Top_AchandoPonto:achandoPonto\|DesenhaQuadrado:DrawRect\|lpm_divide:Mod0\"" {  } { { "DesenhaQuadrado.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968412923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Top_AchandoPonto:achandoPonto\|DesenhaQuadrado:DrawRect\|lpm_divide:Mod0 " "Instantiated megafunction \"Top_AchandoPonto:achandoPonto\|DesenhaQuadrado:DrawRect\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968412923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968412923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968412923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476968412923 ""}  } { { "DesenhaQuadrado.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476968412923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/lpm_divide_75m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968413017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968413017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968413126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968413126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/alt_u_div_q2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476968413298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968413298 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1476968414736 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "Project1_top.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 82 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1476968414876 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1476968414876 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "Project1_top.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1476968419940 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476968419940 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OV7670_RESET VCC " "Pin \"OV7670_RESET\" is stuck at VCC" {  } { { "Project1_top.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476968419940 "|Project1_top|OV7670_RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "OV7670_PWDN GND " "Pin \"OV7670_PWDN\" is stuck at GND" {  } { { "Project1_top.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476968419940 "|Project1_top|OV7670_PWDN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Project1_top.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476968419940 "|Project1_top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Project1_top.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476968419940 "|Project1_top|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_ADCLRCK GND " "Pin \"AUD_ADCLRCK\" is stuck at GND" {  } { { "Project1_top.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476968419940 "|Project1_top|AUD_ADCLRCK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1476968419940 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1476968420190 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1476968429237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "6 0 2 0 0 " "Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1476968431378 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476968431378 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST altpll_audio:altpll\|altpll:altpll_component\|altpll_audio_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance altpll_audio:altpll\|altpll:altpll_component\|altpll_audio_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1476968431815 ""}  } { { "db/altpll_audio_altpll.v" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/altpll_audio_altpll.v" 76 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1476968431815 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST altpll_audio:altpll\|altpll:altpll_component\|altpll_audio_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance altpll_audio:altpll\|altpll:altpll_component\|altpll_audio_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1476968431831 ""}  } { { "db/altpll_audio_altpll.v" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/altpll_audio_altpll.v" 62 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1476968431831 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK altpll_audio:altpll\|altpll:altpll_component\|altpll_audio_altpll:auto_generated\|generic_pll1 " "OUTCLK port on the PLL is not properly connected on instance altpll_audio:altpll\|altpll:altpll_component\|altpll_audio_altpll:auto_generated\|generic_pll1. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1476968431831 ""}  } { { "db/altpll_audio_altpll.v" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/db/altpll_audio_altpll.v" 62 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1476968431831 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "Project1_top.vhd" "" { Text "F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476968432253 "|Project1_top|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1476968432253 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4966 " "Implemented 4966 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1476968432268 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1476968432268 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1476968432268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4838 " "Implemented 4838 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1476968432268 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1476968432268 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1476968432268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1476968432268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1013 " "Peak virtual memory: 1013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476968433518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 11:00:33 2016 " "Processing ended: Thu Oct 20 11:00:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476968433518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476968433518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476968433518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476968433518 ""}
