
IHateEverything3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009684  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  080097c0  080097c0  000197c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800993c  0800993c  000200b8  2**0
                  CONTENTS
  4 .ARM          00000008  0800993c  0800993c  0001993c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009944  08009944  000200b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009944  08009944  00019944  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009948  08009948  00019948  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  0800994c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000023b0  200000b8  08009a04  000200b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002468  08009a04  00022468  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d932  00000000  00000000  000200e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004181  00000000  00000000  0003da13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  00041b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001450  00000000  00000000  00043168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019c0d  00000000  00000000  000445b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019d49  00000000  00000000  0005e1c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000912ba  00000000  00000000  00077f0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001091c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a60  00000000  00000000  0010921c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	200000b8 	.word	0x200000b8
 8000158:	00000000 	.word	0x00000000
 800015c:	080097a8 	.word	0x080097a8

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	200000bc 	.word	0x200000bc
 8000178:	080097a8 	.word	0x080097a8

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b96e 	b.w	8000470 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	468e      	mov	lr, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	f040 8083 	bne.w	80002c4 <__udivmoddi4+0x118>
 80001be:	428a      	cmp	r2, r1
 80001c0:	4617      	mov	r7, r2
 80001c2:	d947      	bls.n	8000254 <__udivmoddi4+0xa8>
 80001c4:	fab2 f382 	clz	r3, r2
 80001c8:	b14b      	cbz	r3, 80001de <__udivmoddi4+0x32>
 80001ca:	f1c3 0120 	rsb	r1, r3, #32
 80001ce:	fa05 fe03 	lsl.w	lr, r5, r3
 80001d2:	fa20 f101 	lsr.w	r1, r0, r1
 80001d6:	409f      	lsls	r7, r3
 80001d8:	ea41 0e0e 	orr.w	lr, r1, lr
 80001dc:	409c      	lsls	r4, r3
 80001de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80001e2:	fbbe fcf8 	udiv	ip, lr, r8
 80001e6:	fa1f f987 	uxth.w	r9, r7
 80001ea:	fb08 e21c 	mls	r2, r8, ip, lr
 80001ee:	fb0c f009 	mul.w	r0, ip, r9
 80001f2:	0c21      	lsrs	r1, r4, #16
 80001f4:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80001f8:	4290      	cmp	r0, r2
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	18ba      	adds	r2, r7, r2
 80001fe:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000202:	f080 8118 	bcs.w	8000436 <__udivmoddi4+0x28a>
 8000206:	4290      	cmp	r0, r2
 8000208:	f240 8115 	bls.w	8000436 <__udivmoddi4+0x28a>
 800020c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000210:	443a      	add	r2, r7
 8000212:	1a12      	subs	r2, r2, r0
 8000214:	fbb2 f0f8 	udiv	r0, r2, r8
 8000218:	fb08 2210 	mls	r2, r8, r0, r2
 800021c:	fb00 f109 	mul.w	r1, r0, r9
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000226:	42a1      	cmp	r1, r4
 8000228:	d909      	bls.n	800023e <__udivmoddi4+0x92>
 800022a:	193c      	adds	r4, r7, r4
 800022c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000230:	f080 8103 	bcs.w	800043a <__udivmoddi4+0x28e>
 8000234:	42a1      	cmp	r1, r4
 8000236:	f240 8100 	bls.w	800043a <__udivmoddi4+0x28e>
 800023a:	3802      	subs	r0, #2
 800023c:	443c      	add	r4, r7
 800023e:	1a64      	subs	r4, r4, r1
 8000240:	2100      	movs	r1, #0
 8000242:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000246:	b11e      	cbz	r6, 8000250 <__udivmoddi4+0xa4>
 8000248:	2200      	movs	r2, #0
 800024a:	40dc      	lsrs	r4, r3
 800024c:	e9c6 4200 	strd	r4, r2, [r6]
 8000250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000254:	b902      	cbnz	r2, 8000258 <__udivmoddi4+0xac>
 8000256:	deff      	udf	#255	; 0xff
 8000258:	fab2 f382 	clz	r3, r2
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14f      	bne.n	8000300 <__udivmoddi4+0x154>
 8000260:	1a8d      	subs	r5, r1, r2
 8000262:	2101      	movs	r1, #1
 8000264:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000268:	fa1f f882 	uxth.w	r8, r2
 800026c:	fbb5 fcfe 	udiv	ip, r5, lr
 8000270:	fb0e 551c 	mls	r5, lr, ip, r5
 8000274:	fb08 f00c 	mul.w	r0, r8, ip
 8000278:	0c22      	lsrs	r2, r4, #16
 800027a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800027e:	42a8      	cmp	r0, r5
 8000280:	d907      	bls.n	8000292 <__udivmoddi4+0xe6>
 8000282:	197d      	adds	r5, r7, r5
 8000284:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000288:	d202      	bcs.n	8000290 <__udivmoddi4+0xe4>
 800028a:	42a8      	cmp	r0, r5
 800028c:	f200 80e9 	bhi.w	8000462 <__udivmoddi4+0x2b6>
 8000290:	4694      	mov	ip, r2
 8000292:	1a2d      	subs	r5, r5, r0
 8000294:	fbb5 f0fe 	udiv	r0, r5, lr
 8000298:	fb0e 5510 	mls	r5, lr, r0, r5
 800029c:	fb08 f800 	mul.w	r8, r8, r0
 80002a0:	b2a4      	uxth	r4, r4
 80002a2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002a6:	45a0      	cmp	r8, r4
 80002a8:	d907      	bls.n	80002ba <__udivmoddi4+0x10e>
 80002aa:	193c      	adds	r4, r7, r4
 80002ac:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b0:	d202      	bcs.n	80002b8 <__udivmoddi4+0x10c>
 80002b2:	45a0      	cmp	r8, r4
 80002b4:	f200 80d9 	bhi.w	800046a <__udivmoddi4+0x2be>
 80002b8:	4610      	mov	r0, r2
 80002ba:	eba4 0408 	sub.w	r4, r4, r8
 80002be:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002c2:	e7c0      	b.n	8000246 <__udivmoddi4+0x9a>
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d908      	bls.n	80002da <__udivmoddi4+0x12e>
 80002c8:	2e00      	cmp	r6, #0
 80002ca:	f000 80b1 	beq.w	8000430 <__udivmoddi4+0x284>
 80002ce:	2100      	movs	r1, #0
 80002d0:	e9c6 0500 	strd	r0, r5, [r6]
 80002d4:	4608      	mov	r0, r1
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d14b      	bne.n	800037a <__udivmoddi4+0x1ce>
 80002e2:	42ab      	cmp	r3, r5
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0x140>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 80b9 	bhi.w	800045e <__udivmoddi4+0x2b2>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb65 0303 	sbc.w	r3, r5, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	469e      	mov	lr, r3
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	d0aa      	beq.n	8000250 <__udivmoddi4+0xa4>
 80002fa:	e9c6 4e00 	strd	r4, lr, [r6]
 80002fe:	e7a7      	b.n	8000250 <__udivmoddi4+0xa4>
 8000300:	409f      	lsls	r7, r3
 8000302:	f1c3 0220 	rsb	r2, r3, #32
 8000306:	40d1      	lsrs	r1, r2
 8000308:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800030c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000310:	fa1f f887 	uxth.w	r8, r7
 8000314:	fb0e 1110 	mls	r1, lr, r0, r1
 8000318:	fa24 f202 	lsr.w	r2, r4, r2
 800031c:	409d      	lsls	r5, r3
 800031e:	fb00 fc08 	mul.w	ip, r0, r8
 8000322:	432a      	orrs	r2, r5
 8000324:	0c15      	lsrs	r5, r2, #16
 8000326:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800032a:	45ac      	cmp	ip, r5
 800032c:	fa04 f403 	lsl.w	r4, r4, r3
 8000330:	d909      	bls.n	8000346 <__udivmoddi4+0x19a>
 8000332:	197d      	adds	r5, r7, r5
 8000334:	f100 31ff 	add.w	r1, r0, #4294967295
 8000338:	f080 808f 	bcs.w	800045a <__udivmoddi4+0x2ae>
 800033c:	45ac      	cmp	ip, r5
 800033e:	f240 808c 	bls.w	800045a <__udivmoddi4+0x2ae>
 8000342:	3802      	subs	r0, #2
 8000344:	443d      	add	r5, r7
 8000346:	eba5 050c 	sub.w	r5, r5, ip
 800034a:	fbb5 f1fe 	udiv	r1, r5, lr
 800034e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000352:	fb01 f908 	mul.w	r9, r1, r8
 8000356:	b295      	uxth	r5, r2
 8000358:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800035c:	45a9      	cmp	r9, r5
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x1c4>
 8000360:	197d      	adds	r5, r7, r5
 8000362:	f101 32ff 	add.w	r2, r1, #4294967295
 8000366:	d274      	bcs.n	8000452 <__udivmoddi4+0x2a6>
 8000368:	45a9      	cmp	r9, r5
 800036a:	d972      	bls.n	8000452 <__udivmoddi4+0x2a6>
 800036c:	3902      	subs	r1, #2
 800036e:	443d      	add	r5, r7
 8000370:	eba5 0509 	sub.w	r5, r5, r9
 8000374:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000378:	e778      	b.n	800026c <__udivmoddi4+0xc0>
 800037a:	f1c1 0720 	rsb	r7, r1, #32
 800037e:	408b      	lsls	r3, r1
 8000380:	fa22 fc07 	lsr.w	ip, r2, r7
 8000384:	ea4c 0c03 	orr.w	ip, ip, r3
 8000388:	fa25 f407 	lsr.w	r4, r5, r7
 800038c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000390:	fbb4 f9fe 	udiv	r9, r4, lr
 8000394:	fa1f f88c 	uxth.w	r8, ip
 8000398:	fb0e 4419 	mls	r4, lr, r9, r4
 800039c:	fa20 f307 	lsr.w	r3, r0, r7
 80003a0:	fb09 fa08 	mul.w	sl, r9, r8
 80003a4:	408d      	lsls	r5, r1
 80003a6:	431d      	orrs	r5, r3
 80003a8:	0c2b      	lsrs	r3, r5, #16
 80003aa:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003ae:	45a2      	cmp	sl, r4
 80003b0:	fa02 f201 	lsl.w	r2, r2, r1
 80003b4:	fa00 f301 	lsl.w	r3, r0, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x222>
 80003ba:	eb1c 0404 	adds.w	r4, ip, r4
 80003be:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c2:	d248      	bcs.n	8000456 <__udivmoddi4+0x2aa>
 80003c4:	45a2      	cmp	sl, r4
 80003c6:	d946      	bls.n	8000456 <__udivmoddi4+0x2aa>
 80003c8:	f1a9 0902 	sub.w	r9, r9, #2
 80003cc:	4464      	add	r4, ip
 80003ce:	eba4 040a 	sub.w	r4, r4, sl
 80003d2:	fbb4 f0fe 	udiv	r0, r4, lr
 80003d6:	fb0e 4410 	mls	r4, lr, r0, r4
 80003da:	fb00 fa08 	mul.w	sl, r0, r8
 80003de:	b2ad      	uxth	r5, r5
 80003e0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003e4:	45a2      	cmp	sl, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x24e>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f100 35ff 	add.w	r5, r0, #4294967295
 80003f0:	d22d      	bcs.n	800044e <__udivmoddi4+0x2a2>
 80003f2:	45a2      	cmp	sl, r4
 80003f4:	d92b      	bls.n	800044e <__udivmoddi4+0x2a2>
 80003f6:	3802      	subs	r0, #2
 80003f8:	4464      	add	r4, ip
 80003fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000402:	eba4 040a 	sub.w	r4, r4, sl
 8000406:	454c      	cmp	r4, r9
 8000408:	46c6      	mov	lr, r8
 800040a:	464d      	mov	r5, r9
 800040c:	d319      	bcc.n	8000442 <__udivmoddi4+0x296>
 800040e:	d016      	beq.n	800043e <__udivmoddi4+0x292>
 8000410:	b15e      	cbz	r6, 800042a <__udivmoddi4+0x27e>
 8000412:	ebb3 020e 	subs.w	r2, r3, lr
 8000416:	eb64 0405 	sbc.w	r4, r4, r5
 800041a:	fa04 f707 	lsl.w	r7, r4, r7
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431f      	orrs	r7, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c6 7400 	strd	r7, r4, [r6]
 800042a:	2100      	movs	r1, #0
 800042c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000430:	4631      	mov	r1, r6
 8000432:	4630      	mov	r0, r6
 8000434:	e70c      	b.n	8000250 <__udivmoddi4+0xa4>
 8000436:	468c      	mov	ip, r1
 8000438:	e6eb      	b.n	8000212 <__udivmoddi4+0x66>
 800043a:	4610      	mov	r0, r2
 800043c:	e6ff      	b.n	800023e <__udivmoddi4+0x92>
 800043e:	4543      	cmp	r3, r8
 8000440:	d2e6      	bcs.n	8000410 <__udivmoddi4+0x264>
 8000442:	ebb8 0e02 	subs.w	lr, r8, r2
 8000446:	eb69 050c 	sbc.w	r5, r9, ip
 800044a:	3801      	subs	r0, #1
 800044c:	e7e0      	b.n	8000410 <__udivmoddi4+0x264>
 800044e:	4628      	mov	r0, r5
 8000450:	e7d3      	b.n	80003fa <__udivmoddi4+0x24e>
 8000452:	4611      	mov	r1, r2
 8000454:	e78c      	b.n	8000370 <__udivmoddi4+0x1c4>
 8000456:	4681      	mov	r9, r0
 8000458:	e7b9      	b.n	80003ce <__udivmoddi4+0x222>
 800045a:	4608      	mov	r0, r1
 800045c:	e773      	b.n	8000346 <__udivmoddi4+0x19a>
 800045e:	4608      	mov	r0, r1
 8000460:	e749      	b.n	80002f6 <__udivmoddi4+0x14a>
 8000462:	f1ac 0c02 	sub.w	ip, ip, #2
 8000466:	443d      	add	r5, r7
 8000468:	e713      	b.n	8000292 <__udivmoddi4+0xe6>
 800046a:	3802      	subs	r0, #2
 800046c:	443c      	add	r4, r7
 800046e:	e724      	b.n	80002ba <__udivmoddi4+0x10e>

08000470 <__aeabi_idiv0>:
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop

08000474 <InitButtons>:

TIM_HandleTypeDef* Button1DebounceTimer;
TIM_HandleTypeDef* Button2DebounceTimer;

void InitButtons(TIM_HandleTypeDef *button1DebounceTimer, TIM_HandleTypeDef *button2DebounceTimer)
{
 8000474:	b480      	push	{r7}
 8000476:	b083      	sub	sp, #12
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
 800047c:	6039      	str	r1, [r7, #0]
	Button1DebounceTimer = button1DebounceTimer;
 800047e:	4a05      	ldr	r2, [pc, #20]	; (8000494 <InitButtons+0x20>)
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	6013      	str	r3, [r2, #0]
	Button2DebounceTimer = button2DebounceTimer;
 8000484:	4a04      	ldr	r2, [pc, #16]	; (8000498 <InitButtons+0x24>)
 8000486:	683b      	ldr	r3, [r7, #0]
 8000488:	6013      	str	r3, [r2, #0]
}
 800048a:	bf00      	nop
 800048c:	370c      	adds	r7, #12
 800048e:	46bd      	mov	sp, r7
 8000490:	bc80      	pop	{r7}
 8000492:	4770      	bx	lr
 8000494:	20001b48 	.word	0x20001b48
 8000498:	20001b4c 	.word	0x20001b4c

0800049c <Button1DebounceTimerCallback>:

void Button1DebounceTimerCallback()
{
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(Button1DebounceTimer);
 80004a0:	4b08      	ldr	r3, [pc, #32]	; (80004c4 <Button1DebounceTimerCallback+0x28>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	4618      	mov	r0, r3
 80004a6:	f005 fc89 	bl	8005dbc <HAL_TIM_Base_Stop_IT>
	if(HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin) == GPIO_PIN_RESET)
 80004aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004ae:	4806      	ldr	r0, [pc, #24]	; (80004c8 <Button1DebounceTimerCallback+0x2c>)
 80004b0:	f004 f992 	bl	80047d8 <HAL_GPIO_ReadPin>
 80004b4:	4603      	mov	r3, r0
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d101      	bne.n	80004be <Button1DebounceTimerCallback+0x22>
	{
		OnButton1Press();
 80004ba:	f000 f837 	bl	800052c <OnButton1Press>
	}
}
 80004be:	bf00      	nop
 80004c0:	bd80      	pop	{r7, pc}
 80004c2:	bf00      	nop
 80004c4:	20001b48 	.word	0x20001b48
 80004c8:	40020c00 	.word	0x40020c00

080004cc <Button2DebounceTimerCallback>:

void Button2DebounceTimerCallback()
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(Button2DebounceTimer);
 80004d0:	4b08      	ldr	r3, [pc, #32]	; (80004f4 <Button2DebounceTimerCallback+0x28>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4618      	mov	r0, r3
 80004d6:	f005 fc71 	bl	8005dbc <HAL_TIM_Base_Stop_IT>
	if(HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin) == GPIO_PIN_RESET)
 80004da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004de:	4806      	ldr	r0, [pc, #24]	; (80004f8 <Button2DebounceTimerCallback+0x2c>)
 80004e0:	f004 f97a 	bl	80047d8 <HAL_GPIO_ReadPin>
 80004e4:	4603      	mov	r3, r0
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d101      	bne.n	80004ee <Button2DebounceTimerCallback+0x22>
	{
		OnButton2Press();
 80004ea:	f000 f825 	bl	8000538 <OnButton2Press>
	}
}
 80004ee:	bf00      	nop
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	20001b4c 	.word	0x20001b4c
 80004f8:	40020c00 	.word	0x40020c00

080004fc <Button1Callback>:

void Button1Callback()
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(Button1DebounceTimer);
 8000500:	4b03      	ldr	r3, [pc, #12]	; (8000510 <Button1Callback+0x14>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4618      	mov	r0, r3
 8000506:	f005 fc07 	bl	8005d18 <HAL_TIM_Base_Start_IT>
}
 800050a:	bf00      	nop
 800050c:	bd80      	pop	{r7, pc}
 800050e:	bf00      	nop
 8000510:	20001b48 	.word	0x20001b48

08000514 <Button2Callback>:

void Button2Callback()
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(Button2DebounceTimer);
 8000518:	4b03      	ldr	r3, [pc, #12]	; (8000528 <Button2Callback+0x14>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4618      	mov	r0, r3
 800051e:	f005 fbfb 	bl	8005d18 <HAL_TIM_Base_Start_IT>
}
 8000522:	bf00      	nop
 8000524:	bd80      	pop	{r7, pc}
 8000526:	bf00      	nop
 8000528:	20001b4c 	.word	0x20001b4c

0800052c <OnButton1Press>:

static void OnButton1Press()
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0

}
 8000530:	bf00      	nop
 8000532:	46bd      	mov	sp, r7
 8000534:	bc80      	pop	{r7}
 8000536:	4770      	bx	lr

08000538 <OnButton2Press>:

static void OnButton2Press()
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0

}
 800053c:	bf00      	nop
 800053e:	46bd      	mov	sp, r7
 8000540:	bc80      	pop	{r7}
 8000542:	4770      	bx	lr

08000544 <enableHex>:
#include "leds.h"

void enableHex(SPI_HandleTypeDef * hspi){
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
	writeHexVal(hspi, LED_DECODE_MODE, 0xFF);
 800054c:	22ff      	movs	r2, #255	; 0xff
 800054e:	2101      	movs	r1, #1
 8000550:	6878      	ldr	r0, [r7, #4]
 8000552:	f000 fa2f 	bl	80009b4 <writeHexVal>
}
 8000556:	bf00      	nop
 8000558:	3708      	adds	r7, #8
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}

0800055e <setIntensity>:

void setIntensity(SPI_HandleTypeDef * hspi, uint8_t val){
 800055e:	b580      	push	{r7, lr}
 8000560:	b082      	sub	sp, #8
 8000562:	af00      	add	r7, sp, #0
 8000564:	6078      	str	r0, [r7, #4]
 8000566:	460b      	mov	r3, r1
 8000568:	70fb      	strb	r3, [r7, #3]
	writeHexVal(hspi, LED_INTENSITY, val);
 800056a:	78fb      	ldrb	r3, [r7, #3]
 800056c:	461a      	mov	r2, r3
 800056e:	2102      	movs	r1, #2
 8000570:	6878      	ldr	r0, [r7, #4]
 8000572:	f000 fa1f 	bl	80009b4 <writeHexVal>
}
 8000576:	bf00      	nop
 8000578:	3708      	adds	r7, #8
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}

0800057e <setScanLimit>:

void setScanLimit(SPI_HandleTypeDef * hspi, uint8_t val){
 800057e:	b580      	push	{r7, lr}
 8000580:	b082      	sub	sp, #8
 8000582:	af00      	add	r7, sp, #0
 8000584:	6078      	str	r0, [r7, #4]
 8000586:	460b      	mov	r3, r1
 8000588:	70fb      	strb	r3, [r7, #3]
	writeHexVal(hspi, LED_SCAN_LIMIT, val);
 800058a:	78fb      	ldrb	r3, [r7, #3]
 800058c:	461a      	mov	r2, r3
 800058e:	2103      	movs	r1, #3
 8000590:	6878      	ldr	r0, [r7, #4]
 8000592:	f000 fa0f 	bl	80009b4 <writeHexVal>
}
 8000596:	bf00      	nop
 8000598:	3708      	adds	r7, #8
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}

0800059e <enableOutput>:

void enableOutput(SPI_HandleTypeDef * hspi){
 800059e:	b580      	push	{r7, lr}
 80005a0:	b082      	sub	sp, #8
 80005a2:	af00      	add	r7, sp, #0
 80005a4:	6078      	str	r0, [r7, #4]
	writeHexVal(hspi, LED_CONFIGURATION, 0x01);
 80005a6:	2201      	movs	r2, #1
 80005a8:	2104      	movs	r1, #4
 80005aa:	6878      	ldr	r0, [r7, #4]
 80005ac:	f000 fa02 	bl	80009b4 <writeHexVal>
}
 80005b0:	bf00      	nop
 80005b2:	3708      	adds	r7, #8
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}

080005b8 <disableOutput>:

void disableOutput(SPI_HandleTypeDef * hspi){
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
	writeHexVal(hspi, LED_CONFIGURATION, 0x00);
 80005c0:	2200      	movs	r2, #0
 80005c2:	2104      	movs	r1, #4
 80005c4:	6878      	ldr	r0, [r7, #4]
 80005c6:	f000 f9f5 	bl	80009b4 <writeHexVal>
}
 80005ca:	bf00      	nop
 80005cc:	3708      	adds	r7, #8
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
	...

080005d4 <writeTime>:

void writeTime(SPI_HandleTypeDef * hspi, int time, int player){
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b086      	sub	sp, #24
 80005d8:	af00      	add	r7, sp, #0
 80005da:	60f8      	str	r0, [r7, #12]
 80005dc:	60b9      	str	r1, [r7, #8]
 80005de:	607a      	str	r2, [r7, #4]
	int sec = time % 60;
 80005e0:	68ba      	ldr	r2, [r7, #8]
 80005e2:	4b4d      	ldr	r3, [pc, #308]	; (8000718 <writeTime+0x144>)
 80005e4:	fb83 1302 	smull	r1, r3, r3, r2
 80005e8:	4413      	add	r3, r2
 80005ea:	1159      	asrs	r1, r3, #5
 80005ec:	17d3      	asrs	r3, r2, #31
 80005ee:	1ac9      	subs	r1, r1, r3
 80005f0:	460b      	mov	r3, r1
 80005f2:	011b      	lsls	r3, r3, #4
 80005f4:	1a5b      	subs	r3, r3, r1
 80005f6:	009b      	lsls	r3, r3, #2
 80005f8:	1ad3      	subs	r3, r2, r3
 80005fa:	617b      	str	r3, [r7, #20]
	int min = time / 60;
 80005fc:	68bb      	ldr	r3, [r7, #8]
 80005fe:	4a46      	ldr	r2, [pc, #280]	; (8000718 <writeTime+0x144>)
 8000600:	fb82 1203 	smull	r1, r2, r2, r3
 8000604:	441a      	add	r2, r3
 8000606:	1152      	asrs	r2, r2, #5
 8000608:	17db      	asrs	r3, r3, #31
 800060a:	1ad3      	subs	r3, r2, r3
 800060c:	613b      	str	r3, [r7, #16]
	if (!player){
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d13e      	bne.n	8000692 <writeTime+0xbe>
		writeHexVal(hspi, LED_4, sec % 10);
 8000614:	697a      	ldr	r2, [r7, #20]
 8000616:	4b41      	ldr	r3, [pc, #260]	; (800071c <writeTime+0x148>)
 8000618:	fb83 1302 	smull	r1, r3, r3, r2
 800061c:	1099      	asrs	r1, r3, #2
 800061e:	17d3      	asrs	r3, r2, #31
 8000620:	1ac9      	subs	r1, r1, r3
 8000622:	460b      	mov	r3, r1
 8000624:	009b      	lsls	r3, r3, #2
 8000626:	440b      	add	r3, r1
 8000628:	005b      	lsls	r3, r3, #1
 800062a:	1ad1      	subs	r1, r2, r3
 800062c:	b2cb      	uxtb	r3, r1
 800062e:	461a      	mov	r2, r3
 8000630:	2163      	movs	r1, #99	; 0x63
 8000632:	68f8      	ldr	r0, [r7, #12]
 8000634:	f000 f9be 	bl	80009b4 <writeHexVal>
		writeHexVal(hspi, LED_3, sec / 10);
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	4a38      	ldr	r2, [pc, #224]	; (800071c <writeTime+0x148>)
 800063c:	fb82 1203 	smull	r1, r2, r2, r3
 8000640:	1092      	asrs	r2, r2, #2
 8000642:	17db      	asrs	r3, r3, #31
 8000644:	1ad3      	subs	r3, r2, r3
 8000646:	b2db      	uxtb	r3, r3
 8000648:	461a      	mov	r2, r3
 800064a:	2162      	movs	r1, #98	; 0x62
 800064c:	68f8      	ldr	r0, [r7, #12]
 800064e:	f000 f9b1 	bl	80009b4 <writeHexVal>
		writeHexVal(hspi, LED_2, min % 10);
 8000652:	693a      	ldr	r2, [r7, #16]
 8000654:	4b31      	ldr	r3, [pc, #196]	; (800071c <writeTime+0x148>)
 8000656:	fb83 1302 	smull	r1, r3, r3, r2
 800065a:	1099      	asrs	r1, r3, #2
 800065c:	17d3      	asrs	r3, r2, #31
 800065e:	1ac9      	subs	r1, r1, r3
 8000660:	460b      	mov	r3, r1
 8000662:	009b      	lsls	r3, r3, #2
 8000664:	440b      	add	r3, r1
 8000666:	005b      	lsls	r3, r3, #1
 8000668:	1ad1      	subs	r1, r2, r3
 800066a:	b2cb      	uxtb	r3, r1
 800066c:	461a      	mov	r2, r3
 800066e:	2161      	movs	r1, #97	; 0x61
 8000670:	68f8      	ldr	r0, [r7, #12]
 8000672:	f000 f99f 	bl	80009b4 <writeHexVal>
		writeHexVal(hspi, LED_1, min / 10);
 8000676:	693b      	ldr	r3, [r7, #16]
 8000678:	4a28      	ldr	r2, [pc, #160]	; (800071c <writeTime+0x148>)
 800067a:	fb82 1203 	smull	r1, r2, r2, r3
 800067e:	1092      	asrs	r2, r2, #2
 8000680:	17db      	asrs	r3, r3, #31
 8000682:	1ad3      	subs	r3, r2, r3
 8000684:	b2db      	uxtb	r3, r3
 8000686:	461a      	mov	r2, r3
 8000688:	2160      	movs	r1, #96	; 0x60
 800068a:	68f8      	ldr	r0, [r7, #12]
 800068c:	f000 f992 	bl	80009b4 <writeHexVal>
		writeHexVal(hspi, LED_8, sec % 10);
		writeHexVal(hspi, LED_7, sec / 10);
		writeHexVal(hspi, LED_6, min % 10);
		writeHexVal(hspi, LED_5, min / 10);
	}
}
 8000690:	e03d      	b.n	800070e <writeTime+0x13a>
		writeHexVal(hspi, LED_8, sec % 10);
 8000692:	697a      	ldr	r2, [r7, #20]
 8000694:	4b21      	ldr	r3, [pc, #132]	; (800071c <writeTime+0x148>)
 8000696:	fb83 1302 	smull	r1, r3, r3, r2
 800069a:	1099      	asrs	r1, r3, #2
 800069c:	17d3      	asrs	r3, r2, #31
 800069e:	1ac9      	subs	r1, r1, r3
 80006a0:	460b      	mov	r3, r1
 80006a2:	009b      	lsls	r3, r3, #2
 80006a4:	440b      	add	r3, r1
 80006a6:	005b      	lsls	r3, r3, #1
 80006a8:	1ad1      	subs	r1, r2, r3
 80006aa:	b2cb      	uxtb	r3, r1
 80006ac:	461a      	mov	r2, r3
 80006ae:	2167      	movs	r1, #103	; 0x67
 80006b0:	68f8      	ldr	r0, [r7, #12]
 80006b2:	f000 f97f 	bl	80009b4 <writeHexVal>
		writeHexVal(hspi, LED_7, sec / 10);
 80006b6:	697b      	ldr	r3, [r7, #20]
 80006b8:	4a18      	ldr	r2, [pc, #96]	; (800071c <writeTime+0x148>)
 80006ba:	fb82 1203 	smull	r1, r2, r2, r3
 80006be:	1092      	asrs	r2, r2, #2
 80006c0:	17db      	asrs	r3, r3, #31
 80006c2:	1ad3      	subs	r3, r2, r3
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	461a      	mov	r2, r3
 80006c8:	2166      	movs	r1, #102	; 0x66
 80006ca:	68f8      	ldr	r0, [r7, #12]
 80006cc:	f000 f972 	bl	80009b4 <writeHexVal>
		writeHexVal(hspi, LED_6, min % 10);
 80006d0:	693a      	ldr	r2, [r7, #16]
 80006d2:	4b12      	ldr	r3, [pc, #72]	; (800071c <writeTime+0x148>)
 80006d4:	fb83 1302 	smull	r1, r3, r3, r2
 80006d8:	1099      	asrs	r1, r3, #2
 80006da:	17d3      	asrs	r3, r2, #31
 80006dc:	1ac9      	subs	r1, r1, r3
 80006de:	460b      	mov	r3, r1
 80006e0:	009b      	lsls	r3, r3, #2
 80006e2:	440b      	add	r3, r1
 80006e4:	005b      	lsls	r3, r3, #1
 80006e6:	1ad1      	subs	r1, r2, r3
 80006e8:	b2cb      	uxtb	r3, r1
 80006ea:	461a      	mov	r2, r3
 80006ec:	2165      	movs	r1, #101	; 0x65
 80006ee:	68f8      	ldr	r0, [r7, #12]
 80006f0:	f000 f960 	bl	80009b4 <writeHexVal>
		writeHexVal(hspi, LED_5, min / 10);
 80006f4:	693b      	ldr	r3, [r7, #16]
 80006f6:	4a09      	ldr	r2, [pc, #36]	; (800071c <writeTime+0x148>)
 80006f8:	fb82 1203 	smull	r1, r2, r2, r3
 80006fc:	1092      	asrs	r2, r2, #2
 80006fe:	17db      	asrs	r3, r3, #31
 8000700:	1ad3      	subs	r3, r2, r3
 8000702:	b2db      	uxtb	r3, r3
 8000704:	461a      	mov	r2, r3
 8000706:	2164      	movs	r1, #100	; 0x64
 8000708:	68f8      	ldr	r0, [r7, #12]
 800070a:	f000 f953 	bl	80009b4 <writeHexVal>
}
 800070e:	bf00      	nop
 8000710:	3718      	adds	r7, #24
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	88888889 	.word	0x88888889
 800071c:	66666667 	.word	0x66666667

08000720 <LEDSInit>:

void LEDSInit(SPI_HandleTypeDef * hspi, uint8_t spi_num){
 8000720:	b580      	push	{r7, lr}
 8000722:	b08a      	sub	sp, #40	; 0x28
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
 8000728:	460b      	mov	r3, r1
 800072a:	70fb      	strb	r3, [r7, #3]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072c:	f107 0314 	add.w	r3, r7, #20
 8000730:	2200      	movs	r2, #0
 8000732:	601a      	str	r2, [r3, #0]
 8000734:	605a      	str	r2, [r3, #4]
 8000736:	609a      	str	r2, [r3, #8]
 8000738:	60da      	str	r2, [r3, #12]
 800073a:	611a      	str	r2, [r3, #16]

	// SPI setup
	if (spi_num == 1){
 800073c:	78fb      	ldrb	r3, [r7, #3]
 800073e:	2b01      	cmp	r3, #1
 8000740:	d124      	bne.n	800078c <LEDSInit+0x6c>
		hspi->Instance = SPI1;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	4a3a      	ldr	r2, [pc, #232]	; (8000830 <LEDSInit+0x110>)
 8000746:	601a      	str	r2, [r3, #0]

		__HAL_RCC_GPIOE_CLK_ENABLE();
 8000748:	4b3a      	ldr	r3, [pc, #232]	; (8000834 <LEDSInit+0x114>)
 800074a:	69db      	ldr	r3, [r3, #28]
 800074c:	4a39      	ldr	r2, [pc, #228]	; (8000834 <LEDSInit+0x114>)
 800074e:	f043 0310 	orr.w	r3, r3, #16
 8000752:	61d3      	str	r3, [r2, #28]
 8000754:	4b37      	ldr	r3, [pc, #220]	; (8000834 <LEDSInit+0x114>)
 8000756:	69db      	ldr	r3, [r3, #28]
 8000758:	f003 0310 	and.w	r3, r3, #16
 800075c:	613b      	str	r3, [r7, #16]
 800075e:	693b      	ldr	r3, [r7, #16]
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_RESET);
 8000760:	2200      	movs	r2, #0
 8000762:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000766:	4834      	ldr	r0, [pc, #208]	; (8000838 <LEDSInit+0x118>)
 8000768:	f004 f84d 	bl	8004806 <HAL_GPIO_WritePin>

		GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 800076c:	f241 0304 	movw	r3, #4100	; 0x1004
 8000770:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000772:	2301      	movs	r3, #1
 8000774:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000776:	2300      	movs	r3, #0
 8000778:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800077a:	2300      	movs	r3, #0
 800077c:	623b      	str	r3, [r7, #32]
		HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800077e:	f107 0314 	add.w	r3, r7, #20
 8000782:	4619      	mov	r1, r3
 8000784:	482c      	ldr	r0, [pc, #176]	; (8000838 <LEDSInit+0x118>)
 8000786:	f003 fe97 	bl	80044b8 <HAL_GPIO_Init>
 800078a:	e026      	b.n	80007da <LEDSInit+0xba>
	}
	else if (spi_num == 2){
 800078c:	78fb      	ldrb	r3, [r7, #3]
 800078e:	2b02      	cmp	r3, #2
 8000790:	d123      	bne.n	80007da <LEDSInit+0xba>
		hspi->Instance = SPI2;
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	4a29      	ldr	r2, [pc, #164]	; (800083c <LEDSInit+0x11c>)
 8000796:	601a      	str	r2, [r3, #0]

		__HAL_RCC_GPIOD_CLK_ENABLE();
 8000798:	4b26      	ldr	r3, [pc, #152]	; (8000834 <LEDSInit+0x114>)
 800079a:	69db      	ldr	r3, [r3, #28]
 800079c:	4a25      	ldr	r2, [pc, #148]	; (8000834 <LEDSInit+0x114>)
 800079e:	f043 0308 	orr.w	r3, r3, #8
 80007a2:	61d3      	str	r3, [r2, #28]
 80007a4:	4b23      	ldr	r3, [pc, #140]	; (8000834 <LEDSInit+0x114>)
 80007a6:	69db      	ldr	r3, [r3, #28]
 80007a8:	f003 0308 	and.w	r3, r3, #8
 80007ac:	60fb      	str	r3, [r7, #12]
 80007ae:	68fb      	ldr	r3, [r7, #12]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET);
 80007b0:	2200      	movs	r2, #0
 80007b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007b6:	4822      	ldr	r0, [pc, #136]	; (8000840 <LEDSInit+0x120>)
 80007b8:	f004 f825 	bl	8004806 <HAL_GPIO_WritePin>

		GPIO_InitStruct.Pin = GPIO_PIN_8;
 80007bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007c0:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c2:	2301      	movs	r3, #1
 80007c4:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c6:	2300      	movs	r3, #0
 80007c8:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ca:	2300      	movs	r3, #0
 80007cc:	623b      	str	r3, [r7, #32]
		HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007ce:	f107 0314 	add.w	r3, r7, #20
 80007d2:	4619      	mov	r1, r3
 80007d4:	481a      	ldr	r0, [pc, #104]	; (8000840 <LEDSInit+0x120>)
 80007d6:	f003 fe6f 	bl	80044b8 <HAL_GPIO_Init>
	}
	hspi->Init.Mode = SPI_MODE_MASTER;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80007e0:	605a      	str	r2, [r3, #4]
	hspi->Init.Direction = SPI_DIRECTION_2LINES;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	2200      	movs	r2, #0
 80007e6:	609a      	str	r2, [r3, #8]
	hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	2200      	movs	r2, #0
 80007ec:	60da      	str	r2, [r3, #12]
	hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	2200      	movs	r2, #0
 80007f2:	611a      	str	r2, [r3, #16]
	hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	2200      	movs	r2, #0
 80007f8:	615a      	str	r2, [r3, #20]
	hspi->Init.NSS = SPI_NSS_SOFT;
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000800:	619a      	str	r2, [r3, #24]
	hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	2228      	movs	r2, #40	; 0x28
 8000806:	61da      	str	r2, [r3, #28]
	hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	2200      	movs	r2, #0
 800080c:	621a      	str	r2, [r3, #32]
	hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	2200      	movs	r2, #0
 8000812:	625a      	str	r2, [r3, #36]	; 0x24
	hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	2200      	movs	r2, #0
 8000818:	629a      	str	r2, [r3, #40]	; 0x28
	hspi->Init.CRCPolynomial = 10;
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	220a      	movs	r2, #10
 800081e:	62da      	str	r2, [r3, #44]	; 0x2c
	HAL_SPI_Init(hspi);
 8000820:	6878      	ldr	r0, [r7, #4]
 8000822:	f004 fdbd 	bl	80053a0 <HAL_SPI_Init>


}
 8000826:	bf00      	nop
 8000828:	3728      	adds	r7, #40	; 0x28
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	40013000 	.word	0x40013000
 8000834:	40023800 	.word	0x40023800
 8000838:	40021000 	.word	0x40021000
 800083c:	40003800 	.word	0x40003800
 8000840:	40020c00 	.word	0x40020c00

08000844 <ChessTimerLEDInit>:

void ChessTimerLEDInit(SPI_HandleTypeDef * hspi){
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
	enableOutput(hspi);
 800084c:	6878      	ldr	r0, [r7, #4]
 800084e:	f7ff fea6 	bl	800059e <enableOutput>
	setScanLimit(hspi, 0x07);
 8000852:	2107      	movs	r1, #7
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f7ff fe92 	bl	800057e <setScanLimit>
	setIntensity(hspi, 0x00);
 800085a:	2100      	movs	r1, #0
 800085c:	6878      	ldr	r0, [r7, #4]
 800085e:	f7ff fe7e 	bl	800055e <setIntensity>
	enableHex(hspi);
 8000862:	6878      	ldr	r0, [r7, #4]
 8000864:	f7ff fe6e 	bl	8000544 <enableHex>
}
 8000868:	bf00      	nop
 800086a:	3708      	adds	r7, #8
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}

08000870 <BoardLEDInit>:

void BoardLEDInit(SPI_HandleTypeDef * hspi){
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
	enableOutput(hspi);
 8000878:	6878      	ldr	r0, [r7, #4]
 800087a:	f7ff fe90 	bl	800059e <enableOutput>
	setScanLimit(hspi, 0x07);
 800087e:	2107      	movs	r1, #7
 8000880:	6878      	ldr	r0, [r7, #4]
 8000882:	f7ff fe7c 	bl	800057e <setScanLimit>
	setIntensity(hspi, 0x01);
 8000886:	2101      	movs	r1, #1
 8000888:	6878      	ldr	r0, [r7, #4]
 800088a:	f7ff fe68 	bl	800055e <setIntensity>
}
 800088e:	bf00      	nop
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}

08000896 <writeBoardValue>:

void writeBoardValue(SPI_HandleTypeDef * hspi, uint8_t board[8][8]){
 8000896:	b580      	push	{r7, lr}
 8000898:	b086      	sub	sp, #24
 800089a:	af00      	add	r7, sp, #0
 800089c:	6078      	str	r0, [r7, #4]
 800089e:	6039      	str	r1, [r7, #0]
	for (int row = 0; row < 8; row++){
 80008a0:	2300      	movs	r3, #0
 80008a2:	617b      	str	r3, [r7, #20]
 80008a4:	e030      	b.n	8000908 <writeBoardValue+0x72>
		uint8_t val = 0x0;
 80008a6:	2300      	movs	r3, #0
 80008a8:	74fb      	strb	r3, [r7, #19]
		for (int col = 7; col > 0; col--){
 80008aa:	2307      	movs	r3, #7
 80008ac:	60fb      	str	r3, [r7, #12]
 80008ae:	e010      	b.n	80008d2 <writeBoardValue+0x3c>
			val = (val << 1) | board[row][col];
 80008b0:	7cfb      	ldrb	r3, [r7, #19]
 80008b2:	005b      	lsls	r3, r3, #1
 80008b4:	b25a      	sxtb	r2, r3
 80008b6:	697b      	ldr	r3, [r7, #20]
 80008b8:	00db      	lsls	r3, r3, #3
 80008ba:	6839      	ldr	r1, [r7, #0]
 80008bc:	4419      	add	r1, r3
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	440b      	add	r3, r1
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	b25b      	sxtb	r3, r3
 80008c6:	4313      	orrs	r3, r2
 80008c8:	b25b      	sxtb	r3, r3
 80008ca:	74fb      	strb	r3, [r7, #19]
		for (int col = 7; col > 0; col--){
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	3b01      	subs	r3, #1
 80008d0:	60fb      	str	r3, [r7, #12]
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	dceb      	bgt.n	80008b0 <writeBoardValue+0x1a>
		}
		val |= board[row][0] << 7;
 80008d8:	697b      	ldr	r3, [r7, #20]
 80008da:	00db      	lsls	r3, r3, #3
 80008dc:	683a      	ldr	r2, [r7, #0]
 80008de:	4413      	add	r3, r2
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	01db      	lsls	r3, r3, #7
 80008e4:	b25a      	sxtb	r2, r3
 80008e6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80008ea:	4313      	orrs	r3, r2
 80008ec:	b25b      	sxtb	r3, r3
 80008ee:	74fb      	strb	r3, [r7, #19]

		writeHexVal(hspi, LED_1 + row, val);
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	3360      	adds	r3, #96	; 0x60
 80008f6:	b2db      	uxtb	r3, r3
 80008f8:	7cfa      	ldrb	r2, [r7, #19]
 80008fa:	4619      	mov	r1, r3
 80008fc:	6878      	ldr	r0, [r7, #4]
 80008fe:	f000 f859 	bl	80009b4 <writeHexVal>
	for (int row = 0; row < 8; row++){
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	3301      	adds	r3, #1
 8000906:	617b      	str	r3, [r7, #20]
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	2b07      	cmp	r3, #7
 800090c:	ddcb      	ble.n	80008a6 <writeBoardValue+0x10>
	}
}
 800090e:	bf00      	nop
 8000910:	bf00      	nop
 8000912:	3718      	adds	r7, #24
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}

08000918 <writeAIMove>:

void writeAIMove(SPI_HandleTypeDef * hspi, uint8_t board[8][8], char move[4]){
 8000918:	b580      	push	{r7, lr}
 800091a:	b08a      	sub	sp, #40	; 0x28
 800091c:	af00      	add	r7, sp, #0
 800091e:	60f8      	str	r0, [r7, #12]
 8000920:	60b9      	str	r1, [r7, #8]
 8000922:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < 8; i++){
 8000924:	2300      	movs	r3, #0
 8000926:	627b      	str	r3, [r7, #36]	; 0x24
 8000928:	e013      	b.n	8000952 <writeAIMove+0x3a>
		for (int j = 0; j < 8; j++){
 800092a:	2300      	movs	r3, #0
 800092c:	623b      	str	r3, [r7, #32]
 800092e:	e00a      	b.n	8000946 <writeAIMove+0x2e>
			board[i][j] = 0;
 8000930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000932:	00db      	lsls	r3, r3, #3
 8000934:	68ba      	ldr	r2, [r7, #8]
 8000936:	441a      	add	r2, r3
 8000938:	6a3b      	ldr	r3, [r7, #32]
 800093a:	4413      	add	r3, r2
 800093c:	2200      	movs	r2, #0
 800093e:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < 8; j++){
 8000940:	6a3b      	ldr	r3, [r7, #32]
 8000942:	3301      	adds	r3, #1
 8000944:	623b      	str	r3, [r7, #32]
 8000946:	6a3b      	ldr	r3, [r7, #32]
 8000948:	2b07      	cmp	r3, #7
 800094a:	ddf1      	ble.n	8000930 <writeAIMove+0x18>
	for (int i = 0; i < 8; i++){
 800094c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800094e:	3301      	adds	r3, #1
 8000950:	627b      	str	r3, [r7, #36]	; 0x24
 8000952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000954:	2b07      	cmp	r3, #7
 8000956:	dde8      	ble.n	800092a <writeAIMove+0x12>
		}
	}
	int row1, row2, col1, col2 = 0;
 8000958:	2300      	movs	r3, #0
 800095a:	61fb      	str	r3, [r7, #28]

	row1 = move[1] - '1';
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	3301      	adds	r3, #1
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	3b31      	subs	r3, #49	; 0x31
 8000964:	61bb      	str	r3, [r7, #24]
	col1 = (move[0] - 'a');
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	3b61      	subs	r3, #97	; 0x61
 800096c:	617b      	str	r3, [r7, #20]
	row2 = move[3] - '1';
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	3303      	adds	r3, #3
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	3b31      	subs	r3, #49	; 0x31
 8000976:	613b      	str	r3, [r7, #16]
	col2 = (move[2] - 'a');
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	3302      	adds	r3, #2
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	3b61      	subs	r3, #97	; 0x61
 8000980:	61fb      	str	r3, [r7, #28]

	board[row1][col1] = 1;
 8000982:	69bb      	ldr	r3, [r7, #24]
 8000984:	00db      	lsls	r3, r3, #3
 8000986:	68ba      	ldr	r2, [r7, #8]
 8000988:	441a      	add	r2, r3
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	4413      	add	r3, r2
 800098e:	2201      	movs	r2, #1
 8000990:	701a      	strb	r2, [r3, #0]
	board[row2][col2] = 1;
 8000992:	693b      	ldr	r3, [r7, #16]
 8000994:	00db      	lsls	r3, r3, #3
 8000996:	68ba      	ldr	r2, [r7, #8]
 8000998:	441a      	add	r2, r3
 800099a:	69fb      	ldr	r3, [r7, #28]
 800099c:	4413      	add	r3, r2
 800099e:	2201      	movs	r2, #1
 80009a0:	701a      	strb	r2, [r3, #0]
	writeBoardValue(hspi, board);
 80009a2:	68b9      	ldr	r1, [r7, #8]
 80009a4:	68f8      	ldr	r0, [r7, #12]
 80009a6:	f7ff ff76 	bl	8000896 <writeBoardValue>
}
 80009aa:	bf00      	nop
 80009ac:	3728      	adds	r7, #40	; 0x28
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
	...

080009b4 <writeHexVal>:

void writeHexVal(SPI_HandleTypeDef * hspi, uint8_t reg, uint8_t val){
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	460b      	mov	r3, r1
 80009be:	70fb      	strb	r3, [r7, #3]
 80009c0:	4613      	mov	r3, r2
 80009c2:	70bb      	strb	r3, [r7, #2]
	if (hspi->Instance == SPI2){
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a23      	ldr	r2, [pc, #140]	; (8000a58 <writeHexVal+0xa4>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d10c      	bne.n	80009e8 <writeHexVal+0x34>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_SET);
 80009ce:	2201      	movs	r2, #1
 80009d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009d4:	4821      	ldr	r0, [pc, #132]	; (8000a5c <writeHexVal+0xa8>)
 80009d6:	f003 ff16 	bl	8004806 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET);
 80009da:	2200      	movs	r2, #0
 80009dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009e0:	481e      	ldr	r0, [pc, #120]	; (8000a5c <writeHexVal+0xa8>)
 80009e2:	f003 ff10 	bl	8004806 <HAL_GPIO_WritePin>
 80009e6:	e010      	b.n	8000a0a <writeHexVal+0x56>
	}
	else if (hspi->Instance == SPI1){
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a1c      	ldr	r2, [pc, #112]	; (8000a60 <writeHexVal+0xac>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d10b      	bne.n	8000a0a <writeHexVal+0x56>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
 80009f2:	2201      	movs	r2, #1
 80009f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009f8:	481a      	ldr	r0, [pc, #104]	; (8000a64 <writeHexVal+0xb0>)
 80009fa:	f003 ff04 	bl	8004806 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_RESET);
 80009fe:	2200      	movs	r2, #0
 8000a00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a04:	4817      	ldr	r0, [pc, #92]	; (8000a64 <writeHexVal+0xb0>)
 8000a06:	f003 fefe 	bl	8004806 <HAL_GPIO_WritePin>
	}

	HAL_SPI_Transmit(hspi, &reg, 1, 100);
 8000a0a:	1cf9      	adds	r1, r7, #3
 8000a0c:	2364      	movs	r3, #100	; 0x64
 8000a0e:	2201      	movs	r2, #1
 8000a10:	6878      	ldr	r0, [r7, #4]
 8000a12:	f004 fd4e 	bl	80054b2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(hspi, &val, 1, 100);
 8000a16:	1cb9      	adds	r1, r7, #2
 8000a18:	2364      	movs	r3, #100	; 0x64
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	6878      	ldr	r0, [r7, #4]
 8000a1e:	f004 fd48 	bl	80054b2 <HAL_SPI_Transmit>

	if (hspi->Instance == SPI2){
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	4a0c      	ldr	r2, [pc, #48]	; (8000a58 <writeHexVal+0xa4>)
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	d106      	bne.n	8000a3a <writeHexVal+0x86>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_SET);
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a32:	480a      	ldr	r0, [pc, #40]	; (8000a5c <writeHexVal+0xa8>)
 8000a34:	f003 fee7 	bl	8004806 <HAL_GPIO_WritePin>
	}
	else if (hspi->Instance == SPI1){
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
	}
}
 8000a38:	e00a      	b.n	8000a50 <writeHexVal+0x9c>
	else if (hspi->Instance == SPI1){
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4a08      	ldr	r2, [pc, #32]	; (8000a60 <writeHexVal+0xac>)
 8000a40:	4293      	cmp	r3, r2
 8000a42:	d105      	bne.n	8000a50 <writeHexVal+0x9c>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
 8000a44:	2201      	movs	r2, #1
 8000a46:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a4a:	4806      	ldr	r0, [pc, #24]	; (8000a64 <writeHexVal+0xb0>)
 8000a4c:	f003 fedb 	bl	8004806 <HAL_GPIO_WritePin>
}
 8000a50:	bf00      	nop
 8000a52:	3708      	adds	r7, #8
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	40003800 	.word	0x40003800
 8000a5c:	40020c00 	.word	0x40020c00
 8000a60:	40013000 	.word	0x40013000
 8000a64:	40021000 	.word	0x40021000

08000a68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a68:	b590      	push	{r4, r7, lr}
 8000a6a:	b099      	sub	sp, #100	; 0x64
 8000a6c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a6e:	f002 ff92 	bl	8003996 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a72:	f000 f8cd 	bl	8000c10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a76:	f000 fa01 	bl	8000e7c <MX_GPIO_Init>
  //MX_SPI2_Init();
  MX_TIM3_Init();
 8000a7a:	f000 f963 	bl	8000d44 <MX_TIM3_Init>
  //MX_DMA_Init();
  //MX_DAC_Init();
  //MX_FATFS_Init();
  //MX_TIM4_Init();
  //MX_USART1_UART_Init();
  MX_TIM2_Init();
 8000a7e:	f000 f915 	bl	8000cac <MX_TIM2_Init>
  MX_TIM5_Init();
 8000a82:	f000 f9ad 	bl	8000de0 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  LEDSInit(&hspi2, 2);
 8000a86:	2102      	movs	r1, #2
 8000a88:	4853      	ldr	r0, [pc, #332]	; (8000bd8 <main+0x170>)
 8000a8a:	f7ff fe49 	bl	8000720 <LEDSInit>
  HAL_TIM_Base_Start_IT(&htim3);
 8000a8e:	4853      	ldr	r0, [pc, #332]	; (8000bdc <main+0x174>)
 8000a90:	f005 f942 	bl	8005d18 <HAL_TIM_Base_Start_IT>
  ChessTimerLEDInit(&hspi2);
 8000a94:	4850      	ldr	r0, [pc, #320]	; (8000bd8 <main+0x170>)
 8000a96:	f7ff fed5 	bl	8000844 <ChessTimerLEDInit>
  writeTime(&hspi2, timer1, 0);
 8000a9a:	4b51      	ldr	r3, [pc, #324]	; (8000be0 <main+0x178>)
 8000a9c:	881b      	ldrh	r3, [r3, #0]
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	484d      	ldr	r0, [pc, #308]	; (8000bd8 <main+0x170>)
 8000aa4:	f7ff fd96 	bl	80005d4 <writeTime>
  writeTime(&hspi2, timer2, 1);
 8000aa8:	4b4e      	ldr	r3, [pc, #312]	; (8000be4 <main+0x17c>)
 8000aaa:	881b      	ldrh	r3, [r3, #0]
 8000aac:	2201      	movs	r2, #1
 8000aae:	4619      	mov	r1, r3
 8000ab0:	4849      	ldr	r0, [pc, #292]	; (8000bd8 <main+0x170>)
 8000ab2:	f7ff fd8f 	bl	80005d4 <writeTime>

  LEDSInit(&hspi1, 1);
 8000ab6:	2101      	movs	r1, #1
 8000ab8:	484b      	ldr	r0, [pc, #300]	; (8000be8 <main+0x180>)
 8000aba:	f7ff fe31 	bl	8000720 <LEDSInit>
  BoardLEDInit(&hspi1);
 8000abe:	484a      	ldr	r0, [pc, #296]	; (8000be8 <main+0x180>)
 8000ac0:	f7ff fed6 	bl	8000870 <BoardLEDInit>
  uint8_t board[NUM_ROWS][NUM_COLS] = {0};
 8000ac4:	f107 031c 	add.w	r3, r7, #28
 8000ac8:	2240      	movs	r2, #64	; 0x40
 8000aca:	2100      	movs	r1, #0
 8000acc:	4618      	mov	r0, r3
 8000ace:	f008 fe63 	bl	8009798 <memset>
  writeBoardValue(&hspi1, board);
 8000ad2:	f107 031c 	add.w	r3, r7, #28
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4843      	ldr	r0, [pc, #268]	; (8000be8 <main+0x180>)
 8000ada:	f7ff fedc 	bl	8000896 <writeBoardValue>
  board[6][1] = 1;
  board[7][0] = 1;
  writeBoardValue(&hspi1, board);
  */

  char * audio[] = {"max.wav", "tom.wav", "jazz.wav", "d2d4.wav"};
 8000ade:	4b43      	ldr	r3, [pc, #268]	; (8000bec <main+0x184>)
 8000ae0:	f107 040c 	add.w	r4, r7, #12
 8000ae4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ae6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  SpeakerInit(&hdac, &htim4);
 8000aea:	4941      	ldr	r1, [pc, #260]	; (8000bf0 <main+0x188>)
 8000aec:	4841      	ldr	r0, [pc, #260]	; (8000bf4 <main+0x18c>)
 8000aee:	f001 fabf 	bl	8002070 <SpeakerInit>
  WaveplayerInit(&hspi3, &hdac);
 8000af2:	4940      	ldr	r1, [pc, #256]	; (8000bf4 <main+0x18c>)
 8000af4:	4840      	ldr	r0, [pc, #256]	; (8000bf8 <main+0x190>)
 8000af6:	f002 febf 	bl	8003878 <WaveplayerInit>
  HAL_Delay(2000);
 8000afa:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000afe:	f002 ffb9 	bl	8003a74 <HAL_Delay>
  disableOutput(&hspi2);
  PlayAudio(audio[2], &hdac);
  enableOutput(&hspi1);
  enableOutput(&hspi2);*/

  EnableUart(&huart1);
 8000b02:	483e      	ldr	r0, [pc, #248]	; (8000bfc <main+0x194>)
 8000b04:	f002 fcaa 	bl	800345c <EnableUart>

  char send[4] = {'S', 'T', 'R', 'T'};
 8000b08:	4b3d      	ldr	r3, [pc, #244]	; (8000c00 <main+0x198>)
 8000b0a:	60bb      	str	r3, [r7, #8]
  char recv[6] = {'-', '-', '-', '-', '-'};
 8000b0c:	4a3d      	ldr	r2, [pc, #244]	; (8000c04 <main+0x19c>)
 8000b0e:	463b      	mov	r3, r7
 8000b10:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b14:	6018      	str	r0, [r3, #0]
 8000b16:	3304      	adds	r3, #4
 8000b18:	8019      	strh	r1, [r3, #0]
  uint8_t color = 0;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  uint8_t edum = 0;
 8000b20:	2300      	movs	r3, #0
 8000b22:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  sendStart(&huart1, color, edum);
 8000b26:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8000b2a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4832      	ldr	r0, [pc, #200]	; (8000bfc <main+0x194>)
 8000b32:	f002 fce8 	bl	8003506 <sendStart>
  sendDifficulty(&huart1, 1);
 8000b36:	2101      	movs	r1, #1
 8000b38:	4830      	ldr	r0, [pc, #192]	; (8000bfc <main+0x194>)
 8000b3a:	f002 fd24 	bl	8003586 <sendDifficulty>
  if (color){
 8000b3e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d004      	beq.n	8000b50 <main+0xe8>
	  receiveData(&huart1, recv);
 8000b46:	463b      	mov	r3, r7
 8000b48:	4619      	mov	r1, r3
 8000b4a:	482c      	ldr	r0, [pc, #176]	; (8000bfc <main+0x194>)
 8000b4c:	f002 fd45 	bl	80035da <receiveData>
  }

  // Initialize Buttons
  InitButtons(&htim2, &htim5);
 8000b50:	492d      	ldr	r1, [pc, #180]	; (8000c08 <main+0x1a0>)
 8000b52:	482e      	ldr	r0, [pc, #184]	; (8000c0c <main+0x1a4>)
 8000b54:	f7ff fc8e 	bl	8000474 <InitButtons>

  // Initialize Tracker component
  InitTracker();
 8000b58:	f001 fd28 	bl	80025ac <InitTracker>
  if(!ValidateStartPositions())
 8000b5c:	f002 fb00 	bl	8003160 <ValidateStartPositions>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d101      	bne.n	8000b6a <main+0x102>
  {
	  /// @todo: play audio cue and invoke LEDs to put pieces in correct starting positions
	  return 0;
 8000b66:	2300      	movs	r3, #0
 8000b68:	e031      	b.n	8000bce <main+0x166>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //TestLEDs();
	  Track();
 8000b6a:	f001 fe15 	bl	8002798 <Track>
	  HAL_Delay(10);
 8000b6e:	200a      	movs	r0, #10
 8000b70:	f002 ff80 	bl	8003a74 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	sendMove(&huart1, send);
 8000b74:	f107 0308 	add.w	r3, r7, #8
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4820      	ldr	r0, [pc, #128]	; (8000bfc <main+0x194>)
 8000b7c:	f002 fcb4 	bl	80034e8 <sendMove>
	receiveData(&huart1, recv);
 8000b80:	463b      	mov	r3, r7
 8000b82:	4619      	mov	r1, r3
 8000b84:	481d      	ldr	r0, [pc, #116]	; (8000bfc <main+0x194>)
 8000b86:	f002 fd28 	bl	80035da <receiveData>
	if (memcmp(recv, "-----", 5) != 0){
 8000b8a:	463b      	mov	r3, r7
 8000b8c:	2205      	movs	r2, #5
 8000b8e:	491d      	ldr	r1, [pc, #116]	; (8000c04 <main+0x19c>)
 8000b90:	4618      	mov	r0, r3
 8000b92:	f008 fdf3 	bl	800977c <memcmp>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d0e6      	beq.n	8000b6a <main+0x102>
		writeAIMove(&hspi1, board, recv);
 8000b9c:	463a      	mov	r2, r7
 8000b9e:	f107 031c 	add.w	r3, r7, #28
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4810      	ldr	r0, [pc, #64]	; (8000be8 <main+0x180>)
 8000ba6:	f7ff feb7 	bl	8000918 <writeAIMove>
		disableOutput(&hspi1);
 8000baa:	480f      	ldr	r0, [pc, #60]	; (8000be8 <main+0x180>)
 8000bac:	f7ff fd04 	bl	80005b8 <disableOutput>
		disableOutput(&hspi2);
 8000bb0:	4809      	ldr	r0, [pc, #36]	; (8000bd8 <main+0x170>)
 8000bb2:	f7ff fd01 	bl	80005b8 <disableOutput>
		PlayAudio(audio[3], &hdac);
 8000bb6:	69bb      	ldr	r3, [r7, #24]
 8000bb8:	490e      	ldr	r1, [pc, #56]	; (8000bf4 <main+0x18c>)
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f002 fd5c 	bl	8003678 <PlayAudio>
		enableOutput(&hspi1);
 8000bc0:	4809      	ldr	r0, [pc, #36]	; (8000be8 <main+0x180>)
 8000bc2:	f7ff fcec 	bl	800059e <enableOutput>
		enableOutput(&hspi2);
 8000bc6:	4804      	ldr	r0, [pc, #16]	; (8000bd8 <main+0x170>)
 8000bc8:	f7ff fce9 	bl	800059e <enableOutput>
	  Track();
 8000bcc:	e7cd      	b.n	8000b6a <main+0x102>
	}
  }
  /* USER CODE END 3 */
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3764      	adds	r7, #100	; 0x64
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd90      	pop	{r4, r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	20001b50 	.word	0x20001b50
 8000bdc:	20001c28 	.word	0x20001c28
 8000be0:	20000000 	.word	0x20000000
 8000be4:	20000002 	.word	0x20000002
 8000be8:	20001d5c 	.word	0x20001d5c
 8000bec:	080097f0 	.word	0x080097f0
 8000bf0:	20001ba8 	.word	0x20001ba8
 8000bf4:	20001d04 	.word	0x20001d04
 8000bf8:	20001c68 	.word	0x20001c68
 8000bfc:	20001cc0 	.word	0x20001cc0
 8000c00:	54525453 	.word	0x54525453
 8000c04:	080097e8 	.word	0x080097e8
 8000c08:	20001be8 	.word	0x20001be8
 8000c0c:	20001db4 	.word	0x20001db4

08000c10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b092      	sub	sp, #72	; 0x48
 8000c14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c16:	f107 0314 	add.w	r3, r7, #20
 8000c1a:	2234      	movs	r2, #52	; 0x34
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f008 fdba 	bl	8009798 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c24:	463b      	mov	r3, r7
 8000c26:	2200      	movs	r2, #0
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	605a      	str	r2, [r3, #4]
 8000c2c:	609a      	str	r2, [r3, #8]
 8000c2e:	60da      	str	r2, [r3, #12]
 8000c30:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c32:	4b1d      	ldr	r3, [pc, #116]	; (8000ca8 <SystemClock_Config+0x98>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000c3a:	4a1b      	ldr	r2, [pc, #108]	; (8000ca8 <SystemClock_Config+0x98>)
 8000c3c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c40:	6013      	str	r3, [r2, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c42:	2302      	movs	r3, #2
 8000c44:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c46:	2301      	movs	r3, #1
 8000c48:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c4a:	2310      	movs	r3, #16
 8000c4c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c52:	2300      	movs	r3, #0
 8000c54:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000c56:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000c5a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 8000c5c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c60:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c62:	f107 0314 	add.w	r3, r7, #20
 8000c66:	4618      	mov	r0, r3
 8000c68:	f003 fdfe 	bl	8004868 <HAL_RCC_OscConfig>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000c72:	f000 fa37 	bl	80010e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c76:	230f      	movs	r3, #15
 8000c78:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c82:	2300      	movs	r3, #0
 8000c84:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c86:	2300      	movs	r3, #0
 8000c88:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c8a:	463b      	mov	r3, r7
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f004 f91a 	bl	8004ec8 <HAL_RCC_ClockConfig>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000c9a:	f000 fa23 	bl	80010e4 <Error_Handler>
  }
}
 8000c9e:	bf00      	nop
 8000ca0:	3748      	adds	r7, #72	; 0x48
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	40007000 	.word	0x40007000

08000cac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b086      	sub	sp, #24
 8000cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cb2:	f107 0308 	add.w	r3, r7, #8
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	605a      	str	r2, [r3, #4]
 8000cbc:	609a      	str	r2, [r3, #8]
 8000cbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cc0:	463b      	mov	r3, r7
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cc8:	4b1d      	ldr	r3, [pc, #116]	; (8000d40 <MX_TIM2_Init+0x94>)
 8000cca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000cce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3200;
 8000cd0:	4b1b      	ldr	r3, [pc, #108]	; (8000d40 <MX_TIM2_Init+0x94>)
 8000cd2:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8000cd6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd8:	4b19      	ldr	r3, [pc, #100]	; (8000d40 <MX_TIM2_Init+0x94>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 8000cde:	4b18      	ldr	r3, [pc, #96]	; (8000d40 <MX_TIM2_Init+0x94>)
 8000ce0:	2264      	movs	r2, #100	; 0x64
 8000ce2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ce4:	4b16      	ldr	r3, [pc, #88]	; (8000d40 <MX_TIM2_Init+0x94>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cea:	4b15      	ldr	r3, [pc, #84]	; (8000d40 <MX_TIM2_Init+0x94>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000cf0:	4813      	ldr	r0, [pc, #76]	; (8000d40 <MX_TIM2_Init+0x94>)
 8000cf2:	f004 ff87 	bl	8005c04 <HAL_TIM_Base_Init>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000cfc:	f000 f9f2 	bl	80010e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d04:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d06:	f107 0308 	add.w	r3, r7, #8
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	480c      	ldr	r0, [pc, #48]	; (8000d40 <MX_TIM2_Init+0x94>)
 8000d0e:	f005 f957 	bl	8005fc0 <HAL_TIM_ConfigClockSource>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d18:	f000 f9e4 	bl	80010e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d20:	2300      	movs	r3, #0
 8000d22:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d24:	463b      	mov	r3, r7
 8000d26:	4619      	mov	r1, r3
 8000d28:	4805      	ldr	r0, [pc, #20]	; (8000d40 <MX_TIM2_Init+0x94>)
 8000d2a:	f005 fb37 	bl	800639c <HAL_TIMEx_MasterConfigSynchronization>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d34:	f000 f9d6 	bl	80010e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d38:	bf00      	nop
 8000d3a:	3718      	adds	r7, #24
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	20001db4 	.word	0x20001db4

08000d44 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b086      	sub	sp, #24
 8000d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d4a:	f107 0308 	add.w	r3, r7, #8
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]
 8000d52:	605a      	str	r2, [r3, #4]
 8000d54:	609a      	str	r2, [r3, #8]
 8000d56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d58:	463b      	mov	r3, r7
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	601a      	str	r2, [r3, #0]
 8000d5e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d60:	4b1d      	ldr	r3, [pc, #116]	; (8000dd8 <MX_TIM3_Init+0x94>)
 8000d62:	4a1e      	ldr	r2, [pc, #120]	; (8000ddc <MX_TIM3_Init+0x98>)
 8000d64:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32000-1;
 8000d66:	4b1c      	ldr	r3, [pc, #112]	; (8000dd8 <MX_TIM3_Init+0x94>)
 8000d68:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8000d6c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d6e:	4b1a      	ldr	r3, [pc, #104]	; (8000dd8 <MX_TIM3_Init+0x94>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8000d74:	4b18      	ldr	r3, [pc, #96]	; (8000dd8 <MX_TIM3_Init+0x94>)
 8000d76:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000d7a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d7c:	4b16      	ldr	r3, [pc, #88]	; (8000dd8 <MX_TIM3_Init+0x94>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d82:	4b15      	ldr	r3, [pc, #84]	; (8000dd8 <MX_TIM3_Init+0x94>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d88:	4813      	ldr	r0, [pc, #76]	; (8000dd8 <MX_TIM3_Init+0x94>)
 8000d8a:	f004 ff3b 	bl	8005c04 <HAL_TIM_Base_Init>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000d94:	f000 f9a6 	bl	80010e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d9c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d9e:	f107 0308 	add.w	r3, r7, #8
 8000da2:	4619      	mov	r1, r3
 8000da4:	480c      	ldr	r0, [pc, #48]	; (8000dd8 <MX_TIM3_Init+0x94>)
 8000da6:	f005 f90b 	bl	8005fc0 <HAL_TIM_ConfigClockSource>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000db0:	f000 f998 	bl	80010e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000db4:	2300      	movs	r3, #0
 8000db6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000db8:	2300      	movs	r3, #0
 8000dba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000dbc:	463b      	mov	r3, r7
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4805      	ldr	r0, [pc, #20]	; (8000dd8 <MX_TIM3_Init+0x94>)
 8000dc2:	f005 faeb 	bl	800639c <HAL_TIMEx_MasterConfigSynchronization>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000dcc:	f000 f98a 	bl	80010e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000dd0:	bf00      	nop
 8000dd2:	3718      	adds	r7, #24
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	20001c28 	.word	0x20001c28
 8000ddc:	40000400 	.word	0x40000400

08000de0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b086      	sub	sp, #24
 8000de4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000de6:	f107 0308 	add.w	r3, r7, #8
 8000dea:	2200      	movs	r2, #0
 8000dec:	601a      	str	r2, [r3, #0]
 8000dee:	605a      	str	r2, [r3, #4]
 8000df0:	609a      	str	r2, [r3, #8]
 8000df2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000df4:	463b      	mov	r3, r7
 8000df6:	2200      	movs	r2, #0
 8000df8:	601a      	str	r2, [r3, #0]
 8000dfa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000dfc:	4b1d      	ldr	r3, [pc, #116]	; (8000e74 <MX_TIM5_Init+0x94>)
 8000dfe:	4a1e      	ldr	r2, [pc, #120]	; (8000e78 <MX_TIM5_Init+0x98>)
 8000e00:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 3200;
 8000e02:	4b1c      	ldr	r3, [pc, #112]	; (8000e74 <MX_TIM5_Init+0x94>)
 8000e04:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8000e08:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e0a:	4b1a      	ldr	r3, [pc, #104]	; (8000e74 <MX_TIM5_Init+0x94>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000;
 8000e10:	4b18      	ldr	r3, [pc, #96]	; (8000e74 <MX_TIM5_Init+0x94>)
 8000e12:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000e16:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e18:	4b16      	ldr	r3, [pc, #88]	; (8000e74 <MX_TIM5_Init+0x94>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e1e:	4b15      	ldr	r3, [pc, #84]	; (8000e74 <MX_TIM5_Init+0x94>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000e24:	4813      	ldr	r0, [pc, #76]	; (8000e74 <MX_TIM5_Init+0x94>)
 8000e26:	f004 feed 	bl	8005c04 <HAL_TIM_Base_Init>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d001      	beq.n	8000e34 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8000e30:	f000 f958 	bl	80010e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e38:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000e3a:	f107 0308 	add.w	r3, r7, #8
 8000e3e:	4619      	mov	r1, r3
 8000e40:	480c      	ldr	r0, [pc, #48]	; (8000e74 <MX_TIM5_Init+0x94>)
 8000e42:	f005 f8bd 	bl	8005fc0 <HAL_TIM_ConfigClockSource>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8000e4c:	f000 f94a 	bl	80010e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e50:	2300      	movs	r3, #0
 8000e52:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e54:	2300      	movs	r3, #0
 8000e56:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000e58:	463b      	mov	r3, r7
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4805      	ldr	r0, [pc, #20]	; (8000e74 <MX_TIM5_Init+0x94>)
 8000e5e:	f005 fa9d 	bl	800639c <HAL_TIMEx_MasterConfigSynchronization>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8000e68:	f000 f93c 	bl	80010e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000e6c:	bf00      	nop
 8000e6e:	3718      	adds	r7, #24
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	20001be8 	.word	0x20001be8
 8000e78:	40000c00 	.word	0x40000c00

08000e7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08c      	sub	sp, #48	; 0x30
 8000e80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e82:	f107 031c 	add.w	r3, r7, #28
 8000e86:	2200      	movs	r2, #0
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	605a      	str	r2, [r3, #4]
 8000e8c:	609a      	str	r2, [r3, #8]
 8000e8e:	60da      	str	r2, [r3, #12]
 8000e90:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e92:	4b6b      	ldr	r3, [pc, #428]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000e94:	69db      	ldr	r3, [r3, #28]
 8000e96:	4a6a      	ldr	r2, [pc, #424]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000e98:	f043 0310 	orr.w	r3, r3, #16
 8000e9c:	61d3      	str	r3, [r2, #28]
 8000e9e:	4b68      	ldr	r3, [pc, #416]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000ea0:	69db      	ldr	r3, [r3, #28]
 8000ea2:	f003 0310 	and.w	r3, r3, #16
 8000ea6:	61bb      	str	r3, [r7, #24]
 8000ea8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eaa:	4b65      	ldr	r3, [pc, #404]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000eac:	69db      	ldr	r3, [r3, #28]
 8000eae:	4a64      	ldr	r2, [pc, #400]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000eb0:	f043 0301 	orr.w	r3, r3, #1
 8000eb4:	61d3      	str	r3, [r2, #28]
 8000eb6:	4b62      	ldr	r3, [pc, #392]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000eb8:	69db      	ldr	r3, [r3, #28]
 8000eba:	f003 0301 	and.w	r3, r3, #1
 8000ebe:	617b      	str	r3, [r7, #20]
 8000ec0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ec2:	4b5f      	ldr	r3, [pc, #380]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000ec4:	69db      	ldr	r3, [r3, #28]
 8000ec6:	4a5e      	ldr	r2, [pc, #376]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000ec8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ecc:	61d3      	str	r3, [r2, #28]
 8000ece:	4b5c      	ldr	r3, [pc, #368]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000ed0:	69db      	ldr	r3, [r3, #28]
 8000ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ed6:	613b      	str	r3, [r7, #16]
 8000ed8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000eda:	4b59      	ldr	r3, [pc, #356]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000edc:	69db      	ldr	r3, [r3, #28]
 8000ede:	4a58      	ldr	r2, [pc, #352]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000ee0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ee4:	61d3      	str	r3, [r2, #28]
 8000ee6:	4b56      	ldr	r3, [pc, #344]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000ee8:	69db      	ldr	r3, [r3, #28]
 8000eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000eee:	60fb      	str	r3, [r7, #12]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef2:	4b53      	ldr	r3, [pc, #332]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000ef4:	69db      	ldr	r3, [r3, #28]
 8000ef6:	4a52      	ldr	r2, [pc, #328]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000ef8:	f043 0302 	orr.w	r3, r3, #2
 8000efc:	61d3      	str	r3, [r2, #28]
 8000efe:	4b50      	ldr	r3, [pc, #320]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000f00:	69db      	ldr	r3, [r3, #28]
 8000f02:	f003 0302 	and.w	r3, r3, #2
 8000f06:	60bb      	str	r3, [r7, #8]
 8000f08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f0a:	4b4d      	ldr	r3, [pc, #308]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000f0c:	69db      	ldr	r3, [r3, #28]
 8000f0e:	4a4c      	ldr	r2, [pc, #304]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000f10:	f043 0308 	orr.w	r3, r3, #8
 8000f14:	61d3      	str	r3, [r2, #28]
 8000f16:	4b4a      	ldr	r3, [pc, #296]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000f18:	69db      	ldr	r3, [r3, #28]
 8000f1a:	f003 0308 	and.w	r3, r3, #8
 8000f1e:	607b      	str	r3, [r7, #4]
 8000f20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f22:	4b47      	ldr	r3, [pc, #284]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000f24:	69db      	ldr	r3, [r3, #28]
 8000f26:	4a46      	ldr	r2, [pc, #280]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000f28:	f043 0304 	orr.w	r3, r3, #4
 8000f2c:	61d3      	str	r3, [r2, #28]
 8000f2e:	4b44      	ldr	r3, [pc, #272]	; (8001040 <MX_GPIO_Init+0x1c4>)
 8000f30:	69db      	ldr	r3, [r3, #28]
 8000f32:	f003 0304 	and.w	r3, r3, #4
 8000f36:	603b      	str	r3, [r7, #0]
 8000f38:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HEARTBEAT_LED_GPIO_Port, HEARTBEAT_LED_Pin, GPIO_PIN_SET);
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	2104      	movs	r1, #4
 8000f3e:	4841      	ldr	r0, [pc, #260]	; (8001044 <MX_GPIO_Init+0x1c8>)
 8000f40:	f003 fc61 	bl	8004806 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, HALLSEL0_Pin|HALLSEL1_Pin|HALLSEL2_Pin, GPIO_PIN_RESET);
 8000f44:	2200      	movs	r2, #0
 8000f46:	2107      	movs	r1, #7
 8000f48:	483f      	ldr	r0, [pc, #252]	; (8001048 <MX_GPIO_Init+0x1cc>)
 8000f4a:	f003 fc5c 	bl	8004806 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_RESET);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f54:	483b      	ldr	r0, [pc, #236]	; (8001044 <MX_GPIO_Init+0x1c8>)
 8000f56:	f003 fc56 	bl	8004806 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|SD_CS_Pin, GPIO_PIN_RESET);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	f240 1101 	movw	r1, #257	; 0x101
 8000f60:	483a      	ldr	r0, [pc, #232]	; (800104c <MX_GPIO_Init+0x1d0>)
 8000f62:	f003 fc50 	bl	8004806 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : HEARTBEAT_LED_Pin PE12 */
  GPIO_InitStruct.Pin = HEARTBEAT_LED_Pin|GPIO_PIN_12;
 8000f66:	f241 0304 	movw	r3, #4100	; 0x1004
 8000f6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f74:	2300      	movs	r3, #0
 8000f76:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f78:	f107 031c 	add.w	r3, r7, #28
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4831      	ldr	r0, [pc, #196]	; (8001044 <MX_GPIO_Init+0x1c8>)
 8000f80:	f003 fa9a 	bl	80044b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : HALLSEL0_Pin HALLSEL1_Pin HALLSEL2_Pin */
  GPIO_InitStruct.Pin = HALLSEL0_Pin|HALLSEL1_Pin|HALLSEL2_Pin;
 8000f84:	2307      	movs	r3, #7
 8000f86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f90:	2300      	movs	r3, #0
 8000f92:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f94:	f107 031c 	add.w	r3, r7, #28
 8000f98:	4619      	mov	r1, r3
 8000f9a:	482b      	ldr	r0, [pc, #172]	; (8001048 <MX_GPIO_Init+0x1cc>)
 8000f9c:	f003 fa8c 	bl	80044b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : HALLOUT0_Pin HALLOUT1_Pin HALLOUT2_Pin */
  GPIO_InitStruct.Pin = HALLOUT0_Pin|HALLOUT1_Pin|HALLOUT2_Pin;
 8000fa0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000fa4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000faa:	2300      	movs	r3, #0
 8000fac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000fae:	f107 031c 	add.w	r3, r7, #28
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4826      	ldr	r0, [pc, #152]	; (8001050 <MX_GPIO_Init+0x1d4>)
 8000fb6:	f003 fa7f 	bl	80044b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : HALLOUT3_Pin HALLOUT4_Pin */
  GPIO_InitStruct.Pin = HALLOUT3_Pin|HALLOUT4_Pin;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000fc6:	f107 031c 	add.w	r3, r7, #28
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4821      	ldr	r0, [pc, #132]	; (8001054 <MX_GPIO_Init+0x1d8>)
 8000fce:	f003 fa73 	bl	80044b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : HALLOUT5_Pin HALLOUT6_Pin HALLOUT7_Pin */
  GPIO_InitStruct.Pin = HALLOUT5_Pin|HALLOUT6_Pin|HALLOUT7_Pin;
 8000fd2:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000fd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fe0:	f107 031c 	add.w	r3, r7, #28
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4817      	ldr	r0, [pc, #92]	; (8001044 <MX_GPIO_Init+0x1c8>)
 8000fe8:	f003 fa66 	bl	80044b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 SD_CS_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|SD_CS_Pin;
 8000fec:	f240 1301 	movw	r3, #257	; 0x101
 8000ff0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ffe:	f107 031c 	add.w	r3, r7, #28
 8001002:	4619      	mov	r1, r3
 8001004:	4811      	ldr	r0, [pc, #68]	; (800104c <MX_GPIO_Init+0x1d0>)
 8001006:	f003 fa57 	bl	80044b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin;
 800100a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800100e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001010:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001014:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	2300      	movs	r3, #0
 8001018:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800101a:	f107 031c 	add.w	r3, r7, #28
 800101e:	4619      	mov	r1, r3
 8001020:	480a      	ldr	r0, [pc, #40]	; (800104c <MX_GPIO_Init+0x1d0>)
 8001022:	f003 fa49 	bl	80044b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001026:	2200      	movs	r2, #0
 8001028:	2100      	movs	r1, #0
 800102a:	2028      	movs	r0, #40	; 0x28
 800102c:	f002 fe1b 	bl	8003c66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001030:	2028      	movs	r0, #40	; 0x28
 8001032:	f002 fe34 	bl	8003c9e <HAL_NVIC_EnableIRQ>

}
 8001036:	bf00      	nop
 8001038:	3730      	adds	r7, #48	; 0x30
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40023800 	.word	0x40023800
 8001044:	40021000 	.word	0x40021000
 8001048:	40020000 	.word	0x40020000
 800104c:	40020c00 	.word	0x40020c00
 8001050:	40021800 	.word	0x40021800
 8001054:	40021c00 	.word	0x40021c00

08001058 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

// Chess clock callback
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3) {
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a10      	ldr	r2, [pc, #64]	; (80010a8 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d10c      	bne.n	8001084 <HAL_TIM_PeriodElapsedCallback+0x2c>
	  timer1--;
 800106a:	4b10      	ldr	r3, [pc, #64]	; (80010ac <HAL_TIM_PeriodElapsedCallback+0x54>)
 800106c:	881b      	ldrh	r3, [r3, #0]
 800106e:	3b01      	subs	r3, #1
 8001070:	b29a      	uxth	r2, r3
 8001072:	4b0e      	ldr	r3, [pc, #56]	; (80010ac <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001074:	801a      	strh	r2, [r3, #0]
	  writeTime(&hspi2, timer1, 0);
 8001076:	4b0d      	ldr	r3, [pc, #52]	; (80010ac <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001078:	881b      	ldrh	r3, [r3, #0]
 800107a:	2200      	movs	r2, #0
 800107c:	4619      	mov	r1, r3
 800107e:	480c      	ldr	r0, [pc, #48]	; (80010b0 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001080:	f7ff faa8 	bl	80005d4 <writeTime>
  }
  if (htim->Instance == TIM2) {
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800108c:	d101      	bne.n	8001092 <HAL_TIM_PeriodElapsedCallback+0x3a>
	  Button1DebounceTimerCallback();
 800108e:	f7ff fa05 	bl	800049c <Button1DebounceTimerCallback>
  }
  if (htim->Instance == TIM5) {
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a07      	ldr	r2, [pc, #28]	; (80010b4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d101      	bne.n	80010a0 <HAL_TIM_PeriodElapsedCallback+0x48>
	  Button2DebounceTimerCallback();
 800109c:	f7ff fa16 	bl	80004cc <Button2DebounceTimerCallback>
  }
}
 80010a0:	bf00      	nop
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	40000400 	.word	0x40000400
 80010ac:	20000000 	.word	0x20000000
 80010b0:	20001b50 	.word	0x20001b50
 80010b4:	40000c00 	.word	0x40000c00

080010b8 <HAL_GPIO_EXTI_Callback>:

// Button0 and Button1 callbacks
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == BUTTON1_Pin)
 80010c2:	88fb      	ldrh	r3, [r7, #6]
 80010c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80010c8:	d102      	bne.n	80010d0 <HAL_GPIO_EXTI_Callback+0x18>
	{
		Button1Callback();
 80010ca:	f7ff fa17 	bl	80004fc <Button1Callback>
	}
	else if(GPIO_Pin == BUTTON2_Pin)
	{
		Button2Callback();
	}
}
 80010ce:	e005      	b.n	80010dc <HAL_GPIO_EXTI_Callback+0x24>
	else if(GPIO_Pin == BUTTON2_Pin)
 80010d0:	88fb      	ldrh	r3, [r7, #6]
 80010d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80010d6:	d101      	bne.n	80010dc <HAL_GPIO_EXTI_Callback+0x24>
		Button2Callback();
 80010d8:	f7ff fa1c 	bl	8000514 <Button2Callback>
}
 80010dc:	bf00      	nop
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010e8:	b672      	cpsid	i
}
 80010ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010ec:	e7fe      	b.n	80010ec <Error_Handler+0x8>
	...

080010f0 <CalculateTeamsLegalMoves>:

// All legal moves for the current team - calculated at the beginning of each turn
static struct Moves LegalMoveSet[PIECES_PER_TEAM];

void CalculateTeamsLegalMoves(enum PieceOwner owner)
{
 80010f0:	b5b0      	push	{r4, r5, r7, lr}
 80010f2:	b0a4      	sub	sp, #144	; 0x90
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	71fb      	strb	r3, [r7, #7]
	// Initialize MockChessboard with current chessboard
	for (uint8_t row = 0; row < NUM_ROWS; row++)
 80010fa:	2300      	movs	r3, #0
 80010fc:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 8001100:	e023      	b.n	800114a <CalculateTeamsLegalMoves+0x5a>
	{
		for (uint8_t column = 0; column < NUM_COLS; column++)
 8001102:	2300      	movs	r3, #0
 8001104:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
 8001108:	e016      	b.n	8001138 <CalculateTeamsLegalMoves+0x48>
		{
			MockChessboard[row][column] = GetPiece(row, column);
 800110a:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 800110e:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8001112:	4d47      	ldr	r5, [pc, #284]	; (8001230 <CalculateTeamsLegalMoves+0x140>)
 8001114:	00d2      	lsls	r2, r2, #3
 8001116:	18d4      	adds	r4, r2, r3
 8001118:	f897 208e 	ldrb.w	r2, [r7, #142]	; 0x8e
 800111c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001120:	4611      	mov	r1, r2
 8001122:	4618      	mov	r0, r3
 8001124:	f002 f8f2 	bl	800330c <GetPiece>
 8001128:	4603      	mov	r3, r0
 800112a:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
		for (uint8_t column = 0; column < NUM_COLS; column++)
 800112e:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8001132:	3301      	adds	r3, #1
 8001134:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
 8001138:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 800113c:	2b07      	cmp	r3, #7
 800113e:	d9e4      	bls.n	800110a <CalculateTeamsLegalMoves+0x1a>
	for (uint8_t row = 0; row < NUM_ROWS; row++)
 8001140:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001144:	3301      	adds	r3, #1
 8001146:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 800114a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800114e:	2b07      	cmp	r3, #7
 8001150:	d9d7      	bls.n	8001102 <CalculateTeamsLegalMoves+0x12>
	}

	// Get all pieces for this team
	uint8_t numTeamPieces;
	struct PieceCoordinate teamsPieces[PIECES_PER_TEAM];
	GetPiecesForTeam(owner, teamsPieces, &numTeamPieces);
 8001152:	f107 028b 	add.w	r2, r7, #139	; 0x8b
 8001156:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	4618      	mov	r0, r3
 800115e:	f000 fda5 	bl	8001cac <GetPiecesForTeam>

	for (uint8_t i = 0; i < numTeamPieces; i++)
 8001162:	2300      	movs	r3, #0
 8001164:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
 8001168:	e057      	b.n	800121a <CalculateTeamsLegalMoves+0x12a>
	{
		struct PieceCoordinate teamPiece = teamsPieces[i];
 800116a:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8001174:	4413      	add	r3, r2
 8001176:	f853 3c48 	ldr.w	r3, [r3, #-72]
 800117a:	647b      	str	r3, [r7, #68]	; 0x44

		// Get all legal paths for teamPiece
		uint8_t numLegalPaths;
		struct Coordinate allLegalPaths[MAX_LEGAL_MOVES];
		CalculateAllLegalPathsAndChecks(teamPiece, allLegalPaths, &numLegalPaths);
 800117c:	f107 0243 	add.w	r2, r7, #67	; 0x43
 8001180:	f107 030c 	add.w	r3, r7, #12
 8001184:	4619      	mov	r1, r3
 8001186:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001188:	f000 f8ce 	bl	8001328 <CalculateAllLegalPathsAndChecks>

		// Add possible moves for this piece
		LegalMoveSet[i].from = teamPiece;
 800118c:	f897 208d 	ldrb.w	r2, [r7, #141]	; 0x8d
 8001190:	4928      	ldr	r1, [pc, #160]	; (8001234 <CalculateTeamsLegalMoves+0x144>)
 8001192:	4613      	mov	r3, r2
 8001194:	011b      	lsls	r3, r3, #4
 8001196:	1a9b      	subs	r3, r3, r2
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	1a9b      	subs	r3, r3, r2
 800119c:	440b      	add	r3, r1
 800119e:	461a      	mov	r2, r3
 80011a0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80011a4:	6818      	ldr	r0, [r3, #0]
 80011a6:	6010      	str	r0, [r2, #0]
		LegalMoveSet[i].numMoves = numLegalPaths;
 80011a8:	f897 208d 	ldrb.w	r2, [r7, #141]	; 0x8d
 80011ac:	f897 0043 	ldrb.w	r0, [r7, #67]	; 0x43
 80011b0:	4920      	ldr	r1, [pc, #128]	; (8001234 <CalculateTeamsLegalMoves+0x144>)
 80011b2:	4613      	mov	r3, r2
 80011b4:	011b      	lsls	r3, r3, #4
 80011b6:	1a9b      	subs	r3, r3, r2
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	1a9b      	subs	r3, r3, r2
 80011bc:	440b      	add	r3, r1
 80011be:	333a      	adds	r3, #58	; 0x3a
 80011c0:	4602      	mov	r2, r0
 80011c2:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 0; j < numLegalPaths; j++)
 80011c4:	2300      	movs	r3, #0
 80011c6:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
 80011ca:	e01b      	b.n	8001204 <CalculateTeamsLegalMoves+0x114>
		{
			LegalMoveSet[i].moves[j] = allLegalPaths[j];
 80011cc:	f897 108c 	ldrb.w	r1, [r7, #140]	; 0x8c
 80011d0:	f897 208d 	ldrb.w	r2, [r7, #141]	; 0x8d
 80011d4:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 80011d8:	4c16      	ldr	r4, [pc, #88]	; (8001234 <CalculateTeamsLegalMoves+0x144>)
 80011da:	0058      	lsls	r0, r3, #1
 80011dc:	4613      	mov	r3, r2
 80011de:	011b      	lsls	r3, r3, #4
 80011e0:	1a9b      	subs	r3, r3, r2
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	1a9b      	subs	r3, r3, r2
 80011e6:	4403      	add	r3, r0
 80011e8:	4423      	add	r3, r4
 80011ea:	1d1a      	adds	r2, r3, #4
 80011ec:	004b      	lsls	r3, r1, #1
 80011ee:	f107 0190 	add.w	r1, r7, #144	; 0x90
 80011f2:	440b      	add	r3, r1
 80011f4:	3b84      	subs	r3, #132	; 0x84
 80011f6:	881b      	ldrh	r3, [r3, #0]
 80011f8:	8013      	strh	r3, [r2, #0]
		for (uint8_t j = 0; j < numLegalPaths; j++)
 80011fa:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 80011fe:	3301      	adds	r3, #1
 8001200:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
 8001204:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001208:	f897 208c 	ldrb.w	r2, [r7, #140]	; 0x8c
 800120c:	429a      	cmp	r2, r3
 800120e:	d3dd      	bcc.n	80011cc <CalculateTeamsLegalMoves+0xdc>
	for (uint8_t i = 0; i < numTeamPieces; i++)
 8001210:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8001214:	3301      	adds	r3, #1
 8001216:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
 800121a:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 800121e:	f897 208d 	ldrb.w	r2, [r7, #141]	; 0x8d
 8001222:	429a      	cmp	r2, r3
 8001224:	d3a1      	bcc.n	800116a <CalculateTeamsLegalMoves+0x7a>
		}
	}
}
 8001226:	bf00      	nop
 8001228:	bf00      	nop
 800122a:	3790      	adds	r7, #144	; 0x90
 800122c:	46bd      	mov	sp, r7
 800122e:	bdb0      	pop	{r4, r5, r7, pc}
 8001230:	200000d4 	.word	0x200000d4
 8001234:	20000154 	.word	0x20000154

08001238 <IsLegalMove>:

uint8_t IsLegalMove(struct PieceCoordinate from, struct PieceCoordinate to)
{
 8001238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800123a:	b093      	sub	sp, #76	; 0x4c
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	6039      	str	r1, [r7, #0]
	// Find the legal moves for "from"
	struct Moves legalMoves;
	for (uint8_t i = 0; i < PIECES_PER_TEAM; i++)
 8001242:	2300      	movs	r3, #0
 8001244:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8001248:	e03a      	b.n	80012c0 <IsLegalMove+0x88>
	{
		if (IsPieceCoordinateEqual(from, LegalMoveSet[i].from))
 800124a:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800124e:	4935      	ldr	r1, [pc, #212]	; (8001324 <IsLegalMove+0xec>)
 8001250:	4613      	mov	r3, r2
 8001252:	011b      	lsls	r3, r3, #4
 8001254:	1a9b      	subs	r3, r3, r2
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	1a9b      	subs	r3, r3, r2
 800125a:	440b      	add	r3, r1
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	2300      	movs	r3, #0
 8001260:	4613      	mov	r3, r2
 8001262:	4619      	mov	r1, r3
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f002 f8c7 	bl	80033f8 <IsPieceCoordinateEqual>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d022      	beq.n	80012b6 <IsLegalMove+0x7e>
		{
			legalMoves = LegalMoveSet[i];
 8001270:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8001274:	492b      	ldr	r1, [pc, #172]	; (8001324 <IsLegalMove+0xec>)
 8001276:	4613      	mov	r3, r2
 8001278:	011b      	lsls	r3, r3, #4
 800127a:	1a9b      	subs	r3, r3, r2
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	1a9b      	subs	r3, r3, r2
 8001280:	440b      	add	r3, r1
 8001282:	461c      	mov	r4, r3
 8001284:	f107 0608 	add.w	r6, r7, #8
 8001288:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 800128c:	4635      	mov	r5, r6
 800128e:	4623      	mov	r3, r4
 8001290:	6818      	ldr	r0, [r3, #0]
 8001292:	6859      	ldr	r1, [r3, #4]
 8001294:	689a      	ldr	r2, [r3, #8]
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800129a:	3410      	adds	r4, #16
 800129c:	3610      	adds	r6, #16
 800129e:	4564      	cmp	r4, ip
 80012a0:	d1f4      	bne.n	800128c <IsLegalMove+0x54>
 80012a2:	4633      	mov	r3, r6
 80012a4:	4622      	mov	r2, r4
 80012a6:	6810      	ldr	r0, [r2, #0]
 80012a8:	6851      	ldr	r1, [r2, #4]
 80012aa:	c303      	stmia	r3!, {r0, r1}
 80012ac:	8911      	ldrh	r1, [r2, #8]
 80012ae:	7a92      	ldrb	r2, [r2, #10]
 80012b0:	8019      	strh	r1, [r3, #0]
 80012b2:	709a      	strb	r2, [r3, #2]
			break;
 80012b4:	e008      	b.n	80012c8 <IsLegalMove+0x90>
	for (uint8_t i = 0; i < PIECES_PER_TEAM; i++)
 80012b6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80012ba:	3301      	adds	r3, #1
 80012bc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80012c0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80012c4:	2b0f      	cmp	r3, #15
 80012c6:	d9c0      	bls.n	800124a <IsLegalMove+0x12>
		}
	}

	// Go through all legal moves and make sure "to" is in there
	for (uint8_t i = 0; i < legalMoves.numMoves; i++)
 80012c8:	2300      	movs	r3, #0
 80012ca:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80012ce:	e01e      	b.n	800130e <IsLegalMove+0xd6>
	{
		if ((to.row == legalMoves.moves[i].row) && (to.column == legalMoves.moves[i].column))
 80012d0:	78bb      	ldrb	r3, [r7, #2]
 80012d2:	461a      	mov	r2, r3
 80012d4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80012de:	440b      	add	r3, r1
 80012e0:	f913 3c3c 	ldrsb.w	r3, [r3, #-60]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d10d      	bne.n	8001304 <IsLegalMove+0xcc>
 80012e8:	78fb      	ldrb	r3, [r7, #3]
 80012ea:	461a      	mov	r2, r3
 80012ec:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80012f0:	005b      	lsls	r3, r3, #1
 80012f2:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80012f6:	440b      	add	r3, r1
 80012f8:	f913 3c3b 	ldrsb.w	r3, [r3, #-59]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d101      	bne.n	8001304 <IsLegalMove+0xcc>
		{
			return 1;
 8001300:	2301      	movs	r3, #1
 8001302:	e00b      	b.n	800131c <IsLegalMove+0xe4>
	for (uint8_t i = 0; i < legalMoves.numMoves; i++)
 8001304:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001308:	3301      	adds	r3, #1
 800130a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 800130e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8001312:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8001316:	429a      	cmp	r2, r3
 8001318:	d3da      	bcc.n	80012d0 <IsLegalMove+0x98>
		}
	}
	return 0;
 800131a:	2300      	movs	r3, #0
}
 800131c:	4618      	mov	r0, r3
 800131e:	374c      	adds	r7, #76	; 0x4c
 8001320:	46bd      	mov	sp, r7
 8001322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001324:	20000154 	.word	0x20000154

08001328 <CalculateAllLegalPathsAndChecks>:


void CalculateAllLegalPathsAndChecks(struct PieceCoordinate from, struct Coordinate* allLegalPaths, uint8_t* numLegalPaths)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	60f8      	str	r0, [r7, #12]
 8001330:	60b9      	str	r1, [r7, #8]
 8001332:	607a      	str	r2, [r7, #4]

	CalculateAllLegalPaths(from, allLegalPaths, numLegalPaths, 1);
 8001334:	2301      	movs	r3, #1
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	68b9      	ldr	r1, [r7, #8]
 800133a:	68f8      	ldr	r0, [r7, #12]
 800133c:	f000 f814 	bl	8001368 <CalculateAllLegalPaths>
}
 8001340:	bf00      	nop
 8001342:	3710      	adds	r7, #16
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <CalculateAllLegalPathsNoChecks>:

/**
 * @brief Calculates all legal paths but without regard for putting their own king in check. Used by WillResultInSelfCheck for each enemy piece.
 */
static void CalculateAllLegalPathsNoChecks(struct PieceCoordinate from, struct Coordinate* allLegalPaths, uint8_t* numLegalPaths)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
	CalculateAllLegalPaths(from, allLegalPaths, numLegalPaths, 0);
 8001354:	2300      	movs	r3, #0
 8001356:	687a      	ldr	r2, [r7, #4]
 8001358:	68b9      	ldr	r1, [r7, #8]
 800135a:	68f8      	ldr	r0, [r7, #12]
 800135c:	f000 f804 	bl	8001368 <CalculateAllLegalPaths>
}
 8001360:	bf00      	nop
 8001362:	3710      	adds	r7, #16
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}

08001368 <CalculateAllLegalPaths>:

/**
 * @brief Calculates all legal paths with trimming off moves that would put their king in check controlled by calculateCheck
 */
static void CalculateAllLegalPaths(struct PieceCoordinate from, struct Coordinate* allLegalPaths, uint8_t* numLegalPaths, uint8_t calculateCheck)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b094      	sub	sp, #80	; 0x50
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	60b9      	str	r1, [r7, #8]
 8001372:	607a      	str	r2, [r7, #4]
 8001374:	70fb      	strb	r3, [r7, #3]
	*numLegalPaths = 0;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2200      	movs	r2, #0
 800137a:	701a      	strb	r2, [r3, #0]

	// Get all paths
	uint8_t numPaths;
	struct Coordinate allPaths[MAX_LEGAL_MOVES] = { 0 };
 800137c:	f107 0318 	add.w	r3, r7, #24
 8001380:	2236      	movs	r2, #54	; 0x36
 8001382:	2100      	movs	r1, #0
 8001384:	4618      	mov	r0, r3
 8001386:	f008 fa07 	bl	8009798 <memset>
	CalculateAllPaths(from, &numPaths, allPaths);
 800138a:	f107 0218 	add.w	r2, r7, #24
 800138e:	f107 034e 	add.w	r3, r7, #78	; 0x4e
 8001392:	4619      	mov	r1, r3
 8001394:	68f8      	ldr	r0, [r7, #12]
 8001396:	f000 f889 	bl	80014ac <CalculateAllPaths>

	// Populate legal paths from all paths
	for (uint8_t i = 0; i < numPaths; i++)
 800139a:	2300      	movs	r3, #0
 800139c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80013a0:	e076      	b.n	8001490 <CalculateAllLegalPaths+0x128>
	{
		struct Coordinate path = allPaths[i];
 80013a2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80013ac:	4413      	add	r3, r2
 80013ae:	f833 3c38 	ldrh.w	r3, [r3, #-56]
 80013b2:	82bb      	strh	r3, [r7, #20]
		struct PieceCoordinate to = { MockChessboard[path.row][path.column], path.row, path.column };
 80013b4:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80013b8:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80013bc:	4611      	mov	r1, r2
 80013be:	4a3a      	ldr	r2, [pc, #232]	; (80014a8 <CalculateAllLegalPaths+0x140>)
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	440b      	add	r3, r1
 80013c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013c8:	823b      	strh	r3, [r7, #16]
 80013ca:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	74bb      	strb	r3, [r7, #18]
 80013d2:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	74fb      	strb	r3, [r7, #19]

		if (IsPieceCoordinateSameTeam(from, to))
 80013da:	6939      	ldr	r1, [r7, #16]
 80013dc:	68f8      	ldr	r0, [r7, #12]
 80013de:	f000 fd87 	bl	8001ef0 <IsPieceCoordinateSameTeam>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d145      	bne.n	8001474 <CalculateAllLegalPaths+0x10c>
		{
			continue;
		}
		else if (IsPieceMovingStraight(from, to) && IsPieceBlockingStraight(from, to))
 80013e8:	6939      	ldr	r1, [r7, #16]
 80013ea:	68f8      	ldr	r0, [r7, #12]
 80013ec:	f000 fd48 	bl	8001e80 <IsPieceMovingStraight>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d006      	beq.n	8001404 <CalculateAllLegalPaths+0x9c>
 80013f6:	6939      	ldr	r1, [r7, #16]
 80013f8:	68f8      	ldr	r0, [r7, #12]
 80013fa:	f000 fb4f 	bl	8001a9c <IsPieceBlockingStraight>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d139      	bne.n	8001478 <CalculateAllLegalPaths+0x110>
		{
			continue;
		}
		else if (IsPieceMovingDiagonal(from, to))
 8001404:	6939      	ldr	r1, [r7, #16]
 8001406:	68f8      	ldr	r0, [r7, #12]
 8001408:	f000 fd50 	bl	8001eac <IsPieceMovingDiagonal>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d017      	beq.n	8001442 <CalculateAllLegalPaths+0xda>
		{
			// For pawn to move in diagonal line, it must have an enemy piece on the diagonal
			if ((from.piece.type == PAWN) && (to.piece.owner == NEUTRAL))
 8001412:	7b3b      	ldrb	r3, [r7, #12]
 8001414:	2b01      	cmp	r3, #1
 8001416:	d102      	bne.n	800141e <CalculateAllLegalPaths+0xb6>
 8001418:	7c7b      	ldrb	r3, [r7, #17]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d02e      	beq.n	800147c <CalculateAllLegalPaths+0x114>
			{
				continue;
			}
			else if (IsPieceBlockingDiagonal(from, to))
 800141e:	6939      	ldr	r1, [r7, #16]
 8001420:	68f8      	ldr	r0, [r7, #12]
 8001422:	f000 fc85 	bl	8001d30 <IsPieceBlockingDiagonal>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d129      	bne.n	8001480 <CalculateAllLegalPaths+0x118>
			{
				continue;
			}
			else if (calculateCheck && WillResultInSelfCheck(from, to))
 800142c:	78fb      	ldrb	r3, [r7, #3]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d011      	beq.n	8001456 <CalculateAllLegalPaths+0xee>
 8001432:	6939      	ldr	r1, [r7, #16]
 8001434:	68f8      	ldr	r0, [r7, #12]
 8001436:	f000 fb8d 	bl	8001b54 <WillResultInSelfCheck>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d00a      	beq.n	8001456 <CalculateAllLegalPaths+0xee>
			{
				continue;
 8001440:	e021      	b.n	8001486 <CalculateAllLegalPaths+0x11e>
			}
		}
		else if (calculateCheck && WillResultInSelfCheck(from, to))
 8001442:	78fb      	ldrb	r3, [r7, #3]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d006      	beq.n	8001456 <CalculateAllLegalPaths+0xee>
 8001448:	6939      	ldr	r1, [r7, #16]
 800144a:	68f8      	ldr	r0, [r7, #12]
 800144c:	f000 fb82 	bl	8001b54 <WillResultInSelfCheck>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d116      	bne.n	8001484 <CalculateAllLegalPaths+0x11c>
		{
			continue;
		}
		allLegalPaths[(*numLegalPaths)++] = path;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	1c5a      	adds	r2, r3, #1
 800145c:	b2d1      	uxtb	r1, r2
 800145e:	687a      	ldr	r2, [r7, #4]
 8001460:	7011      	strb	r1, [r2, #0]
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	68ba      	ldr	r2, [r7, #8]
 8001466:	4413      	add	r3, r2
 8001468:	461a      	mov	r2, r3
 800146a:	f107 0314 	add.w	r3, r7, #20
 800146e:	881b      	ldrh	r3, [r3, #0]
 8001470:	8013      	strh	r3, [r2, #0]
 8001472:	e008      	b.n	8001486 <CalculateAllLegalPaths+0x11e>
			continue;
 8001474:	bf00      	nop
 8001476:	e006      	b.n	8001486 <CalculateAllLegalPaths+0x11e>
			continue;
 8001478:	bf00      	nop
 800147a:	e004      	b.n	8001486 <CalculateAllLegalPaths+0x11e>
				continue;
 800147c:	bf00      	nop
 800147e:	e002      	b.n	8001486 <CalculateAllLegalPaths+0x11e>
				continue;
 8001480:	bf00      	nop
 8001482:	e000      	b.n	8001486 <CalculateAllLegalPaths+0x11e>
			continue;
 8001484:	bf00      	nop
	for (uint8_t i = 0; i < numPaths; i++)
 8001486:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800148a:	3301      	adds	r3, #1
 800148c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8001490:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001494:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8001498:	429a      	cmp	r2, r3
 800149a:	d382      	bcc.n	80013a2 <CalculateAllLegalPaths+0x3a>
	}
}
 800149c:	bf00      	nop
 800149e:	bf00      	nop
 80014a0:	3750      	adds	r7, #80	; 0x50
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	200000d4 	.word	0x200000d4

080014ac <CalculateAllPaths>:

static void CalculateAllPaths(struct PieceCoordinate pieceCoordinate, uint8_t* numPaths, struct Coordinate* paths)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	60f8      	str	r0, [r7, #12]
 80014b4:	60b9      	str	r1, [r7, #8]
 80014b6:	607a      	str	r2, [r7, #4]
	*numPaths = 0;
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	2200      	movs	r2, #0
 80014bc:	701a      	strb	r2, [r3, #0]

	switch (pieceCoordinate.piece.type)
 80014be:	7b3b      	ldrb	r3, [r7, #12]
 80014c0:	3b01      	subs	r3, #1
 80014c2:	2b05      	cmp	r3, #5
 80014c4:	d832      	bhi.n	800152c <CalculateAllPaths+0x80>
 80014c6:	a201      	add	r2, pc, #4	; (adr r2, 80014cc <CalculateAllPaths+0x20>)
 80014c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014cc:	080014e5 	.word	0x080014e5
 80014d0:	08001509 	.word	0x08001509
 80014d4:	080014fd 	.word	0x080014fd
 80014d8:	080014f1 	.word	0x080014f1
 80014dc:	08001515 	.word	0x08001515
 80014e0:	08001521 	.word	0x08001521
	{
	case PAWN:
		CalculateAllPathsPawn(pieceCoordinate, numPaths, paths);
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	68b9      	ldr	r1, [r7, #8]
 80014e8:	68f8      	ldr	r0, [r7, #12]
 80014ea:	f000 f825 	bl	8001538 <CalculateAllPathsPawn>
		break;
 80014ee:	e01e      	b.n	800152e <CalculateAllPaths+0x82>
	case ROOK:
		CalculateAllPathsRook(pieceCoordinate, numPaths, paths);
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	68b9      	ldr	r1, [r7, #8]
 80014f4:	68f8      	ldr	r0, [r7, #12]
 80014f6:	f000 f89a 	bl	800162e <CalculateAllPathsRook>
		break;
 80014fa:	e018      	b.n	800152e <CalculateAllPaths+0x82>
	case BISHOP:
		CalculateAllPathsBishop(pieceCoordinate, numPaths, paths);
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	68b9      	ldr	r1, [r7, #8]
 8001500:	68f8      	ldr	r0, [r7, #12]
 8001502:	f000 f8dd 	bl	80016c0 <CalculateAllPathsBishop>
		break;
 8001506:	e012      	b.n	800152e <CalculateAllPaths+0x82>
	case KNIGHT:
		CalculateAllPathsKnight(pieceCoordinate, numPaths, paths);
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	68b9      	ldr	r1, [r7, #8]
 800150c:	68f8      	ldr	r0, [r7, #12]
 800150e:	f000 f999 	bl	8001844 <CalculateAllPathsKnight>
		break;
 8001512:	e00c      	b.n	800152e <CalculateAllPaths+0x82>
	case QUEEN:
		CalculateAllPathsQueen(pieceCoordinate, numPaths, paths);
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	68b9      	ldr	r1, [r7, #8]
 8001518:	68f8      	ldr	r0, [r7, #12]
 800151a:	f000 f9f1 	bl	8001900 <CalculateAllPathsQueen>
		break;
 800151e:	e006      	b.n	800152e <CalculateAllPaths+0x82>
	case KING:
		CalculateAllPathsKing(pieceCoordinate, numPaths, paths);
 8001520:	687a      	ldr	r2, [r7, #4]
 8001522:	68b9      	ldr	r1, [r7, #8]
 8001524:	68f8      	ldr	r0, [r7, #12]
 8001526:	f000 fa65 	bl	80019f4 <CalculateAllPathsKing>
		break;
 800152a:	e000      	b.n	800152e <CalculateAllPaths+0x82>
	default:
		break;
 800152c:	bf00      	nop
	}
}
 800152e:	bf00      	nop
 8001530:	3710      	adds	r7, #16
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop

08001538 <CalculateAllPathsPawn>:

static void CalculateAllPathsPawn(struct PieceCoordinate pieceCoordinate, uint8_t* numPaths, struct Coordinate* paths)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b088      	sub	sp, #32
 800153c:	af00      	add	r7, sp, #0
 800153e:	60f8      	str	r0, [r7, #12]
 8001540:	60b9      	str	r1, [r7, #8]
 8001542:	607a      	str	r2, [r7, #4]
	uint8_t row = pieceCoordinate.piece.owner == WHITE ? pieceCoordinate.row + 1 : pieceCoordinate.row - 1;
 8001544:	7b7b      	ldrb	r3, [r7, #13]
 8001546:	2b01      	cmp	r3, #1
 8001548:	d103      	bne.n	8001552 <CalculateAllPathsPawn+0x1a>
 800154a:	7bbb      	ldrb	r3, [r7, #14]
 800154c:	3301      	adds	r3, #1
 800154e:	b2db      	uxtb	r3, r3
 8001550:	e002      	b.n	8001558 <CalculateAllPathsPawn+0x20>
 8001552:	7bbb      	ldrb	r3, [r7, #14]
 8001554:	3b01      	subs	r3, #1
 8001556:	b2db      	uxtb	r3, r3
 8001558:	77bb      	strb	r3, [r7, #30]
	uint8_t column = pieceCoordinate.column;
 800155a:	7bfb      	ldrb	r3, [r7, #15]
 800155c:	777b      	strb	r3, [r7, #29]

	for (int8_t i = -1; i <= 1; i++)
 800155e:	23ff      	movs	r3, #255	; 0xff
 8001560:	77fb      	strb	r3, [r7, #31]
 8001562:	e022      	b.n	80015aa <CalculateAllPathsPawn+0x72>
	{

		struct Coordinate path = { row, column + i };
 8001564:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001568:	763b      	strb	r3, [r7, #24]
 800156a:	7ffa      	ldrb	r2, [r7, #31]
 800156c:	7f7b      	ldrb	r3, [r7, #29]
 800156e:	4413      	add	r3, r2
 8001570:	b2db      	uxtb	r3, r3
 8001572:	b25b      	sxtb	r3, r3
 8001574:	767b      	strb	r3, [r7, #25]
		if (IsValidCoordinate(path))
 8001576:	69b8      	ldr	r0, [r7, #24]
 8001578:	f000 fc65 	bl	8001e46 <IsValidCoordinate>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d00d      	beq.n	800159e <CalculateAllPathsPawn+0x66>
		{
			paths[(*numPaths)++] = path;
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	1c5a      	adds	r2, r3, #1
 8001588:	b2d1      	uxtb	r1, r2
 800158a:	68ba      	ldr	r2, [r7, #8]
 800158c:	7011      	strb	r1, [r2, #0]
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	687a      	ldr	r2, [r7, #4]
 8001592:	4413      	add	r3, r2
 8001594:	461a      	mov	r2, r3
 8001596:	f107 0318 	add.w	r3, r7, #24
 800159a:	881b      	ldrh	r3, [r3, #0]
 800159c:	8013      	strh	r3, [r2, #0]
	for (int8_t i = -1; i <= 1; i++)
 800159e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	3301      	adds	r3, #1
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	77fb      	strb	r3, [r7, #31]
 80015aa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	ddd8      	ble.n	8001564 <CalculateAllPathsPawn+0x2c>
		}
	}

	if (pieceCoordinate.piece.owner == WHITE && pieceCoordinate.row == 1)
 80015b2:	7b7b      	ldrb	r3, [r7, #13]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d11a      	bne.n	80015ee <CalculateAllPathsPawn+0xb6>
 80015b8:	7bbb      	ldrb	r3, [r7, #14]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d117      	bne.n	80015ee <CalculateAllPathsPawn+0xb6>
	{
		struct Coordinate path = { row + 1, column };
 80015be:	7fbb      	ldrb	r3, [r7, #30]
 80015c0:	3301      	adds	r3, #1
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	b25b      	sxtb	r3, r3
 80015c6:	753b      	strb	r3, [r7, #20]
 80015c8:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80015cc:	757b      	strb	r3, [r7, #21]
		paths[(*numPaths)++] = path;
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	1c5a      	adds	r2, r3, #1
 80015d4:	b2d1      	uxtb	r1, r2
 80015d6:	68ba      	ldr	r2, [r7, #8]
 80015d8:	7011      	strb	r1, [r2, #0]
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	4413      	add	r3, r2
 80015e0:	461a      	mov	r2, r3
 80015e2:	f107 0314 	add.w	r3, r7, #20
 80015e6:	881b      	ldrh	r3, [r3, #0]
 80015e8:	8013      	strh	r3, [r2, #0]
	{
 80015ea:	bf00      	nop
	else if (pieceCoordinate.piece.owner == BLACK && pieceCoordinate.row == 6)
	{
		struct Coordinate path = { row - 1, column };
		paths[(*numPaths)++] = path;
	}
}
 80015ec:	e01b      	b.n	8001626 <CalculateAllPathsPawn+0xee>
	else if (pieceCoordinate.piece.owner == BLACK && pieceCoordinate.row == 6)
 80015ee:	7b7b      	ldrb	r3, [r7, #13]
 80015f0:	2b02      	cmp	r3, #2
 80015f2:	d118      	bne.n	8001626 <CalculateAllPathsPawn+0xee>
 80015f4:	7bbb      	ldrb	r3, [r7, #14]
 80015f6:	2b06      	cmp	r3, #6
 80015f8:	d115      	bne.n	8001626 <CalculateAllPathsPawn+0xee>
		struct Coordinate path = { row - 1, column };
 80015fa:	7fbb      	ldrb	r3, [r7, #30]
 80015fc:	3b01      	subs	r3, #1
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	b25b      	sxtb	r3, r3
 8001602:	743b      	strb	r3, [r7, #16]
 8001604:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001608:	747b      	strb	r3, [r7, #17]
		paths[(*numPaths)++] = path;
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	1c5a      	adds	r2, r3, #1
 8001610:	b2d1      	uxtb	r1, r2
 8001612:	68ba      	ldr	r2, [r7, #8]
 8001614:	7011      	strb	r1, [r2, #0]
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	4413      	add	r3, r2
 800161c:	461a      	mov	r2, r3
 800161e:	f107 0310 	add.w	r3, r7, #16
 8001622:	881b      	ldrh	r3, [r3, #0]
 8001624:	8013      	strh	r3, [r2, #0]
}
 8001626:	bf00      	nop
 8001628:	3720      	adds	r7, #32
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}

0800162e <CalculateAllPathsRook>:

static void CalculateAllPathsRook(struct PieceCoordinate pieceCoordinate, uint8_t* numPaths, struct Coordinate* paths)
{
 800162e:	b480      	push	{r7}
 8001630:	b089      	sub	sp, #36	; 0x24
 8001632:	af00      	add	r7, sp, #0
 8001634:	60f8      	str	r0, [r7, #12]
 8001636:	60b9      	str	r1, [r7, #8]
 8001638:	607a      	str	r2, [r7, #4]
	uint8_t row = pieceCoordinate.row;
 800163a:	7bbb      	ldrb	r3, [r7, #14]
 800163c:	77bb      	strb	r3, [r7, #30]
	uint8_t column = pieceCoordinate.column;
 800163e:	7bfb      	ldrb	r3, [r7, #15]
 8001640:	777b      	strb	r3, [r7, #29]

	for (uint8_t move = 0; move < 8; move++)
 8001642:	2300      	movs	r3, #0
 8001644:	77fb      	strb	r3, [r7, #31]
 8001646:	e032      	b.n	80016ae <CalculateAllPathsRook+0x80>
	{
		if (move != row)
 8001648:	7ffa      	ldrb	r2, [r7, #31]
 800164a:	7fbb      	ldrb	r3, [r7, #30]
 800164c:	429a      	cmp	r2, r3
 800164e:	d013      	beq.n	8001678 <CalculateAllPathsRook+0x4a>
		{
			struct Coordinate path = { move, column };
 8001650:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001654:	763b      	strb	r3, [r7, #24]
 8001656:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800165a:	767b      	strb	r3, [r7, #25]
			paths[(*numPaths)++] = path;
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	1c5a      	adds	r2, r3, #1
 8001662:	b2d1      	uxtb	r1, r2
 8001664:	68ba      	ldr	r2, [r7, #8]
 8001666:	7011      	strb	r1, [r2, #0]
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	4413      	add	r3, r2
 800166e:	461a      	mov	r2, r3
 8001670:	f107 0318 	add.w	r3, r7, #24
 8001674:	881b      	ldrh	r3, [r3, #0]
 8001676:	8013      	strh	r3, [r2, #0]
		}

		if (move != column)
 8001678:	7ffa      	ldrb	r2, [r7, #31]
 800167a:	7f7b      	ldrb	r3, [r7, #29]
 800167c:	429a      	cmp	r2, r3
 800167e:	d013      	beq.n	80016a8 <CalculateAllPathsRook+0x7a>
		{
			struct Coordinate path = { row, move };
 8001680:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001684:	753b      	strb	r3, [r7, #20]
 8001686:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800168a:	757b      	strb	r3, [r7, #21]
			paths[(*numPaths)++] = path;
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	1c5a      	adds	r2, r3, #1
 8001692:	b2d1      	uxtb	r1, r2
 8001694:	68ba      	ldr	r2, [r7, #8]
 8001696:	7011      	strb	r1, [r2, #0]
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	4413      	add	r3, r2
 800169e:	461a      	mov	r2, r3
 80016a0:	f107 0314 	add.w	r3, r7, #20
 80016a4:	881b      	ldrh	r3, [r3, #0]
 80016a6:	8013      	strh	r3, [r2, #0]
	for (uint8_t move = 0; move < 8; move++)
 80016a8:	7ffb      	ldrb	r3, [r7, #31]
 80016aa:	3301      	adds	r3, #1
 80016ac:	77fb      	strb	r3, [r7, #31]
 80016ae:	7ffb      	ldrb	r3, [r7, #31]
 80016b0:	2b07      	cmp	r3, #7
 80016b2:	d9c9      	bls.n	8001648 <CalculateAllPathsRook+0x1a>
		}
	}
}
 80016b4:	bf00      	nop
 80016b6:	bf00      	nop
 80016b8:	3724      	adds	r7, #36	; 0x24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bc80      	pop	{r7}
 80016be:	4770      	bx	lr

080016c0 <CalculateAllPathsBishop>:

static void CalculateAllPathsBishop(struct PieceCoordinate pieceCoordinate, uint8_t* numPaths, struct Coordinate* paths)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b08b      	sub	sp, #44	; 0x2c
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
	uint8_t row = pieceCoordinate.row;
 80016cc:	7bbb      	ldrb	r3, [r7, #14]
 80016ce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t column = pieceCoordinate.column;
 80016d2:	7bfb      	ldrb	r3, [r7, #15]
 80016d4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	for (uint8_t move = 1; move < 8; move++)
 80016d8:	2301      	movs	r3, #1
 80016da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80016de:	e0a5      	b.n	800182c <CalculateAllPathsBishop+0x16c>
	{
		if (row + move < 8)
 80016e0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80016e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016e8:	4413      	add	r3, r2
 80016ea:	2b07      	cmp	r3, #7
 80016ec:	dc4a      	bgt.n	8001784 <CalculateAllPathsBishop+0xc4>
		{
			if (column + move < 8)
 80016ee:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80016f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016f6:	4413      	add	r3, r2
 80016f8:	2b07      	cmp	r3, #7
 80016fa:	dc1f      	bgt.n	800173c <CalculateAllPathsBishop+0x7c>
			{
				struct Coordinate path = { row + move, column + move };
 80016fc:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001700:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001704:	4413      	add	r3, r2
 8001706:	b2db      	uxtb	r3, r3
 8001708:	b25b      	sxtb	r3, r3
 800170a:	f887 3020 	strb.w	r3, [r7, #32]
 800170e:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001712:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001716:	4413      	add	r3, r2
 8001718:	b2db      	uxtb	r3, r3
 800171a:	b25b      	sxtb	r3, r3
 800171c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
				paths[(*numPaths)++] = path;
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	1c5a      	adds	r2, r3, #1
 8001726:	b2d1      	uxtb	r1, r2
 8001728:	68ba      	ldr	r2, [r7, #8]
 800172a:	7011      	strb	r1, [r2, #0]
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	4413      	add	r3, r2
 8001732:	461a      	mov	r2, r3
 8001734:	f107 0320 	add.w	r3, r7, #32
 8001738:	881b      	ldrh	r3, [r3, #0]
 800173a:	8013      	strh	r3, [r2, #0]
			}
			if (column >= move)
 800173c:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001740:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001744:	429a      	cmp	r2, r3
 8001746:	d31d      	bcc.n	8001784 <CalculateAllPathsBishop+0xc4>
			{
				struct Coordinate path = { row + move, column - move };
 8001748:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800174c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001750:	4413      	add	r3, r2
 8001752:	b2db      	uxtb	r3, r3
 8001754:	b25b      	sxtb	r3, r3
 8001756:	773b      	strb	r3, [r7, #28]
 8001758:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800175c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	b2db      	uxtb	r3, r3
 8001764:	b25b      	sxtb	r3, r3
 8001766:	777b      	strb	r3, [r7, #29]
				paths[(*numPaths)++] = path;
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	1c5a      	adds	r2, r3, #1
 800176e:	b2d1      	uxtb	r1, r2
 8001770:	68ba      	ldr	r2, [r7, #8]
 8001772:	7011      	strb	r1, [r2, #0]
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	4413      	add	r3, r2
 800177a:	461a      	mov	r2, r3
 800177c:	f107 031c 	add.w	r3, r7, #28
 8001780:	881b      	ldrh	r3, [r3, #0]
 8001782:	8013      	strh	r3, [r2, #0]
			}

		}

		if (row >= move)
 8001784:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001788:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800178c:	429a      	cmp	r2, r3
 800178e:	d348      	bcc.n	8001822 <CalculateAllPathsBishop+0x162>
		{
			if (column + move < 8)
 8001790:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001794:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001798:	4413      	add	r3, r2
 800179a:	2b07      	cmp	r3, #7
 800179c:	dc1d      	bgt.n	80017da <CalculateAllPathsBishop+0x11a>
			{
				struct Coordinate path = { row - move, column + move };
 800179e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80017a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017a6:	1ad3      	subs	r3, r2, r3
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	b25b      	sxtb	r3, r3
 80017ac:	763b      	strb	r3, [r7, #24]
 80017ae:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80017b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017b6:	4413      	add	r3, r2
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	b25b      	sxtb	r3, r3
 80017bc:	767b      	strb	r3, [r7, #25]
				paths[(*numPaths)++] = path;
 80017be:	68bb      	ldr	r3, [r7, #8]
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	1c5a      	adds	r2, r3, #1
 80017c4:	b2d1      	uxtb	r1, r2
 80017c6:	68ba      	ldr	r2, [r7, #8]
 80017c8:	7011      	strb	r1, [r2, #0]
 80017ca:	005b      	lsls	r3, r3, #1
 80017cc:	687a      	ldr	r2, [r7, #4]
 80017ce:	4413      	add	r3, r2
 80017d0:	461a      	mov	r2, r3
 80017d2:	f107 0318 	add.w	r3, r7, #24
 80017d6:	881b      	ldrh	r3, [r3, #0]
 80017d8:	8013      	strh	r3, [r2, #0]
			}
			if (column >= move)
 80017da:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80017de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d31d      	bcc.n	8001822 <CalculateAllPathsBishop+0x162>
			{
				struct Coordinate path = { row - move, column - move };
 80017e6:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80017ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	b25b      	sxtb	r3, r3
 80017f4:	753b      	strb	r3, [r7, #20]
 80017f6:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80017fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	b2db      	uxtb	r3, r3
 8001802:	b25b      	sxtb	r3, r3
 8001804:	757b      	strb	r3, [r7, #21]
				paths[(*numPaths)++] = path;
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	1c5a      	adds	r2, r3, #1
 800180c:	b2d1      	uxtb	r1, r2
 800180e:	68ba      	ldr	r2, [r7, #8]
 8001810:	7011      	strb	r1, [r2, #0]
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	4413      	add	r3, r2
 8001818:	461a      	mov	r2, r3
 800181a:	f107 0314 	add.w	r3, r7, #20
 800181e:	881b      	ldrh	r3, [r3, #0]
 8001820:	8013      	strh	r3, [r2, #0]
	for (uint8_t move = 1; move < 8; move++)
 8001822:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001826:	3301      	adds	r3, #1
 8001828:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800182c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001830:	2b07      	cmp	r3, #7
 8001832:	f67f af55 	bls.w	80016e0 <CalculateAllPathsBishop+0x20>
			}
		}
	}
}
 8001836:	bf00      	nop
 8001838:	bf00      	nop
 800183a:	372c      	adds	r7, #44	; 0x2c
 800183c:	46bd      	mov	sp, r7
 800183e:	bc80      	pop	{r7}
 8001840:	4770      	bx	lr
	...

08001844 <CalculateAllPathsKnight>:

static void CalculateAllPathsKnight(struct PieceCoordinate pieceCoordinate, uint8_t* numPaths, struct Coordinate* paths)
{
 8001844:	b590      	push	{r4, r7, lr}
 8001846:	b08d      	sub	sp, #52	; 0x34
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
	uint8_t row = pieceCoordinate.row;
 8001850:	7bbb      	ldrb	r3, [r7, #14]
 8001852:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	uint8_t column = pieceCoordinate.column;
 8001856:	7bfb      	ldrb	r3, [r7, #15]
 8001858:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

	const struct Coordinate adders[] = {
 800185c:	4b27      	ldr	r3, [pc, #156]	; (80018fc <CalculateAllPathsKnight+0xb8>)
 800185e:	f107 0418 	add.w	r4, r7, #24
 8001862:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001864:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		{1, 2}, {-1, 2}, {1, -2}, {-1, -2},
		{2, 1}, {-2, 1}, {2, -1}, {-2, -1}
	};

	for (uint8_t move = 0; move < sizeof(adders) / sizeof(*adders); move++)
 8001868:	2300      	movs	r3, #0
 800186a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800186e:	e03c      	b.n	80018ea <CalculateAllPathsKnight+0xa6>
	{
		int8_t newRow = row + adders[move].row;
 8001870:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001874:	005b      	lsls	r3, r3, #1
 8001876:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800187a:	4413      	add	r3, r2
 800187c:	f913 3c18 	ldrsb.w	r3, [r3, #-24]
 8001880:	b2da      	uxtb	r2, r3
 8001882:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001886:	4413      	add	r3, r2
 8001888:	b2db      	uxtb	r3, r3
 800188a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		int8_t newColumn = column + adders[move].column;
 800188e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001892:	005b      	lsls	r3, r3, #1
 8001894:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001898:	4413      	add	r3, r2
 800189a:	f913 3c17 	ldrsb.w	r3, [r3, #-23]
 800189e:	b2da      	uxtb	r2, r3
 80018a0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80018a4:	4413      	add	r3, r2
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		struct Coordinate path = { newRow, newColumn };
 80018ac:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80018b0:	753b      	strb	r3, [r7, #20]
 80018b2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80018b6:	757b      	strb	r3, [r7, #21]
		if (IsValidCoordinate(path))
 80018b8:	6978      	ldr	r0, [r7, #20]
 80018ba:	f000 fac4 	bl	8001e46 <IsValidCoordinate>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d00d      	beq.n	80018e0 <CalculateAllPathsKnight+0x9c>
		{
			paths[(*numPaths)++] = path;
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	1c5a      	adds	r2, r3, #1
 80018ca:	b2d1      	uxtb	r1, r2
 80018cc:	68ba      	ldr	r2, [r7, #8]
 80018ce:	7011      	strb	r1, [r2, #0]
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	4413      	add	r3, r2
 80018d6:	461a      	mov	r2, r3
 80018d8:	f107 0314 	add.w	r3, r7, #20
 80018dc:	881b      	ldrh	r3, [r3, #0]
 80018de:	8013      	strh	r3, [r2, #0]
	for (uint8_t move = 0; move < sizeof(adders) / sizeof(*adders); move++)
 80018e0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80018e4:	3301      	adds	r3, #1
 80018e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80018ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80018ee:	2b07      	cmp	r3, #7
 80018f0:	d9be      	bls.n	8001870 <CalculateAllPathsKnight+0x2c>
		}
	}
}
 80018f2:	bf00      	nop
 80018f4:	bf00      	nop
 80018f6:	3734      	adds	r7, #52	; 0x34
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd90      	pop	{r4, r7, pc}
 80018fc:	08009800 	.word	0x08009800

08001900 <CalculateAllPathsQueen>:

static void CalculateAllPathsQueen(struct PieceCoordinate pieceCoordinate, uint8_t* numPaths, struct Coordinate* paths)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b094      	sub	sp, #80	; 0x50
 8001904:	af00      	add	r7, sp, #0
 8001906:	60f8      	str	r0, [r7, #12]
 8001908:	60b9      	str	r1, [r7, #8]
 800190a:	607a      	str	r2, [r7, #4]
	uint8_t numRookPaths = 0;
 800190c:	2300      	movs	r3, #0
 800190e:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	struct Coordinate rookPaths[MAX_ROOK_MOVES] = { 0 };
 8001912:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001916:	2200      	movs	r2, #0
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	605a      	str	r2, [r3, #4]
 800191c:	609a      	str	r2, [r3, #8]
 800191e:	60da      	str	r2, [r3, #12]
 8001920:	611a      	str	r2, [r3, #16]
 8001922:	615a      	str	r2, [r3, #20]
 8001924:	619a      	str	r2, [r3, #24]
	CalculateAllPathsRook(pieceCoordinate, &numRookPaths, rookPaths);
 8001926:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800192a:	f107 034d 	add.w	r3, r7, #77	; 0x4d
 800192e:	4619      	mov	r1, r3
 8001930:	68f8      	ldr	r0, [r7, #12]
 8001932:	f7ff fe7c 	bl	800162e <CalculateAllPathsRook>

	uint8_t numBishopPaths = 0;
 8001936:	2300      	movs	r3, #0
 8001938:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	struct Coordinate bishopPaths[MAX_BISHOP_MOVES] = { 0 };
 800193c:	f107 0314 	add.w	r3, r7, #20
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	605a      	str	r2, [r3, #4]
 8001946:	609a      	str	r2, [r3, #8]
 8001948:	60da      	str	r2, [r3, #12]
 800194a:	611a      	str	r2, [r3, #16]
 800194c:	615a      	str	r2, [r3, #20]
 800194e:	831a      	strh	r2, [r3, #24]
	CalculateAllPathsBishop(pieceCoordinate, &numBishopPaths, bishopPaths);
 8001950:	f107 0214 	add.w	r2, r7, #20
 8001954:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8001958:	4619      	mov	r1, r3
 800195a:	68f8      	ldr	r0, [r7, #12]
 800195c:	f7ff feb0 	bl	80016c0 <CalculateAllPathsBishop>

	*numPaths = numRookPaths + numBishopPaths;
 8001960:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8001964:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001968:	4413      	add	r3, r2
 800196a:	b2da      	uxtb	r2, r3
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	701a      	strb	r2, [r3, #0]

	// Add in Rook paths
	for (uint8_t i = 0; i < numRookPaths; i++)
 8001970:	2300      	movs	r3, #0
 8001972:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8001976:	e012      	b.n	800199e <CalculateAllPathsQueen+0x9e>
	{
		paths[i] = rookPaths[i];
 8001978:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800197c:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8001980:	0052      	lsls	r2, r2, #1
 8001982:	6879      	ldr	r1, [r7, #4]
 8001984:	440a      	add	r2, r1
 8001986:	005b      	lsls	r3, r3, #1
 8001988:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800198c:	440b      	add	r3, r1
 800198e:	3b20      	subs	r3, #32
 8001990:	881b      	ldrh	r3, [r3, #0]
 8001992:	8013      	strh	r3, [r2, #0]
	for (uint8_t i = 0; i < numRookPaths; i++)
 8001994:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001998:	3301      	adds	r3, #1
 800199a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800199e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80019a2:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d3e6      	bcc.n	8001978 <CalculateAllPathsQueen+0x78>
	}

	// Append Bishop paths
	for (uint8_t i = 0; i < numBishopPaths; i++)
 80019aa:	2300      	movs	r3, #0
 80019ac:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 80019b0:	e015      	b.n	80019de <CalculateAllPathsQueen+0xde>
	{
		paths[i + numRookPaths] = bishopPaths[i];
 80019b2:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 80019b6:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 80019ba:	f897 104d 	ldrb.w	r1, [r7, #77]	; 0x4d
 80019be:	440a      	add	r2, r1
 80019c0:	0052      	lsls	r2, r2, #1
 80019c2:	6879      	ldr	r1, [r7, #4]
 80019c4:	440a      	add	r2, r1
 80019c6:	005b      	lsls	r3, r3, #1
 80019c8:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80019cc:	440b      	add	r3, r1
 80019ce:	3b3c      	subs	r3, #60	; 0x3c
 80019d0:	881b      	ldrh	r3, [r3, #0]
 80019d2:	8013      	strh	r3, [r2, #0]
	for (uint8_t i = 0; i < numBishopPaths; i++)
 80019d4:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 80019d8:	3301      	adds	r3, #1
 80019da:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 80019de:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80019e2:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 80019e6:	429a      	cmp	r2, r3
 80019e8:	d3e3      	bcc.n	80019b2 <CalculateAllPathsQueen+0xb2>
	}
}
 80019ea:	bf00      	nop
 80019ec:	bf00      	nop
 80019ee:	3750      	adds	r7, #80	; 0x50
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <CalculateAllPathsKing>:

static void CalculateAllPathsKing(struct PieceCoordinate pieceCoordinate, uint8_t* numPaths, struct Coordinate* paths)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	607a      	str	r2, [r7, #4]
	uint8_t row = pieceCoordinate.row;
 8001a00:	7bbb      	ldrb	r3, [r7, #14]
 8001a02:	757b      	strb	r3, [r7, #21]
	uint8_t column = pieceCoordinate.column;
 8001a04:	7bfb      	ldrb	r3, [r7, #15]
 8001a06:	753b      	strb	r3, [r7, #20]

	for (int8_t i = -1; i <= 1; i++)
 8001a08:	23ff      	movs	r3, #255	; 0xff
 8001a0a:	75fb      	strb	r3, [r7, #23]
 8001a0c:	e03c      	b.n	8001a88 <CalculateAllPathsKing+0x94>
	{
		for (int8_t j = -1; j <= 1; j++)
 8001a0e:	23ff      	movs	r3, #255	; 0xff
 8001a10:	75bb      	strb	r3, [r7, #22]
 8001a12:	e02f      	b.n	8001a74 <CalculateAllPathsKing+0x80>
		{
			if (i == 0 && j == 0)
 8001a14:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d103      	bne.n	8001a24 <CalculateAllPathsKing+0x30>
 8001a1c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d020      	beq.n	8001a66 <CalculateAllPathsKing+0x72>
			{
				continue;
			}

			struct Coordinate path = { row + i, column + j };
 8001a24:	7dfa      	ldrb	r2, [r7, #23]
 8001a26:	7d7b      	ldrb	r3, [r7, #21]
 8001a28:	4413      	add	r3, r2
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	b25b      	sxtb	r3, r3
 8001a2e:	743b      	strb	r3, [r7, #16]
 8001a30:	7dba      	ldrb	r2, [r7, #22]
 8001a32:	7d3b      	ldrb	r3, [r7, #20]
 8001a34:	4413      	add	r3, r2
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	b25b      	sxtb	r3, r3
 8001a3a:	747b      	strb	r3, [r7, #17]
			if (IsValidCoordinate(path))
 8001a3c:	6938      	ldr	r0, [r7, #16]
 8001a3e:	f000 fa02 	bl	8001e46 <IsValidCoordinate>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d00f      	beq.n	8001a68 <CalculateAllPathsKing+0x74>
			{
				paths[(*numPaths)++] = path;
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	1c5a      	adds	r2, r3, #1
 8001a4e:	b2d1      	uxtb	r1, r2
 8001a50:	68ba      	ldr	r2, [r7, #8]
 8001a52:	7011      	strb	r1, [r2, #0]
 8001a54:	005b      	lsls	r3, r3, #1
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	4413      	add	r3, r2
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	f107 0310 	add.w	r3, r7, #16
 8001a60:	881b      	ldrh	r3, [r3, #0]
 8001a62:	8013      	strh	r3, [r2, #0]
 8001a64:	e000      	b.n	8001a68 <CalculateAllPathsKing+0x74>
				continue;
 8001a66:	bf00      	nop
		for (int8_t j = -1; j <= 1; j++)
 8001a68:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	3301      	adds	r3, #1
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	75bb      	strb	r3, [r7, #22]
 8001a74:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	ddcb      	ble.n	8001a14 <CalculateAllPathsKing+0x20>
	for (int8_t i = -1; i <= 1; i++)
 8001a7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	3301      	adds	r3, #1
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	75fb      	strb	r3, [r7, #23]
 8001a88:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	ddbe      	ble.n	8001a0e <CalculateAllPathsKing+0x1a>
			}
		}
	}
}
 8001a90:	bf00      	nop
 8001a92:	bf00      	nop
 8001a94:	3718      	adds	r7, #24
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
	...

08001a9c <IsPieceBlockingStraight>:

static uint8_t IsPieceBlockingStraight(struct PieceCoordinate from, struct PieceCoordinate to)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
	// If move is in same column
	if (from.column == to.column)
 8001aa6:	79fa      	ldrb	r2, [r7, #7]
 8001aa8:	78fb      	ldrb	r3, [r7, #3]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d123      	bne.n	8001af6 <IsPieceBlockingStraight+0x5a>
	{
		uint8_t startRow = from.row > to.row ? to.row : from.row;
 8001aae:	79ba      	ldrb	r2, [r7, #6]
 8001ab0:	78bb      	ldrb	r3, [r7, #2]
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	bf28      	it	cs
 8001ab6:	4613      	movcs	r3, r2
 8001ab8:	72fb      	strb	r3, [r7, #11]
		uint8_t endRow = from.row > to.row ? from.row : to.row;
 8001aba:	78ba      	ldrb	r2, [r7, #2]
 8001abc:	79bb      	ldrb	r3, [r7, #6]
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	bf38      	it	cc
 8001ac2:	4613      	movcc	r3, r2
 8001ac4:	72bb      	strb	r3, [r7, #10]

		for (uint8_t row = startRow + 1; row < endRow; row++)
 8001ac6:	7afb      	ldrb	r3, [r7, #11]
 8001ac8:	3301      	adds	r3, #1
 8001aca:	73fb      	strb	r3, [r7, #15]
 8001acc:	e00e      	b.n	8001aec <IsPieceBlockingStraight+0x50>
		{
			if (MockChessboard[row][from.column].type != NONE) // If piece in row between "from" and "to" then it is blocking it.
 8001ace:	7bfb      	ldrb	r3, [r7, #15]
 8001ad0:	79fa      	ldrb	r2, [r7, #7]
 8001ad2:	4611      	mov	r1, r2
 8001ad4:	4a1e      	ldr	r2, [pc, #120]	; (8001b50 <IsPieceBlockingStraight+0xb4>)
 8001ad6:	00db      	lsls	r3, r3, #3
 8001ad8:	440b      	add	r3, r1
 8001ada:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <IsPieceBlockingStraight+0x4a>
			{
				return 1;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e02f      	b.n	8001b46 <IsPieceBlockingStraight+0xaa>
		for (uint8_t row = startRow + 1; row < endRow; row++)
 8001ae6:	7bfb      	ldrb	r3, [r7, #15]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	73fb      	strb	r3, [r7, #15]
 8001aec:	7bfa      	ldrb	r2, [r7, #15]
 8001aee:	7abb      	ldrb	r3, [r7, #10]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d3ec      	bcc.n	8001ace <IsPieceBlockingStraight+0x32>
 8001af4:	e026      	b.n	8001b44 <IsPieceBlockingStraight+0xa8>
			}
		}
	}
	// If move is in same row
	else if (from.row == to.row)
 8001af6:	79ba      	ldrb	r2, [r7, #6]
 8001af8:	78bb      	ldrb	r3, [r7, #2]
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d122      	bne.n	8001b44 <IsPieceBlockingStraight+0xa8>
	{
		uint8_t startColumn = from.column > to.column ? to.column : from.column;
 8001afe:	79fa      	ldrb	r2, [r7, #7]
 8001b00:	78fb      	ldrb	r3, [r7, #3]
 8001b02:	4293      	cmp	r3, r2
 8001b04:	bf28      	it	cs
 8001b06:	4613      	movcs	r3, r2
 8001b08:	737b      	strb	r3, [r7, #13]
		uint8_t endColumn = from.column > to.column ? from.column : to.column;
 8001b0a:	78fa      	ldrb	r2, [r7, #3]
 8001b0c:	79fb      	ldrb	r3, [r7, #7]
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	bf38      	it	cc
 8001b12:	4613      	movcc	r3, r2
 8001b14:	733b      	strb	r3, [r7, #12]
		for (uint8_t column = startColumn + 1; column < endColumn; column++)
 8001b16:	7b7b      	ldrb	r3, [r7, #13]
 8001b18:	3301      	adds	r3, #1
 8001b1a:	73bb      	strb	r3, [r7, #14]
 8001b1c:	e00e      	b.n	8001b3c <IsPieceBlockingStraight+0xa0>
		{
			// If piece in column between "from" and "to" then it is blocking it.
			if (MockChessboard[from.row][column].type != NONE)
 8001b1e:	79bb      	ldrb	r3, [r7, #6]
 8001b20:	461a      	mov	r2, r3
 8001b22:	7bbb      	ldrb	r3, [r7, #14]
 8001b24:	490a      	ldr	r1, [pc, #40]	; (8001b50 <IsPieceBlockingStraight+0xb4>)
 8001b26:	00d2      	lsls	r2, r2, #3
 8001b28:	4413      	add	r3, r2
 8001b2a:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <IsPieceBlockingStraight+0x9a>
			{
				return 1;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e007      	b.n	8001b46 <IsPieceBlockingStraight+0xaa>
		for (uint8_t column = startColumn + 1; column < endColumn; column++)
 8001b36:	7bbb      	ldrb	r3, [r7, #14]
 8001b38:	3301      	adds	r3, #1
 8001b3a:	73bb      	strb	r3, [r7, #14]
 8001b3c:	7bba      	ldrb	r2, [r7, #14]
 8001b3e:	7b3b      	ldrb	r3, [r7, #12]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d3ec      	bcc.n	8001b1e <IsPieceBlockingStraight+0x82>
			}
		}
	}
	return 0;
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3714      	adds	r7, #20
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bc80      	pop	{r7}
 8001b4e:	4770      	bx	lr
 8001b50:	200000d4 	.word	0x200000d4

08001b54 <WillResultInSelfCheck>:

uint8_t WillResultInSelfCheck(struct PieceCoordinate from, struct PieceCoordinate to)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b0a4      	sub	sp, #144	; 0x90
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	6039      	str	r1, [r7, #0]
	// Temporarily populate the chessboard with this move to see if it causes a self check
	MockChessboard[from.row][from.column] = EMPTY_PIECE;
 8001b5e:	79bb      	ldrb	r3, [r7, #6]
 8001b60:	79fa      	ldrb	r2, [r7, #7]
 8001b62:	4950      	ldr	r1, [pc, #320]	; (8001ca4 <WillResultInSelfCheck+0x150>)
 8001b64:	00db      	lsls	r3, r3, #3
 8001b66:	4413      	add	r3, r2
 8001b68:	4a4f      	ldr	r2, [pc, #316]	; (8001ca8 <WillResultInSelfCheck+0x154>)
 8001b6a:	8812      	ldrh	r2, [r2, #0]
 8001b6c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	MockChessboard[to.row][to.column] = from.piece;
 8001b70:	78bb      	ldrb	r3, [r7, #2]
 8001b72:	78fa      	ldrb	r2, [r7, #3]
 8001b74:	494b      	ldr	r1, [pc, #300]	; (8001ca4 <WillResultInSelfCheck+0x150>)
 8001b76:	00db      	lsls	r3, r3, #3
 8001b78:	4413      	add	r3, r2
 8001b7a:	88ba      	ldrh	r2, [r7, #4]
 8001b7c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

	enum PieceOwner enemyTeam = from.piece.owner == WHITE ? BLACK : WHITE;
 8001b80:	797b      	ldrb	r3, [r7, #5]
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d101      	bne.n	8001b8a <WillResultInSelfCheck+0x36>
 8001b86:	2302      	movs	r3, #2
 8001b88:	e000      	b.n	8001b8c <WillResultInSelfCheck+0x38>
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
	uint8_t numEnemyPieces;
	struct PieceCoordinate enemyPieces[PIECES_PER_TEAM] = { 0 };
 8001b90:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001b94:	2240      	movs	r2, #64	; 0x40
 8001b96:	2100      	movs	r1, #0
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f007 fdfd 	bl	8009798 <memset>

	// For each enemy piece
	GetPiecesForTeam(enemyTeam, enemyPieces, &numEnemyPieces);
 8001b9e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001ba2:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8001ba6:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8001baa:	4618      	mov	r0, r3
 8001bac:	f000 f87e 	bl	8001cac <GetPiecesForTeam>
	for (uint8_t i = 0; i < numEnemyPieces; i++)
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 8001bb6:	e059      	b.n	8001c6c <WillResultInSelfCheck+0x118>
	{
		uint8_t numEnemyPieceLegalPaths;
		struct Coordinate enemyPieceLegalPaths[MAX_LEGAL_MOVES] = { 0 };
 8001bb8:	f107 030c 	add.w	r3, r7, #12
 8001bbc:	2236      	movs	r2, #54	; 0x36
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f007 fde9 	bl	8009798 <memset>

		// For each legal path this enemy piece can take
		CalculateAllLegalPathsNoChecks(enemyPieces[i], enemyPieceLegalPaths, &numEnemyPieceLegalPaths);
 8001bc6:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001bca:	f107 024b 	add.w	r2, r7, #75	; 0x4b
 8001bce:	f107 010c 	add.w	r1, r7, #12
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	f107 0090 	add.w	r0, r7, #144	; 0x90
 8001bd8:	4403      	add	r3, r0
 8001bda:	f853 0c44 	ldr.w	r0, [r3, #-68]
 8001bde:	f7ff fbb3 	bl	8001348 <CalculateAllLegalPathsNoChecks>
		for (uint8_t j = 0; j < numEnemyPieceLegalPaths; j++)
 8001be2:	2300      	movs	r3, #0
 8001be4:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
 8001be8:	e035      	b.n	8001c56 <WillResultInSelfCheck+0x102>
		{
			struct Coordinate enemyFinalLocation = enemyPieceLegalPaths[j];
 8001bea:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8001bf4:	4413      	add	r3, r2
 8001bf6:	f833 3c84 	ldrh.w	r3, [r3, #-132]
 8001bfa:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
			struct Piece killedPiece = MockChessboard[enemyFinalLocation.row][enemyFinalLocation.column];
 8001bfe:	f997 3048 	ldrsb.w	r3, [r7, #72]	; 0x48
 8001c02:	f997 2049 	ldrsb.w	r2, [r7, #73]	; 0x49
 8001c06:	4611      	mov	r1, r2
 8001c08:	4a26      	ldr	r2, [pc, #152]	; (8001ca4 <WillResultInSelfCheck+0x150>)
 8001c0a:	00db      	lsls	r3, r3, #3
 8001c0c:	440b      	add	r3, r1
 8001c0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c12:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

			// If the enemy piece can take our king, this move (from -> to) will result in a check so it cannot be legal
			if ((killedPiece.type == KING) && (killedPiece.owner == from.piece.owner))
 8001c16:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001c1a:	2b06      	cmp	r3, #6
 8001c1c:	d116      	bne.n	8001c4c <WillResultInSelfCheck+0xf8>
 8001c1e:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8001c22:	797b      	ldrb	r3, [r7, #5]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d111      	bne.n	8001c4c <WillResultInSelfCheck+0xf8>
			{
				// Undo temporary move
				MockChessboard[from.row][from.column] = from.piece;
 8001c28:	79bb      	ldrb	r3, [r7, #6]
 8001c2a:	79fa      	ldrb	r2, [r7, #7]
 8001c2c:	491d      	ldr	r1, [pc, #116]	; (8001ca4 <WillResultInSelfCheck+0x150>)
 8001c2e:	00db      	lsls	r3, r3, #3
 8001c30:	4413      	add	r3, r2
 8001c32:	88ba      	ldrh	r2, [r7, #4]
 8001c34:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				MockChessboard[to.row][to.column] = to.piece;
 8001c38:	78bb      	ldrb	r3, [r7, #2]
 8001c3a:	78fa      	ldrb	r2, [r7, #3]
 8001c3c:	4919      	ldr	r1, [pc, #100]	; (8001ca4 <WillResultInSelfCheck+0x150>)
 8001c3e:	00db      	lsls	r3, r3, #3
 8001c40:	4413      	add	r3, r2
 8001c42:	883a      	ldrh	r2, [r7, #0]
 8001c44:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				return 1;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e026      	b.n	8001c9a <WillResultInSelfCheck+0x146>
		for (uint8_t j = 0; j < numEnemyPieceLegalPaths; j++)
 8001c4c:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8001c50:	3301      	adds	r3, #1
 8001c52:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
 8001c56:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001c5a:	f897 208e 	ldrb.w	r2, [r7, #142]	; 0x8e
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d3c3      	bcc.n	8001bea <WillResultInSelfCheck+0x96>
	for (uint8_t i = 0; i < numEnemyPieces; i++)
 8001c62:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001c66:	3301      	adds	r3, #1
 8001c68:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 8001c6c:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8001c70:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d39f      	bcc.n	8001bb8 <WillResultInSelfCheck+0x64>
			}
		}
	}

	// Undo temporary move
	MockChessboard[from.row][from.column] = from.piece;
 8001c78:	79bb      	ldrb	r3, [r7, #6]
 8001c7a:	79fa      	ldrb	r2, [r7, #7]
 8001c7c:	4909      	ldr	r1, [pc, #36]	; (8001ca4 <WillResultInSelfCheck+0x150>)
 8001c7e:	00db      	lsls	r3, r3, #3
 8001c80:	4413      	add	r3, r2
 8001c82:	88ba      	ldrh	r2, [r7, #4]
 8001c84:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	MockChessboard[to.row][to.column] = to.piece;
 8001c88:	78bb      	ldrb	r3, [r7, #2]
 8001c8a:	78fa      	ldrb	r2, [r7, #3]
 8001c8c:	4905      	ldr	r1, [pc, #20]	; (8001ca4 <WillResultInSelfCheck+0x150>)
 8001c8e:	00db      	lsls	r3, r3, #3
 8001c90:	4413      	add	r3, r2
 8001c92:	883a      	ldrh	r2, [r7, #0]
 8001c94:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	return 0;
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3790      	adds	r7, #144	; 0x90
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	200000d4 	.word	0x200000d4
 8001ca8:	20000004 	.word	0x20000004

08001cac <GetPiecesForTeam>:

void GetPiecesForTeam(enum PieceOwner owner, struct PieceCoordinate* pieces, uint8_t* numPieces)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b087      	sub	sp, #28
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
 8001cb8:	73fb      	strb	r3, [r7, #15]
	*numPieces = 0;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	701a      	strb	r2, [r3, #0]

	for (uint8_t row = 0; row < NUM_ROWS; row++)
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	75fb      	strb	r3, [r7, #23]
 8001cc4:	e029      	b.n	8001d1a <GetPiecesForTeam+0x6e>
	{
		for (uint8_t column = 0; column < NUM_COLS; column++)
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	75bb      	strb	r3, [r7, #22]
 8001cca:	e020      	b.n	8001d0e <GetPiecesForTeam+0x62>
		{
			struct PieceCoordinate piece = { MockChessboard[row][column], row, column };
 8001ccc:	7dfa      	ldrb	r2, [r7, #23]
 8001cce:	7dbb      	ldrb	r3, [r7, #22]
 8001cd0:	4916      	ldr	r1, [pc, #88]	; (8001d2c <GetPiecesForTeam+0x80>)
 8001cd2:	00d2      	lsls	r2, r2, #3
 8001cd4:	4413      	add	r3, r2
 8001cd6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001cda:	823b      	strh	r3, [r7, #16]
 8001cdc:	7dfb      	ldrb	r3, [r7, #23]
 8001cde:	74bb      	strb	r3, [r7, #18]
 8001ce0:	7dbb      	ldrb	r3, [r7, #22]
 8001ce2:	74fb      	strb	r3, [r7, #19]
			if (piece.piece.owner == owner)
 8001ce4:	7c7b      	ldrb	r3, [r7, #17]
 8001ce6:	7bfa      	ldrb	r2, [r7, #15]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d10d      	bne.n	8001d08 <GetPiecesForTeam+0x5c>
			{
				pieces[(*numPieces)++] = piece;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	1c5a      	adds	r2, r3, #1
 8001cf2:	b2d1      	uxtb	r1, r2
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	7011      	strb	r1, [r2, #0]
 8001cf8:	009b      	lsls	r3, r3, #2
 8001cfa:	68ba      	ldr	r2, [r7, #8]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	461a      	mov	r2, r3
 8001d00:	f107 0310 	add.w	r3, r7, #16
 8001d04:	6818      	ldr	r0, [r3, #0]
 8001d06:	6010      	str	r0, [r2, #0]
		for (uint8_t column = 0; column < NUM_COLS; column++)
 8001d08:	7dbb      	ldrb	r3, [r7, #22]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	75bb      	strb	r3, [r7, #22]
 8001d0e:	7dbb      	ldrb	r3, [r7, #22]
 8001d10:	2b07      	cmp	r3, #7
 8001d12:	d9db      	bls.n	8001ccc <GetPiecesForTeam+0x20>
	for (uint8_t row = 0; row < NUM_ROWS; row++)
 8001d14:	7dfb      	ldrb	r3, [r7, #23]
 8001d16:	3301      	adds	r3, #1
 8001d18:	75fb      	strb	r3, [r7, #23]
 8001d1a:	7dfb      	ldrb	r3, [r7, #23]
 8001d1c:	2b07      	cmp	r3, #7
 8001d1e:	d9d2      	bls.n	8001cc6 <GetPiecesForTeam+0x1a>
			}
		}
	}
}
 8001d20:	bf00      	nop
 8001d22:	bf00      	nop
 8001d24:	371c      	adds	r7, #28
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bc80      	pop	{r7}
 8001d2a:	4770      	bx	lr
 8001d2c:	200000d4 	.word	0x200000d4

08001d30 <IsPieceBlockingDiagonal>:

static uint8_t IsPieceBlockingDiagonal(struct PieceCoordinate from, struct PieceCoordinate to)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b085      	sub	sp, #20
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
	uint8_t startRow;
	uint8_t startColumn;
	uint8_t endRow;
	uint8_t endColumn;

	if (from.row > to.row)
 8001d3a:	79ba      	ldrb	r2, [r7, #6]
 8001d3c:	78bb      	ldrb	r3, [r7, #2]
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d908      	bls.n	8001d54 <IsPieceBlockingDiagonal+0x24>
	{
		startRow = to.row;
 8001d42:	78bb      	ldrb	r3, [r7, #2]
 8001d44:	73fb      	strb	r3, [r7, #15]
		startColumn = to.column;
 8001d46:	78fb      	ldrb	r3, [r7, #3]
 8001d48:	73bb      	strb	r3, [r7, #14]
		endRow = from.row;
 8001d4a:	79bb      	ldrb	r3, [r7, #6]
 8001d4c:	737b      	strb	r3, [r7, #13]
		endColumn = from.column;
 8001d4e:	79fb      	ldrb	r3, [r7, #7]
 8001d50:	733b      	strb	r3, [r7, #12]
 8001d52:	e007      	b.n	8001d64 <IsPieceBlockingDiagonal+0x34>
	}
	else
	{
		startRow = from.row;
 8001d54:	79bb      	ldrb	r3, [r7, #6]
 8001d56:	73fb      	strb	r3, [r7, #15]
		startColumn = from.column;
 8001d58:	79fb      	ldrb	r3, [r7, #7]
 8001d5a:	73bb      	strb	r3, [r7, #14]
		endRow = to.row;
 8001d5c:	78bb      	ldrb	r3, [r7, #2]
 8001d5e:	737b      	strb	r3, [r7, #13]
		endColumn = to.column;
 8001d60:	78fb      	ldrb	r3, [r7, #3]
 8001d62:	733b      	strb	r3, [r7, #12]
	}

	int8_t columnIncrement = startColumn > endColumn ? -1 : 1;
 8001d64:	7bba      	ldrb	r2, [r7, #14]
 8001d66:	7b3b      	ldrb	r3, [r7, #12]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d902      	bls.n	8001d72 <IsPieceBlockingDiagonal+0x42>
 8001d6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d70:	e000      	b.n	8001d74 <IsPieceBlockingDiagonal+0x44>
 8001d72:	2301      	movs	r3, #1
 8001d74:	727b      	strb	r3, [r7, #9]
	int8_t column = startColumn + columnIncrement;
 8001d76:	7a7a      	ldrb	r2, [r7, #9]
 8001d78:	7bbb      	ldrb	r3, [r7, #14]
 8001d7a:	4413      	add	r3, r2
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	72fb      	strb	r3, [r7, #11]
	for (uint8_t row = startRow + 1; row < endRow; row++, column += columnIncrement)
 8001d80:	7bfb      	ldrb	r3, [r7, #15]
 8001d82:	3301      	adds	r3, #1
 8001d84:	72bb      	strb	r3, [r7, #10]
 8001d86:	e013      	b.n	8001db0 <IsPieceBlockingDiagonal+0x80>
	{
		// If piece is between "from" and "to" on the diagonal, it is blocking it
		if (MockChessboard[row][column].type != NONE)
 8001d88:	7aba      	ldrb	r2, [r7, #10]
 8001d8a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001d8e:	490d      	ldr	r1, [pc, #52]	; (8001dc4 <IsPieceBlockingDiagonal+0x94>)
 8001d90:	00d2      	lsls	r2, r2, #3
 8001d92:	4413      	add	r3, r2
 8001d94:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <IsPieceBlockingDiagonal+0x70>
		{
			return 1;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e00c      	b.n	8001dba <IsPieceBlockingDiagonal+0x8a>
	for (uint8_t row = startRow + 1; row < endRow; row++, column += columnIncrement)
 8001da0:	7abb      	ldrb	r3, [r7, #10]
 8001da2:	3301      	adds	r3, #1
 8001da4:	72bb      	strb	r3, [r7, #10]
 8001da6:	7afa      	ldrb	r2, [r7, #11]
 8001da8:	7a7b      	ldrb	r3, [r7, #9]
 8001daa:	4413      	add	r3, r2
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	72fb      	strb	r3, [r7, #11]
 8001db0:	7aba      	ldrb	r2, [r7, #10]
 8001db2:	7b7b      	ldrb	r3, [r7, #13]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d3e7      	bcc.n	8001d88 <IsPieceBlockingDiagonal+0x58>
		}
	}
	return 0;
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3714      	adds	r7, #20
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bc80      	pop	{r7}
 8001dc2:	4770      	bx	lr
 8001dc4:	200000d4 	.word	0x200000d4

08001dc8 <CalculateCastlingPositions>:


void CalculateCastlingPositions(
	struct PieceCoordinate rookPieceCoordinate,
	struct PieceCoordinate* expectedKingPieceCoordinate, struct PieceCoordinate* expectedRookPieceCoordinate)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b085      	sub	sp, #20
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	60f8      	str	r0, [r7, #12]
 8001dd0:	60b9      	str	r1, [r7, #8]
 8001dd2:	607a      	str	r2, [r7, #4]
	// Fill in the piece attributes
	expectedKingPieceCoordinate->piece.owner = rookPieceCoordinate.piece.owner;
 8001dd4:	7b7a      	ldrb	r2, [r7, #13]
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	705a      	strb	r2, [r3, #1]
	expectedRookPieceCoordinate->piece.owner = rookPieceCoordinate.piece.owner;
 8001dda:	7b7a      	ldrb	r2, [r7, #13]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	705a      	strb	r2, [r3, #1]
	expectedKingPieceCoordinate->piece.type = KING;
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	2206      	movs	r2, #6
 8001de4:	701a      	strb	r2, [r3, #0]
	expectedRookPieceCoordinate->piece.type = ROOK;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2204      	movs	r2, #4
 8001dea:	701a      	strb	r2, [r3, #0]

	// Calculate expected ROOK and KING columns
	if (rookPieceCoordinate.column == 0)
 8001dec:	7bfb      	ldrb	r3, [r7, #15]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d106      	bne.n	8001e00 <CalculateCastlingPositions+0x38>
	{
		expectedKingPieceCoordinate->column = 2;
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	2202      	movs	r2, #2
 8001df6:	70da      	strb	r2, [r3, #3]
		expectedRookPieceCoordinate->column = 3;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2203      	movs	r2, #3
 8001dfc:	70da      	strb	r2, [r3, #3]
 8001dfe:	e008      	b.n	8001e12 <CalculateCastlingPositions+0x4a>
	}
	else if (rookPieceCoordinate.column == 7)
 8001e00:	7bfb      	ldrb	r3, [r7, #15]
 8001e02:	2b07      	cmp	r3, #7
 8001e04:	d105      	bne.n	8001e12 <CalculateCastlingPositions+0x4a>
	{
		expectedKingPieceCoordinate->column = 6;
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	2206      	movs	r2, #6
 8001e0a:	70da      	strb	r2, [r3, #3]
		expectedRookPieceCoordinate->column = 5;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2205      	movs	r2, #5
 8001e10:	70da      	strb	r2, [r3, #3]
	}

	// Calculate expected ROOK and KING rows
	if (rookPieceCoordinate.piece.owner == WHITE)
 8001e12:	7b7b      	ldrb	r3, [r7, #13]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d107      	bne.n	8001e28 <CalculateCastlingPositions+0x60>
	{
		expectedKingPieceCoordinate->row = expectedRookPieceCoordinate->row = 0;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	709a      	strb	r2, [r3, #2]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	789a      	ldrb	r2, [r3, #2]
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	709a      	strb	r2, [r3, #2]
	}
	else if (rookPieceCoordinate.piece.owner == BLACK)
	{
		expectedKingPieceCoordinate->row = expectedRookPieceCoordinate->row = 7;
	}
}
 8001e26:	e009      	b.n	8001e3c <CalculateCastlingPositions+0x74>
	else if (rookPieceCoordinate.piece.owner == BLACK)
 8001e28:	7b7b      	ldrb	r3, [r7, #13]
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d106      	bne.n	8001e3c <CalculateCastlingPositions+0x74>
		expectedKingPieceCoordinate->row = expectedRookPieceCoordinate->row = 7;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2207      	movs	r2, #7
 8001e32:	709a      	strb	r2, [r3, #2]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	789a      	ldrb	r2, [r3, #2]
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	709a      	strb	r2, [r3, #2]
}
 8001e3c:	bf00      	nop
 8001e3e:	3714      	adds	r7, #20
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bc80      	pop	{r7}
 8001e44:	4770      	bx	lr

08001e46 <IsValidCoordinate>:

static inline uint8_t IsValidCoordinate(struct Coordinate path)
{
 8001e46:	b480      	push	{r7}
 8001e48:	b083      	sub	sp, #12
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	80b8      	strh	r0, [r7, #4]
	return path.row >= 0 && path.row < 8 && path.column >= 0 && path.column < 8;
 8001e4e:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	db0d      	blt.n	8001e72 <IsValidCoordinate+0x2c>
 8001e56:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001e5a:	2b07      	cmp	r3, #7
 8001e5c:	dc09      	bgt.n	8001e72 <IsValidCoordinate+0x2c>
 8001e5e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	db05      	blt.n	8001e72 <IsValidCoordinate+0x2c>
 8001e66:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001e6a:	2b07      	cmp	r3, #7
 8001e6c:	dc01      	bgt.n	8001e72 <IsValidCoordinate+0x2c>
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e000      	b.n	8001e74 <IsValidCoordinate+0x2e>
 8001e72:	2300      	movs	r3, #0
 8001e74:	b2db      	uxtb	r3, r3
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bc80      	pop	{r7}
 8001e7e:	4770      	bx	lr

08001e80 <IsPieceMovingStraight>:

static inline uint8_t IsPieceMovingStraight(struct PieceCoordinate from, struct PieceCoordinate to)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
	return (from.column == to.column || from.row == to.row);
 8001e8a:	79fa      	ldrb	r2, [r7, #7]
 8001e8c:	78fb      	ldrb	r3, [r7, #3]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d003      	beq.n	8001e9a <IsPieceMovingStraight+0x1a>
 8001e92:	79ba      	ldrb	r2, [r7, #6]
 8001e94:	78bb      	ldrb	r3, [r7, #2]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d101      	bne.n	8001e9e <IsPieceMovingStraight+0x1e>
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e000      	b.n	8001ea0 <IsPieceMovingStraight+0x20>
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	b2db      	uxtb	r3, r3
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bc80      	pop	{r7}
 8001eaa:	4770      	bx	lr

08001eac <IsPieceMovingDiagonal>:

static inline uint8_t IsPieceMovingDiagonal(struct PieceCoordinate from, struct PieceCoordinate to)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
	return abs((int8_t)from.column - (int8_t)to.column) == abs((int8_t)from.row - (int8_t)to.row);
 8001eb6:	79fb      	ldrb	r3, [r7, #7]
 8001eb8:	b25b      	sxtb	r3, r3
 8001eba:	461a      	mov	r2, r3
 8001ebc:	78fb      	ldrb	r3, [r7, #3]
 8001ebe:	b25b      	sxtb	r3, r3
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001ec6:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001eca:	79bb      	ldrb	r3, [r7, #6]
 8001ecc:	b25b      	sxtb	r3, r3
 8001ece:	4619      	mov	r1, r3
 8001ed0:	78bb      	ldrb	r3, [r7, #2]
 8001ed2:	b25b      	sxtb	r3, r3
 8001ed4:	1acb      	subs	r3, r1, r3
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	bfb8      	it	lt
 8001eda:	425b      	neglt	r3, r3
 8001edc:	429a      	cmp	r2, r3
 8001ede:	bf0c      	ite	eq
 8001ee0:	2301      	moveq	r3, #1
 8001ee2:	2300      	movne	r3, #0
 8001ee4:	b2db      	uxtb	r3, r3
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	370c      	adds	r7, #12
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bc80      	pop	{r7}
 8001eee:	4770      	bx	lr

08001ef0 <IsPieceCoordinateSameTeam>:

static inline uint8_t IsPieceCoordinateSameTeam(struct PieceCoordinate pieceCoordinate1, struct PieceCoordinate pieceCoordinate2)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
	return pieceCoordinate1.piece.owner == pieceCoordinate2.piece.owner;
 8001efa:	797a      	ldrb	r2, [r7, #5]
 8001efc:	787b      	ldrb	r3, [r7, #1]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	bf0c      	ite	eq
 8001f02:	2301      	moveq	r3, #1
 8001f04:	2300      	movne	r3, #0
 8001f06:	b2db      	uxtb	r3, r3
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bc80      	pop	{r7}
 8001f10:	4770      	bx	lr
	...

08001f14 <SpeakerGPIOInit>:
#include "speaker.h"

void SpeakerGPIOInit(){
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	// Enable Analog Output
	SPEARER_GPIO_BUS_ENABLE_FUNCTION;
 8001f1a:	4b0d      	ldr	r3, [pc, #52]	; (8001f50 <SpeakerGPIOInit+0x3c>)
 8001f1c:	69db      	ldr	r3, [r3, #28]
 8001f1e:	4a0c      	ldr	r2, [pc, #48]	; (8001f50 <SpeakerGPIOInit+0x3c>)
 8001f20:	f043 0301 	orr.w	r3, r3, #1
 8001f24:	61d3      	str	r3, [r2, #28]
 8001f26:	4b0a      	ldr	r3, [pc, #40]	; (8001f50 <SpeakerGPIOInit+0x3c>)
 8001f28:	69db      	ldr	r3, [r3, #28]
 8001f2a:	f003 0301 	and.w	r3, r3, #1
 8001f2e:	603b      	str	r3, [r7, #0]
 8001f30:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Pin = SPEAKER_GPIO_PIN;
 8001f32:	2320      	movs	r3, #32
 8001f34:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f36:	2303      	movs	r3, #3
 8001f38:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(SPEAKER_GPIO_BUS, &GPIO_InitStruct);
 8001f3e:	1d3b      	adds	r3, r7, #4
 8001f40:	4619      	mov	r1, r3
 8001f42:	4804      	ldr	r0, [pc, #16]	; (8001f54 <SpeakerGPIOInit+0x40>)
 8001f44:	f002 fab8 	bl	80044b8 <HAL_GPIO_Init>
}
 8001f48:	bf00      	nop
 8001f4a:	3718      	adds	r7, #24
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	40023800 	.word	0x40023800
 8001f54:	40020000 	.word	0x40020000

08001f58 <DACInit>:

void DACInit(DAC_HandleTypeDef * hdac){
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
	DAC_ChannelConfTypeDef sConfig = {0};
 8001f60:	f107 0310 	add.w	r3, r7, #16
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	605a      	str	r2, [r3, #4]

	// Enable DAC clock
	__HAL_RCC_DAC_CLK_ENABLE();
 8001f6a:	4b10      	ldr	r3, [pc, #64]	; (8001fac <DACInit+0x54>)
 8001f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f6e:	4a0f      	ldr	r2, [pc, #60]	; (8001fac <DACInit+0x54>)
 8001f70:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001f74:	6253      	str	r3, [r2, #36]	; 0x24
 8001f76:	4b0d      	ldr	r3, [pc, #52]	; (8001fac <DACInit+0x54>)
 8001f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f7a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001f7e:	60fb      	str	r3, [r7, #12]
 8001f80:	68fb      	ldr	r3, [r7, #12]
	hdac->Instance = DAC;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a0a      	ldr	r2, [pc, #40]	; (8001fb0 <DACInit+0x58>)
 8001f86:	601a      	str	r2, [r3, #0]
	HAL_DAC_Init(hdac);
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f001 fea2 	bl	8003cd2 <HAL_DAC_Init>

	// DAC Setup Settings of Timer 2 Trigger
	sConfig.DAC_Trigger = DAC_DMA_TRIGGER;
 8001f8e:	232c      	movs	r3, #44	; 0x2c
 8001f90:	613b      	str	r3, [r7, #16]
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001f92:	2300      	movs	r3, #0
 8001f94:	617b      	str	r3, [r7, #20]
	HAL_DAC_ConfigChannel(hdac, &sConfig, DAC_CHANNEL);
 8001f96:	f107 0310 	add.w	r3, r7, #16
 8001f9a:	2210      	movs	r2, #16
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f001 ffd7 	bl	8003f52 <HAL_DAC_ConfigChannel>
}
 8001fa4:	bf00      	nop
 8001fa6:	3718      	adds	r7, #24
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	40007400 	.word	0x40007400

08001fb4 <DMAInit>:

void DMAInit(){
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
	// DMA controller clock enable
	DMA_CLOCK_ENABLE_FUNCTION;
 8001fba:	4b0c      	ldr	r3, [pc, #48]	; (8001fec <DMAInit+0x38>)
 8001fbc:	69db      	ldr	r3, [r3, #28]
 8001fbe:	4a0b      	ldr	r2, [pc, #44]	; (8001fec <DMAInit+0x38>)
 8001fc0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fc4:	61d3      	str	r3, [r2, #28]
 8001fc6:	4b09      	ldr	r3, [pc, #36]	; (8001fec <DMAInit+0x38>)
 8001fc8:	69db      	ldr	r3, [r3, #28]
 8001fca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001fce:	607b      	str	r3, [r7, #4]
 8001fd0:	687b      	ldr	r3, [r7, #4]

	// DMA interrupt init
	// DMA1_Channel2_IRQn interrupt configuration
	HAL_NVIC_SetPriority(DMA_IRQ, 0, 0);
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	2100      	movs	r1, #0
 8001fd6:	200d      	movs	r0, #13
 8001fd8:	f001 fe45 	bl	8003c66 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA_IRQ);
 8001fdc:	200d      	movs	r0, #13
 8001fde:	f001 fe5e 	bl	8003c9e <HAL_NVIC_EnableIRQ>
}
 8001fe2:	bf00      	nop
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	40023800 	.word	0x40023800

08001ff0 <TimerInit>:

void TimerInit(TIM_HandleTypeDef * htim){
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b088      	sub	sp, #32
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ff8:	f107 0310 	add.w	r3, r7, #16
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002006:	f107 0308 	add.w	r3, r7, #8
 800200a:	2200      	movs	r2, #0
 800200c:	601a      	str	r2, [r3, #0]
 800200e:	605a      	str	r2, [r3, #4]

	htim->Instance = TIMER_NAME;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a16      	ldr	r2, [pc, #88]	; (800206c <TimerInit+0x7c>)
 8002014:	601a      	str	r2, [r3, #0]
	htim->Init.Prescaler = TIMER_PSC;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	605a      	str	r2, [r3, #4]
	htim->Init.CounterMode = TIM_COUNTERMODE_UP;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	609a      	str	r2, [r3, #8]
	htim->Init.Period = TIMER_ARR;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f240 22d5 	movw	r2, #725	; 0x2d5
 8002028:	60da      	str	r2, [r3, #12]
	htim->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	611a      	str	r2, [r3, #16]
	htim->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Init(htim);
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f003 fde4 	bl	8005c04 <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800203c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002040:	613b      	str	r3, [r7, #16]
	HAL_TIM_ConfigClockSource(htim, &sClockSourceConfig);
 8002042:	f107 0310 	add.w	r3, r7, #16
 8002046:	4619      	mov	r1, r3
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f003 ffb9 	bl	8005fc0 <HAL_TIM_ConfigClockSource>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800204e:	2320      	movs	r3, #32
 8002050:	60bb      	str	r3, [r7, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002052:	2300      	movs	r3, #0
 8002054:	60fb      	str	r3, [r7, #12]
	HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 8002056:	f107 0308 	add.w	r3, r7, #8
 800205a:	4619      	mov	r1, r3
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	f004 f99d 	bl	800639c <HAL_TIMEx_MasterConfigSynchronization>
}
 8002062:	bf00      	nop
 8002064:	3720      	adds	r7, #32
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	40000800 	.word	0x40000800

08002070 <SpeakerInit>:

void SpeakerInit(DAC_HandleTypeDef * hdac, TIM_HandleTypeDef * htim){
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
	SpeakerGPIOInit();
 800207a:	f7ff ff4b 	bl	8001f14 <SpeakerGPIOInit>
	DMAInit();
 800207e:	f7ff ff99 	bl	8001fb4 <DMAInit>
	DACInit(hdac);
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f7ff ff68 	bl	8001f58 <DACInit>
	TimerInit(htim);
 8002088:	6838      	ldr	r0, [r7, #0]
 800208a:	f7ff ffb1 	bl	8001ff0 <TimerInit>
	HAL_TIM_Base_Start(htim);
 800208e:	6838      	ldr	r0, [r7, #0]
 8002090:	f003 fdf8 	bl	8005c84 <HAL_TIM_Base_Start>
}
 8002094:	bf00      	nop
 8002096:	3708      	adds	r7, #8
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}

0800209c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800209c:	b480      	push	{r7}
 800209e:	b085      	sub	sp, #20
 80020a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 80020a2:	4b14      	ldr	r3, [pc, #80]	; (80020f4 <HAL_MspInit+0x58>)
 80020a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a6:	4a13      	ldr	r2, [pc, #76]	; (80020f4 <HAL_MspInit+0x58>)
 80020a8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80020ac:	6253      	str	r3, [r2, #36]	; 0x24
 80020ae:	4b11      	ldr	r3, [pc, #68]	; (80020f4 <HAL_MspInit+0x58>)
 80020b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020ba:	4b0e      	ldr	r3, [pc, #56]	; (80020f4 <HAL_MspInit+0x58>)
 80020bc:	6a1b      	ldr	r3, [r3, #32]
 80020be:	4a0d      	ldr	r2, [pc, #52]	; (80020f4 <HAL_MspInit+0x58>)
 80020c0:	f043 0301 	orr.w	r3, r3, #1
 80020c4:	6213      	str	r3, [r2, #32]
 80020c6:	4b0b      	ldr	r3, [pc, #44]	; (80020f4 <HAL_MspInit+0x58>)
 80020c8:	6a1b      	ldr	r3, [r3, #32]
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	60bb      	str	r3, [r7, #8]
 80020d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020d2:	4b08      	ldr	r3, [pc, #32]	; (80020f4 <HAL_MspInit+0x58>)
 80020d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d6:	4a07      	ldr	r2, [pc, #28]	; (80020f4 <HAL_MspInit+0x58>)
 80020d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020dc:	6253      	str	r3, [r2, #36]	; 0x24
 80020de:	4b05      	ldr	r3, [pc, #20]	; (80020f4 <HAL_MspInit+0x58>)
 80020e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020e6:	607b      	str	r3, [r7, #4]
 80020e8:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020ea:	bf00      	nop
 80020ec:	3714      	adds	r7, #20
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bc80      	pop	{r7}
 80020f2:	4770      	bx	lr
 80020f4:	40023800 	.word	0x40023800

080020f8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b08a      	sub	sp, #40	; 0x28
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002100:	f107 0314 	add.w	r3, r7, #20
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	605a      	str	r2, [r3, #4]
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	60da      	str	r2, [r3, #12]
 800210e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a28      	ldr	r2, [pc, #160]	; (80021b8 <HAL_DAC_MspInit+0xc0>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d14a      	bne.n	80021b0 <HAL_DAC_MspInit+0xb8>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800211a:	4b28      	ldr	r3, [pc, #160]	; (80021bc <HAL_DAC_MspInit+0xc4>)
 800211c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800211e:	4a27      	ldr	r2, [pc, #156]	; (80021bc <HAL_DAC_MspInit+0xc4>)
 8002120:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002124:	6253      	str	r3, [r2, #36]	; 0x24
 8002126:	4b25      	ldr	r3, [pc, #148]	; (80021bc <HAL_DAC_MspInit+0xc4>)
 8002128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800212e:	613b      	str	r3, [r7, #16]
 8002130:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002132:	4b22      	ldr	r3, [pc, #136]	; (80021bc <HAL_DAC_MspInit+0xc4>)
 8002134:	69db      	ldr	r3, [r3, #28]
 8002136:	4a21      	ldr	r2, [pc, #132]	; (80021bc <HAL_DAC_MspInit+0xc4>)
 8002138:	f043 0301 	orr.w	r3, r3, #1
 800213c:	61d3      	str	r3, [r2, #28]
 800213e:	4b1f      	ldr	r3, [pc, #124]	; (80021bc <HAL_DAC_MspInit+0xc4>)
 8002140:	69db      	ldr	r3, [r3, #28]
 8002142:	f003 0301 	and.w	r3, r3, #1
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800214a:	2320      	movs	r3, #32
 800214c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800214e:	2303      	movs	r3, #3
 8002150:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002152:	2300      	movs	r3, #0
 8002154:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002156:	f107 0314 	add.w	r3, r7, #20
 800215a:	4619      	mov	r1, r3
 800215c:	4818      	ldr	r0, [pc, #96]	; (80021c0 <HAL_DAC_MspInit+0xc8>)
 800215e:	f002 f9ab 	bl	80044b8 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC_CH2 Init */
    hdma_dac_ch2.Instance = DMA1_Channel3;
 8002162:	4b18      	ldr	r3, [pc, #96]	; (80021c4 <HAL_DAC_MspInit+0xcc>)
 8002164:	4a18      	ldr	r2, [pc, #96]	; (80021c8 <HAL_DAC_MspInit+0xd0>)
 8002166:	601a      	str	r2, [r3, #0]
    hdma_dac_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002168:	4b16      	ldr	r3, [pc, #88]	; (80021c4 <HAL_DAC_MspInit+0xcc>)
 800216a:	2210      	movs	r2, #16
 800216c:	605a      	str	r2, [r3, #4]
    hdma_dac_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800216e:	4b15      	ldr	r3, [pc, #84]	; (80021c4 <HAL_DAC_MspInit+0xcc>)
 8002170:	2200      	movs	r2, #0
 8002172:	609a      	str	r2, [r3, #8]
    hdma_dac_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002174:	4b13      	ldr	r3, [pc, #76]	; (80021c4 <HAL_DAC_MspInit+0xcc>)
 8002176:	2280      	movs	r2, #128	; 0x80
 8002178:	60da      	str	r2, [r3, #12]
    hdma_dac_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800217a:	4b12      	ldr	r3, [pc, #72]	; (80021c4 <HAL_DAC_MspInit+0xcc>)
 800217c:	2200      	movs	r2, #0
 800217e:	611a      	str	r2, [r3, #16]
    hdma_dac_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002180:	4b10      	ldr	r3, [pc, #64]	; (80021c4 <HAL_DAC_MspInit+0xcc>)
 8002182:	2200      	movs	r2, #0
 8002184:	615a      	str	r2, [r3, #20]
    hdma_dac_ch2.Init.Mode = DMA_CIRCULAR;
 8002186:	4b0f      	ldr	r3, [pc, #60]	; (80021c4 <HAL_DAC_MspInit+0xcc>)
 8002188:	2220      	movs	r2, #32
 800218a:	619a      	str	r2, [r3, #24]
    hdma_dac_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800218c:	4b0d      	ldr	r3, [pc, #52]	; (80021c4 <HAL_DAC_MspInit+0xcc>)
 800218e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002192:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac_ch2) != HAL_OK)
 8002194:	480b      	ldr	r0, [pc, #44]	; (80021c4 <HAL_DAC_MspInit+0xcc>)
 8002196:	f001 ff9f 	bl	80040d8 <HAL_DMA_Init>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d001      	beq.n	80021a4 <HAL_DAC_MspInit+0xac>
    {
      Error_Handler();
 80021a0:	f7fe ffa0 	bl	80010e4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac_ch2);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	4a07      	ldr	r2, [pc, #28]	; (80021c4 <HAL_DAC_MspInit+0xcc>)
 80021a8:	60da      	str	r2, [r3, #12]
 80021aa:	4a06      	ldr	r2, [pc, #24]	; (80021c4 <HAL_DAC_MspInit+0xcc>)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80021b0:	bf00      	nop
 80021b2:	3728      	adds	r7, #40	; 0x28
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40007400 	.word	0x40007400
 80021bc:	40023800 	.word	0x40023800
 80021c0:	40020000 	.word	0x40020000
 80021c4:	20001d18 	.word	0x20001d18
 80021c8:	40026030 	.word	0x40026030

080021cc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b08e      	sub	sp, #56	; 0x38
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	605a      	str	r2, [r3, #4]
 80021de:	609a      	str	r2, [r3, #8]
 80021e0:	60da      	str	r2, [r3, #12]
 80021e2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a54      	ldr	r2, [pc, #336]	; (800233c <HAL_SPI_MspInit+0x170>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d145      	bne.n	800227a <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021ee:	4b54      	ldr	r3, [pc, #336]	; (8002340 <HAL_SPI_MspInit+0x174>)
 80021f0:	6a1b      	ldr	r3, [r3, #32]
 80021f2:	4a53      	ldr	r2, [pc, #332]	; (8002340 <HAL_SPI_MspInit+0x174>)
 80021f4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80021f8:	6213      	str	r3, [r2, #32]
 80021fa:	4b51      	ldr	r3, [pc, #324]	; (8002340 <HAL_SPI_MspInit+0x174>)
 80021fc:	6a1b      	ldr	r3, [r3, #32]
 80021fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002202:	623b      	str	r3, [r7, #32]
 8002204:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002206:	4b4e      	ldr	r3, [pc, #312]	; (8002340 <HAL_SPI_MspInit+0x174>)
 8002208:	69db      	ldr	r3, [r3, #28]
 800220a:	4a4d      	ldr	r2, [pc, #308]	; (8002340 <HAL_SPI_MspInit+0x174>)
 800220c:	f043 0301 	orr.w	r3, r3, #1
 8002210:	61d3      	str	r3, [r2, #28]
 8002212:	4b4b      	ldr	r3, [pc, #300]	; (8002340 <HAL_SPI_MspInit+0x174>)
 8002214:	69db      	ldr	r3, [r3, #28]
 8002216:	f003 0301 	and.w	r3, r3, #1
 800221a:	61fb      	str	r3, [r7, #28]
 800221c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800221e:	4b48      	ldr	r3, [pc, #288]	; (8002340 <HAL_SPI_MspInit+0x174>)
 8002220:	69db      	ldr	r3, [r3, #28]
 8002222:	4a47      	ldr	r2, [pc, #284]	; (8002340 <HAL_SPI_MspInit+0x174>)
 8002224:	f043 0310 	orr.w	r3, r3, #16
 8002228:	61d3      	str	r3, [r2, #28]
 800222a:	4b45      	ldr	r3, [pc, #276]	; (8002340 <HAL_SPI_MspInit+0x174>)
 800222c:	69db      	ldr	r3, [r3, #28]
 800222e:	f003 0310 	and.w	r3, r3, #16
 8002232:	61bb      	str	r3, [r7, #24]
 8002234:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PE13     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002236:	23c0      	movs	r3, #192	; 0xc0
 8002238:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223a:	2302      	movs	r3, #2
 800223c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223e:	2300      	movs	r3, #0
 8002240:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002242:	2303      	movs	r3, #3
 8002244:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002246:	2305      	movs	r3, #5
 8002248:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800224a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800224e:	4619      	mov	r1, r3
 8002250:	483c      	ldr	r0, [pc, #240]	; (8002344 <HAL_SPI_MspInit+0x178>)
 8002252:	f002 f931 	bl	80044b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002256:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800225a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225c:	2302      	movs	r3, #2
 800225e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002260:	2300      	movs	r3, #0
 8002262:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002264:	2303      	movs	r3, #3
 8002266:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002268:	2305      	movs	r3, #5
 800226a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800226c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002270:	4619      	mov	r1, r3
 8002272:	4835      	ldr	r0, [pc, #212]	; (8002348 <HAL_SPI_MspInit+0x17c>)
 8002274:	f002 f920 	bl	80044b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002278:	e05c      	b.n	8002334 <HAL_SPI_MspInit+0x168>
  else if(hspi->Instance==SPI2)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a33      	ldr	r2, [pc, #204]	; (800234c <HAL_SPI_MspInit+0x180>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d129      	bne.n	80022d8 <HAL_SPI_MspInit+0x10c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002284:	4b2e      	ldr	r3, [pc, #184]	; (8002340 <HAL_SPI_MspInit+0x174>)
 8002286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002288:	4a2d      	ldr	r2, [pc, #180]	; (8002340 <HAL_SPI_MspInit+0x174>)
 800228a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800228e:	6253      	str	r3, [r2, #36]	; 0x24
 8002290:	4b2b      	ldr	r3, [pc, #172]	; (8002340 <HAL_SPI_MspInit+0x174>)
 8002292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002294:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002298:	617b      	str	r3, [r7, #20]
 800229a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800229c:	4b28      	ldr	r3, [pc, #160]	; (8002340 <HAL_SPI_MspInit+0x174>)
 800229e:	69db      	ldr	r3, [r3, #28]
 80022a0:	4a27      	ldr	r2, [pc, #156]	; (8002340 <HAL_SPI_MspInit+0x174>)
 80022a2:	f043 0302 	orr.w	r3, r3, #2
 80022a6:	61d3      	str	r3, [r2, #28]
 80022a8:	4b25      	ldr	r3, [pc, #148]	; (8002340 <HAL_SPI_MspInit+0x174>)
 80022aa:	69db      	ldr	r3, [r3, #28]
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	613b      	str	r3, [r7, #16]
 80022b2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80022b4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80022b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ba:	2302      	movs	r3, #2
 80022bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022be:	2300      	movs	r3, #0
 80022c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c2:	2303      	movs	r3, #3
 80022c4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80022c6:	2305      	movs	r3, #5
 80022c8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022ce:	4619      	mov	r1, r3
 80022d0:	481f      	ldr	r0, [pc, #124]	; (8002350 <HAL_SPI_MspInit+0x184>)
 80022d2:	f002 f8f1 	bl	80044b8 <HAL_GPIO_Init>
}
 80022d6:	e02d      	b.n	8002334 <HAL_SPI_MspInit+0x168>
  else if(hspi->Instance==SPI3)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a1d      	ldr	r2, [pc, #116]	; (8002354 <HAL_SPI_MspInit+0x188>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d128      	bne.n	8002334 <HAL_SPI_MspInit+0x168>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80022e2:	4b17      	ldr	r3, [pc, #92]	; (8002340 <HAL_SPI_MspInit+0x174>)
 80022e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e6:	4a16      	ldr	r2, [pc, #88]	; (8002340 <HAL_SPI_MspInit+0x174>)
 80022e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022ec:	6253      	str	r3, [r2, #36]	; 0x24
 80022ee:	4b14      	ldr	r3, [pc, #80]	; (8002340 <HAL_SPI_MspInit+0x174>)
 80022f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80022f6:	60fb      	str	r3, [r7, #12]
 80022f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022fa:	4b11      	ldr	r3, [pc, #68]	; (8002340 <HAL_SPI_MspInit+0x174>)
 80022fc:	69db      	ldr	r3, [r3, #28]
 80022fe:	4a10      	ldr	r2, [pc, #64]	; (8002340 <HAL_SPI_MspInit+0x174>)
 8002300:	f043 0304 	orr.w	r3, r3, #4
 8002304:	61d3      	str	r3, [r2, #28]
 8002306:	4b0e      	ldr	r3, [pc, #56]	; (8002340 <HAL_SPI_MspInit+0x174>)
 8002308:	69db      	ldr	r3, [r3, #28]
 800230a:	f003 0304 	and.w	r3, r3, #4
 800230e:	60bb      	str	r3, [r7, #8]
 8002310:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002312:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002316:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002318:	2302      	movs	r3, #2
 800231a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231c:	2300      	movs	r3, #0
 800231e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002320:	2303      	movs	r3, #3
 8002322:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002324:	2306      	movs	r3, #6
 8002326:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002328:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800232c:	4619      	mov	r1, r3
 800232e:	480a      	ldr	r0, [pc, #40]	; (8002358 <HAL_SPI_MspInit+0x18c>)
 8002330:	f002 f8c2 	bl	80044b8 <HAL_GPIO_Init>
}
 8002334:	bf00      	nop
 8002336:	3738      	adds	r7, #56	; 0x38
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	40013000 	.word	0x40013000
 8002340:	40023800 	.word	0x40023800
 8002344:	40020000 	.word	0x40020000
 8002348:	40021000 	.word	0x40021000
 800234c:	40003800 	.word	0x40003800
 8002350:	40020400 	.word	0x40020400
 8002354:	40003c00 	.word	0x40003c00
 8002358:	40020800 	.word	0x40020800

0800235c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b086      	sub	sp, #24
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800236c:	d114      	bne.n	8002398 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800236e:	4b33      	ldr	r3, [pc, #204]	; (800243c <HAL_TIM_Base_MspInit+0xe0>)
 8002370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002372:	4a32      	ldr	r2, [pc, #200]	; (800243c <HAL_TIM_Base_MspInit+0xe0>)
 8002374:	f043 0301 	orr.w	r3, r3, #1
 8002378:	6253      	str	r3, [r2, #36]	; 0x24
 800237a:	4b30      	ldr	r3, [pc, #192]	; (800243c <HAL_TIM_Base_MspInit+0xe0>)
 800237c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800237e:	f003 0301 	and.w	r3, r3, #1
 8002382:	617b      	str	r3, [r7, #20]
 8002384:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002386:	2200      	movs	r2, #0
 8002388:	2100      	movs	r1, #0
 800238a:	201c      	movs	r0, #28
 800238c:	f001 fc6b 	bl	8003c66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002390:	201c      	movs	r0, #28
 8002392:	f001 fc84 	bl	8003c9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002396:	e04c      	b.n	8002432 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM3)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a28      	ldr	r2, [pc, #160]	; (8002440 <HAL_TIM_Base_MspInit+0xe4>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d114      	bne.n	80023cc <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023a2:	4b26      	ldr	r3, [pc, #152]	; (800243c <HAL_TIM_Base_MspInit+0xe0>)
 80023a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a6:	4a25      	ldr	r2, [pc, #148]	; (800243c <HAL_TIM_Base_MspInit+0xe0>)
 80023a8:	f043 0302 	orr.w	r3, r3, #2
 80023ac:	6253      	str	r3, [r2, #36]	; 0x24
 80023ae:	4b23      	ldr	r3, [pc, #140]	; (800243c <HAL_TIM_Base_MspInit+0xe0>)
 80023b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	613b      	str	r3, [r7, #16]
 80023b8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80023ba:	2200      	movs	r2, #0
 80023bc:	2100      	movs	r1, #0
 80023be:	201d      	movs	r0, #29
 80023c0:	f001 fc51 	bl	8003c66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80023c4:	201d      	movs	r0, #29
 80023c6:	f001 fc6a 	bl	8003c9e <HAL_NVIC_EnableIRQ>
}
 80023ca:	e032      	b.n	8002432 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM4)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a1c      	ldr	r2, [pc, #112]	; (8002444 <HAL_TIM_Base_MspInit+0xe8>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d114      	bne.n	8002400 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80023d6:	4b19      	ldr	r3, [pc, #100]	; (800243c <HAL_TIM_Base_MspInit+0xe0>)
 80023d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023da:	4a18      	ldr	r2, [pc, #96]	; (800243c <HAL_TIM_Base_MspInit+0xe0>)
 80023dc:	f043 0304 	orr.w	r3, r3, #4
 80023e0:	6253      	str	r3, [r2, #36]	; 0x24
 80023e2:	4b16      	ldr	r3, [pc, #88]	; (800243c <HAL_TIM_Base_MspInit+0xe0>)
 80023e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e6:	f003 0304 	and.w	r3, r3, #4
 80023ea:	60fb      	str	r3, [r7, #12]
 80023ec:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80023ee:	2200      	movs	r2, #0
 80023f0:	2100      	movs	r1, #0
 80023f2:	201e      	movs	r0, #30
 80023f4:	f001 fc37 	bl	8003c66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80023f8:	201e      	movs	r0, #30
 80023fa:	f001 fc50 	bl	8003c9e <HAL_NVIC_EnableIRQ>
}
 80023fe:	e018      	b.n	8002432 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM5)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a10      	ldr	r2, [pc, #64]	; (8002448 <HAL_TIM_Base_MspInit+0xec>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d113      	bne.n	8002432 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800240a:	4b0c      	ldr	r3, [pc, #48]	; (800243c <HAL_TIM_Base_MspInit+0xe0>)
 800240c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800240e:	4a0b      	ldr	r2, [pc, #44]	; (800243c <HAL_TIM_Base_MspInit+0xe0>)
 8002410:	f043 0308 	orr.w	r3, r3, #8
 8002414:	6253      	str	r3, [r2, #36]	; 0x24
 8002416:	4b09      	ldr	r3, [pc, #36]	; (800243c <HAL_TIM_Base_MspInit+0xe0>)
 8002418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800241a:	f003 0308 	and.w	r3, r3, #8
 800241e:	60bb      	str	r3, [r7, #8]
 8002420:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002422:	2200      	movs	r2, #0
 8002424:	2100      	movs	r1, #0
 8002426:	202e      	movs	r0, #46	; 0x2e
 8002428:	f001 fc1d 	bl	8003c66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800242c:	202e      	movs	r0, #46	; 0x2e
 800242e:	f001 fc36 	bl	8003c9e <HAL_NVIC_EnableIRQ>
}
 8002432:	bf00      	nop
 8002434:	3718      	adds	r7, #24
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	40023800 	.word	0x40023800
 8002440:	40000400 	.word	0x40000400
 8002444:	40000800 	.word	0x40000800
 8002448:	40000c00 	.word	0x40000c00

0800244c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b08a      	sub	sp, #40	; 0x28
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002454:	f107 0314 	add.w	r3, r7, #20
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]
 800245c:	605a      	str	r2, [r3, #4]
 800245e:	609a      	str	r2, [r3, #8]
 8002460:	60da      	str	r2, [r3, #12]
 8002462:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a17      	ldr	r2, [pc, #92]	; (80024c8 <HAL_UART_MspInit+0x7c>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d128      	bne.n	80024c0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800246e:	4b17      	ldr	r3, [pc, #92]	; (80024cc <HAL_UART_MspInit+0x80>)
 8002470:	6a1b      	ldr	r3, [r3, #32]
 8002472:	4a16      	ldr	r2, [pc, #88]	; (80024cc <HAL_UART_MspInit+0x80>)
 8002474:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002478:	6213      	str	r3, [r2, #32]
 800247a:	4b14      	ldr	r3, [pc, #80]	; (80024cc <HAL_UART_MspInit+0x80>)
 800247c:	6a1b      	ldr	r3, [r3, #32]
 800247e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002482:	613b      	str	r3, [r7, #16]
 8002484:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002486:	4b11      	ldr	r3, [pc, #68]	; (80024cc <HAL_UART_MspInit+0x80>)
 8002488:	69db      	ldr	r3, [r3, #28]
 800248a:	4a10      	ldr	r2, [pc, #64]	; (80024cc <HAL_UART_MspInit+0x80>)
 800248c:	f043 0301 	orr.w	r3, r3, #1
 8002490:	61d3      	str	r3, [r2, #28]
 8002492:	4b0e      	ldr	r3, [pc, #56]	; (80024cc <HAL_UART_MspInit+0x80>)
 8002494:	69db      	ldr	r3, [r3, #28]
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	60fb      	str	r3, [r7, #12]
 800249c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800249e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80024a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a4:	2302      	movs	r3, #2
 80024a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a8:	2300      	movs	r3, #0
 80024aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ac:	2303      	movs	r3, #3
 80024ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024b0:	2307      	movs	r3, #7
 80024b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024b4:	f107 0314 	add.w	r3, r7, #20
 80024b8:	4619      	mov	r1, r3
 80024ba:	4805      	ldr	r0, [pc, #20]	; (80024d0 <HAL_UART_MspInit+0x84>)
 80024bc:	f001 fffc 	bl	80044b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80024c0:	bf00      	nop
 80024c2:	3728      	adds	r7, #40	; 0x28
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	40013800 	.word	0x40013800
 80024cc:	40023800 	.word	0x40023800
 80024d0:	40020000 	.word	0x40020000

080024d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024d8:	e7fe      	b.n	80024d8 <NMI_Handler+0x4>

080024da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024da:	b480      	push	{r7}
 80024dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024de:	e7fe      	b.n	80024de <HardFault_Handler+0x4>

080024e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024e4:	e7fe      	b.n	80024e4 <MemManage_Handler+0x4>

080024e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024e6:	b480      	push	{r7}
 80024e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024ea:	e7fe      	b.n	80024ea <BusFault_Handler+0x4>

080024ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024f0:	e7fe      	b.n	80024f0 <UsageFault_Handler+0x4>

080024f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024f2:	b480      	push	{r7}
 80024f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bc80      	pop	{r7}
 80024fc:	4770      	bx	lr

080024fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024fe:	b480      	push	{r7}
 8002500:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002502:	bf00      	nop
 8002504:	46bd      	mov	sp, r7
 8002506:	bc80      	pop	{r7}
 8002508:	4770      	bx	lr

0800250a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800250a:	b480      	push	{r7}
 800250c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800250e:	bf00      	nop
 8002510:	46bd      	mov	sp, r7
 8002512:	bc80      	pop	{r7}
 8002514:	4770      	bx	lr

08002516 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800251a:	f001 fa8f 	bl	8003a3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800251e:	bf00      	nop
 8002520:	bd80      	pop	{r7, pc}
	...

08002524 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch2);
 8002528:	4802      	ldr	r0, [pc, #8]	; (8002534 <DMA1_Channel3_IRQHandler+0x10>)
 800252a:	f001 fee6 	bl	80042fa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800252e:	bf00      	nop
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20001d18 	.word	0x20001d18

08002538 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800253c:	4802      	ldr	r0, [pc, #8]	; (8002548 <TIM2_IRQHandler+0x10>)
 800253e:	f003 fc63 	bl	8005e08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002542:	bf00      	nop
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	20001db4 	.word	0x20001db4

0800254c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002550:	4802      	ldr	r0, [pc, #8]	; (800255c <TIM3_IRQHandler+0x10>)
 8002552:	f003 fc59 	bl	8005e08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002556:	bf00      	nop
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	20001c28 	.word	0x20001c28

08002560 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002564:	4802      	ldr	r0, [pc, #8]	; (8002570 <TIM4_IRQHandler+0x10>)
 8002566:	f003 fc4f 	bl	8005e08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800256a:	bf00      	nop
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	20001ba8 	.word	0x20001ba8

08002574 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002578:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800257c:	f002 f95c 	bl	8004838 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002580:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002584:	f002 f958 	bl	8004838 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002588:	bf00      	nop
 800258a:	bd80      	pop	{r7, pc}

0800258c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002590:	4802      	ldr	r0, [pc, #8]	; (800259c <TIM5_IRQHandler+0x10>)
 8002592:	f003 fc39 	bl	8005e08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002596:	bf00      	nop
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	20001be8 	.word	0x20001be8

080025a0 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025a4:	bf00      	nop
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bc80      	pop	{r7}
 80025aa:	4770      	bx	lr

080025ac <InitTracker>:

// Integration //
extern SPI_HandleTypeDef hspi1; // LED matrix controller

void InitTracker()
{
 80025ac:	b590      	push	{r4, r7, lr}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
	// Initialize globals
	LastTransitionType = PLACE;
 80025b2:	4b40      	ldr	r3, [pc, #256]	; (80026b4 <InitTracker+0x108>)
 80025b4:	2201      	movs	r2, #1
 80025b6:	701a      	strb	r2, [r3, #0]
	CurrentTurn = WHITE;
 80025b8:	4b3f      	ldr	r3, [pc, #252]	; (80026b8 <InitTracker+0x10c>)
 80025ba:	2201      	movs	r2, #1
 80025bc:	701a      	strb	r2, [r3, #0]
	CanA1Castle = 1;
 80025be:	4b3f      	ldr	r3, [pc, #252]	; (80026bc <InitTracker+0x110>)
 80025c0:	2201      	movs	r2, #1
 80025c2:	701a      	strb	r2, [r3, #0]
	CanH1Castle = 1;
 80025c4:	4b3e      	ldr	r3, [pc, #248]	; (80026c0 <InitTracker+0x114>)
 80025c6:	2201      	movs	r2, #1
 80025c8:	701a      	strb	r2, [r3, #0]
	CanA8Castle = 1;
 80025ca:	4b3e      	ldr	r3, [pc, #248]	; (80026c4 <InitTracker+0x118>)
 80025cc:	2201      	movs	r2, #1
 80025ce:	701a      	strb	r2, [r3, #0]
	CanH8Castle = 1;
 80025d0:	4b3d      	ldr	r3, [pc, #244]	; (80026c8 <InitTracker+0x11c>)
 80025d2:	2201      	movs	r2, #1
 80025d4:	701a      	strb	r2, [r3, #0]
	CanWhiteKingCastle = 1;
 80025d6:	4b3d      	ldr	r3, [pc, #244]	; (80026cc <InitTracker+0x120>)
 80025d8:	2201      	movs	r2, #1
 80025da:	701a      	strb	r2, [r3, #0]
	CanBlackKingCastle = 1;
 80025dc:	4b3c      	ldr	r3, [pc, #240]	; (80026d0 <InitTracker+0x124>)
 80025de:	2201      	movs	r2, #1
 80025e0:	701a      	strb	r2, [r3, #0]
	SwitchTurnsAfterLegalState = 0;
 80025e2:	4b3c      	ldr	r3, [pc, #240]	; (80026d4 <InitTracker+0x128>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	701a      	strb	r2, [r3, #0]

	ClearPiece(&LastPickedUpPiece);
 80025e8:	483b      	ldr	r0, [pc, #236]	; (80026d8 <InitTracker+0x12c>)
 80025ea:	f000 fe53 	bl	8003294 <ClearPiece>
	ClearPiece(&PieceToKill);
 80025ee:	483b      	ldr	r0, [pc, #236]	; (80026dc <InitTracker+0x130>)
 80025f0:	f000 fe50 	bl	8003294 <ClearPiece>
	ClearPiece(&ExpectedKingCastleCoordinate);
 80025f4:	483a      	ldr	r0, [pc, #232]	; (80026e0 <InitTracker+0x134>)
 80025f6:	f000 fe4d 	bl	8003294 <ClearPiece>
	ClearPiece(&ExpectedRookCastleCoordinate);
 80025fa:	483a      	ldr	r0, [pc, #232]	; (80026e4 <InitTracker+0x138>)
 80025fc:	f000 fe4a 	bl	8003294 <ClearPiece>
	ClearPiece(&PawnToPromote);
 8002600:	4839      	ldr	r0, [pc, #228]	; (80026e8 <InitTracker+0x13c>)
 8002602:	f000 fe47 	bl	8003294 <ClearPiece>

	// Initialize the Chessboard to the initial chessboard and zero the debouncing Histroy array
	for (uint8_t column = 0; column < NUM_COLS; column++)
 8002606:	2300      	movs	r3, #0
 8002608:	71fb      	strb	r3, [r7, #7]
 800260a:	e02d      	b.n	8002668 <InitTracker+0xbc>
	{
		for (uint8_t row = 0; row < NUM_ROWS; row++)
 800260c:	2300      	movs	r3, #0
 800260e:	71bb      	strb	r3, [r7, #6]
 8002610:	e024      	b.n	800265c <InitTracker+0xb0>
		{
			Chessboard[row][column] = INITIAL_CHESSBOARD[row][column];
 8002612:	79b9      	ldrb	r1, [r7, #6]
 8002614:	79fa      	ldrb	r2, [r7, #7]
 8002616:	79b8      	ldrb	r0, [r7, #6]
 8002618:	79fb      	ldrb	r3, [r7, #7]
 800261a:	4c34      	ldr	r4, [pc, #208]	; (80026ec <InitTracker+0x140>)
 800261c:	00c0      	lsls	r0, r0, #3
 800261e:	4403      	add	r3, r0
 8002620:	4833      	ldr	r0, [pc, #204]	; (80026f0 <InitTracker+0x144>)
 8002622:	00c9      	lsls	r1, r1, #3
 8002624:	440a      	add	r2, r1
 8002626:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 800262a:	f824 2013 	strh.w	r2, [r4, r3, lsl #1]

			for(uint8_t i = 0; i < NUM_HISTORY_ENTRIES; i++)
 800262e:	2300      	movs	r3, #0
 8002630:	717b      	strb	r3, [r7, #5]
 8002632:	e00d      	b.n	8002650 <InitTracker+0xa4>
			{
				History[row][column][i] = 0;
 8002634:	79b9      	ldrb	r1, [r7, #6]
 8002636:	79fa      	ldrb	r2, [r7, #7]
 8002638:	797b      	ldrb	r3, [r7, #5]
 800263a:	482e      	ldr	r0, [pc, #184]	; (80026f4 <InitTracker+0x148>)
 800263c:	00c9      	lsls	r1, r1, #3
 800263e:	440a      	add	r2, r1
 8002640:	00d2      	lsls	r2, r2, #3
 8002642:	4402      	add	r2, r0
 8002644:	4413      	add	r3, r2
 8002646:	2200      	movs	r2, #0
 8002648:	701a      	strb	r2, [r3, #0]
			for(uint8_t i = 0; i < NUM_HISTORY_ENTRIES; i++)
 800264a:	797b      	ldrb	r3, [r7, #5]
 800264c:	3301      	adds	r3, #1
 800264e:	717b      	strb	r3, [r7, #5]
 8002650:	797b      	ldrb	r3, [r7, #5]
 8002652:	2b07      	cmp	r3, #7
 8002654:	d9ee      	bls.n	8002634 <InitTracker+0x88>
		for (uint8_t row = 0; row < NUM_ROWS; row++)
 8002656:	79bb      	ldrb	r3, [r7, #6]
 8002658:	3301      	adds	r3, #1
 800265a:	71bb      	strb	r3, [r7, #6]
 800265c:	79bb      	ldrb	r3, [r7, #6]
 800265e:	2b07      	cmp	r3, #7
 8002660:	d9d7      	bls.n	8002612 <InitTracker+0x66>
	for (uint8_t column = 0; column < NUM_COLS; column++)
 8002662:	79fb      	ldrb	r3, [r7, #7]
 8002664:	3301      	adds	r3, #1
 8002666:	71fb      	strb	r3, [r7, #7]
 8002668:	79fb      	ldrb	r3, [r7, #7]
 800266a:	2b07      	cmp	r3, #7
 800266c:	d9ce      	bls.n	800260c <InitTracker+0x60>
			}
		}
	}

	// Initialize illegal piece destinations to empty pieces
	NumIllegalPieces = 0;
 800266e:	4b22      	ldr	r3, [pc, #136]	; (80026f8 <InitTracker+0x14c>)
 8002670:	2200      	movs	r2, #0
 8002672:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < NUM_ILLEGAL_PIECES; i++)
 8002674:	2300      	movs	r3, #0
 8002676:	713b      	strb	r3, [r7, #4]
 8002678:	e00f      	b.n	800269a <InitTracker+0xee>
	{
		IllegalPieces[i].destination = EMPTY_PIECE_COORDINATE;
 800267a:	793b      	ldrb	r3, [r7, #4]
 800267c:	491f      	ldr	r1, [pc, #124]	; (80026fc <InitTracker+0x150>)
 800267e:	4a20      	ldr	r2, [pc, #128]	; (8002700 <InitTracker+0x154>)
 8002680:	6812      	ldr	r2, [r2, #0]
 8002682:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
		IllegalPieces[i].current = EMPTY_PIECE_COORDINATE;
 8002686:	793b      	ldrb	r3, [r7, #4]
 8002688:	4a1c      	ldr	r2, [pc, #112]	; (80026fc <InitTracker+0x150>)
 800268a:	00db      	lsls	r3, r3, #3
 800268c:	4413      	add	r3, r2
 800268e:	4a1c      	ldr	r2, [pc, #112]	; (8002700 <InitTracker+0x154>)
 8002690:	6812      	ldr	r2, [r2, #0]
 8002692:	605a      	str	r2, [r3, #4]
	for (uint8_t i = 0; i < NUM_ILLEGAL_PIECES; i++)
 8002694:	793b      	ldrb	r3, [r7, #4]
 8002696:	3301      	adds	r3, #1
 8002698:	713b      	strb	r3, [r7, #4]
 800269a:	793b      	ldrb	r3, [r7, #4]
 800269c:	2b1f      	cmp	r3, #31
 800269e:	d9ec      	bls.n	800267a <InitTracker+0xce>

	// Initialize debouncing history array


	// Initialize PathFinder
	CalculateTeamsLegalMoves(CurrentTurn);
 80026a0:	4b05      	ldr	r3, [pc, #20]	; (80026b8 <InitTracker+0x10c>)
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7fe fd23 	bl	80010f0 <CalculateTeamsLegalMoves>
}
 80026aa:	bf00      	nop
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd90      	pop	{r4, r7, pc}
 80026b2:	bf00      	nop
 80026b4:	20000585 	.word	0x20000585
 80026b8:	20000584 	.word	0x20000584
 80026bc:	20000692 	.word	0x20000692
 80026c0:	20000693 	.word	0x20000693
 80026c4:	20000694 	.word	0x20000694
 80026c8:	20000695 	.word	0x20000695
 80026cc:	20000696 	.word	0x20000696
 80026d0:	20000697 	.word	0x20000697
 80026d4:	20000691 	.word	0x20000691
 80026d8:	20000588 	.word	0x20000588
 80026dc:	2000058c 	.word	0x2000058c
 80026e0:	20000698 	.word	0x20000698
 80026e4:	2000069c 	.word	0x2000069c
 80026e8:	200006a0 	.word	0x200006a0
 80026ec:	20000504 	.word	0x20000504
 80026f0:	20000018 	.word	0x20000018
 80026f4:	20001df4 	.word	0x20001df4
 80026f8:	20000690 	.word	0x20000690
 80026fc:	20000590 	.word	0x20000590
 8002700:	20000010 	.word	0x20000010

08002704 <WriteColumn>:

static void WriteColumn(uint8_t column)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	4603      	mov	r3, r0
 800270c:	71fb      	strb	r3, [r7, #7]
	uint8_t columnBit0 = (column & 1) >> 0;
 800270e:	79fb      	ldrb	r3, [r7, #7]
 8002710:	f003 0301 	and.w	r3, r3, #1
 8002714:	73fb      	strb	r3, [r7, #15]
	uint8_t columnBit1 = (column & 2) >> 1;
 8002716:	79fb      	ldrb	r3, [r7, #7]
 8002718:	105b      	asrs	r3, r3, #1
 800271a:	b2db      	uxtb	r3, r3
 800271c:	f003 0301 	and.w	r3, r3, #1
 8002720:	73bb      	strb	r3, [r7, #14]
	uint8_t columnBit2 = (column & 4) >> 2;
 8002722:	79fb      	ldrb	r3, [r7, #7]
 8002724:	109b      	asrs	r3, r3, #2
 8002726:	b2db      	uxtb	r3, r3
 8002728:	f003 0301 	and.w	r3, r3, #1
 800272c:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(COLUMN_BIT_TO_PIN_TABLE[0].bus, COLUMN_BIT_TO_PIN_TABLE[0].pin, columnBit0);
 800272e:	480b      	ldr	r0, [pc, #44]	; (800275c <WriteColumn+0x58>)
 8002730:	2101      	movs	r1, #1
 8002732:	7bfb      	ldrb	r3, [r7, #15]
 8002734:	461a      	mov	r2, r3
 8002736:	f002 f866 	bl	8004806 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(COLUMN_BIT_TO_PIN_TABLE[1].bus, COLUMN_BIT_TO_PIN_TABLE[1].pin, columnBit1);
 800273a:	4808      	ldr	r0, [pc, #32]	; (800275c <WriteColumn+0x58>)
 800273c:	2102      	movs	r1, #2
 800273e:	7bbb      	ldrb	r3, [r7, #14]
 8002740:	461a      	mov	r2, r3
 8002742:	f002 f860 	bl	8004806 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(COLUMN_BIT_TO_PIN_TABLE[2].bus, COLUMN_BIT_TO_PIN_TABLE[2].pin, columnBit2);
 8002746:	4805      	ldr	r0, [pc, #20]	; (800275c <WriteColumn+0x58>)
 8002748:	2104      	movs	r1, #4
 800274a:	7b7b      	ldrb	r3, [r7, #13]
 800274c:	461a      	mov	r2, r3
 800274e:	f002 f85a 	bl	8004806 <HAL_GPIO_WritePin>
}
 8002752:	bf00      	nop
 8002754:	3710      	adds	r7, #16
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	40020000 	.word	0x40020000

08002760 <ReadRow>:

static uint8_t ReadRow(uint8_t rowNumber)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	4603      	mov	r3, r0
 8002768:	71fb      	strb	r3, [r7, #7]
	struct GPIO_Pin rowPin = ROW_NUMBER_TO_PIN_TABLE[rowNumber];
 800276a:	79fb      	ldrb	r3, [r7, #7]
 800276c:	4909      	ldr	r1, [pc, #36]	; (8002794 <ReadRow+0x34>)
 800276e:	f107 0208 	add.w	r2, r7, #8
 8002772:	00db      	lsls	r3, r3, #3
 8002774:	440b      	add	r3, r1
 8002776:	e893 0003 	ldmia.w	r3, {r0, r1}
 800277a:	e882 0003 	stmia.w	r2, {r0, r1}
	return HAL_GPIO_ReadPin(rowPin.bus, rowPin.pin);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	893a      	ldrh	r2, [r7, #8]
 8002782:	4611      	mov	r1, r2
 8002784:	4618      	mov	r0, r3
 8002786:	f002 f827 	bl	80047d8 <HAL_GPIO_ReadPin>
 800278a:	4603      	mov	r3, r0
}
 800278c:	4618      	mov	r0, r3
 800278e:	3710      	adds	r7, #16
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	0800987c 	.word	0x0800987c

08002798 <Track>:

uint8_t Track()
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
	uint8_t transitionOccured = 0;
 800279e:	2300      	movs	r3, #0
 80027a0:	71fb      	strb	r3, [r7, #7]

	for (uint8_t column = 0; column < NUM_COLS; column++)
 80027a2:	2300      	movs	r3, #0
 80027a4:	71bb      	strb	r3, [r7, #6]
 80027a6:	e043      	b.n	8002830 <Track+0x98>
	{
		WriteColumn(column);
 80027a8:	79bb      	ldrb	r3, [r7, #6]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7ff ffaa 	bl	8002704 <WriteColumn>

		for (uint8_t row = 0; row < NUM_ROWS; row++)
 80027b0:	2300      	movs	r3, #0
 80027b2:	717b      	strb	r3, [r7, #5]
 80027b4:	e036      	b.n	8002824 <Track+0x8c>
		{
			uint8_t cellValue = ReadRow(row);
 80027b6:	797b      	ldrb	r3, [r7, #5]
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7ff ffd1 	bl	8002760 <ReadRow>
 80027be:	4603      	mov	r3, r0
 80027c0:	713b      	strb	r3, [r7, #4]

			// Add cellValue to front of History array for this cell
			AppendHistory(row, column, cellValue);
 80027c2:	793a      	ldrb	r2, [r7, #4]
 80027c4:	79b9      	ldrb	r1, [r7, #6]
 80027c6:	797b      	ldrb	r3, [r7, #5]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f000 f839 	bl	8002840 <AppendHistory>

			// If the History of this cell is all the same value, then we can consider it for a transition
			if(IsHistoryConsensus(row, column))
 80027ce:	79ba      	ldrb	r2, [r7, #6]
 80027d0:	797b      	ldrb	r3, [r7, #5]
 80027d2:	4611      	mov	r1, r2
 80027d4:	4618      	mov	r0, r3
 80027d6:	f000 f871 	bl	80028bc <IsHistoryConsensus>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d01e      	beq.n	800281e <Track+0x86>
			{
				struct PieceCoordinate currentPieceCoordinate = GetPieceCoordinate(row, column);
 80027e0:	79ba      	ldrb	r2, [r7, #6]
 80027e2:	797b      	ldrb	r3, [r7, #5]
 80027e4:	4611      	mov	r1, r2
 80027e6:	4618      	mov	r0, r3
 80027e8:	f000 fdae 	bl	8003348 <GetPieceCoordinate>
 80027ec:	4603      	mov	r3, r0
 80027ee:	603b      	str	r3, [r7, #0]

				// If there was no piece here but the IO is HIGH, a piece was placed
				if ((currentPieceCoordinate.piece.type == NONE) && (cellValue == 1))
 80027f0:	783b      	ldrb	r3, [r7, #0]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d108      	bne.n	8002808 <Track+0x70>
 80027f6:	793b      	ldrb	r3, [r7, #4]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d105      	bne.n	8002808 <Track+0x70>
				{
					HandlePlace(currentPieceCoordinate);
 80027fc:	6838      	ldr	r0, [r7, #0]
 80027fe:	f000 f88f 	bl	8002920 <HandlePlace>
					transitionOccured = 1;
 8002802:	2301      	movs	r3, #1
 8002804:	71fb      	strb	r3, [r7, #7]
 8002806:	e00a      	b.n	800281e <Track+0x86>
				}

				// If there was a piece here but the IO is LOW, a piece has been picked up
				else if ((currentPieceCoordinate.piece.type != NONE) && (cellValue == 0))
 8002808:	783b      	ldrb	r3, [r7, #0]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d007      	beq.n	800281e <Track+0x86>
 800280e:	793b      	ldrb	r3, [r7, #4]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d104      	bne.n	800281e <Track+0x86>
				{
					HandlePickup(currentPieceCoordinate);
 8002814:	6838      	ldr	r0, [r7, #0]
 8002816:	f000 fa25 	bl	8002c64 <HandlePickup>
					transitionOccured = 1;
 800281a:	2301      	movs	r3, #1
 800281c:	71fb      	strb	r3, [r7, #7]
		for (uint8_t row = 0; row < NUM_ROWS; row++)
 800281e:	797b      	ldrb	r3, [r7, #5]
 8002820:	3301      	adds	r3, #1
 8002822:	717b      	strb	r3, [r7, #5]
 8002824:	797b      	ldrb	r3, [r7, #5]
 8002826:	2b07      	cmp	r3, #7
 8002828:	d9c5      	bls.n	80027b6 <Track+0x1e>
	for (uint8_t column = 0; column < NUM_COLS; column++)
 800282a:	79bb      	ldrb	r3, [r7, #6]
 800282c:	3301      	adds	r3, #1
 800282e:	71bb      	strb	r3, [r7, #6]
 8002830:	79bb      	ldrb	r3, [r7, #6]
 8002832:	2b07      	cmp	r3, #7
 8002834:	d9b8      	bls.n	80027a8 <Track+0x10>
				}
			}
		}
	}

	return transitionOccured;
 8002836:	79fb      	ldrb	r3, [r7, #7]
}
 8002838:	4618      	mov	r0, r3
 800283a:	3708      	adds	r7, #8
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}

08002840 <AppendHistory>:

static void AppendHistory(uint8_t row, uint8_t column, uint8_t cellValue)
{
 8002840:	b4f0      	push	{r4, r5, r6, r7}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
 8002846:	4603      	mov	r3, r0
 8002848:	71fb      	strb	r3, [r7, #7]
 800284a:	460b      	mov	r3, r1
 800284c:	71bb      	strb	r3, [r7, #6]
 800284e:	4613      	mov	r3, r2
 8002850:	717b      	strb	r3, [r7, #5]
	// Append cellValue to front of History array
	for(int8_t i = NUM_HISTORY_ENTRIES - 1; i > 0; i--)
 8002852:	2307      	movs	r3, #7
 8002854:	73fb      	strb	r3, [r7, #15]
 8002856:	e01d      	b.n	8002894 <AppendHistory+0x54>
	{
		History[row][column][i] = History[row][column][i - 1];
 8002858:	79fd      	ldrb	r5, [r7, #7]
 800285a:	79bc      	ldrb	r4, [r7, #6]
 800285c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002860:	1e58      	subs	r0, r3, #1
 8002862:	79f9      	ldrb	r1, [r7, #7]
 8002864:	79ba      	ldrb	r2, [r7, #6]
 8002866:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800286a:	4e13      	ldr	r6, [pc, #76]	; (80028b8 <AppendHistory+0x78>)
 800286c:	00ed      	lsls	r5, r5, #3
 800286e:	442c      	add	r4, r5
 8002870:	00e4      	lsls	r4, r4, #3
 8002872:	4434      	add	r4, r6
 8002874:	4420      	add	r0, r4
 8002876:	7804      	ldrb	r4, [r0, #0]
 8002878:	480f      	ldr	r0, [pc, #60]	; (80028b8 <AppendHistory+0x78>)
 800287a:	00c9      	lsls	r1, r1, #3
 800287c:	440a      	add	r2, r1
 800287e:	00d2      	lsls	r2, r2, #3
 8002880:	4402      	add	r2, r0
 8002882:	4413      	add	r3, r2
 8002884:	4622      	mov	r2, r4
 8002886:	701a      	strb	r2, [r3, #0]
	for(int8_t i = NUM_HISTORY_ENTRIES - 1; i > 0; i--)
 8002888:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800288c:	b2db      	uxtb	r3, r3
 800288e:	3b01      	subs	r3, #1
 8002890:	b2db      	uxtb	r3, r3
 8002892:	73fb      	strb	r3, [r7, #15]
 8002894:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002898:	2b00      	cmp	r3, #0
 800289a:	dcdd      	bgt.n	8002858 <AppendHistory+0x18>
	}
	History[row][column][0] = cellValue;
 800289c:	79fa      	ldrb	r2, [r7, #7]
 800289e:	79bb      	ldrb	r3, [r7, #6]
 80028a0:	4905      	ldr	r1, [pc, #20]	; (80028b8 <AppendHistory+0x78>)
 80028a2:	00d2      	lsls	r2, r2, #3
 80028a4:	4413      	add	r3, r2
 80028a6:	797a      	ldrb	r2, [r7, #5]
 80028a8:	f801 2033 	strb.w	r2, [r1, r3, lsl #3]
}
 80028ac:	bf00      	nop
 80028ae:	3710      	adds	r7, #16
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bcf0      	pop	{r4, r5, r6, r7}
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	20001df4 	.word	0x20001df4

080028bc <IsHistoryConsensus>:

static uint8_t IsHistoryConsensus(uint8_t row, uint8_t column)
{
 80028bc:	b490      	push	{r4, r7}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	4603      	mov	r3, r0
 80028c4:	460a      	mov	r2, r1
 80028c6:	71fb      	strb	r3, [r7, #7]
 80028c8:	4613      	mov	r3, r2
 80028ca:	71bb      	strb	r3, [r7, #6]
	// If any two History values are the same, there is not a consensus
	for(uint8_t i = 0; i < NUM_HISTORY_ENTRIES - 1; i++)
 80028cc:	2300      	movs	r3, #0
 80028ce:	73fb      	strb	r3, [r7, #15]
 80028d0:	e01b      	b.n	800290a <IsHistoryConsensus+0x4e>
	{
		if(History[row][column][i] != History[row][column][i + 1])
 80028d2:	79f9      	ldrb	r1, [r7, #7]
 80028d4:	79ba      	ldrb	r2, [r7, #6]
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
 80028d8:	4810      	ldr	r0, [pc, #64]	; (800291c <IsHistoryConsensus+0x60>)
 80028da:	00c9      	lsls	r1, r1, #3
 80028dc:	440a      	add	r2, r1
 80028de:	00d2      	lsls	r2, r2, #3
 80028e0:	4402      	add	r2, r0
 80028e2:	4413      	add	r3, r2
 80028e4:	781a      	ldrb	r2, [r3, #0]
 80028e6:	79f8      	ldrb	r0, [r7, #7]
 80028e8:	79b9      	ldrb	r1, [r7, #6]
 80028ea:	7bfb      	ldrb	r3, [r7, #15]
 80028ec:	3301      	adds	r3, #1
 80028ee:	4c0b      	ldr	r4, [pc, #44]	; (800291c <IsHistoryConsensus+0x60>)
 80028f0:	00c0      	lsls	r0, r0, #3
 80028f2:	4401      	add	r1, r0
 80028f4:	00c9      	lsls	r1, r1, #3
 80028f6:	4421      	add	r1, r4
 80028f8:	440b      	add	r3, r1
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d001      	beq.n	8002904 <IsHistoryConsensus+0x48>
		{
			return 0;
 8002900:	2300      	movs	r3, #0
 8002902:	e006      	b.n	8002912 <IsHistoryConsensus+0x56>
	for(uint8_t i = 0; i < NUM_HISTORY_ENTRIES - 1; i++)
 8002904:	7bfb      	ldrb	r3, [r7, #15]
 8002906:	3301      	adds	r3, #1
 8002908:	73fb      	strb	r3, [r7, #15]
 800290a:	7bfb      	ldrb	r3, [r7, #15]
 800290c:	2b06      	cmp	r3, #6
 800290e:	d9e0      	bls.n	80028d2 <IsHistoryConsensus+0x16>
		}
	}

	return 1;
 8002910:	2301      	movs	r3, #1
}
 8002912:	4618      	mov	r0, r3
 8002914:	3710      	adds	r7, #16
 8002916:	46bd      	mov	sp, r7
 8002918:	bc90      	pop	{r4, r7}
 800291a:	4770      	bx	lr
 800291c:	20001df4 	.word	0x20001df4

08002920 <HandlePlace>:

static void HandlePlace(struct PieceCoordinate placedPiece)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b082      	sub	sp, #8
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
	// If board is in illegal state
	if (NumIllegalPieces > 0)
 8002928:	4b22      	ldr	r3, [pc, #136]	; (80029b4 <HandlePlace+0x94>)
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d003      	beq.n	8002938 <HandlePlace+0x18>
	{
		HandlePlaceIllegalState(placedPiece);
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f000 f84d 	bl	80029d0 <HandlePlaceIllegalState>
 8002936:	e036      	b.n	80029a6 <HandlePlace+0x86>
	}

	// If promotion is occurring, this placed piece must be a knight or queen placed into PawnToPromote's place
	else if (PieceExists(PawnToPromote))
 8002938:	4b1f      	ldr	r3, [pc, #124]	; (80029b8 <HandlePlace+0x98>)
 800293a:	6818      	ldr	r0, [r3, #0]
 800293c:	f000 fc94 	bl	8003268 <PieceExists>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <HandlePlace+0x2e>
	{
		HandlePlacePromotion(placedPiece);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f000 f962 	bl	8002c10 <HandlePlacePromotion>
 800294c:	e02b      	b.n	80029a6 <HandlePlace+0x86>
	}

	// If the piece lifted did not move, don't do anything except update Chessboard
	else if (IsPieceCoordinateSamePosition(placedPiece, LastPickedUpPiece))
 800294e:	4b1b      	ldr	r3, [pc, #108]	; (80029bc <HandlePlace+0x9c>)
 8002950:	6819      	ldr	r1, [r3, #0]
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f000 fd6c 	bl	8003430 <IsPieceCoordinateSamePosition>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d003      	beq.n	8002966 <HandlePlace+0x46>
	{
		HandlePlaceNoMove(placedPiece);
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f000 f872 	bl	8002a48 <HandlePlaceNoMove>
 8002964:	e01f      	b.n	80029a6 <HandlePlace+0x86>
	}

	// If there's a piece being killed, this placement should be in its stead
	else if (PieceExists(PieceToKill))
 8002966:	4b16      	ldr	r3, [pc, #88]	; (80029c0 <HandlePlace+0xa0>)
 8002968:	6818      	ldr	r0, [r3, #0]
 800296a:	f000 fc7d 	bl	8003268 <PieceExists>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d003      	beq.n	800297c <HandlePlace+0x5c>
	{
		HandlePlaceKill(placedPiece);
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f000 f887 	bl	8002a88 <HandlePlaceKill>
 800297a:	e014      	b.n	80029a6 <HandlePlace+0x86>
	}

	// If player is castling, this placement should be the king or rook being placed in the right spots
	else if (PieceExists(ExpectedKingCastleCoordinate) || PieceExists(ExpectedRookCastleCoordinate))
 800297c:	4b11      	ldr	r3, [pc, #68]	; (80029c4 <HandlePlace+0xa4>)
 800297e:	6818      	ldr	r0, [r3, #0]
 8002980:	f000 fc72 	bl	8003268 <PieceExists>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d106      	bne.n	8002998 <HandlePlace+0x78>
 800298a:	4b0f      	ldr	r3, [pc, #60]	; (80029c8 <HandlePlace+0xa8>)
 800298c:	6818      	ldr	r0, [r3, #0]
 800298e:	f000 fc6b 	bl	8003268 <PieceExists>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d003      	beq.n	80029a0 <HandlePlace+0x80>
	{
		HandlePlaceCastling(placedPiece);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f000 f8a5 	bl	8002ae8 <HandlePlaceCastling>
 800299e:	e002      	b.n	80029a6 <HandlePlace+0x86>
	}

	// Any other move, the last picked up piece is set to this position
	else
	{
		HandlePlaceMove(placedPiece);
 80029a0:	6878      	ldr	r0, [r7, #4]
 80029a2:	f000 f911 	bl	8002bc8 <HandlePlaceMove>
	}

	LastTransitionType = PLACE;
 80029a6:	4b09      	ldr	r3, [pc, #36]	; (80029cc <HandlePlace+0xac>)
 80029a8:	2201      	movs	r2, #1
 80029aa:	701a      	strb	r2, [r3, #0]
}
 80029ac:	bf00      	nop
 80029ae:	3708      	adds	r7, #8
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	20000690 	.word	0x20000690
 80029b8:	200006a0 	.word	0x200006a0
 80029bc:	20000588 	.word	0x20000588
 80029c0:	2000058c 	.word	0x2000058c
 80029c4:	20000698 	.word	0x20000698
 80029c8:	2000069c 	.word	0x2000069c
 80029cc:	20000585 	.word	0x20000585

080029d0 <HandlePlaceIllegalState>:

static void HandlePlaceIllegalState(struct PieceCoordinate placedPiece)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
	for (uint8_t i = 0; i < NumIllegalPieces; i++)
 80029d8:	2300      	movs	r3, #0
 80029da:	73fb      	strb	r3, [r7, #15]
 80029dc:	e01e      	b.n	8002a1c <HandlePlaceIllegalState+0x4c>
	{
		// If placing an illegal piece in it's proper destination, remove it from the illegal pieces array
		if (IsPieceCoordinateSamePosition(IllegalPieces[i].destination, placedPiece))
 80029de:	7bfb      	ldrb	r3, [r7, #15]
 80029e0:	4a15      	ldr	r2, [pc, #84]	; (8002a38 <HandlePlaceIllegalState+0x68>)
 80029e2:	6879      	ldr	r1, [r7, #4]
 80029e4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80029e8:	f000 fd22 	bl	8003430 <IsPieceCoordinateSamePosition>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d011      	beq.n	8002a16 <HandlePlaceIllegalState+0x46>
		{
			SetPiece(placedPiece.row, placedPiece.column, IllegalPieces[i].destination.piece);
 80029f2:	79b8      	ldrb	r0, [r7, #6]
 80029f4:	79f9      	ldrb	r1, [r7, #7]
 80029f6:	7bfb      	ldrb	r3, [r7, #15]
 80029f8:	4a0f      	ldr	r2, [pc, #60]	; (8002a38 <HandlePlaceIllegalState+0x68>)
 80029fa:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80029fe:	f000 fc59 	bl	80032b4 <SetPiece>

			// Remove from illegal pieces array
			RemoveIllegalPiece(i);
 8002a02:	7bfb      	ldrb	r3, [r7, #15]
 8002a04:	4618      	mov	r0, r3
 8002a06:	f000 faed 	bl	8002fe4 <RemoveIllegalPiece>

			// If chessboard is valid, switch turns if flagged to do so
			CheckChessboardValidity(SwitchTurnsAfterLegalState);
 8002a0a:	4b0c      	ldr	r3, [pc, #48]	; (8002a3c <HandlePlaceIllegalState+0x6c>)
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f000 fb16 	bl	8003040 <CheckChessboardValidity>

			return;
 8002a14:	e00c      	b.n	8002a30 <HandlePlaceIllegalState+0x60>
	for (uint8_t i = 0; i < NumIllegalPieces; i++)
 8002a16:	7bfb      	ldrb	r3, [r7, #15]
 8002a18:	3301      	adds	r3, #1
 8002a1a:	73fb      	strb	r3, [r7, #15]
 8002a1c:	4b08      	ldr	r3, [pc, #32]	; (8002a40 <HandlePlaceIllegalState+0x70>)
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	7bfa      	ldrb	r2, [r7, #15]
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d3db      	bcc.n	80029de <HandlePlaceIllegalState+0xe>
		}
	}

	// A piece was placed in an unexpected destination, add it as an illegal piece that must be removed from the board
	AddIllegalPiece(placedPiece, OFFBOARD_PIECE_COORDINATE);
 8002a26:	4b07      	ldr	r3, [pc, #28]	; (8002a44 <HandlePlaceIllegalState+0x74>)
 8002a28:	6819      	ldr	r1, [r3, #0]
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f000 fab6 	bl	8002f9c <AddIllegalPiece>
}
 8002a30:	3710      	adds	r7, #16
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	20000590 	.word	0x20000590
 8002a3c:	20000691 	.word	0x20000691
 8002a40:	20000690 	.word	0x20000690
 8002a44:	20000014 	.word	0x20000014

08002a48 <HandlePlaceNoMove>:

static void HandlePlaceNoMove(struct PieceCoordinate placedPiece)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b092      	sub	sp, #72	; 0x48
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
	SetPiece(placedPiece.row, placedPiece.column, LastPickedUpPiece.piece);
 8002a50:	79bb      	ldrb	r3, [r7, #6]
 8002a52:	79f9      	ldrb	r1, [r7, #7]
 8002a54:	4a0a      	ldr	r2, [pc, #40]	; (8002a80 <HandlePlaceNoMove+0x38>)
 8002a56:	6812      	ldr	r2, [r2, #0]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f000 fc2b 	bl	80032b4 <SetPiece>
	uint8_t board[NUM_ROWS][NUM_COLS] = {0};
 8002a5e:	f107 0308 	add.w	r3, r7, #8
 8002a62:	2240      	movs	r2, #64	; 0x40
 8002a64:	2100      	movs	r1, #0
 8002a66:	4618      	mov	r0, r3
 8002a68:	f006 fe96 	bl	8009798 <memset>
	writeBoardValue(&hspi1, board);
 8002a6c:	f107 0308 	add.w	r3, r7, #8
 8002a70:	4619      	mov	r1, r3
 8002a72:	4804      	ldr	r0, [pc, #16]	; (8002a84 <HandlePlaceNoMove+0x3c>)
 8002a74:	f7fd ff0f 	bl	8000896 <writeBoardValue>
}
 8002a78:	bf00      	nop
 8002a7a:	3748      	adds	r7, #72	; 0x48
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	20000588 	.word	0x20000588
 8002a84:	20001d5c 	.word	0x20001d5c

08002a88 <HandlePlaceKill>:

static void HandlePlaceKill(struct PieceCoordinate placedPiece)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
	SetPiece(placedPiece.row, placedPiece.column, LastPickedUpPiece.piece);
 8002a90:	79bb      	ldrb	r3, [r7, #6]
 8002a92:	79f9      	ldrb	r1, [r7, #7]
 8002a94:	4a11      	ldr	r2, [pc, #68]	; (8002adc <HandlePlaceKill+0x54>)
 8002a96:	6812      	ldr	r2, [r2, #0]
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f000 fc0b 	bl	80032b4 <SetPiece>

	// If player put killer in victim's place, clear PieceToKill
	if (IsPieceCoordinateSamePosition(PieceToKill, placedPiece))
 8002a9e:	4b10      	ldr	r3, [pc, #64]	; (8002ae0 <HandlePlaceKill+0x58>)
 8002aa0:	6879      	ldr	r1, [r7, #4]
 8002aa2:	6818      	ldr	r0, [r3, #0]
 8002aa4:	f000 fcc4 	bl	8003430 <IsPieceCoordinateSamePosition>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d005      	beq.n	8002aba <HandlePlaceKill+0x32>
	{
		ClearPiece(&PieceToKill);
 8002aae:	480c      	ldr	r0, [pc, #48]	; (8002ae0 <HandlePlaceKill+0x58>)
 8002ab0:	f000 fbf0 	bl	8003294 <ClearPiece>
		EndTurn();
 8002ab4:	f000 fbbc 	bl	8003230 <EndTurn>
		struct PieceCoordinate killerDestination = PieceToKill;
		killerDestination.piece = LastPickedUpPiece.piece;
		AddIllegalPiece(placedPiece, killerDestination);
		SwitchTurnsAfterLegalState = 1;
	}
}
 8002ab8:	e00c      	b.n	8002ad4 <HandlePlaceKill+0x4c>
		struct PieceCoordinate killerDestination = PieceToKill;
 8002aba:	4b09      	ldr	r3, [pc, #36]	; (8002ae0 <HandlePlaceKill+0x58>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	60fb      	str	r3, [r7, #12]
		killerDestination.piece = LastPickedUpPiece.piece;
 8002ac0:	4b06      	ldr	r3, [pc, #24]	; (8002adc <HandlePlaceKill+0x54>)
 8002ac2:	881b      	ldrh	r3, [r3, #0]
 8002ac4:	81bb      	strh	r3, [r7, #12]
		AddIllegalPiece(placedPiece, killerDestination);
 8002ac6:	68f9      	ldr	r1, [r7, #12]
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	f000 fa67 	bl	8002f9c <AddIllegalPiece>
		SwitchTurnsAfterLegalState = 1;
 8002ace:	4b05      	ldr	r3, [pc, #20]	; (8002ae4 <HandlePlaceKill+0x5c>)
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	701a      	strb	r2, [r3, #0]
}
 8002ad4:	bf00      	nop
 8002ad6:	3710      	adds	r7, #16
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	20000588 	.word	0x20000588
 8002ae0:	2000058c 	.word	0x2000058c
 8002ae4:	20000691 	.word	0x20000691

08002ae8 <HandlePlaceCastling>:

static void HandlePlaceCastling(struct PieceCoordinate placedPiece)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
	// If placing a piece in the King's expected location, assume it's a king and place it
	if (IsPieceCoordinateSamePosition(ExpectedKingCastleCoordinate, placedPiece))
 8002af0:	4b32      	ldr	r3, [pc, #200]	; (8002bbc <HandlePlaceCastling+0xd4>)
 8002af2:	6879      	ldr	r1, [r7, #4]
 8002af4:	6818      	ldr	r0, [r3, #0]
 8002af6:	f000 fc9b 	bl	8003430 <IsPieceCoordinateSamePosition>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d00a      	beq.n	8002b16 <HandlePlaceCastling+0x2e>
	{
		SetPiece(placedPiece.row, placedPiece.column, ExpectedKingCastleCoordinate.piece);
 8002b00:	79bb      	ldrb	r3, [r7, #6]
 8002b02:	79f9      	ldrb	r1, [r7, #7]
 8002b04:	4a2d      	ldr	r2, [pc, #180]	; (8002bbc <HandlePlaceCastling+0xd4>)
 8002b06:	6812      	ldr	r2, [r2, #0]
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f000 fbd3 	bl	80032b4 <SetPiece>
		ClearPiece(&ExpectedKingCastleCoordinate);
 8002b0e:	482b      	ldr	r0, [pc, #172]	; (8002bbc <HandlePlaceCastling+0xd4>)
 8002b10:	f000 fbc0 	bl	8003294 <ClearPiece>
 8002b14:	e03e      	b.n	8002b94 <HandlePlaceCastling+0xac>
	}
	// If placing a piece in the Rook's expected location, assume it's a rook and place it
	else if (IsPieceCoordinateSamePosition(ExpectedRookCastleCoordinate, placedPiece))
 8002b16:	4b2a      	ldr	r3, [pc, #168]	; (8002bc0 <HandlePlaceCastling+0xd8>)
 8002b18:	6879      	ldr	r1, [r7, #4]
 8002b1a:	6818      	ldr	r0, [r3, #0]
 8002b1c:	f000 fc88 	bl	8003430 <IsPieceCoordinateSamePosition>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d00a      	beq.n	8002b3c <HandlePlaceCastling+0x54>
	{
		SetPiece(placedPiece.row, placedPiece.column, ExpectedRookCastleCoordinate.piece);
 8002b26:	79bb      	ldrb	r3, [r7, #6]
 8002b28:	79f9      	ldrb	r1, [r7, #7]
 8002b2a:	4a25      	ldr	r2, [pc, #148]	; (8002bc0 <HandlePlaceCastling+0xd8>)
 8002b2c:	6812      	ldr	r2, [r2, #0]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f000 fbc0 	bl	80032b4 <SetPiece>
		ClearPiece(&ExpectedRookCastleCoordinate);
 8002b34:	4822      	ldr	r0, [pc, #136]	; (8002bc0 <HandlePlaceCastling+0xd8>)
 8002b36:	f000 fbad 	bl	8003294 <ClearPiece>
 8002b3a:	e02b      	b.n	8002b94 <HandlePlaceCastling+0xac>
	}
	// If placing piece in wrong location
	else
	{
		// If King wasn't already placed in correct spot, put it in the correct spot
		if (PieceExists(ExpectedKingCastleCoordinate))
 8002b3c:	4b1f      	ldr	r3, [pc, #124]	; (8002bbc <HandlePlaceCastling+0xd4>)
 8002b3e:	6818      	ldr	r0, [r3, #0]
 8002b40:	f000 fb92 	bl	8003268 <PieceExists>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d00e      	beq.n	8002b68 <HandlePlaceCastling+0x80>
		{
			SetPiece(placedPiece.row, placedPiece.column, ExpectedKingCastleCoordinate.piece); // Assume the king was placed here (doesn't matter)
 8002b4a:	79bb      	ldrb	r3, [r7, #6]
 8002b4c:	79f9      	ldrb	r1, [r7, #7]
 8002b4e:	4a1b      	ldr	r2, [pc, #108]	; (8002bbc <HandlePlaceCastling+0xd4>)
 8002b50:	6812      	ldr	r2, [r2, #0]
 8002b52:	4618      	mov	r0, r3
 8002b54:	f000 fbae 	bl	80032b4 <SetPiece>
			AddIllegalPiece(placedPiece, ExpectedKingCastleCoordinate);
 8002b58:	4b18      	ldr	r3, [pc, #96]	; (8002bbc <HandlePlaceCastling+0xd4>)
 8002b5a:	6819      	ldr	r1, [r3, #0]
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f000 fa1d 	bl	8002f9c <AddIllegalPiece>
			SwitchTurnsAfterLegalState = 1;
 8002b62:	4b18      	ldr	r3, [pc, #96]	; (8002bc4 <HandlePlaceCastling+0xdc>)
 8002b64:	2201      	movs	r2, #1
 8002b66:	701a      	strb	r2, [r3, #0]
		}

		// If Rook wasn't already placed in correct spot, put it in correct spot
		if (PieceExists(ExpectedRookCastleCoordinate))
 8002b68:	4b15      	ldr	r3, [pc, #84]	; (8002bc0 <HandlePlaceCastling+0xd8>)
 8002b6a:	6818      	ldr	r0, [r3, #0]
 8002b6c:	f000 fb7c 	bl	8003268 <PieceExists>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00e      	beq.n	8002b94 <HandlePlaceCastling+0xac>
		{
			SetPiece(placedPiece.row, placedPiece.column, ExpectedRookCastleCoordinate.piece); // Assume the rook was placed here (doesn't matter)
 8002b76:	79bb      	ldrb	r3, [r7, #6]
 8002b78:	79f9      	ldrb	r1, [r7, #7]
 8002b7a:	4a11      	ldr	r2, [pc, #68]	; (8002bc0 <HandlePlaceCastling+0xd8>)
 8002b7c:	6812      	ldr	r2, [r2, #0]
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f000 fb98 	bl	80032b4 <SetPiece>
			AddIllegalPiece(placedPiece, ExpectedRookCastleCoordinate);
 8002b84:	4b0e      	ldr	r3, [pc, #56]	; (8002bc0 <HandlePlaceCastling+0xd8>)
 8002b86:	6819      	ldr	r1, [r3, #0]
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f000 fa07 	bl	8002f9c <AddIllegalPiece>
			SwitchTurnsAfterLegalState = 1;
 8002b8e:	4b0d      	ldr	r3, [pc, #52]	; (8002bc4 <HandlePlaceCastling+0xdc>)
 8002b90:	2201      	movs	r2, #1
 8002b92:	701a      	strb	r2, [r3, #0]
		}
	}

	// If castling has been fulfilled
	if (!PieceExists(ExpectedKingCastleCoordinate) && !PieceExists(ExpectedRookCastleCoordinate))
 8002b94:	4b09      	ldr	r3, [pc, #36]	; (8002bbc <HandlePlaceCastling+0xd4>)
 8002b96:	6818      	ldr	r0, [r3, #0]
 8002b98:	f000 fb66 	bl	8003268 <PieceExists>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d108      	bne.n	8002bb4 <HandlePlaceCastling+0xcc>
 8002ba2:	4b07      	ldr	r3, [pc, #28]	; (8002bc0 <HandlePlaceCastling+0xd8>)
 8002ba4:	6818      	ldr	r0, [r3, #0]
 8002ba6:	f000 fb5f 	bl	8003268 <PieceExists>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d101      	bne.n	8002bb4 <HandlePlaceCastling+0xcc>
	{
		EndTurn();
 8002bb0:	f000 fb3e 	bl	8003230 <EndTurn>
	}
}
 8002bb4:	bf00      	nop
 8002bb6:	3708      	adds	r7, #8
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	20000698 	.word	0x20000698
 8002bc0:	2000069c 	.word	0x2000069c
 8002bc4:	20000691 	.word	0x20000691

08002bc8 <HandlePlaceMove>:

static void HandlePlaceMove(struct PieceCoordinate placedPiece)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
	uint8_t isMoveValid = ValidateMove(LastPickedUpPiece, placedPiece);
 8002bd0:	4b0e      	ldr	r3, [pc, #56]	; (8002c0c <HandlePlaceMove+0x44>)
 8002bd2:	6879      	ldr	r1, [r7, #4]
 8002bd4:	6818      	ldr	r0, [r3, #0]
 8002bd6:	f000 fa63 	bl	80030a0 <ValidateMove>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	73fb      	strb	r3, [r7, #15]
	SetPiece(placedPiece.row, placedPiece.column, LastPickedUpPiece.piece);
 8002bde:	79bb      	ldrb	r3, [r7, #6]
 8002be0:	79f9      	ldrb	r1, [r7, #7]
 8002be2:	4a0a      	ldr	r2, [pc, #40]	; (8002c0c <HandlePlaceMove+0x44>)
 8002be4:	6812      	ldr	r2, [r2, #0]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f000 fb64 	bl	80032b4 <SetPiece>

	if (isMoveValid)
 8002bec:	7bfb      	ldrb	r3, [r7, #15]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d002      	beq.n	8002bf8 <HandlePlaceMove+0x30>
	{
		EndTurn();
 8002bf2:	f000 fb1d 	bl	8003230 <EndTurn>
	// If move was invalid, put piece back
	else
	{
		AddIllegalPiece(placedPiece, LastPickedUpPiece);
	}
}
 8002bf6:	e004      	b.n	8002c02 <HandlePlaceMove+0x3a>
		AddIllegalPiece(placedPiece, LastPickedUpPiece);
 8002bf8:	4b04      	ldr	r3, [pc, #16]	; (8002c0c <HandlePlaceMove+0x44>)
 8002bfa:	6819      	ldr	r1, [r3, #0]
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	f000 f9cd 	bl	8002f9c <AddIllegalPiece>
}
 8002c02:	bf00      	nop
 8002c04:	3710      	adds	r7, #16
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	20000588 	.word	0x20000588

08002c10 <HandlePlacePromotion>:
{
	PawnToPromote = placedPiece;
}

static void HandlePlacePromotion(struct PieceCoordinate placedPiece)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
	// If placed the promoted piece back into the pawn's old spot, get the PieceType (knight or queen) from the stored button state and set the piece as that type
	if (IsPieceCoordinateSamePosition(placedPiece, PawnToPromote))
 8002c18:	4b10      	ldr	r3, [pc, #64]	; (8002c5c <HandlePlacePromotion+0x4c>)
 8002c1a:	6819      	ldr	r1, [r3, #0]
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f000 fc07 	bl	8003430 <IsPieceCoordinateSamePosition>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d010      	beq.n	8002c4a <HandlePlacePromotion+0x3a>
	{
		/// @todo get button data, and set the right piececoordinate to the right PieceType
		struct Piece promotedPiece = {QUEEN, CurrentTurn};
 8002c28:	2305      	movs	r3, #5
 8002c2a:	733b      	strb	r3, [r7, #12]
 8002c2c:	4b0c      	ldr	r3, [pc, #48]	; (8002c60 <HandlePlacePromotion+0x50>)
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	737b      	strb	r3, [r7, #13]
		SetPiece(placedPiece.row, placedPiece.column, promotedPiece);
 8002c32:	79bb      	ldrb	r3, [r7, #6]
 8002c34:	79f9      	ldrb	r1, [r7, #7]
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f000 fb3b 	bl	80032b4 <SetPiece>
		ClearPiece(&PawnToPromote);
 8002c3e:	4807      	ldr	r0, [pc, #28]	; (8002c5c <HandlePlacePromotion+0x4c>)
 8002c40:	f000 fb28 	bl	8003294 <ClearPiece>
		EndTurn();
 8002c44:	f000 faf4 	bl	8003230 <EndTurn>
	// If player doesn't place the promotion into the pawn's old spot, it must be placed in the right spot
	else
	{
		AddIllegalPiece(placedPiece, PawnToPromote);
	}
}
 8002c48:	e004      	b.n	8002c54 <HandlePlacePromotion+0x44>
		AddIllegalPiece(placedPiece, PawnToPromote);
 8002c4a:	4b04      	ldr	r3, [pc, #16]	; (8002c5c <HandlePlacePromotion+0x4c>)
 8002c4c:	6819      	ldr	r1, [r3, #0]
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	f000 f9a4 	bl	8002f9c <AddIllegalPiece>
}
 8002c54:	bf00      	nop
 8002c56:	3710      	adds	r7, #16
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	200006a0 	.word	0x200006a0
 8002c60:	20000584 	.word	0x20000584

08002c64 <HandlePickup>:



static void HandlePickup(struct PieceCoordinate pickedUpPiece)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
	SetPiece(pickedUpPiece.row, pickedUpPiece.column, EMPTY_PIECE);
 8002c6c:	79bb      	ldrb	r3, [r7, #6]
 8002c6e:	79f9      	ldrb	r1, [r7, #7]
 8002c70:	4a21      	ldr	r2, [pc, #132]	; (8002cf8 <HandlePickup+0x94>)
 8002c72:	6812      	ldr	r2, [r2, #0]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f000 fb1d 	bl	80032b4 <SetPiece>

	// If a piece is picked up during an illegal state, if it's not an illegal piece it is NOW illegal
	if (NumIllegalPieces > 0)
 8002c7a:	4b20      	ldr	r3, [pc, #128]	; (8002cfc <HandlePickup+0x98>)
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d003      	beq.n	8002c8a <HandlePickup+0x26>
	{
		HandlePickupIllegalState(pickedUpPiece);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f000 f846 	bl	8002d14 <HandlePickupIllegalState>
 8002c88:	e02b      	b.n	8002ce2 <HandlePickup+0x7e>
	}

	// If player picked up piece from other team, they will kill it
	else if (pickedUpPiece.piece.owner != CurrentTurn)
 8002c8a:	797a      	ldrb	r2, [r7, #5]
 8002c8c:	4b1c      	ldr	r3, [pc, #112]	; (8002d00 <HandlePickup+0x9c>)
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d003      	beq.n	8002c9c <HandlePickup+0x38>
	{
		HandlePickupPreemptKill(pickedUpPiece);
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f000 f87f 	bl	8002d98 <HandlePickupPreemptKill>
 8002c9a:	e022      	b.n	8002ce2 <HandlePickup+0x7e>
	}

	// If there's a piece to kill, this picked up piece must be able to kill it
	else if (PieceExists(PieceToKill))
 8002c9c:	4b19      	ldr	r3, [pc, #100]	; (8002d04 <HandlePickup+0xa0>)
 8002c9e:	6818      	ldr	r0, [r3, #0]
 8002ca0:	f000 fae2 	bl	8003268 <PieceExists>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d003      	beq.n	8002cb2 <HandlePickup+0x4e>
	{
		HandlePickupKill(pickedUpPiece);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f000 f882 	bl	8002db4 <HandlePickupKill>
 8002cb0:	e017      	b.n	8002ce2 <HandlePickup+0x7e>
	}

	// If there's a pawn to promote, the picked up piece must be this pawn
	else if (PieceExists(PawnToPromote))
 8002cb2:	4b15      	ldr	r3, [pc, #84]	; (8002d08 <HandlePickup+0xa4>)
 8002cb4:	6818      	ldr	r0, [r3, #0]
 8002cb6:	f000 fad7 	bl	8003268 <PieceExists>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d003      	beq.n	8002cc8 <HandlePickup+0x64>
	{
		HandlePickupPromotion(pickedUpPiece);
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f000 f8fd 	bl	8002ec0 <HandlePickupPromotion>
 8002cc6:	e00c      	b.n	8002ce2 <HandlePickup+0x7e>
	}

	// Same team picked up piece twice in a row, so castling is occurring
	else if (DidSameTeamPickupLast(pickedUpPiece.piece))
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f000 fb65 	bl	8003398 <DidSameTeamPickupLast>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d003      	beq.n	8002cdc <HandlePickup+0x78>
	{
		HandlePickupCastling(pickedUpPiece);
 8002cd4:	6878      	ldr	r0, [r7, #4]
 8002cd6:	f000 f88f 	bl	8002df8 <HandlePickupCastling>
 8002cda:	e002      	b.n	8002ce2 <HandlePickup+0x7e>
	}

	// If simple pickup
	else
	{
		HandlePickupMove(pickedUpPiece);
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	f000 f909 	bl	8002ef4 <HandlePickupMove>
	}

	LastPickedUpPiece = pickedUpPiece;
 8002ce2:	4a0a      	ldr	r2, [pc, #40]	; (8002d0c <HandlePickup+0xa8>)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6013      	str	r3, [r2, #0]
	LastTransitionType = PICKUP;
 8002ce8:	4b09      	ldr	r3, [pc, #36]	; (8002d10 <HandlePickup+0xac>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	701a      	strb	r2, [r3, #0]
}
 8002cee:	bf00      	nop
 8002cf0:	3708      	adds	r7, #8
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	2000000c 	.word	0x2000000c
 8002cfc:	20000690 	.word	0x20000690
 8002d00:	20000584 	.word	0x20000584
 8002d04:	2000058c 	.word	0x2000058c
 8002d08:	200006a0 	.word	0x200006a0
 8002d0c:	20000588 	.word	0x20000588
 8002d10:	20000585 	.word	0x20000585

08002d14 <HandlePickupIllegalState>:

static void HandlePickupIllegalState(struct PieceCoordinate pickedUpPiece)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b084      	sub	sp, #16
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
	for (uint8_t i = 0; i < NumIllegalPieces; i++)
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	73fb      	strb	r3, [r7, #15]
 8002d20:	e022      	b.n	8002d68 <HandlePickupIllegalState+0x54>
	{
		// If pickup for illegal piece, let it slide
		if (IsPieceCoordinateEqual(IllegalPieces[i].current, pickedUpPiece))
 8002d22:	7bfb      	ldrb	r3, [r7, #15]
 8002d24:	4a18      	ldr	r2, [pc, #96]	; (8002d88 <HandlePickupIllegalState+0x74>)
 8002d26:	00db      	lsls	r3, r3, #3
 8002d28:	4413      	add	r3, r2
 8002d2a:	6879      	ldr	r1, [r7, #4]
 8002d2c:	6858      	ldr	r0, [r3, #4]
 8002d2e:	f000 fb63 	bl	80033f8 <IsPieceCoordinateEqual>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d014      	beq.n	8002d62 <HandlePickupIllegalState+0x4e>
		{
			// If pickup an illegal piece which is to be removed from the board is picked up, it is no longer illegal
			if (IsPieceCoordinateEqual(IllegalPieces[i].destination, OFFBOARD_PIECE_COORDINATE))
 8002d38:	7bfb      	ldrb	r3, [r7, #15]
 8002d3a:	4914      	ldr	r1, [pc, #80]	; (8002d8c <HandlePickupIllegalState+0x78>)
 8002d3c:	4a12      	ldr	r2, [pc, #72]	; (8002d88 <HandlePickupIllegalState+0x74>)
 8002d3e:	6809      	ldr	r1, [r1, #0]
 8002d40:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8002d44:	f000 fb58 	bl	80033f8 <IsPieceCoordinateEqual>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d017      	beq.n	8002d7e <HandlePickupIllegalState+0x6a>
			{
				// Remove from illegal pieces array
				RemoveIllegalPiece(i);
 8002d4e:	7bfb      	ldrb	r3, [r7, #15]
 8002d50:	4618      	mov	r0, r3
 8002d52:	f000 f947 	bl	8002fe4 <RemoveIllegalPiece>

				// If chessboard is valid, switch turns if flagged to do so
				CheckChessboardValidity(SwitchTurnsAfterLegalState);
 8002d56:	4b0e      	ldr	r3, [pc, #56]	; (8002d90 <HandlePickupIllegalState+0x7c>)
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f000 f970 	bl	8003040 <CheckChessboardValidity>
			}
			return;
 8002d60:	e00d      	b.n	8002d7e <HandlePickupIllegalState+0x6a>
	for (uint8_t i = 0; i < NumIllegalPieces; i++)
 8002d62:	7bfb      	ldrb	r3, [r7, #15]
 8002d64:	3301      	adds	r3, #1
 8002d66:	73fb      	strb	r3, [r7, #15]
 8002d68:	4b0a      	ldr	r3, [pc, #40]	; (8002d94 <HandlePickupIllegalState+0x80>)
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	7bfa      	ldrb	r2, [r7, #15]
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d3d7      	bcc.n	8002d22 <HandlePickupIllegalState+0xe>
		}
	}

	// Player picked up a piece that wasn't illegal, so it must be added as an illegal piece which must be placed back
	AddIllegalPiece(OFFBOARD_PIECE_COORDINATE, pickedUpPiece);
 8002d72:	4b06      	ldr	r3, [pc, #24]	; (8002d8c <HandlePickupIllegalState+0x78>)
 8002d74:	6879      	ldr	r1, [r7, #4]
 8002d76:	6818      	ldr	r0, [r3, #0]
 8002d78:	f000 f910 	bl	8002f9c <AddIllegalPiece>
 8002d7c:	e000      	b.n	8002d80 <HandlePickupIllegalState+0x6c>
			return;
 8002d7e:	bf00      	nop
}
 8002d80:	3710      	adds	r7, #16
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	20000590 	.word	0x20000590
 8002d8c:	20000014 	.word	0x20000014
 8002d90:	20000691 	.word	0x20000691
 8002d94:	20000690 	.word	0x20000690

08002d98 <HandlePickupPreemptKill>:

static void HandlePickupPreemptKill(struct PieceCoordinate pickedUpPiece)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
	PieceToKill = pickedUpPiece;
 8002da0:	4a03      	ldr	r2, [pc, #12]	; (8002db0 <HandlePickupPreemptKill+0x18>)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6013      	str	r3, [r2, #0]
}
 8002da6:	bf00      	nop
 8002da8:	370c      	adds	r7, #12
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bc80      	pop	{r7}
 8002dae:	4770      	bx	lr
 8002db0:	2000058c 	.word	0x2000058c

08002db4 <HandlePickupKill>:

static void HandlePickupKill(struct PieceCoordinate pickedUpPiece)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
	// If piece can't kill PieceToKill, they need to be put back to their initial positions, and PieceToKill is not a piece to kill anymore
	if (!ValidateKill(PieceToKill, pickedUpPiece))
 8002dbc:	4b0c      	ldr	r3, [pc, #48]	; (8002df0 <HandlePickupKill+0x3c>)
 8002dbe:	6879      	ldr	r1, [r7, #4]
 8002dc0:	6818      	ldr	r0, [r3, #0]
 8002dc2:	f000 f951 	bl	8003068 <ValidateKill>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d10d      	bne.n	8002de8 <HandlePickupKill+0x34>
	{
		AddIllegalPiece(OFFBOARD_PIECE_COORDINATE, PieceToKill);
 8002dcc:	4a08      	ldr	r2, [pc, #32]	; (8002df0 <HandlePickupKill+0x3c>)
 8002dce:	4b09      	ldr	r3, [pc, #36]	; (8002df4 <HandlePickupKill+0x40>)
 8002dd0:	6811      	ldr	r1, [r2, #0]
 8002dd2:	6818      	ldr	r0, [r3, #0]
 8002dd4:	f000 f8e2 	bl	8002f9c <AddIllegalPiece>
		AddIllegalPiece(OFFBOARD_PIECE_COORDINATE, pickedUpPiece);
 8002dd8:	4b06      	ldr	r3, [pc, #24]	; (8002df4 <HandlePickupKill+0x40>)
 8002dda:	6879      	ldr	r1, [r7, #4]
 8002ddc:	6818      	ldr	r0, [r3, #0]
 8002dde:	f000 f8dd 	bl	8002f9c <AddIllegalPiece>
		ClearPiece(&PieceToKill);
 8002de2:	4803      	ldr	r0, [pc, #12]	; (8002df0 <HandlePickupKill+0x3c>)
 8002de4:	f000 fa56 	bl	8003294 <ClearPiece>
	}
}
 8002de8:	bf00      	nop
 8002dea:	3708      	adds	r7, #8
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	2000058c 	.word	0x2000058c
 8002df4:	20000014 	.word	0x20000014

08002df8 <HandlePickupCastling>:

static void HandlePickupCastling(struct PieceCoordinate pickedUpPiece)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
	struct PieceCoordinate rook;
	struct PieceCoordinate king;

	if (pickedUpPiece.piece.type == ROOK && LastPickedUpPiece.piece.type == KING)
 8002e00:	793b      	ldrb	r3, [r7, #4]
 8002e02:	2b04      	cmp	r3, #4
 8002e04:	d109      	bne.n	8002e1a <HandlePickupCastling+0x22>
 8002e06:	4b2a      	ldr	r3, [pc, #168]	; (8002eb0 <HandlePickupCastling+0xb8>)
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	2b06      	cmp	r3, #6
 8002e0c:	d105      	bne.n	8002e1a <HandlePickupCastling+0x22>
	{
		rook = pickedUpPiece;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	617b      	str	r3, [r7, #20]
		king = LastPickedUpPiece;
 8002e12:	4b27      	ldr	r3, [pc, #156]	; (8002eb0 <HandlePickupCastling+0xb8>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	613b      	str	r3, [r7, #16]
 8002e18:	e018      	b.n	8002e4c <HandlePickupCastling+0x54>
	}
	else if (pickedUpPiece.piece.type == KING && LastPickedUpPiece.piece.type == ROOK)
 8002e1a:	793b      	ldrb	r3, [r7, #4]
 8002e1c:	2b06      	cmp	r3, #6
 8002e1e:	d109      	bne.n	8002e34 <HandlePickupCastling+0x3c>
 8002e20:	4b23      	ldr	r3, [pc, #140]	; (8002eb0 <HandlePickupCastling+0xb8>)
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	2b04      	cmp	r3, #4
 8002e26:	d105      	bne.n	8002e34 <HandlePickupCastling+0x3c>
	{
		rook = LastPickedUpPiece;
 8002e28:	4b21      	ldr	r3, [pc, #132]	; (8002eb0 <HandlePickupCastling+0xb8>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	617b      	str	r3, [r7, #20]
		king = pickedUpPiece;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	613b      	str	r3, [r7, #16]
 8002e32:	e00b      	b.n	8002e4c <HandlePickupCastling+0x54>
	}
	// If the past two picked up pieces aren't a king and rook, put them back
	else
	{
		AddIllegalPiece(OFFBOARD_PIECE_COORDINATE, pickedUpPiece);
 8002e34:	4b1f      	ldr	r3, [pc, #124]	; (8002eb4 <HandlePickupCastling+0xbc>)
 8002e36:	6879      	ldr	r1, [r7, #4]
 8002e38:	6818      	ldr	r0, [r3, #0]
 8002e3a:	f000 f8af 	bl	8002f9c <AddIllegalPiece>
		AddIllegalPiece(OFFBOARD_PIECE_COORDINATE, LastPickedUpPiece);
 8002e3e:	4a1c      	ldr	r2, [pc, #112]	; (8002eb0 <HandlePickupCastling+0xb8>)
 8002e40:	4b1c      	ldr	r3, [pc, #112]	; (8002eb4 <HandlePickupCastling+0xbc>)
 8002e42:	6811      	ldr	r1, [r2, #0]
 8002e44:	6818      	ldr	r0, [r3, #0]
 8002e46:	f000 f8a9 	bl	8002f9c <AddIllegalPiece>
		return;
 8002e4a:	e02e      	b.n	8002eaa <HandlePickupCastling+0xb2>
	}

	if (ValidateCastling(rook, king))
 8002e4c:	6939      	ldr	r1, [r7, #16]
 8002e4e:	6978      	ldr	r0, [r7, #20]
 8002e50:	f000 f934 	bl	80030bc <ValidateCastling>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d01c      	beq.n	8002e94 <HandlePickupCastling+0x9c>
	{
		struct PieceCoordinate expectedKingPieceCoordinate;
		struct PieceCoordinate expectedRookPieceCoordinate;
		CalculateCastlingPositions(rook, &expectedKingPieceCoordinate, &expectedRookPieceCoordinate);
 8002e5a:	f107 0208 	add.w	r2, r7, #8
 8002e5e:	f107 030c 	add.w	r3, r7, #12
 8002e62:	4619      	mov	r1, r3
 8002e64:	6978      	ldr	r0, [r7, #20]
 8002e66:	f7fe ffaf 	bl	8001dc8 <CalculateCastlingPositions>

		// If castling won't result in a self-check then it's valid so copy to globals. Otherwise fall through to AddIllegalPiece.
		if (!WillResultInSelfCheck(rook, expectedRookPieceCoordinate) && !WillResultInSelfCheck(king, expectedKingPieceCoordinate))
 8002e6a:	68b9      	ldr	r1, [r7, #8]
 8002e6c:	6978      	ldr	r0, [r7, #20]
 8002e6e:	f7fe fe71 	bl	8001b54 <WillResultInSelfCheck>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d10d      	bne.n	8002e94 <HandlePickupCastling+0x9c>
 8002e78:	68f9      	ldr	r1, [r7, #12]
 8002e7a:	6938      	ldr	r0, [r7, #16]
 8002e7c:	f7fe fe6a 	bl	8001b54 <WillResultInSelfCheck>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d106      	bne.n	8002e94 <HandlePickupCastling+0x9c>
		{
			ExpectedKingCastleCoordinate = expectedKingPieceCoordinate;
 8002e86:	4a0c      	ldr	r2, [pc, #48]	; (8002eb8 <HandlePickupCastling+0xc0>)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6013      	str	r3, [r2, #0]
			ExpectedRookCastleCoordinate = expectedRookPieceCoordinate;
 8002e8c:	4a0b      	ldr	r2, [pc, #44]	; (8002ebc <HandlePickupCastling+0xc4>)
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	6013      	str	r3, [r2, #0]
 8002e92:	e00a      	b.n	8002eaa <HandlePickupCastling+0xb2>
			return;
		}
	}

	AddIllegalPiece(OFFBOARD_PIECE_COORDINATE, pickedUpPiece);
 8002e94:	4b07      	ldr	r3, [pc, #28]	; (8002eb4 <HandlePickupCastling+0xbc>)
 8002e96:	6879      	ldr	r1, [r7, #4]
 8002e98:	6818      	ldr	r0, [r3, #0]
 8002e9a:	f000 f87f 	bl	8002f9c <AddIllegalPiece>
	AddIllegalPiece(OFFBOARD_PIECE_COORDINATE, LastPickedUpPiece);
 8002e9e:	4a04      	ldr	r2, [pc, #16]	; (8002eb0 <HandlePickupCastling+0xb8>)
 8002ea0:	4b04      	ldr	r3, [pc, #16]	; (8002eb4 <HandlePickupCastling+0xbc>)
 8002ea2:	6811      	ldr	r1, [r2, #0]
 8002ea4:	6818      	ldr	r0, [r3, #0]
 8002ea6:	f000 f879 	bl	8002f9c <AddIllegalPiece>
}
 8002eaa:	3718      	adds	r7, #24
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	20000588 	.word	0x20000588
 8002eb4:	20000014 	.word	0x20000014
 8002eb8:	20000698 	.word	0x20000698
 8002ebc:	2000069c 	.word	0x2000069c

08002ec0 <HandlePickupPromotion>:

static void HandlePickupPromotion(struct PieceCoordinate pickedUpPiece)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
	// All picked up pieces during a promotion must be the PawnToPromote, otherwise they must be placed back
	if (!IsPieceCoordinateEqual(pickedUpPiece, PawnToPromote))
 8002ec8:	4b08      	ldr	r3, [pc, #32]	; (8002eec <HandlePickupPromotion+0x2c>)
 8002eca:	6819      	ldr	r1, [r3, #0]
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f000 fa93 	bl	80033f8 <IsPieceCoordinateEqual>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d104      	bne.n	8002ee2 <HandlePickupPromotion+0x22>
	{
		AddIllegalPiece(OFFBOARD_PIECE_COORDINATE, pickedUpPiece);
 8002ed8:	4b05      	ldr	r3, [pc, #20]	; (8002ef0 <HandlePickupPromotion+0x30>)
 8002eda:	6879      	ldr	r1, [r7, #4]
 8002edc:	6818      	ldr	r0, [r3, #0]
 8002ede:	f000 f85d 	bl	8002f9c <AddIllegalPiece>
	}
}
 8002ee2:	bf00      	nop
 8002ee4:	3708      	adds	r7, #8
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	200006a0 	.word	0x200006a0
 8002ef0:	20000014 	.word	0x20000014

08002ef4 <HandlePickupMove>:

static void HandlePickupMove(struct PieceCoordinate pickedUpPiece)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b0a2      	sub	sp, #136	; 0x88
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
	// If this piece isn't owned by the current team, then they must put it back down
	if (pickedUpPiece.piece.owner != CurrentTurn)
 8002efc:	797a      	ldrb	r2, [r7, #5]
 8002efe:	4b24      	ldr	r3, [pc, #144]	; (8002f90 <HandlePickupMove+0x9c>)
 8002f00:	781b      	ldrb	r3, [r3, #0]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d005      	beq.n	8002f12 <HandlePickupMove+0x1e>
	{
		AddIllegalPiece(EMPTY_PIECE_COORDINATE, pickedUpPiece);
 8002f06:	4b23      	ldr	r3, [pc, #140]	; (8002f94 <HandlePickupMove+0xa0>)
 8002f08:	6879      	ldr	r1, [r7, #4]
 8002f0a:	6818      	ldr	r0, [r3, #0]
 8002f0c:	f000 f846 	bl	8002f9c <AddIllegalPiece>
			struct Coordinate legalPath = allLegalPaths[i];
			board[legalPath.row][legalPath.column] = 1;
		}
		writeBoardValue(&hspi1, board);
	}
}
 8002f10:	e039      	b.n	8002f86 <HandlePickupMove+0x92>
		CalculateAllLegalPathsAndChecks(pickedUpPiece, allLegalPaths, &numLegalPaths);
 8002f12:	f107 0286 	add.w	r2, r7, #134	; 0x86
 8002f16:	f107 030c 	add.w	r3, r7, #12
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f7fe fa03 	bl	8001328 <CalculateAllLegalPathsAndChecks>
		uint8_t board[NUM_ROWS][NUM_COLS] = {0};
 8002f22:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002f26:	2240      	movs	r2, #64	; 0x40
 8002f28:	2100      	movs	r1, #0
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f006 fc34 	bl	8009798 <memset>
		for(uint8_t i = 0; i < numLegalPaths; i++)
 8002f30:	2300      	movs	r3, #0
 8002f32:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8002f36:	e01a      	b.n	8002f6e <HandlePickupMove+0x7a>
			struct Coordinate legalPath = allLegalPaths[i];
 8002f38:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002f42:	4413      	add	r3, r2
 8002f44:	f833 3c7c 	ldrh.w	r3, [r3, #-124]
 8002f48:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
			board[legalPath.row][legalPath.column] = 1;
 8002f4c:	f997 3084 	ldrsb.w	r3, [r7, #132]	; 0x84
 8002f50:	f997 2085 	ldrsb.w	r2, [r7, #133]	; 0x85
 8002f54:	00db      	lsls	r3, r3, #3
 8002f56:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8002f5a:	440b      	add	r3, r1
 8002f5c:	4413      	add	r3, r2
 8002f5e:	3b44      	subs	r3, #68	; 0x44
 8002f60:	2201      	movs	r2, #1
 8002f62:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < numLegalPaths; i++)
 8002f64:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8002f68:	3301      	adds	r3, #1
 8002f6a:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8002f6e:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8002f72:	f897 2087 	ldrb.w	r2, [r7, #135]	; 0x87
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d3de      	bcc.n	8002f38 <HandlePickupMove+0x44>
		writeBoardValue(&hspi1, board);
 8002f7a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002f7e:	4619      	mov	r1, r3
 8002f80:	4805      	ldr	r0, [pc, #20]	; (8002f98 <HandlePickupMove+0xa4>)
 8002f82:	f7fd fc88 	bl	8000896 <writeBoardValue>
}
 8002f86:	bf00      	nop
 8002f88:	3788      	adds	r7, #136	; 0x88
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	20000584 	.word	0x20000584
 8002f94:	20000010 	.word	0x20000010
 8002f98:	20001d5c 	.word	0x20001d5c

08002f9c <AddIllegalPiece>:

/**
 * @brief Put an illegal piece in the IllegalPieceDestinations array. Destination is the correct destination of the piece and Current is the current position of the piece.
 */
static void AddIllegalPiece(struct PieceCoordinate current, struct PieceCoordinate destination)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	6039      	str	r1, [r7, #0]
	current.piece = destination.piece;
 8002fa6:	883b      	ldrh	r3, [r7, #0]
 8002fa8:	80bb      	strh	r3, [r7, #4]

	IllegalPieces[NumIllegalPieces].current = current;
 8002faa:	4b0c      	ldr	r3, [pc, #48]	; (8002fdc <AddIllegalPiece+0x40>)
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	4a0c      	ldr	r2, [pc, #48]	; (8002fe0 <AddIllegalPiece+0x44>)
 8002fb0:	00db      	lsls	r3, r3, #3
 8002fb2:	4413      	add	r3, r2
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	605a      	str	r2, [r3, #4]
	IllegalPieces[NumIllegalPieces].destination = destination;
 8002fb8:	4b08      	ldr	r3, [pc, #32]	; (8002fdc <AddIllegalPiece+0x40>)
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	4a08      	ldr	r2, [pc, #32]	; (8002fe0 <AddIllegalPiece+0x44>)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	NumIllegalPieces++;
 8002fc6:	4b05      	ldr	r3, [pc, #20]	; (8002fdc <AddIllegalPiece+0x40>)
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	3301      	adds	r3, #1
 8002fcc:	b2da      	uxtb	r2, r3
 8002fce:	4b03      	ldr	r3, [pc, #12]	; (8002fdc <AddIllegalPiece+0x40>)
 8002fd0:	701a      	strb	r2, [r3, #0]
}
 8002fd2:	bf00      	nop
 8002fd4:	370c      	adds	r7, #12
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bc80      	pop	{r7}
 8002fda:	4770      	bx	lr
 8002fdc:	20000690 	.word	0x20000690
 8002fe0:	20000590 	.word	0x20000590

08002fe4 <RemoveIllegalPiece>:

/**
 * @brief Remove illegal piece from IllegalPieces array given its index
 */
static void RemoveIllegalPiece(uint8_t index)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	4603      	mov	r3, r0
 8002fec:	71fb      	strb	r3, [r7, #7]
	NumIllegalPieces--;
 8002fee:	4b12      	ldr	r3, [pc, #72]	; (8003038 <RemoveIllegalPiece+0x54>)
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	3b01      	subs	r3, #1
 8002ff4:	b2da      	uxtb	r2, r3
 8002ff6:	4b10      	ldr	r3, [pc, #64]	; (8003038 <RemoveIllegalPiece+0x54>)
 8002ff8:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = index; i < NumIllegalPieces; i++)
 8002ffa:	79fb      	ldrb	r3, [r7, #7]
 8002ffc:	73fb      	strb	r3, [r7, #15]
 8002ffe:	e00f      	b.n	8003020 <RemoveIllegalPiece+0x3c>
	{
		IllegalPieces[i] = IllegalPieces[i + 1];
 8003000:	7bfb      	ldrb	r3, [r7, #15]
 8003002:	1c5a      	adds	r2, r3, #1
 8003004:	7bfb      	ldrb	r3, [r7, #15]
 8003006:	480d      	ldr	r0, [pc, #52]	; (800303c <RemoveIllegalPiece+0x58>)
 8003008:	490c      	ldr	r1, [pc, #48]	; (800303c <RemoveIllegalPiece+0x58>)
 800300a:	00db      	lsls	r3, r3, #3
 800300c:	4403      	add	r3, r0
 800300e:	00d2      	lsls	r2, r2, #3
 8003010:	440a      	add	r2, r1
 8003012:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003016:	e883 0003 	stmia.w	r3, {r0, r1}
	for (uint8_t i = index; i < NumIllegalPieces; i++)
 800301a:	7bfb      	ldrb	r3, [r7, #15]
 800301c:	3301      	adds	r3, #1
 800301e:	73fb      	strb	r3, [r7, #15]
 8003020:	4b05      	ldr	r3, [pc, #20]	; (8003038 <RemoveIllegalPiece+0x54>)
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	7bfa      	ldrb	r2, [r7, #15]
 8003026:	429a      	cmp	r2, r3
 8003028:	d3ea      	bcc.n	8003000 <RemoveIllegalPiece+0x1c>
	}
}
 800302a:	bf00      	nop
 800302c:	bf00      	nop
 800302e:	3714      	adds	r7, #20
 8003030:	46bd      	mov	sp, r7
 8003032:	bc80      	pop	{r7}
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	20000690 	.word	0x20000690
 800303c:	20000590 	.word	0x20000590

08003040 <CheckChessboardValidity>:

/**
 * @brief Check if chessboard is valid and switch turns if flagged to do so
 */
static void CheckChessboardValidity(uint8_t switchTurns)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
 8003046:	4603      	mov	r3, r0
 8003048:	71fb      	strb	r3, [r7, #7]
	if (NumIllegalPieces == 0)
 800304a:	4b06      	ldr	r3, [pc, #24]	; (8003064 <CheckChessboardValidity+0x24>)
 800304c:	781b      	ldrb	r3, [r3, #0]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d104      	bne.n	800305c <CheckChessboardValidity+0x1c>
	{
		if (switchTurns)
 8003052:	79fb      	ldrb	r3, [r7, #7]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d001      	beq.n	800305c <CheckChessboardValidity+0x1c>
		{
			EndTurn();
 8003058:	f000 f8ea 	bl	8003230 <EndTurn>
		}
	}
}
 800305c:	bf00      	nop
 800305e:	3708      	adds	r7, #8
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	20000690 	.word	0x20000690

08003068 <ValidateKill>:
/**
 * @brief Return 1 if the given killer can take the victim, 0 otherwise. If the victim cannot be killed, then this is an illegal/impossible kill
 * so the victim and killer must return to their original spots, and a new move must be done.
 */
static uint8_t ValidateKill(struct PieceCoordinate victim, struct PieceCoordinate killer)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
	// Temporarily add back victim and then check if it can be killed (need to be done for PAWN)
	SetPieceCoordinate(victim);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f000 f936 	bl	80032e4 <SetPieceCoordinate>

	uint8_t valid = ValidateMove(killer, victim);
 8003078:	6879      	ldr	r1, [r7, #4]
 800307a:	6838      	ldr	r0, [r7, #0]
 800307c:	f000 f810 	bl	80030a0 <ValidateMove>
 8003080:	4603      	mov	r3, r0
 8003082:	73fb      	strb	r3, [r7, #15]

	// Clear victim again
	victim.piece = EMPTY_PIECE;
 8003084:	4b05      	ldr	r3, [pc, #20]	; (800309c <ValidateKill+0x34>)
 8003086:	881b      	ldrh	r3, [r3, #0]
 8003088:	80bb      	strh	r3, [r7, #4]
	SetPieceCoordinate(victim);
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f000 f92a 	bl	80032e4 <SetPieceCoordinate>

	return valid;
 8003090:	7bfb      	ldrb	r3, [r7, #15]
}
 8003092:	4618      	mov	r0, r3
 8003094:	3710      	adds	r7, #16
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	2000000c 	.word	0x2000000c

080030a0 <ValidateMove>:
/**
 * @brief Return 1 if the "to" is in the legal paths for "from", 0 otherwise. If the move is invalid, then the "from" must be placed back
 * in its original spot, and a new move must be done.
 */
static uint8_t ValidateMove(struct PieceCoordinate from, struct PieceCoordinate to)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
	return IsLegalMove(from, to);
 80030aa:	6839      	ldr	r1, [r7, #0]
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f7fe f8c3 	bl	8001238 <IsLegalMove>
 80030b2:	4603      	mov	r3, r0
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3708      	adds	r7, #8
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <ValidateCastling>:

/**
 * @brief Return 1 if the given rook can castle with the given king. If not, they should return to their original positions.
 */
static uint8_t ValidateCastling(struct PieceCoordinate rook, struct PieceCoordinate king)
{
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
	// If white king can castle and the king and rook are in the starting row
	if (king.row == 0 && rook.row == 0 && CanWhiteKingCastle)
 80030c6:	78bb      	ldrb	r3, [r7, #2]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d119      	bne.n	8003100 <ValidateCastling+0x44>
 80030cc:	79bb      	ldrb	r3, [r7, #6]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d116      	bne.n	8003100 <ValidateCastling+0x44>
 80030d2:	4b1d      	ldr	r3, [pc, #116]	; (8003148 <ValidateCastling+0x8c>)
 80030d4:	781b      	ldrb	r3, [r3, #0]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d012      	beq.n	8003100 <ValidateCastling+0x44>
	{
		return (rook.column == 0 && CanA1Castle) || (rook.column == 7 && CanH1Castle);
 80030da:	79fb      	ldrb	r3, [r7, #7]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d103      	bne.n	80030e8 <ValidateCastling+0x2c>
 80030e0:	4b1a      	ldr	r3, [pc, #104]	; (800314c <ValidateCastling+0x90>)
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d106      	bne.n	80030f6 <ValidateCastling+0x3a>
 80030e8:	79fb      	ldrb	r3, [r7, #7]
 80030ea:	2b07      	cmp	r3, #7
 80030ec:	d105      	bne.n	80030fa <ValidateCastling+0x3e>
 80030ee:	4b18      	ldr	r3, [pc, #96]	; (8003150 <ValidateCastling+0x94>)
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d001      	beq.n	80030fa <ValidateCastling+0x3e>
 80030f6:	2301      	movs	r3, #1
 80030f8:	e000      	b.n	80030fc <ValidateCastling+0x40>
 80030fa:	2300      	movs	r3, #0
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	e01d      	b.n	800313c <ValidateCastling+0x80>
	}
	// If black king can castle and the king and rook are in the starting row
	else if (king.row == 7 && rook.row == 7 && CanBlackKingCastle)
 8003100:	78bb      	ldrb	r3, [r7, #2]
 8003102:	2b07      	cmp	r3, #7
 8003104:	d119      	bne.n	800313a <ValidateCastling+0x7e>
 8003106:	79bb      	ldrb	r3, [r7, #6]
 8003108:	2b07      	cmp	r3, #7
 800310a:	d116      	bne.n	800313a <ValidateCastling+0x7e>
 800310c:	4b11      	ldr	r3, [pc, #68]	; (8003154 <ValidateCastling+0x98>)
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d012      	beq.n	800313a <ValidateCastling+0x7e>
	{
		return (rook.column == 0 && CanA8Castle) || (rook.column == 7 && CanH8Castle);
 8003114:	79fb      	ldrb	r3, [r7, #7]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d103      	bne.n	8003122 <ValidateCastling+0x66>
 800311a:	4b0f      	ldr	r3, [pc, #60]	; (8003158 <ValidateCastling+0x9c>)
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d106      	bne.n	8003130 <ValidateCastling+0x74>
 8003122:	79fb      	ldrb	r3, [r7, #7]
 8003124:	2b07      	cmp	r3, #7
 8003126:	d105      	bne.n	8003134 <ValidateCastling+0x78>
 8003128:	4b0c      	ldr	r3, [pc, #48]	; (800315c <ValidateCastling+0xa0>)
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <ValidateCastling+0x78>
 8003130:	2301      	movs	r3, #1
 8003132:	e000      	b.n	8003136 <ValidateCastling+0x7a>
 8003134:	2300      	movs	r3, #0
 8003136:	b2db      	uxtb	r3, r3
 8003138:	e000      	b.n	800313c <ValidateCastling+0x80>
	}
	return 0;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	370c      	adds	r7, #12
 8003140:	46bd      	mov	sp, r7
 8003142:	bc80      	pop	{r7}
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	20000696 	.word	0x20000696
 800314c:	20000692 	.word	0x20000692
 8003150:	20000693 	.word	0x20000693
 8003154:	20000697 	.word	0x20000697
 8003158:	20000694 	.word	0x20000694
 800315c:	20000695 	.word	0x20000695

08003160 <ValidateStartPositions>:

uint8_t ValidateStartPositions()
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b092      	sub	sp, #72	; 0x48
 8003164:	af00      	add	r7, sp, #0
	uint8_t thing[8][8] = {0};
 8003166:	1d3b      	adds	r3, r7, #4
 8003168:	2240      	movs	r2, #64	; 0x40
 800316a:	2100      	movs	r1, #0
 800316c:	4618      	mov	r0, r3
 800316e:	f006 fb13 	bl	8009798 <memset>
	for (uint8_t columnNumber = 0; columnNumber < NUM_COLS; columnNumber++)
 8003172:	2300      	movs	r3, #0
 8003174:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8003178:	e04f      	b.n	800321a <ValidateStartPositions+0xba>
	{
		WriteColumn(columnNumber);
 800317a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800317e:	4618      	mov	r0, r3
 8003180:	f7ff fac0 	bl	8002704 <WriteColumn>
		for (uint8_t rowNumber = 0; rowNumber < NUM_ROWS; rowNumber++)
 8003184:	2300      	movs	r3, #0
 8003186:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 800318a:	e03d      	b.n	8003208 <ValidateStartPositions+0xa8>
		{
			GPIO_PinState cellValue = ReadRow(rowNumber);
 800318c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003190:	4618      	mov	r0, r3
 8003192:	f7ff fae5 	bl	8002760 <ReadRow>
 8003196:	4603      	mov	r3, r0
 8003198:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
			thing[rowNumber][columnNumber] = cellValue;
 800319c:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80031a0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80031a4:	00d2      	lsls	r2, r2, #3
 80031a6:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80031aa:	440a      	add	r2, r1
 80031ac:	4413      	add	r3, r2
 80031ae:	3b44      	subs	r3, #68	; 0x44
 80031b0:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80031b4:	701a      	strb	r2, [r3, #0]

			if(cellValue == GPIO_PIN_SET && INITIAL_CHESSBOARD[rowNumber][columnNumber].type == NONE)
 80031b6:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d10d      	bne.n	80031da <ValidateStartPositions+0x7a>
 80031be:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80031c2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80031c6:	4919      	ldr	r1, [pc, #100]	; (800322c <ValidateStartPositions+0xcc>)
 80031c8:	00d2      	lsls	r2, r2, #3
 80031ca:	4413      	add	r3, r2
 80031cc:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <ValidateStartPositions+0x7a>
			{
				return 0;
 80031d6:	2300      	movs	r3, #0
 80031d8:	e024      	b.n	8003224 <ValidateStartPositions+0xc4>
			}

			if(cellValue == GPIO_PIN_RESET && INITIAL_CHESSBOARD[rowNumber][columnNumber].type != NONE)
 80031da:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d10d      	bne.n	80031fe <ValidateStartPositions+0x9e>
 80031e2:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80031e6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80031ea:	4910      	ldr	r1, [pc, #64]	; (800322c <ValidateStartPositions+0xcc>)
 80031ec:	00d2      	lsls	r2, r2, #3
 80031ee:	4413      	add	r3, r2
 80031f0:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <ValidateStartPositions+0x9e>
			{
				return 0;
 80031fa:	2300      	movs	r3, #0
 80031fc:	e012      	b.n	8003224 <ValidateStartPositions+0xc4>
		for (uint8_t rowNumber = 0; rowNumber < NUM_ROWS; rowNumber++)
 80031fe:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003202:	3301      	adds	r3, #1
 8003204:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8003208:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800320c:	2b07      	cmp	r3, #7
 800320e:	d9bd      	bls.n	800318c <ValidateStartPositions+0x2c>
	for (uint8_t columnNumber = 0; columnNumber < NUM_COLS; columnNumber++)
 8003210:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003214:	3301      	adds	r3, #1
 8003216:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800321a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800321e:	2b07      	cmp	r3, #7
 8003220:	d9ab      	bls.n	800317a <ValidateStartPositions+0x1a>
			}
		}
	}

	return 1;
 8003222:	2301      	movs	r3, #1
}
 8003224:	4618      	mov	r0, r3
 8003226:	3748      	adds	r7, #72	; 0x48
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}
 800322c:	20000018 	.word	0x20000018

08003230 <EndTurn>:

	writeBoardValue(&hspi1, board);
}

static void EndTurn()
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b090      	sub	sp, #64	; 0x40
 8003234:	af00      	add	r7, sp, #0
		return;
	}
#endif // !TEST

	// Turn LEDs off
	uint8_t LEDs[NUM_ROWS][NUM_COLS] = {0};
 8003236:	463b      	mov	r3, r7
 8003238:	2240      	movs	r2, #64	; 0x40
 800323a:	2100      	movs	r1, #0
 800323c:	4618      	mov	r0, r3
 800323e:	f006 faab 	bl	8009798 <memset>
	writeBoardValue(&hspi1, LEDs);
 8003242:	463b      	mov	r3, r7
 8003244:	4619      	mov	r1, r3
 8003246:	4806      	ldr	r0, [pc, #24]	; (8003260 <EndTurn+0x30>)
 8003248:	f7fd fb25 	bl	8000896 <writeBoardValue>
	// Switch teams
	CurrentTurn = CurrentTurn == WHITE ? BLACK : WHITE;
#endif // !TEST

	// Invoke PathFinder to store all legal moves for this team
	CalculateTeamsLegalMoves(CurrentTurn);
 800324c:	4b05      	ldr	r3, [pc, #20]	; (8003264 <EndTurn+0x34>)
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	4618      	mov	r0, r3
 8003252:	f7fd ff4d 	bl	80010f0 <CalculateTeamsLegalMoves>
}
 8003256:	bf00      	nop
 8003258:	3740      	adds	r7, #64	; 0x40
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	20001d5c 	.word	0x20001d5c
 8003264:	20000584 	.word	0x20000584

08003268 <PieceExists>:
	uint8_t finalRow = CurrentTurn == WHITE ? 7 : 0;
	return (pieceCoordinate.piece.owner == CurrentTurn) && (pieceCoordinate.piece.type == PAWN) && (pieceCoordinate.row == finalRow);
}

inline uint8_t PieceExists(struct PieceCoordinate pieceCoordinate)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
	return !IsPieceCoordinateEqual(pieceCoordinate, EMPTY_PIECE_COORDINATE);
 8003270:	4b07      	ldr	r3, [pc, #28]	; (8003290 <PieceExists+0x28>)
 8003272:	6819      	ldr	r1, [r3, #0]
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f000 f8bf 	bl	80033f8 <IsPieceCoordinateEqual>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	bf0c      	ite	eq
 8003280:	2301      	moveq	r3, #1
 8003282:	2300      	movne	r3, #0
 8003284:	b2db      	uxtb	r3, r3
}
 8003286:	4618      	mov	r0, r3
 8003288:	3708      	adds	r7, #8
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	20000010 	.word	0x20000010

08003294 <ClearPiece>:

inline void ClearPiece(struct PieceCoordinate* pieceCoordinate)
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
	*pieceCoordinate = EMPTY_PIECE_COORDINATE;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4a04      	ldr	r2, [pc, #16]	; (80032b0 <ClearPiece+0x1c>)
 80032a0:	6810      	ldr	r0, [r2, #0]
 80032a2:	6018      	str	r0, [r3, #0]
}
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bc80      	pop	{r7}
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	20000010 	.word	0x20000010

080032b4 <SetPiece>:

inline void SetPiece(uint8_t row, uint8_t column, struct Piece piece)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	4603      	mov	r3, r0
 80032bc:	803a      	strh	r2, [r7, #0]
 80032be:	71fb      	strb	r3, [r7, #7]
 80032c0:	460b      	mov	r3, r1
 80032c2:	71bb      	strb	r3, [r7, #6]
	Chessboard[row][column] = piece;
 80032c4:	79fa      	ldrb	r2, [r7, #7]
 80032c6:	79bb      	ldrb	r3, [r7, #6]
 80032c8:	4905      	ldr	r1, [pc, #20]	; (80032e0 <SetPiece+0x2c>)
 80032ca:	00d2      	lsls	r2, r2, #3
 80032cc:	4413      	add	r3, r2
 80032ce:	883a      	ldrh	r2, [r7, #0]
 80032d0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 80032d4:	bf00      	nop
 80032d6:	370c      	adds	r7, #12
 80032d8:	46bd      	mov	sp, r7
 80032da:	bc80      	pop	{r7}
 80032dc:	4770      	bx	lr
 80032de:	bf00      	nop
 80032e0:	20000504 	.word	0x20000504

080032e4 <SetPieceCoordinate>:

inline void SetPieceCoordinate(struct PieceCoordinate pieceCoordinate)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
	Chessboard[pieceCoordinate.row][pieceCoordinate.column] = pieceCoordinate.piece;
 80032ec:	79bb      	ldrb	r3, [r7, #6]
 80032ee:	79fa      	ldrb	r2, [r7, #7]
 80032f0:	4905      	ldr	r1, [pc, #20]	; (8003308 <SetPieceCoordinate+0x24>)
 80032f2:	00db      	lsls	r3, r3, #3
 80032f4:	4413      	add	r3, r2
 80032f6:	88ba      	ldrh	r2, [r7, #4]
 80032f8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 80032fc:	bf00      	nop
 80032fe:	370c      	adds	r7, #12
 8003300:	46bd      	mov	sp, r7
 8003302:	bc80      	pop	{r7}
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
 8003308:	20000504 	.word	0x20000504

0800330c <GetPiece>:

inline struct Piece GetPiece(uint8_t row, uint8_t column)
{
 800330c:	b480      	push	{r7}
 800330e:	b085      	sub	sp, #20
 8003310:	af00      	add	r7, sp, #0
 8003312:	4603      	mov	r3, r0
 8003314:	460a      	mov	r2, r1
 8003316:	71fb      	strb	r3, [r7, #7]
 8003318:	4613      	mov	r3, r2
 800331a:	71bb      	strb	r3, [r7, #6]
	return Chessboard[row][column];
 800331c:	79fa      	ldrb	r2, [r7, #7]
 800331e:	79bb      	ldrb	r3, [r7, #6]
 8003320:	4908      	ldr	r1, [pc, #32]	; (8003344 <GetPiece+0x38>)
 8003322:	00d2      	lsls	r2, r2, #3
 8003324:	4413      	add	r3, r2
 8003326:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800332a:	81bb      	strh	r3, [r7, #12]
 800332c:	2300      	movs	r3, #0
 800332e:	7b3a      	ldrb	r2, [r7, #12]
 8003330:	f362 0307 	bfi	r3, r2, #0, #8
 8003334:	7b7a      	ldrb	r2, [r7, #13]
 8003336:	f362 230f 	bfi	r3, r2, #8, #8
}
 800333a:	4618      	mov	r0, r3
 800333c:	3714      	adds	r7, #20
 800333e:	46bd      	mov	sp, r7
 8003340:	bc80      	pop	{r7}
 8003342:	4770      	bx	lr
 8003344:	20000504 	.word	0x20000504

08003348 <GetPieceCoordinate>:

inline struct PieceCoordinate GetPieceCoordinate(uint8_t row, uint8_t column)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	4603      	mov	r3, r0
 8003350:	460a      	mov	r2, r1
 8003352:	71fb      	strb	r3, [r7, #7]
 8003354:	4613      	mov	r3, r2
 8003356:	71bb      	strb	r3, [r7, #6]
	struct PieceCoordinate pieceCoordinate = { GetPiece(row, column), row, column };
 8003358:	79ba      	ldrb	r2, [r7, #6]
 800335a:	79fb      	ldrb	r3, [r7, #7]
 800335c:	4611      	mov	r1, r2
 800335e:	4618      	mov	r0, r3
 8003360:	f7ff ffd4 	bl	800330c <GetPiece>
 8003364:	4603      	mov	r3, r0
 8003366:	813b      	strh	r3, [r7, #8]
 8003368:	79fb      	ldrb	r3, [r7, #7]
 800336a:	72bb      	strb	r3, [r7, #10]
 800336c:	79bb      	ldrb	r3, [r7, #6]
 800336e:	72fb      	strb	r3, [r7, #11]
	return pieceCoordinate;
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	60fb      	str	r3, [r7, #12]
 8003374:	2300      	movs	r3, #0
 8003376:	7b3a      	ldrb	r2, [r7, #12]
 8003378:	f362 0307 	bfi	r3, r2, #0, #8
 800337c:	7b7a      	ldrb	r2, [r7, #13]
 800337e:	f362 230f 	bfi	r3, r2, #8, #8
 8003382:	7bba      	ldrb	r2, [r7, #14]
 8003384:	f362 4317 	bfi	r3, r2, #16, #8
 8003388:	7bfa      	ldrb	r2, [r7, #15]
 800338a:	f362 631f 	bfi	r3, r2, #24, #8
}
 800338e:	4618      	mov	r0, r3
 8003390:	3710      	adds	r7, #16
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
	...

08003398 <DidSameTeamPickupLast>:
{
	return LastTransitionType == PICKUP && LastPickedUpPiece.piece.owner != piece.owner;
}

inline uint8_t DidSameTeamPickupLast(struct Piece piece)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	80b8      	strh	r0, [r7, #4]
	return LastTransitionType == PICKUP && LastPickedUpPiece.piece.owner == piece.owner;
 80033a0:	4b08      	ldr	r3, [pc, #32]	; (80033c4 <DidSameTeamPickupLast+0x2c>)
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d106      	bne.n	80033b6 <DidSameTeamPickupLast+0x1e>
 80033a8:	4b07      	ldr	r3, [pc, #28]	; (80033c8 <DidSameTeamPickupLast+0x30>)
 80033aa:	785a      	ldrb	r2, [r3, #1]
 80033ac:	797b      	ldrb	r3, [r7, #5]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d101      	bne.n	80033b6 <DidSameTeamPickupLast+0x1e>
 80033b2:	2301      	movs	r3, #1
 80033b4:	e000      	b.n	80033b8 <DidSameTeamPickupLast+0x20>
 80033b6:	2300      	movs	r3, #0
 80033b8:	b2db      	uxtb	r3, r3
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	370c      	adds	r7, #12
 80033be:	46bd      	mov	sp, r7
 80033c0:	bc80      	pop	{r7}
 80033c2:	4770      	bx	lr
 80033c4:	20000585 	.word	0x20000585
 80033c8:	20000588 	.word	0x20000588

080033cc <IsPieceEqual>:

inline uint8_t IsPieceEqual(struct Piece piece1, struct Piece piece2)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	80b8      	strh	r0, [r7, #4]
 80033d4:	8039      	strh	r1, [r7, #0]
	return piece1.owner == piece2.owner
 80033d6:	797a      	ldrb	r2, [r7, #5]
 80033d8:	787b      	ldrb	r3, [r7, #1]
		&& piece1.type == piece2.type;
 80033da:	429a      	cmp	r2, r3
 80033dc:	d105      	bne.n	80033ea <IsPieceEqual+0x1e>
 80033de:	793a      	ldrb	r2, [r7, #4]
 80033e0:	783b      	ldrb	r3, [r7, #0]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d101      	bne.n	80033ea <IsPieceEqual+0x1e>
 80033e6:	2301      	movs	r3, #1
 80033e8:	e000      	b.n	80033ec <IsPieceEqual+0x20>
 80033ea:	2300      	movs	r3, #0
 80033ec:	b2db      	uxtb	r3, r3
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bc80      	pop	{r7}
 80033f6:	4770      	bx	lr

080033f8 <IsPieceCoordinateEqual>:
{
	return Chessboard[row][column].type != NONE;
}

inline uint8_t IsPieceCoordinateEqual(struct PieceCoordinate pieceCoordinate1, struct PieceCoordinate pieceCoordinate2)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	6039      	str	r1, [r7, #0]
	return IsPieceEqual(pieceCoordinate1.piece, pieceCoordinate2.piece)
 8003402:	6839      	ldr	r1, [r7, #0]
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	f7ff ffe1 	bl	80033cc <IsPieceEqual>
 800340a:	4603      	mov	r3, r0
		&& pieceCoordinate1.row == pieceCoordinate2.row
		&& pieceCoordinate1.column == pieceCoordinate2.column;
 800340c:	2b00      	cmp	r3, #0
 800340e:	d009      	beq.n	8003424 <IsPieceCoordinateEqual+0x2c>
		&& pieceCoordinate1.row == pieceCoordinate2.row
 8003410:	79ba      	ldrb	r2, [r7, #6]
 8003412:	78bb      	ldrb	r3, [r7, #2]
 8003414:	429a      	cmp	r2, r3
 8003416:	d105      	bne.n	8003424 <IsPieceCoordinateEqual+0x2c>
		&& pieceCoordinate1.column == pieceCoordinate2.column;
 8003418:	79fa      	ldrb	r2, [r7, #7]
 800341a:	78fb      	ldrb	r3, [r7, #3]
 800341c:	429a      	cmp	r2, r3
 800341e:	d101      	bne.n	8003424 <IsPieceCoordinateEqual+0x2c>
 8003420:	2301      	movs	r3, #1
 8003422:	e000      	b.n	8003426 <IsPieceCoordinateEqual+0x2e>
 8003424:	2300      	movs	r3, #0
 8003426:	b2db      	uxtb	r3, r3
}
 8003428:	4618      	mov	r0, r3
 800342a:	3708      	adds	r7, #8
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <IsPieceCoordinateSamePosition>:

inline uint8_t IsPieceCoordinateSamePosition(struct PieceCoordinate pieceCoordinate1, struct PieceCoordinate pieceCoordinate2)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]
	return pieceCoordinate1.row == pieceCoordinate2.row && pieceCoordinate1.column == pieceCoordinate2.column;
 800343a:	79ba      	ldrb	r2, [r7, #6]
 800343c:	78bb      	ldrb	r3, [r7, #2]
 800343e:	429a      	cmp	r2, r3
 8003440:	d105      	bne.n	800344e <IsPieceCoordinateSamePosition+0x1e>
 8003442:	79fa      	ldrb	r2, [r7, #7]
 8003444:	78fb      	ldrb	r3, [r7, #3]
 8003446:	429a      	cmp	r2, r3
 8003448:	d101      	bne.n	800344e <IsPieceCoordinateSamePosition+0x1e>
 800344a:	2301      	movs	r3, #1
 800344c:	e000      	b.n	8003450 <IsPieceCoordinateSamePosition+0x20>
 800344e:	2300      	movs	r3, #0
 8003450:	b2db      	uxtb	r3, r3
}
 8003452:	4618      	mov	r0, r3
 8003454:	370c      	adds	r7, #12
 8003456:	46bd      	mov	sp, r7
 8003458:	bc80      	pop	{r7}
 800345a:	4770      	bx	lr

0800345c <EnableUart>:
#include "uart.h"

void EnableUart(UART_HandleTypeDef * huart){
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  huart->Instance = USART1;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	4a0f      	ldr	r2, [pc, #60]	; (80034a4 <EnableUart+0x48>)
 8003468:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 9600;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003470:	605a      	str	r2, [r3, #4]
  //huart->Init.WordLength = UART_WORDLENGTH_9B;
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	60da      	str	r2, [r3, #12]
  //huart->Init.Parity = UART_PARITY_EVEN;
  huart->Init.Parity = UART_PARITY_NONE;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2200      	movs	r2, #0
 8003482:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	220c      	movs	r2, #12
 8003488:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	61da      	str	r2, [r3, #28]

  HAL_UART_Init(huart);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f002 ffde 	bl	8006458 <HAL_UART_Init>
}
 800349c:	bf00      	nop
 800349e:	3708      	adds	r7, #8
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	40013800 	.word	0x40013800

080034a8 <sendData>:

void sendData(UART_HandleTypeDef * huart, char p1, char p2, char p3, char p4){
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
 80034b0:	4608      	mov	r0, r1
 80034b2:	4611      	mov	r1, r2
 80034b4:	461a      	mov	r2, r3
 80034b6:	4603      	mov	r3, r0
 80034b8:	70fb      	strb	r3, [r7, #3]
 80034ba:	460b      	mov	r3, r1
 80034bc:	70bb      	strb	r3, [r7, #2]
 80034be:	4613      	mov	r3, r2
 80034c0:	707b      	strb	r3, [r7, #1]
	uint8_t move[4] = {p1, p2, p3, p4};
 80034c2:	78fb      	ldrb	r3, [r7, #3]
 80034c4:	733b      	strb	r3, [r7, #12]
 80034c6:	78bb      	ldrb	r3, [r7, #2]
 80034c8:	737b      	strb	r3, [r7, #13]
 80034ca:	787b      	ldrb	r3, [r7, #1]
 80034cc:	73bb      	strb	r3, [r7, #14]
 80034ce:	7e3b      	ldrb	r3, [r7, #24]
 80034d0:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(huart, move, 4, 10);
 80034d2:	f107 010c 	add.w	r1, r7, #12
 80034d6:	230a      	movs	r3, #10
 80034d8:	2204      	movs	r2, #4
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f003 f809 	bl	80064f2 <HAL_UART_Transmit>
}
 80034e0:	bf00      	nop
 80034e2:	3710      	adds	r7, #16
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <sendMove>:

void sendMove(UART_HandleTypeDef * huart, char buffer[]){
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b082      	sub	sp, #8
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(huart, (uint8_t *)buffer, 4, 10);
 80034f2:	230a      	movs	r3, #10
 80034f4:	2204      	movs	r2, #4
 80034f6:	6839      	ldr	r1, [r7, #0]
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	f002 fffa 	bl	80064f2 <HAL_UART_Transmit>
}
 80034fe:	bf00      	nop
 8003500:	3708      	adds	r7, #8
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}

08003506 <sendStart>:

void sendStart(UART_HandleTypeDef * huart, uint8_t color, uint8_t edum){
 8003506:	b580      	push	{r7, lr}
 8003508:	b084      	sub	sp, #16
 800350a:	af02      	add	r7, sp, #8
 800350c:	6078      	str	r0, [r7, #4]
 800350e:	460b      	mov	r3, r1
 8003510:	70fb      	strb	r3, [r7, #3]
 8003512:	4613      	mov	r3, r2
 8003514:	70bb      	strb	r3, [r7, #2]
	sendData(huart, 'S', 'T', 'R', 'T');
 8003516:	2354      	movs	r3, #84	; 0x54
 8003518:	9300      	str	r3, [sp, #0]
 800351a:	2352      	movs	r3, #82	; 0x52
 800351c:	2254      	movs	r2, #84	; 0x54
 800351e:	2153      	movs	r1, #83	; 0x53
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	f7ff ffc1 	bl	80034a8 <sendData>
	HAL_Delay(3000);
 8003526:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800352a:	f000 faa3 	bl	8003a74 <HAL_Delay>
	if (color){
 800352e:	78fb      	ldrb	r3, [r7, #3]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d008      	beq.n	8003546 <sendStart+0x40>
		sendData(huart, 'B', 'L', 'C', 'K');
 8003534:	234b      	movs	r3, #75	; 0x4b
 8003536:	9300      	str	r3, [sp, #0]
 8003538:	2343      	movs	r3, #67	; 0x43
 800353a:	224c      	movs	r2, #76	; 0x4c
 800353c:	2142      	movs	r1, #66	; 0x42
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f7ff ffb2 	bl	80034a8 <sendData>
 8003544:	e007      	b.n	8003556 <sendStart+0x50>
	}
	else{
		sendData(huart, 'W', 'H', 'T', 'E');
 8003546:	2345      	movs	r3, #69	; 0x45
 8003548:	9300      	str	r3, [sp, #0]
 800354a:	2354      	movs	r3, #84	; 0x54
 800354c:	2248      	movs	r2, #72	; 0x48
 800354e:	2157      	movs	r1, #87	; 0x57
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f7ff ffa9 	bl	80034a8 <sendData>
	}

	if (edum){
 8003556:	78bb      	ldrb	r3, [r7, #2]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d008      	beq.n	800356e <sendStart+0x68>
		sendData(huart, 'E', 'D', 'U', 'M');
 800355c:	234d      	movs	r3, #77	; 0x4d
 800355e:	9300      	str	r3, [sp, #0]
 8003560:	2355      	movs	r3, #85	; 0x55
 8003562:	2244      	movs	r2, #68	; 0x44
 8003564:	2145      	movs	r1, #69	; 0x45
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f7ff ff9e 	bl	80034a8 <sendData>
	}
	else{
		sendData(huart, '-', '-', '-', '-');
	}
}
 800356c:	e007      	b.n	800357e <sendStart+0x78>
		sendData(huart, '-', '-', '-', '-');
 800356e:	232d      	movs	r3, #45	; 0x2d
 8003570:	9300      	str	r3, [sp, #0]
 8003572:	232d      	movs	r3, #45	; 0x2d
 8003574:	222d      	movs	r2, #45	; 0x2d
 8003576:	212d      	movs	r1, #45	; 0x2d
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f7ff ff95 	bl	80034a8 <sendData>
}
 800357e:	bf00      	nop
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}

08003586 <sendDifficulty>:

void sendDifficulty(UART_HandleTypeDef * huart, uint8_t df){
 8003586:	b580      	push	{r7, lr}
 8003588:	b084      	sub	sp, #16
 800358a:	af02      	add	r7, sp, #8
 800358c:	6078      	str	r0, [r7, #4]
 800358e:	460b      	mov	r3, r1
 8003590:	70fb      	strb	r3, [r7, #3]
	if (df == 1){
 8003592:	78fb      	ldrb	r3, [r7, #3]
 8003594:	2b01      	cmp	r3, #1
 8003596:	d108      	bne.n	80035aa <sendDifficulty+0x24>
		sendData(huart, 'D', 'F', '0', '5');
 8003598:	2335      	movs	r3, #53	; 0x35
 800359a:	9300      	str	r3, [sp, #0]
 800359c:	2330      	movs	r3, #48	; 0x30
 800359e:	2246      	movs	r2, #70	; 0x46
 80035a0:	2144      	movs	r1, #68	; 0x44
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f7ff ff80 	bl	80034a8 <sendData>
		sendData(huart, 'D', 'F', '1', '5');
	}
	else {
		sendData(huart, 'D', 'F', '1', '0');
	}
}
 80035a8:	e013      	b.n	80035d2 <sendDifficulty+0x4c>
	else if (df == 3){
 80035aa:	78fb      	ldrb	r3, [r7, #3]
 80035ac:	2b03      	cmp	r3, #3
 80035ae:	d108      	bne.n	80035c2 <sendDifficulty+0x3c>
		sendData(huart, 'D', 'F', '1', '5');
 80035b0:	2335      	movs	r3, #53	; 0x35
 80035b2:	9300      	str	r3, [sp, #0]
 80035b4:	2331      	movs	r3, #49	; 0x31
 80035b6:	2246      	movs	r2, #70	; 0x46
 80035b8:	2144      	movs	r1, #68	; 0x44
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f7ff ff74 	bl	80034a8 <sendData>
}
 80035c0:	e007      	b.n	80035d2 <sendDifficulty+0x4c>
		sendData(huart, 'D', 'F', '1', '0');
 80035c2:	2330      	movs	r3, #48	; 0x30
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	2331      	movs	r3, #49	; 0x31
 80035c8:	2246      	movs	r2, #70	; 0x46
 80035ca:	2144      	movs	r1, #68	; 0x44
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f7ff ff6b 	bl	80034a8 <sendData>
}
 80035d2:	bf00      	nop
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}

080035da <receiveData>:

void receiveData(UART_HandleTypeDef * huart, char buffer[]){
 80035da:	b580      	push	{r7, lr}
 80035dc:	b082      	sub	sp, #8
 80035de:	af00      	add	r7, sp, #0
 80035e0:	6078      	str	r0, [r7, #4]
 80035e2:	6039      	str	r1, [r7, #0]
	HAL_UART_Receive(huart, (uint8_t *)buffer, 5, 3000);
 80035e4:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80035e8:	2205      	movs	r2, #5
 80035ea:	6839      	ldr	r1, [r7, #0]
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f003 f812 	bl	8006616 <HAL_UART_Receive>
}
 80035f2:	bf00      	nop
 80035f4:	3708      	adds	r7, #8
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
	...

080035fc <ResetAudio>:
static UINT playerReadBytes = 0;
static uint8_t isFinished = 0;

static volatile WAVEPLAYER_E waveplayerStatus = WAVEPLAYER_IDLE;

static void ResetAudio(){
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
	audioRemainSize = 0;
 8003600:	4b06      	ldr	r3, [pc, #24]	; (800361c <ResetAudio+0x20>)
 8003602:	2200      	movs	r2, #0
 8003604:	601a      	str	r2, [r3, #0]
	playerReadBytes = 0;
 8003606:	4b06      	ldr	r3, [pc, #24]	; (8003620 <ResetAudio+0x24>)
 8003608:	2200      	movs	r2, #0
 800360a:	601a      	str	r2, [r3, #0]
	memset(audioBuffer, 128, AUDIO_BUFFER_SIZE * sizeof(audioBuffer[0]));
 800360c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003610:	2180      	movs	r1, #128	; 0x80
 8003612:	4804      	ldr	r0, [pc, #16]	; (8003624 <ResetAudio+0x28>)
 8003614:	f006 f8c0 	bl	8009798 <memset>
}
 8003618:	bf00      	nop
 800361a:	bd80      	pop	{r7, pc}
 800361c:	20000b08 	.word	0x20000b08
 8003620:	20001b0c 	.word	0x20001b0c
 8003624:	20000b0c 	.word	0x20000b0c

08003628 <GetFile>:

void GetFile(const char* filePath){
 8003628:	b580      	push	{r7, lr}
 800362a:	b08e      	sub	sp, #56	; 0x38
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  WAV_Header wavHeader;
  UINT readBytes = 0;
 8003630:	2300      	movs	r3, #0
 8003632:	60bb      	str	r3, [r7, #8]

  f_mount(&FatFs, "", 1);
 8003634:	2201      	movs	r2, #1
 8003636:	490c      	ldr	r1, [pc, #48]	; (8003668 <GetFile+0x40>)
 8003638:	480c      	ldr	r0, [pc, #48]	; (800366c <GetFile+0x44>)
 800363a:	f005 fc35 	bl	8008ea8 <f_mount>
  f_open(&wavFile, filePath, FA_READ);
 800363e:	2201      	movs	r2, #1
 8003640:	6879      	ldr	r1, [r7, #4]
 8003642:	480b      	ldr	r0, [pc, #44]	; (8003670 <GetFile+0x48>)
 8003644:	f005 fc76 	bl	8008f34 <f_open>

  f_read(&wavFile, &wavHeader, sizeof(wavHeader), &readBytes);
 8003648:	f107 0308 	add.w	r3, r7, #8
 800364c:	f107 010c 	add.w	r1, r7, #12
 8003650:	222c      	movs	r2, #44	; 0x2c
 8003652:	4807      	ldr	r0, [pc, #28]	; (8003670 <GetFile+0x48>)
 8003654:	f005 fe2c 	bl	80092b0 <f_read>

  fileLength = wavHeader.FileSize;
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	4a06      	ldr	r2, [pc, #24]	; (8003674 <GetFile+0x4c>)
 800365c:	6013      	str	r3, [r2, #0]

}
 800365e:	bf00      	nop
 8003660:	3738      	adds	r7, #56	; 0x38
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	08009810 	.word	0x08009810
 800366c:	200008d4 	.word	0x200008d4
 8003670:	200006a4 	.word	0x200006a4
 8003674:	20000b04 	.word	0x20000b04

08003678 <PlayAudio>:

void PlayAudio(const char* filePath, DAC_HandleTypeDef * hdac){
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af02      	add	r7, sp, #8
 800367e:	6078      	str	r0, [r7, #4]
 8003680:	6039      	str	r1, [r7, #0]
	HAL_Delay(100);
 8003682:	2064      	movs	r0, #100	; 0x64
 8003684:	f000 f9f6 	bl	8003a74 <HAL_Delay>
	GetFile(filePath);
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f7ff ffcd 	bl	8003628 <GetFile>
	isFinished = 0;
 800368e:	4b17      	ldr	r3, [pc, #92]	; (80036ec <PlayAudio+0x74>)
 8003690:	2200      	movs	r2, #0
 8003692:	701a      	strb	r2, [r3, #0]

	f_read(&wavFile, &audioBuffer[0], AUDIO_BUFFER_SIZE, &playerReadBytes);
 8003694:	4b16      	ldr	r3, [pc, #88]	; (80036f0 <PlayAudio+0x78>)
 8003696:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800369a:	4916      	ldr	r1, [pc, #88]	; (80036f4 <PlayAudio+0x7c>)
 800369c:	4816      	ldr	r0, [pc, #88]	; (80036f8 <PlayAudio+0x80>)
 800369e:	f005 fe07 	bl	80092b0 <f_read>
	audioRemainSize = fileLength - playerReadBytes - sizeof(WAV_Header);
 80036a2:	4b16      	ldr	r3, [pc, #88]	; (80036fc <PlayAudio+0x84>)
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	4b12      	ldr	r3, [pc, #72]	; (80036f0 <PlayAudio+0x78>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	3b2c      	subs	r3, #44	; 0x2c
 80036ae:	4a14      	ldr	r2, [pc, #80]	; (8003700 <PlayAudio+0x88>)
 80036b0:	6013      	str	r3, [r2, #0]

	HAL_DAC_Start_DMA(hdac, DAC_CHANNEL_2, (uint32_t *) audioBuffer, AUDIO_BUFFER_SIZE, DAC_ALIGN_8B_R);
 80036b2:	2308      	movs	r3, #8
 80036b4:	9300      	str	r3, [sp, #0]
 80036b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036ba:	4a0e      	ldr	r2, [pc, #56]	; (80036f4 <PlayAudio+0x7c>)
 80036bc:	2110      	movs	r1, #16
 80036be:	6838      	ldr	r0, [r7, #0]
 80036c0:	f000 fb2a 	bl	8003d18 <HAL_DAC_Start_DMA>

	while(!GetAudioStatus()){
 80036c4:	e001      	b.n	80036ca <PlayAudio+0x52>
		ProcessAudio();
 80036c6:	f000 f81d 	bl	8003704 <ProcessAudio>
	while(!GetAudioStatus()){
 80036ca:	f000 f893 	bl	80037f4 <GetAudioStatus>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d0f8      	beq.n	80036c6 <PlayAudio+0x4e>
	}
	HAL_DAC_Stop_DMA(hdac, DAC_CHANNEL_2);
 80036d4:	2110      	movs	r1, #16
 80036d6:	6838      	ldr	r0, [r7, #0]
 80036d8:	f000 fbea 	bl	8003eb0 <HAL_DAC_Stop_DMA>
	HAL_Delay(200);
 80036dc:	20c8      	movs	r0, #200	; 0xc8
 80036de:	f000 f9c9 	bl	8003a74 <HAL_Delay>
}
 80036e2:	bf00      	nop
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	20001b10 	.word	0x20001b10
 80036f0:	20001b0c 	.word	0x20001b0c
 80036f4:	20000b0c 	.word	0x20000b0c
 80036f8:	200006a4 	.word	0x200006a4
 80036fc:	20000b04 	.word	0x20000b04
 8003700:	20000b08 	.word	0x20000b08

08003704 <ProcessAudio>:

void ProcessAudio(){
 8003704:	b580      	push	{r7, lr}
 8003706:	af00      	add	r7, sp, #0
	switch(waveplayerStatus) {
 8003708:	4b32      	ldr	r3, [pc, #200]	; (80037d4 <ProcessAudio+0xd0>)
 800370a:	781b      	ldrb	r3, [r3, #0]
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b03      	cmp	r3, #3
 8003710:	d85e      	bhi.n	80037d0 <ProcessAudio+0xcc>
 8003712:	a201      	add	r2, pc, #4	; (adr r2, 8003718 <ProcessAudio+0x14>)
 8003714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003718:	080037cf 	.word	0x080037cf
 800371c:	08003729 	.word	0x08003729
 8003720:	0800376b 	.word	0x0800376b
 8003724:	080037ad 	.word	0x080037ad
		case WAVEPLAYER_IDLE:
			break;

		case WAVEPLAYER_HALFBUFFER:
			playerReadBytes = 0;
 8003728:	4b2b      	ldr	r3, [pc, #172]	; (80037d8 <ProcessAudio+0xd4>)
 800372a:	2200      	movs	r2, #0
 800372c:	601a      	str	r2, [r3, #0]
			waveplayerStatus = WAVEPLAYER_IDLE;
 800372e:	4b29      	ldr	r3, [pc, #164]	; (80037d4 <ProcessAudio+0xd0>)
 8003730:	2200      	movs	r2, #0
 8003732:	701a      	strb	r2, [r3, #0]
			f_read(&wavFile, &audioBuffer[0], AUDIO_BUFFER_SIZE / 2, &playerReadBytes);
 8003734:	4b28      	ldr	r3, [pc, #160]	; (80037d8 <ProcessAudio+0xd4>)
 8003736:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800373a:	4928      	ldr	r1, [pc, #160]	; (80037dc <ProcessAudio+0xd8>)
 800373c:	4828      	ldr	r0, [pc, #160]	; (80037e0 <ProcessAudio+0xdc>)
 800373e:	f005 fdb7 	bl	80092b0 <f_read>
			if (audioRemainSize > (AUDIO_BUFFER_SIZE / 2))
 8003742:	4b28      	ldr	r3, [pc, #160]	; (80037e4 <ProcessAudio+0xe0>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800374a:	d907      	bls.n	800375c <ProcessAudio+0x58>
				audioRemainSize -= playerReadBytes;
 800374c:	4b25      	ldr	r3, [pc, #148]	; (80037e4 <ProcessAudio+0xe0>)
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	4b21      	ldr	r3, [pc, #132]	; (80037d8 <ProcessAudio+0xd4>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	4a23      	ldr	r2, [pc, #140]	; (80037e4 <ProcessAudio+0xe0>)
 8003758:	6013      	str	r3, [r2, #0]
			else {
				audioRemainSize = 0;
				waveplayerStatus = WAVEPLAYER_EOF;
			}
			break;
 800375a:	e039      	b.n	80037d0 <ProcessAudio+0xcc>
				audioRemainSize = 0;
 800375c:	4b21      	ldr	r3, [pc, #132]	; (80037e4 <ProcessAudio+0xe0>)
 800375e:	2200      	movs	r2, #0
 8003760:	601a      	str	r2, [r3, #0]
				waveplayerStatus = WAVEPLAYER_EOF;
 8003762:	4b1c      	ldr	r3, [pc, #112]	; (80037d4 <ProcessAudio+0xd0>)
 8003764:	2203      	movs	r2, #3
 8003766:	701a      	strb	r2, [r3, #0]
			break;
 8003768:	e032      	b.n	80037d0 <ProcessAudio+0xcc>

		case WAVEPLAYER_FULLBUFFER:
			playerReadBytes = 0;
 800376a:	4b1b      	ldr	r3, [pc, #108]	; (80037d8 <ProcessAudio+0xd4>)
 800376c:	2200      	movs	r2, #0
 800376e:	601a      	str	r2, [r3, #0]
			waveplayerStatus = WAVEPLAYER_IDLE;
 8003770:	4b18      	ldr	r3, [pc, #96]	; (80037d4 <ProcessAudio+0xd0>)
 8003772:	2200      	movs	r2, #0
 8003774:	701a      	strb	r2, [r3, #0]
			f_read(&wavFile, &audioBuffer[AUDIO_BUFFER_SIZE / 2], AUDIO_BUFFER_SIZE / 2, &playerReadBytes);
 8003776:	4b18      	ldr	r3, [pc, #96]	; (80037d8 <ProcessAudio+0xd4>)
 8003778:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800377c:	491a      	ldr	r1, [pc, #104]	; (80037e8 <ProcessAudio+0xe4>)
 800377e:	4818      	ldr	r0, [pc, #96]	; (80037e0 <ProcessAudio+0xdc>)
 8003780:	f005 fd96 	bl	80092b0 <f_read>
			if (audioRemainSize > (AUDIO_BUFFER_SIZE / 2))
 8003784:	4b17      	ldr	r3, [pc, #92]	; (80037e4 <ProcessAudio+0xe0>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800378c:	d907      	bls.n	800379e <ProcessAudio+0x9a>
				audioRemainSize -= playerReadBytes;
 800378e:	4b15      	ldr	r3, [pc, #84]	; (80037e4 <ProcessAudio+0xe0>)
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	4b11      	ldr	r3, [pc, #68]	; (80037d8 <ProcessAudio+0xd4>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	4a12      	ldr	r2, [pc, #72]	; (80037e4 <ProcessAudio+0xe0>)
 800379a:	6013      	str	r3, [r2, #0]
			else {
				audioRemainSize = 0;
				waveplayerStatus = WAVEPLAYER_EOF;
			}
			break;
 800379c:	e018      	b.n	80037d0 <ProcessAudio+0xcc>
				audioRemainSize = 0;
 800379e:	4b11      	ldr	r3, [pc, #68]	; (80037e4 <ProcessAudio+0xe0>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	601a      	str	r2, [r3, #0]
				waveplayerStatus = WAVEPLAYER_EOF;
 80037a4:	4b0b      	ldr	r3, [pc, #44]	; (80037d4 <ProcessAudio+0xd0>)
 80037a6:	2203      	movs	r2, #3
 80037a8:	701a      	strb	r2, [r3, #0]
			break;
 80037aa:	e011      	b.n	80037d0 <ProcessAudio+0xcc>

		case WAVEPLAYER_EOF:
			f_close(&wavFile);
 80037ac:	480c      	ldr	r0, [pc, #48]	; (80037e0 <ProcessAudio+0xdc>)
 80037ae:	f005 ff3c 	bl	800962a <f_close>
			f_mount(NULL, "", 0);
 80037b2:	2200      	movs	r2, #0
 80037b4:	490d      	ldr	r1, [pc, #52]	; (80037ec <ProcessAudio+0xe8>)
 80037b6:	2000      	movs	r0, #0
 80037b8:	f005 fb76 	bl	8008ea8 <f_mount>
			ResetAudio();
 80037bc:	f7ff ff1e 	bl	80035fc <ResetAudio>
			isFinished = 1;
 80037c0:	4b0b      	ldr	r3, [pc, #44]	; (80037f0 <ProcessAudio+0xec>)
 80037c2:	2201      	movs	r2, #1
 80037c4:	701a      	strb	r2, [r3, #0]
			waveplayerStatus = WAVEPLAYER_IDLE;
 80037c6:	4b03      	ldr	r3, [pc, #12]	; (80037d4 <ProcessAudio+0xd0>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	701a      	strb	r2, [r3, #0]
	}
}
 80037cc:	e000      	b.n	80037d0 <ProcessAudio+0xcc>
			break;
 80037ce:	bf00      	nop
}
 80037d0:	bf00      	nop
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	20001b11 	.word	0x20001b11
 80037d8:	20001b0c 	.word	0x20001b0c
 80037dc:	20000b0c 	.word	0x20000b0c
 80037e0:	200006a4 	.word	0x200006a4
 80037e4:	20000b08 	.word	0x20000b08
 80037e8:	2000130c 	.word	0x2000130c
 80037ec:	08009810 	.word	0x08009810
 80037f0:	20001b10 	.word	0x20001b10

080037f4 <GetAudioStatus>:

int GetAudioStatus(){
 80037f4:	b480      	push	{r7}
 80037f6:	af00      	add	r7, sp, #0
  return isFinished;
 80037f8:	4b02      	ldr	r3, [pc, #8]	; (8003804 <GetAudioStatus+0x10>)
 80037fa:	781b      	ldrb	r3, [r3, #0]
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	46bd      	mov	sp, r7
 8003800:	bc80      	pop	{r7}
 8003802:	4770      	bx	lr
 8003804:	20001b10 	.word	0x20001b10

08003808 <HAL_DACEx_ConvCpltCallbackCh2>:

void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac){
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
	waveplayerStatus = WAVEPLAYER_FULLBUFFER;
 8003810:	4b03      	ldr	r3, [pc, #12]	; (8003820 <HAL_DACEx_ConvCpltCallbackCh2+0x18>)
 8003812:	2202      	movs	r2, #2
 8003814:	701a      	strb	r2, [r3, #0]
}
 8003816:	bf00      	nop
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	bc80      	pop	{r7}
 800381e:	4770      	bx	lr
 8003820:	20001b11 	.word	0x20001b11

08003824 <HAL_DACEx_ConvHalfCpltCallbackCh2>:

void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac){
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
	waveplayerStatus = WAVEPLAYER_HALFBUFFER;
 800382c:	4b03      	ldr	r3, [pc, #12]	; (800383c <HAL_DACEx_ConvHalfCpltCallbackCh2+0x18>)
 800382e:	2201      	movs	r2, #1
 8003830:	701a      	strb	r2, [r3, #0]
}
 8003832:	bf00      	nop
 8003834:	370c      	adds	r7, #12
 8003836:	46bd      	mov	sp, r7
 8003838:	bc80      	pop	{r7}
 800383a:	4770      	bx	lr
 800383c:	20001b11 	.word	0x20001b11

08003840 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac){
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
	waveplayerStatus = WAVEPLAYER_FULLBUFFER;
 8003848:	4b03      	ldr	r3, [pc, #12]	; (8003858 <HAL_DAC_ConvCpltCallbackCh1+0x18>)
 800384a:	2202      	movs	r2, #2
 800384c:	701a      	strb	r2, [r3, #0]
}
 800384e:	bf00      	nop
 8003850:	370c      	adds	r7, #12
 8003852:	46bd      	mov	sp, r7
 8003854:	bc80      	pop	{r7}
 8003856:	4770      	bx	lr
 8003858:	20001b11 	.word	0x20001b11

0800385c <HAL_DAC_ConvHalfCpltCallbackCh1>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac){
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
	waveplayerStatus = WAVEPLAYER_HALFBUFFER;
 8003864:	4b03      	ldr	r3, [pc, #12]	; (8003874 <HAL_DAC_ConvHalfCpltCallbackCh1+0x18>)
 8003866:	2201      	movs	r2, #1
 8003868:	701a      	strb	r2, [r3, #0]
}
 800386a:	bf00      	nop
 800386c:	370c      	adds	r7, #12
 800386e:	46bd      	mov	sp, r7
 8003870:	bc80      	pop	{r7}
 8003872:	4770      	bx	lr
 8003874:	20001b11 	.word	0x20001b11

08003878 <WaveplayerInit>:

void WaveplayerInit(SPI_HandleTypeDef * hspi, DAC_HandleTypeDef *hdac){
 8003878:	b580      	push	{r7, lr}
 800387a:	b088      	sub	sp, #32
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003882:	f107 030c 	add.w	r3, r7, #12
 8003886:	2200      	movs	r2, #0
 8003888:	601a      	str	r2, [r3, #0]
 800388a:	605a      	str	r2, [r3, #4]
 800388c:	609a      	str	r2, [r3, #8]
 800388e:	60da      	str	r2, [r3, #12]
 8003890:	611a      	str	r2, [r3, #16]

	// SPI setup
	hspi->Instance = SPI3;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a29      	ldr	r2, [pc, #164]	; (800393c <WaveplayerInit+0xc4>)
 8003896:	601a      	str	r2, [r3, #0]
	hspi->Init.Mode = SPI_MODE_MASTER;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800389e:	605a      	str	r2, [r3, #4]
	hspi->Init.Direction = SPI_DIRECTION_2LINES;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	609a      	str	r2, [r3, #8]
	hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	60da      	str	r2, [r3, #12]
	hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2200      	movs	r2, #0
 80038b0:	611a      	str	r2, [r3, #16]
	hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2200      	movs	r2, #0
 80038b6:	615a      	str	r2, [r3, #20]
	hspi->Init.NSS = SPI_NSS_SOFT;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038be:	619a      	str	r2, [r3, #24]
	hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2210      	movs	r2, #16
 80038c4:	61da      	str	r2, [r3, #28]
	hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	621a      	str	r2, [r3, #32]
	hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	625a      	str	r2, [r3, #36]	; 0x24
	hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2200      	movs	r2, #0
 80038d6:	629a      	str	r2, [r3, #40]	; 0x28
	hspi->Init.CRCPolynomial = 10;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	220a      	movs	r2, #10
 80038dc:	62da      	str	r2, [r3, #44]	; 0x2c
	HAL_SPI_Init(hspi);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f001 fd5e 	bl	80053a0 <HAL_SPI_Init>

	// Setting up SD_CS
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80038e4:	4b16      	ldr	r3, [pc, #88]	; (8003940 <WaveplayerInit+0xc8>)
 80038e6:	69db      	ldr	r3, [r3, #28]
 80038e8:	4a15      	ldr	r2, [pc, #84]	; (8003940 <WaveplayerInit+0xc8>)
 80038ea:	f043 0308 	orr.w	r3, r3, #8
 80038ee:	61d3      	str	r3, [r2, #28]
 80038f0:	4b13      	ldr	r3, [pc, #76]	; (8003940 <WaveplayerInit+0xc8>)
 80038f2:	69db      	ldr	r3, [r3, #28]
 80038f4:	f003 0308 	and.w	r3, r3, #8
 80038f8:	60bb      	str	r3, [r7, #8]
 80038fa:	68bb      	ldr	r3, [r7, #8]

	HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 80038fc:	2200      	movs	r2, #0
 80038fe:	2101      	movs	r1, #1
 8003900:	4810      	ldr	r0, [pc, #64]	; (8003944 <WaveplayerInit+0xcc>)
 8003902:	f000 ff80 	bl	8004806 <HAL_GPIO_WritePin>

	GPIO_InitStruct.Pin = SD_CS_Pin;
 8003906:	2301      	movs	r3, #1
 8003908:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800390a:	2301      	movs	r3, #1
 800390c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800390e:	2300      	movs	r3, #0
 8003910:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003912:	2300      	movs	r3, #0
 8003914:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8003916:	f107 030c 	add.w	r3, r7, #12
 800391a:	4619      	mov	r1, r3
 800391c:	4809      	ldr	r0, [pc, #36]	; (8003944 <WaveplayerInit+0xcc>)
 800391e:	f000 fdcb 	bl	80044b8 <HAL_GPIO_Init>

	MX_FATFS_Init();
 8003922:	f003 f849 	bl	80069b8 <MX_FATFS_Init>

	memset(audioBuffer, 128, AUDIO_BUFFER_SIZE * sizeof(audioBuffer[0]));
 8003926:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800392a:	2180      	movs	r1, #128	; 0x80
 800392c:	4806      	ldr	r0, [pc, #24]	; (8003948 <WaveplayerInit+0xd0>)
 800392e:	f005 ff33 	bl	8009798 <memset>
}
 8003932:	bf00      	nop
 8003934:	3720      	adds	r7, #32
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	40003c00 	.word	0x40003c00
 8003940:	40023800 	.word	0x40023800
 8003944:	40020c00 	.word	0x40020c00
 8003948:	20000b0c 	.word	0x20000b0c

0800394c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800394c:	480c      	ldr	r0, [pc, #48]	; (8003980 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800394e:	490d      	ldr	r1, [pc, #52]	; (8003984 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003950:	4a0d      	ldr	r2, [pc, #52]	; (8003988 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003952:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003954:	e002      	b.n	800395c <LoopCopyDataInit>

08003956 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003956:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003958:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800395a:	3304      	adds	r3, #4

0800395c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800395c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800395e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003960:	d3f9      	bcc.n	8003956 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003962:	4a0a      	ldr	r2, [pc, #40]	; (800398c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003964:	4c0a      	ldr	r4, [pc, #40]	; (8003990 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003966:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003968:	e001      	b.n	800396e <LoopFillZerobss>

0800396a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800396a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800396c:	3204      	adds	r2, #4

0800396e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800396e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003970:	d3fb      	bcc.n	800396a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003972:	f7fe fe15 	bl	80025a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003976:	f005 fedd 	bl	8009734 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800397a:	f7fd f875 	bl	8000a68 <main>
  bx lr
 800397e:	4770      	bx	lr
  ldr r0, =_sdata
 8003980:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003984:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 8003988:	0800994c 	.word	0x0800994c
  ldr r2, =_sbss
 800398c:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 8003990:	20002468 	.word	0x20002468

08003994 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003994:	e7fe      	b.n	8003994 <ADC1_IRQHandler>

08003996 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003996:	b580      	push	{r7, lr}
 8003998:	b082      	sub	sp, #8
 800399a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800399c:	2300      	movs	r3, #0
 800399e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80039a0:	2003      	movs	r0, #3
 80039a2:	f000 f955 	bl	8003c50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80039a6:	200f      	movs	r0, #15
 80039a8:	f000 f80e 	bl	80039c8 <HAL_InitTick>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d002      	beq.n	80039b8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	71fb      	strb	r3, [r7, #7]
 80039b6:	e001      	b.n	80039bc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80039b8:	f7fe fb70 	bl	800209c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80039bc:	79fb      	ldrb	r3, [r7, #7]
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3708      	adds	r7, #8
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
	...

080039c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80039d0:	2300      	movs	r3, #0
 80039d2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80039d4:	4b16      	ldr	r3, [pc, #88]	; (8003a30 <HAL_InitTick+0x68>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d022      	beq.n	8003a22 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80039dc:	4b15      	ldr	r3, [pc, #84]	; (8003a34 <HAL_InitTick+0x6c>)
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	4b13      	ldr	r3, [pc, #76]	; (8003a30 <HAL_InitTick+0x68>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80039e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80039ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80039f0:	4618      	mov	r0, r3
 80039f2:	f000 f962 	bl	8003cba <HAL_SYSTICK_Config>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d10f      	bne.n	8003a1c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2b0f      	cmp	r3, #15
 8003a00:	d809      	bhi.n	8003a16 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a02:	2200      	movs	r2, #0
 8003a04:	6879      	ldr	r1, [r7, #4]
 8003a06:	f04f 30ff 	mov.w	r0, #4294967295
 8003a0a:	f000 f92c 	bl	8003c66 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003a0e:	4a0a      	ldr	r2, [pc, #40]	; (8003a38 <HAL_InitTick+0x70>)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6013      	str	r3, [r2, #0]
 8003a14:	e007      	b.n	8003a26 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	73fb      	strb	r3, [r7, #15]
 8003a1a:	e004      	b.n	8003a26 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	73fb      	strb	r3, [r7, #15]
 8003a20:	e001      	b.n	8003a26 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3710      	adds	r7, #16
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	2000009c 	.word	0x2000009c
 8003a34:	20000008 	.word	0x20000008
 8003a38:	20000098 	.word	0x20000098

08003a3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003a40:	4b05      	ldr	r3, [pc, #20]	; (8003a58 <HAL_IncTick+0x1c>)
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	4b05      	ldr	r3, [pc, #20]	; (8003a5c <HAL_IncTick+0x20>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4413      	add	r3, r2
 8003a4a:	4a03      	ldr	r2, [pc, #12]	; (8003a58 <HAL_IncTick+0x1c>)
 8003a4c:	6013      	str	r3, [r2, #0]
}
 8003a4e:	bf00      	nop
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bc80      	pop	{r7}
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	20001ff4 	.word	0x20001ff4
 8003a5c:	2000009c 	.word	0x2000009c

08003a60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a60:	b480      	push	{r7}
 8003a62:	af00      	add	r7, sp, #0
  return uwTick;
 8003a64:	4b02      	ldr	r3, [pc, #8]	; (8003a70 <HAL_GetTick+0x10>)
 8003a66:	681b      	ldr	r3, [r3, #0]
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bc80      	pop	{r7}
 8003a6e:	4770      	bx	lr
 8003a70:	20001ff4 	.word	0x20001ff4

08003a74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b084      	sub	sp, #16
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a7c:	f7ff fff0 	bl	8003a60 <HAL_GetTick>
 8003a80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a8c:	d004      	beq.n	8003a98 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a8e:	4b09      	ldr	r3, [pc, #36]	; (8003ab4 <HAL_Delay+0x40>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	68fa      	ldr	r2, [r7, #12]
 8003a94:	4413      	add	r3, r2
 8003a96:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003a98:	bf00      	nop
 8003a9a:	f7ff ffe1 	bl	8003a60 <HAL_GetTick>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	68fa      	ldr	r2, [r7, #12]
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d8f7      	bhi.n	8003a9a <HAL_Delay+0x26>
  {
  }
}
 8003aaa:	bf00      	nop
 8003aac:	bf00      	nop
 8003aae:	3710      	adds	r7, #16
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	2000009c 	.word	0x2000009c

08003ab8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b085      	sub	sp, #20
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f003 0307 	and.w	r3, r3, #7
 8003ac6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ac8:	4b0c      	ldr	r3, [pc, #48]	; (8003afc <__NVIC_SetPriorityGrouping+0x44>)
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ace:	68ba      	ldr	r2, [r7, #8]
 8003ad0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ae0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ae4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ae8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003aea:	4a04      	ldr	r2, [pc, #16]	; (8003afc <__NVIC_SetPriorityGrouping+0x44>)
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	60d3      	str	r3, [r2, #12]
}
 8003af0:	bf00      	nop
 8003af2:	3714      	adds	r7, #20
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bc80      	pop	{r7}
 8003af8:	4770      	bx	lr
 8003afa:	bf00      	nop
 8003afc:	e000ed00 	.word	0xe000ed00

08003b00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b00:	b480      	push	{r7}
 8003b02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b04:	4b04      	ldr	r3, [pc, #16]	; (8003b18 <__NVIC_GetPriorityGrouping+0x18>)
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	0a1b      	lsrs	r3, r3, #8
 8003b0a:	f003 0307 	and.w	r3, r3, #7
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bc80      	pop	{r7}
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop
 8003b18:	e000ed00 	.word	0xe000ed00

08003b1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	4603      	mov	r3, r0
 8003b24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	db0b      	blt.n	8003b46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b2e:	79fb      	ldrb	r3, [r7, #7]
 8003b30:	f003 021f 	and.w	r2, r3, #31
 8003b34:	4906      	ldr	r1, [pc, #24]	; (8003b50 <__NVIC_EnableIRQ+0x34>)
 8003b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b3a:	095b      	lsrs	r3, r3, #5
 8003b3c:	2001      	movs	r0, #1
 8003b3e:	fa00 f202 	lsl.w	r2, r0, r2
 8003b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003b46:	bf00      	nop
 8003b48:	370c      	adds	r7, #12
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bc80      	pop	{r7}
 8003b4e:	4770      	bx	lr
 8003b50:	e000e100 	.word	0xe000e100

08003b54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	6039      	str	r1, [r7, #0]
 8003b5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	db0a      	blt.n	8003b7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	b2da      	uxtb	r2, r3
 8003b6c:	490c      	ldr	r1, [pc, #48]	; (8003ba0 <__NVIC_SetPriority+0x4c>)
 8003b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b72:	0112      	lsls	r2, r2, #4
 8003b74:	b2d2      	uxtb	r2, r2
 8003b76:	440b      	add	r3, r1
 8003b78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b7c:	e00a      	b.n	8003b94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	b2da      	uxtb	r2, r3
 8003b82:	4908      	ldr	r1, [pc, #32]	; (8003ba4 <__NVIC_SetPriority+0x50>)
 8003b84:	79fb      	ldrb	r3, [r7, #7]
 8003b86:	f003 030f 	and.w	r3, r3, #15
 8003b8a:	3b04      	subs	r3, #4
 8003b8c:	0112      	lsls	r2, r2, #4
 8003b8e:	b2d2      	uxtb	r2, r2
 8003b90:	440b      	add	r3, r1
 8003b92:	761a      	strb	r2, [r3, #24]
}
 8003b94:	bf00      	nop
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bc80      	pop	{r7}
 8003b9c:	4770      	bx	lr
 8003b9e:	bf00      	nop
 8003ba0:	e000e100 	.word	0xe000e100
 8003ba4:	e000ed00 	.word	0xe000ed00

08003ba8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b089      	sub	sp, #36	; 0x24
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	60f8      	str	r0, [r7, #12]
 8003bb0:	60b9      	str	r1, [r7, #8]
 8003bb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f003 0307 	and.w	r3, r3, #7
 8003bba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	f1c3 0307 	rsb	r3, r3, #7
 8003bc2:	2b04      	cmp	r3, #4
 8003bc4:	bf28      	it	cs
 8003bc6:	2304      	movcs	r3, #4
 8003bc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	3304      	adds	r3, #4
 8003bce:	2b06      	cmp	r3, #6
 8003bd0:	d902      	bls.n	8003bd8 <NVIC_EncodePriority+0x30>
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	3b03      	subs	r3, #3
 8003bd6:	e000      	b.n	8003bda <NVIC_EncodePriority+0x32>
 8003bd8:	2300      	movs	r3, #0
 8003bda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	fa02 f303 	lsl.w	r3, r2, r3
 8003be6:	43da      	mvns	r2, r3
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	401a      	ands	r2, r3
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bfa:	43d9      	mvns	r1, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c00:	4313      	orrs	r3, r2
         );
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3724      	adds	r7, #36	; 0x24
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bc80      	pop	{r7}
 8003c0a:	4770      	bx	lr

08003c0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b082      	sub	sp, #8
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	3b01      	subs	r3, #1
 8003c18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c1c:	d301      	bcc.n	8003c22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e00f      	b.n	8003c42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c22:	4a0a      	ldr	r2, [pc, #40]	; (8003c4c <SysTick_Config+0x40>)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	3b01      	subs	r3, #1
 8003c28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c2a:	210f      	movs	r1, #15
 8003c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c30:	f7ff ff90 	bl	8003b54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c34:	4b05      	ldr	r3, [pc, #20]	; (8003c4c <SysTick_Config+0x40>)
 8003c36:	2200      	movs	r2, #0
 8003c38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c3a:	4b04      	ldr	r3, [pc, #16]	; (8003c4c <SysTick_Config+0x40>)
 8003c3c:	2207      	movs	r2, #7
 8003c3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c40:	2300      	movs	r3, #0
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3708      	adds	r7, #8
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	e000e010 	.word	0xe000e010

08003c50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b082      	sub	sp, #8
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	f7ff ff2d 	bl	8003ab8 <__NVIC_SetPriorityGrouping>
}
 8003c5e:	bf00      	nop
 8003c60:	3708      	adds	r7, #8
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}

08003c66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c66:	b580      	push	{r7, lr}
 8003c68:	b086      	sub	sp, #24
 8003c6a:	af00      	add	r7, sp, #0
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	60b9      	str	r1, [r7, #8]
 8003c70:	607a      	str	r2, [r7, #4]
 8003c72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003c74:	2300      	movs	r3, #0
 8003c76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c78:	f7ff ff42 	bl	8003b00 <__NVIC_GetPriorityGrouping>
 8003c7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	68b9      	ldr	r1, [r7, #8]
 8003c82:	6978      	ldr	r0, [r7, #20]
 8003c84:	f7ff ff90 	bl	8003ba8 <NVIC_EncodePriority>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c8e:	4611      	mov	r1, r2
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7ff ff5f 	bl	8003b54 <__NVIC_SetPriority>
}
 8003c96:	bf00      	nop
 8003c98:	3718      	adds	r7, #24
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}

08003c9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c9e:	b580      	push	{r7, lr}
 8003ca0:	b082      	sub	sp, #8
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ca8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7ff ff35 	bl	8003b1c <__NVIC_EnableIRQ>
}
 8003cb2:	bf00      	nop
 8003cb4:	3708      	adds	r7, #8
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b082      	sub	sp, #8
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f7ff ffa2 	bl	8003c0c <SysTick_Config>
 8003cc8:	4603      	mov	r3, r0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3708      	adds	r7, #8
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b082      	sub	sp, #8
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d101      	bne.n	8003ce4 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e014      	b.n	8003d0e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	791b      	ldrb	r3, [r3, #4]
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d105      	bne.n	8003cfa <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f7fe f9ff 	bl	80020f8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2202      	movs	r2, #2
 8003cfe:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003d0c:	2300      	movs	r3, #0
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3708      	adds	r7, #8
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
	...

08003d18 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b086      	sub	sp, #24
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	60b9      	str	r1, [r7, #8]
 8003d22:	607a      	str	r2, [r7, #4]
 8003d24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8003d26:	2300      	movs	r3, #0
 8003d28:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	795b      	ldrb	r3, [r3, #5]
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d101      	bne.n	8003d36 <HAL_DAC_Start_DMA+0x1e>
 8003d32:	2302      	movs	r3, #2
 8003d34:	e0ab      	b.n	8003e8e <HAL_DAC_Start_DMA+0x176>
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2202      	movs	r2, #2
 8003d40:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d12f      	bne.n	8003da8 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	4a52      	ldr	r2, [pc, #328]	; (8003e98 <HAL_DAC_Start_DMA+0x180>)
 8003d4e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	4a51      	ldr	r2, [pc, #324]	; (8003e9c <HAL_DAC_Start_DMA+0x184>)
 8003d56:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	4a50      	ldr	r2, [pc, #320]	; (8003ea0 <HAL_DAC_Start_DMA+0x188>)
 8003d5e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003d6e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8003d70:	6a3b      	ldr	r3, [r7, #32]
 8003d72:	2b08      	cmp	r3, #8
 8003d74:	d013      	beq.n	8003d9e <HAL_DAC_Start_DMA+0x86>
 8003d76:	6a3b      	ldr	r3, [r7, #32]
 8003d78:	2b08      	cmp	r3, #8
 8003d7a:	d845      	bhi.n	8003e08 <HAL_DAC_Start_DMA+0xf0>
 8003d7c:	6a3b      	ldr	r3, [r7, #32]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d003      	beq.n	8003d8a <HAL_DAC_Start_DMA+0x72>
 8003d82:	6a3b      	ldr	r3, [r7, #32]
 8003d84:	2b04      	cmp	r3, #4
 8003d86:	d005      	beq.n	8003d94 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003d88:	e03e      	b.n	8003e08 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	3308      	adds	r3, #8
 8003d90:	613b      	str	r3, [r7, #16]
        break;
 8003d92:	e03c      	b.n	8003e0e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	330c      	adds	r3, #12
 8003d9a:	613b      	str	r3, [r7, #16]
        break;
 8003d9c:	e037      	b.n	8003e0e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	3310      	adds	r3, #16
 8003da4:	613b      	str	r3, [r7, #16]
        break;
 8003da6:	e032      	b.n	8003e0e <HAL_DAC_Start_DMA+0xf6>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	4a3d      	ldr	r2, [pc, #244]	; (8003ea4 <HAL_DAC_Start_DMA+0x18c>)
 8003dae:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	4a3c      	ldr	r2, [pc, #240]	; (8003ea8 <HAL_DAC_Start_DMA+0x190>)
 8003db6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	4a3b      	ldr	r2, [pc, #236]	; (8003eac <HAL_DAC_Start_DMA+0x194>)
 8003dbe:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003dce:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8003dd0:	6a3b      	ldr	r3, [r7, #32]
 8003dd2:	2b08      	cmp	r3, #8
 8003dd4:	d013      	beq.n	8003dfe <HAL_DAC_Start_DMA+0xe6>
 8003dd6:	6a3b      	ldr	r3, [r7, #32]
 8003dd8:	2b08      	cmp	r3, #8
 8003dda:	d817      	bhi.n	8003e0c <HAL_DAC_Start_DMA+0xf4>
 8003ddc:	6a3b      	ldr	r3, [r7, #32]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d003      	beq.n	8003dea <HAL_DAC_Start_DMA+0xd2>
 8003de2:	6a3b      	ldr	r3, [r7, #32]
 8003de4:	2b04      	cmp	r3, #4
 8003de6:	d005      	beq.n	8003df4 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8003de8:	e010      	b.n	8003e0c <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	3314      	adds	r3, #20
 8003df0:	613b      	str	r3, [r7, #16]
        break;
 8003df2:	e00c      	b.n	8003e0e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	3318      	adds	r3, #24
 8003dfa:	613b      	str	r3, [r7, #16]
        break;
 8003dfc:	e007      	b.n	8003e0e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	331c      	adds	r3, #28
 8003e04:	613b      	str	r3, [r7, #16]
        break;
 8003e06:	e002      	b.n	8003e0e <HAL_DAC_Start_DMA+0xf6>
        break;
 8003e08:	bf00      	nop
 8003e0a:	e000      	b.n	8003e0e <HAL_DAC_Start_DMA+0xf6>
        break;
 8003e0c:	bf00      	nop
    }
  }


  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d111      	bne.n	8003e38 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e22:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6898      	ldr	r0, [r3, #8]
 8003e28:	6879      	ldr	r1, [r7, #4]
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	693a      	ldr	r2, [r7, #16]
 8003e2e:	f000 f9c7 	bl	80041c0 <HAL_DMA_Start_IT>
 8003e32:	4603      	mov	r3, r0
 8003e34:	75fb      	strb	r3, [r7, #23]
 8003e36:	e010      	b.n	8003e5a <HAL_DAC_Start_DMA+0x142>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003e46:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	68d8      	ldr	r0, [r3, #12]
 8003e4c:	6879      	ldr	r1, [r7, #4]
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	693a      	ldr	r2, [r7, #16]
 8003e52:	f000 f9b5 	bl	80041c0 <HAL_DMA_Start_IT>
 8003e56:	4603      	mov	r3, r0
 8003e58:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8003e60:	7dfb      	ldrb	r3, [r7, #23]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d10c      	bne.n	8003e80 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	6819      	ldr	r1, [r3, #0]
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	f003 0310 	and.w	r3, r3, #16
 8003e72:	2201      	movs	r2, #1
 8003e74:	409a      	lsls	r2, r3
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	601a      	str	r2, [r3, #0]
 8003e7e:	e005      	b.n	8003e8c <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	f043 0204 	orr.w	r2, r3, #4
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003e8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3718      	adds	r7, #24
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	08003fef 	.word	0x08003fef
 8003e9c:	08004011 	.word	0x08004011
 8003ea0:	0800402d 	.word	0x0800402d
 8003ea4:	0800406d 	.word	0x0800406d
 8003ea8:	0800408f 	.word	0x0800408f
 8003eac:	080040ab 	.word	0x080040ab

08003eb0 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	6819      	ldr	r1, [r3, #0]
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	f003 0310 	and.w	r3, r3, #16
 8003ec6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003eca:	fa02 f303 	lsl.w	r3, r2, r3
 8003ece:	43da      	mvns	r2, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	400a      	ands	r2, r1
 8003ed6:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	6819      	ldr	r1, [r3, #0]
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	f003 0310 	and.w	r3, r3, #16
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eea:	43da      	mvns	r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	400a      	ands	r2, r1
 8003ef2:	601a      	str	r2, [r3, #0]

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d10d      	bne.n	8003f16 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	4618      	mov	r0, r3
 8003f00:	f000 f9be 	bl	8004280 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f12:	601a      	str	r2, [r3, #0]
 8003f14:	e00c      	b.n	8003f30 <HAL_DAC_Stop_DMA+0x80>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	68db      	ldr	r3, [r3, #12]
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f000 f9b0 	bl	8004280 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8003f2e:	601a      	str	r2, [r3, #0]
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003f36:	2300      	movs	r3, #0
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3708      	adds	r7, #8
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}

08003f40 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bc80      	pop	{r7}
 8003f50:	4770      	bx	lr

08003f52 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003f52:	b480      	push	{r7}
 8003f54:	b087      	sub	sp, #28
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	60f8      	str	r0, [r7, #12]
 8003f5a:	60b9      	str	r1, [r7, #8]
 8003f5c:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	795b      	ldrb	r3, [r3, #5]
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d101      	bne.n	8003f6a <HAL_DAC_ConfigChannel+0x18>
 8003f66:	2302      	movs	r3, #2
 8003f68:	e03c      	b.n	8003fe4 <HAL_DAC_ConfigChannel+0x92>
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2202      	movs	r2, #2
 8003f74:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f003 0310 	and.w	r3, r3, #16
 8003f84:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003f88:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8c:	43db      	mvns	r3, r3
 8003f8e:	697a      	ldr	r2, [r7, #20]
 8003f90:	4013      	ands	r3, r2
 8003f92:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	f003 0310 	and.w	r3, r3, #16
 8003fa6:	693a      	ldr	r2, [r7, #16]
 8003fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fac:	697a      	ldr	r2, [r7, #20]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	697a      	ldr	r2, [r7, #20]
 8003fb8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	6819      	ldr	r1, [r3, #0]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f003 0310 	and.w	r3, r3, #16
 8003fc6:	22c0      	movs	r2, #192	; 0xc0
 8003fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fcc:	43da      	mvns	r2, r3
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	400a      	ands	r2, r1
 8003fd4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003fe2:	2300      	movs	r3, #0
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	371c      	adds	r7, #28
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bc80      	pop	{r7}
 8003fec:	4770      	bx	lr

08003fee <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003fee:	b580      	push	{r7, lr}
 8003ff0:	b084      	sub	sp, #16
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffa:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003ffc:	68f8      	ldr	r0, [r7, #12]
 8003ffe:	f7ff fc1f 	bl	8003840 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2201      	movs	r2, #1
 8004006:	711a      	strb	r2, [r3, #4]
}
 8004008:	bf00      	nop
 800400a:	3710      	adds	r7, #16
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800401c:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800401e:	68f8      	ldr	r0, [r7, #12]
 8004020:	f7ff fc1c 	bl	800385c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004024:	bf00      	nop
 8004026:	3710      	adds	r7, #16
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004038:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	f043 0204 	orr.w	r2, r3, #4
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8004046:	68f8      	ldr	r0, [r7, #12]
 8004048:	f7ff ff7a 	bl	8003f40 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2201      	movs	r2, #1
 8004050:	711a      	strb	r2, [r3, #4]
}
 8004052:	bf00      	nop
 8004054:	3710      	adds	r7, #16
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}

0800405a <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800405a:	b480      	push	{r7}
 800405c:	b083      	sub	sp, #12
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8004062:	bf00      	nop
 8004064:	370c      	adds	r7, #12
 8004066:	46bd      	mov	sp, r7
 8004068:	bc80      	pop	{r7}
 800406a:	4770      	bx	lr

0800406c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004078:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800407a:	68f8      	ldr	r0, [r7, #12]
 800407c:	f7ff fbc4 	bl	8003808 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2201      	movs	r2, #1
 8004084:	711a      	strb	r2, [r3, #4]
}
 8004086:	bf00      	nop
 8004088:	3710      	adds	r7, #16
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}

0800408e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800408e:	b580      	push	{r7, lr}
 8004090:	b084      	sub	sp, #16
 8004092:	af00      	add	r7, sp, #0
 8004094:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800409c:	68f8      	ldr	r0, [r7, #12]
 800409e:	f7ff fbc1 	bl	8003824 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80040a2:	bf00      	nop
 80040a4:	3710      	adds	r7, #16
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}

080040aa <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80040aa:	b580      	push	{r7, lr}
 80040ac:	b084      	sub	sp, #16
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	691b      	ldr	r3, [r3, #16]
 80040bc:	f043 0204 	orr.w	r2, r3, #4
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80040c4:	68f8      	ldr	r0, [r7, #12]
 80040c6:	f7ff ffc8 	bl	800405a <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2201      	movs	r2, #1
 80040ce:	711a      	strb	r2, [r3, #4]
}
 80040d0:	bf00      	nop
 80040d2:	3710      	adds	r7, #16
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}

080040d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80040d8:	b480      	push	{r7}
 80040da:	b085      	sub	sp, #20
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d101      	bne.n	80040ea <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e059      	b.n	800419e <HAL_DMA_Init+0xc6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	461a      	mov	r2, r3
 80040f0:	4b2d      	ldr	r3, [pc, #180]	; (80041a8 <HAL_DMA_Init+0xd0>)
 80040f2:	429a      	cmp	r2, r3
 80040f4:	d80f      	bhi.n	8004116 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	461a      	mov	r2, r3
 80040fc:	4b2b      	ldr	r3, [pc, #172]	; (80041ac <HAL_DMA_Init+0xd4>)
 80040fe:	4413      	add	r3, r2
 8004100:	4a2b      	ldr	r2, [pc, #172]	; (80041b0 <HAL_DMA_Init+0xd8>)
 8004102:	fba2 2303 	umull	r2, r3, r2, r3
 8004106:	091b      	lsrs	r3, r3, #4
 8004108:	009a      	lsls	r2, r3, #2
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	4a28      	ldr	r2, [pc, #160]	; (80041b4 <HAL_DMA_Init+0xdc>)
 8004112:	63da      	str	r2, [r3, #60]	; 0x3c
 8004114:	e00e      	b.n	8004134 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	461a      	mov	r2, r3
 800411c:	4b26      	ldr	r3, [pc, #152]	; (80041b8 <HAL_DMA_Init+0xe0>)
 800411e:	4413      	add	r3, r2
 8004120:	4a23      	ldr	r2, [pc, #140]	; (80041b0 <HAL_DMA_Init+0xd8>)
 8004122:	fba2 2303 	umull	r2, r3, r2, r3
 8004126:	091b      	lsrs	r3, r3, #4
 8004128:	009a      	lsls	r2, r3, #2
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a22      	ldr	r2, [pc, #136]	; (80041bc <HAL_DMA_Init+0xe4>)
 8004132:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2202      	movs	r2, #2
 8004138:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800414a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800414e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC    | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004158:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004164:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	695b      	ldr	r3, [r3, #20]
 800416a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004170:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	69db      	ldr	r3, [r3, #28]
 8004176:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004178:	68fa      	ldr	r2, [r7, #12]
 800417a:	4313      	orrs	r3, r2
 800417c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	68fa      	ldr	r2, [r7, #12]
 8004184:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2200      	movs	r2, #0
 8004198:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3714      	adds	r7, #20
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bc80      	pop	{r7}
 80041a6:	4770      	bx	lr
 80041a8:	40026407 	.word	0x40026407
 80041ac:	bffd9ff8 	.word	0xbffd9ff8
 80041b0:	cccccccd 	.word	0xcccccccd
 80041b4:	40026000 	.word	0x40026000
 80041b8:	bffd9bf8 	.word	0xbffd9bf8
 80041bc:	40026400 	.word	0x40026400

080041c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b086      	sub	sp, #24
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	607a      	str	r2, [r7, #4]
 80041cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041ce:	2300      	movs	r3, #0
 80041d0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d101      	bne.n	80041e0 <HAL_DMA_Start_IT+0x20>
 80041dc:	2302      	movs	r3, #2
 80041de:	e04b      	b.n	8004278 <HAL_DMA_Start_IT+0xb8>
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d13a      	bne.n	800426a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2202      	movs	r2, #2
 80041f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2200      	movs	r2, #0
 8004200:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f022 0201 	bic.w	r2, r2, #1
 8004210:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	687a      	ldr	r2, [r7, #4]
 8004216:	68b9      	ldr	r1, [r7, #8]
 8004218:	68f8      	ldr	r0, [r7, #12]
 800421a:	f000 f91d 	bl	8004458 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004222:	2b00      	cmp	r3, #0
 8004224:	d008      	beq.n	8004238 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f042 020e 	orr.w	r2, r2, #14
 8004234:	601a      	str	r2, [r3, #0]
 8004236:	e00f      	b.n	8004258 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f022 0204 	bic.w	r2, r2, #4
 8004246:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f042 020a 	orr.w	r2, r2, #10
 8004256:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f042 0201 	orr.w	r2, r2, #1
 8004266:	601a      	str	r2, [r3, #0]
 8004268:	e005      	b.n	8004276 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004272:	2302      	movs	r3, #2
 8004274:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004276:	7dfb      	ldrb	r3, [r7, #23]
}
 8004278:	4618      	mov	r0, r3
 800427a:	3718      	adds	r7, #24
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}

08004280 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004280:	b480      	push	{r7}
 8004282:	b085      	sub	sp, #20
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004288:	2300      	movs	r3, #0
 800428a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004292:	b2db      	uxtb	r3, r3
 8004294:	2b02      	cmp	r3, #2
 8004296:	d008      	beq.n	80042aa <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2204      	movs	r2, #4
 800429c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e022      	b.n	80042f0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f022 020e 	bic.w	r2, r2, #14
 80042b8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 0201 	bic.w	r2, r2, #1
 80042c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ce:	f003 021c 	and.w	r2, r3, #28
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042d6:	2101      	movs	r1, #1
 80042d8:	fa01 f202 	lsl.w	r2, r1, r2
 80042dc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2201      	movs	r2, #1
 80042e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	f883 2020 	strb.w	r2, [r3, #32]

    return status;
 80042ee:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3714      	adds	r7, #20
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bc80      	pop	{r7}
 80042f8:	4770      	bx	lr

080042fa <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042fa:	b580      	push	{r7, lr}
 80042fc:	b084      	sub	sp, #16
 80042fe:	af00      	add	r7, sp, #0
 8004300:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004316:	f003 031c 	and.w	r3, r3, #28
 800431a:	2204      	movs	r2, #4
 800431c:	409a      	lsls	r2, r3
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	4013      	ands	r3, r2
 8004322:	2b00      	cmp	r3, #0
 8004324:	d026      	beq.n	8004374 <HAL_DMA_IRQHandler+0x7a>
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	f003 0304 	and.w	r3, r3, #4
 800432c:	2b00      	cmp	r3, #0
 800432e:	d021      	beq.n	8004374 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 0320 	and.w	r3, r3, #32
 800433a:	2b00      	cmp	r3, #0
 800433c:	d107      	bne.n	800434e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f022 0204 	bic.w	r2, r2, #4
 800434c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004352:	f003 021c 	and.w	r2, r3, #28
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800435a:	2104      	movs	r1, #4
 800435c:	fa01 f202 	lsl.w	r2, r1, r2
 8004360:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004366:	2b00      	cmp	r3, #0
 8004368:	d071      	beq.n	800444e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004372:	e06c      	b.n	800444e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004378:	f003 031c 	and.w	r3, r3, #28
 800437c:	2202      	movs	r2, #2
 800437e:	409a      	lsls	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	4013      	ands	r3, r2
 8004384:	2b00      	cmp	r3, #0
 8004386:	d02e      	beq.n	80043e6 <HAL_DMA_IRQHandler+0xec>
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d029      	beq.n	80043e6 <HAL_DMA_IRQHandler+0xec>
  {
    
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0320 	and.w	r3, r3, #32
 800439c:	2b00      	cmp	r3, #0
 800439e:	d10b      	bne.n	80043b8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f022 020a 	bic.w	r2, r2, #10
 80043ae:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043bc:	f003 021c 	and.w	r2, r3, #28
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043c4:	2102      	movs	r1, #2
 80043c6:	fa01 f202 	lsl.w	r2, r1, r2
 80043ca:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2200      	movs	r2, #0
 80043d0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d038      	beq.n	800444e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80043e4:	e033      	b.n	800444e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ea:	f003 031c 	and.w	r3, r3, #28
 80043ee:	2208      	movs	r2, #8
 80043f0:	409a      	lsls	r2, r3
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	4013      	ands	r3, r2
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d02a      	beq.n	8004450 <HAL_DMA_IRQHandler+0x156>
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	f003 0308 	and.w	r3, r3, #8
 8004400:	2b00      	cmp	r3, #0
 8004402:	d025      	beq.n	8004450 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f022 020e 	bic.w	r2, r2, #14
 8004412:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004418:	f003 021c 	and.w	r2, r3, #28
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004420:	2101      	movs	r1, #1
 8004422:	fa01 f202 	lsl.w	r2, r1, r2
 8004426:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2201      	movs	r2, #1
 800442c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2201      	movs	r2, #1
 8004432:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004442:	2b00      	cmp	r3, #0
 8004444:	d004      	beq.n	8004450 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800444e:	bf00      	nop
 8004450:	bf00      	nop
}
 8004452:	3710      	adds	r7, #16
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}

08004458 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004458:	b480      	push	{r7}
 800445a:	b085      	sub	sp, #20
 800445c:	af00      	add	r7, sp, #0
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	607a      	str	r2, [r7, #4]
 8004464:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446a:	f003 021c 	and.w	r2, r3, #28
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004472:	2101      	movs	r1, #1
 8004474:	fa01 f202 	lsl.w	r2, r1, r2
 8004478:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	683a      	ldr	r2, [r7, #0]
 8004480:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	2b10      	cmp	r3, #16
 8004488:	d108      	bne.n	800449c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	68ba      	ldr	r2, [r7, #8]
 8004498:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800449a:	e007      	b.n	80044ac <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68ba      	ldr	r2, [r7, #8]
 80044a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	60da      	str	r2, [r3, #12]
}
 80044ac:	bf00      	nop
 80044ae:	3714      	adds	r7, #20
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bc80      	pop	{r7}
 80044b4:	4770      	bx	lr
	...

080044b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b087      	sub	sp, #28
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80044c2:	2300      	movs	r3, #0
 80044c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80044c6:	2300      	movs	r3, #0
 80044c8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80044ca:	2300      	movs	r3, #0
 80044cc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80044ce:	e160      	b.n	8004792 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	2101      	movs	r1, #1
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	fa01 f303 	lsl.w	r3, r1, r3
 80044dc:	4013      	ands	r3, r2
 80044de:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	f000 8152 	beq.w	800478c <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f003 0303 	and.w	r3, r3, #3
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d005      	beq.n	8004500 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80044fc:	2b02      	cmp	r3, #2
 80044fe:	d130      	bne.n	8004562 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	005b      	lsls	r3, r3, #1
 800450a:	2203      	movs	r2, #3
 800450c:	fa02 f303 	lsl.w	r3, r2, r3
 8004510:	43db      	mvns	r3, r3
 8004512:	693a      	ldr	r2, [r7, #16]
 8004514:	4013      	ands	r3, r2
 8004516:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	68da      	ldr	r2, [r3, #12]
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	005b      	lsls	r3, r3, #1
 8004520:	fa02 f303 	lsl.w	r3, r2, r3
 8004524:	693a      	ldr	r2, [r7, #16]
 8004526:	4313      	orrs	r3, r2
 8004528:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	693a      	ldr	r2, [r7, #16]
 800452e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8004536:	2201      	movs	r2, #1
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	fa02 f303 	lsl.w	r3, r2, r3
 800453e:	43db      	mvns	r3, r3
 8004540:	693a      	ldr	r2, [r7, #16]
 8004542:	4013      	ands	r3, r2
 8004544:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	091b      	lsrs	r3, r3, #4
 800454c:	f003 0201 	and.w	r2, r3, #1
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	fa02 f303 	lsl.w	r3, r2, r3
 8004556:	693a      	ldr	r2, [r7, #16]
 8004558:	4313      	orrs	r3, r2
 800455a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	693a      	ldr	r2, [r7, #16]
 8004560:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f003 0303 	and.w	r3, r3, #3
 800456a:	2b03      	cmp	r3, #3
 800456c:	d017      	beq.n	800459e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	005b      	lsls	r3, r3, #1
 8004578:	2203      	movs	r2, #3
 800457a:	fa02 f303 	lsl.w	r3, r2, r3
 800457e:	43db      	mvns	r3, r3
 8004580:	693a      	ldr	r2, [r7, #16]
 8004582:	4013      	ands	r3, r2
 8004584:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	689a      	ldr	r2, [r3, #8]
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	005b      	lsls	r3, r3, #1
 800458e:	fa02 f303 	lsl.w	r3, r2, r3
 8004592:	693a      	ldr	r2, [r7, #16]
 8004594:	4313      	orrs	r3, r2
 8004596:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	693a      	ldr	r2, [r7, #16]
 800459c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	f003 0303 	and.w	r3, r3, #3
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d123      	bne.n	80045f2 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	08da      	lsrs	r2, r3, #3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	3208      	adds	r2, #8
 80045b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045b6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	f003 0307 	and.w	r3, r3, #7
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	220f      	movs	r2, #15
 80045c2:	fa02 f303 	lsl.w	r3, r2, r3
 80045c6:	43db      	mvns	r3, r3
 80045c8:	693a      	ldr	r2, [r7, #16]
 80045ca:	4013      	ands	r3, r2
 80045cc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	691a      	ldr	r2, [r3, #16]
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f003 0307 	and.w	r3, r3, #7
 80045d8:	009b      	lsls	r3, r3, #2
 80045da:	fa02 f303 	lsl.w	r3, r2, r3
 80045de:	693a      	ldr	r2, [r7, #16]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	08da      	lsrs	r2, r3, #3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	3208      	adds	r2, #8
 80045ec:	6939      	ldr	r1, [r7, #16]
 80045ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	005b      	lsls	r3, r3, #1
 80045fc:	2203      	movs	r2, #3
 80045fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004602:	43db      	mvns	r3, r3
 8004604:	693a      	ldr	r2, [r7, #16]
 8004606:	4013      	ands	r3, r2
 8004608:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f003 0203 	and.w	r2, r3, #3
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	005b      	lsls	r3, r3, #1
 8004616:	fa02 f303 	lsl.w	r3, r2, r3
 800461a:	693a      	ldr	r2, [r7, #16]
 800461c:	4313      	orrs	r3, r2
 800461e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	693a      	ldr	r2, [r7, #16]
 8004624:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800462e:	2b00      	cmp	r3, #0
 8004630:	f000 80ac 	beq.w	800478c <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004634:	4b5e      	ldr	r3, [pc, #376]	; (80047b0 <HAL_GPIO_Init+0x2f8>)
 8004636:	6a1b      	ldr	r3, [r3, #32]
 8004638:	4a5d      	ldr	r2, [pc, #372]	; (80047b0 <HAL_GPIO_Init+0x2f8>)
 800463a:	f043 0301 	orr.w	r3, r3, #1
 800463e:	6213      	str	r3, [r2, #32]
 8004640:	4b5b      	ldr	r3, [pc, #364]	; (80047b0 <HAL_GPIO_Init+0x2f8>)
 8004642:	6a1b      	ldr	r3, [r3, #32]
 8004644:	f003 0301 	and.w	r3, r3, #1
 8004648:	60bb      	str	r3, [r7, #8]
 800464a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 800464c:	4a59      	ldr	r2, [pc, #356]	; (80047b4 <HAL_GPIO_Init+0x2fc>)
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	089b      	lsrs	r3, r3, #2
 8004652:	3302      	adds	r3, #2
 8004654:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004658:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	f003 0303 	and.w	r3, r3, #3
 8004660:	009b      	lsls	r3, r3, #2
 8004662:	220f      	movs	r2, #15
 8004664:	fa02 f303 	lsl.w	r3, r2, r3
 8004668:	43db      	mvns	r3, r3
 800466a:	693a      	ldr	r2, [r7, #16]
 800466c:	4013      	ands	r3, r2
 800466e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	4a51      	ldr	r2, [pc, #324]	; (80047b8 <HAL_GPIO_Init+0x300>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d025      	beq.n	80046c4 <HAL_GPIO_Init+0x20c>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	4a50      	ldr	r2, [pc, #320]	; (80047bc <HAL_GPIO_Init+0x304>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d01f      	beq.n	80046c0 <HAL_GPIO_Init+0x208>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	4a4f      	ldr	r2, [pc, #316]	; (80047c0 <HAL_GPIO_Init+0x308>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d019      	beq.n	80046bc <HAL_GPIO_Init+0x204>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	4a4e      	ldr	r2, [pc, #312]	; (80047c4 <HAL_GPIO_Init+0x30c>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d013      	beq.n	80046b8 <HAL_GPIO_Init+0x200>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a4d      	ldr	r2, [pc, #308]	; (80047c8 <HAL_GPIO_Init+0x310>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d00d      	beq.n	80046b4 <HAL_GPIO_Init+0x1fc>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a4c      	ldr	r2, [pc, #304]	; (80047cc <HAL_GPIO_Init+0x314>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d007      	beq.n	80046b0 <HAL_GPIO_Init+0x1f8>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a4b      	ldr	r2, [pc, #300]	; (80047d0 <HAL_GPIO_Init+0x318>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d101      	bne.n	80046ac <HAL_GPIO_Init+0x1f4>
 80046a8:	2306      	movs	r3, #6
 80046aa:	e00c      	b.n	80046c6 <HAL_GPIO_Init+0x20e>
 80046ac:	2307      	movs	r3, #7
 80046ae:	e00a      	b.n	80046c6 <HAL_GPIO_Init+0x20e>
 80046b0:	2305      	movs	r3, #5
 80046b2:	e008      	b.n	80046c6 <HAL_GPIO_Init+0x20e>
 80046b4:	2304      	movs	r3, #4
 80046b6:	e006      	b.n	80046c6 <HAL_GPIO_Init+0x20e>
 80046b8:	2303      	movs	r3, #3
 80046ba:	e004      	b.n	80046c6 <HAL_GPIO_Init+0x20e>
 80046bc:	2302      	movs	r3, #2
 80046be:	e002      	b.n	80046c6 <HAL_GPIO_Init+0x20e>
 80046c0:	2301      	movs	r3, #1
 80046c2:	e000      	b.n	80046c6 <HAL_GPIO_Init+0x20e>
 80046c4:	2300      	movs	r3, #0
 80046c6:	697a      	ldr	r2, [r7, #20]
 80046c8:	f002 0203 	and.w	r2, r2, #3
 80046cc:	0092      	lsls	r2, r2, #2
 80046ce:	4093      	lsls	r3, r2
 80046d0:	693a      	ldr	r2, [r7, #16]
 80046d2:	4313      	orrs	r3, r2
 80046d4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80046d6:	4937      	ldr	r1, [pc, #220]	; (80047b4 <HAL_GPIO_Init+0x2fc>)
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	089b      	lsrs	r3, r3, #2
 80046dc:	3302      	adds	r3, #2
 80046de:	693a      	ldr	r2, [r7, #16]
 80046e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80046e4:	4b3b      	ldr	r3, [pc, #236]	; (80047d4 <HAL_GPIO_Init+0x31c>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	43db      	mvns	r3, r3
 80046ee:	693a      	ldr	r2, [r7, #16]
 80046f0:	4013      	ands	r3, r2
 80046f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d003      	beq.n	8004708 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8004700:	693a      	ldr	r2, [r7, #16]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	4313      	orrs	r3, r2
 8004706:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004708:	4a32      	ldr	r2, [pc, #200]	; (80047d4 <HAL_GPIO_Init+0x31c>)
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800470e:	4b31      	ldr	r3, [pc, #196]	; (80047d4 <HAL_GPIO_Init+0x31c>)
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	43db      	mvns	r3, r3
 8004718:	693a      	ldr	r2, [r7, #16]
 800471a:	4013      	ands	r3, r2
 800471c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004726:	2b00      	cmp	r3, #0
 8004728:	d003      	beq.n	8004732 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 800472a:	693a      	ldr	r2, [r7, #16]
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	4313      	orrs	r3, r2
 8004730:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004732:	4a28      	ldr	r2, [pc, #160]	; (80047d4 <HAL_GPIO_Init+0x31c>)
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004738:	4b26      	ldr	r3, [pc, #152]	; (80047d4 <HAL_GPIO_Init+0x31c>)
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	43db      	mvns	r3, r3
 8004742:	693a      	ldr	r2, [r7, #16]
 8004744:	4013      	ands	r3, r2
 8004746:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004750:	2b00      	cmp	r3, #0
 8004752:	d003      	beq.n	800475c <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8004754:	693a      	ldr	r2, [r7, #16]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	4313      	orrs	r3, r2
 800475a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800475c:	4a1d      	ldr	r2, [pc, #116]	; (80047d4 <HAL_GPIO_Init+0x31c>)
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004762:	4b1c      	ldr	r3, [pc, #112]	; (80047d4 <HAL_GPIO_Init+0x31c>)
 8004764:	68db      	ldr	r3, [r3, #12]
 8004766:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	43db      	mvns	r3, r3
 800476c:	693a      	ldr	r2, [r7, #16]
 800476e:	4013      	ands	r3, r2
 8004770:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d003      	beq.n	8004786 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 800477e:	693a      	ldr	r2, [r7, #16]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	4313      	orrs	r3, r2
 8004784:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004786:	4a13      	ldr	r2, [pc, #76]	; (80047d4 <HAL_GPIO_Init+0x31c>)
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	3301      	adds	r3, #1
 8004790:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	fa22 f303 	lsr.w	r3, r2, r3
 800479c:	2b00      	cmp	r3, #0
 800479e:	f47f ae97 	bne.w	80044d0 <HAL_GPIO_Init+0x18>
  }
}
 80047a2:	bf00      	nop
 80047a4:	bf00      	nop
 80047a6:	371c      	adds	r7, #28
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bc80      	pop	{r7}
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	40023800 	.word	0x40023800
 80047b4:	40010000 	.word	0x40010000
 80047b8:	40020000 	.word	0x40020000
 80047bc:	40020400 	.word	0x40020400
 80047c0:	40020800 	.word	0x40020800
 80047c4:	40020c00 	.word	0x40020c00
 80047c8:	40021000 	.word	0x40021000
 80047cc:	40021400 	.word	0x40021400
 80047d0:	40021800 	.word	0x40021800
 80047d4:	40010400 	.word	0x40010400

080047d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80047d8:	b480      	push	{r7}
 80047da:	b085      	sub	sp, #20
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	460b      	mov	r3, r1
 80047e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	691a      	ldr	r2, [r3, #16]
 80047e8:	887b      	ldrh	r3, [r7, #2]
 80047ea:	4013      	ands	r3, r2
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d002      	beq.n	80047f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80047f0:	2301      	movs	r3, #1
 80047f2:	73fb      	strb	r3, [r7, #15]
 80047f4:	e001      	b.n	80047fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80047f6:	2300      	movs	r3, #0
 80047f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80047fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3714      	adds	r7, #20
 8004800:	46bd      	mov	sp, r7
 8004802:	bc80      	pop	{r7}
 8004804:	4770      	bx	lr

08004806 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004806:	b480      	push	{r7}
 8004808:	b083      	sub	sp, #12
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
 800480e:	460b      	mov	r3, r1
 8004810:	807b      	strh	r3, [r7, #2]
 8004812:	4613      	mov	r3, r2
 8004814:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004816:	787b      	ldrb	r3, [r7, #1]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d003      	beq.n	8004824 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800481c:	887a      	ldrh	r2, [r7, #2]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8004822:	e003      	b.n	800482c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8004824:	887b      	ldrh	r3, [r7, #2]
 8004826:	041a      	lsls	r2, r3, #16
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	619a      	str	r2, [r3, #24]
}
 800482c:	bf00      	nop
 800482e:	370c      	adds	r7, #12
 8004830:	46bd      	mov	sp, r7
 8004832:	bc80      	pop	{r7}
 8004834:	4770      	bx	lr
	...

08004838 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
 800483e:	4603      	mov	r3, r0
 8004840:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004842:	4b08      	ldr	r3, [pc, #32]	; (8004864 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004844:	695a      	ldr	r2, [r3, #20]
 8004846:	88fb      	ldrh	r3, [r7, #6]
 8004848:	4013      	ands	r3, r2
 800484a:	2b00      	cmp	r3, #0
 800484c:	d006      	beq.n	800485c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800484e:	4a05      	ldr	r2, [pc, #20]	; (8004864 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004850:	88fb      	ldrh	r3, [r7, #6]
 8004852:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004854:	88fb      	ldrh	r3, [r7, #6]
 8004856:	4618      	mov	r0, r3
 8004858:	f7fc fc2e 	bl	80010b8 <HAL_GPIO_EXTI_Callback>
  }
}
 800485c:	bf00      	nop
 800485e:	3708      	adds	r7, #8
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}
 8004864:	40010400 	.word	0x40010400

08004868 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b088      	sub	sp, #32
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d101      	bne.n	800487a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e31d      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800487a:	4b94      	ldr	r3, [pc, #592]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	f003 030c 	and.w	r3, r3, #12
 8004882:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004884:	4b91      	ldr	r3, [pc, #580]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800488c:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	2b00      	cmp	r3, #0
 8004898:	d07b      	beq.n	8004992 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800489a:	69bb      	ldr	r3, [r7, #24]
 800489c:	2b08      	cmp	r3, #8
 800489e:	d006      	beq.n	80048ae <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	2b0c      	cmp	r3, #12
 80048a4:	d10f      	bne.n	80048c6 <HAL_RCC_OscConfig+0x5e>
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048ac:	d10b      	bne.n	80048c6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048ae:	4b87      	ldr	r3, [pc, #540]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d06a      	beq.n	8004990 <HAL_RCC_OscConfig+0x128>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d166      	bne.n	8004990 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e2f7      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d106      	bne.n	80048dc <HAL_RCC_OscConfig+0x74>
 80048ce:	4b7f      	ldr	r3, [pc, #508]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a7e      	ldr	r2, [pc, #504]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 80048d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048d8:	6013      	str	r3, [r2, #0]
 80048da:	e02d      	b.n	8004938 <HAL_RCC_OscConfig+0xd0>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d10c      	bne.n	80048fe <HAL_RCC_OscConfig+0x96>
 80048e4:	4b79      	ldr	r3, [pc, #484]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a78      	ldr	r2, [pc, #480]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 80048ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048ee:	6013      	str	r3, [r2, #0]
 80048f0:	4b76      	ldr	r3, [pc, #472]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a75      	ldr	r2, [pc, #468]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 80048f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048fa:	6013      	str	r3, [r2, #0]
 80048fc:	e01c      	b.n	8004938 <HAL_RCC_OscConfig+0xd0>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	2b05      	cmp	r3, #5
 8004904:	d10c      	bne.n	8004920 <HAL_RCC_OscConfig+0xb8>
 8004906:	4b71      	ldr	r3, [pc, #452]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a70      	ldr	r2, [pc, #448]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 800490c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004910:	6013      	str	r3, [r2, #0]
 8004912:	4b6e      	ldr	r3, [pc, #440]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a6d      	ldr	r2, [pc, #436]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 8004918:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800491c:	6013      	str	r3, [r2, #0]
 800491e:	e00b      	b.n	8004938 <HAL_RCC_OscConfig+0xd0>
 8004920:	4b6a      	ldr	r3, [pc, #424]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a69      	ldr	r2, [pc, #420]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 8004926:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800492a:	6013      	str	r3, [r2, #0]
 800492c:	4b67      	ldr	r3, [pc, #412]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a66      	ldr	r2, [pc, #408]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 8004932:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004936:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d013      	beq.n	8004968 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004940:	f7ff f88e 	bl	8003a60 <HAL_GetTick>
 8004944:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004946:	e008      	b.n	800495a <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004948:	f7ff f88a 	bl	8003a60 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	2b64      	cmp	r3, #100	; 0x64
 8004954:	d901      	bls.n	800495a <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e2ad      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800495a:	4b5c      	ldr	r3, [pc, #368]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d0f0      	beq.n	8004948 <HAL_RCC_OscConfig+0xe0>
 8004966:	e014      	b.n	8004992 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004968:	f7ff f87a 	bl	8003a60 <HAL_GetTick>
 800496c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800496e:	e008      	b.n	8004982 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004970:	f7ff f876 	bl	8003a60 <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b64      	cmp	r3, #100	; 0x64
 800497c:	d901      	bls.n	8004982 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e299      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004982:	4b52      	ldr	r3, [pc, #328]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1f0      	bne.n	8004970 <HAL_RCC_OscConfig+0x108>
 800498e:	e000      	b.n	8004992 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004990:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 0302 	and.w	r3, r3, #2
 800499a:	2b00      	cmp	r3, #0
 800499c:	d05a      	beq.n	8004a54 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800499e:	69bb      	ldr	r3, [r7, #24]
 80049a0:	2b04      	cmp	r3, #4
 80049a2:	d005      	beq.n	80049b0 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	2b0c      	cmp	r3, #12
 80049a8:	d119      	bne.n	80049de <HAL_RCC_OscConfig+0x176>
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d116      	bne.n	80049de <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049b0:	4b46      	ldr	r3, [pc, #280]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f003 0302 	and.w	r3, r3, #2
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d005      	beq.n	80049c8 <HAL_RCC_OscConfig+0x160>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	68db      	ldr	r3, [r3, #12]
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d001      	beq.n	80049c8 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	e276      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049c8:	4b40      	ldr	r3, [pc, #256]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	691b      	ldr	r3, [r3, #16]
 80049d4:	021b      	lsls	r3, r3, #8
 80049d6:	493d      	ldr	r1, [pc, #244]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 80049d8:	4313      	orrs	r3, r2
 80049da:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049dc:	e03a      	b.n	8004a54 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d020      	beq.n	8004a28 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049e6:	4b3a      	ldr	r3, [pc, #232]	; (8004ad0 <HAL_RCC_OscConfig+0x268>)
 80049e8:	2201      	movs	r2, #1
 80049ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ec:	f7ff f838 	bl	8003a60 <HAL_GetTick>
 80049f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80049f2:	e008      	b.n	8004a06 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049f4:	f7ff f834 	bl	8003a60 <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e257      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a06:	4b31      	ldr	r3, [pc, #196]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d0f0      	beq.n	80049f4 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a12:	4b2e      	ldr	r3, [pc, #184]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	021b      	lsls	r3, r3, #8
 8004a20:	492a      	ldr	r1, [pc, #168]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	604b      	str	r3, [r1, #4]
 8004a26:	e015      	b.n	8004a54 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a28:	4b29      	ldr	r3, [pc, #164]	; (8004ad0 <HAL_RCC_OscConfig+0x268>)
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a2e:	f7ff f817 	bl	8003a60 <HAL_GetTick>
 8004a32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004a34:	e008      	b.n	8004a48 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a36:	f7ff f813 	bl	8003a60 <HAL_GetTick>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d901      	bls.n	8004a48 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	e236      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004a48:	4b20      	ldr	r3, [pc, #128]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 0302 	and.w	r3, r3, #2
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d1f0      	bne.n	8004a36 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0310 	and.w	r3, r3, #16
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	f000 80b8 	beq.w	8004bd2 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004a62:	69bb      	ldr	r3, [r7, #24]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d170      	bne.n	8004b4a <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004a68:	4b18      	ldr	r3, [pc, #96]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d005      	beq.n	8004a80 <HAL_RCC_OscConfig+0x218>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	699b      	ldr	r3, [r3, #24]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d101      	bne.n	8004a80 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e21a      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a1a      	ldr	r2, [r3, #32]
 8004a84:	4b11      	ldr	r3, [pc, #68]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d921      	bls.n	8004ad4 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a1b      	ldr	r3, [r3, #32]
 8004a94:	4618      	mov	r0, r3
 8004a96:	f000 fc23 	bl	80052e0 <RCC_SetFlashLatencyFromMSIRange>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d001      	beq.n	8004aa4 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e208      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004aa4:	4b09      	ldr	r3, [pc, #36]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a1b      	ldr	r3, [r3, #32]
 8004ab0:	4906      	ldr	r1, [pc, #24]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ab6:	4b05      	ldr	r3, [pc, #20]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	69db      	ldr	r3, [r3, #28]
 8004ac2:	061b      	lsls	r3, r3, #24
 8004ac4:	4901      	ldr	r1, [pc, #4]	; (8004acc <HAL_RCC_OscConfig+0x264>)
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	604b      	str	r3, [r1, #4]
 8004aca:	e020      	b.n	8004b0e <HAL_RCC_OscConfig+0x2a6>
 8004acc:	40023800 	.word	0x40023800
 8004ad0:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ad4:	4ba4      	ldr	r3, [pc, #656]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a1b      	ldr	r3, [r3, #32]
 8004ae0:	49a1      	ldr	r1, [pc, #644]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ae6:	4ba0      	ldr	r3, [pc, #640]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	69db      	ldr	r3, [r3, #28]
 8004af2:	061b      	lsls	r3, r3, #24
 8004af4:	499c      	ldr	r1, [pc, #624]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004af6:	4313      	orrs	r3, r2
 8004af8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a1b      	ldr	r3, [r3, #32]
 8004afe:	4618      	mov	r0, r3
 8004b00:	f000 fbee 	bl	80052e0 <RCC_SetFlashLatencyFromMSIRange>
 8004b04:	4603      	mov	r3, r0
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d001      	beq.n	8004b0e <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e1d3      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6a1b      	ldr	r3, [r3, #32]
 8004b12:	0b5b      	lsrs	r3, r3, #13
 8004b14:	3301      	adds	r3, #1
 8004b16:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004b1a:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004b1e:	4a92      	ldr	r2, [pc, #584]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004b20:	6892      	ldr	r2, [r2, #8]
 8004b22:	0912      	lsrs	r2, r2, #4
 8004b24:	f002 020f 	and.w	r2, r2, #15
 8004b28:	4990      	ldr	r1, [pc, #576]	; (8004d6c <HAL_RCC_OscConfig+0x504>)
 8004b2a:	5c8a      	ldrb	r2, [r1, r2]
 8004b2c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004b2e:	4a90      	ldr	r2, [pc, #576]	; (8004d70 <HAL_RCC_OscConfig+0x508>)
 8004b30:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004b32:	4b90      	ldr	r3, [pc, #576]	; (8004d74 <HAL_RCC_OscConfig+0x50c>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4618      	mov	r0, r3
 8004b38:	f7fe ff46 	bl	80039c8 <HAL_InitTick>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004b40:	7bfb      	ldrb	r3, [r7, #15]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d045      	beq.n	8004bd2 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8004b46:	7bfb      	ldrb	r3, [r7, #15]
 8004b48:	e1b5      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	699b      	ldr	r3, [r3, #24]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d029      	beq.n	8004ba6 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004b52:	4b89      	ldr	r3, [pc, #548]	; (8004d78 <HAL_RCC_OscConfig+0x510>)
 8004b54:	2201      	movs	r2, #1
 8004b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b58:	f7fe ff82 	bl	8003a60 <HAL_GetTick>
 8004b5c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004b5e:	e008      	b.n	8004b72 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b60:	f7fe ff7e 	bl	8003a60 <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d901      	bls.n	8004b72 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e1a1      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004b72:	4b7d      	ldr	r3, [pc, #500]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d0f0      	beq.n	8004b60 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b7e:	4b7a      	ldr	r3, [pc, #488]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a1b      	ldr	r3, [r3, #32]
 8004b8a:	4977      	ldr	r1, [pc, #476]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b90:	4b75      	ldr	r3, [pc, #468]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	69db      	ldr	r3, [r3, #28]
 8004b9c:	061b      	lsls	r3, r3, #24
 8004b9e:	4972      	ldr	r1, [pc, #456]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	604b      	str	r3, [r1, #4]
 8004ba4:	e015      	b.n	8004bd2 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004ba6:	4b74      	ldr	r3, [pc, #464]	; (8004d78 <HAL_RCC_OscConfig+0x510>)
 8004ba8:	2200      	movs	r2, #0
 8004baa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bac:	f7fe ff58 	bl	8003a60 <HAL_GetTick>
 8004bb0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004bb2:	e008      	b.n	8004bc6 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004bb4:	f7fe ff54 	bl	8003a60 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d901      	bls.n	8004bc6 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e177      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004bc6:	4b68      	ldr	r3, [pc, #416]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d1f0      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0308 	and.w	r3, r3, #8
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d030      	beq.n	8004c40 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	695b      	ldr	r3, [r3, #20]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d016      	beq.n	8004c14 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004be6:	4b65      	ldr	r3, [pc, #404]	; (8004d7c <HAL_RCC_OscConfig+0x514>)
 8004be8:	2201      	movs	r2, #1
 8004bea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bec:	f7fe ff38 	bl	8003a60 <HAL_GetTick>
 8004bf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004bf2:	e008      	b.n	8004c06 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bf4:	f7fe ff34 	bl	8003a60 <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	d901      	bls.n	8004c06 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	e157      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004c06:	4b58      	ldr	r3, [pc, #352]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004c08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c0a:	f003 0302 	and.w	r3, r3, #2
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d0f0      	beq.n	8004bf4 <HAL_RCC_OscConfig+0x38c>
 8004c12:	e015      	b.n	8004c40 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c14:	4b59      	ldr	r3, [pc, #356]	; (8004d7c <HAL_RCC_OscConfig+0x514>)
 8004c16:	2200      	movs	r2, #0
 8004c18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c1a:	f7fe ff21 	bl	8003a60 <HAL_GetTick>
 8004c1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004c20:	e008      	b.n	8004c34 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c22:	f7fe ff1d 	bl	8003a60 <HAL_GetTick>
 8004c26:	4602      	mov	r2, r0
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	1ad3      	subs	r3, r2, r3
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d901      	bls.n	8004c34 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004c30:	2303      	movs	r3, #3
 8004c32:	e140      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004c34:	4b4c      	ldr	r3, [pc, #304]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004c36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c38:	f003 0302 	and.w	r3, r3, #2
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d1f0      	bne.n	8004c22 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0304 	and.w	r3, r3, #4
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	f000 80b5 	beq.w	8004db8 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c52:	4b45      	ldr	r3, [pc, #276]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d10d      	bne.n	8004c7a <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c5e:	4b42      	ldr	r3, [pc, #264]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c62:	4a41      	ldr	r2, [pc, #260]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004c64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c68:	6253      	str	r3, [r2, #36]	; 0x24
 8004c6a:	4b3f      	ldr	r3, [pc, #252]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c72:	60bb      	str	r3, [r7, #8]
 8004c74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c76:	2301      	movs	r3, #1
 8004c78:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c7a:	4b41      	ldr	r3, [pc, #260]	; (8004d80 <HAL_RCC_OscConfig+0x518>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d118      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c86:	4b3e      	ldr	r3, [pc, #248]	; (8004d80 <HAL_RCC_OscConfig+0x518>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a3d      	ldr	r2, [pc, #244]	; (8004d80 <HAL_RCC_OscConfig+0x518>)
 8004c8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c92:	f7fe fee5 	bl	8003a60 <HAL_GetTick>
 8004c96:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c98:	e008      	b.n	8004cac <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c9a:	f7fe fee1 	bl	8003a60 <HAL_GetTick>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	1ad3      	subs	r3, r2, r3
 8004ca4:	2b64      	cmp	r3, #100	; 0x64
 8004ca6:	d901      	bls.n	8004cac <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8004ca8:	2303      	movs	r3, #3
 8004caa:	e104      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cac:	4b34      	ldr	r3, [pc, #208]	; (8004d80 <HAL_RCC_OscConfig+0x518>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d0f0      	beq.n	8004c9a <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d106      	bne.n	8004cce <HAL_RCC_OscConfig+0x466>
 8004cc0:	4b29      	ldr	r3, [pc, #164]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004cc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cc4:	4a28      	ldr	r2, [pc, #160]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004cc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cca:	6353      	str	r3, [r2, #52]	; 0x34
 8004ccc:	e02d      	b.n	8004d2a <HAL_RCC_OscConfig+0x4c2>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d10c      	bne.n	8004cf0 <HAL_RCC_OscConfig+0x488>
 8004cd6:	4b24      	ldr	r3, [pc, #144]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004cd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cda:	4a23      	ldr	r2, [pc, #140]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004cdc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ce0:	6353      	str	r3, [r2, #52]	; 0x34
 8004ce2:	4b21      	ldr	r3, [pc, #132]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ce6:	4a20      	ldr	r2, [pc, #128]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004ce8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004cec:	6353      	str	r3, [r2, #52]	; 0x34
 8004cee:	e01c      	b.n	8004d2a <HAL_RCC_OscConfig+0x4c2>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	2b05      	cmp	r3, #5
 8004cf6:	d10c      	bne.n	8004d12 <HAL_RCC_OscConfig+0x4aa>
 8004cf8:	4b1b      	ldr	r3, [pc, #108]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004cfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cfc:	4a1a      	ldr	r2, [pc, #104]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004cfe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004d02:	6353      	str	r3, [r2, #52]	; 0x34
 8004d04:	4b18      	ldr	r3, [pc, #96]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004d06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d08:	4a17      	ldr	r2, [pc, #92]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004d0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d0e:	6353      	str	r3, [r2, #52]	; 0x34
 8004d10:	e00b      	b.n	8004d2a <HAL_RCC_OscConfig+0x4c2>
 8004d12:	4b15      	ldr	r3, [pc, #84]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004d14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d16:	4a14      	ldr	r2, [pc, #80]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004d18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d1c:	6353      	str	r3, [r2, #52]	; 0x34
 8004d1e:	4b12      	ldr	r3, [pc, #72]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004d20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d22:	4a11      	ldr	r2, [pc, #68]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004d24:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d28:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d015      	beq.n	8004d5e <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d32:	f7fe fe95 	bl	8003a60 <HAL_GetTick>
 8004d36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004d38:	e00a      	b.n	8004d50 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d3a:	f7fe fe91 	bl	8003a60 <HAL_GetTick>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	1ad3      	subs	r3, r2, r3
 8004d44:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d901      	bls.n	8004d50 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e0b2      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004d50:	4b05      	ldr	r3, [pc, #20]	; (8004d68 <HAL_RCC_OscConfig+0x500>)
 8004d52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d0ee      	beq.n	8004d3a <HAL_RCC_OscConfig+0x4d2>
 8004d5c:	e023      	b.n	8004da6 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d5e:	f7fe fe7f 	bl	8003a60 <HAL_GetTick>
 8004d62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004d64:	e019      	b.n	8004d9a <HAL_RCC_OscConfig+0x532>
 8004d66:	bf00      	nop
 8004d68:	40023800 	.word	0x40023800
 8004d6c:	08009864 	.word	0x08009864
 8004d70:	20000008 	.word	0x20000008
 8004d74:	20000098 	.word	0x20000098
 8004d78:	42470020 	.word	0x42470020
 8004d7c:	42470680 	.word	0x42470680
 8004d80:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d84:	f7fe fe6c 	bl	8003a60 <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d901      	bls.n	8004d9a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e08d      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004d9a:	4b49      	ldr	r3, [pc, #292]	; (8004ec0 <HAL_RCC_OscConfig+0x658>)
 8004d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1ee      	bne.n	8004d84 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004da6:	7ffb      	ldrb	r3, [r7, #31]
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d105      	bne.n	8004db8 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dac:	4b44      	ldr	r3, [pc, #272]	; (8004ec0 <HAL_RCC_OscConfig+0x658>)
 8004dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db0:	4a43      	ldr	r2, [pc, #268]	; (8004ec0 <HAL_RCC_OscConfig+0x658>)
 8004db2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004db6:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d079      	beq.n	8004eb4 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	2b0c      	cmp	r3, #12
 8004dc4:	d056      	beq.n	8004e74 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d13b      	bne.n	8004e46 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dce:	4b3d      	ldr	r3, [pc, #244]	; (8004ec4 <HAL_RCC_OscConfig+0x65c>)
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dd4:	f7fe fe44 	bl	8003a60 <HAL_GetTick>
 8004dd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004dda:	e008      	b.n	8004dee <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ddc:	f7fe fe40 	bl	8003a60 <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d901      	bls.n	8004dee <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8004dea:	2303      	movs	r3, #3
 8004dec:	e063      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004dee:	4b34      	ldr	r3, [pc, #208]	; (8004ec0 <HAL_RCC_OscConfig+0x658>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d1f0      	bne.n	8004ddc <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004dfa:	4b31      	ldr	r3, [pc, #196]	; (8004ec0 <HAL_RCC_OscConfig+0x658>)
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e0a:	4319      	orrs	r1, r3
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e10:	430b      	orrs	r3, r1
 8004e12:	492b      	ldr	r1, [pc, #172]	; (8004ec0 <HAL_RCC_OscConfig+0x658>)
 8004e14:	4313      	orrs	r3, r2
 8004e16:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e18:	4b2a      	ldr	r3, [pc, #168]	; (8004ec4 <HAL_RCC_OscConfig+0x65c>)
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e1e:	f7fe fe1f 	bl	8003a60 <HAL_GetTick>
 8004e22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004e24:	e008      	b.n	8004e38 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e26:	f7fe fe1b 	bl	8003a60 <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d901      	bls.n	8004e38 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8004e34:	2303      	movs	r3, #3
 8004e36:	e03e      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004e38:	4b21      	ldr	r3, [pc, #132]	; (8004ec0 <HAL_RCC_OscConfig+0x658>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d0f0      	beq.n	8004e26 <HAL_RCC_OscConfig+0x5be>
 8004e44:	e036      	b.n	8004eb4 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e46:	4b1f      	ldr	r3, [pc, #124]	; (8004ec4 <HAL_RCC_OscConfig+0x65c>)
 8004e48:	2200      	movs	r2, #0
 8004e4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e4c:	f7fe fe08 	bl	8003a60 <HAL_GetTick>
 8004e50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004e52:	e008      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e54:	f7fe fe04 	bl	8003a60 <HAL_GetTick>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d901      	bls.n	8004e66 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	e027      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004e66:	4b16      	ldr	r3, [pc, #88]	; (8004ec0 <HAL_RCC_OscConfig+0x658>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d1f0      	bne.n	8004e54 <HAL_RCC_OscConfig+0x5ec>
 8004e72:	e01f      	b.n	8004eb4 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d101      	bne.n	8004e80 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e01a      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004e80:	4b0f      	ldr	r3, [pc, #60]	; (8004ec0 <HAL_RCC_OscConfig+0x658>)
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d10d      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d106      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d001      	beq.n	8004eb4 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	e000      	b.n	8004eb6 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8004eb4:	2300      	movs	r3, #0
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3720      	adds	r7, #32
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}
 8004ebe:	bf00      	nop
 8004ec0:	40023800 	.word	0x40023800
 8004ec4:	42470060 	.word	0x42470060

08004ec8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d101      	bne.n	8004edc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e11a      	b.n	8005112 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004edc:	4b8f      	ldr	r3, [pc, #572]	; (800511c <HAL_RCC_ClockConfig+0x254>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0301 	and.w	r3, r3, #1
 8004ee4:	683a      	ldr	r2, [r7, #0]
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d919      	bls.n	8004f1e <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d105      	bne.n	8004efc <HAL_RCC_ClockConfig+0x34>
 8004ef0:	4b8a      	ldr	r3, [pc, #552]	; (800511c <HAL_RCC_ClockConfig+0x254>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a89      	ldr	r2, [pc, #548]	; (800511c <HAL_RCC_ClockConfig+0x254>)
 8004ef6:	f043 0304 	orr.w	r3, r3, #4
 8004efa:	6013      	str	r3, [r2, #0]
 8004efc:	4b87      	ldr	r3, [pc, #540]	; (800511c <HAL_RCC_ClockConfig+0x254>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f023 0201 	bic.w	r2, r3, #1
 8004f04:	4985      	ldr	r1, [pc, #532]	; (800511c <HAL_RCC_ClockConfig+0x254>)
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f0c:	4b83      	ldr	r3, [pc, #524]	; (800511c <HAL_RCC_ClockConfig+0x254>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 0301 	and.w	r3, r3, #1
 8004f14:	683a      	ldr	r2, [r7, #0]
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d001      	beq.n	8004f1e <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e0f9      	b.n	8005112 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0302 	and.w	r3, r3, #2
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d008      	beq.n	8004f3c <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f2a:	4b7d      	ldr	r3, [pc, #500]	; (8005120 <HAL_RCC_ClockConfig+0x258>)
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	497a      	ldr	r1, [pc, #488]	; (8005120 <HAL_RCC_ClockConfig+0x258>)
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0301 	and.w	r3, r3, #1
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	f000 808e 	beq.w	8005066 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d107      	bne.n	8004f62 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004f52:	4b73      	ldr	r3, [pc, #460]	; (8005120 <HAL_RCC_ClockConfig+0x258>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d121      	bne.n	8004fa2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e0d7      	b.n	8005112 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	2b03      	cmp	r3, #3
 8004f68:	d107      	bne.n	8004f7a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004f6a:	4b6d      	ldr	r3, [pc, #436]	; (8005120 <HAL_RCC_ClockConfig+0x258>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d115      	bne.n	8004fa2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e0cb      	b.n	8005112 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	d107      	bne.n	8004f92 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004f82:	4b67      	ldr	r3, [pc, #412]	; (8005120 <HAL_RCC_ClockConfig+0x258>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0302 	and.w	r3, r3, #2
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d109      	bne.n	8004fa2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e0bf      	b.n	8005112 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004f92:	4b63      	ldr	r3, [pc, #396]	; (8005120 <HAL_RCC_ClockConfig+0x258>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d101      	bne.n	8004fa2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e0b7      	b.n	8005112 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fa2:	4b5f      	ldr	r3, [pc, #380]	; (8005120 <HAL_RCC_ClockConfig+0x258>)
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	f023 0203 	bic.w	r2, r3, #3
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	495c      	ldr	r1, [pc, #368]	; (8005120 <HAL_RCC_ClockConfig+0x258>)
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fb4:	f7fe fd54 	bl	8003a60 <HAL_GetTick>
 8004fb8:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d112      	bne.n	8004fe8 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004fc2:	e00a      	b.n	8004fda <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fc4:	f7fe fd4c 	bl	8003a60 <HAL_GetTick>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	1ad3      	subs	r3, r2, r3
 8004fce:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d901      	bls.n	8004fda <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	e09b      	b.n	8005112 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004fda:	4b51      	ldr	r3, [pc, #324]	; (8005120 <HAL_RCC_ClockConfig+0x258>)
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	f003 030c 	and.w	r3, r3, #12
 8004fe2:	2b08      	cmp	r3, #8
 8004fe4:	d1ee      	bne.n	8004fc4 <HAL_RCC_ClockConfig+0xfc>
 8004fe6:	e03e      	b.n	8005066 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	2b03      	cmp	r3, #3
 8004fee:	d112      	bne.n	8005016 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ff0:	e00a      	b.n	8005008 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ff2:	f7fe fd35 	bl	8003a60 <HAL_GetTick>
 8004ff6:	4602      	mov	r2, r0
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	1ad3      	subs	r3, r2, r3
 8004ffc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005000:	4293      	cmp	r3, r2
 8005002:	d901      	bls.n	8005008 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e084      	b.n	8005112 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005008:	4b45      	ldr	r3, [pc, #276]	; (8005120 <HAL_RCC_ClockConfig+0x258>)
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	f003 030c 	and.w	r3, r3, #12
 8005010:	2b0c      	cmp	r3, #12
 8005012:	d1ee      	bne.n	8004ff2 <HAL_RCC_ClockConfig+0x12a>
 8005014:	e027      	b.n	8005066 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	2b01      	cmp	r3, #1
 800501c:	d11d      	bne.n	800505a <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800501e:	e00a      	b.n	8005036 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005020:	f7fe fd1e 	bl	8003a60 <HAL_GetTick>
 8005024:	4602      	mov	r2, r0
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	1ad3      	subs	r3, r2, r3
 800502a:	f241 3288 	movw	r2, #5000	; 0x1388
 800502e:	4293      	cmp	r3, r2
 8005030:	d901      	bls.n	8005036 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8005032:	2303      	movs	r3, #3
 8005034:	e06d      	b.n	8005112 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005036:	4b3a      	ldr	r3, [pc, #232]	; (8005120 <HAL_RCC_ClockConfig+0x258>)
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	f003 030c 	and.w	r3, r3, #12
 800503e:	2b04      	cmp	r3, #4
 8005040:	d1ee      	bne.n	8005020 <HAL_RCC_ClockConfig+0x158>
 8005042:	e010      	b.n	8005066 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005044:	f7fe fd0c 	bl	8003a60 <HAL_GetTick>
 8005048:	4602      	mov	r2, r0
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	1ad3      	subs	r3, r2, r3
 800504e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005052:	4293      	cmp	r3, r2
 8005054:	d901      	bls.n	800505a <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8005056:	2303      	movs	r3, #3
 8005058:	e05b      	b.n	8005112 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800505a:	4b31      	ldr	r3, [pc, #196]	; (8005120 <HAL_RCC_ClockConfig+0x258>)
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f003 030c 	and.w	r3, r3, #12
 8005062:	2b00      	cmp	r3, #0
 8005064:	d1ee      	bne.n	8005044 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005066:	4b2d      	ldr	r3, [pc, #180]	; (800511c <HAL_RCC_ClockConfig+0x254>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 0301 	and.w	r3, r3, #1
 800506e:	683a      	ldr	r2, [r7, #0]
 8005070:	429a      	cmp	r2, r3
 8005072:	d219      	bcs.n	80050a8 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	2b01      	cmp	r3, #1
 8005078:	d105      	bne.n	8005086 <HAL_RCC_ClockConfig+0x1be>
 800507a:	4b28      	ldr	r3, [pc, #160]	; (800511c <HAL_RCC_ClockConfig+0x254>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a27      	ldr	r2, [pc, #156]	; (800511c <HAL_RCC_ClockConfig+0x254>)
 8005080:	f043 0304 	orr.w	r3, r3, #4
 8005084:	6013      	str	r3, [r2, #0]
 8005086:	4b25      	ldr	r3, [pc, #148]	; (800511c <HAL_RCC_ClockConfig+0x254>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f023 0201 	bic.w	r2, r3, #1
 800508e:	4923      	ldr	r1, [pc, #140]	; (800511c <HAL_RCC_ClockConfig+0x254>)
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	4313      	orrs	r3, r2
 8005094:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005096:	4b21      	ldr	r3, [pc, #132]	; (800511c <HAL_RCC_ClockConfig+0x254>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 0301 	and.w	r3, r3, #1
 800509e:	683a      	ldr	r2, [r7, #0]
 80050a0:	429a      	cmp	r2, r3
 80050a2:	d001      	beq.n	80050a8 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e034      	b.n	8005112 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0304 	and.w	r3, r3, #4
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d008      	beq.n	80050c6 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050b4:	4b1a      	ldr	r3, [pc, #104]	; (8005120 <HAL_RCC_ClockConfig+0x258>)
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	4917      	ldr	r1, [pc, #92]	; (8005120 <HAL_RCC_ClockConfig+0x258>)
 80050c2:	4313      	orrs	r3, r2
 80050c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0308 	and.w	r3, r3, #8
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d009      	beq.n	80050e6 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80050d2:	4b13      	ldr	r3, [pc, #76]	; (8005120 <HAL_RCC_ClockConfig+0x258>)
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	691b      	ldr	r3, [r3, #16]
 80050de:	00db      	lsls	r3, r3, #3
 80050e0:	490f      	ldr	r1, [pc, #60]	; (8005120 <HAL_RCC_ClockConfig+0x258>)
 80050e2:	4313      	orrs	r3, r2
 80050e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80050e6:	f000 f823 	bl	8005130 <HAL_RCC_GetSysClockFreq>
 80050ea:	4602      	mov	r2, r0
 80050ec:	4b0c      	ldr	r3, [pc, #48]	; (8005120 <HAL_RCC_ClockConfig+0x258>)
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	091b      	lsrs	r3, r3, #4
 80050f2:	f003 030f 	and.w	r3, r3, #15
 80050f6:	490b      	ldr	r1, [pc, #44]	; (8005124 <HAL_RCC_ClockConfig+0x25c>)
 80050f8:	5ccb      	ldrb	r3, [r1, r3]
 80050fa:	fa22 f303 	lsr.w	r3, r2, r3
 80050fe:	4a0a      	ldr	r2, [pc, #40]	; (8005128 <HAL_RCC_ClockConfig+0x260>)
 8005100:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005102:	4b0a      	ldr	r3, [pc, #40]	; (800512c <HAL_RCC_ClockConfig+0x264>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4618      	mov	r0, r3
 8005108:	f7fe fc5e 	bl	80039c8 <HAL_InitTick>
 800510c:	4603      	mov	r3, r0
 800510e:	72fb      	strb	r3, [r7, #11]

  return status;
 8005110:	7afb      	ldrb	r3, [r7, #11]
}
 8005112:	4618      	mov	r0, r3
 8005114:	3710      	adds	r7, #16
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
 800511a:	bf00      	nop
 800511c:	40023c00 	.word	0x40023c00
 8005120:	40023800 	.word	0x40023800
 8005124:	08009864 	.word	0x08009864
 8005128:	20000008 	.word	0x20000008
 800512c:	20000098 	.word	0x20000098

08005130 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005130:	b5b0      	push	{r4, r5, r7, lr}
 8005132:	b086      	sub	sp, #24
 8005134:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8005136:	4b4d      	ldr	r3, [pc, #308]	; (800526c <HAL_RCC_GetSysClockFreq+0x13c>)
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f003 030c 	and.w	r3, r3, #12
 8005142:	2b0c      	cmp	r3, #12
 8005144:	d00c      	beq.n	8005160 <HAL_RCC_GetSysClockFreq+0x30>
 8005146:	2b0c      	cmp	r3, #12
 8005148:	d87c      	bhi.n	8005244 <HAL_RCC_GetSysClockFreq+0x114>
 800514a:	2b04      	cmp	r3, #4
 800514c:	d002      	beq.n	8005154 <HAL_RCC_GetSysClockFreq+0x24>
 800514e:	2b08      	cmp	r3, #8
 8005150:	d003      	beq.n	800515a <HAL_RCC_GetSysClockFreq+0x2a>
 8005152:	e077      	b.n	8005244 <HAL_RCC_GetSysClockFreq+0x114>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005154:	4b46      	ldr	r3, [pc, #280]	; (8005270 <HAL_RCC_GetSysClockFreq+0x140>)
 8005156:	613b      	str	r3, [r7, #16]
      break;
 8005158:	e082      	b.n	8005260 <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800515a:	4b46      	ldr	r3, [pc, #280]	; (8005274 <HAL_RCC_GetSysClockFreq+0x144>)
 800515c:	613b      	str	r3, [r7, #16]
      break;
 800515e:	e07f      	b.n	8005260 <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	0c9b      	lsrs	r3, r3, #18
 8005164:	f003 030f 	and.w	r3, r3, #15
 8005168:	4a43      	ldr	r2, [pc, #268]	; (8005278 <HAL_RCC_GetSysClockFreq+0x148>)
 800516a:	5cd3      	ldrb	r3, [r2, r3]
 800516c:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	0d9b      	lsrs	r3, r3, #22
 8005172:	f003 0303 	and.w	r3, r3, #3
 8005176:	3301      	adds	r3, #1
 8005178:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800517a:	4b3c      	ldr	r3, [pc, #240]	; (800526c <HAL_RCC_GetSysClockFreq+0x13c>)
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005182:	2b00      	cmp	r3, #0
 8005184:	d01a      	beq.n	80051bc <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	461a      	mov	r2, r3
 800518a:	f04f 0300 	mov.w	r3, #0
 800518e:	4939      	ldr	r1, [pc, #228]	; (8005274 <HAL_RCC_GetSysClockFreq+0x144>)
 8005190:	fb01 f003 	mul.w	r0, r1, r3
 8005194:	2100      	movs	r1, #0
 8005196:	fb01 f102 	mul.w	r1, r1, r2
 800519a:	1844      	adds	r4, r0, r1
 800519c:	4935      	ldr	r1, [pc, #212]	; (8005274 <HAL_RCC_GetSysClockFreq+0x144>)
 800519e:	fba2 0101 	umull	r0, r1, r2, r1
 80051a2:	1863      	adds	r3, r4, r1
 80051a4:	4619      	mov	r1, r3
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	461a      	mov	r2, r3
 80051aa:	f04f 0300 	mov.w	r3, #0
 80051ae:	f7fa ffe5 	bl	800017c <__aeabi_uldivmod>
 80051b2:	4602      	mov	r2, r0
 80051b4:	460b      	mov	r3, r1
 80051b6:	4613      	mov	r3, r2
 80051b8:	617b      	str	r3, [r7, #20]
 80051ba:	e040      	b.n	800523e <HAL_RCC_GetSysClockFreq+0x10e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	461c      	mov	r4, r3
 80051c0:	f04f 0500 	mov.w	r5, #0
 80051c4:	4620      	mov	r0, r4
 80051c6:	4629      	mov	r1, r5
 80051c8:	f04f 0200 	mov.w	r2, #0
 80051cc:	f04f 0300 	mov.w	r3, #0
 80051d0:	014b      	lsls	r3, r1, #5
 80051d2:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80051d6:	0142      	lsls	r2, r0, #5
 80051d8:	4610      	mov	r0, r2
 80051da:	4619      	mov	r1, r3
 80051dc:	1b00      	subs	r0, r0, r4
 80051de:	eb61 0105 	sbc.w	r1, r1, r5
 80051e2:	f04f 0200 	mov.w	r2, #0
 80051e6:	f04f 0300 	mov.w	r3, #0
 80051ea:	018b      	lsls	r3, r1, #6
 80051ec:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80051f0:	0182      	lsls	r2, r0, #6
 80051f2:	1a12      	subs	r2, r2, r0
 80051f4:	eb63 0301 	sbc.w	r3, r3, r1
 80051f8:	f04f 0000 	mov.w	r0, #0
 80051fc:	f04f 0100 	mov.w	r1, #0
 8005200:	00d9      	lsls	r1, r3, #3
 8005202:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005206:	00d0      	lsls	r0, r2, #3
 8005208:	4602      	mov	r2, r0
 800520a:	460b      	mov	r3, r1
 800520c:	1912      	adds	r2, r2, r4
 800520e:	eb45 0303 	adc.w	r3, r5, r3
 8005212:	f04f 0000 	mov.w	r0, #0
 8005216:	f04f 0100 	mov.w	r1, #0
 800521a:	0299      	lsls	r1, r3, #10
 800521c:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005220:	0290      	lsls	r0, r2, #10
 8005222:	4602      	mov	r2, r0
 8005224:	460b      	mov	r3, r1
 8005226:	4610      	mov	r0, r2
 8005228:	4619      	mov	r1, r3
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	461a      	mov	r2, r3
 800522e:	f04f 0300 	mov.w	r3, #0
 8005232:	f7fa ffa3 	bl	800017c <__aeabi_uldivmod>
 8005236:	4602      	mov	r2, r0
 8005238:	460b      	mov	r3, r1
 800523a:	4613      	mov	r3, r2
 800523c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	613b      	str	r3, [r7, #16]
      break;
 8005242:	e00d      	b.n	8005260 <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8005244:	4b09      	ldr	r3, [pc, #36]	; (800526c <HAL_RCC_GetSysClockFreq+0x13c>)
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	0b5b      	lsrs	r3, r3, #13
 800524a:	f003 0307 	and.w	r3, r3, #7
 800524e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	3301      	adds	r3, #1
 8005254:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005258:	fa02 f303 	lsl.w	r3, r2, r3
 800525c:	613b      	str	r3, [r7, #16]
      break;
 800525e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005260:	693b      	ldr	r3, [r7, #16]
}
 8005262:	4618      	mov	r0, r3
 8005264:	3718      	adds	r7, #24
 8005266:	46bd      	mov	sp, r7
 8005268:	bdb0      	pop	{r4, r5, r7, pc}
 800526a:	bf00      	nop
 800526c:	40023800 	.word	0x40023800
 8005270:	00f42400 	.word	0x00f42400
 8005274:	016e3600 	.word	0x016e3600
 8005278:	08009858 	.word	0x08009858

0800527c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800527c:	b480      	push	{r7}
 800527e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005280:	4b02      	ldr	r3, [pc, #8]	; (800528c <HAL_RCC_GetHCLKFreq+0x10>)
 8005282:	681b      	ldr	r3, [r3, #0]
}
 8005284:	4618      	mov	r0, r3
 8005286:	46bd      	mov	sp, r7
 8005288:	bc80      	pop	{r7}
 800528a:	4770      	bx	lr
 800528c:	20000008 	.word	0x20000008

08005290 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005294:	f7ff fff2 	bl	800527c <HAL_RCC_GetHCLKFreq>
 8005298:	4602      	mov	r2, r0
 800529a:	4b05      	ldr	r3, [pc, #20]	; (80052b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	0a1b      	lsrs	r3, r3, #8
 80052a0:	f003 0307 	and.w	r3, r3, #7
 80052a4:	4903      	ldr	r1, [pc, #12]	; (80052b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80052a6:	5ccb      	ldrb	r3, [r1, r3]
 80052a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	40023800 	.word	0x40023800
 80052b4:	08009874 	.word	0x08009874

080052b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80052bc:	f7ff ffde 	bl	800527c <HAL_RCC_GetHCLKFreq>
 80052c0:	4602      	mov	r2, r0
 80052c2:	4b05      	ldr	r3, [pc, #20]	; (80052d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	0adb      	lsrs	r3, r3, #11
 80052c8:	f003 0307 	and.w	r3, r3, #7
 80052cc:	4903      	ldr	r1, [pc, #12]	; (80052dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80052ce:	5ccb      	ldrb	r3, [r1, r3]
 80052d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	bd80      	pop	{r7, pc}
 80052d8:	40023800 	.word	0x40023800
 80052dc:	08009874 	.word	0x08009874

080052e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b087      	sub	sp, #28
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80052e8:	2300      	movs	r3, #0
 80052ea:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80052ec:	4b29      	ldr	r3, [pc, #164]	; (8005394 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d12c      	bne.n	8005352 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80052f8:	4b26      	ldr	r3, [pc, #152]	; (8005394 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80052fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005300:	2b00      	cmp	r3, #0
 8005302:	d005      	beq.n	8005310 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8005304:	4b24      	ldr	r3, [pc, #144]	; (8005398 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800530c:	617b      	str	r3, [r7, #20]
 800530e:	e016      	b.n	800533e <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005310:	4b20      	ldr	r3, [pc, #128]	; (8005394 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005314:	4a1f      	ldr	r2, [pc, #124]	; (8005394 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005316:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800531a:	6253      	str	r3, [r2, #36]	; 0x24
 800531c:	4b1d      	ldr	r3, [pc, #116]	; (8005394 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800531e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005320:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005324:	60fb      	str	r3, [r7, #12]
 8005326:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8005328:	4b1b      	ldr	r3, [pc, #108]	; (8005398 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8005330:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8005332:	4b18      	ldr	r3, [pc, #96]	; (8005394 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005336:	4a17      	ldr	r2, [pc, #92]	; (8005394 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005338:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800533c:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8005344:	d105      	bne.n	8005352 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800534c:	d101      	bne.n	8005352 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800534e:	2301      	movs	r3, #1
 8005350:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	2b01      	cmp	r3, #1
 8005356:	d105      	bne.n	8005364 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8005358:	4b10      	ldr	r3, [pc, #64]	; (800539c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a0f      	ldr	r2, [pc, #60]	; (800539c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800535e:	f043 0304 	orr.w	r3, r3, #4
 8005362:	6013      	str	r3, [r2, #0]
 8005364:	4b0d      	ldr	r3, [pc, #52]	; (800539c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f023 0201 	bic.w	r2, r3, #1
 800536c:	490b      	ldr	r1, [pc, #44]	; (800539c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	4313      	orrs	r3, r2
 8005372:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005374:	4b09      	ldr	r3, [pc, #36]	; (800539c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f003 0301 	and.w	r3, r3, #1
 800537c:	693a      	ldr	r2, [r7, #16]
 800537e:	429a      	cmp	r2, r3
 8005380:	d001      	beq.n	8005386 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e000      	b.n	8005388 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8005386:	2300      	movs	r3, #0
}
 8005388:	4618      	mov	r0, r3
 800538a:	371c      	adds	r7, #28
 800538c:	46bd      	mov	sp, r7
 800538e:	bc80      	pop	{r7}
 8005390:	4770      	bx	lr
 8005392:	bf00      	nop
 8005394:	40023800 	.word	0x40023800
 8005398:	40007000 	.word	0x40007000
 800539c:	40023c00 	.word	0x40023c00

080053a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b082      	sub	sp, #8
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d101      	bne.n	80053b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e07b      	b.n	80054aa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx serie.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d108      	bne.n	80053cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053c2:	d009      	beq.n	80053d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2200      	movs	r2, #0
 80053c8:	61da      	str	r2, [r3, #28]
 80053ca:	e005      	b.n	80053d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2200      	movs	r2, #0
 80053dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d106      	bne.n	80053f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f7fc feea 	bl	80021cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2202      	movs	r2, #2
 80053fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800540e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005420:	431a      	orrs	r2, r3
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800542a:	431a      	orrs	r2, r3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	691b      	ldr	r3, [r3, #16]
 8005430:	f003 0302 	and.w	r3, r3, #2
 8005434:	431a      	orrs	r2, r3
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	f003 0301 	and.w	r3, r3, #1
 800543e:	431a      	orrs	r2, r3
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	699b      	ldr	r3, [r3, #24]
 8005444:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005448:	431a      	orrs	r2, r3
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	69db      	ldr	r3, [r3, #28]
 800544e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005452:	431a      	orrs	r2, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6a1b      	ldr	r3, [r3, #32]
 8005458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800545c:	ea42 0103 	orr.w	r1, r2, r3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005464:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	430a      	orrs	r2, r1
 800546e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	699b      	ldr	r3, [r3, #24]
 8005474:	0c1b      	lsrs	r3, r3, #16
 8005476:	f003 0104 	and.w	r1, r3, #4
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547e:	f003 0210 	and.w	r2, r3, #16
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	430a      	orrs	r2, r1
 8005488:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	69da      	ldr	r2, [r3, #28]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005498:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80054a8:	2300      	movs	r3, #0
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3708      	adds	r7, #8
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}

080054b2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054b2:	b580      	push	{r7, lr}
 80054b4:	b088      	sub	sp, #32
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	60f8      	str	r0, [r7, #12]
 80054ba:	60b9      	str	r1, [r7, #8]
 80054bc:	603b      	str	r3, [r7, #0]
 80054be:	4613      	mov	r3, r2
 80054c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80054c2:	2300      	movs	r3, #0
 80054c4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d101      	bne.n	80054d4 <HAL_SPI_Transmit+0x22>
 80054d0:	2302      	movs	r3, #2
 80054d2:	e126      	b.n	8005722 <HAL_SPI_Transmit+0x270>
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2201      	movs	r2, #1
 80054d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054dc:	f7fe fac0 	bl	8003a60 <HAL_GetTick>
 80054e0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80054e2:	88fb      	ldrh	r3, [r7, #6]
 80054e4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054ec:	b2db      	uxtb	r3, r3
 80054ee:	2b01      	cmp	r3, #1
 80054f0:	d002      	beq.n	80054f8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80054f2:	2302      	movs	r3, #2
 80054f4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80054f6:	e10b      	b.n	8005710 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d002      	beq.n	8005504 <HAL_SPI_Transmit+0x52>
 80054fe:	88fb      	ldrh	r3, [r7, #6]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d102      	bne.n	800550a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005504:	2301      	movs	r3, #1
 8005506:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005508:	e102      	b.n	8005710 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2203      	movs	r2, #3
 800550e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	68ba      	ldr	r2, [r7, #8]
 800551c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	88fa      	ldrh	r2, [r7, #6]
 8005522:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	88fa      	ldrh	r2, [r7, #6]
 8005528:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2200      	movs	r2, #0
 800552e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2200      	movs	r2, #0
 8005534:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2200      	movs	r2, #0
 800553a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2200      	movs	r2, #0
 8005540:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2200      	movs	r2, #0
 8005546:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005550:	d10f      	bne.n	8005572 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005560:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005570:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800557c:	2b40      	cmp	r3, #64	; 0x40
 800557e:	d007      	beq.n	8005590 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800558e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005598:	d14b      	bne.n	8005632 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d002      	beq.n	80055a8 <HAL_SPI_Transmit+0xf6>
 80055a2:	8afb      	ldrh	r3, [r7, #22]
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d13e      	bne.n	8005626 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ac:	881a      	ldrh	r2, [r3, #0]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055b8:	1c9a      	adds	r2, r3, #2
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055c2:	b29b      	uxth	r3, r3
 80055c4:	3b01      	subs	r3, #1
 80055c6:	b29a      	uxth	r2, r3
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80055cc:	e02b      	b.n	8005626 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	f003 0302 	and.w	r3, r3, #2
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d112      	bne.n	8005602 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055e0:	881a      	ldrh	r2, [r3, #0]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ec:	1c9a      	adds	r2, r3, #2
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	3b01      	subs	r3, #1
 80055fa:	b29a      	uxth	r2, r3
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	86da      	strh	r2, [r3, #54]	; 0x36
 8005600:	e011      	b.n	8005626 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005602:	f7fe fa2d 	bl	8003a60 <HAL_GetTick>
 8005606:	4602      	mov	r2, r0
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	1ad3      	subs	r3, r2, r3
 800560c:	683a      	ldr	r2, [r7, #0]
 800560e:	429a      	cmp	r2, r3
 8005610:	d803      	bhi.n	800561a <HAL_SPI_Transmit+0x168>
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005618:	d102      	bne.n	8005620 <HAL_SPI_Transmit+0x16e>
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d102      	bne.n	8005626 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005620:	2303      	movs	r3, #3
 8005622:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005624:	e074      	b.n	8005710 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800562a:	b29b      	uxth	r3, r3
 800562c:	2b00      	cmp	r3, #0
 800562e:	d1ce      	bne.n	80055ce <HAL_SPI_Transmit+0x11c>
 8005630:	e04c      	b.n	80056cc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d002      	beq.n	8005640 <HAL_SPI_Transmit+0x18e>
 800563a:	8afb      	ldrh	r3, [r7, #22]
 800563c:	2b01      	cmp	r3, #1
 800563e:	d140      	bne.n	80056c2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	330c      	adds	r3, #12
 800564a:	7812      	ldrb	r2, [r2, #0]
 800564c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005652:	1c5a      	adds	r2, r3, #1
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800565c:	b29b      	uxth	r3, r3
 800565e:	3b01      	subs	r3, #1
 8005660:	b29a      	uxth	r2, r3
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005666:	e02c      	b.n	80056c2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	f003 0302 	and.w	r3, r3, #2
 8005672:	2b02      	cmp	r3, #2
 8005674:	d113      	bne.n	800569e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	330c      	adds	r3, #12
 8005680:	7812      	ldrb	r2, [r2, #0]
 8005682:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005688:	1c5a      	adds	r2, r3, #1
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005692:	b29b      	uxth	r3, r3
 8005694:	3b01      	subs	r3, #1
 8005696:	b29a      	uxth	r2, r3
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	86da      	strh	r2, [r3, #54]	; 0x36
 800569c:	e011      	b.n	80056c2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800569e:	f7fe f9df 	bl	8003a60 <HAL_GetTick>
 80056a2:	4602      	mov	r2, r0
 80056a4:	69bb      	ldr	r3, [r7, #24]
 80056a6:	1ad3      	subs	r3, r2, r3
 80056a8:	683a      	ldr	r2, [r7, #0]
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d803      	bhi.n	80056b6 <HAL_SPI_Transmit+0x204>
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056b4:	d102      	bne.n	80056bc <HAL_SPI_Transmit+0x20a>
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d102      	bne.n	80056c2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80056bc:	2303      	movs	r3, #3
 80056be:	77fb      	strb	r3, [r7, #31]
          goto error;
 80056c0:	e026      	b.n	8005710 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056c6:	b29b      	uxth	r3, r3
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d1cd      	bne.n	8005668 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056cc:	69ba      	ldr	r2, [r7, #24]
 80056ce:	6839      	ldr	r1, [r7, #0]
 80056d0:	68f8      	ldr	r0, [r7, #12]
 80056d2:	f000 fa55 	bl	8005b80 <SPI_EndRxTxTransaction>
 80056d6:	4603      	mov	r3, r0
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d002      	beq.n	80056e2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2220      	movs	r2, #32
 80056e0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d10a      	bne.n	8005700 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80056ea:	2300      	movs	r3, #0
 80056ec:	613b      	str	r3, [r7, #16]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	613b      	str	r3, [r7, #16]
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	613b      	str	r3, [r7, #16]
 80056fe:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005704:	2b00      	cmp	r3, #0
 8005706:	d002      	beq.n	800570e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	77fb      	strb	r3, [r7, #31]
 800570c:	e000      	b.n	8005710 <HAL_SPI_Transmit+0x25e>
  }

error:
 800570e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2200      	movs	r2, #0
 800571c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005720:	7ffb      	ldrb	r3, [r7, #31]
}
 8005722:	4618      	mov	r0, r3
 8005724:	3720      	adds	r7, #32
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}

0800572a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800572a:	b580      	push	{r7, lr}
 800572c:	b08c      	sub	sp, #48	; 0x30
 800572e:	af00      	add	r7, sp, #0
 8005730:	60f8      	str	r0, [r7, #12]
 8005732:	60b9      	str	r1, [r7, #8]
 8005734:	607a      	str	r2, [r7, #4]
 8005736:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005738:	2301      	movs	r3, #1
 800573a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800573c:	2300      	movs	r3, #0
 800573e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005748:	2b01      	cmp	r3, #1
 800574a:	d101      	bne.n	8005750 <HAL_SPI_TransmitReceive+0x26>
 800574c:	2302      	movs	r3, #2
 800574e:	e18a      	b.n	8005a66 <HAL_SPI_TransmitReceive+0x33c>
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005758:	f7fe f982 	bl	8003a60 <HAL_GetTick>
 800575c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005764:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800576e:	887b      	ldrh	r3, [r7, #2]
 8005770:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005772:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005776:	2b01      	cmp	r3, #1
 8005778:	d00f      	beq.n	800579a <HAL_SPI_TransmitReceive+0x70>
 800577a:	69fb      	ldr	r3, [r7, #28]
 800577c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005780:	d107      	bne.n	8005792 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d103      	bne.n	8005792 <HAL_SPI_TransmitReceive+0x68>
 800578a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800578e:	2b04      	cmp	r3, #4
 8005790:	d003      	beq.n	800579a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005792:	2302      	movs	r3, #2
 8005794:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005798:	e15b      	b.n	8005a52 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d005      	beq.n	80057ac <HAL_SPI_TransmitReceive+0x82>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d002      	beq.n	80057ac <HAL_SPI_TransmitReceive+0x82>
 80057a6:	887b      	ldrh	r3, [r7, #2]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d103      	bne.n	80057b4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80057b2:	e14e      	b.n	8005a52 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	2b04      	cmp	r3, #4
 80057be:	d003      	beq.n	80057c8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2205      	movs	r2, #5
 80057c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	687a      	ldr	r2, [r7, #4]
 80057d2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	887a      	ldrh	r2, [r7, #2]
 80057d8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	887a      	ldrh	r2, [r7, #2]
 80057de:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	68ba      	ldr	r2, [r7, #8]
 80057e4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	887a      	ldrh	r2, [r7, #2]
 80057ea:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	887a      	ldrh	r2, [r7, #2]
 80057f0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2200      	movs	r2, #0
 80057f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005808:	2b40      	cmp	r3, #64	; 0x40
 800580a:	d007      	beq.n	800581c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800581a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005824:	d178      	bne.n	8005918 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d002      	beq.n	8005834 <HAL_SPI_TransmitReceive+0x10a>
 800582e:	8b7b      	ldrh	r3, [r7, #26]
 8005830:	2b01      	cmp	r3, #1
 8005832:	d166      	bne.n	8005902 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005838:	881a      	ldrh	r2, [r3, #0]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005844:	1c9a      	adds	r2, r3, #2
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800584e:	b29b      	uxth	r3, r3
 8005850:	3b01      	subs	r3, #1
 8005852:	b29a      	uxth	r2, r3
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005858:	e053      	b.n	8005902 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	f003 0302 	and.w	r3, r3, #2
 8005864:	2b02      	cmp	r3, #2
 8005866:	d11b      	bne.n	80058a0 <HAL_SPI_TransmitReceive+0x176>
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800586c:	b29b      	uxth	r3, r3
 800586e:	2b00      	cmp	r3, #0
 8005870:	d016      	beq.n	80058a0 <HAL_SPI_TransmitReceive+0x176>
 8005872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005874:	2b01      	cmp	r3, #1
 8005876:	d113      	bne.n	80058a0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800587c:	881a      	ldrh	r2, [r3, #0]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005888:	1c9a      	adds	r2, r3, #2
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005892:	b29b      	uxth	r3, r3
 8005894:	3b01      	subs	r3, #1
 8005896:	b29a      	uxth	r2, r3
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800589c:	2300      	movs	r3, #0
 800589e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	f003 0301 	and.w	r3, r3, #1
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	d119      	bne.n	80058e2 <HAL_SPI_TransmitReceive+0x1b8>
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058b2:	b29b      	uxth	r3, r3
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d014      	beq.n	80058e2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	68da      	ldr	r2, [r3, #12]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058c2:	b292      	uxth	r2, r2
 80058c4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ca:	1c9a      	adds	r2, r3, #2
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	3b01      	subs	r3, #1
 80058d8:	b29a      	uxth	r2, r3
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80058de:	2301      	movs	r3, #1
 80058e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80058e2:	f7fe f8bd 	bl	8003a60 <HAL_GetTick>
 80058e6:	4602      	mov	r2, r0
 80058e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80058ee:	429a      	cmp	r2, r3
 80058f0:	d807      	bhi.n	8005902 <HAL_SPI_TransmitReceive+0x1d8>
 80058f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058f8:	d003      	beq.n	8005902 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80058fa:	2303      	movs	r3, #3
 80058fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005900:	e0a7      	b.n	8005a52 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005906:	b29b      	uxth	r3, r3
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1a6      	bne.n	800585a <HAL_SPI_TransmitReceive+0x130>
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005910:	b29b      	uxth	r3, r3
 8005912:	2b00      	cmp	r3, #0
 8005914:	d1a1      	bne.n	800585a <HAL_SPI_TransmitReceive+0x130>
 8005916:	e07c      	b.n	8005a12 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d002      	beq.n	8005926 <HAL_SPI_TransmitReceive+0x1fc>
 8005920:	8b7b      	ldrh	r3, [r7, #26]
 8005922:	2b01      	cmp	r3, #1
 8005924:	d16b      	bne.n	80059fe <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	330c      	adds	r3, #12
 8005930:	7812      	ldrb	r2, [r2, #0]
 8005932:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005938:	1c5a      	adds	r2, r3, #1
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005942:	b29b      	uxth	r3, r3
 8005944:	3b01      	subs	r3, #1
 8005946:	b29a      	uxth	r2, r3
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800594c:	e057      	b.n	80059fe <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	f003 0302 	and.w	r3, r3, #2
 8005958:	2b02      	cmp	r3, #2
 800595a:	d11c      	bne.n	8005996 <HAL_SPI_TransmitReceive+0x26c>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005960:	b29b      	uxth	r3, r3
 8005962:	2b00      	cmp	r3, #0
 8005964:	d017      	beq.n	8005996 <HAL_SPI_TransmitReceive+0x26c>
 8005966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005968:	2b01      	cmp	r3, #1
 800596a:	d114      	bne.n	8005996 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	330c      	adds	r3, #12
 8005976:	7812      	ldrb	r2, [r2, #0]
 8005978:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800597e:	1c5a      	adds	r2, r3, #1
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005988:	b29b      	uxth	r3, r3
 800598a:	3b01      	subs	r3, #1
 800598c:	b29a      	uxth	r2, r3
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005992:	2300      	movs	r3, #0
 8005994:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	f003 0301 	and.w	r3, r3, #1
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d119      	bne.n	80059d8 <HAL_SPI_TransmitReceive+0x2ae>
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d014      	beq.n	80059d8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	68da      	ldr	r2, [r3, #12]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059b8:	b2d2      	uxtb	r2, r2
 80059ba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059c0:	1c5a      	adds	r2, r3, #1
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	3b01      	subs	r3, #1
 80059ce:	b29a      	uxth	r2, r3
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80059d4:	2301      	movs	r3, #1
 80059d6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80059d8:	f7fe f842 	bl	8003a60 <HAL_GetTick>
 80059dc:	4602      	mov	r2, r0
 80059de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d803      	bhi.n	80059f0 <HAL_SPI_TransmitReceive+0x2c6>
 80059e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ee:	d102      	bne.n	80059f6 <HAL_SPI_TransmitReceive+0x2cc>
 80059f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d103      	bne.n	80059fe <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80059f6:	2303      	movs	r3, #3
 80059f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80059fc:	e029      	b.n	8005a52 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a02:	b29b      	uxth	r3, r3
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d1a2      	bne.n	800594e <HAL_SPI_TransmitReceive+0x224>
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d19d      	bne.n	800594e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a14:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005a16:	68f8      	ldr	r0, [r7, #12]
 8005a18:	f000 f8b2 	bl	8005b80 <SPI_EndRxTxTransaction>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d006      	beq.n	8005a30 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2220      	movs	r2, #32
 8005a2c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005a2e:	e010      	b.n	8005a52 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d10b      	bne.n	8005a50 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a38:	2300      	movs	r3, #0
 8005a3a:	617b      	str	r3, [r7, #20]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68db      	ldr	r3, [r3, #12]
 8005a42:	617b      	str	r3, [r7, #20]
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	617b      	str	r3, [r7, #20]
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	e000      	b.n	8005a52 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005a50:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2201      	movs	r2, #1
 8005a56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005a62:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3730      	adds	r7, #48	; 0x30
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
	...

08005a70 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b088      	sub	sp, #32
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	603b      	str	r3, [r7, #0]
 8005a7c:	4613      	mov	r3, r2
 8005a7e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a80:	f7fd ffee 	bl	8003a60 <HAL_GetTick>
 8005a84:	4602      	mov	r2, r0
 8005a86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a88:	1a9b      	subs	r3, r3, r2
 8005a8a:	683a      	ldr	r2, [r7, #0]
 8005a8c:	4413      	add	r3, r2
 8005a8e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005a90:	f7fd ffe6 	bl	8003a60 <HAL_GetTick>
 8005a94:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005a96:	4b39      	ldr	r3, [pc, #228]	; (8005b7c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	015b      	lsls	r3, r3, #5
 8005a9c:	0d1b      	lsrs	r3, r3, #20
 8005a9e:	69fa      	ldr	r2, [r7, #28]
 8005aa0:	fb02 f303 	mul.w	r3, r2, r3
 8005aa4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005aa6:	e054      	b.n	8005b52 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aae:	d050      	beq.n	8005b52 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ab0:	f7fd ffd6 	bl	8003a60 <HAL_GetTick>
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	69bb      	ldr	r3, [r7, #24]
 8005ab8:	1ad3      	subs	r3, r2, r3
 8005aba:	69fa      	ldr	r2, [r7, #28]
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d902      	bls.n	8005ac6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005ac0:	69fb      	ldr	r3, [r7, #28]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d13d      	bne.n	8005b42 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	685a      	ldr	r2, [r3, #4]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005ad4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ade:	d111      	bne.n	8005b04 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ae8:	d004      	beq.n	8005af4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005af2:	d107      	bne.n	8005b04 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b02:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b0c:	d10f      	bne.n	8005b2e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b1c:	601a      	str	r2, [r3, #0]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b2c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2201      	movs	r2, #1
 8005b32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005b3e:	2303      	movs	r3, #3
 8005b40:	e017      	b.n	8005b72 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d101      	bne.n	8005b4c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	3b01      	subs	r3, #1
 8005b50:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	689a      	ldr	r2, [r3, #8]
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	68ba      	ldr	r2, [r7, #8]
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	bf0c      	ite	eq
 8005b62:	2301      	moveq	r3, #1
 8005b64:	2300      	movne	r3, #0
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	461a      	mov	r2, r3
 8005b6a:	79fb      	ldrb	r3, [r7, #7]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d19b      	bne.n	8005aa8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005b70:	2300      	movs	r3, #0
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3720      	adds	r7, #32
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	20000008 	.word	0x20000008

08005b80 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b088      	sub	sp, #32
 8005b84:	af02      	add	r7, sp, #8
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	60b9      	str	r1, [r7, #8]
 8005b8a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005b8c:	4b1b      	ldr	r3, [pc, #108]	; (8005bfc <SPI_EndRxTxTransaction+0x7c>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a1b      	ldr	r2, [pc, #108]	; (8005c00 <SPI_EndRxTxTransaction+0x80>)
 8005b92:	fba2 2303 	umull	r2, r3, r2, r3
 8005b96:	0d5b      	lsrs	r3, r3, #21
 8005b98:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005b9c:	fb02 f303 	mul.w	r3, r2, r3
 8005ba0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005baa:	d112      	bne.n	8005bd2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	9300      	str	r3, [sp, #0]
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	2180      	movs	r1, #128	; 0x80
 8005bb6:	68f8      	ldr	r0, [r7, #12]
 8005bb8:	f7ff ff5a 	bl	8005a70 <SPI_WaitFlagStateUntilTimeout>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d016      	beq.n	8005bf0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bc6:	f043 0220 	orr.w	r2, r3, #32
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005bce:	2303      	movs	r3, #3
 8005bd0:	e00f      	b.n	8005bf2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d00a      	beq.n	8005bee <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	3b01      	subs	r3, #1
 8005bdc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005be8:	2b80      	cmp	r3, #128	; 0x80
 8005bea:	d0f2      	beq.n	8005bd2 <SPI_EndRxTxTransaction+0x52>
 8005bec:	e000      	b.n	8005bf0 <SPI_EndRxTxTransaction+0x70>
        break;
 8005bee:	bf00      	nop
  }

  return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3718      	adds	r7, #24
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	20000008 	.word	0x20000008
 8005c00:	165e9f81 	.word	0x165e9f81

08005c04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b082      	sub	sp, #8
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d101      	bne.n	8005c16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e031      	b.n	8005c7a <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d106      	bne.n	8005c30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f7fc fb96 	bl	800235c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2202      	movs	r2, #2
 8005c34:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	3304      	adds	r3, #4
 8005c40:	4619      	mov	r1, r3
 8005c42:	4610      	mov	r0, r2
 8005c44:	f000 faa4 	bl	8006190 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8005c78:	2300      	movs	r3, #0
}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	3708      	adds	r7, #8
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bd80      	pop	{r7, pc}
	...

08005c84 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b085      	sub	sp, #20
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d001      	beq.n	8005c9c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e032      	b.n	8005d02 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2202      	movs	r2, #2
 8005ca0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cac:	d00e      	beq.n	8005ccc <HAL_TIM_Base_Start+0x48>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a16      	ldr	r2, [pc, #88]	; (8005d0c <HAL_TIM_Base_Start+0x88>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d009      	beq.n	8005ccc <HAL_TIM_Base_Start+0x48>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a14      	ldr	r2, [pc, #80]	; (8005d10 <HAL_TIM_Base_Start+0x8c>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d004      	beq.n	8005ccc <HAL_TIM_Base_Start+0x48>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a13      	ldr	r2, [pc, #76]	; (8005d14 <HAL_TIM_Base_Start+0x90>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d111      	bne.n	8005cf0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	f003 0307 	and.w	r3, r3, #7
 8005cd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2b06      	cmp	r3, #6
 8005cdc:	d010      	beq.n	8005d00 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f042 0201 	orr.w	r2, r2, #1
 8005cec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cee:	e007      	b.n	8005d00 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f042 0201 	orr.w	r2, r2, #1
 8005cfe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d00:	2300      	movs	r3, #0
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3714      	adds	r7, #20
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bc80      	pop	{r7}
 8005d0a:	4770      	bx	lr
 8005d0c:	40000400 	.word	0x40000400
 8005d10:	40000800 	.word	0x40000800
 8005d14:	40010800 	.word	0x40010800

08005d18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b085      	sub	sp, #20
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005d26:	b2db      	uxtb	r3, r3
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d001      	beq.n	8005d30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e03a      	b.n	8005da6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2202      	movs	r2, #2
 8005d34:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68da      	ldr	r2, [r3, #12]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f042 0201 	orr.w	r2, r2, #1
 8005d46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d50:	d00e      	beq.n	8005d70 <HAL_TIM_Base_Start_IT+0x58>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a16      	ldr	r2, [pc, #88]	; (8005db0 <HAL_TIM_Base_Start_IT+0x98>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d009      	beq.n	8005d70 <HAL_TIM_Base_Start_IT+0x58>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a14      	ldr	r2, [pc, #80]	; (8005db4 <HAL_TIM_Base_Start_IT+0x9c>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d004      	beq.n	8005d70 <HAL_TIM_Base_Start_IT+0x58>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a13      	ldr	r2, [pc, #76]	; (8005db8 <HAL_TIM_Base_Start_IT+0xa0>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d111      	bne.n	8005d94 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	f003 0307 	and.w	r3, r3, #7
 8005d7a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2b06      	cmp	r3, #6
 8005d80:	d010      	beq.n	8005da4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f042 0201 	orr.w	r2, r2, #1
 8005d90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d92:	e007      	b.n	8005da4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f042 0201 	orr.w	r2, r2, #1
 8005da2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005da4:	2300      	movs	r3, #0
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3714      	adds	r7, #20
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bc80      	pop	{r7}
 8005dae:	4770      	bx	lr
 8005db0:	40000400 	.word	0x40000400
 8005db4:	40000800 	.word	0x40000800
 8005db8:	40010800 	.word	0x40010800

08005dbc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	68da      	ldr	r2, [r3, #12]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f022 0201 	bic.w	r2, r2, #1
 8005dd2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	6a1a      	ldr	r2, [r3, #32]
 8005dda:	f241 1311 	movw	r3, #4369	; 0x1111
 8005dde:	4013      	ands	r3, r2
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d107      	bne.n	8005df4 <HAL_TIM_Base_Stop_IT+0x38>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	681a      	ldr	r2, [r3, #0]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f022 0201 	bic.w	r2, r2, #1
 8005df2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2201      	movs	r2, #1
 8005df8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Return function status */
  return HAL_OK;
 8005dfc:	2300      	movs	r3, #0
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	370c      	adds	r7, #12
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bc80      	pop	{r7}
 8005e06:	4770      	bx	lr

08005e08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b082      	sub	sp, #8
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	691b      	ldr	r3, [r3, #16]
 8005e16:	f003 0302 	and.w	r3, r3, #2
 8005e1a:	2b02      	cmp	r3, #2
 8005e1c:	d122      	bne.n	8005e64 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	f003 0302 	and.w	r3, r3, #2
 8005e28:	2b02      	cmp	r3, #2
 8005e2a:	d11b      	bne.n	8005e64 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f06f 0202 	mvn.w	r2, #2
 8005e34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2201      	movs	r2, #1
 8005e3a:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	699b      	ldr	r3, [r3, #24]
 8005e42:	f003 0303 	and.w	r3, r3, #3
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d003      	beq.n	8005e52 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f000 f985 	bl	800615a <HAL_TIM_IC_CaptureCallback>
 8005e50:	e005      	b.n	8005e5e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f000 f978 	bl	8006148 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f000 f987 	bl	800616c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	691b      	ldr	r3, [r3, #16]
 8005e6a:	f003 0304 	and.w	r3, r3, #4
 8005e6e:	2b04      	cmp	r3, #4
 8005e70:	d122      	bne.n	8005eb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	f003 0304 	and.w	r3, r3, #4
 8005e7c:	2b04      	cmp	r3, #4
 8005e7e:	d11b      	bne.n	8005eb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f06f 0204 	mvn.w	r2, #4
 8005e88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2202      	movs	r2, #2
 8005e8e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	699b      	ldr	r3, [r3, #24]
 8005e96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d003      	beq.n	8005ea6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f000 f95b 	bl	800615a <HAL_TIM_IC_CaptureCallback>
 8005ea4:	e005      	b.n	8005eb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f000 f94e 	bl	8006148 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f000 f95d 	bl	800616c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	691b      	ldr	r3, [r3, #16]
 8005ebe:	f003 0308 	and.w	r3, r3, #8
 8005ec2:	2b08      	cmp	r3, #8
 8005ec4:	d122      	bne.n	8005f0c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	68db      	ldr	r3, [r3, #12]
 8005ecc:	f003 0308 	and.w	r3, r3, #8
 8005ed0:	2b08      	cmp	r3, #8
 8005ed2:	d11b      	bne.n	8005f0c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f06f 0208 	mvn.w	r2, #8
 8005edc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2204      	movs	r2, #4
 8005ee2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	69db      	ldr	r3, [r3, #28]
 8005eea:	f003 0303 	and.w	r3, r3, #3
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d003      	beq.n	8005efa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f000 f931 	bl	800615a <HAL_TIM_IC_CaptureCallback>
 8005ef8:	e005      	b.n	8005f06 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 f924 	bl	8006148 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f000 f933 	bl	800616c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	691b      	ldr	r3, [r3, #16]
 8005f12:	f003 0310 	and.w	r3, r3, #16
 8005f16:	2b10      	cmp	r3, #16
 8005f18:	d122      	bne.n	8005f60 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	f003 0310 	and.w	r3, r3, #16
 8005f24:	2b10      	cmp	r3, #16
 8005f26:	d11b      	bne.n	8005f60 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f06f 0210 	mvn.w	r2, #16
 8005f30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2208      	movs	r2, #8
 8005f36:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	69db      	ldr	r3, [r3, #28]
 8005f3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d003      	beq.n	8005f4e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f000 f907 	bl	800615a <HAL_TIM_IC_CaptureCallback>
 8005f4c:	e005      	b.n	8005f5a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f000 f8fa 	bl	8006148 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f000 f909 	bl	800616c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	691b      	ldr	r3, [r3, #16]
 8005f66:	f003 0301 	and.w	r3, r3, #1
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d10e      	bne.n	8005f8c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	f003 0301 	and.w	r3, r3, #1
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d107      	bne.n	8005f8c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f06f 0201 	mvn.w	r2, #1
 8005f84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f7fb f866 	bl	8001058 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	691b      	ldr	r3, [r3, #16]
 8005f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f96:	2b40      	cmp	r3, #64	; 0x40
 8005f98:	d10e      	bne.n	8005fb8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	68db      	ldr	r3, [r3, #12]
 8005fa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fa4:	2b40      	cmp	r3, #64	; 0x40
 8005fa6:	d107      	bne.n	8005fb8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005fb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f000 f8e3 	bl	800617e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005fb8:	bf00      	nop
 8005fba:	3708      	adds	r7, #8
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}

08005fc0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b084      	sub	sp, #16
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d101      	bne.n	8005fd8 <HAL_TIM_ConfigClockSource+0x18>
 8005fd4:	2302      	movs	r3, #2
 8005fd6:	e0b3      	b.n	8006140 <HAL_TIM_ConfigClockSource+0x180>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2202      	movs	r2, #2
 8005fe4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005ff6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ffe:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	68fa      	ldr	r2, [r7, #12]
 8006006:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006010:	d03e      	beq.n	8006090 <HAL_TIM_ConfigClockSource+0xd0>
 8006012:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006016:	f200 8087 	bhi.w	8006128 <HAL_TIM_ConfigClockSource+0x168>
 800601a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800601e:	f000 8085 	beq.w	800612c <HAL_TIM_ConfigClockSource+0x16c>
 8006022:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006026:	d87f      	bhi.n	8006128 <HAL_TIM_ConfigClockSource+0x168>
 8006028:	2b70      	cmp	r3, #112	; 0x70
 800602a:	d01a      	beq.n	8006062 <HAL_TIM_ConfigClockSource+0xa2>
 800602c:	2b70      	cmp	r3, #112	; 0x70
 800602e:	d87b      	bhi.n	8006128 <HAL_TIM_ConfigClockSource+0x168>
 8006030:	2b60      	cmp	r3, #96	; 0x60
 8006032:	d050      	beq.n	80060d6 <HAL_TIM_ConfigClockSource+0x116>
 8006034:	2b60      	cmp	r3, #96	; 0x60
 8006036:	d877      	bhi.n	8006128 <HAL_TIM_ConfigClockSource+0x168>
 8006038:	2b50      	cmp	r3, #80	; 0x50
 800603a:	d03c      	beq.n	80060b6 <HAL_TIM_ConfigClockSource+0xf6>
 800603c:	2b50      	cmp	r3, #80	; 0x50
 800603e:	d873      	bhi.n	8006128 <HAL_TIM_ConfigClockSource+0x168>
 8006040:	2b40      	cmp	r3, #64	; 0x40
 8006042:	d058      	beq.n	80060f6 <HAL_TIM_ConfigClockSource+0x136>
 8006044:	2b40      	cmp	r3, #64	; 0x40
 8006046:	d86f      	bhi.n	8006128 <HAL_TIM_ConfigClockSource+0x168>
 8006048:	2b30      	cmp	r3, #48	; 0x30
 800604a:	d064      	beq.n	8006116 <HAL_TIM_ConfigClockSource+0x156>
 800604c:	2b30      	cmp	r3, #48	; 0x30
 800604e:	d86b      	bhi.n	8006128 <HAL_TIM_ConfigClockSource+0x168>
 8006050:	2b20      	cmp	r3, #32
 8006052:	d060      	beq.n	8006116 <HAL_TIM_ConfigClockSource+0x156>
 8006054:	2b20      	cmp	r3, #32
 8006056:	d867      	bhi.n	8006128 <HAL_TIM_ConfigClockSource+0x168>
 8006058:	2b00      	cmp	r3, #0
 800605a:	d05c      	beq.n	8006116 <HAL_TIM_ConfigClockSource+0x156>
 800605c:	2b10      	cmp	r3, #16
 800605e:	d05a      	beq.n	8006116 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006060:	e062      	b.n	8006128 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6818      	ldr	r0, [r3, #0]
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	6899      	ldr	r1, [r3, #8]
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	685a      	ldr	r2, [r3, #4]
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	68db      	ldr	r3, [r3, #12]
 8006072:	f000 f974 	bl	800635e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006084:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	68fa      	ldr	r2, [r7, #12]
 800608c:	609a      	str	r2, [r3, #8]
      break;
 800608e:	e04e      	b.n	800612e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6818      	ldr	r0, [r3, #0]
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	6899      	ldr	r1, [r3, #8]
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	685a      	ldr	r2, [r3, #4]
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	f000 f95d 	bl	800635e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	689a      	ldr	r2, [r3, #8]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80060b2:	609a      	str	r2, [r3, #8]
      break;
 80060b4:	e03b      	b.n	800612e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6818      	ldr	r0, [r3, #0]
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	6859      	ldr	r1, [r3, #4]
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	461a      	mov	r2, r3
 80060c4:	f000 f8d4 	bl	8006270 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	2150      	movs	r1, #80	; 0x50
 80060ce:	4618      	mov	r0, r3
 80060d0:	f000 f92b 	bl	800632a <TIM_ITRx_SetConfig>
      break;
 80060d4:	e02b      	b.n	800612e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6818      	ldr	r0, [r3, #0]
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	6859      	ldr	r1, [r3, #4]
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	461a      	mov	r2, r3
 80060e4:	f000 f8f2 	bl	80062cc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2160      	movs	r1, #96	; 0x60
 80060ee:	4618      	mov	r0, r3
 80060f0:	f000 f91b 	bl	800632a <TIM_ITRx_SetConfig>
      break;
 80060f4:	e01b      	b.n	800612e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6818      	ldr	r0, [r3, #0]
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	6859      	ldr	r1, [r3, #4]
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	461a      	mov	r2, r3
 8006104:	f000 f8b4 	bl	8006270 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	2140      	movs	r1, #64	; 0x40
 800610e:	4618      	mov	r0, r3
 8006110:	f000 f90b 	bl	800632a <TIM_ITRx_SetConfig>
      break;
 8006114:	e00b      	b.n	800612e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4619      	mov	r1, r3
 8006120:	4610      	mov	r0, r2
 8006122:	f000 f902 	bl	800632a <TIM_ITRx_SetConfig>
        break;
 8006126:	e002      	b.n	800612e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006128:	bf00      	nop
 800612a:	e000      	b.n	800612e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800612c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2201      	movs	r2, #1
 8006132:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800613e:	2300      	movs	r3, #0
}
 8006140:	4618      	mov	r0, r3
 8006142:	3710      	adds	r7, #16
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}

08006148 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006148:	b480      	push	{r7}
 800614a:	b083      	sub	sp, #12
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006150:	bf00      	nop
 8006152:	370c      	adds	r7, #12
 8006154:	46bd      	mov	sp, r7
 8006156:	bc80      	pop	{r7}
 8006158:	4770      	bx	lr

0800615a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800615a:	b480      	push	{r7}
 800615c:	b083      	sub	sp, #12
 800615e:	af00      	add	r7, sp, #0
 8006160:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006162:	bf00      	nop
 8006164:	370c      	adds	r7, #12
 8006166:	46bd      	mov	sp, r7
 8006168:	bc80      	pop	{r7}
 800616a:	4770      	bx	lr

0800616c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800616c:	b480      	push	{r7}
 800616e:	b083      	sub	sp, #12
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006174:	bf00      	nop
 8006176:	370c      	adds	r7, #12
 8006178:	46bd      	mov	sp, r7
 800617a:	bc80      	pop	{r7}
 800617c:	4770      	bx	lr

0800617e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800617e:	b480      	push	{r7}
 8006180:	b083      	sub	sp, #12
 8006182:	af00      	add	r7, sp, #0
 8006184:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006186:	bf00      	nop
 8006188:	370c      	adds	r7, #12
 800618a:	46bd      	mov	sp, r7
 800618c:	bc80      	pop	{r7}
 800618e:	4770      	bx	lr

08006190 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006190:	b480      	push	{r7}
 8006192:	b085      	sub	sp, #20
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061a6:	d00f      	beq.n	80061c8 <TIM_Base_SetConfig+0x38>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	4a2b      	ldr	r2, [pc, #172]	; (8006258 <TIM_Base_SetConfig+0xc8>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d00b      	beq.n	80061c8 <TIM_Base_SetConfig+0x38>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	4a2a      	ldr	r2, [pc, #168]	; (800625c <TIM_Base_SetConfig+0xcc>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d007      	beq.n	80061c8 <TIM_Base_SetConfig+0x38>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4a29      	ldr	r2, [pc, #164]	; (8006260 <TIM_Base_SetConfig+0xd0>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d003      	beq.n	80061c8 <TIM_Base_SetConfig+0x38>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a28      	ldr	r2, [pc, #160]	; (8006264 <TIM_Base_SetConfig+0xd4>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d108      	bne.n	80061da <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	68fa      	ldr	r2, [r7, #12]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061e0:	d017      	beq.n	8006212 <TIM_Base_SetConfig+0x82>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	4a1c      	ldr	r2, [pc, #112]	; (8006258 <TIM_Base_SetConfig+0xc8>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d013      	beq.n	8006212 <TIM_Base_SetConfig+0x82>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	4a1b      	ldr	r2, [pc, #108]	; (800625c <TIM_Base_SetConfig+0xcc>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d00f      	beq.n	8006212 <TIM_Base_SetConfig+0x82>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4a1a      	ldr	r2, [pc, #104]	; (8006260 <TIM_Base_SetConfig+0xd0>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d00b      	beq.n	8006212 <TIM_Base_SetConfig+0x82>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	4a19      	ldr	r2, [pc, #100]	; (8006264 <TIM_Base_SetConfig+0xd4>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d007      	beq.n	8006212 <TIM_Base_SetConfig+0x82>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4a18      	ldr	r2, [pc, #96]	; (8006268 <TIM_Base_SetConfig+0xd8>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d003      	beq.n	8006212 <TIM_Base_SetConfig+0x82>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	4a17      	ldr	r2, [pc, #92]	; (800626c <TIM_Base_SetConfig+0xdc>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d108      	bne.n	8006224 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006218:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	68db      	ldr	r3, [r3, #12]
 800621e:	68fa      	ldr	r2, [r7, #12]
 8006220:	4313      	orrs	r3, r2
 8006222:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	4313      	orrs	r3, r2
 8006230:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	68fa      	ldr	r2, [r7, #12]
 8006236:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	689a      	ldr	r2, [r3, #8]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2201      	movs	r2, #1
 800624c:	615a      	str	r2, [r3, #20]
}
 800624e:	bf00      	nop
 8006250:	3714      	adds	r7, #20
 8006252:	46bd      	mov	sp, r7
 8006254:	bc80      	pop	{r7}
 8006256:	4770      	bx	lr
 8006258:	40000400 	.word	0x40000400
 800625c:	40000800 	.word	0x40000800
 8006260:	40000c00 	.word	0x40000c00
 8006264:	40010800 	.word	0x40010800
 8006268:	40010c00 	.word	0x40010c00
 800626c:	40011000 	.word	0x40011000

08006270 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006270:	b480      	push	{r7}
 8006272:	b087      	sub	sp, #28
 8006274:	af00      	add	r7, sp, #0
 8006276:	60f8      	str	r0, [r7, #12]
 8006278:	60b9      	str	r1, [r7, #8]
 800627a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6a1b      	ldr	r3, [r3, #32]
 8006280:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	6a1b      	ldr	r3, [r3, #32]
 8006286:	f023 0201 	bic.w	r2, r3, #1
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	699b      	ldr	r3, [r3, #24]
 8006292:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006294:	693b      	ldr	r3, [r7, #16]
 8006296:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800629a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	011b      	lsls	r3, r3, #4
 80062a0:	693a      	ldr	r2, [r7, #16]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	f023 030a 	bic.w	r3, r3, #10
 80062ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80062ae:	697a      	ldr	r2, [r7, #20]
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	4313      	orrs	r3, r2
 80062b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	693a      	ldr	r2, [r7, #16]
 80062ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	697a      	ldr	r2, [r7, #20]
 80062c0:	621a      	str	r2, [r3, #32]
}
 80062c2:	bf00      	nop
 80062c4:	371c      	adds	r7, #28
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bc80      	pop	{r7}
 80062ca:	4770      	bx	lr

080062cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b087      	sub	sp, #28
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	6a1b      	ldr	r3, [r3, #32]
 80062dc:	f023 0210 	bic.w	r2, r3, #16
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	699b      	ldr	r3, [r3, #24]
 80062e8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	6a1b      	ldr	r3, [r3, #32]
 80062ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80062f6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	031b      	lsls	r3, r3, #12
 80062fc:	697a      	ldr	r2, [r7, #20]
 80062fe:	4313      	orrs	r3, r2
 8006300:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006308:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	011b      	lsls	r3, r3, #4
 800630e:	693a      	ldr	r2, [r7, #16]
 8006310:	4313      	orrs	r3, r2
 8006312:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	697a      	ldr	r2, [r7, #20]
 8006318:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	693a      	ldr	r2, [r7, #16]
 800631e:	621a      	str	r2, [r3, #32]
}
 8006320:	bf00      	nop
 8006322:	371c      	adds	r7, #28
 8006324:	46bd      	mov	sp, r7
 8006326:	bc80      	pop	{r7}
 8006328:	4770      	bx	lr

0800632a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800632a:	b480      	push	{r7}
 800632c:	b085      	sub	sp, #20
 800632e:	af00      	add	r7, sp, #0
 8006330:	6078      	str	r0, [r7, #4]
 8006332:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	689b      	ldr	r3, [r3, #8]
 8006338:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006340:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006342:	683a      	ldr	r2, [r7, #0]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	4313      	orrs	r3, r2
 8006348:	f043 0307 	orr.w	r3, r3, #7
 800634c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	68fa      	ldr	r2, [r7, #12]
 8006352:	609a      	str	r2, [r3, #8]
}
 8006354:	bf00      	nop
 8006356:	3714      	adds	r7, #20
 8006358:	46bd      	mov	sp, r7
 800635a:	bc80      	pop	{r7}
 800635c:	4770      	bx	lr

0800635e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800635e:	b480      	push	{r7}
 8006360:	b087      	sub	sp, #28
 8006362:	af00      	add	r7, sp, #0
 8006364:	60f8      	str	r0, [r7, #12]
 8006366:	60b9      	str	r1, [r7, #8]
 8006368:	607a      	str	r2, [r7, #4]
 800636a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006378:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	021a      	lsls	r2, r3, #8
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	431a      	orrs	r2, r3
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	4313      	orrs	r3, r2
 8006386:	697a      	ldr	r2, [r7, #20]
 8006388:	4313      	orrs	r3, r2
 800638a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	697a      	ldr	r2, [r7, #20]
 8006390:	609a      	str	r2, [r3, #8]
}
 8006392:	bf00      	nop
 8006394:	371c      	adds	r7, #28
 8006396:	46bd      	mov	sp, r7
 8006398:	bc80      	pop	{r7}
 800639a:	4770      	bx	lr

0800639c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800639c:	b480      	push	{r7}
 800639e:	b085      	sub	sp, #20
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
 80063a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d101      	bne.n	80063b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063b0:	2302      	movs	r3, #2
 80063b2:	e046      	b.n	8006442 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2201      	movs	r2, #1
 80063b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2202      	movs	r2, #2
 80063c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	68fa      	ldr	r2, [r7, #12]
 80063e2:	4313      	orrs	r3, r2
 80063e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	68fa      	ldr	r2, [r7, #12]
 80063ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063f6:	d00e      	beq.n	8006416 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4a13      	ldr	r2, [pc, #76]	; (800644c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d009      	beq.n	8006416 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a12      	ldr	r2, [pc, #72]	; (8006450 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d004      	beq.n	8006416 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a10      	ldr	r2, [pc, #64]	; (8006454 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d10c      	bne.n	8006430 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800641c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	68ba      	ldr	r2, [r7, #8]
 8006424:	4313      	orrs	r3, r2
 8006426:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	68ba      	ldr	r2, [r7, #8]
 800642e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2201      	movs	r2, #1
 8006434:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2200      	movs	r2, #0
 800643c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8006440:	2300      	movs	r3, #0
}
 8006442:	4618      	mov	r0, r3
 8006444:	3714      	adds	r7, #20
 8006446:	46bd      	mov	sp, r7
 8006448:	bc80      	pop	{r7}
 800644a:	4770      	bx	lr
 800644c:	40000400 	.word	0x40000400
 8006450:	40000800 	.word	0x40000800
 8006454:	40010800 	.word	0x40010800

08006458 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b082      	sub	sp, #8
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d101      	bne.n	800646a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	e03f      	b.n	80064ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006470:	b2db      	uxtb	r3, r3
 8006472:	2b00      	cmp	r3, #0
 8006474:	d106      	bne.n	8006484 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2200      	movs	r2, #0
 800647a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f7fb ffe4 	bl	800244c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2224      	movs	r2, #36	; 0x24
 8006488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	68da      	ldr	r2, [r3, #12]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800649a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f000 f9a7 	bl	80067f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	691a      	ldr	r2, [r3, #16]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80064b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	695a      	ldr	r2, [r3, #20]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80064c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	68da      	ldr	r2, [r3, #12]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80064d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2220      	movs	r2, #32
 80064dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2220      	movs	r2, #32
 80064e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80064e8:	2300      	movs	r3, #0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3708      	adds	r7, #8
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}

080064f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064f2:	b580      	push	{r7, lr}
 80064f4:	b08a      	sub	sp, #40	; 0x28
 80064f6:	af02      	add	r7, sp, #8
 80064f8:	60f8      	str	r0, [r7, #12]
 80064fa:	60b9      	str	r1, [r7, #8]
 80064fc:	603b      	str	r3, [r7, #0]
 80064fe:	4613      	mov	r3, r2
 8006500:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006502:	2300      	movs	r3, #0
 8006504:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800650c:	b2db      	uxtb	r3, r3
 800650e:	2b20      	cmp	r3, #32
 8006510:	d17c      	bne.n	800660c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d002      	beq.n	800651e <HAL_UART_Transmit+0x2c>
 8006518:	88fb      	ldrh	r3, [r7, #6]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d101      	bne.n	8006522 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	e075      	b.n	800660e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006528:	2b01      	cmp	r3, #1
 800652a:	d101      	bne.n	8006530 <HAL_UART_Transmit+0x3e>
 800652c:	2302      	movs	r3, #2
 800652e:	e06e      	b.n	800660e <HAL_UART_Transmit+0x11c>
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2201      	movs	r2, #1
 8006534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2200      	movs	r2, #0
 800653c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2221      	movs	r2, #33	; 0x21
 8006542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006546:	f7fd fa8b 	bl	8003a60 <HAL_GetTick>
 800654a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	88fa      	ldrh	r2, [r7, #6]
 8006550:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	88fa      	ldrh	r2, [r7, #6]
 8006556:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006560:	d108      	bne.n	8006574 <HAL_UART_Transmit+0x82>
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	691b      	ldr	r3, [r3, #16]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d104      	bne.n	8006574 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800656a:	2300      	movs	r3, #0
 800656c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	61bb      	str	r3, [r7, #24]
 8006572:	e003      	b.n	800657c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006578:	2300      	movs	r3, #0
 800657a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2200      	movs	r2, #0
 8006580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006584:	e02a      	b.n	80065dc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	9300      	str	r3, [sp, #0]
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	2200      	movs	r2, #0
 800658e:	2180      	movs	r1, #128	; 0x80
 8006590:	68f8      	ldr	r0, [r7, #12]
 8006592:	f000 f8e2 	bl	800675a <UART_WaitOnFlagUntilTimeout>
 8006596:	4603      	mov	r3, r0
 8006598:	2b00      	cmp	r3, #0
 800659a:	d001      	beq.n	80065a0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800659c:	2303      	movs	r3, #3
 800659e:	e036      	b.n	800660e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80065a0:	69fb      	ldr	r3, [r7, #28]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d10b      	bne.n	80065be <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	881b      	ldrh	r3, [r3, #0]
 80065aa:	461a      	mov	r2, r3
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80065b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80065b6:	69bb      	ldr	r3, [r7, #24]
 80065b8:	3302      	adds	r3, #2
 80065ba:	61bb      	str	r3, [r7, #24]
 80065bc:	e007      	b.n	80065ce <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80065be:	69fb      	ldr	r3, [r7, #28]
 80065c0:	781a      	ldrb	r2, [r3, #0]
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80065c8:	69fb      	ldr	r3, [r7, #28]
 80065ca:	3301      	adds	r3, #1
 80065cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	3b01      	subs	r3, #1
 80065d6:	b29a      	uxth	r2, r3
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80065e0:	b29b      	uxth	r3, r3
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d1cf      	bne.n	8006586 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	9300      	str	r3, [sp, #0]
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	2200      	movs	r2, #0
 80065ee:	2140      	movs	r1, #64	; 0x40
 80065f0:	68f8      	ldr	r0, [r7, #12]
 80065f2:	f000 f8b2 	bl	800675a <UART_WaitOnFlagUntilTimeout>
 80065f6:	4603      	mov	r3, r0
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d001      	beq.n	8006600 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80065fc:	2303      	movs	r3, #3
 80065fe:	e006      	b.n	800660e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2220      	movs	r2, #32
 8006604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006608:	2300      	movs	r3, #0
 800660a:	e000      	b.n	800660e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800660c:	2302      	movs	r3, #2
  }
}
 800660e:	4618      	mov	r0, r3
 8006610:	3720      	adds	r7, #32
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}

08006616 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006616:	b580      	push	{r7, lr}
 8006618:	b08a      	sub	sp, #40	; 0x28
 800661a:	af02      	add	r7, sp, #8
 800661c:	60f8      	str	r0, [r7, #12]
 800661e:	60b9      	str	r1, [r7, #8]
 8006620:	603b      	str	r3, [r7, #0]
 8006622:	4613      	mov	r3, r2
 8006624:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006626:	2300      	movs	r3, #0
 8006628:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006630:	b2db      	uxtb	r3, r3
 8006632:	2b20      	cmp	r3, #32
 8006634:	f040 808c 	bne.w	8006750 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d002      	beq.n	8006644 <HAL_UART_Receive+0x2e>
 800663e:	88fb      	ldrh	r3, [r7, #6]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d101      	bne.n	8006648 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	e084      	b.n	8006752 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800664e:	2b01      	cmp	r3, #1
 8006650:	d101      	bne.n	8006656 <HAL_UART_Receive+0x40>
 8006652:	2302      	movs	r3, #2
 8006654:	e07d      	b.n	8006752 <HAL_UART_Receive+0x13c>
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2201      	movs	r2, #1
 800665a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2200      	movs	r2, #0
 8006662:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	2222      	movs	r2, #34	; 0x22
 8006668:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2200      	movs	r2, #0
 8006670:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006672:	f7fd f9f5 	bl	8003a60 <HAL_GetTick>
 8006676:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	88fa      	ldrh	r2, [r7, #6]
 800667c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	88fa      	ldrh	r2, [r7, #6]
 8006682:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800668c:	d108      	bne.n	80066a0 <HAL_UART_Receive+0x8a>
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	691b      	ldr	r3, [r3, #16]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d104      	bne.n	80066a0 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8006696:	2300      	movs	r3, #0
 8006698:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	61bb      	str	r3, [r7, #24]
 800669e:	e003      	b.n	80066a8 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80066a4:	2300      	movs	r3, #0
 80066a6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80066b0:	e043      	b.n	800673a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	9300      	str	r3, [sp, #0]
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	2200      	movs	r2, #0
 80066ba:	2120      	movs	r1, #32
 80066bc:	68f8      	ldr	r0, [r7, #12]
 80066be:	f000 f84c 	bl	800675a <UART_WaitOnFlagUntilTimeout>
 80066c2:	4603      	mov	r3, r0
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d001      	beq.n	80066cc <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80066c8:	2303      	movs	r3, #3
 80066ca:	e042      	b.n	8006752 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80066cc:	69fb      	ldr	r3, [r7, #28]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d10c      	bne.n	80066ec <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	b29b      	uxth	r3, r3
 80066da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066de:	b29a      	uxth	r2, r3
 80066e0:	69bb      	ldr	r3, [r7, #24]
 80066e2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80066e4:	69bb      	ldr	r3, [r7, #24]
 80066e6:	3302      	adds	r3, #2
 80066e8:	61bb      	str	r3, [r7, #24]
 80066ea:	e01f      	b.n	800672c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066f4:	d007      	beq.n	8006706 <HAL_UART_Receive+0xf0>
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	689b      	ldr	r3, [r3, #8]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d10a      	bne.n	8006714 <HAL_UART_Receive+0xfe>
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	691b      	ldr	r3, [r3, #16]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d106      	bne.n	8006714 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	b2da      	uxtb	r2, r3
 800670e:	69fb      	ldr	r3, [r7, #28]
 8006710:	701a      	strb	r2, [r3, #0]
 8006712:	e008      	b.n	8006726 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	b2db      	uxtb	r3, r3
 800671c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006720:	b2da      	uxtb	r2, r3
 8006722:	69fb      	ldr	r3, [r7, #28]
 8006724:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006726:	69fb      	ldr	r3, [r7, #28]
 8006728:	3301      	adds	r3, #1
 800672a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006730:	b29b      	uxth	r3, r3
 8006732:	3b01      	subs	r3, #1
 8006734:	b29a      	uxth	r2, r3
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800673e:	b29b      	uxth	r3, r3
 8006740:	2b00      	cmp	r3, #0
 8006742:	d1b6      	bne.n	80066b2 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2220      	movs	r2, #32
 8006748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800674c:	2300      	movs	r3, #0
 800674e:	e000      	b.n	8006752 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8006750:	2302      	movs	r3, #2
  }
}
 8006752:	4618      	mov	r0, r3
 8006754:	3720      	adds	r7, #32
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}

0800675a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800675a:	b580      	push	{r7, lr}
 800675c:	b084      	sub	sp, #16
 800675e:	af00      	add	r7, sp, #0
 8006760:	60f8      	str	r0, [r7, #12]
 8006762:	60b9      	str	r1, [r7, #8]
 8006764:	603b      	str	r3, [r7, #0]
 8006766:	4613      	mov	r3, r2
 8006768:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800676a:	e02c      	b.n	80067c6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800676c:	69bb      	ldr	r3, [r7, #24]
 800676e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006772:	d028      	beq.n	80067c6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006774:	69bb      	ldr	r3, [r7, #24]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d007      	beq.n	800678a <UART_WaitOnFlagUntilTimeout+0x30>
 800677a:	f7fd f971 	bl	8003a60 <HAL_GetTick>
 800677e:	4602      	mov	r2, r0
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	1ad3      	subs	r3, r2, r3
 8006784:	69ba      	ldr	r2, [r7, #24]
 8006786:	429a      	cmp	r2, r3
 8006788:	d21d      	bcs.n	80067c6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	68da      	ldr	r2, [r3, #12]
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006798:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	695a      	ldr	r2, [r3, #20]
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f022 0201 	bic.w	r2, r2, #1
 80067a8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2220      	movs	r2, #32
 80067ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2220      	movs	r2, #32
 80067b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2200      	movs	r2, #0
 80067be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80067c2:	2303      	movs	r3, #3
 80067c4:	e00f      	b.n	80067e6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	4013      	ands	r3, r2
 80067d0:	68ba      	ldr	r2, [r7, #8]
 80067d2:	429a      	cmp	r2, r3
 80067d4:	bf0c      	ite	eq
 80067d6:	2301      	moveq	r3, #1
 80067d8:	2300      	movne	r3, #0
 80067da:	b2db      	uxtb	r3, r3
 80067dc:	461a      	mov	r2, r3
 80067de:	79fb      	ldrb	r3, [r7, #7]
 80067e0:	429a      	cmp	r2, r3
 80067e2:	d0c3      	beq.n	800676c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80067e4:	2300      	movs	r3, #0
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	3710      	adds	r7, #16
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd80      	pop	{r7, pc}
	...

080067f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b084      	sub	sp, #16
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	691b      	ldr	r3, [r3, #16]
 80067fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	68da      	ldr	r2, [r3, #12]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	430a      	orrs	r2, r1
 800680c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	689a      	ldr	r2, [r3, #8]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	691b      	ldr	r3, [r3, #16]
 8006816:	431a      	orrs	r2, r3
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	695b      	ldr	r3, [r3, #20]
 800681c:	431a      	orrs	r2, r3
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	69db      	ldr	r3, [r3, #28]
 8006822:	4313      	orrs	r3, r2
 8006824:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	68db      	ldr	r3, [r3, #12]
 800682c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006830:	f023 030c 	bic.w	r3, r3, #12
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	6812      	ldr	r2, [r2, #0]
 8006838:	68b9      	ldr	r1, [r7, #8]
 800683a:	430b      	orrs	r3, r1
 800683c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	695b      	ldr	r3, [r3, #20]
 8006844:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	699a      	ldr	r2, [r3, #24]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	430a      	orrs	r2, r1
 8006852:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a55      	ldr	r2, [pc, #340]	; (80069b0 <UART_SetConfig+0x1c0>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d103      	bne.n	8006866 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800685e:	f7fe fd2b 	bl	80052b8 <HAL_RCC_GetPCLK2Freq>
 8006862:	60f8      	str	r0, [r7, #12]
 8006864:	e002      	b.n	800686c <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006866:	f7fe fd13 	bl	8005290 <HAL_RCC_GetPCLK1Freq>
 800686a:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	69db      	ldr	r3, [r3, #28]
 8006870:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006874:	d14c      	bne.n	8006910 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006876:	68fa      	ldr	r2, [r7, #12]
 8006878:	4613      	mov	r3, r2
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	4413      	add	r3, r2
 800687e:	009a      	lsls	r2, r3, #2
 8006880:	441a      	add	r2, r3
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	005b      	lsls	r3, r3, #1
 8006888:	fbb2 f3f3 	udiv	r3, r2, r3
 800688c:	4a49      	ldr	r2, [pc, #292]	; (80069b4 <UART_SetConfig+0x1c4>)
 800688e:	fba2 2303 	umull	r2, r3, r2, r3
 8006892:	095b      	lsrs	r3, r3, #5
 8006894:	0119      	lsls	r1, r3, #4
 8006896:	68fa      	ldr	r2, [r7, #12]
 8006898:	4613      	mov	r3, r2
 800689a:	009b      	lsls	r3, r3, #2
 800689c:	4413      	add	r3, r2
 800689e:	009a      	lsls	r2, r3, #2
 80068a0:	441a      	add	r2, r3
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	005b      	lsls	r3, r3, #1
 80068a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80068ac:	4b41      	ldr	r3, [pc, #260]	; (80069b4 <UART_SetConfig+0x1c4>)
 80068ae:	fba3 0302 	umull	r0, r3, r3, r2
 80068b2:	095b      	lsrs	r3, r3, #5
 80068b4:	2064      	movs	r0, #100	; 0x64
 80068b6:	fb00 f303 	mul.w	r3, r0, r3
 80068ba:	1ad3      	subs	r3, r2, r3
 80068bc:	00db      	lsls	r3, r3, #3
 80068be:	3332      	adds	r3, #50	; 0x32
 80068c0:	4a3c      	ldr	r2, [pc, #240]	; (80069b4 <UART_SetConfig+0x1c4>)
 80068c2:	fba2 2303 	umull	r2, r3, r2, r3
 80068c6:	095b      	lsrs	r3, r3, #5
 80068c8:	005b      	lsls	r3, r3, #1
 80068ca:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80068ce:	4419      	add	r1, r3
 80068d0:	68fa      	ldr	r2, [r7, #12]
 80068d2:	4613      	mov	r3, r2
 80068d4:	009b      	lsls	r3, r3, #2
 80068d6:	4413      	add	r3, r2
 80068d8:	009a      	lsls	r2, r3, #2
 80068da:	441a      	add	r2, r3
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	005b      	lsls	r3, r3, #1
 80068e2:	fbb2 f2f3 	udiv	r2, r2, r3
 80068e6:	4b33      	ldr	r3, [pc, #204]	; (80069b4 <UART_SetConfig+0x1c4>)
 80068e8:	fba3 0302 	umull	r0, r3, r3, r2
 80068ec:	095b      	lsrs	r3, r3, #5
 80068ee:	2064      	movs	r0, #100	; 0x64
 80068f0:	fb00 f303 	mul.w	r3, r0, r3
 80068f4:	1ad3      	subs	r3, r2, r3
 80068f6:	00db      	lsls	r3, r3, #3
 80068f8:	3332      	adds	r3, #50	; 0x32
 80068fa:	4a2e      	ldr	r2, [pc, #184]	; (80069b4 <UART_SetConfig+0x1c4>)
 80068fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006900:	095b      	lsrs	r3, r3, #5
 8006902:	f003 0207 	and.w	r2, r3, #7
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	440a      	add	r2, r1
 800690c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800690e:	e04a      	b.n	80069a6 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006910:	68fa      	ldr	r2, [r7, #12]
 8006912:	4613      	mov	r3, r2
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	4413      	add	r3, r2
 8006918:	009a      	lsls	r2, r3, #2
 800691a:	441a      	add	r2, r3
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	009b      	lsls	r3, r3, #2
 8006922:	fbb2 f3f3 	udiv	r3, r2, r3
 8006926:	4a23      	ldr	r2, [pc, #140]	; (80069b4 <UART_SetConfig+0x1c4>)
 8006928:	fba2 2303 	umull	r2, r3, r2, r3
 800692c:	095b      	lsrs	r3, r3, #5
 800692e:	0119      	lsls	r1, r3, #4
 8006930:	68fa      	ldr	r2, [r7, #12]
 8006932:	4613      	mov	r3, r2
 8006934:	009b      	lsls	r3, r3, #2
 8006936:	4413      	add	r3, r2
 8006938:	009a      	lsls	r2, r3, #2
 800693a:	441a      	add	r2, r3
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	fbb2 f2f3 	udiv	r2, r2, r3
 8006946:	4b1b      	ldr	r3, [pc, #108]	; (80069b4 <UART_SetConfig+0x1c4>)
 8006948:	fba3 0302 	umull	r0, r3, r3, r2
 800694c:	095b      	lsrs	r3, r3, #5
 800694e:	2064      	movs	r0, #100	; 0x64
 8006950:	fb00 f303 	mul.w	r3, r0, r3
 8006954:	1ad3      	subs	r3, r2, r3
 8006956:	011b      	lsls	r3, r3, #4
 8006958:	3332      	adds	r3, #50	; 0x32
 800695a:	4a16      	ldr	r2, [pc, #88]	; (80069b4 <UART_SetConfig+0x1c4>)
 800695c:	fba2 2303 	umull	r2, r3, r2, r3
 8006960:	095b      	lsrs	r3, r3, #5
 8006962:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006966:	4419      	add	r1, r3
 8006968:	68fa      	ldr	r2, [r7, #12]
 800696a:	4613      	mov	r3, r2
 800696c:	009b      	lsls	r3, r3, #2
 800696e:	4413      	add	r3, r2
 8006970:	009a      	lsls	r2, r3, #2
 8006972:	441a      	add	r2, r3
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	fbb2 f2f3 	udiv	r2, r2, r3
 800697e:	4b0d      	ldr	r3, [pc, #52]	; (80069b4 <UART_SetConfig+0x1c4>)
 8006980:	fba3 0302 	umull	r0, r3, r3, r2
 8006984:	095b      	lsrs	r3, r3, #5
 8006986:	2064      	movs	r0, #100	; 0x64
 8006988:	fb00 f303 	mul.w	r3, r0, r3
 800698c:	1ad3      	subs	r3, r2, r3
 800698e:	011b      	lsls	r3, r3, #4
 8006990:	3332      	adds	r3, #50	; 0x32
 8006992:	4a08      	ldr	r2, [pc, #32]	; (80069b4 <UART_SetConfig+0x1c4>)
 8006994:	fba2 2303 	umull	r2, r3, r2, r3
 8006998:	095b      	lsrs	r3, r3, #5
 800699a:	f003 020f 	and.w	r2, r3, #15
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	440a      	add	r2, r1
 80069a4:	609a      	str	r2, [r3, #8]
}
 80069a6:	bf00      	nop
 80069a8:	3710      	adds	r7, #16
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}
 80069ae:	bf00      	nop
 80069b0:	40013800 	.word	0x40013800
 80069b4:	51eb851f 	.word	0x51eb851f

080069b8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80069bc:	4904      	ldr	r1, [pc, #16]	; (80069d0 <MX_FATFS_Init+0x18>)
 80069be:	4805      	ldr	r0, [pc, #20]	; (80069d4 <MX_FATFS_Init+0x1c>)
 80069c0:	f002 fea8 	bl	8009714 <FATFS_LinkDriver>
 80069c4:	4603      	mov	r3, r0
 80069c6:	461a      	mov	r2, r3
 80069c8:	4b03      	ldr	r3, [pc, #12]	; (80069d8 <MX_FATFS_Init+0x20>)
 80069ca:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80069cc:	bf00      	nop
 80069ce:	bd80      	pop	{r7, pc}
 80069d0:	20001ff8 	.word	0x20001ff8
 80069d4:	200000a0 	.word	0x200000a0
 80069d8:	20001ffc 	.word	0x20001ffc

080069dc <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80069dc:	b480      	push	{r7}
 80069de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80069e0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bc80      	pop	{r7}
 80069e8:	4770      	bx	lr

080069ea <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b082      	sub	sp, #8
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	4603      	mov	r3, r0
 80069f2:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 80069f4:	79fb      	ldrb	r3, [r7, #7]
 80069f6:	4618      	mov	r0, r3
 80069f8:	f000 f9d8 	bl	8006dac <USER_SPI_initialize>
 80069fc:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3708      	adds	r7, #8
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}

08006a06 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006a06:	b580      	push	{r7, lr}
 8006a08:	b082      	sub	sp, #8
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 8006a10:	79fb      	ldrb	r3, [r7, #7]
 8006a12:	4618      	mov	r0, r3
 8006a14:	f000 fab6 	bl	8006f84 <USER_SPI_status>
 8006a18:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3708      	adds	r7, #8
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}

08006a22 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006a22:	b580      	push	{r7, lr}
 8006a24:	b084      	sub	sp, #16
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	60b9      	str	r1, [r7, #8]
 8006a2a:	607a      	str	r2, [r7, #4]
 8006a2c:	603b      	str	r3, [r7, #0]
 8006a2e:	4603      	mov	r3, r0
 8006a30:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 8006a32:	7bf8      	ldrb	r0, [r7, #15]
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	68b9      	ldr	r1, [r7, #8]
 8006a3a:	f000 fab7 	bl	8006fac <USER_SPI_read>
 8006a3e:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	3710      	adds	r7, #16
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}

08006a48 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	60b9      	str	r1, [r7, #8]
 8006a50:	607a      	str	r2, [r7, #4]
 8006a52:	603b      	str	r3, [r7, #0]
 8006a54:	4603      	mov	r3, r0
 8006a56:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 8006a58:	7bf8      	ldrb	r0, [r7, #15]
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	687a      	ldr	r2, [r7, #4]
 8006a5e:	68b9      	ldr	r1, [r7, #8]
 8006a60:	f000 fb0a 	bl	8007078 <USER_SPI_write>
 8006a64:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3710      	adds	r7, #16
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}

08006a6e <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006a6e:	b580      	push	{r7, lr}
 8006a70:	b082      	sub	sp, #8
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	4603      	mov	r3, r0
 8006a76:	603a      	str	r2, [r7, #0]
 8006a78:	71fb      	strb	r3, [r7, #7]
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 8006a7e:	79b9      	ldrb	r1, [r7, #6]
 8006a80:	79fb      	ldrb	r3, [r7, #7]
 8006a82:	683a      	ldr	r2, [r7, #0]
 8006a84:	4618      	mov	r0, r3
 8006a86:	f000 fb73 	bl	8007170 <USER_SPI_ioctl>
 8006a8a:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	3708      	adds	r7, #8
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b082      	sub	sp, #8
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8006a9c:	f7fc ffe0 	bl	8003a60 <HAL_GetTick>
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	4a04      	ldr	r2, [pc, #16]	; (8006ab4 <SPI_Timer_On+0x20>)
 8006aa4:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8006aa6:	4a04      	ldr	r2, [pc, #16]	; (8006ab8 <SPI_Timer_On+0x24>)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6013      	str	r3, [r2, #0]
}
 8006aac:	bf00      	nop
 8006aae:	3708      	adds	r7, #8
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}
 8006ab4:	20002460 	.word	0x20002460
 8006ab8:	20002464 	.word	0x20002464

08006abc <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8006abc:	b580      	push	{r7, lr}
 8006abe:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8006ac0:	f7fc ffce 	bl	8003a60 <HAL_GetTick>
 8006ac4:	4602      	mov	r2, r0
 8006ac6:	4b06      	ldr	r3, [pc, #24]	; (8006ae0 <SPI_Timer_Status+0x24>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	1ad2      	subs	r2, r2, r3
 8006acc:	4b05      	ldr	r3, [pc, #20]	; (8006ae4 <SPI_Timer_Status+0x28>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	bf34      	ite	cc
 8006ad4:	2301      	movcc	r3, #1
 8006ad6:	2300      	movcs	r3, #0
 8006ad8:	b2db      	uxtb	r3, r3
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	bd80      	pop	{r7, pc}
 8006ade:	bf00      	nop
 8006ae0:	20002460 	.word	0x20002460
 8006ae4:	20002464 	.word	0x20002464

08006ae8 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b086      	sub	sp, #24
 8006aec:	af02      	add	r7, sp, #8
 8006aee:	4603      	mov	r3, r0
 8006af0:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8006af2:	f107 020f 	add.w	r2, r7, #15
 8006af6:	1df9      	adds	r1, r7, #7
 8006af8:	2332      	movs	r3, #50	; 0x32
 8006afa:	9300      	str	r3, [sp, #0]
 8006afc:	2301      	movs	r3, #1
 8006afe:	4804      	ldr	r0, [pc, #16]	; (8006b10 <xchg_spi+0x28>)
 8006b00:	f7fe fe13 	bl	800572a <HAL_SPI_TransmitReceive>
    return rxDat;
 8006b04:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3710      	adds	r7, #16
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}
 8006b0e:	bf00      	nop
 8006b10:	20001c68 	.word	0x20001c68

08006b14 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8006b14:	b590      	push	{r4, r7, lr}
 8006b16:	b085      	sub	sp, #20
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
 8006b1c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8006b1e:	2300      	movs	r3, #0
 8006b20:	60fb      	str	r3, [r7, #12]
 8006b22:	e00a      	b.n	8006b3a <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8006b24:	687a      	ldr	r2, [r7, #4]
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	18d4      	adds	r4, r2, r3
 8006b2a:	20ff      	movs	r0, #255	; 0xff
 8006b2c:	f7ff ffdc 	bl	8006ae8 <xchg_spi>
 8006b30:	4603      	mov	r3, r0
 8006b32:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	3301      	adds	r3, #1
 8006b38:	60fb      	str	r3, [r7, #12]
 8006b3a:	68fa      	ldr	r2, [r7, #12]
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d3f0      	bcc.n	8006b24 <rcvr_spi_multi+0x10>
	}
}
 8006b42:	bf00      	nop
 8006b44:	bf00      	nop
 8006b46:	3714      	adds	r7, #20
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd90      	pop	{r4, r7, pc}

08006b4c <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8006b56:	2300      	movs	r3, #0
 8006b58:	60fb      	str	r3, [r7, #12]
 8006b5a:	e009      	b.n	8006b70 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8006b5c:	687a      	ldr	r2, [r7, #4]
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	4413      	add	r3, r2
 8006b62:	781b      	ldrb	r3, [r3, #0]
 8006b64:	4618      	mov	r0, r3
 8006b66:	f7ff ffbf 	bl	8006ae8 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	3301      	adds	r3, #1
 8006b6e:	60fb      	str	r3, [r7, #12]
 8006b70:	68fa      	ldr	r2, [r7, #12]
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	429a      	cmp	r2, r3
 8006b76:	d3f1      	bcc.n	8006b5c <xmit_spi_multi+0x10>
	}
}
 8006b78:	bf00      	nop
 8006b7a:	bf00      	nop
 8006b7c:	3710      	adds	r7, #16
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}

08006b82 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8006b82:	b580      	push	{r7, lr}
 8006b84:	b086      	sub	sp, #24
 8006b86:	af00      	add	r7, sp, #0
 8006b88:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8006b8a:	f7fc ff69 	bl	8003a60 <HAL_GetTick>
 8006b8e:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8006b94:	20ff      	movs	r0, #255	; 0xff
 8006b96:	f7ff ffa7 	bl	8006ae8 <xchg_spi>
 8006b9a:	4603      	mov	r3, r0
 8006b9c:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8006b9e:	7bfb      	ldrb	r3, [r7, #15]
 8006ba0:	2bff      	cmp	r3, #255	; 0xff
 8006ba2:	d007      	beq.n	8006bb4 <wait_ready+0x32>
 8006ba4:	f7fc ff5c 	bl	8003a60 <HAL_GetTick>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	1ad3      	subs	r3, r2, r3
 8006bae:	693a      	ldr	r2, [r7, #16]
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	d8ef      	bhi.n	8006b94 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8006bb4:	7bfb      	ldrb	r3, [r7, #15]
 8006bb6:	2bff      	cmp	r3, #255	; 0xff
 8006bb8:	bf0c      	ite	eq
 8006bba:	2301      	moveq	r3, #1
 8006bbc:	2300      	movne	r3, #0
 8006bbe:	b2db      	uxtb	r3, r3
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	3718      	adds	r7, #24
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}

08006bc8 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8006bcc:	2201      	movs	r2, #1
 8006bce:	2101      	movs	r1, #1
 8006bd0:	4803      	ldr	r0, [pc, #12]	; (8006be0 <despiselect+0x18>)
 8006bd2:	f7fd fe18 	bl	8004806 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8006bd6:	20ff      	movs	r0, #255	; 0xff
 8006bd8:	f7ff ff86 	bl	8006ae8 <xchg_spi>

}
 8006bdc:	bf00      	nop
 8006bde:	bd80      	pop	{r7, pc}
 8006be0:	40020c00 	.word	0x40020c00

08006be4 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8006be8:	2200      	movs	r2, #0
 8006bea:	2101      	movs	r1, #1
 8006bec:	4809      	ldr	r0, [pc, #36]	; (8006c14 <spiselect+0x30>)
 8006bee:	f7fd fe0a 	bl	8004806 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8006bf2:	20ff      	movs	r0, #255	; 0xff
 8006bf4:	f7ff ff78 	bl	8006ae8 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8006bf8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006bfc:	f7ff ffc1 	bl	8006b82 <wait_ready>
 8006c00:	4603      	mov	r3, r0
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d001      	beq.n	8006c0a <spiselect+0x26>
 8006c06:	2301      	movs	r3, #1
 8006c08:	e002      	b.n	8006c10 <spiselect+0x2c>

	despiselect();
 8006c0a:	f7ff ffdd 	bl	8006bc8 <despiselect>
	return 0;	/* Timeout */
 8006c0e:	2300      	movs	r3, #0
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	bd80      	pop	{r7, pc}
 8006c14:	40020c00 	.word	0x40020c00

08006c18 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b084      	sub	sp, #16
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
 8006c20:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8006c22:	20c8      	movs	r0, #200	; 0xc8
 8006c24:	f7ff ff36 	bl	8006a94 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8006c28:	20ff      	movs	r0, #255	; 0xff
 8006c2a:	f7ff ff5d 	bl	8006ae8 <xchg_spi>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8006c32:	7bfb      	ldrb	r3, [r7, #15]
 8006c34:	2bff      	cmp	r3, #255	; 0xff
 8006c36:	d104      	bne.n	8006c42 <rcvr_datablock+0x2a>
 8006c38:	f7ff ff40 	bl	8006abc <SPI_Timer_Status>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d1f2      	bne.n	8006c28 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8006c42:	7bfb      	ldrb	r3, [r7, #15]
 8006c44:	2bfe      	cmp	r3, #254	; 0xfe
 8006c46:	d001      	beq.n	8006c4c <rcvr_datablock+0x34>
 8006c48:	2300      	movs	r3, #0
 8006c4a:	e00a      	b.n	8006c62 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8006c4c:	6839      	ldr	r1, [r7, #0]
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f7ff ff60 	bl	8006b14 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8006c54:	20ff      	movs	r0, #255	; 0xff
 8006c56:	f7ff ff47 	bl	8006ae8 <xchg_spi>
 8006c5a:	20ff      	movs	r0, #255	; 0xff
 8006c5c:	f7ff ff44 	bl	8006ae8 <xchg_spi>

	return 1;						/* Function succeeded */
 8006c60:	2301      	movs	r3, #1
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3710      	adds	r7, #16
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}

08006c6a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8006c6a:	b580      	push	{r7, lr}
 8006c6c:	b084      	sub	sp, #16
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	6078      	str	r0, [r7, #4]
 8006c72:	460b      	mov	r3, r1
 8006c74:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8006c76:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006c7a:	f7ff ff82 	bl	8006b82 <wait_ready>
 8006c7e:	4603      	mov	r3, r0
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d101      	bne.n	8006c88 <xmit_datablock+0x1e>
 8006c84:	2300      	movs	r3, #0
 8006c86:	e01e      	b.n	8006cc6 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8006c88:	78fb      	ldrb	r3, [r7, #3]
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f7ff ff2c 	bl	8006ae8 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8006c90:	78fb      	ldrb	r3, [r7, #3]
 8006c92:	2bfd      	cmp	r3, #253	; 0xfd
 8006c94:	d016      	beq.n	8006cc4 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8006c96:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f7ff ff56 	bl	8006b4c <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8006ca0:	20ff      	movs	r0, #255	; 0xff
 8006ca2:	f7ff ff21 	bl	8006ae8 <xchg_spi>
 8006ca6:	20ff      	movs	r0, #255	; 0xff
 8006ca8:	f7ff ff1e 	bl	8006ae8 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8006cac:	20ff      	movs	r0, #255	; 0xff
 8006cae:	f7ff ff1b 	bl	8006ae8 <xchg_spi>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8006cb6:	7bfb      	ldrb	r3, [r7, #15]
 8006cb8:	f003 031f 	and.w	r3, r3, #31
 8006cbc:	2b05      	cmp	r3, #5
 8006cbe:	d001      	beq.n	8006cc4 <xmit_datablock+0x5a>
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	e000      	b.n	8006cc6 <xmit_datablock+0x5c>
	}
	return 1;
 8006cc4:	2301      	movs	r3, #1
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3710      	adds	r7, #16
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}

08006cce <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8006cce:	b580      	push	{r7, lr}
 8006cd0:	b084      	sub	sp, #16
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	6039      	str	r1, [r7, #0]
 8006cd8:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8006cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	da0e      	bge.n	8006d00 <send_cmd+0x32>
		cmd &= 0x7F;
 8006ce2:	79fb      	ldrb	r3, [r7, #7]
 8006ce4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ce8:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8006cea:	2100      	movs	r1, #0
 8006cec:	2037      	movs	r0, #55	; 0x37
 8006cee:	f7ff ffee 	bl	8006cce <send_cmd>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8006cf6:	7bbb      	ldrb	r3, [r7, #14]
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d901      	bls.n	8006d00 <send_cmd+0x32>
 8006cfc:	7bbb      	ldrb	r3, [r7, #14]
 8006cfe:	e051      	b.n	8006da4 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8006d00:	79fb      	ldrb	r3, [r7, #7]
 8006d02:	2b0c      	cmp	r3, #12
 8006d04:	d008      	beq.n	8006d18 <send_cmd+0x4a>
		despiselect();
 8006d06:	f7ff ff5f 	bl	8006bc8 <despiselect>
		if (!spiselect()) return 0xFF;
 8006d0a:	f7ff ff6b 	bl	8006be4 <spiselect>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d101      	bne.n	8006d18 <send_cmd+0x4a>
 8006d14:	23ff      	movs	r3, #255	; 0xff
 8006d16:	e045      	b.n	8006da4 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8006d18:	79fb      	ldrb	r3, [r7, #7]
 8006d1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d1e:	b2db      	uxtb	r3, r3
 8006d20:	4618      	mov	r0, r3
 8006d22:	f7ff fee1 	bl	8006ae8 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	0e1b      	lsrs	r3, r3, #24
 8006d2a:	b2db      	uxtb	r3, r3
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	f7ff fedb 	bl	8006ae8 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	0c1b      	lsrs	r3, r3, #16
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f7ff fed5 	bl	8006ae8 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	0a1b      	lsrs	r3, r3, #8
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	4618      	mov	r0, r3
 8006d46:	f7ff fecf 	bl	8006ae8 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	b2db      	uxtb	r3, r3
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f7ff feca 	bl	8006ae8 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8006d54:	2301      	movs	r3, #1
 8006d56:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8006d58:	79fb      	ldrb	r3, [r7, #7]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d101      	bne.n	8006d62 <send_cmd+0x94>
 8006d5e:	2395      	movs	r3, #149	; 0x95
 8006d60:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8006d62:	79fb      	ldrb	r3, [r7, #7]
 8006d64:	2b08      	cmp	r3, #8
 8006d66:	d101      	bne.n	8006d6c <send_cmd+0x9e>
 8006d68:	2387      	movs	r3, #135	; 0x87
 8006d6a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8006d6c:	7bfb      	ldrb	r3, [r7, #15]
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f7ff feba 	bl	8006ae8 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8006d74:	79fb      	ldrb	r3, [r7, #7]
 8006d76:	2b0c      	cmp	r3, #12
 8006d78:	d102      	bne.n	8006d80 <send_cmd+0xb2>
 8006d7a:	20ff      	movs	r0, #255	; 0xff
 8006d7c:	f7ff feb4 	bl	8006ae8 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8006d80:	230a      	movs	r3, #10
 8006d82:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8006d84:	20ff      	movs	r0, #255	; 0xff
 8006d86:	f7ff feaf 	bl	8006ae8 <xchg_spi>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8006d8e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	da05      	bge.n	8006da2 <send_cmd+0xd4>
 8006d96:	7bfb      	ldrb	r3, [r7, #15]
 8006d98:	3b01      	subs	r3, #1
 8006d9a:	73fb      	strb	r3, [r7, #15]
 8006d9c:	7bfb      	ldrb	r3, [r7, #15]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d1f0      	bne.n	8006d84 <send_cmd+0xb6>

	return res;							/* Return received response */
 8006da2:	7bbb      	ldrb	r3, [r7, #14]
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	3710      	adds	r7, #16
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}

08006dac <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006dac:	b590      	push	{r4, r7, lr}
 8006dae:	b085      	sub	sp, #20
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	4603      	mov	r3, r0
 8006db4:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8006db6:	79fb      	ldrb	r3, [r7, #7]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d001      	beq.n	8006dc0 <USER_SPI_initialize+0x14>
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	e0d6      	b.n	8006f6e <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8006dc0:	4b6d      	ldr	r3, [pc, #436]	; (8006f78 <USER_SPI_initialize+0x1cc>)
 8006dc2:	781b      	ldrb	r3, [r3, #0]
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	f003 0302 	and.w	r3, r3, #2
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d003      	beq.n	8006dd6 <USER_SPI_initialize+0x2a>
 8006dce:	4b6a      	ldr	r3, [pc, #424]	; (8006f78 <USER_SPI_initialize+0x1cc>)
 8006dd0:	781b      	ldrb	r3, [r3, #0]
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	e0cb      	b.n	8006f6e <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8006dd6:	4b69      	ldr	r3, [pc, #420]	; (8006f7c <USER_SPI_initialize+0x1d0>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8006de0:	4b66      	ldr	r3, [pc, #408]	; (8006f7c <USER_SPI_initialize+0x1d0>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8006de8:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8006dea:	230a      	movs	r3, #10
 8006dec:	73fb      	strb	r3, [r7, #15]
 8006dee:	e005      	b.n	8006dfc <USER_SPI_initialize+0x50>
 8006df0:	20ff      	movs	r0, #255	; 0xff
 8006df2:	f7ff fe79 	bl	8006ae8 <xchg_spi>
 8006df6:	7bfb      	ldrb	r3, [r7, #15]
 8006df8:	3b01      	subs	r3, #1
 8006dfa:	73fb      	strb	r3, [r7, #15]
 8006dfc:	7bfb      	ldrb	r3, [r7, #15]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d1f6      	bne.n	8006df0 <USER_SPI_initialize+0x44>

	ty = 0;
 8006e02:	2300      	movs	r3, #0
 8006e04:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8006e06:	2100      	movs	r1, #0
 8006e08:	2000      	movs	r0, #0
 8006e0a:	f7ff ff60 	bl	8006cce <send_cmd>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	f040 808b 	bne.w	8006f2c <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8006e16:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006e1a:	f7ff fe3b 	bl	8006a94 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8006e1e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006e22:	2008      	movs	r0, #8
 8006e24:	f7ff ff53 	bl	8006cce <send_cmd>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	2b01      	cmp	r3, #1
 8006e2c:	d151      	bne.n	8006ed2 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8006e2e:	2300      	movs	r3, #0
 8006e30:	73fb      	strb	r3, [r7, #15]
 8006e32:	e00d      	b.n	8006e50 <USER_SPI_initialize+0xa4>
 8006e34:	7bfc      	ldrb	r4, [r7, #15]
 8006e36:	20ff      	movs	r0, #255	; 0xff
 8006e38:	f7ff fe56 	bl	8006ae8 <xchg_spi>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	461a      	mov	r2, r3
 8006e40:	f107 0310 	add.w	r3, r7, #16
 8006e44:	4423      	add	r3, r4
 8006e46:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006e4a:	7bfb      	ldrb	r3, [r7, #15]
 8006e4c:	3301      	adds	r3, #1
 8006e4e:	73fb      	strb	r3, [r7, #15]
 8006e50:	7bfb      	ldrb	r3, [r7, #15]
 8006e52:	2b03      	cmp	r3, #3
 8006e54:	d9ee      	bls.n	8006e34 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8006e56:	7abb      	ldrb	r3, [r7, #10]
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	d167      	bne.n	8006f2c <USER_SPI_initialize+0x180>
 8006e5c:	7afb      	ldrb	r3, [r7, #11]
 8006e5e:	2baa      	cmp	r3, #170	; 0xaa
 8006e60:	d164      	bne.n	8006f2c <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8006e62:	bf00      	nop
 8006e64:	f7ff fe2a 	bl	8006abc <SPI_Timer_Status>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d007      	beq.n	8006e7e <USER_SPI_initialize+0xd2>
 8006e6e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8006e72:	20a9      	movs	r0, #169	; 0xa9
 8006e74:	f7ff ff2b 	bl	8006cce <send_cmd>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d1f2      	bne.n	8006e64 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8006e7e:	f7ff fe1d 	bl	8006abc <SPI_Timer_Status>
 8006e82:	4603      	mov	r3, r0
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d051      	beq.n	8006f2c <USER_SPI_initialize+0x180>
 8006e88:	2100      	movs	r1, #0
 8006e8a:	203a      	movs	r0, #58	; 0x3a
 8006e8c:	f7ff ff1f 	bl	8006cce <send_cmd>
 8006e90:	4603      	mov	r3, r0
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d14a      	bne.n	8006f2c <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8006e96:	2300      	movs	r3, #0
 8006e98:	73fb      	strb	r3, [r7, #15]
 8006e9a:	e00d      	b.n	8006eb8 <USER_SPI_initialize+0x10c>
 8006e9c:	7bfc      	ldrb	r4, [r7, #15]
 8006e9e:	20ff      	movs	r0, #255	; 0xff
 8006ea0:	f7ff fe22 	bl	8006ae8 <xchg_spi>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	f107 0310 	add.w	r3, r7, #16
 8006eac:	4423      	add	r3, r4
 8006eae:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006eb2:	7bfb      	ldrb	r3, [r7, #15]
 8006eb4:	3301      	adds	r3, #1
 8006eb6:	73fb      	strb	r3, [r7, #15]
 8006eb8:	7bfb      	ldrb	r3, [r7, #15]
 8006eba:	2b03      	cmp	r3, #3
 8006ebc:	d9ee      	bls.n	8006e9c <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8006ebe:	7a3b      	ldrb	r3, [r7, #8]
 8006ec0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d001      	beq.n	8006ecc <USER_SPI_initialize+0x120>
 8006ec8:	230c      	movs	r3, #12
 8006eca:	e000      	b.n	8006ece <USER_SPI_initialize+0x122>
 8006ecc:	2304      	movs	r3, #4
 8006ece:	737b      	strb	r3, [r7, #13]
 8006ed0:	e02c      	b.n	8006f2c <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8006ed2:	2100      	movs	r1, #0
 8006ed4:	20a9      	movs	r0, #169	; 0xa9
 8006ed6:	f7ff fefa 	bl	8006cce <send_cmd>
 8006eda:	4603      	mov	r3, r0
 8006edc:	2b01      	cmp	r3, #1
 8006ede:	d804      	bhi.n	8006eea <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8006ee0:	2302      	movs	r3, #2
 8006ee2:	737b      	strb	r3, [r7, #13]
 8006ee4:	23a9      	movs	r3, #169	; 0xa9
 8006ee6:	73bb      	strb	r3, [r7, #14]
 8006ee8:	e003      	b.n	8006ef2 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8006eea:	2301      	movs	r3, #1
 8006eec:	737b      	strb	r3, [r7, #13]
 8006eee:	2301      	movs	r3, #1
 8006ef0:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8006ef2:	bf00      	nop
 8006ef4:	f7ff fde2 	bl	8006abc <SPI_Timer_Status>
 8006ef8:	4603      	mov	r3, r0
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d007      	beq.n	8006f0e <USER_SPI_initialize+0x162>
 8006efe:	7bbb      	ldrb	r3, [r7, #14]
 8006f00:	2100      	movs	r1, #0
 8006f02:	4618      	mov	r0, r3
 8006f04:	f7ff fee3 	bl	8006cce <send_cmd>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d1f2      	bne.n	8006ef4 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8006f0e:	f7ff fdd5 	bl	8006abc <SPI_Timer_Status>
 8006f12:	4603      	mov	r3, r0
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d007      	beq.n	8006f28 <USER_SPI_initialize+0x17c>
 8006f18:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006f1c:	2010      	movs	r0, #16
 8006f1e:	f7ff fed6 	bl	8006cce <send_cmd>
 8006f22:	4603      	mov	r3, r0
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d001      	beq.n	8006f2c <USER_SPI_initialize+0x180>
				ty = 0;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8006f2c:	4a14      	ldr	r2, [pc, #80]	; (8006f80 <USER_SPI_initialize+0x1d4>)
 8006f2e:	7b7b      	ldrb	r3, [r7, #13]
 8006f30:	7013      	strb	r3, [r2, #0]
	despiselect();
 8006f32:	f7ff fe49 	bl	8006bc8 <despiselect>

	if (ty) {			/* OK */
 8006f36:	7b7b      	ldrb	r3, [r7, #13]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d012      	beq.n	8006f62 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8006f3c:	4b0f      	ldr	r3, [pc, #60]	; (8006f7c <USER_SPI_initialize+0x1d0>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8006f46:	4b0d      	ldr	r3, [pc, #52]	; (8006f7c <USER_SPI_initialize+0x1d0>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f042 0210 	orr.w	r2, r2, #16
 8006f4e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8006f50:	4b09      	ldr	r3, [pc, #36]	; (8006f78 <USER_SPI_initialize+0x1cc>)
 8006f52:	781b      	ldrb	r3, [r3, #0]
 8006f54:	b2db      	uxtb	r3, r3
 8006f56:	f023 0301 	bic.w	r3, r3, #1
 8006f5a:	b2da      	uxtb	r2, r3
 8006f5c:	4b06      	ldr	r3, [pc, #24]	; (8006f78 <USER_SPI_initialize+0x1cc>)
 8006f5e:	701a      	strb	r2, [r3, #0]
 8006f60:	e002      	b.n	8006f68 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8006f62:	4b05      	ldr	r3, [pc, #20]	; (8006f78 <USER_SPI_initialize+0x1cc>)
 8006f64:	2201      	movs	r2, #1
 8006f66:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8006f68:	4b03      	ldr	r3, [pc, #12]	; (8006f78 <USER_SPI_initialize+0x1cc>)
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	b2db      	uxtb	r3, r3
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	3714      	adds	r7, #20
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd90      	pop	{r4, r7, pc}
 8006f76:	bf00      	nop
 8006f78:	200000b4 	.word	0x200000b4
 8006f7c:	20001c68 	.word	0x20001c68
 8006f80:	20001b12 	.word	0x20001b12

08006f84 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b083      	sub	sp, #12
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8006f8e:	79fb      	ldrb	r3, [r7, #7]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d001      	beq.n	8006f98 <USER_SPI_status+0x14>
 8006f94:	2301      	movs	r3, #1
 8006f96:	e002      	b.n	8006f9e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8006f98:	4b03      	ldr	r3, [pc, #12]	; (8006fa8 <USER_SPI_status+0x24>)
 8006f9a:	781b      	ldrb	r3, [r3, #0]
 8006f9c:	b2db      	uxtb	r3, r3
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	370c      	adds	r7, #12
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bc80      	pop	{r7}
 8006fa6:	4770      	bx	lr
 8006fa8:	200000b4 	.word	0x200000b4

08006fac <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b084      	sub	sp, #16
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	60b9      	str	r1, [r7, #8]
 8006fb4:	607a      	str	r2, [r7, #4]
 8006fb6:	603b      	str	r3, [r7, #0]
 8006fb8:	4603      	mov	r3, r0
 8006fba:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006fbc:	7bfb      	ldrb	r3, [r7, #15]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d102      	bne.n	8006fc8 <USER_SPI_read+0x1c>
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d101      	bne.n	8006fcc <USER_SPI_read+0x20>
 8006fc8:	2304      	movs	r3, #4
 8006fca:	e04d      	b.n	8007068 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006fcc:	4b28      	ldr	r3, [pc, #160]	; (8007070 <USER_SPI_read+0xc4>)
 8006fce:	781b      	ldrb	r3, [r3, #0]
 8006fd0:	b2db      	uxtb	r3, r3
 8006fd2:	f003 0301 	and.w	r3, r3, #1
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d001      	beq.n	8006fde <USER_SPI_read+0x32>
 8006fda:	2303      	movs	r3, #3
 8006fdc:	e044      	b.n	8007068 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8006fde:	4b25      	ldr	r3, [pc, #148]	; (8007074 <USER_SPI_read+0xc8>)
 8006fe0:	781b      	ldrb	r3, [r3, #0]
 8006fe2:	f003 0308 	and.w	r3, r3, #8
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d102      	bne.n	8006ff0 <USER_SPI_read+0x44>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	025b      	lsls	r3, r3, #9
 8006fee:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	2b01      	cmp	r3, #1
 8006ff4:	d111      	bne.n	800701a <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8006ff6:	6879      	ldr	r1, [r7, #4]
 8006ff8:	2011      	movs	r0, #17
 8006ffa:	f7ff fe68 	bl	8006cce <send_cmd>
 8006ffe:	4603      	mov	r3, r0
 8007000:	2b00      	cmp	r3, #0
 8007002:	d129      	bne.n	8007058 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8007004:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007008:	68b8      	ldr	r0, [r7, #8]
 800700a:	f7ff fe05 	bl	8006c18 <rcvr_datablock>
 800700e:	4603      	mov	r3, r0
 8007010:	2b00      	cmp	r3, #0
 8007012:	d021      	beq.n	8007058 <USER_SPI_read+0xac>
			count = 0;
 8007014:	2300      	movs	r3, #0
 8007016:	603b      	str	r3, [r7, #0]
 8007018:	e01e      	b.n	8007058 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800701a:	6879      	ldr	r1, [r7, #4]
 800701c:	2012      	movs	r0, #18
 800701e:	f7ff fe56 	bl	8006cce <send_cmd>
 8007022:	4603      	mov	r3, r0
 8007024:	2b00      	cmp	r3, #0
 8007026:	d117      	bne.n	8007058 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8007028:	f44f 7100 	mov.w	r1, #512	; 0x200
 800702c:	68b8      	ldr	r0, [r7, #8]
 800702e:	f7ff fdf3 	bl	8006c18 <rcvr_datablock>
 8007032:	4603      	mov	r3, r0
 8007034:	2b00      	cmp	r3, #0
 8007036:	d00a      	beq.n	800704e <USER_SPI_read+0xa2>
				buff += 512;
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800703e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	3b01      	subs	r3, #1
 8007044:	603b      	str	r3, [r7, #0]
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d1ed      	bne.n	8007028 <USER_SPI_read+0x7c>
 800704c:	e000      	b.n	8007050 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800704e:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8007050:	2100      	movs	r1, #0
 8007052:	200c      	movs	r0, #12
 8007054:	f7ff fe3b 	bl	8006cce <send_cmd>
		}
	}
	despiselect();
 8007058:	f7ff fdb6 	bl	8006bc8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	2b00      	cmp	r3, #0
 8007060:	bf14      	ite	ne
 8007062:	2301      	movne	r3, #1
 8007064:	2300      	moveq	r3, #0
 8007066:	b2db      	uxtb	r3, r3
}
 8007068:	4618      	mov	r0, r3
 800706a:	3710      	adds	r7, #16
 800706c:	46bd      	mov	sp, r7
 800706e:	bd80      	pop	{r7, pc}
 8007070:	200000b4 	.word	0x200000b4
 8007074:	20001b12 	.word	0x20001b12

08007078 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b084      	sub	sp, #16
 800707c:	af00      	add	r7, sp, #0
 800707e:	60b9      	str	r1, [r7, #8]
 8007080:	607a      	str	r2, [r7, #4]
 8007082:	603b      	str	r3, [r7, #0]
 8007084:	4603      	mov	r3, r0
 8007086:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007088:	7bfb      	ldrb	r3, [r7, #15]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d102      	bne.n	8007094 <USER_SPI_write+0x1c>
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d101      	bne.n	8007098 <USER_SPI_write+0x20>
 8007094:	2304      	movs	r3, #4
 8007096:	e063      	b.n	8007160 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8007098:	4b33      	ldr	r3, [pc, #204]	; (8007168 <USER_SPI_write+0xf0>)
 800709a:	781b      	ldrb	r3, [r3, #0]
 800709c:	b2db      	uxtb	r3, r3
 800709e:	f003 0301 	and.w	r3, r3, #1
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d001      	beq.n	80070aa <USER_SPI_write+0x32>
 80070a6:	2303      	movs	r3, #3
 80070a8:	e05a      	b.n	8007160 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80070aa:	4b2f      	ldr	r3, [pc, #188]	; (8007168 <USER_SPI_write+0xf0>)
 80070ac:	781b      	ldrb	r3, [r3, #0]
 80070ae:	b2db      	uxtb	r3, r3
 80070b0:	f003 0304 	and.w	r3, r3, #4
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d001      	beq.n	80070bc <USER_SPI_write+0x44>
 80070b8:	2302      	movs	r3, #2
 80070ba:	e051      	b.n	8007160 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80070bc:	4b2b      	ldr	r3, [pc, #172]	; (800716c <USER_SPI_write+0xf4>)
 80070be:	781b      	ldrb	r3, [r3, #0]
 80070c0:	f003 0308 	and.w	r3, r3, #8
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d102      	bne.n	80070ce <USER_SPI_write+0x56>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	025b      	lsls	r3, r3, #9
 80070cc:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	d110      	bne.n	80070f6 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80070d4:	6879      	ldr	r1, [r7, #4]
 80070d6:	2018      	movs	r0, #24
 80070d8:	f7ff fdf9 	bl	8006cce <send_cmd>
 80070dc:	4603      	mov	r3, r0
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d136      	bne.n	8007150 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80070e2:	21fe      	movs	r1, #254	; 0xfe
 80070e4:	68b8      	ldr	r0, [r7, #8]
 80070e6:	f7ff fdc0 	bl	8006c6a <xmit_datablock>
 80070ea:	4603      	mov	r3, r0
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d02f      	beq.n	8007150 <USER_SPI_write+0xd8>
			count = 0;
 80070f0:	2300      	movs	r3, #0
 80070f2:	603b      	str	r3, [r7, #0]
 80070f4:	e02c      	b.n	8007150 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80070f6:	4b1d      	ldr	r3, [pc, #116]	; (800716c <USER_SPI_write+0xf4>)
 80070f8:	781b      	ldrb	r3, [r3, #0]
 80070fa:	f003 0306 	and.w	r3, r3, #6
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d003      	beq.n	800710a <USER_SPI_write+0x92>
 8007102:	6839      	ldr	r1, [r7, #0]
 8007104:	2097      	movs	r0, #151	; 0x97
 8007106:	f7ff fde2 	bl	8006cce <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800710a:	6879      	ldr	r1, [r7, #4]
 800710c:	2019      	movs	r0, #25
 800710e:	f7ff fdde 	bl	8006cce <send_cmd>
 8007112:	4603      	mov	r3, r0
 8007114:	2b00      	cmp	r3, #0
 8007116:	d11b      	bne.n	8007150 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8007118:	21fc      	movs	r1, #252	; 0xfc
 800711a:	68b8      	ldr	r0, [r7, #8]
 800711c:	f7ff fda5 	bl	8006c6a <xmit_datablock>
 8007120:	4603      	mov	r3, r0
 8007122:	2b00      	cmp	r3, #0
 8007124:	d00a      	beq.n	800713c <USER_SPI_write+0xc4>
				buff += 512;
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800712c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	3b01      	subs	r3, #1
 8007132:	603b      	str	r3, [r7, #0]
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d1ee      	bne.n	8007118 <USER_SPI_write+0xa0>
 800713a:	e000      	b.n	800713e <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800713c:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800713e:	21fd      	movs	r1, #253	; 0xfd
 8007140:	2000      	movs	r0, #0
 8007142:	f7ff fd92 	bl	8006c6a <xmit_datablock>
 8007146:	4603      	mov	r3, r0
 8007148:	2b00      	cmp	r3, #0
 800714a:	d101      	bne.n	8007150 <USER_SPI_write+0xd8>
 800714c:	2301      	movs	r3, #1
 800714e:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8007150:	f7ff fd3a 	bl	8006bc8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	2b00      	cmp	r3, #0
 8007158:	bf14      	ite	ne
 800715a:	2301      	movne	r3, #1
 800715c:	2300      	moveq	r3, #0
 800715e:	b2db      	uxtb	r3, r3
}
 8007160:	4618      	mov	r0, r3
 8007162:	3710      	adds	r7, #16
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}
 8007168:	200000b4 	.word	0x200000b4
 800716c:	20001b12 	.word	0x20001b12

08007170 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b08c      	sub	sp, #48	; 0x30
 8007174:	af00      	add	r7, sp, #0
 8007176:	4603      	mov	r3, r0
 8007178:	603a      	str	r2, [r7, #0]
 800717a:	71fb      	strb	r3, [r7, #7]
 800717c:	460b      	mov	r3, r1
 800717e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007180:	79fb      	ldrb	r3, [r7, #7]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d001      	beq.n	800718a <USER_SPI_ioctl+0x1a>
 8007186:	2304      	movs	r3, #4
 8007188:	e15a      	b.n	8007440 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800718a:	4baf      	ldr	r3, [pc, #700]	; (8007448 <USER_SPI_ioctl+0x2d8>)
 800718c:	781b      	ldrb	r3, [r3, #0]
 800718e:	b2db      	uxtb	r3, r3
 8007190:	f003 0301 	and.w	r3, r3, #1
 8007194:	2b00      	cmp	r3, #0
 8007196:	d001      	beq.n	800719c <USER_SPI_ioctl+0x2c>
 8007198:	2303      	movs	r3, #3
 800719a:	e151      	b.n	8007440 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800719c:	2301      	movs	r3, #1
 800719e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 80071a2:	79bb      	ldrb	r3, [r7, #6]
 80071a4:	2b04      	cmp	r3, #4
 80071a6:	f200 8136 	bhi.w	8007416 <USER_SPI_ioctl+0x2a6>
 80071aa:	a201      	add	r2, pc, #4	; (adr r2, 80071b0 <USER_SPI_ioctl+0x40>)
 80071ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071b0:	080071c5 	.word	0x080071c5
 80071b4:	080071d9 	.word	0x080071d9
 80071b8:	08007417 	.word	0x08007417
 80071bc:	08007285 	.word	0x08007285
 80071c0:	0800737b 	.word	0x0800737b
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80071c4:	f7ff fd0e 	bl	8006be4 <spiselect>
 80071c8:	4603      	mov	r3, r0
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	f000 8127 	beq.w	800741e <USER_SPI_ioctl+0x2ae>
 80071d0:	2300      	movs	r3, #0
 80071d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80071d6:	e122      	b.n	800741e <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80071d8:	2100      	movs	r1, #0
 80071da:	2009      	movs	r0, #9
 80071dc:	f7ff fd77 	bl	8006cce <send_cmd>
 80071e0:	4603      	mov	r3, r0
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	f040 811d 	bne.w	8007422 <USER_SPI_ioctl+0x2b2>
 80071e8:	f107 030c 	add.w	r3, r7, #12
 80071ec:	2110      	movs	r1, #16
 80071ee:	4618      	mov	r0, r3
 80071f0:	f7ff fd12 	bl	8006c18 <rcvr_datablock>
 80071f4:	4603      	mov	r3, r0
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	f000 8113 	beq.w	8007422 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80071fc:	7b3b      	ldrb	r3, [r7, #12]
 80071fe:	099b      	lsrs	r3, r3, #6
 8007200:	b2db      	uxtb	r3, r3
 8007202:	2b01      	cmp	r3, #1
 8007204:	d111      	bne.n	800722a <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8007206:	7d7b      	ldrb	r3, [r7, #21]
 8007208:	461a      	mov	r2, r3
 800720a:	7d3b      	ldrb	r3, [r7, #20]
 800720c:	021b      	lsls	r3, r3, #8
 800720e:	4413      	add	r3, r2
 8007210:	461a      	mov	r2, r3
 8007212:	7cfb      	ldrb	r3, [r7, #19]
 8007214:	041b      	lsls	r3, r3, #16
 8007216:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800721a:	4413      	add	r3, r2
 800721c:	3301      	adds	r3, #1
 800721e:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8007220:	69fb      	ldr	r3, [r7, #28]
 8007222:	029a      	lsls	r2, r3, #10
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	601a      	str	r2, [r3, #0]
 8007228:	e028      	b.n	800727c <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800722a:	7c7b      	ldrb	r3, [r7, #17]
 800722c:	f003 030f 	and.w	r3, r3, #15
 8007230:	b2da      	uxtb	r2, r3
 8007232:	7dbb      	ldrb	r3, [r7, #22]
 8007234:	09db      	lsrs	r3, r3, #7
 8007236:	b2db      	uxtb	r3, r3
 8007238:	4413      	add	r3, r2
 800723a:	b2da      	uxtb	r2, r3
 800723c:	7d7b      	ldrb	r3, [r7, #21]
 800723e:	005b      	lsls	r3, r3, #1
 8007240:	b2db      	uxtb	r3, r3
 8007242:	f003 0306 	and.w	r3, r3, #6
 8007246:	b2db      	uxtb	r3, r3
 8007248:	4413      	add	r3, r2
 800724a:	b2db      	uxtb	r3, r3
 800724c:	3302      	adds	r3, #2
 800724e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8007252:	7d3b      	ldrb	r3, [r7, #20]
 8007254:	099b      	lsrs	r3, r3, #6
 8007256:	b2db      	uxtb	r3, r3
 8007258:	461a      	mov	r2, r3
 800725a:	7cfb      	ldrb	r3, [r7, #19]
 800725c:	009b      	lsls	r3, r3, #2
 800725e:	441a      	add	r2, r3
 8007260:	7cbb      	ldrb	r3, [r7, #18]
 8007262:	029b      	lsls	r3, r3, #10
 8007264:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007268:	4413      	add	r3, r2
 800726a:	3301      	adds	r3, #1
 800726c:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800726e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8007272:	3b09      	subs	r3, #9
 8007274:	69fa      	ldr	r2, [r7, #28]
 8007276:	409a      	lsls	r2, r3
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800727c:	2300      	movs	r3, #0
 800727e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8007282:	e0ce      	b.n	8007422 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8007284:	4b71      	ldr	r3, [pc, #452]	; (800744c <USER_SPI_ioctl+0x2dc>)
 8007286:	781b      	ldrb	r3, [r3, #0]
 8007288:	f003 0304 	and.w	r3, r3, #4
 800728c:	2b00      	cmp	r3, #0
 800728e:	d031      	beq.n	80072f4 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8007290:	2100      	movs	r1, #0
 8007292:	208d      	movs	r0, #141	; 0x8d
 8007294:	f7ff fd1b 	bl	8006cce <send_cmd>
 8007298:	4603      	mov	r3, r0
 800729a:	2b00      	cmp	r3, #0
 800729c:	f040 80c3 	bne.w	8007426 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80072a0:	20ff      	movs	r0, #255	; 0xff
 80072a2:	f7ff fc21 	bl	8006ae8 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80072a6:	f107 030c 	add.w	r3, r7, #12
 80072aa:	2110      	movs	r1, #16
 80072ac:	4618      	mov	r0, r3
 80072ae:	f7ff fcb3 	bl	8006c18 <rcvr_datablock>
 80072b2:	4603      	mov	r3, r0
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	f000 80b6 	beq.w	8007426 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80072ba:	2330      	movs	r3, #48	; 0x30
 80072bc:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80072c0:	e007      	b.n	80072d2 <USER_SPI_ioctl+0x162>
 80072c2:	20ff      	movs	r0, #255	; 0xff
 80072c4:	f7ff fc10 	bl	8006ae8 <xchg_spi>
 80072c8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80072cc:	3b01      	subs	r3, #1
 80072ce:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80072d2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d1f3      	bne.n	80072c2 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80072da:	7dbb      	ldrb	r3, [r7, #22]
 80072dc:	091b      	lsrs	r3, r3, #4
 80072de:	b2db      	uxtb	r3, r3
 80072e0:	461a      	mov	r2, r3
 80072e2:	2310      	movs	r3, #16
 80072e4:	fa03 f202 	lsl.w	r2, r3, r2
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80072ec:	2300      	movs	r3, #0
 80072ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80072f2:	e098      	b.n	8007426 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80072f4:	2100      	movs	r1, #0
 80072f6:	2009      	movs	r0, #9
 80072f8:	f7ff fce9 	bl	8006cce <send_cmd>
 80072fc:	4603      	mov	r3, r0
 80072fe:	2b00      	cmp	r3, #0
 8007300:	f040 8091 	bne.w	8007426 <USER_SPI_ioctl+0x2b6>
 8007304:	f107 030c 	add.w	r3, r7, #12
 8007308:	2110      	movs	r1, #16
 800730a:	4618      	mov	r0, r3
 800730c:	f7ff fc84 	bl	8006c18 <rcvr_datablock>
 8007310:	4603      	mov	r3, r0
 8007312:	2b00      	cmp	r3, #0
 8007314:	f000 8087 	beq.w	8007426 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8007318:	4b4c      	ldr	r3, [pc, #304]	; (800744c <USER_SPI_ioctl+0x2dc>)
 800731a:	781b      	ldrb	r3, [r3, #0]
 800731c:	f003 0302 	and.w	r3, r3, #2
 8007320:	2b00      	cmp	r3, #0
 8007322:	d012      	beq.n	800734a <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8007324:	7dbb      	ldrb	r3, [r7, #22]
 8007326:	005b      	lsls	r3, r3, #1
 8007328:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800732c:	7dfa      	ldrb	r2, [r7, #23]
 800732e:	09d2      	lsrs	r2, r2, #7
 8007330:	b2d2      	uxtb	r2, r2
 8007332:	4413      	add	r3, r2
 8007334:	1c5a      	adds	r2, r3, #1
 8007336:	7e7b      	ldrb	r3, [r7, #25]
 8007338:	099b      	lsrs	r3, r3, #6
 800733a:	b2db      	uxtb	r3, r3
 800733c:	3b01      	subs	r3, #1
 800733e:	fa02 f303 	lsl.w	r3, r2, r3
 8007342:	461a      	mov	r2, r3
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	601a      	str	r2, [r3, #0]
 8007348:	e013      	b.n	8007372 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800734a:	7dbb      	ldrb	r3, [r7, #22]
 800734c:	109b      	asrs	r3, r3, #2
 800734e:	b29b      	uxth	r3, r3
 8007350:	f003 031f 	and.w	r3, r3, #31
 8007354:	3301      	adds	r3, #1
 8007356:	7dfa      	ldrb	r2, [r7, #23]
 8007358:	00d2      	lsls	r2, r2, #3
 800735a:	f002 0218 	and.w	r2, r2, #24
 800735e:	7df9      	ldrb	r1, [r7, #23]
 8007360:	0949      	lsrs	r1, r1, #5
 8007362:	b2c9      	uxtb	r1, r1
 8007364:	440a      	add	r2, r1
 8007366:	3201      	adds	r2, #1
 8007368:	fb02 f303 	mul.w	r3, r2, r3
 800736c:	461a      	mov	r2, r3
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8007372:	2300      	movs	r3, #0
 8007374:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8007378:	e055      	b.n	8007426 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800737a:	4b34      	ldr	r3, [pc, #208]	; (800744c <USER_SPI_ioctl+0x2dc>)
 800737c:	781b      	ldrb	r3, [r3, #0]
 800737e:	f003 0306 	and.w	r3, r3, #6
 8007382:	2b00      	cmp	r3, #0
 8007384:	d051      	beq.n	800742a <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007386:	f107 020c 	add.w	r2, r7, #12
 800738a:	79fb      	ldrb	r3, [r7, #7]
 800738c:	210b      	movs	r1, #11
 800738e:	4618      	mov	r0, r3
 8007390:	f7ff feee 	bl	8007170 <USER_SPI_ioctl>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d149      	bne.n	800742e <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800739a:	7b3b      	ldrb	r3, [r7, #12]
 800739c:	099b      	lsrs	r3, r3, #6
 800739e:	b2db      	uxtb	r3, r3
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d104      	bne.n	80073ae <USER_SPI_ioctl+0x23e>
 80073a4:	7dbb      	ldrb	r3, [r7, #22]
 80073a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d041      	beq.n	8007432 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	623b      	str	r3, [r7, #32]
 80073b2:	6a3b      	ldr	r3, [r7, #32]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80073b8:	6a3b      	ldr	r3, [r7, #32]
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 80073be:	4b23      	ldr	r3, [pc, #140]	; (800744c <USER_SPI_ioctl+0x2dc>)
 80073c0:	781b      	ldrb	r3, [r3, #0]
 80073c2:	f003 0308 	and.w	r3, r3, #8
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d105      	bne.n	80073d6 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80073ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073cc:	025b      	lsls	r3, r3, #9
 80073ce:	62bb      	str	r3, [r7, #40]	; 0x28
 80073d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d2:	025b      	lsls	r3, r3, #9
 80073d4:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80073d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80073d8:	2020      	movs	r0, #32
 80073da:	f7ff fc78 	bl	8006cce <send_cmd>
 80073de:	4603      	mov	r3, r0
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d128      	bne.n	8007436 <USER_SPI_ioctl+0x2c6>
 80073e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80073e6:	2021      	movs	r0, #33	; 0x21
 80073e8:	f7ff fc71 	bl	8006cce <send_cmd>
 80073ec:	4603      	mov	r3, r0
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d121      	bne.n	8007436 <USER_SPI_ioctl+0x2c6>
 80073f2:	2100      	movs	r1, #0
 80073f4:	2026      	movs	r0, #38	; 0x26
 80073f6:	f7ff fc6a 	bl	8006cce <send_cmd>
 80073fa:	4603      	mov	r3, r0
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d11a      	bne.n	8007436 <USER_SPI_ioctl+0x2c6>
 8007400:	f247 5030 	movw	r0, #30000	; 0x7530
 8007404:	f7ff fbbd 	bl	8006b82 <wait_ready>
 8007408:	4603      	mov	r3, r0
 800740a:	2b00      	cmp	r3, #0
 800740c:	d013      	beq.n	8007436 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800740e:	2300      	movs	r3, #0
 8007410:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8007414:	e00f      	b.n	8007436 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8007416:	2304      	movs	r3, #4
 8007418:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800741c:	e00c      	b.n	8007438 <USER_SPI_ioctl+0x2c8>
		break;
 800741e:	bf00      	nop
 8007420:	e00a      	b.n	8007438 <USER_SPI_ioctl+0x2c8>
		break;
 8007422:	bf00      	nop
 8007424:	e008      	b.n	8007438 <USER_SPI_ioctl+0x2c8>
		break;
 8007426:	bf00      	nop
 8007428:	e006      	b.n	8007438 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800742a:	bf00      	nop
 800742c:	e004      	b.n	8007438 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800742e:	bf00      	nop
 8007430:	e002      	b.n	8007438 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007432:	bf00      	nop
 8007434:	e000      	b.n	8007438 <USER_SPI_ioctl+0x2c8>
		break;
 8007436:	bf00      	nop
	}

	despiselect();
 8007438:	f7ff fbc6 	bl	8006bc8 <despiselect>

	return res;
 800743c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007440:	4618      	mov	r0, r3
 8007442:	3730      	adds	r7, #48	; 0x30
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}
 8007448:	200000b4 	.word	0x200000b4
 800744c:	20001b12 	.word	0x20001b12

08007450 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b084      	sub	sp, #16
 8007454:	af00      	add	r7, sp, #0
 8007456:	4603      	mov	r3, r0
 8007458:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800745a:	79fb      	ldrb	r3, [r7, #7]
 800745c:	4a08      	ldr	r2, [pc, #32]	; (8007480 <disk_status+0x30>)
 800745e:	009b      	lsls	r3, r3, #2
 8007460:	4413      	add	r3, r2
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	685b      	ldr	r3, [r3, #4]
 8007466:	79fa      	ldrb	r2, [r7, #7]
 8007468:	4905      	ldr	r1, [pc, #20]	; (8007480 <disk_status+0x30>)
 800746a:	440a      	add	r2, r1
 800746c:	7a12      	ldrb	r2, [r2, #8]
 800746e:	4610      	mov	r0, r2
 8007470:	4798      	blx	r3
 8007472:	4603      	mov	r3, r0
 8007474:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007476:	7bfb      	ldrb	r3, [r7, #15]
}
 8007478:	4618      	mov	r0, r3
 800747a:	3710      	adds	r7, #16
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}
 8007480:	20001b3c 	.word	0x20001b3c

08007484 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b084      	sub	sp, #16
 8007488:	af00      	add	r7, sp, #0
 800748a:	4603      	mov	r3, r0
 800748c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800748e:	2300      	movs	r3, #0
 8007490:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007492:	79fb      	ldrb	r3, [r7, #7]
 8007494:	4a0d      	ldr	r2, [pc, #52]	; (80074cc <disk_initialize+0x48>)
 8007496:	5cd3      	ldrb	r3, [r2, r3]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d111      	bne.n	80074c0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800749c:	79fb      	ldrb	r3, [r7, #7]
 800749e:	4a0b      	ldr	r2, [pc, #44]	; (80074cc <disk_initialize+0x48>)
 80074a0:	2101      	movs	r1, #1
 80074a2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80074a4:	79fb      	ldrb	r3, [r7, #7]
 80074a6:	4a09      	ldr	r2, [pc, #36]	; (80074cc <disk_initialize+0x48>)
 80074a8:	009b      	lsls	r3, r3, #2
 80074aa:	4413      	add	r3, r2
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	79fa      	ldrb	r2, [r7, #7]
 80074b2:	4906      	ldr	r1, [pc, #24]	; (80074cc <disk_initialize+0x48>)
 80074b4:	440a      	add	r2, r1
 80074b6:	7a12      	ldrb	r2, [r2, #8]
 80074b8:	4610      	mov	r0, r2
 80074ba:	4798      	blx	r3
 80074bc:	4603      	mov	r3, r0
 80074be:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80074c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3710      	adds	r7, #16
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}
 80074ca:	bf00      	nop
 80074cc:	20001b3c 	.word	0x20001b3c

080074d0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80074d0:	b590      	push	{r4, r7, lr}
 80074d2:	b087      	sub	sp, #28
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60b9      	str	r1, [r7, #8]
 80074d8:	607a      	str	r2, [r7, #4]
 80074da:	603b      	str	r3, [r7, #0]
 80074dc:	4603      	mov	r3, r0
 80074de:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80074e0:	7bfb      	ldrb	r3, [r7, #15]
 80074e2:	4a0a      	ldr	r2, [pc, #40]	; (800750c <disk_read+0x3c>)
 80074e4:	009b      	lsls	r3, r3, #2
 80074e6:	4413      	add	r3, r2
 80074e8:	685b      	ldr	r3, [r3, #4]
 80074ea:	689c      	ldr	r4, [r3, #8]
 80074ec:	7bfb      	ldrb	r3, [r7, #15]
 80074ee:	4a07      	ldr	r2, [pc, #28]	; (800750c <disk_read+0x3c>)
 80074f0:	4413      	add	r3, r2
 80074f2:	7a18      	ldrb	r0, [r3, #8]
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	68b9      	ldr	r1, [r7, #8]
 80074fa:	47a0      	blx	r4
 80074fc:	4603      	mov	r3, r0
 80074fe:	75fb      	strb	r3, [r7, #23]
  return res;
 8007500:	7dfb      	ldrb	r3, [r7, #23]
}
 8007502:	4618      	mov	r0, r3
 8007504:	371c      	adds	r7, #28
 8007506:	46bd      	mov	sp, r7
 8007508:	bd90      	pop	{r4, r7, pc}
 800750a:	bf00      	nop
 800750c:	20001b3c 	.word	0x20001b3c

08007510 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007510:	b590      	push	{r4, r7, lr}
 8007512:	b087      	sub	sp, #28
 8007514:	af00      	add	r7, sp, #0
 8007516:	60b9      	str	r1, [r7, #8]
 8007518:	607a      	str	r2, [r7, #4]
 800751a:	603b      	str	r3, [r7, #0]
 800751c:	4603      	mov	r3, r0
 800751e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007520:	7bfb      	ldrb	r3, [r7, #15]
 8007522:	4a0a      	ldr	r2, [pc, #40]	; (800754c <disk_write+0x3c>)
 8007524:	009b      	lsls	r3, r3, #2
 8007526:	4413      	add	r3, r2
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	68dc      	ldr	r4, [r3, #12]
 800752c:	7bfb      	ldrb	r3, [r7, #15]
 800752e:	4a07      	ldr	r2, [pc, #28]	; (800754c <disk_write+0x3c>)
 8007530:	4413      	add	r3, r2
 8007532:	7a18      	ldrb	r0, [r3, #8]
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	687a      	ldr	r2, [r7, #4]
 8007538:	68b9      	ldr	r1, [r7, #8]
 800753a:	47a0      	blx	r4
 800753c:	4603      	mov	r3, r0
 800753e:	75fb      	strb	r3, [r7, #23]
  return res;
 8007540:	7dfb      	ldrb	r3, [r7, #23]
}
 8007542:	4618      	mov	r0, r3
 8007544:	371c      	adds	r7, #28
 8007546:	46bd      	mov	sp, r7
 8007548:	bd90      	pop	{r4, r7, pc}
 800754a:	bf00      	nop
 800754c:	20001b3c 	.word	0x20001b3c

08007550 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b084      	sub	sp, #16
 8007554:	af00      	add	r7, sp, #0
 8007556:	4603      	mov	r3, r0
 8007558:	603a      	str	r2, [r7, #0]
 800755a:	71fb      	strb	r3, [r7, #7]
 800755c:	460b      	mov	r3, r1
 800755e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007560:	79fb      	ldrb	r3, [r7, #7]
 8007562:	4a09      	ldr	r2, [pc, #36]	; (8007588 <disk_ioctl+0x38>)
 8007564:	009b      	lsls	r3, r3, #2
 8007566:	4413      	add	r3, r2
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	691b      	ldr	r3, [r3, #16]
 800756c:	79fa      	ldrb	r2, [r7, #7]
 800756e:	4906      	ldr	r1, [pc, #24]	; (8007588 <disk_ioctl+0x38>)
 8007570:	440a      	add	r2, r1
 8007572:	7a10      	ldrb	r0, [r2, #8]
 8007574:	79b9      	ldrb	r1, [r7, #6]
 8007576:	683a      	ldr	r2, [r7, #0]
 8007578:	4798      	blx	r3
 800757a:	4603      	mov	r3, r0
 800757c:	73fb      	strb	r3, [r7, #15]
  return res;
 800757e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007580:	4618      	mov	r0, r3
 8007582:	3710      	adds	r7, #16
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}
 8007588:	20001b3c 	.word	0x20001b3c

0800758c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800758c:	b480      	push	{r7}
 800758e:	b085      	sub	sp, #20
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	3301      	adds	r3, #1
 8007598:	781b      	ldrb	r3, [r3, #0]
 800759a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800759c:	89fb      	ldrh	r3, [r7, #14]
 800759e:	021b      	lsls	r3, r3, #8
 80075a0:	b21a      	sxth	r2, r3
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	781b      	ldrb	r3, [r3, #0]
 80075a6:	b21b      	sxth	r3, r3
 80075a8:	4313      	orrs	r3, r2
 80075aa:	b21b      	sxth	r3, r3
 80075ac:	81fb      	strh	r3, [r7, #14]
	return rv;
 80075ae:	89fb      	ldrh	r3, [r7, #14]
}
 80075b0:	4618      	mov	r0, r3
 80075b2:	3714      	adds	r7, #20
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bc80      	pop	{r7}
 80075b8:	4770      	bx	lr

080075ba <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80075ba:	b480      	push	{r7}
 80075bc:	b085      	sub	sp, #20
 80075be:	af00      	add	r7, sp, #0
 80075c0:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	3303      	adds	r3, #3
 80075c6:	781b      	ldrb	r3, [r3, #0]
 80075c8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	021b      	lsls	r3, r3, #8
 80075ce:	687a      	ldr	r2, [r7, #4]
 80075d0:	3202      	adds	r2, #2
 80075d2:	7812      	ldrb	r2, [r2, #0]
 80075d4:	4313      	orrs	r3, r2
 80075d6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	021b      	lsls	r3, r3, #8
 80075dc:	687a      	ldr	r2, [r7, #4]
 80075de:	3201      	adds	r2, #1
 80075e0:	7812      	ldrb	r2, [r2, #0]
 80075e2:	4313      	orrs	r3, r2
 80075e4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	021b      	lsls	r3, r3, #8
 80075ea:	687a      	ldr	r2, [r7, #4]
 80075ec:	7812      	ldrb	r2, [r2, #0]
 80075ee:	4313      	orrs	r3, r2
 80075f0:	60fb      	str	r3, [r7, #12]
	return rv;
 80075f2:	68fb      	ldr	r3, [r7, #12]
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3714      	adds	r7, #20
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bc80      	pop	{r7}
 80075fc:	4770      	bx	lr

080075fe <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80075fe:	b480      	push	{r7}
 8007600:	b083      	sub	sp, #12
 8007602:	af00      	add	r7, sp, #0
 8007604:	6078      	str	r0, [r7, #4]
 8007606:	460b      	mov	r3, r1
 8007608:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	1c5a      	adds	r2, r3, #1
 800760e:	607a      	str	r2, [r7, #4]
 8007610:	887a      	ldrh	r2, [r7, #2]
 8007612:	b2d2      	uxtb	r2, r2
 8007614:	701a      	strb	r2, [r3, #0]
 8007616:	887b      	ldrh	r3, [r7, #2]
 8007618:	0a1b      	lsrs	r3, r3, #8
 800761a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	1c5a      	adds	r2, r3, #1
 8007620:	607a      	str	r2, [r7, #4]
 8007622:	887a      	ldrh	r2, [r7, #2]
 8007624:	b2d2      	uxtb	r2, r2
 8007626:	701a      	strb	r2, [r3, #0]
}
 8007628:	bf00      	nop
 800762a:	370c      	adds	r7, #12
 800762c:	46bd      	mov	sp, r7
 800762e:	bc80      	pop	{r7}
 8007630:	4770      	bx	lr

08007632 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007632:	b480      	push	{r7}
 8007634:	b083      	sub	sp, #12
 8007636:	af00      	add	r7, sp, #0
 8007638:	6078      	str	r0, [r7, #4]
 800763a:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	1c5a      	adds	r2, r3, #1
 8007640:	607a      	str	r2, [r7, #4]
 8007642:	683a      	ldr	r2, [r7, #0]
 8007644:	b2d2      	uxtb	r2, r2
 8007646:	701a      	strb	r2, [r3, #0]
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	0a1b      	lsrs	r3, r3, #8
 800764c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	1c5a      	adds	r2, r3, #1
 8007652:	607a      	str	r2, [r7, #4]
 8007654:	683a      	ldr	r2, [r7, #0]
 8007656:	b2d2      	uxtb	r2, r2
 8007658:	701a      	strb	r2, [r3, #0]
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	0a1b      	lsrs	r3, r3, #8
 800765e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	1c5a      	adds	r2, r3, #1
 8007664:	607a      	str	r2, [r7, #4]
 8007666:	683a      	ldr	r2, [r7, #0]
 8007668:	b2d2      	uxtb	r2, r2
 800766a:	701a      	strb	r2, [r3, #0]
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	0a1b      	lsrs	r3, r3, #8
 8007670:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	1c5a      	adds	r2, r3, #1
 8007676:	607a      	str	r2, [r7, #4]
 8007678:	683a      	ldr	r2, [r7, #0]
 800767a:	b2d2      	uxtb	r2, r2
 800767c:	701a      	strb	r2, [r3, #0]
}
 800767e:	bf00      	nop
 8007680:	370c      	adds	r7, #12
 8007682:	46bd      	mov	sp, r7
 8007684:	bc80      	pop	{r7}
 8007686:	4770      	bx	lr

08007688 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007688:	b480      	push	{r7}
 800768a:	b087      	sub	sp, #28
 800768c:	af00      	add	r7, sp, #0
 800768e:	60f8      	str	r0, [r7, #12]
 8007690:	60b9      	str	r1, [r7, #8]
 8007692:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d00d      	beq.n	80076be <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80076a2:	693a      	ldr	r2, [r7, #16]
 80076a4:	1c53      	adds	r3, r2, #1
 80076a6:	613b      	str	r3, [r7, #16]
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	1c59      	adds	r1, r3, #1
 80076ac:	6179      	str	r1, [r7, #20]
 80076ae:	7812      	ldrb	r2, [r2, #0]
 80076b0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	3b01      	subs	r3, #1
 80076b6:	607b      	str	r3, [r7, #4]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d1f1      	bne.n	80076a2 <mem_cpy+0x1a>
	}
}
 80076be:	bf00      	nop
 80076c0:	371c      	adds	r7, #28
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bc80      	pop	{r7}
 80076c6:	4770      	bx	lr

080076c8 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80076c8:	b480      	push	{r7}
 80076ca:	b087      	sub	sp, #28
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	60f8      	str	r0, [r7, #12]
 80076d0:	60b9      	str	r1, [r7, #8]
 80076d2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	1c5a      	adds	r2, r3, #1
 80076dc:	617a      	str	r2, [r7, #20]
 80076de:	68ba      	ldr	r2, [r7, #8]
 80076e0:	b2d2      	uxtb	r2, r2
 80076e2:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	3b01      	subs	r3, #1
 80076e8:	607b      	str	r3, [r7, #4]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d1f3      	bne.n	80076d8 <mem_set+0x10>
}
 80076f0:	bf00      	nop
 80076f2:	bf00      	nop
 80076f4:	371c      	adds	r7, #28
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bc80      	pop	{r7}
 80076fa:	4770      	bx	lr

080076fc <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80076fc:	b480      	push	{r7}
 80076fe:	b089      	sub	sp, #36	; 0x24
 8007700:	af00      	add	r7, sp, #0
 8007702:	60f8      	str	r0, [r7, #12]
 8007704:	60b9      	str	r1, [r7, #8]
 8007706:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	61fb      	str	r3, [r7, #28]
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007710:	2300      	movs	r3, #0
 8007712:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007714:	69fb      	ldr	r3, [r7, #28]
 8007716:	1c5a      	adds	r2, r3, #1
 8007718:	61fa      	str	r2, [r7, #28]
 800771a:	781b      	ldrb	r3, [r3, #0]
 800771c:	4619      	mov	r1, r3
 800771e:	69bb      	ldr	r3, [r7, #24]
 8007720:	1c5a      	adds	r2, r3, #1
 8007722:	61ba      	str	r2, [r7, #24]
 8007724:	781b      	ldrb	r3, [r3, #0]
 8007726:	1acb      	subs	r3, r1, r3
 8007728:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	3b01      	subs	r3, #1
 800772e:	607b      	str	r3, [r7, #4]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d002      	beq.n	800773c <mem_cmp+0x40>
 8007736:	697b      	ldr	r3, [r7, #20]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d0eb      	beq.n	8007714 <mem_cmp+0x18>

	return r;
 800773c:	697b      	ldr	r3, [r7, #20]
}
 800773e:	4618      	mov	r0, r3
 8007740:	3724      	adds	r7, #36	; 0x24
 8007742:	46bd      	mov	sp, r7
 8007744:	bc80      	pop	{r7}
 8007746:	4770      	bx	lr

08007748 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007748:	b480      	push	{r7}
 800774a:	b083      	sub	sp, #12
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
 8007750:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007752:	e002      	b.n	800775a <chk_chr+0x12>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	3301      	adds	r3, #1
 8007758:	607b      	str	r3, [r7, #4]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	781b      	ldrb	r3, [r3, #0]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d005      	beq.n	800776e <chk_chr+0x26>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	781b      	ldrb	r3, [r3, #0]
 8007766:	461a      	mov	r2, r3
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	4293      	cmp	r3, r2
 800776c:	d1f2      	bne.n	8007754 <chk_chr+0xc>
	return *str;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	781b      	ldrb	r3, [r3, #0]
}
 8007772:	4618      	mov	r0, r3
 8007774:	370c      	adds	r7, #12
 8007776:	46bd      	mov	sp, r7
 8007778:	bc80      	pop	{r7}
 800777a:	4770      	bx	lr

0800777c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800777c:	b480      	push	{r7}
 800777e:	b085      	sub	sp, #20
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007786:	2300      	movs	r3, #0
 8007788:	60bb      	str	r3, [r7, #8]
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	60fb      	str	r3, [r7, #12]
 800778e:	e029      	b.n	80077e4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007790:	4a26      	ldr	r2, [pc, #152]	; (800782c <chk_lock+0xb0>)
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	011b      	lsls	r3, r3, #4
 8007796:	4413      	add	r3, r2
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d01d      	beq.n	80077da <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800779e:	4a23      	ldr	r2, [pc, #140]	; (800782c <chk_lock+0xb0>)
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	011b      	lsls	r3, r3, #4
 80077a4:	4413      	add	r3, r2
 80077a6:	681a      	ldr	r2, [r3, #0]
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	429a      	cmp	r2, r3
 80077ae:	d116      	bne.n	80077de <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80077b0:	4a1e      	ldr	r2, [pc, #120]	; (800782c <chk_lock+0xb0>)
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	011b      	lsls	r3, r3, #4
 80077b6:	4413      	add	r3, r2
 80077b8:	3304      	adds	r3, #4
 80077ba:	681a      	ldr	r2, [r3, #0]
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d10c      	bne.n	80077de <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80077c4:	4a19      	ldr	r2, [pc, #100]	; (800782c <chk_lock+0xb0>)
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	011b      	lsls	r3, r3, #4
 80077ca:	4413      	add	r3, r2
 80077cc:	3308      	adds	r3, #8
 80077ce:	681a      	ldr	r2, [r3, #0]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80077d4:	429a      	cmp	r2, r3
 80077d6:	d102      	bne.n	80077de <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80077d8:	e007      	b.n	80077ea <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80077da:	2301      	movs	r3, #1
 80077dc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	3301      	adds	r3, #1
 80077e2:	60fb      	str	r3, [r7, #12]
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2b01      	cmp	r3, #1
 80077e8:	d9d2      	bls.n	8007790 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2b02      	cmp	r3, #2
 80077ee:	d109      	bne.n	8007804 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d102      	bne.n	80077fc <chk_lock+0x80>
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	2b02      	cmp	r3, #2
 80077fa:	d101      	bne.n	8007800 <chk_lock+0x84>
 80077fc:	2300      	movs	r3, #0
 80077fe:	e010      	b.n	8007822 <chk_lock+0xa6>
 8007800:	2312      	movs	r3, #18
 8007802:	e00e      	b.n	8007822 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d108      	bne.n	800781c <chk_lock+0xa0>
 800780a:	4a08      	ldr	r2, [pc, #32]	; (800782c <chk_lock+0xb0>)
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	011b      	lsls	r3, r3, #4
 8007810:	4413      	add	r3, r2
 8007812:	330c      	adds	r3, #12
 8007814:	881b      	ldrh	r3, [r3, #0]
 8007816:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800781a:	d101      	bne.n	8007820 <chk_lock+0xa4>
 800781c:	2310      	movs	r3, #16
 800781e:	e000      	b.n	8007822 <chk_lock+0xa6>
 8007820:	2300      	movs	r3, #0
}
 8007822:	4618      	mov	r0, r3
 8007824:	3714      	adds	r7, #20
 8007826:	46bd      	mov	sp, r7
 8007828:	bc80      	pop	{r7}
 800782a:	4770      	bx	lr
 800782c:	20001b1c 	.word	0x20001b1c

08007830 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007830:	b480      	push	{r7}
 8007832:	b083      	sub	sp, #12
 8007834:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007836:	2300      	movs	r3, #0
 8007838:	607b      	str	r3, [r7, #4]
 800783a:	e002      	b.n	8007842 <enq_lock+0x12>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	3301      	adds	r3, #1
 8007840:	607b      	str	r3, [r7, #4]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2b01      	cmp	r3, #1
 8007846:	d806      	bhi.n	8007856 <enq_lock+0x26>
 8007848:	4a08      	ldr	r2, [pc, #32]	; (800786c <enq_lock+0x3c>)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	011b      	lsls	r3, r3, #4
 800784e:	4413      	add	r3, r2
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d1f2      	bne.n	800783c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2b02      	cmp	r3, #2
 800785a:	bf14      	ite	ne
 800785c:	2301      	movne	r3, #1
 800785e:	2300      	moveq	r3, #0
 8007860:	b2db      	uxtb	r3, r3
}
 8007862:	4618      	mov	r0, r3
 8007864:	370c      	adds	r7, #12
 8007866:	46bd      	mov	sp, r7
 8007868:	bc80      	pop	{r7}
 800786a:	4770      	bx	lr
 800786c:	20001b1c 	.word	0x20001b1c

08007870 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007870:	b480      	push	{r7}
 8007872:	b085      	sub	sp, #20
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
 8007878:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800787a:	2300      	movs	r3, #0
 800787c:	60fb      	str	r3, [r7, #12]
 800787e:	e01f      	b.n	80078c0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007880:	4a41      	ldr	r2, [pc, #260]	; (8007988 <inc_lock+0x118>)
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	011b      	lsls	r3, r3, #4
 8007886:	4413      	add	r3, r2
 8007888:	681a      	ldr	r2, [r3, #0]
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	429a      	cmp	r2, r3
 8007890:	d113      	bne.n	80078ba <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007892:	4a3d      	ldr	r2, [pc, #244]	; (8007988 <inc_lock+0x118>)
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	011b      	lsls	r3, r3, #4
 8007898:	4413      	add	r3, r2
 800789a:	3304      	adds	r3, #4
 800789c:	681a      	ldr	r2, [r3, #0]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d109      	bne.n	80078ba <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80078a6:	4a38      	ldr	r2, [pc, #224]	; (8007988 <inc_lock+0x118>)
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	011b      	lsls	r3, r3, #4
 80078ac:	4413      	add	r3, r2
 80078ae:	3308      	adds	r3, #8
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80078b6:	429a      	cmp	r2, r3
 80078b8:	d006      	beq.n	80078c8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	3301      	adds	r3, #1
 80078be:	60fb      	str	r3, [r7, #12]
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2b01      	cmp	r3, #1
 80078c4:	d9dc      	bls.n	8007880 <inc_lock+0x10>
 80078c6:	e000      	b.n	80078ca <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80078c8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2b02      	cmp	r3, #2
 80078ce:	d132      	bne.n	8007936 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80078d0:	2300      	movs	r3, #0
 80078d2:	60fb      	str	r3, [r7, #12]
 80078d4:	e002      	b.n	80078dc <inc_lock+0x6c>
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	3301      	adds	r3, #1
 80078da:	60fb      	str	r3, [r7, #12]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2b01      	cmp	r3, #1
 80078e0:	d806      	bhi.n	80078f0 <inc_lock+0x80>
 80078e2:	4a29      	ldr	r2, [pc, #164]	; (8007988 <inc_lock+0x118>)
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	011b      	lsls	r3, r3, #4
 80078e8:	4413      	add	r3, r2
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d1f2      	bne.n	80078d6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	2b02      	cmp	r3, #2
 80078f4:	d101      	bne.n	80078fa <inc_lock+0x8a>
 80078f6:	2300      	movs	r3, #0
 80078f8:	e040      	b.n	800797c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681a      	ldr	r2, [r3, #0]
 80078fe:	4922      	ldr	r1, [pc, #136]	; (8007988 <inc_lock+0x118>)
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	011b      	lsls	r3, r3, #4
 8007904:	440b      	add	r3, r1
 8007906:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	689a      	ldr	r2, [r3, #8]
 800790c:	491e      	ldr	r1, [pc, #120]	; (8007988 <inc_lock+0x118>)
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	011b      	lsls	r3, r3, #4
 8007912:	440b      	add	r3, r1
 8007914:	3304      	adds	r3, #4
 8007916:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	695a      	ldr	r2, [r3, #20]
 800791c:	491a      	ldr	r1, [pc, #104]	; (8007988 <inc_lock+0x118>)
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	011b      	lsls	r3, r3, #4
 8007922:	440b      	add	r3, r1
 8007924:	3308      	adds	r3, #8
 8007926:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007928:	4a17      	ldr	r2, [pc, #92]	; (8007988 <inc_lock+0x118>)
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	011b      	lsls	r3, r3, #4
 800792e:	4413      	add	r3, r2
 8007930:	330c      	adds	r3, #12
 8007932:	2200      	movs	r2, #0
 8007934:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d009      	beq.n	8007950 <inc_lock+0xe0>
 800793c:	4a12      	ldr	r2, [pc, #72]	; (8007988 <inc_lock+0x118>)
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	011b      	lsls	r3, r3, #4
 8007942:	4413      	add	r3, r2
 8007944:	330c      	adds	r3, #12
 8007946:	881b      	ldrh	r3, [r3, #0]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d001      	beq.n	8007950 <inc_lock+0xe0>
 800794c:	2300      	movs	r3, #0
 800794e:	e015      	b.n	800797c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d108      	bne.n	8007968 <inc_lock+0xf8>
 8007956:	4a0c      	ldr	r2, [pc, #48]	; (8007988 <inc_lock+0x118>)
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	011b      	lsls	r3, r3, #4
 800795c:	4413      	add	r3, r2
 800795e:	330c      	adds	r3, #12
 8007960:	881b      	ldrh	r3, [r3, #0]
 8007962:	3301      	adds	r3, #1
 8007964:	b29a      	uxth	r2, r3
 8007966:	e001      	b.n	800796c <inc_lock+0xfc>
 8007968:	f44f 7280 	mov.w	r2, #256	; 0x100
 800796c:	4906      	ldr	r1, [pc, #24]	; (8007988 <inc_lock+0x118>)
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	011b      	lsls	r3, r3, #4
 8007972:	440b      	add	r3, r1
 8007974:	330c      	adds	r3, #12
 8007976:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	3301      	adds	r3, #1
}
 800797c:	4618      	mov	r0, r3
 800797e:	3714      	adds	r7, #20
 8007980:	46bd      	mov	sp, r7
 8007982:	bc80      	pop	{r7}
 8007984:	4770      	bx	lr
 8007986:	bf00      	nop
 8007988:	20001b1c 	.word	0x20001b1c

0800798c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800798c:	b480      	push	{r7}
 800798e:	b085      	sub	sp, #20
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	3b01      	subs	r3, #1
 8007998:	607b      	str	r3, [r7, #4]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2b01      	cmp	r3, #1
 800799e:	d825      	bhi.n	80079ec <dec_lock+0x60>
		n = Files[i].ctr;
 80079a0:	4a16      	ldr	r2, [pc, #88]	; (80079fc <dec_lock+0x70>)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	011b      	lsls	r3, r3, #4
 80079a6:	4413      	add	r3, r2
 80079a8:	330c      	adds	r3, #12
 80079aa:	881b      	ldrh	r3, [r3, #0]
 80079ac:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80079ae:	89fb      	ldrh	r3, [r7, #14]
 80079b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079b4:	d101      	bne.n	80079ba <dec_lock+0x2e>
 80079b6:	2300      	movs	r3, #0
 80079b8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80079ba:	89fb      	ldrh	r3, [r7, #14]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d002      	beq.n	80079c6 <dec_lock+0x3a>
 80079c0:	89fb      	ldrh	r3, [r7, #14]
 80079c2:	3b01      	subs	r3, #1
 80079c4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80079c6:	4a0d      	ldr	r2, [pc, #52]	; (80079fc <dec_lock+0x70>)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	011b      	lsls	r3, r3, #4
 80079cc:	4413      	add	r3, r2
 80079ce:	330c      	adds	r3, #12
 80079d0:	89fa      	ldrh	r2, [r7, #14]
 80079d2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80079d4:	89fb      	ldrh	r3, [r7, #14]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d105      	bne.n	80079e6 <dec_lock+0x5a>
 80079da:	4a08      	ldr	r2, [pc, #32]	; (80079fc <dec_lock+0x70>)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	011b      	lsls	r3, r3, #4
 80079e0:	4413      	add	r3, r2
 80079e2:	2200      	movs	r2, #0
 80079e4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80079e6:	2300      	movs	r3, #0
 80079e8:	737b      	strb	r3, [r7, #13]
 80079ea:	e001      	b.n	80079f0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80079ec:	2302      	movs	r3, #2
 80079ee:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80079f0:	7b7b      	ldrb	r3, [r7, #13]
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3714      	adds	r7, #20
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bc80      	pop	{r7}
 80079fa:	4770      	bx	lr
 80079fc:	20001b1c 	.word	0x20001b1c

08007a00 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007a00:	b480      	push	{r7}
 8007a02:	b085      	sub	sp, #20
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007a08:	2300      	movs	r3, #0
 8007a0a:	60fb      	str	r3, [r7, #12]
 8007a0c:	e010      	b.n	8007a30 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007a0e:	4a0d      	ldr	r2, [pc, #52]	; (8007a44 <clear_lock+0x44>)
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	011b      	lsls	r3, r3, #4
 8007a14:	4413      	add	r3, r2
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	687a      	ldr	r2, [r7, #4]
 8007a1a:	429a      	cmp	r2, r3
 8007a1c:	d105      	bne.n	8007a2a <clear_lock+0x2a>
 8007a1e:	4a09      	ldr	r2, [pc, #36]	; (8007a44 <clear_lock+0x44>)
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	011b      	lsls	r3, r3, #4
 8007a24:	4413      	add	r3, r2
 8007a26:	2200      	movs	r2, #0
 8007a28:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	3301      	adds	r3, #1
 8007a2e:	60fb      	str	r3, [r7, #12]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2b01      	cmp	r3, #1
 8007a34:	d9eb      	bls.n	8007a0e <clear_lock+0xe>
	}
}
 8007a36:	bf00      	nop
 8007a38:	bf00      	nop
 8007a3a:	3714      	adds	r7, #20
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bc80      	pop	{r7}
 8007a40:	4770      	bx	lr
 8007a42:	bf00      	nop
 8007a44:	20001b1c 	.word	0x20001b1c

08007a48 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b086      	sub	sp, #24
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007a50:	2300      	movs	r3, #0
 8007a52:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	78db      	ldrb	r3, [r3, #3]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d034      	beq.n	8007ac6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a60:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	7858      	ldrb	r0, [r3, #1]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	697a      	ldr	r2, [r7, #20]
 8007a70:	f7ff fd4e 	bl	8007510 <disk_write>
 8007a74:	4603      	mov	r3, r0
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d002      	beq.n	8007a80 <sync_window+0x38>
			res = FR_DISK_ERR;
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	73fb      	strb	r3, [r7, #15]
 8007a7e:	e022      	b.n	8007ac6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2200      	movs	r2, #0
 8007a84:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6a1b      	ldr	r3, [r3, #32]
 8007a8a:	697a      	ldr	r2, [r7, #20]
 8007a8c:	1ad2      	subs	r2, r2, r3
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	699b      	ldr	r3, [r3, #24]
 8007a92:	429a      	cmp	r2, r3
 8007a94:	d217      	bcs.n	8007ac6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	789b      	ldrb	r3, [r3, #2]
 8007a9a:	613b      	str	r3, [r7, #16]
 8007a9c:	e010      	b.n	8007ac0 <sync_window+0x78>
					wsect += fs->fsize;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	699b      	ldr	r3, [r3, #24]
 8007aa2:	697a      	ldr	r2, [r7, #20]
 8007aa4:	4413      	add	r3, r2
 8007aa6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	7858      	ldrb	r0, [r3, #1]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	697a      	ldr	r2, [r7, #20]
 8007ab6:	f7ff fd2b 	bl	8007510 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	3b01      	subs	r3, #1
 8007abe:	613b      	str	r3, [r7, #16]
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	2b01      	cmp	r3, #1
 8007ac4:	d8eb      	bhi.n	8007a9e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007ac6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3718      	adds	r7, #24
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bd80      	pop	{r7, pc}

08007ad0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b084      	sub	sp, #16
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
 8007ad8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007ada:	2300      	movs	r3, #0
 8007adc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ae2:	683a      	ldr	r2, [r7, #0]
 8007ae4:	429a      	cmp	r2, r3
 8007ae6:	d01b      	beq.n	8007b20 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f7ff ffad 	bl	8007a48 <sync_window>
 8007aee:	4603      	mov	r3, r0
 8007af0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007af2:	7bfb      	ldrb	r3, [r7, #15]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d113      	bne.n	8007b20 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	7858      	ldrb	r0, [r3, #1]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007b02:	2301      	movs	r3, #1
 8007b04:	683a      	ldr	r2, [r7, #0]
 8007b06:	f7ff fce3 	bl	80074d0 <disk_read>
 8007b0a:	4603      	mov	r3, r0
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d004      	beq.n	8007b1a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007b10:	f04f 33ff 	mov.w	r3, #4294967295
 8007b14:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007b16:	2301      	movs	r3, #1
 8007b18:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	683a      	ldr	r2, [r7, #0]
 8007b1e:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8007b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b22:	4618      	mov	r0, r3
 8007b24:	3710      	adds	r7, #16
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}
	...

08007b2c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b084      	sub	sp, #16
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f7ff ff87 	bl	8007a48 <sync_window>
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007b3e:	7bfb      	ldrb	r3, [r7, #15]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d158      	bne.n	8007bf6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	781b      	ldrb	r3, [r3, #0]
 8007b48:	2b03      	cmp	r3, #3
 8007b4a:	d148      	bne.n	8007bde <sync_fs+0xb2>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	791b      	ldrb	r3, [r3, #4]
 8007b50:	2b01      	cmp	r3, #1
 8007b52:	d144      	bne.n	8007bde <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	3330      	adds	r3, #48	; 0x30
 8007b58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007b5c:	2100      	movs	r1, #0
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f7ff fdb2 	bl	80076c8 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	3330      	adds	r3, #48	; 0x30
 8007b68:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007b6c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8007b70:	4618      	mov	r0, r3
 8007b72:	f7ff fd44 	bl	80075fe <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	3330      	adds	r3, #48	; 0x30
 8007b7a:	4921      	ldr	r1, [pc, #132]	; (8007c00 <sync_fs+0xd4>)
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	f7ff fd58 	bl	8007632 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	3330      	adds	r3, #48	; 0x30
 8007b86:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007b8a:	491e      	ldr	r1, [pc, #120]	; (8007c04 <sync_fs+0xd8>)
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f7ff fd50 	bl	8007632 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	3330      	adds	r3, #48	; 0x30
 8007b96:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	691b      	ldr	r3, [r3, #16]
 8007b9e:	4619      	mov	r1, r3
 8007ba0:	4610      	mov	r0, r2
 8007ba2:	f7ff fd46 	bl	8007632 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	3330      	adds	r3, #48	; 0x30
 8007baa:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	4610      	mov	r0, r2
 8007bb6:	f7ff fd3c 	bl	8007632 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	69db      	ldr	r3, [r3, #28]
 8007bbe:	1c5a      	adds	r2, r3, #1
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	7858      	ldrb	r0, [r3, #1]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	f7ff fc9c 	bl	8007510 <disk_write>
			fs->fsi_flag = 0;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	785b      	ldrb	r3, [r3, #1]
 8007be2:	2200      	movs	r2, #0
 8007be4:	2100      	movs	r1, #0
 8007be6:	4618      	mov	r0, r3
 8007be8:	f7ff fcb2 	bl	8007550 <disk_ioctl>
 8007bec:	4603      	mov	r3, r0
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d001      	beq.n	8007bf6 <sync_fs+0xca>
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007bf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	3710      	adds	r7, #16
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bd80      	pop	{r7, pc}
 8007c00:	41615252 	.word	0x41615252
 8007c04:	61417272 	.word	0x61417272

08007c08 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b083      	sub	sp, #12
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	3b02      	subs	r3, #2
 8007c16:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	695b      	ldr	r3, [r3, #20]
 8007c1c:	3b02      	subs	r3, #2
 8007c1e:	683a      	ldr	r2, [r7, #0]
 8007c20:	429a      	cmp	r2, r3
 8007c22:	d301      	bcc.n	8007c28 <clust2sect+0x20>
 8007c24:	2300      	movs	r3, #0
 8007c26:	e008      	b.n	8007c3a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	895b      	ldrh	r3, [r3, #10]
 8007c2c:	461a      	mov	r2, r3
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	fb03 f202 	mul.w	r2, r3, r2
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c38:	4413      	add	r3, r2
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	370c      	adds	r7, #12
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bc80      	pop	{r7}
 8007c42:	4770      	bx	lr

08007c44 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b086      	sub	sp, #24
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
 8007c4c:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	2b01      	cmp	r3, #1
 8007c58:	d904      	bls.n	8007c64 <get_fat+0x20>
 8007c5a:	693b      	ldr	r3, [r7, #16]
 8007c5c:	695b      	ldr	r3, [r3, #20]
 8007c5e:	683a      	ldr	r2, [r7, #0]
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d302      	bcc.n	8007c6a <get_fat+0x26>
		val = 1;	/* Internal error */
 8007c64:	2301      	movs	r3, #1
 8007c66:	617b      	str	r3, [r7, #20]
 8007c68:	e08f      	b.n	8007d8a <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8007c6e:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007c70:	693b      	ldr	r3, [r7, #16]
 8007c72:	781b      	ldrb	r3, [r3, #0]
 8007c74:	2b03      	cmp	r3, #3
 8007c76:	d062      	beq.n	8007d3e <get_fat+0xfa>
 8007c78:	2b03      	cmp	r3, #3
 8007c7a:	dc7c      	bgt.n	8007d76 <get_fat+0x132>
 8007c7c:	2b01      	cmp	r3, #1
 8007c7e:	d002      	beq.n	8007c86 <get_fat+0x42>
 8007c80:	2b02      	cmp	r3, #2
 8007c82:	d042      	beq.n	8007d0a <get_fat+0xc6>
 8007c84:	e077      	b.n	8007d76 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	60fb      	str	r3, [r7, #12]
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	085b      	lsrs	r3, r3, #1
 8007c8e:	68fa      	ldr	r2, [r7, #12]
 8007c90:	4413      	add	r3, r2
 8007c92:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	6a1a      	ldr	r2, [r3, #32]
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	0a5b      	lsrs	r3, r3, #9
 8007c9c:	4413      	add	r3, r2
 8007c9e:	4619      	mov	r1, r3
 8007ca0:	6938      	ldr	r0, [r7, #16]
 8007ca2:	f7ff ff15 	bl	8007ad0 <move_window>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d167      	bne.n	8007d7c <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	1c5a      	adds	r2, r3, #1
 8007cb0:	60fa      	str	r2, [r7, #12]
 8007cb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cb6:	693a      	ldr	r2, [r7, #16]
 8007cb8:	4413      	add	r3, r2
 8007cba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007cbe:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	6a1a      	ldr	r2, [r3, #32]
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	0a5b      	lsrs	r3, r3, #9
 8007cc8:	4413      	add	r3, r2
 8007cca:	4619      	mov	r1, r3
 8007ccc:	6938      	ldr	r0, [r7, #16]
 8007cce:	f7ff feff 	bl	8007ad0 <move_window>
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d153      	bne.n	8007d80 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cde:	693a      	ldr	r2, [r7, #16]
 8007ce0:	4413      	add	r3, r2
 8007ce2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007ce6:	021b      	lsls	r3, r3, #8
 8007ce8:	461a      	mov	r2, r3
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	4313      	orrs	r3, r2
 8007cee:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	f003 0301 	and.w	r3, r3, #1
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d002      	beq.n	8007d00 <get_fat+0xbc>
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	091b      	lsrs	r3, r3, #4
 8007cfe:	e002      	b.n	8007d06 <get_fat+0xc2>
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d06:	617b      	str	r3, [r7, #20]
			break;
 8007d08:	e03f      	b.n	8007d8a <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	6a1a      	ldr	r2, [r3, #32]
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	0a1b      	lsrs	r3, r3, #8
 8007d12:	4413      	add	r3, r2
 8007d14:	4619      	mov	r1, r3
 8007d16:	6938      	ldr	r0, [r7, #16]
 8007d18:	f7ff feda 	bl	8007ad0 <move_window>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d130      	bne.n	8007d84 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	005b      	lsls	r3, r3, #1
 8007d2c:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8007d30:	4413      	add	r3, r2
 8007d32:	4618      	mov	r0, r3
 8007d34:	f7ff fc2a 	bl	800758c <ld_word>
 8007d38:	4603      	mov	r3, r0
 8007d3a:	617b      	str	r3, [r7, #20]
			break;
 8007d3c:	e025      	b.n	8007d8a <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	6a1a      	ldr	r2, [r3, #32]
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	09db      	lsrs	r3, r3, #7
 8007d46:	4413      	add	r3, r2
 8007d48:	4619      	mov	r1, r3
 8007d4a:	6938      	ldr	r0, [r7, #16]
 8007d4c:	f7ff fec0 	bl	8007ad0 <move_window>
 8007d50:	4603      	mov	r3, r0
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d118      	bne.n	8007d88 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	009b      	lsls	r3, r3, #2
 8007d60:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007d64:	4413      	add	r3, r2
 8007d66:	4618      	mov	r0, r3
 8007d68:	f7ff fc27 	bl	80075ba <ld_dword>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007d72:	617b      	str	r3, [r7, #20]
			break;
 8007d74:	e009      	b.n	8007d8a <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007d76:	2301      	movs	r3, #1
 8007d78:	617b      	str	r3, [r7, #20]
 8007d7a:	e006      	b.n	8007d8a <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007d7c:	bf00      	nop
 8007d7e:	e004      	b.n	8007d8a <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007d80:	bf00      	nop
 8007d82:	e002      	b.n	8007d8a <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007d84:	bf00      	nop
 8007d86:	e000      	b.n	8007d8a <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007d88:	bf00      	nop
		}
	}

	return val;
 8007d8a:	697b      	ldr	r3, [r7, #20]
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3718      	adds	r7, #24
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}

08007d94 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007d94:	b590      	push	{r4, r7, lr}
 8007d96:	b089      	sub	sp, #36	; 0x24
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	60f8      	str	r0, [r7, #12]
 8007d9c:	60b9      	str	r1, [r7, #8]
 8007d9e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007da0:	2302      	movs	r3, #2
 8007da2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	2b01      	cmp	r3, #1
 8007da8:	f240 80d2 	bls.w	8007f50 <put_fat+0x1bc>
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	695b      	ldr	r3, [r3, #20]
 8007db0:	68ba      	ldr	r2, [r7, #8]
 8007db2:	429a      	cmp	r2, r3
 8007db4:	f080 80cc 	bcs.w	8007f50 <put_fat+0x1bc>
		switch (fs->fs_type) {
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	781b      	ldrb	r3, [r3, #0]
 8007dbc:	2b03      	cmp	r3, #3
 8007dbe:	f000 8096 	beq.w	8007eee <put_fat+0x15a>
 8007dc2:	2b03      	cmp	r3, #3
 8007dc4:	f300 80cd 	bgt.w	8007f62 <put_fat+0x1ce>
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d002      	beq.n	8007dd2 <put_fat+0x3e>
 8007dcc:	2b02      	cmp	r3, #2
 8007dce:	d06e      	beq.n	8007eae <put_fat+0x11a>
 8007dd0:	e0c7      	b.n	8007f62 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	61bb      	str	r3, [r7, #24]
 8007dd6:	69bb      	ldr	r3, [r7, #24]
 8007dd8:	085b      	lsrs	r3, r3, #1
 8007dda:	69ba      	ldr	r2, [r7, #24]
 8007ddc:	4413      	add	r3, r2
 8007dde:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	6a1a      	ldr	r2, [r3, #32]
 8007de4:	69bb      	ldr	r3, [r7, #24]
 8007de6:	0a5b      	lsrs	r3, r3, #9
 8007de8:	4413      	add	r3, r2
 8007dea:	4619      	mov	r1, r3
 8007dec:	68f8      	ldr	r0, [r7, #12]
 8007dee:	f7ff fe6f 	bl	8007ad0 <move_window>
 8007df2:	4603      	mov	r3, r0
 8007df4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007df6:	7ffb      	ldrb	r3, [r7, #31]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	f040 80ab 	bne.w	8007f54 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007e04:	69bb      	ldr	r3, [r7, #24]
 8007e06:	1c59      	adds	r1, r3, #1
 8007e08:	61b9      	str	r1, [r7, #24]
 8007e0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e0e:	4413      	add	r3, r2
 8007e10:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	f003 0301 	and.w	r3, r3, #1
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d00d      	beq.n	8007e38 <put_fat+0xa4>
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	781b      	ldrb	r3, [r3, #0]
 8007e20:	b25b      	sxtb	r3, r3
 8007e22:	f003 030f 	and.w	r3, r3, #15
 8007e26:	b25a      	sxtb	r2, r3
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	b2db      	uxtb	r3, r3
 8007e2c:	011b      	lsls	r3, r3, #4
 8007e2e:	b25b      	sxtb	r3, r3
 8007e30:	4313      	orrs	r3, r2
 8007e32:	b25b      	sxtb	r3, r3
 8007e34:	b2db      	uxtb	r3, r3
 8007e36:	e001      	b.n	8007e3c <put_fat+0xa8>
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	b2db      	uxtb	r3, r3
 8007e3c:	697a      	ldr	r2, [r7, #20]
 8007e3e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	2201      	movs	r2, #1
 8007e44:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	6a1a      	ldr	r2, [r3, #32]
 8007e4a:	69bb      	ldr	r3, [r7, #24]
 8007e4c:	0a5b      	lsrs	r3, r3, #9
 8007e4e:	4413      	add	r3, r2
 8007e50:	4619      	mov	r1, r3
 8007e52:	68f8      	ldr	r0, [r7, #12]
 8007e54:	f7ff fe3c 	bl	8007ad0 <move_window>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007e5c:	7ffb      	ldrb	r3, [r7, #31]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d17a      	bne.n	8007f58 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007e68:	69bb      	ldr	r3, [r7, #24]
 8007e6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e6e:	4413      	add	r3, r2
 8007e70:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	f003 0301 	and.w	r3, r3, #1
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d003      	beq.n	8007e84 <put_fat+0xf0>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	091b      	lsrs	r3, r3, #4
 8007e80:	b2db      	uxtb	r3, r3
 8007e82:	e00e      	b.n	8007ea2 <put_fat+0x10e>
 8007e84:	697b      	ldr	r3, [r7, #20]
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	b25b      	sxtb	r3, r3
 8007e8a:	f023 030f 	bic.w	r3, r3, #15
 8007e8e:	b25a      	sxtb	r2, r3
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	0a1b      	lsrs	r3, r3, #8
 8007e94:	b25b      	sxtb	r3, r3
 8007e96:	f003 030f 	and.w	r3, r3, #15
 8007e9a:	b25b      	sxtb	r3, r3
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	b25b      	sxtb	r3, r3
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	697a      	ldr	r2, [r7, #20]
 8007ea4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2201      	movs	r2, #1
 8007eaa:	70da      	strb	r2, [r3, #3]
			break;
 8007eac:	e059      	b.n	8007f62 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	6a1a      	ldr	r2, [r3, #32]
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	0a1b      	lsrs	r3, r3, #8
 8007eb6:	4413      	add	r3, r2
 8007eb8:	4619      	mov	r1, r3
 8007eba:	68f8      	ldr	r0, [r7, #12]
 8007ebc:	f7ff fe08 	bl	8007ad0 <move_window>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007ec4:	7ffb      	ldrb	r3, [r7, #31]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d148      	bne.n	8007f5c <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	005b      	lsls	r3, r3, #1
 8007ed4:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8007ed8:	4413      	add	r3, r2
 8007eda:	687a      	ldr	r2, [r7, #4]
 8007edc:	b292      	uxth	r2, r2
 8007ede:	4611      	mov	r1, r2
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	f7ff fb8c 	bl	80075fe <st_word>
			fs->wflag = 1;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2201      	movs	r2, #1
 8007eea:	70da      	strb	r2, [r3, #3]
			break;
 8007eec:	e039      	b.n	8007f62 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	6a1a      	ldr	r2, [r3, #32]
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	09db      	lsrs	r3, r3, #7
 8007ef6:	4413      	add	r3, r2
 8007ef8:	4619      	mov	r1, r3
 8007efa:	68f8      	ldr	r0, [r7, #12]
 8007efc:	f7ff fde8 	bl	8007ad0 <move_window>
 8007f00:	4603      	mov	r3, r0
 8007f02:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007f04:	7ffb      	ldrb	r3, [r7, #31]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d12a      	bne.n	8007f60 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	009b      	lsls	r3, r3, #2
 8007f1a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007f1e:	4413      	add	r3, r2
 8007f20:	4618      	mov	r0, r3
 8007f22:	f7ff fb4a 	bl	80075ba <ld_dword>
 8007f26:	4603      	mov	r3, r0
 8007f28:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007f2c:	4323      	orrs	r3, r4
 8007f2e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	009b      	lsls	r3, r3, #2
 8007f3a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007f3e:	4413      	add	r3, r2
 8007f40:	6879      	ldr	r1, [r7, #4]
 8007f42:	4618      	mov	r0, r3
 8007f44:	f7ff fb75 	bl	8007632 <st_dword>
			fs->wflag = 1;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	70da      	strb	r2, [r3, #3]
			break;
 8007f4e:	e008      	b.n	8007f62 <put_fat+0x1ce>
		}
	}
 8007f50:	bf00      	nop
 8007f52:	e006      	b.n	8007f62 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8007f54:	bf00      	nop
 8007f56:	e004      	b.n	8007f62 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8007f58:	bf00      	nop
 8007f5a:	e002      	b.n	8007f62 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8007f5c:	bf00      	nop
 8007f5e:	e000      	b.n	8007f62 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8007f60:	bf00      	nop
	return res;
 8007f62:	7ffb      	ldrb	r3, [r7, #31]
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	3724      	adds	r7, #36	; 0x24
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd90      	pop	{r4, r7, pc}

08007f6c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b088      	sub	sp, #32
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	60f8      	str	r0, [r7, #12]
 8007f74:	60b9      	str	r1, [r7, #8]
 8007f76:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	2b01      	cmp	r3, #1
 8007f86:	d904      	bls.n	8007f92 <remove_chain+0x26>
 8007f88:	69bb      	ldr	r3, [r7, #24]
 8007f8a:	695b      	ldr	r3, [r3, #20]
 8007f8c:	68ba      	ldr	r2, [r7, #8]
 8007f8e:	429a      	cmp	r2, r3
 8007f90:	d301      	bcc.n	8007f96 <remove_chain+0x2a>
 8007f92:	2302      	movs	r3, #2
 8007f94:	e04b      	b.n	800802e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d00c      	beq.n	8007fb6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8007fa0:	6879      	ldr	r1, [r7, #4]
 8007fa2:	69b8      	ldr	r0, [r7, #24]
 8007fa4:	f7ff fef6 	bl	8007d94 <put_fat>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007fac:	7ffb      	ldrb	r3, [r7, #31]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d001      	beq.n	8007fb6 <remove_chain+0x4a>
 8007fb2:	7ffb      	ldrb	r3, [r7, #31]
 8007fb4:	e03b      	b.n	800802e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007fb6:	68b9      	ldr	r1, [r7, #8]
 8007fb8:	68f8      	ldr	r0, [r7, #12]
 8007fba:	f7ff fe43 	bl	8007c44 <get_fat>
 8007fbe:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d031      	beq.n	800802a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d101      	bne.n	8007fd0 <remove_chain+0x64>
 8007fcc:	2302      	movs	r3, #2
 8007fce:	e02e      	b.n	800802e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fd6:	d101      	bne.n	8007fdc <remove_chain+0x70>
 8007fd8:	2301      	movs	r3, #1
 8007fda:	e028      	b.n	800802e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007fdc:	2200      	movs	r2, #0
 8007fde:	68b9      	ldr	r1, [r7, #8]
 8007fe0:	69b8      	ldr	r0, [r7, #24]
 8007fe2:	f7ff fed7 	bl	8007d94 <put_fat>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007fea:	7ffb      	ldrb	r3, [r7, #31]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d001      	beq.n	8007ff4 <remove_chain+0x88>
 8007ff0:	7ffb      	ldrb	r3, [r7, #31]
 8007ff2:	e01c      	b.n	800802e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007ff4:	69bb      	ldr	r3, [r7, #24]
 8007ff6:	691a      	ldr	r2, [r3, #16]
 8007ff8:	69bb      	ldr	r3, [r7, #24]
 8007ffa:	695b      	ldr	r3, [r3, #20]
 8007ffc:	3b02      	subs	r3, #2
 8007ffe:	429a      	cmp	r2, r3
 8008000:	d20b      	bcs.n	800801a <remove_chain+0xae>
			fs->free_clst++;
 8008002:	69bb      	ldr	r3, [r7, #24]
 8008004:	691b      	ldr	r3, [r3, #16]
 8008006:	1c5a      	adds	r2, r3, #1
 8008008:	69bb      	ldr	r3, [r7, #24]
 800800a:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800800c:	69bb      	ldr	r3, [r7, #24]
 800800e:	791b      	ldrb	r3, [r3, #4]
 8008010:	f043 0301 	orr.w	r3, r3, #1
 8008014:	b2da      	uxtb	r2, r3
 8008016:	69bb      	ldr	r3, [r7, #24]
 8008018:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800801e:	69bb      	ldr	r3, [r7, #24]
 8008020:	695b      	ldr	r3, [r3, #20]
 8008022:	68ba      	ldr	r2, [r7, #8]
 8008024:	429a      	cmp	r2, r3
 8008026:	d3c6      	bcc.n	8007fb6 <remove_chain+0x4a>
 8008028:	e000      	b.n	800802c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800802a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800802c:	2300      	movs	r3, #0
}
 800802e:	4618      	mov	r0, r3
 8008030:	3720      	adds	r7, #32
 8008032:	46bd      	mov	sp, r7
 8008034:	bd80      	pop	{r7, pc}

08008036 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008036:	b580      	push	{r7, lr}
 8008038:	b088      	sub	sp, #32
 800803a:	af00      	add	r7, sp, #0
 800803c:	6078      	str	r0, [r7, #4]
 800803e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d10d      	bne.n	8008068 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800804c:	693b      	ldr	r3, [r7, #16]
 800804e:	68db      	ldr	r3, [r3, #12]
 8008050:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008052:	69bb      	ldr	r3, [r7, #24]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d004      	beq.n	8008062 <create_chain+0x2c>
 8008058:	693b      	ldr	r3, [r7, #16]
 800805a:	695b      	ldr	r3, [r3, #20]
 800805c:	69ba      	ldr	r2, [r7, #24]
 800805e:	429a      	cmp	r2, r3
 8008060:	d31b      	bcc.n	800809a <create_chain+0x64>
 8008062:	2301      	movs	r3, #1
 8008064:	61bb      	str	r3, [r7, #24]
 8008066:	e018      	b.n	800809a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008068:	6839      	ldr	r1, [r7, #0]
 800806a:	6878      	ldr	r0, [r7, #4]
 800806c:	f7ff fdea 	bl	8007c44 <get_fat>
 8008070:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	2b01      	cmp	r3, #1
 8008076:	d801      	bhi.n	800807c <create_chain+0x46>
 8008078:	2301      	movs	r3, #1
 800807a:	e070      	b.n	800815e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008082:	d101      	bne.n	8008088 <create_chain+0x52>
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	e06a      	b.n	800815e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008088:	693b      	ldr	r3, [r7, #16]
 800808a:	695b      	ldr	r3, [r3, #20]
 800808c:	68fa      	ldr	r2, [r7, #12]
 800808e:	429a      	cmp	r2, r3
 8008090:	d201      	bcs.n	8008096 <create_chain+0x60>
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	e063      	b.n	800815e <create_chain+0x128>
		scl = clst;
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800809a:	69bb      	ldr	r3, [r7, #24]
 800809c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800809e:	69fb      	ldr	r3, [r7, #28]
 80080a0:	3301      	adds	r3, #1
 80080a2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80080a4:	693b      	ldr	r3, [r7, #16]
 80080a6:	695b      	ldr	r3, [r3, #20]
 80080a8:	69fa      	ldr	r2, [r7, #28]
 80080aa:	429a      	cmp	r2, r3
 80080ac:	d307      	bcc.n	80080be <create_chain+0x88>
				ncl = 2;
 80080ae:	2302      	movs	r3, #2
 80080b0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80080b2:	69fa      	ldr	r2, [r7, #28]
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	429a      	cmp	r2, r3
 80080b8:	d901      	bls.n	80080be <create_chain+0x88>
 80080ba:	2300      	movs	r3, #0
 80080bc:	e04f      	b.n	800815e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80080be:	69f9      	ldr	r1, [r7, #28]
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f7ff fdbf 	bl	8007c44 <get_fat>
 80080c6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d00e      	beq.n	80080ec <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2b01      	cmp	r3, #1
 80080d2:	d003      	beq.n	80080dc <create_chain+0xa6>
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080da:	d101      	bne.n	80080e0 <create_chain+0xaa>
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	e03e      	b.n	800815e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80080e0:	69fa      	ldr	r2, [r7, #28]
 80080e2:	69bb      	ldr	r3, [r7, #24]
 80080e4:	429a      	cmp	r2, r3
 80080e6:	d1da      	bne.n	800809e <create_chain+0x68>
 80080e8:	2300      	movs	r3, #0
 80080ea:	e038      	b.n	800815e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80080ec:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80080ee:	f04f 32ff 	mov.w	r2, #4294967295
 80080f2:	69f9      	ldr	r1, [r7, #28]
 80080f4:	6938      	ldr	r0, [r7, #16]
 80080f6:	f7ff fe4d 	bl	8007d94 <put_fat>
 80080fa:	4603      	mov	r3, r0
 80080fc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80080fe:	7dfb      	ldrb	r3, [r7, #23]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d109      	bne.n	8008118 <create_chain+0xe2>
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d006      	beq.n	8008118 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800810a:	69fa      	ldr	r2, [r7, #28]
 800810c:	6839      	ldr	r1, [r7, #0]
 800810e:	6938      	ldr	r0, [r7, #16]
 8008110:	f7ff fe40 	bl	8007d94 <put_fat>
 8008114:	4603      	mov	r3, r0
 8008116:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008118:	7dfb      	ldrb	r3, [r7, #23]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d116      	bne.n	800814c <create_chain+0x116>
		fs->last_clst = ncl;
 800811e:	693b      	ldr	r3, [r7, #16]
 8008120:	69fa      	ldr	r2, [r7, #28]
 8008122:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	691a      	ldr	r2, [r3, #16]
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	695b      	ldr	r3, [r3, #20]
 800812c:	3b02      	subs	r3, #2
 800812e:	429a      	cmp	r2, r3
 8008130:	d804      	bhi.n	800813c <create_chain+0x106>
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	691b      	ldr	r3, [r3, #16]
 8008136:	1e5a      	subs	r2, r3, #1
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	791b      	ldrb	r3, [r3, #4]
 8008140:	f043 0301 	orr.w	r3, r3, #1
 8008144:	b2da      	uxtb	r2, r3
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	711a      	strb	r2, [r3, #4]
 800814a:	e007      	b.n	800815c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800814c:	7dfb      	ldrb	r3, [r7, #23]
 800814e:	2b01      	cmp	r3, #1
 8008150:	d102      	bne.n	8008158 <create_chain+0x122>
 8008152:	f04f 33ff 	mov.w	r3, #4294967295
 8008156:	e000      	b.n	800815a <create_chain+0x124>
 8008158:	2301      	movs	r3, #1
 800815a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800815c:	69fb      	ldr	r3, [r7, #28]
}
 800815e:	4618      	mov	r0, r3
 8008160:	3720      	adds	r7, #32
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}

08008166 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008166:	b480      	push	{r7}
 8008168:	b087      	sub	sp, #28
 800816a:	af00      	add	r7, sp, #0
 800816c:	6078      	str	r0, [r7, #4]
 800816e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800817a:	3304      	adds	r3, #4
 800817c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	0a5b      	lsrs	r3, r3, #9
 8008182:	68fa      	ldr	r2, [r7, #12]
 8008184:	8952      	ldrh	r2, [r2, #10]
 8008186:	fbb3 f3f2 	udiv	r3, r3, r2
 800818a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	1d1a      	adds	r2, r3, #4
 8008190:	613a      	str	r2, [r7, #16]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d101      	bne.n	80081a0 <clmt_clust+0x3a>
 800819c:	2300      	movs	r3, #0
 800819e:	e010      	b.n	80081c2 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80081a0:	697a      	ldr	r2, [r7, #20]
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d307      	bcc.n	80081b8 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80081a8:	697a      	ldr	r2, [r7, #20]
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	1ad3      	subs	r3, r2, r3
 80081ae:	617b      	str	r3, [r7, #20]
 80081b0:	693b      	ldr	r3, [r7, #16]
 80081b2:	3304      	adds	r3, #4
 80081b4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80081b6:	e7e9      	b.n	800818c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80081b8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80081ba:	693b      	ldr	r3, [r7, #16]
 80081bc:	681a      	ldr	r2, [r3, #0]
 80081be:	697b      	ldr	r3, [r7, #20]
 80081c0:	4413      	add	r3, r2
}
 80081c2:	4618      	mov	r0, r3
 80081c4:	371c      	adds	r7, #28
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bc80      	pop	{r7}
 80081ca:	4770      	bx	lr

080081cc <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b086      	sub	sp, #24
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80081e2:	d204      	bcs.n	80081ee <dir_sdi+0x22>
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	f003 031f 	and.w	r3, r3, #31
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d001      	beq.n	80081f2 <dir_sdi+0x26>
		return FR_INT_ERR;
 80081ee:	2302      	movs	r3, #2
 80081f0:	e063      	b.n	80082ba <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	683a      	ldr	r2, [r7, #0]
 80081f6:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	689b      	ldr	r3, [r3, #8]
 80081fc:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d106      	bne.n	8008212 <dir_sdi+0x46>
 8008204:	693b      	ldr	r3, [r7, #16]
 8008206:	781b      	ldrb	r3, [r3, #0]
 8008208:	2b02      	cmp	r3, #2
 800820a:	d902      	bls.n	8008212 <dir_sdi+0x46>
		clst = fs->dirbase;
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008210:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d10c      	bne.n	8008232 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	095b      	lsrs	r3, r3, #5
 800821c:	693a      	ldr	r2, [r7, #16]
 800821e:	8912      	ldrh	r2, [r2, #8]
 8008220:	4293      	cmp	r3, r2
 8008222:	d301      	bcc.n	8008228 <dir_sdi+0x5c>
 8008224:	2302      	movs	r3, #2
 8008226:	e048      	b.n	80082ba <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8008228:	693b      	ldr	r3, [r7, #16]
 800822a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	61da      	str	r2, [r3, #28]
 8008230:	e029      	b.n	8008286 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008232:	693b      	ldr	r3, [r7, #16]
 8008234:	895b      	ldrh	r3, [r3, #10]
 8008236:	025b      	lsls	r3, r3, #9
 8008238:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800823a:	e019      	b.n	8008270 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6979      	ldr	r1, [r7, #20]
 8008240:	4618      	mov	r0, r3
 8008242:	f7ff fcff 	bl	8007c44 <get_fat>
 8008246:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800824e:	d101      	bne.n	8008254 <dir_sdi+0x88>
 8008250:	2301      	movs	r3, #1
 8008252:	e032      	b.n	80082ba <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	2b01      	cmp	r3, #1
 8008258:	d904      	bls.n	8008264 <dir_sdi+0x98>
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	695b      	ldr	r3, [r3, #20]
 800825e:	697a      	ldr	r2, [r7, #20]
 8008260:	429a      	cmp	r2, r3
 8008262:	d301      	bcc.n	8008268 <dir_sdi+0x9c>
 8008264:	2302      	movs	r3, #2
 8008266:	e028      	b.n	80082ba <dir_sdi+0xee>
			ofs -= csz;
 8008268:	683a      	ldr	r2, [r7, #0]
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	1ad3      	subs	r3, r2, r3
 800826e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008270:	683a      	ldr	r2, [r7, #0]
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	429a      	cmp	r2, r3
 8008276:	d2e1      	bcs.n	800823c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8008278:	6979      	ldr	r1, [r7, #20]
 800827a:	6938      	ldr	r0, [r7, #16]
 800827c:	f7ff fcc4 	bl	8007c08 <clust2sect>
 8008280:	4602      	mov	r2, r0
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	697a      	ldr	r2, [r7, #20]
 800828a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	69db      	ldr	r3, [r3, #28]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d101      	bne.n	8008298 <dir_sdi+0xcc>
 8008294:	2302      	movs	r3, #2
 8008296:	e010      	b.n	80082ba <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	69da      	ldr	r2, [r3, #28]
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	0a5b      	lsrs	r3, r3, #9
 80082a0:	441a      	add	r2, r3
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082b2:	441a      	add	r2, r3
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80082b8:	2300      	movs	r3, #0
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3718      	adds	r7, #24
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}

080082c2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80082c2:	b580      	push	{r7, lr}
 80082c4:	b086      	sub	sp, #24
 80082c6:	af00      	add	r7, sp, #0
 80082c8:	6078      	str	r0, [r7, #4]
 80082ca:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	695b      	ldr	r3, [r3, #20]
 80082d6:	3320      	adds	r3, #32
 80082d8:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	69db      	ldr	r3, [r3, #28]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d003      	beq.n	80082ea <dir_next+0x28>
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80082e8:	d301      	bcc.n	80082ee <dir_next+0x2c>
 80082ea:	2304      	movs	r3, #4
 80082ec:	e0aa      	b.n	8008444 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	f040 8098 	bne.w	800842a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	69db      	ldr	r3, [r3, #28]
 80082fe:	1c5a      	adds	r2, r3, #1
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	699b      	ldr	r3, [r3, #24]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d10b      	bne.n	8008324 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	095b      	lsrs	r3, r3, #5
 8008310:	68fa      	ldr	r2, [r7, #12]
 8008312:	8912      	ldrh	r2, [r2, #8]
 8008314:	4293      	cmp	r3, r2
 8008316:	f0c0 8088 	bcc.w	800842a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2200      	movs	r2, #0
 800831e:	61da      	str	r2, [r3, #28]
 8008320:	2304      	movs	r3, #4
 8008322:	e08f      	b.n	8008444 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	0a5b      	lsrs	r3, r3, #9
 8008328:	68fa      	ldr	r2, [r7, #12]
 800832a:	8952      	ldrh	r2, [r2, #10]
 800832c:	3a01      	subs	r2, #1
 800832e:	4013      	ands	r3, r2
 8008330:	2b00      	cmp	r3, #0
 8008332:	d17a      	bne.n	800842a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008334:	687a      	ldr	r2, [r7, #4]
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	699b      	ldr	r3, [r3, #24]
 800833a:	4619      	mov	r1, r3
 800833c:	4610      	mov	r0, r2
 800833e:	f7ff fc81 	bl	8007c44 <get_fat>
 8008342:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	2b01      	cmp	r3, #1
 8008348:	d801      	bhi.n	800834e <dir_next+0x8c>
 800834a:	2302      	movs	r3, #2
 800834c:	e07a      	b.n	8008444 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008354:	d101      	bne.n	800835a <dir_next+0x98>
 8008356:	2301      	movs	r3, #1
 8008358:	e074      	b.n	8008444 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	695b      	ldr	r3, [r3, #20]
 800835e:	697a      	ldr	r2, [r7, #20]
 8008360:	429a      	cmp	r2, r3
 8008362:	d358      	bcc.n	8008416 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d104      	bne.n	8008374 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	61da      	str	r2, [r3, #28]
 8008370:	2304      	movs	r3, #4
 8008372:	e067      	b.n	8008444 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008374:	687a      	ldr	r2, [r7, #4]
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	699b      	ldr	r3, [r3, #24]
 800837a:	4619      	mov	r1, r3
 800837c:	4610      	mov	r0, r2
 800837e:	f7ff fe5a 	bl	8008036 <create_chain>
 8008382:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008384:	697b      	ldr	r3, [r7, #20]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d101      	bne.n	800838e <dir_next+0xcc>
 800838a:	2307      	movs	r3, #7
 800838c:	e05a      	b.n	8008444 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	2b01      	cmp	r3, #1
 8008392:	d101      	bne.n	8008398 <dir_next+0xd6>
 8008394:	2302      	movs	r3, #2
 8008396:	e055      	b.n	8008444 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008398:	697b      	ldr	r3, [r7, #20]
 800839a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800839e:	d101      	bne.n	80083a4 <dir_next+0xe2>
 80083a0:	2301      	movs	r3, #1
 80083a2:	e04f      	b.n	8008444 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80083a4:	68f8      	ldr	r0, [r7, #12]
 80083a6:	f7ff fb4f 	bl	8007a48 <sync_window>
 80083aa:	4603      	mov	r3, r0
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d001      	beq.n	80083b4 <dir_next+0xf2>
 80083b0:	2301      	movs	r3, #1
 80083b2:	e047      	b.n	8008444 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	3330      	adds	r3, #48	; 0x30
 80083b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80083bc:	2100      	movs	r1, #0
 80083be:	4618      	mov	r0, r3
 80083c0:	f7ff f982 	bl	80076c8 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80083c4:	2300      	movs	r3, #0
 80083c6:	613b      	str	r3, [r7, #16]
 80083c8:	6979      	ldr	r1, [r7, #20]
 80083ca:	68f8      	ldr	r0, [r7, #12]
 80083cc:	f7ff fc1c 	bl	8007c08 <clust2sect>
 80083d0:	4602      	mov	r2, r0
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80083d6:	e012      	b.n	80083fe <dir_next+0x13c>
						fs->wflag = 1;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2201      	movs	r2, #1
 80083dc:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80083de:	68f8      	ldr	r0, [r7, #12]
 80083e0:	f7ff fb32 	bl	8007a48 <sync_window>
 80083e4:	4603      	mov	r3, r0
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d001      	beq.n	80083ee <dir_next+0x12c>
 80083ea:	2301      	movs	r3, #1
 80083ec:	e02a      	b.n	8008444 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80083ee:	693b      	ldr	r3, [r7, #16]
 80083f0:	3301      	adds	r3, #1
 80083f2:	613b      	str	r3, [r7, #16]
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083f8:	1c5a      	adds	r2, r3, #1
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	62da      	str	r2, [r3, #44]	; 0x2c
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	895b      	ldrh	r3, [r3, #10]
 8008402:	461a      	mov	r2, r3
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	4293      	cmp	r3, r2
 8008408:	d3e6      	bcc.n	80083d8 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800840e:	693b      	ldr	r3, [r7, #16]
 8008410:	1ad2      	subs	r2, r2, r3
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	697a      	ldr	r2, [r7, #20]
 800841a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800841c:	6979      	ldr	r1, [r7, #20]
 800841e:	68f8      	ldr	r0, [r7, #12]
 8008420:	f7ff fbf2 	bl	8007c08 <clust2sect>
 8008424:	4602      	mov	r2, r0
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	68ba      	ldr	r2, [r7, #8]
 800842e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800843c:	441a      	add	r2, r3
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008442:	2300      	movs	r3, #0
}
 8008444:	4618      	mov	r0, r3
 8008446:	3718      	adds	r7, #24
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}

0800844c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b086      	sub	sp, #24
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
 8008454:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800845c:	2100      	movs	r1, #0
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f7ff feb4 	bl	80081cc <dir_sdi>
 8008464:	4603      	mov	r3, r0
 8008466:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008468:	7dfb      	ldrb	r3, [r7, #23]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d12b      	bne.n	80084c6 <dir_alloc+0x7a>
		n = 0;
 800846e:	2300      	movs	r3, #0
 8008470:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	69db      	ldr	r3, [r3, #28]
 8008476:	4619      	mov	r1, r3
 8008478:	68f8      	ldr	r0, [r7, #12]
 800847a:	f7ff fb29 	bl	8007ad0 <move_window>
 800847e:	4603      	mov	r3, r0
 8008480:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008482:	7dfb      	ldrb	r3, [r7, #23]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d11d      	bne.n	80084c4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6a1b      	ldr	r3, [r3, #32]
 800848c:	781b      	ldrb	r3, [r3, #0]
 800848e:	2be5      	cmp	r3, #229	; 0xe5
 8008490:	d004      	beq.n	800849c <dir_alloc+0x50>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6a1b      	ldr	r3, [r3, #32]
 8008496:	781b      	ldrb	r3, [r3, #0]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d107      	bne.n	80084ac <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800849c:	693b      	ldr	r3, [r7, #16]
 800849e:	3301      	adds	r3, #1
 80084a0:	613b      	str	r3, [r7, #16]
 80084a2:	693a      	ldr	r2, [r7, #16]
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	429a      	cmp	r2, r3
 80084a8:	d102      	bne.n	80084b0 <dir_alloc+0x64>
 80084aa:	e00c      	b.n	80084c6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80084ac:	2300      	movs	r3, #0
 80084ae:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80084b0:	2101      	movs	r1, #1
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f7ff ff05 	bl	80082c2 <dir_next>
 80084b8:	4603      	mov	r3, r0
 80084ba:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80084bc:	7dfb      	ldrb	r3, [r7, #23]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d0d7      	beq.n	8008472 <dir_alloc+0x26>
 80084c2:	e000      	b.n	80084c6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80084c4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80084c6:	7dfb      	ldrb	r3, [r7, #23]
 80084c8:	2b04      	cmp	r3, #4
 80084ca:	d101      	bne.n	80084d0 <dir_alloc+0x84>
 80084cc:	2307      	movs	r3, #7
 80084ce:	75fb      	strb	r3, [r7, #23]
	return res;
 80084d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3718      	adds	r7, #24
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}

080084da <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80084da:	b580      	push	{r7, lr}
 80084dc:	b084      	sub	sp, #16
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
 80084e2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	331a      	adds	r3, #26
 80084e8:	4618      	mov	r0, r3
 80084ea:	f7ff f84f 	bl	800758c <ld_word>
 80084ee:	4603      	mov	r3, r0
 80084f0:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	781b      	ldrb	r3, [r3, #0]
 80084f6:	2b03      	cmp	r3, #3
 80084f8:	d109      	bne.n	800850e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	3314      	adds	r3, #20
 80084fe:	4618      	mov	r0, r3
 8008500:	f7ff f844 	bl	800758c <ld_word>
 8008504:	4603      	mov	r3, r0
 8008506:	041b      	lsls	r3, r3, #16
 8008508:	68fa      	ldr	r2, [r7, #12]
 800850a:	4313      	orrs	r3, r2
 800850c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800850e:	68fb      	ldr	r3, [r7, #12]
}
 8008510:	4618      	mov	r0, r3
 8008512:	3710      	adds	r7, #16
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}

08008518 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b084      	sub	sp, #16
 800851c:	af00      	add	r7, sp, #0
 800851e:	60f8      	str	r0, [r7, #12]
 8008520:	60b9      	str	r1, [r7, #8]
 8008522:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	331a      	adds	r3, #26
 8008528:	687a      	ldr	r2, [r7, #4]
 800852a:	b292      	uxth	r2, r2
 800852c:	4611      	mov	r1, r2
 800852e:	4618      	mov	r0, r3
 8008530:	f7ff f865 	bl	80075fe <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	781b      	ldrb	r3, [r3, #0]
 8008538:	2b03      	cmp	r3, #3
 800853a:	d109      	bne.n	8008550 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	f103 0214 	add.w	r2, r3, #20
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	0c1b      	lsrs	r3, r3, #16
 8008546:	b29b      	uxth	r3, r3
 8008548:	4619      	mov	r1, r3
 800854a:	4610      	mov	r0, r2
 800854c:	f7ff f857 	bl	80075fe <st_word>
	}
}
 8008550:	bf00      	nop
 8008552:	3710      	adds	r7, #16
 8008554:	46bd      	mov	sp, r7
 8008556:	bd80      	pop	{r7, pc}

08008558 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b086      	sub	sp, #24
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008566:	2100      	movs	r1, #0
 8008568:	6878      	ldr	r0, [r7, #4]
 800856a:	f7ff fe2f 	bl	80081cc <dir_sdi>
 800856e:	4603      	mov	r3, r0
 8008570:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008572:	7dfb      	ldrb	r3, [r7, #23]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d001      	beq.n	800857c <dir_find+0x24>
 8008578:	7dfb      	ldrb	r3, [r7, #23]
 800857a:	e03e      	b.n	80085fa <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	69db      	ldr	r3, [r3, #28]
 8008580:	4619      	mov	r1, r3
 8008582:	6938      	ldr	r0, [r7, #16]
 8008584:	f7ff faa4 	bl	8007ad0 <move_window>
 8008588:	4603      	mov	r3, r0
 800858a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800858c:	7dfb      	ldrb	r3, [r7, #23]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d12f      	bne.n	80085f2 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6a1b      	ldr	r3, [r3, #32]
 8008596:	781b      	ldrb	r3, [r3, #0]
 8008598:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800859a:	7bfb      	ldrb	r3, [r7, #15]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d102      	bne.n	80085a6 <dir_find+0x4e>
 80085a0:	2304      	movs	r3, #4
 80085a2:	75fb      	strb	r3, [r7, #23]
 80085a4:	e028      	b.n	80085f8 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6a1b      	ldr	r3, [r3, #32]
 80085aa:	330b      	adds	r3, #11
 80085ac:	781b      	ldrb	r3, [r3, #0]
 80085ae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80085b2:	b2da      	uxtb	r2, r3
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	6a1b      	ldr	r3, [r3, #32]
 80085bc:	330b      	adds	r3, #11
 80085be:	781b      	ldrb	r3, [r3, #0]
 80085c0:	f003 0308 	and.w	r3, r3, #8
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d10a      	bne.n	80085de <dir_find+0x86>
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6a18      	ldr	r0, [r3, #32]
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	3324      	adds	r3, #36	; 0x24
 80085d0:	220b      	movs	r2, #11
 80085d2:	4619      	mov	r1, r3
 80085d4:	f7ff f892 	bl	80076fc <mem_cmp>
 80085d8:	4603      	mov	r3, r0
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d00b      	beq.n	80085f6 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80085de:	2100      	movs	r1, #0
 80085e0:	6878      	ldr	r0, [r7, #4]
 80085e2:	f7ff fe6e 	bl	80082c2 <dir_next>
 80085e6:	4603      	mov	r3, r0
 80085e8:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80085ea:	7dfb      	ldrb	r3, [r7, #23]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d0c5      	beq.n	800857c <dir_find+0x24>
 80085f0:	e002      	b.n	80085f8 <dir_find+0xa0>
		if (res != FR_OK) break;
 80085f2:	bf00      	nop
 80085f4:	e000      	b.n	80085f8 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80085f6:	bf00      	nop

	return res;
 80085f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80085fa:	4618      	mov	r0, r3
 80085fc:	3718      	adds	r7, #24
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}

08008602 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008602:	b580      	push	{r7, lr}
 8008604:	b084      	sub	sp, #16
 8008606:	af00      	add	r7, sp, #0
 8008608:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008610:	2101      	movs	r1, #1
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f7ff ff1a 	bl	800844c <dir_alloc>
 8008618:	4603      	mov	r3, r0
 800861a:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800861c:	7bfb      	ldrb	r3, [r7, #15]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d11c      	bne.n	800865c <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	69db      	ldr	r3, [r3, #28]
 8008626:	4619      	mov	r1, r3
 8008628:	68b8      	ldr	r0, [r7, #8]
 800862a:	f7ff fa51 	bl	8007ad0 <move_window>
 800862e:	4603      	mov	r3, r0
 8008630:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008632:	7bfb      	ldrb	r3, [r7, #15]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d111      	bne.n	800865c <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	6a1b      	ldr	r3, [r3, #32]
 800863c:	2220      	movs	r2, #32
 800863e:	2100      	movs	r1, #0
 8008640:	4618      	mov	r0, r3
 8008642:	f7ff f841 	bl	80076c8 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6a18      	ldr	r0, [r3, #32]
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	3324      	adds	r3, #36	; 0x24
 800864e:	220b      	movs	r2, #11
 8008650:	4619      	mov	r1, r3
 8008652:	f7ff f819 	bl	8007688 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	2201      	movs	r2, #1
 800865a:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800865c:	7bfb      	ldrb	r3, [r7, #15]
}
 800865e:	4618      	mov	r0, r3
 8008660:	3710      	adds	r7, #16
 8008662:	46bd      	mov	sp, r7
 8008664:	bd80      	pop	{r7, pc}
	...

08008668 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b088      	sub	sp, #32
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
 8008670:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	60fb      	str	r3, [r7, #12]
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	3324      	adds	r3, #36	; 0x24
 800867c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800867e:	220b      	movs	r2, #11
 8008680:	2120      	movs	r1, #32
 8008682:	68b8      	ldr	r0, [r7, #8]
 8008684:	f7ff f820 	bl	80076c8 <mem_set>
	si = i = 0; ni = 8;
 8008688:	2300      	movs	r3, #0
 800868a:	613b      	str	r3, [r7, #16]
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	61fb      	str	r3, [r7, #28]
 8008690:	2308      	movs	r3, #8
 8008692:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8008694:	69fb      	ldr	r3, [r7, #28]
 8008696:	1c5a      	adds	r2, r3, #1
 8008698:	61fa      	str	r2, [r7, #28]
 800869a:	68fa      	ldr	r2, [r7, #12]
 800869c:	4413      	add	r3, r2
 800869e:	781b      	ldrb	r3, [r3, #0]
 80086a0:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80086a2:	7efb      	ldrb	r3, [r7, #27]
 80086a4:	2b20      	cmp	r3, #32
 80086a6:	d94e      	bls.n	8008746 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80086a8:	7efb      	ldrb	r3, [r7, #27]
 80086aa:	2b2f      	cmp	r3, #47	; 0x2f
 80086ac:	d006      	beq.n	80086bc <create_name+0x54>
 80086ae:	7efb      	ldrb	r3, [r7, #27]
 80086b0:	2b5c      	cmp	r3, #92	; 0x5c
 80086b2:	d110      	bne.n	80086d6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80086b4:	e002      	b.n	80086bc <create_name+0x54>
 80086b6:	69fb      	ldr	r3, [r7, #28]
 80086b8:	3301      	adds	r3, #1
 80086ba:	61fb      	str	r3, [r7, #28]
 80086bc:	68fa      	ldr	r2, [r7, #12]
 80086be:	69fb      	ldr	r3, [r7, #28]
 80086c0:	4413      	add	r3, r2
 80086c2:	781b      	ldrb	r3, [r3, #0]
 80086c4:	2b2f      	cmp	r3, #47	; 0x2f
 80086c6:	d0f6      	beq.n	80086b6 <create_name+0x4e>
 80086c8:	68fa      	ldr	r2, [r7, #12]
 80086ca:	69fb      	ldr	r3, [r7, #28]
 80086cc:	4413      	add	r3, r2
 80086ce:	781b      	ldrb	r3, [r3, #0]
 80086d0:	2b5c      	cmp	r3, #92	; 0x5c
 80086d2:	d0f0      	beq.n	80086b6 <create_name+0x4e>
			break;
 80086d4:	e038      	b.n	8008748 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80086d6:	7efb      	ldrb	r3, [r7, #27]
 80086d8:	2b2e      	cmp	r3, #46	; 0x2e
 80086da:	d003      	beq.n	80086e4 <create_name+0x7c>
 80086dc:	693a      	ldr	r2, [r7, #16]
 80086de:	697b      	ldr	r3, [r7, #20]
 80086e0:	429a      	cmp	r2, r3
 80086e2:	d30c      	bcc.n	80086fe <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80086e4:	697b      	ldr	r3, [r7, #20]
 80086e6:	2b0b      	cmp	r3, #11
 80086e8:	d002      	beq.n	80086f0 <create_name+0x88>
 80086ea:	7efb      	ldrb	r3, [r7, #27]
 80086ec:	2b2e      	cmp	r3, #46	; 0x2e
 80086ee:	d001      	beq.n	80086f4 <create_name+0x8c>
 80086f0:	2306      	movs	r3, #6
 80086f2:	e044      	b.n	800877e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80086f4:	2308      	movs	r3, #8
 80086f6:	613b      	str	r3, [r7, #16]
 80086f8:	230b      	movs	r3, #11
 80086fa:	617b      	str	r3, [r7, #20]
			continue;
 80086fc:	e022      	b.n	8008744 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80086fe:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8008702:	2b00      	cmp	r3, #0
 8008704:	da04      	bge.n	8008710 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008706:	7efb      	ldrb	r3, [r7, #27]
 8008708:	3b80      	subs	r3, #128	; 0x80
 800870a:	4a1f      	ldr	r2, [pc, #124]	; (8008788 <create_name+0x120>)
 800870c:	5cd3      	ldrb	r3, [r2, r3]
 800870e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008710:	7efb      	ldrb	r3, [r7, #27]
 8008712:	4619      	mov	r1, r3
 8008714:	481d      	ldr	r0, [pc, #116]	; (800878c <create_name+0x124>)
 8008716:	f7ff f817 	bl	8007748 <chk_chr>
 800871a:	4603      	mov	r3, r0
 800871c:	2b00      	cmp	r3, #0
 800871e:	d001      	beq.n	8008724 <create_name+0xbc>
 8008720:	2306      	movs	r3, #6
 8008722:	e02c      	b.n	800877e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8008724:	7efb      	ldrb	r3, [r7, #27]
 8008726:	2b60      	cmp	r3, #96	; 0x60
 8008728:	d905      	bls.n	8008736 <create_name+0xce>
 800872a:	7efb      	ldrb	r3, [r7, #27]
 800872c:	2b7a      	cmp	r3, #122	; 0x7a
 800872e:	d802      	bhi.n	8008736 <create_name+0xce>
 8008730:	7efb      	ldrb	r3, [r7, #27]
 8008732:	3b20      	subs	r3, #32
 8008734:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	1c5a      	adds	r2, r3, #1
 800873a:	613a      	str	r2, [r7, #16]
 800873c:	68ba      	ldr	r2, [r7, #8]
 800873e:	4413      	add	r3, r2
 8008740:	7efa      	ldrb	r2, [r7, #27]
 8008742:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008744:	e7a6      	b.n	8008694 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008746:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008748:	68fa      	ldr	r2, [r7, #12]
 800874a:	69fb      	ldr	r3, [r7, #28]
 800874c:	441a      	add	r2, r3
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d101      	bne.n	800875c <create_name+0xf4>
 8008758:	2306      	movs	r3, #6
 800875a:	e010      	b.n	800877e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	781b      	ldrb	r3, [r3, #0]
 8008760:	2be5      	cmp	r3, #229	; 0xe5
 8008762:	d102      	bne.n	800876a <create_name+0x102>
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	2205      	movs	r2, #5
 8008768:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800876a:	7efb      	ldrb	r3, [r7, #27]
 800876c:	2b20      	cmp	r3, #32
 800876e:	d801      	bhi.n	8008774 <create_name+0x10c>
 8008770:	2204      	movs	r2, #4
 8008772:	e000      	b.n	8008776 <create_name+0x10e>
 8008774:	2200      	movs	r2, #0
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	330b      	adds	r3, #11
 800877a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800877c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800877e:	4618      	mov	r0, r3
 8008780:	3720      	adds	r7, #32
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}
 8008786:	bf00      	nop
 8008788:	080098bc 	.word	0x080098bc
 800878c:	08009814 	.word	0x08009814

08008790 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b086      	sub	sp, #24
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
 8008798:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800879e:	693b      	ldr	r3, [r7, #16]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80087a4:	e002      	b.n	80087ac <follow_path+0x1c>
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	3301      	adds	r3, #1
 80087aa:	603b      	str	r3, [r7, #0]
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	781b      	ldrb	r3, [r3, #0]
 80087b0:	2b2f      	cmp	r3, #47	; 0x2f
 80087b2:	d0f8      	beq.n	80087a6 <follow_path+0x16>
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	781b      	ldrb	r3, [r3, #0]
 80087b8:	2b5c      	cmp	r3, #92	; 0x5c
 80087ba:	d0f4      	beq.n	80087a6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	2200      	movs	r2, #0
 80087c0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	781b      	ldrb	r3, [r3, #0]
 80087c6:	2b1f      	cmp	r3, #31
 80087c8:	d80a      	bhi.n	80087e0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2280      	movs	r2, #128	; 0x80
 80087ce:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80087d2:	2100      	movs	r1, #0
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f7ff fcf9 	bl	80081cc <dir_sdi>
 80087da:	4603      	mov	r3, r0
 80087dc:	75fb      	strb	r3, [r7, #23]
 80087de:	e043      	b.n	8008868 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80087e0:	463b      	mov	r3, r7
 80087e2:	4619      	mov	r1, r3
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	f7ff ff3f 	bl	8008668 <create_name>
 80087ea:	4603      	mov	r3, r0
 80087ec:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80087ee:	7dfb      	ldrb	r3, [r7, #23]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d134      	bne.n	800885e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80087f4:	6878      	ldr	r0, [r7, #4]
 80087f6:	f7ff feaf 	bl	8008558 <dir_find>
 80087fa:	4603      	mov	r3, r0
 80087fc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008804:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008806:	7dfb      	ldrb	r3, [r7, #23]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d00a      	beq.n	8008822 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800880c:	7dfb      	ldrb	r3, [r7, #23]
 800880e:	2b04      	cmp	r3, #4
 8008810:	d127      	bne.n	8008862 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008812:	7afb      	ldrb	r3, [r7, #11]
 8008814:	f003 0304 	and.w	r3, r3, #4
 8008818:	2b00      	cmp	r3, #0
 800881a:	d122      	bne.n	8008862 <follow_path+0xd2>
 800881c:	2305      	movs	r3, #5
 800881e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008820:	e01f      	b.n	8008862 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008822:	7afb      	ldrb	r3, [r7, #11]
 8008824:	f003 0304 	and.w	r3, r3, #4
 8008828:	2b00      	cmp	r3, #0
 800882a:	d11c      	bne.n	8008866 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	799b      	ldrb	r3, [r3, #6]
 8008830:	f003 0310 	and.w	r3, r3, #16
 8008834:	2b00      	cmp	r3, #0
 8008836:	d102      	bne.n	800883e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008838:	2305      	movs	r3, #5
 800883a:	75fb      	strb	r3, [r7, #23]
 800883c:	e014      	b.n	8008868 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	695b      	ldr	r3, [r3, #20]
 8008848:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800884c:	4413      	add	r3, r2
 800884e:	4619      	mov	r1, r3
 8008850:	68f8      	ldr	r0, [r7, #12]
 8008852:	f7ff fe42 	bl	80084da <ld_clust>
 8008856:	4602      	mov	r2, r0
 8008858:	693b      	ldr	r3, [r7, #16]
 800885a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800885c:	e7c0      	b.n	80087e0 <follow_path+0x50>
			if (res != FR_OK) break;
 800885e:	bf00      	nop
 8008860:	e002      	b.n	8008868 <follow_path+0xd8>
				break;
 8008862:	bf00      	nop
 8008864:	e000      	b.n	8008868 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008866:	bf00      	nop
			}
		}
	}

	return res;
 8008868:	7dfb      	ldrb	r3, [r7, #23]
}
 800886a:	4618      	mov	r0, r3
 800886c:	3718      	adds	r7, #24
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}

08008872 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008872:	b480      	push	{r7}
 8008874:	b087      	sub	sp, #28
 8008876:	af00      	add	r7, sp, #0
 8008878:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800887a:	f04f 33ff 	mov.w	r3, #4294967295
 800887e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d031      	beq.n	80088ec <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	617b      	str	r3, [r7, #20]
 800888e:	e002      	b.n	8008896 <get_ldnumber+0x24>
 8008890:	697b      	ldr	r3, [r7, #20]
 8008892:	3301      	adds	r3, #1
 8008894:	617b      	str	r3, [r7, #20]
 8008896:	697b      	ldr	r3, [r7, #20]
 8008898:	781b      	ldrb	r3, [r3, #0]
 800889a:	2b20      	cmp	r3, #32
 800889c:	d903      	bls.n	80088a6 <get_ldnumber+0x34>
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	781b      	ldrb	r3, [r3, #0]
 80088a2:	2b3a      	cmp	r3, #58	; 0x3a
 80088a4:	d1f4      	bne.n	8008890 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80088a6:	697b      	ldr	r3, [r7, #20]
 80088a8:	781b      	ldrb	r3, [r3, #0]
 80088aa:	2b3a      	cmp	r3, #58	; 0x3a
 80088ac:	d11c      	bne.n	80088e8 <get_ldnumber+0x76>
			tp = *path;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	1c5a      	adds	r2, r3, #1
 80088b8:	60fa      	str	r2, [r7, #12]
 80088ba:	781b      	ldrb	r3, [r3, #0]
 80088bc:	3b30      	subs	r3, #48	; 0x30
 80088be:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	2b09      	cmp	r3, #9
 80088c4:	d80e      	bhi.n	80088e4 <get_ldnumber+0x72>
 80088c6:	68fa      	ldr	r2, [r7, #12]
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	429a      	cmp	r2, r3
 80088cc:	d10a      	bne.n	80088e4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d107      	bne.n	80088e4 <get_ldnumber+0x72>
					vol = (int)i;
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80088d8:	697b      	ldr	r3, [r7, #20]
 80088da:	3301      	adds	r3, #1
 80088dc:	617b      	str	r3, [r7, #20]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	697a      	ldr	r2, [r7, #20]
 80088e2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80088e4:	693b      	ldr	r3, [r7, #16]
 80088e6:	e002      	b.n	80088ee <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80088e8:	2300      	movs	r3, #0
 80088ea:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80088ec:	693b      	ldr	r3, [r7, #16]
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	371c      	adds	r7, #28
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bc80      	pop	{r7}
 80088f6:	4770      	bx	lr

080088f8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b082      	sub	sp, #8
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
 8008900:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2200      	movs	r2, #0
 8008906:	70da      	strb	r2, [r3, #3]
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f04f 32ff 	mov.w	r2, #4294967295
 800890e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008910:	6839      	ldr	r1, [r7, #0]
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f7ff f8dc 	bl	8007ad0 <move_window>
 8008918:	4603      	mov	r3, r0
 800891a:	2b00      	cmp	r3, #0
 800891c:	d001      	beq.n	8008922 <check_fs+0x2a>
 800891e:	2304      	movs	r3, #4
 8008920:	e038      	b.n	8008994 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	3330      	adds	r3, #48	; 0x30
 8008926:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800892a:	4618      	mov	r0, r3
 800892c:	f7fe fe2e 	bl	800758c <ld_word>
 8008930:	4603      	mov	r3, r0
 8008932:	461a      	mov	r2, r3
 8008934:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008938:	429a      	cmp	r2, r3
 800893a:	d001      	beq.n	8008940 <check_fs+0x48>
 800893c:	2303      	movs	r3, #3
 800893e:	e029      	b.n	8008994 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008946:	2be9      	cmp	r3, #233	; 0xe9
 8008948:	d009      	beq.n	800895e <check_fs+0x66>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008950:	2beb      	cmp	r3, #235	; 0xeb
 8008952:	d11e      	bne.n	8008992 <check_fs+0x9a>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800895a:	2b90      	cmp	r3, #144	; 0x90
 800895c:	d119      	bne.n	8008992 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	3330      	adds	r3, #48	; 0x30
 8008962:	3336      	adds	r3, #54	; 0x36
 8008964:	4618      	mov	r0, r3
 8008966:	f7fe fe28 	bl	80075ba <ld_dword>
 800896a:	4603      	mov	r3, r0
 800896c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008970:	4a0a      	ldr	r2, [pc, #40]	; (800899c <check_fs+0xa4>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d101      	bne.n	800897a <check_fs+0x82>
 8008976:	2300      	movs	r3, #0
 8008978:	e00c      	b.n	8008994 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	3330      	adds	r3, #48	; 0x30
 800897e:	3352      	adds	r3, #82	; 0x52
 8008980:	4618      	mov	r0, r3
 8008982:	f7fe fe1a 	bl	80075ba <ld_dword>
 8008986:	4603      	mov	r3, r0
 8008988:	4a05      	ldr	r2, [pc, #20]	; (80089a0 <check_fs+0xa8>)
 800898a:	4293      	cmp	r3, r2
 800898c:	d101      	bne.n	8008992 <check_fs+0x9a>
 800898e:	2300      	movs	r3, #0
 8008990:	e000      	b.n	8008994 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008992:	2302      	movs	r3, #2
}
 8008994:	4618      	mov	r0, r3
 8008996:	3708      	adds	r7, #8
 8008998:	46bd      	mov	sp, r7
 800899a:	bd80      	pop	{r7, pc}
 800899c:	00544146 	.word	0x00544146
 80089a0:	33544146 	.word	0x33544146

080089a4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b096      	sub	sp, #88	; 0x58
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	60f8      	str	r0, [r7, #12]
 80089ac:	60b9      	str	r1, [r7, #8]
 80089ae:	4613      	mov	r3, r2
 80089b0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	2200      	movs	r2, #0
 80089b6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80089b8:	68f8      	ldr	r0, [r7, #12]
 80089ba:	f7ff ff5a 	bl	8008872 <get_ldnumber>
 80089be:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80089c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	da01      	bge.n	80089ca <find_volume+0x26>
 80089c6:	230b      	movs	r3, #11
 80089c8:	e22e      	b.n	8008e28 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80089ca:	4aa8      	ldr	r2, [pc, #672]	; (8008c6c <find_volume+0x2c8>)
 80089cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089d2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80089d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d101      	bne.n	80089de <find_volume+0x3a>
 80089da:	230c      	movs	r3, #12
 80089dc:	e224      	b.n	8008e28 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80089e2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80089e4:	79fb      	ldrb	r3, [r7, #7]
 80089e6:	f023 0301 	bic.w	r3, r3, #1
 80089ea:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80089ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089ee:	781b      	ldrb	r3, [r3, #0]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d01a      	beq.n	8008a2a <find_volume+0x86>
		stat = disk_status(fs->drv);
 80089f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089f6:	785b      	ldrb	r3, [r3, #1]
 80089f8:	4618      	mov	r0, r3
 80089fa:	f7fe fd29 	bl	8007450 <disk_status>
 80089fe:	4603      	mov	r3, r0
 8008a00:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008a04:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008a08:	f003 0301 	and.w	r3, r3, #1
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d10c      	bne.n	8008a2a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008a10:	79fb      	ldrb	r3, [r7, #7]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d007      	beq.n	8008a26 <find_volume+0x82>
 8008a16:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008a1a:	f003 0304 	and.w	r3, r3, #4
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d001      	beq.n	8008a26 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008a22:	230a      	movs	r3, #10
 8008a24:	e200      	b.n	8008e28 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 8008a26:	2300      	movs	r3, #0
 8008a28:	e1fe      	b.n	8008e28 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008a30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a32:	b2da      	uxtb	r2, r3
 8008a34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a36:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a3a:	785b      	ldrb	r3, [r3, #1]
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	f7fe fd21 	bl	8007484 <disk_initialize>
 8008a42:	4603      	mov	r3, r0
 8008a44:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008a48:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008a4c:	f003 0301 	and.w	r3, r3, #1
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d001      	beq.n	8008a58 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008a54:	2303      	movs	r3, #3
 8008a56:	e1e7      	b.n	8008e28 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008a58:	79fb      	ldrb	r3, [r7, #7]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d007      	beq.n	8008a6e <find_volume+0xca>
 8008a5e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008a62:	f003 0304 	and.w	r3, r3, #4
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d001      	beq.n	8008a6e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8008a6a:	230a      	movs	r3, #10
 8008a6c:	e1dc      	b.n	8008e28 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008a6e:	2300      	movs	r3, #0
 8008a70:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008a72:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008a74:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008a76:	f7ff ff3f 	bl	80088f8 <check_fs>
 8008a7a:	4603      	mov	r3, r0
 8008a7c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008a80:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008a84:	2b02      	cmp	r3, #2
 8008a86:	d14b      	bne.n	8008b20 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008a88:	2300      	movs	r3, #0
 8008a8a:	643b      	str	r3, [r7, #64]	; 0x40
 8008a8c:	e01f      	b.n	8008ace <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a90:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008a94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a96:	011b      	lsls	r3, r3, #4
 8008a98:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008a9c:	4413      	add	r3, r2
 8008a9e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008aa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aa2:	3304      	adds	r3, #4
 8008aa4:	781b      	ldrb	r3, [r3, #0]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d006      	beq.n	8008ab8 <find_volume+0x114>
 8008aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aac:	3308      	adds	r3, #8
 8008aae:	4618      	mov	r0, r3
 8008ab0:	f7fe fd83 	bl	80075ba <ld_dword>
 8008ab4:	4602      	mov	r2, r0
 8008ab6:	e000      	b.n	8008aba <find_volume+0x116>
 8008ab8:	2200      	movs	r2, #0
 8008aba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008abc:	009b      	lsls	r3, r3, #2
 8008abe:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8008ac2:	440b      	add	r3, r1
 8008ac4:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008ac8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008aca:	3301      	adds	r3, #1
 8008acc:	643b      	str	r3, [r7, #64]	; 0x40
 8008ace:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ad0:	2b03      	cmp	r3, #3
 8008ad2:	d9dc      	bls.n	8008a8e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8008ad8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d002      	beq.n	8008ae4 <find_volume+0x140>
 8008ade:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ae0:	3b01      	subs	r3, #1
 8008ae2:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008ae4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ae6:	009b      	lsls	r3, r3, #2
 8008ae8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008aec:	4413      	add	r3, r2
 8008aee:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008af2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008af4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d005      	beq.n	8008b06 <find_volume+0x162>
 8008afa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008afc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008afe:	f7ff fefb 	bl	80088f8 <check_fs>
 8008b02:	4603      	mov	r3, r0
 8008b04:	e000      	b.n	8008b08 <find_volume+0x164>
 8008b06:	2303      	movs	r3, #3
 8008b08:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008b0c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008b10:	2b01      	cmp	r3, #1
 8008b12:	d905      	bls.n	8008b20 <find_volume+0x17c>
 8008b14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b16:	3301      	adds	r3, #1
 8008b18:	643b      	str	r3, [r7, #64]	; 0x40
 8008b1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b1c:	2b03      	cmp	r3, #3
 8008b1e:	d9e1      	bls.n	8008ae4 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008b20:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008b24:	2b04      	cmp	r3, #4
 8008b26:	d101      	bne.n	8008b2c <find_volume+0x188>
 8008b28:	2301      	movs	r3, #1
 8008b2a:	e17d      	b.n	8008e28 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008b2c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	d901      	bls.n	8008b38 <find_volume+0x194>
 8008b34:	230d      	movs	r3, #13
 8008b36:	e177      	b.n	8008e28 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b3a:	3330      	adds	r3, #48	; 0x30
 8008b3c:	330b      	adds	r3, #11
 8008b3e:	4618      	mov	r0, r3
 8008b40:	f7fe fd24 	bl	800758c <ld_word>
 8008b44:	4603      	mov	r3, r0
 8008b46:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b4a:	d001      	beq.n	8008b50 <find_volume+0x1ac>
 8008b4c:	230d      	movs	r3, #13
 8008b4e:	e16b      	b.n	8008e28 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008b50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b52:	3330      	adds	r3, #48	; 0x30
 8008b54:	3316      	adds	r3, #22
 8008b56:	4618      	mov	r0, r3
 8008b58:	f7fe fd18 	bl	800758c <ld_word>
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008b60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d106      	bne.n	8008b74 <find_volume+0x1d0>
 8008b66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b68:	3330      	adds	r3, #48	; 0x30
 8008b6a:	3324      	adds	r3, #36	; 0x24
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	f7fe fd24 	bl	80075ba <ld_dword>
 8008b72:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8008b74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b76:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008b78:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008b7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b7c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8008b80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b82:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008b84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b86:	789b      	ldrb	r3, [r3, #2]
 8008b88:	2b01      	cmp	r3, #1
 8008b8a:	d005      	beq.n	8008b98 <find_volume+0x1f4>
 8008b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b8e:	789b      	ldrb	r3, [r3, #2]
 8008b90:	2b02      	cmp	r3, #2
 8008b92:	d001      	beq.n	8008b98 <find_volume+0x1f4>
 8008b94:	230d      	movs	r3, #13
 8008b96:	e147      	b.n	8008e28 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008b98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b9a:	789b      	ldrb	r3, [r3, #2]
 8008b9c:	461a      	mov	r2, r3
 8008b9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ba0:	fb02 f303 	mul.w	r3, r2, r3
 8008ba4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bac:	b29a      	uxth	r2, r3
 8008bae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bb0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bb4:	895b      	ldrh	r3, [r3, #10]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d008      	beq.n	8008bcc <find_volume+0x228>
 8008bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bbc:	895b      	ldrh	r3, [r3, #10]
 8008bbe:	461a      	mov	r2, r3
 8008bc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bc2:	895b      	ldrh	r3, [r3, #10]
 8008bc4:	3b01      	subs	r3, #1
 8008bc6:	4013      	ands	r3, r2
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d001      	beq.n	8008bd0 <find_volume+0x22c>
 8008bcc:	230d      	movs	r3, #13
 8008bce:	e12b      	b.n	8008e28 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bd2:	3330      	adds	r3, #48	; 0x30
 8008bd4:	3311      	adds	r3, #17
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f7fe fcd8 	bl	800758c <ld_word>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	461a      	mov	r2, r3
 8008be0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008be2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008be6:	891b      	ldrh	r3, [r3, #8]
 8008be8:	f003 030f 	and.w	r3, r3, #15
 8008bec:	b29b      	uxth	r3, r3
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d001      	beq.n	8008bf6 <find_volume+0x252>
 8008bf2:	230d      	movs	r3, #13
 8008bf4:	e118      	b.n	8008e28 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008bf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bf8:	3330      	adds	r3, #48	; 0x30
 8008bfa:	3313      	adds	r3, #19
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	f7fe fcc5 	bl	800758c <ld_word>
 8008c02:	4603      	mov	r3, r0
 8008c04:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008c06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d106      	bne.n	8008c1a <find_volume+0x276>
 8008c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c0e:	3330      	adds	r3, #48	; 0x30
 8008c10:	3320      	adds	r3, #32
 8008c12:	4618      	mov	r0, r3
 8008c14:	f7fe fcd1 	bl	80075ba <ld_dword>
 8008c18:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c1c:	3330      	adds	r3, #48	; 0x30
 8008c1e:	330e      	adds	r3, #14
 8008c20:	4618      	mov	r0, r3
 8008c22:	f7fe fcb3 	bl	800758c <ld_word>
 8008c26:	4603      	mov	r3, r0
 8008c28:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008c2a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d101      	bne.n	8008c34 <find_volume+0x290>
 8008c30:	230d      	movs	r3, #13
 8008c32:	e0f9      	b.n	8008e28 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008c34:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008c36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c38:	4413      	add	r3, r2
 8008c3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008c3c:	8912      	ldrh	r2, [r2, #8]
 8008c3e:	0912      	lsrs	r2, r2, #4
 8008c40:	b292      	uxth	r2, r2
 8008c42:	4413      	add	r3, r2
 8008c44:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008c46:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c4a:	429a      	cmp	r2, r3
 8008c4c:	d201      	bcs.n	8008c52 <find_volume+0x2ae>
 8008c4e:	230d      	movs	r3, #13
 8008c50:	e0ea      	b.n	8008e28 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008c52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c56:	1ad3      	subs	r3, r2, r3
 8008c58:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008c5a:	8952      	ldrh	r2, [r2, #10]
 8008c5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c60:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d103      	bne.n	8008c70 <find_volume+0x2cc>
 8008c68:	230d      	movs	r3, #13
 8008c6a:	e0dd      	b.n	8008e28 <find_volume+0x484>
 8008c6c:	20001b14 	.word	0x20001b14
		fmt = FS_FAT32;
 8008c70:	2303      	movs	r3, #3
 8008c72:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c78:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d802      	bhi.n	8008c86 <find_volume+0x2e2>
 8008c80:	2302      	movs	r3, #2
 8008c82:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c88:	f640 72f5 	movw	r2, #4085	; 0xff5
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	d802      	bhi.n	8008c96 <find_volume+0x2f2>
 8008c90:	2301      	movs	r3, #1
 8008c92:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c98:	1c9a      	adds	r2, r3, #2
 8008c9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c9c:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8008c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ca0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008ca2:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008ca4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008ca6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008ca8:	441a      	add	r2, r3
 8008caa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cac:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8008cae:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cb2:	441a      	add	r2, r3
 8008cb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cb6:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8008cb8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008cbc:	2b03      	cmp	r3, #3
 8008cbe:	d11e      	bne.n	8008cfe <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cc2:	3330      	adds	r3, #48	; 0x30
 8008cc4:	332a      	adds	r3, #42	; 0x2a
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f7fe fc60 	bl	800758c <ld_word>
 8008ccc:	4603      	mov	r3, r0
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d001      	beq.n	8008cd6 <find_volume+0x332>
 8008cd2:	230d      	movs	r3, #13
 8008cd4:	e0a8      	b.n	8008e28 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008cd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cd8:	891b      	ldrh	r3, [r3, #8]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d001      	beq.n	8008ce2 <find_volume+0x33e>
 8008cde:	230d      	movs	r3, #13
 8008ce0:	e0a2      	b.n	8008e28 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008ce2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ce4:	3330      	adds	r3, #48	; 0x30
 8008ce6:	332c      	adds	r3, #44	; 0x2c
 8008ce8:	4618      	mov	r0, r3
 8008cea:	f7fe fc66 	bl	80075ba <ld_dword>
 8008cee:	4602      	mov	r2, r0
 8008cf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cf2:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008cf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cf6:	695b      	ldr	r3, [r3, #20]
 8008cf8:	009b      	lsls	r3, r3, #2
 8008cfa:	647b      	str	r3, [r7, #68]	; 0x44
 8008cfc:	e01f      	b.n	8008d3e <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d00:	891b      	ldrh	r3, [r3, #8]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d101      	bne.n	8008d0a <find_volume+0x366>
 8008d06:	230d      	movs	r3, #13
 8008d08:	e08e      	b.n	8008e28 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008d0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d0c:	6a1a      	ldr	r2, [r3, #32]
 8008d0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d10:	441a      	add	r2, r3
 8008d12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d14:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008d16:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008d1a:	2b02      	cmp	r3, #2
 8008d1c:	d103      	bne.n	8008d26 <find_volume+0x382>
 8008d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d20:	695b      	ldr	r3, [r3, #20]
 8008d22:	005b      	lsls	r3, r3, #1
 8008d24:	e00a      	b.n	8008d3c <find_volume+0x398>
 8008d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d28:	695a      	ldr	r2, [r3, #20]
 8008d2a:	4613      	mov	r3, r2
 8008d2c:	005b      	lsls	r3, r3, #1
 8008d2e:	4413      	add	r3, r2
 8008d30:	085a      	lsrs	r2, r3, #1
 8008d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d34:	695b      	ldr	r3, [r3, #20]
 8008d36:	f003 0301 	and.w	r3, r3, #1
 8008d3a:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008d3c:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008d3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d40:	699a      	ldr	r2, [r3, #24]
 8008d42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d44:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8008d48:	0a5b      	lsrs	r3, r3, #9
 8008d4a:	429a      	cmp	r2, r3
 8008d4c:	d201      	bcs.n	8008d52 <find_volume+0x3ae>
 8008d4e:	230d      	movs	r3, #13
 8008d50:	e06a      	b.n	8008e28 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d54:	f04f 32ff 	mov.w	r2, #4294967295
 8008d58:	611a      	str	r2, [r3, #16]
 8008d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d5c:	691a      	ldr	r2, [r3, #16]
 8008d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d60:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8008d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d64:	2280      	movs	r2, #128	; 0x80
 8008d66:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008d68:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008d6c:	2b03      	cmp	r3, #3
 8008d6e:	d149      	bne.n	8008e04 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d72:	3330      	adds	r3, #48	; 0x30
 8008d74:	3330      	adds	r3, #48	; 0x30
 8008d76:	4618      	mov	r0, r3
 8008d78:	f7fe fc08 	bl	800758c <ld_word>
 8008d7c:	4603      	mov	r3, r0
 8008d7e:	2b01      	cmp	r3, #1
 8008d80:	d140      	bne.n	8008e04 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008d82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008d84:	3301      	adds	r3, #1
 8008d86:	4619      	mov	r1, r3
 8008d88:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008d8a:	f7fe fea1 	bl	8007ad0 <move_window>
 8008d8e:	4603      	mov	r3, r0
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d137      	bne.n	8008e04 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 8008d94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d96:	2200      	movs	r2, #0
 8008d98:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008d9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d9c:	3330      	adds	r3, #48	; 0x30
 8008d9e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008da2:	4618      	mov	r0, r3
 8008da4:	f7fe fbf2 	bl	800758c <ld_word>
 8008da8:	4603      	mov	r3, r0
 8008daa:	461a      	mov	r2, r3
 8008dac:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008db0:	429a      	cmp	r2, r3
 8008db2:	d127      	bne.n	8008e04 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008db6:	3330      	adds	r3, #48	; 0x30
 8008db8:	4618      	mov	r0, r3
 8008dba:	f7fe fbfe 	bl	80075ba <ld_dword>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	4a1b      	ldr	r2, [pc, #108]	; (8008e30 <find_volume+0x48c>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d11e      	bne.n	8008e04 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008dc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dc8:	3330      	adds	r3, #48	; 0x30
 8008dca:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008dce:	4618      	mov	r0, r3
 8008dd0:	f7fe fbf3 	bl	80075ba <ld_dword>
 8008dd4:	4603      	mov	r3, r0
 8008dd6:	4a17      	ldr	r2, [pc, #92]	; (8008e34 <find_volume+0x490>)
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d113      	bne.n	8008e04 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dde:	3330      	adds	r3, #48	; 0x30
 8008de0:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8008de4:	4618      	mov	r0, r3
 8008de6:	f7fe fbe8 	bl	80075ba <ld_dword>
 8008dea:	4602      	mov	r2, r0
 8008dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dee:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008df2:	3330      	adds	r3, #48	; 0x30
 8008df4:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8008df8:	4618      	mov	r0, r3
 8008dfa:	f7fe fbde 	bl	80075ba <ld_dword>
 8008dfe:	4602      	mov	r2, r0
 8008e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e02:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e06:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8008e0a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008e0c:	4b0a      	ldr	r3, [pc, #40]	; (8008e38 <find_volume+0x494>)
 8008e0e:	881b      	ldrh	r3, [r3, #0]
 8008e10:	3301      	adds	r3, #1
 8008e12:	b29a      	uxth	r2, r3
 8008e14:	4b08      	ldr	r3, [pc, #32]	; (8008e38 <find_volume+0x494>)
 8008e16:	801a      	strh	r2, [r3, #0]
 8008e18:	4b07      	ldr	r3, [pc, #28]	; (8008e38 <find_volume+0x494>)
 8008e1a:	881a      	ldrh	r2, [r3, #0]
 8008e1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e1e:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008e20:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008e22:	f7fe fded 	bl	8007a00 <clear_lock>
#endif
	return FR_OK;
 8008e26:	2300      	movs	r3, #0
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3758      	adds	r7, #88	; 0x58
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}
 8008e30:	41615252 	.word	0x41615252
 8008e34:	61417272 	.word	0x61417272
 8008e38:	20001b18 	.word	0x20001b18

08008e3c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b084      	sub	sp, #16
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
 8008e44:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8008e46:	2309      	movs	r3, #9
 8008e48:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d01c      	beq.n	8008e8a <validate+0x4e>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d018      	beq.n	8008e8a <validate+0x4e>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	781b      	ldrb	r3, [r3, #0]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d013      	beq.n	8008e8a <validate+0x4e>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	889a      	ldrh	r2, [r3, #4]
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	88db      	ldrh	r3, [r3, #6]
 8008e6c:	429a      	cmp	r2, r3
 8008e6e:	d10c      	bne.n	8008e8a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	785b      	ldrb	r3, [r3, #1]
 8008e76:	4618      	mov	r0, r3
 8008e78:	f7fe faea 	bl	8007450 <disk_status>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	f003 0301 	and.w	r3, r3, #1
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d101      	bne.n	8008e8a <validate+0x4e>
			res = FR_OK;
 8008e86:	2300      	movs	r3, #0
 8008e88:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008e8a:	7bfb      	ldrb	r3, [r7, #15]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d102      	bne.n	8008e96 <validate+0x5a>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	e000      	b.n	8008e98 <validate+0x5c>
 8008e96:	2300      	movs	r3, #0
 8008e98:	683a      	ldr	r2, [r7, #0]
 8008e9a:	6013      	str	r3, [r2, #0]
	return res;
 8008e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	3710      	adds	r7, #16
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	bd80      	pop	{r7, pc}
	...

08008ea8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b088      	sub	sp, #32
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	60f8      	str	r0, [r7, #12]
 8008eb0:	60b9      	str	r1, [r7, #8]
 8008eb2:	4613      	mov	r3, r2
 8008eb4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8008eb6:	68bb      	ldr	r3, [r7, #8]
 8008eb8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8008eba:	f107 0310 	add.w	r3, r7, #16
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	f7ff fcd7 	bl	8008872 <get_ldnumber>
 8008ec4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8008ec6:	69fb      	ldr	r3, [r7, #28]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	da01      	bge.n	8008ed0 <f_mount+0x28>
 8008ecc:	230b      	movs	r3, #11
 8008ece:	e02b      	b.n	8008f28 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008ed0:	4a17      	ldr	r2, [pc, #92]	; (8008f30 <f_mount+0x88>)
 8008ed2:	69fb      	ldr	r3, [r7, #28]
 8008ed4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ed8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008eda:	69bb      	ldr	r3, [r7, #24]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d005      	beq.n	8008eec <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008ee0:	69b8      	ldr	r0, [r7, #24]
 8008ee2:	f7fe fd8d 	bl	8007a00 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8008ee6:	69bb      	ldr	r3, [r7, #24]
 8008ee8:	2200      	movs	r2, #0
 8008eea:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d002      	beq.n	8008ef8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008ef8:	68fa      	ldr	r2, [r7, #12]
 8008efa:	490d      	ldr	r1, [pc, #52]	; (8008f30 <f_mount+0x88>)
 8008efc:	69fb      	ldr	r3, [r7, #28]
 8008efe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d002      	beq.n	8008f0e <f_mount+0x66>
 8008f08:	79fb      	ldrb	r3, [r7, #7]
 8008f0a:	2b01      	cmp	r3, #1
 8008f0c:	d001      	beq.n	8008f12 <f_mount+0x6a>
 8008f0e:	2300      	movs	r3, #0
 8008f10:	e00a      	b.n	8008f28 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008f12:	f107 010c 	add.w	r1, r7, #12
 8008f16:	f107 0308 	add.w	r3, r7, #8
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	f7ff fd41 	bl	80089a4 <find_volume>
 8008f22:	4603      	mov	r3, r0
 8008f24:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008f26:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	3720      	adds	r7, #32
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	bd80      	pop	{r7, pc}
 8008f30:	20001b14 	.word	0x20001b14

08008f34 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b098      	sub	sp, #96	; 0x60
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	60f8      	str	r0, [r7, #12]
 8008f3c:	60b9      	str	r1, [r7, #8]
 8008f3e:	4613      	mov	r3, r2
 8008f40:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d101      	bne.n	8008f4c <f_open+0x18>
 8008f48:	2309      	movs	r3, #9
 8008f4a:	e1ad      	b.n	80092a8 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008f4c:	79fb      	ldrb	r3, [r7, #7]
 8008f4e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008f52:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008f54:	79fa      	ldrb	r2, [r7, #7]
 8008f56:	f107 0110 	add.w	r1, r7, #16
 8008f5a:	f107 0308 	add.w	r3, r7, #8
 8008f5e:	4618      	mov	r0, r3
 8008f60:	f7ff fd20 	bl	80089a4 <find_volume>
 8008f64:	4603      	mov	r3, r0
 8008f66:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8008f6a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	f040 8191 	bne.w	8009296 <f_open+0x362>
		dj.obj.fs = fs;
 8008f74:	693b      	ldr	r3, [r7, #16]
 8008f76:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8008f78:	68ba      	ldr	r2, [r7, #8]
 8008f7a:	f107 0314 	add.w	r3, r7, #20
 8008f7e:	4611      	mov	r1, r2
 8008f80:	4618      	mov	r0, r3
 8008f82:	f7ff fc05 	bl	8008790 <follow_path>
 8008f86:	4603      	mov	r3, r0
 8008f88:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008f8c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d11a      	bne.n	8008fca <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008f94:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008f98:	b25b      	sxtb	r3, r3
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	da03      	bge.n	8008fa6 <f_open+0x72>
				res = FR_INVALID_NAME;
 8008f9e:	2306      	movs	r3, #6
 8008fa0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008fa4:	e011      	b.n	8008fca <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008fa6:	79fb      	ldrb	r3, [r7, #7]
 8008fa8:	f023 0301 	bic.w	r3, r3, #1
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	bf14      	ite	ne
 8008fb0:	2301      	movne	r3, #1
 8008fb2:	2300      	moveq	r3, #0
 8008fb4:	b2db      	uxtb	r3, r3
 8008fb6:	461a      	mov	r2, r3
 8008fb8:	f107 0314 	add.w	r3, r7, #20
 8008fbc:	4611      	mov	r1, r2
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	f7fe fbdc 	bl	800777c <chk_lock>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008fca:	79fb      	ldrb	r3, [r7, #7]
 8008fcc:	f003 031c 	and.w	r3, r3, #28
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d07f      	beq.n	80090d4 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8008fd4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d017      	beq.n	800900c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008fdc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008fe0:	2b04      	cmp	r3, #4
 8008fe2:	d10e      	bne.n	8009002 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008fe4:	f7fe fc24 	bl	8007830 <enq_lock>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d006      	beq.n	8008ffc <f_open+0xc8>
 8008fee:	f107 0314 	add.w	r3, r7, #20
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	f7ff fb05 	bl	8008602 <dir_register>
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	e000      	b.n	8008ffe <f_open+0xca>
 8008ffc:	2312      	movs	r3, #18
 8008ffe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009002:	79fb      	ldrb	r3, [r7, #7]
 8009004:	f043 0308 	orr.w	r3, r3, #8
 8009008:	71fb      	strb	r3, [r7, #7]
 800900a:	e010      	b.n	800902e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800900c:	7ebb      	ldrb	r3, [r7, #26]
 800900e:	f003 0311 	and.w	r3, r3, #17
 8009012:	2b00      	cmp	r3, #0
 8009014:	d003      	beq.n	800901e <f_open+0xea>
					res = FR_DENIED;
 8009016:	2307      	movs	r3, #7
 8009018:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800901c:	e007      	b.n	800902e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800901e:	79fb      	ldrb	r3, [r7, #7]
 8009020:	f003 0304 	and.w	r3, r3, #4
 8009024:	2b00      	cmp	r3, #0
 8009026:	d002      	beq.n	800902e <f_open+0xfa>
 8009028:	2308      	movs	r3, #8
 800902a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800902e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009032:	2b00      	cmp	r3, #0
 8009034:	d168      	bne.n	8009108 <f_open+0x1d4>
 8009036:	79fb      	ldrb	r3, [r7, #7]
 8009038:	f003 0308 	and.w	r3, r3, #8
 800903c:	2b00      	cmp	r3, #0
 800903e:	d063      	beq.n	8009108 <f_open+0x1d4>
				dw = GET_FATTIME();
 8009040:	f7fd fccc 	bl	80069dc <get_fattime>
 8009044:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009046:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009048:	330e      	adds	r3, #14
 800904a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800904c:	4618      	mov	r0, r3
 800904e:	f7fe faf0 	bl	8007632 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009052:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009054:	3316      	adds	r3, #22
 8009056:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009058:	4618      	mov	r0, r3
 800905a:	f7fe faea 	bl	8007632 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800905e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009060:	330b      	adds	r3, #11
 8009062:	2220      	movs	r2, #32
 8009064:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800906a:	4611      	mov	r1, r2
 800906c:	4618      	mov	r0, r3
 800906e:	f7ff fa34 	bl	80084da <ld_clust>
 8009072:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009074:	693b      	ldr	r3, [r7, #16]
 8009076:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009078:	2200      	movs	r2, #0
 800907a:	4618      	mov	r0, r3
 800907c:	f7ff fa4c 	bl	8008518 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009080:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009082:	331c      	adds	r3, #28
 8009084:	2100      	movs	r1, #0
 8009086:	4618      	mov	r0, r3
 8009088:	f7fe fad3 	bl	8007632 <st_dword>
					fs->wflag = 1;
 800908c:	693b      	ldr	r3, [r7, #16]
 800908e:	2201      	movs	r2, #1
 8009090:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009092:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009094:	2b00      	cmp	r3, #0
 8009096:	d037      	beq.n	8009108 <f_open+0x1d4>
						dw = fs->winsect;
 8009098:	693b      	ldr	r3, [r7, #16]
 800909a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800909c:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800909e:	f107 0314 	add.w	r3, r7, #20
 80090a2:	2200      	movs	r2, #0
 80090a4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80090a6:	4618      	mov	r0, r3
 80090a8:	f7fe ff60 	bl	8007f6c <remove_chain>
 80090ac:	4603      	mov	r3, r0
 80090ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80090b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d126      	bne.n	8009108 <f_open+0x1d4>
							res = move_window(fs, dw);
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80090be:	4618      	mov	r0, r3
 80090c0:	f7fe fd06 	bl	8007ad0 <move_window>
 80090c4:	4603      	mov	r3, r0
 80090c6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80090ca:	693b      	ldr	r3, [r7, #16]
 80090cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80090ce:	3a01      	subs	r2, #1
 80090d0:	60da      	str	r2, [r3, #12]
 80090d2:	e019      	b.n	8009108 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80090d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d115      	bne.n	8009108 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80090dc:	7ebb      	ldrb	r3, [r7, #26]
 80090de:	f003 0310 	and.w	r3, r3, #16
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d003      	beq.n	80090ee <f_open+0x1ba>
					res = FR_NO_FILE;
 80090e6:	2304      	movs	r3, #4
 80090e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80090ec:	e00c      	b.n	8009108 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80090ee:	79fb      	ldrb	r3, [r7, #7]
 80090f0:	f003 0302 	and.w	r3, r3, #2
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d007      	beq.n	8009108 <f_open+0x1d4>
 80090f8:	7ebb      	ldrb	r3, [r7, #26]
 80090fa:	f003 0301 	and.w	r3, r3, #1
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d002      	beq.n	8009108 <f_open+0x1d4>
						res = FR_DENIED;
 8009102:	2307      	movs	r3, #7
 8009104:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8009108:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800910c:	2b00      	cmp	r3, #0
 800910e:	d128      	bne.n	8009162 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009110:	79fb      	ldrb	r3, [r7, #7]
 8009112:	f003 0308 	and.w	r3, r3, #8
 8009116:	2b00      	cmp	r3, #0
 8009118:	d003      	beq.n	8009122 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800911a:	79fb      	ldrb	r3, [r7, #7]
 800911c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009120:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009122:	693b      	ldr	r3, [r7, #16]
 8009124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800912a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009130:	79fb      	ldrb	r3, [r7, #7]
 8009132:	f023 0301 	bic.w	r3, r3, #1
 8009136:	2b00      	cmp	r3, #0
 8009138:	bf14      	ite	ne
 800913a:	2301      	movne	r3, #1
 800913c:	2300      	moveq	r3, #0
 800913e:	b2db      	uxtb	r3, r3
 8009140:	461a      	mov	r2, r3
 8009142:	f107 0314 	add.w	r3, r7, #20
 8009146:	4611      	mov	r1, r2
 8009148:	4618      	mov	r0, r3
 800914a:	f7fe fb91 	bl	8007870 <inc_lock>
 800914e:	4602      	mov	r2, r0
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	691b      	ldr	r3, [r3, #16]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d102      	bne.n	8009162 <f_open+0x22e>
 800915c:	2302      	movs	r3, #2
 800915e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009162:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009166:	2b00      	cmp	r3, #0
 8009168:	f040 8095 	bne.w	8009296 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800916c:	693b      	ldr	r3, [r7, #16]
 800916e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009170:	4611      	mov	r1, r2
 8009172:	4618      	mov	r0, r3
 8009174:	f7ff f9b1 	bl	80084da <ld_clust>
 8009178:	4602      	mov	r2, r0
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800917e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009180:	331c      	adds	r3, #28
 8009182:	4618      	mov	r0, r3
 8009184:	f7fe fa19 	bl	80075ba <ld_dword>
 8009188:	4602      	mov	r2, r0
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2200      	movs	r2, #0
 8009192:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009194:	693a      	ldr	r2, [r7, #16]
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800919a:	693b      	ldr	r3, [r7, #16]
 800919c:	88da      	ldrh	r2, [r3, #6]
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	79fa      	ldrb	r2, [r7, #7]
 80091a6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	2200      	movs	r2, #0
 80091ac:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	2200      	movs	r2, #0
 80091b2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2200      	movs	r2, #0
 80091b8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	3330      	adds	r3, #48	; 0x30
 80091be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80091c2:	2100      	movs	r1, #0
 80091c4:	4618      	mov	r0, r3
 80091c6:	f7fe fa7f 	bl	80076c8 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80091ca:	79fb      	ldrb	r3, [r7, #7]
 80091cc:	f003 0320 	and.w	r3, r3, #32
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d060      	beq.n	8009296 <f_open+0x362>
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	68db      	ldr	r3, [r3, #12]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d05c      	beq.n	8009296 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	68da      	ldr	r2, [r3, #12]
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80091e4:	693b      	ldr	r3, [r7, #16]
 80091e6:	895b      	ldrh	r3, [r3, #10]
 80091e8:	025b      	lsls	r3, r3, #9
 80091ea:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	689b      	ldr	r3, [r3, #8]
 80091f0:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	68db      	ldr	r3, [r3, #12]
 80091f6:	657b      	str	r3, [r7, #84]	; 0x54
 80091f8:	e016      	b.n	8009228 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80091fe:	4618      	mov	r0, r3
 8009200:	f7fe fd20 	bl	8007c44 <get_fat>
 8009204:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8009206:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009208:	2b01      	cmp	r3, #1
 800920a:	d802      	bhi.n	8009212 <f_open+0x2de>
 800920c:	2302      	movs	r3, #2
 800920e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009212:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009218:	d102      	bne.n	8009220 <f_open+0x2ec>
 800921a:	2301      	movs	r3, #1
 800921c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009220:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009222:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009224:	1ad3      	subs	r3, r2, r3
 8009226:	657b      	str	r3, [r7, #84]	; 0x54
 8009228:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800922c:	2b00      	cmp	r3, #0
 800922e:	d103      	bne.n	8009238 <f_open+0x304>
 8009230:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009232:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009234:	429a      	cmp	r2, r3
 8009236:	d8e0      	bhi.n	80091fa <f_open+0x2c6>
				}
				fp->clust = clst;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800923c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800923e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009242:	2b00      	cmp	r3, #0
 8009244:	d127      	bne.n	8009296 <f_open+0x362>
 8009246:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009248:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800924c:	2b00      	cmp	r3, #0
 800924e:	d022      	beq.n	8009296 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009250:	693b      	ldr	r3, [r7, #16]
 8009252:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009254:	4618      	mov	r0, r3
 8009256:	f7fe fcd7 	bl	8007c08 <clust2sect>
 800925a:	6478      	str	r0, [r7, #68]	; 0x44
 800925c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800925e:	2b00      	cmp	r3, #0
 8009260:	d103      	bne.n	800926a <f_open+0x336>
						res = FR_INT_ERR;
 8009262:	2302      	movs	r3, #2
 8009264:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009268:	e015      	b.n	8009296 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800926a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800926c:	0a5a      	lsrs	r2, r3, #9
 800926e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009270:	441a      	add	r2, r3
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009276:	693b      	ldr	r3, [r7, #16]
 8009278:	7858      	ldrb	r0, [r3, #1]
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	6a1a      	ldr	r2, [r3, #32]
 8009284:	2301      	movs	r3, #1
 8009286:	f7fe f923 	bl	80074d0 <disk_read>
 800928a:	4603      	mov	r3, r0
 800928c:	2b00      	cmp	r3, #0
 800928e:	d002      	beq.n	8009296 <f_open+0x362>
 8009290:	2301      	movs	r3, #1
 8009292:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009296:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800929a:	2b00      	cmp	r3, #0
 800929c:	d002      	beq.n	80092a4 <f_open+0x370>
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2200      	movs	r2, #0
 80092a2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80092a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80092a8:	4618      	mov	r0, r3
 80092aa:	3760      	adds	r7, #96	; 0x60
 80092ac:	46bd      	mov	sp, r7
 80092ae:	bd80      	pop	{r7, pc}

080092b0 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b08e      	sub	sp, #56	; 0x38
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	60f8      	str	r0, [r7, #12]
 80092b8:	60b9      	str	r1, [r7, #8]
 80092ba:	607a      	str	r2, [r7, #4]
 80092bc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	2200      	movs	r2, #0
 80092c6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f107 0214 	add.w	r2, r7, #20
 80092ce:	4611      	mov	r1, r2
 80092d0:	4618      	mov	r0, r3
 80092d2:	f7ff fdb3 	bl	8008e3c <validate>
 80092d6:	4603      	mov	r3, r0
 80092d8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80092dc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d107      	bne.n	80092f4 <f_read+0x44>
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	7d5b      	ldrb	r3, [r3, #21]
 80092e8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80092ec:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d002      	beq.n	80092fa <f_read+0x4a>
 80092f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80092f8:	e115      	b.n	8009526 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	7d1b      	ldrb	r3, [r3, #20]
 80092fe:	f003 0301 	and.w	r3, r3, #1
 8009302:	2b00      	cmp	r3, #0
 8009304:	d101      	bne.n	800930a <f_read+0x5a>
 8009306:	2307      	movs	r3, #7
 8009308:	e10d      	b.n	8009526 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	68da      	ldr	r2, [r3, #12]
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	699b      	ldr	r3, [r3, #24]
 8009312:	1ad3      	subs	r3, r2, r3
 8009314:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8009316:	687a      	ldr	r2, [r7, #4]
 8009318:	6a3b      	ldr	r3, [r7, #32]
 800931a:	429a      	cmp	r2, r3
 800931c:	f240 80fe 	bls.w	800951c <f_read+0x26c>
 8009320:	6a3b      	ldr	r3, [r7, #32]
 8009322:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8009324:	e0fa      	b.n	800951c <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	699b      	ldr	r3, [r3, #24]
 800932a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800932e:	2b00      	cmp	r3, #0
 8009330:	f040 80c6 	bne.w	80094c0 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	699b      	ldr	r3, [r3, #24]
 8009338:	0a5b      	lsrs	r3, r3, #9
 800933a:	697a      	ldr	r2, [r7, #20]
 800933c:	8952      	ldrh	r2, [r2, #10]
 800933e:	3a01      	subs	r2, #1
 8009340:	4013      	ands	r3, r2
 8009342:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8009344:	69fb      	ldr	r3, [r7, #28]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d12f      	bne.n	80093aa <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	699b      	ldr	r3, [r3, #24]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d103      	bne.n	800935a <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	689b      	ldr	r3, [r3, #8]
 8009356:	633b      	str	r3, [r7, #48]	; 0x30
 8009358:	e013      	b.n	8009382 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800935e:	2b00      	cmp	r3, #0
 8009360:	d007      	beq.n	8009372 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	699b      	ldr	r3, [r3, #24]
 8009366:	4619      	mov	r1, r3
 8009368:	68f8      	ldr	r0, [r7, #12]
 800936a:	f7fe fefc 	bl	8008166 <clmt_clust>
 800936e:	6338      	str	r0, [r7, #48]	; 0x30
 8009370:	e007      	b.n	8009382 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8009372:	68fa      	ldr	r2, [r7, #12]
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	69db      	ldr	r3, [r3, #28]
 8009378:	4619      	mov	r1, r3
 800937a:	4610      	mov	r0, r2
 800937c:	f7fe fc62 	bl	8007c44 <get_fat>
 8009380:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8009382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009384:	2b01      	cmp	r3, #1
 8009386:	d804      	bhi.n	8009392 <f_read+0xe2>
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	2202      	movs	r2, #2
 800938c:	755a      	strb	r2, [r3, #21]
 800938e:	2302      	movs	r3, #2
 8009390:	e0c9      	b.n	8009526 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009398:	d104      	bne.n	80093a4 <f_read+0xf4>
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	2201      	movs	r2, #1
 800939e:	755a      	strb	r2, [r3, #21]
 80093a0:	2301      	movs	r3, #1
 80093a2:	e0c0      	b.n	8009526 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80093a8:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80093aa:	697a      	ldr	r2, [r7, #20]
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	69db      	ldr	r3, [r3, #28]
 80093b0:	4619      	mov	r1, r3
 80093b2:	4610      	mov	r0, r2
 80093b4:	f7fe fc28 	bl	8007c08 <clust2sect>
 80093b8:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80093ba:	69bb      	ldr	r3, [r7, #24]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d104      	bne.n	80093ca <f_read+0x11a>
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	2202      	movs	r2, #2
 80093c4:	755a      	strb	r2, [r3, #21]
 80093c6:	2302      	movs	r3, #2
 80093c8:	e0ad      	b.n	8009526 <f_read+0x276>
			sect += csect;
 80093ca:	69ba      	ldr	r2, [r7, #24]
 80093cc:	69fb      	ldr	r3, [r7, #28]
 80093ce:	4413      	add	r3, r2
 80093d0:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	0a5b      	lsrs	r3, r3, #9
 80093d6:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80093d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d039      	beq.n	8009452 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80093de:	69fa      	ldr	r2, [r7, #28]
 80093e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093e2:	4413      	add	r3, r2
 80093e4:	697a      	ldr	r2, [r7, #20]
 80093e6:	8952      	ldrh	r2, [r2, #10]
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d905      	bls.n	80093f8 <f_read+0x148>
					cc = fs->csize - csect;
 80093ec:	697b      	ldr	r3, [r7, #20]
 80093ee:	895b      	ldrh	r3, [r3, #10]
 80093f0:	461a      	mov	r2, r3
 80093f2:	69fb      	ldr	r3, [r7, #28]
 80093f4:	1ad3      	subs	r3, r2, r3
 80093f6:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80093f8:	697b      	ldr	r3, [r7, #20]
 80093fa:	7858      	ldrb	r0, [r3, #1]
 80093fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093fe:	69ba      	ldr	r2, [r7, #24]
 8009400:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009402:	f7fe f865 	bl	80074d0 <disk_read>
 8009406:	4603      	mov	r3, r0
 8009408:	2b00      	cmp	r3, #0
 800940a:	d004      	beq.n	8009416 <f_read+0x166>
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	2201      	movs	r2, #1
 8009410:	755a      	strb	r2, [r3, #21]
 8009412:	2301      	movs	r3, #1
 8009414:	e087      	b.n	8009526 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	7d1b      	ldrb	r3, [r3, #20]
 800941a:	b25b      	sxtb	r3, r3
 800941c:	2b00      	cmp	r3, #0
 800941e:	da14      	bge.n	800944a <f_read+0x19a>
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	6a1a      	ldr	r2, [r3, #32]
 8009424:	69bb      	ldr	r3, [r7, #24]
 8009426:	1ad3      	subs	r3, r2, r3
 8009428:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800942a:	429a      	cmp	r2, r3
 800942c:	d90d      	bls.n	800944a <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	6a1a      	ldr	r2, [r3, #32]
 8009432:	69bb      	ldr	r3, [r7, #24]
 8009434:	1ad3      	subs	r3, r2, r3
 8009436:	025b      	lsls	r3, r3, #9
 8009438:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800943a:	18d0      	adds	r0, r2, r3
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	3330      	adds	r3, #48	; 0x30
 8009440:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009444:	4619      	mov	r1, r3
 8009446:	f7fe f91f 	bl	8007688 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800944a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800944c:	025b      	lsls	r3, r3, #9
 800944e:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8009450:	e050      	b.n	80094f4 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	6a1b      	ldr	r3, [r3, #32]
 8009456:	69ba      	ldr	r2, [r7, #24]
 8009458:	429a      	cmp	r2, r3
 800945a:	d02e      	beq.n	80094ba <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	7d1b      	ldrb	r3, [r3, #20]
 8009460:	b25b      	sxtb	r3, r3
 8009462:	2b00      	cmp	r3, #0
 8009464:	da18      	bge.n	8009498 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009466:	697b      	ldr	r3, [r7, #20]
 8009468:	7858      	ldrb	r0, [r3, #1]
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	6a1a      	ldr	r2, [r3, #32]
 8009474:	2301      	movs	r3, #1
 8009476:	f7fe f84b 	bl	8007510 <disk_write>
 800947a:	4603      	mov	r3, r0
 800947c:	2b00      	cmp	r3, #0
 800947e:	d004      	beq.n	800948a <f_read+0x1da>
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	2201      	movs	r2, #1
 8009484:	755a      	strb	r2, [r3, #21]
 8009486:	2301      	movs	r3, #1
 8009488:	e04d      	b.n	8009526 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	7d1b      	ldrb	r3, [r3, #20]
 800948e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009492:	b2da      	uxtb	r2, r3
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009498:	697b      	ldr	r3, [r7, #20]
 800949a:	7858      	ldrb	r0, [r3, #1]
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80094a2:	2301      	movs	r3, #1
 80094a4:	69ba      	ldr	r2, [r7, #24]
 80094a6:	f7fe f813 	bl	80074d0 <disk_read>
 80094aa:	4603      	mov	r3, r0
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d004      	beq.n	80094ba <f_read+0x20a>
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	2201      	movs	r2, #1
 80094b4:	755a      	strb	r2, [r3, #21]
 80094b6:	2301      	movs	r3, #1
 80094b8:	e035      	b.n	8009526 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	69ba      	ldr	r2, [r7, #24]
 80094be:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	699b      	ldr	r3, [r3, #24]
 80094c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094c8:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80094cc:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80094ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	429a      	cmp	r2, r3
 80094d4:	d901      	bls.n	80094da <f_read+0x22a>
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	699b      	ldr	r3, [r3, #24]
 80094e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094e8:	4413      	add	r3, r2
 80094ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80094ec:	4619      	mov	r1, r3
 80094ee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80094f0:	f7fe f8ca 	bl	8007688 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80094f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094f8:	4413      	add	r3, r2
 80094fa:	627b      	str	r3, [r7, #36]	; 0x24
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	699a      	ldr	r2, [r3, #24]
 8009500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009502:	441a      	add	r2, r3
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	619a      	str	r2, [r3, #24]
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	681a      	ldr	r2, [r3, #0]
 800950c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800950e:	441a      	add	r2, r3
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	601a      	str	r2, [r3, #0]
 8009514:	687a      	ldr	r2, [r7, #4]
 8009516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009518:	1ad3      	subs	r3, r2, r3
 800951a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2b00      	cmp	r3, #0
 8009520:	f47f af01 	bne.w	8009326 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8009524:	2300      	movs	r3, #0
}
 8009526:	4618      	mov	r0, r3
 8009528:	3738      	adds	r7, #56	; 0x38
 800952a:	46bd      	mov	sp, r7
 800952c:	bd80      	pop	{r7, pc}

0800952e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800952e:	b580      	push	{r7, lr}
 8009530:	b086      	sub	sp, #24
 8009532:	af00      	add	r7, sp, #0
 8009534:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	f107 0208 	add.w	r2, r7, #8
 800953c:	4611      	mov	r1, r2
 800953e:	4618      	mov	r0, r3
 8009540:	f7ff fc7c 	bl	8008e3c <validate>
 8009544:	4603      	mov	r3, r0
 8009546:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009548:	7dfb      	ldrb	r3, [r7, #23]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d168      	bne.n	8009620 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	7d1b      	ldrb	r3, [r3, #20]
 8009552:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009556:	2b00      	cmp	r3, #0
 8009558:	d062      	beq.n	8009620 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	7d1b      	ldrb	r3, [r3, #20]
 800955e:	b25b      	sxtb	r3, r3
 8009560:	2b00      	cmp	r3, #0
 8009562:	da15      	bge.n	8009590 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	7858      	ldrb	r0, [r3, #1]
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6a1a      	ldr	r2, [r3, #32]
 8009572:	2301      	movs	r3, #1
 8009574:	f7fd ffcc 	bl	8007510 <disk_write>
 8009578:	4603      	mov	r3, r0
 800957a:	2b00      	cmp	r3, #0
 800957c:	d001      	beq.n	8009582 <f_sync+0x54>
 800957e:	2301      	movs	r3, #1
 8009580:	e04f      	b.n	8009622 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	7d1b      	ldrb	r3, [r3, #20]
 8009586:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800958a:	b2da      	uxtb	r2, r3
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009590:	f7fd fa24 	bl	80069dc <get_fattime>
 8009594:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009596:	68ba      	ldr	r2, [r7, #8]
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800959c:	4619      	mov	r1, r3
 800959e:	4610      	mov	r0, r2
 80095a0:	f7fe fa96 	bl	8007ad0 <move_window>
 80095a4:	4603      	mov	r3, r0
 80095a6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80095a8:	7dfb      	ldrb	r3, [r7, #23]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d138      	bne.n	8009620 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095b2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	330b      	adds	r3, #11
 80095b8:	781a      	ldrb	r2, [r3, #0]
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	330b      	adds	r3, #11
 80095be:	f042 0220 	orr.w	r2, r2, #32
 80095c2:	b2d2      	uxtb	r2, r2
 80095c4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	6818      	ldr	r0, [r3, #0]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	689b      	ldr	r3, [r3, #8]
 80095ce:	461a      	mov	r2, r3
 80095d0:	68f9      	ldr	r1, [r7, #12]
 80095d2:	f7fe ffa1 	bl	8008518 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	f103 021c 	add.w	r2, r3, #28
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	68db      	ldr	r3, [r3, #12]
 80095e0:	4619      	mov	r1, r3
 80095e2:	4610      	mov	r0, r2
 80095e4:	f7fe f825 	bl	8007632 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	3316      	adds	r3, #22
 80095ec:	6939      	ldr	r1, [r7, #16]
 80095ee:	4618      	mov	r0, r3
 80095f0:	f7fe f81f 	bl	8007632 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	3312      	adds	r3, #18
 80095f8:	2100      	movs	r1, #0
 80095fa:	4618      	mov	r0, r3
 80095fc:	f7fd ffff 	bl	80075fe <st_word>
					fs->wflag = 1;
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	2201      	movs	r2, #1
 8009604:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009606:	68bb      	ldr	r3, [r7, #8]
 8009608:	4618      	mov	r0, r3
 800960a:	f7fe fa8f 	bl	8007b2c <sync_fs>
 800960e:	4603      	mov	r3, r0
 8009610:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	7d1b      	ldrb	r3, [r3, #20]
 8009616:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800961a:	b2da      	uxtb	r2, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009620:	7dfb      	ldrb	r3, [r7, #23]
}
 8009622:	4618      	mov	r0, r3
 8009624:	3718      	adds	r7, #24
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}

0800962a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800962a:	b580      	push	{r7, lr}
 800962c:	b084      	sub	sp, #16
 800962e:	af00      	add	r7, sp, #0
 8009630:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f7ff ff7b 	bl	800952e <f_sync>
 8009638:	4603      	mov	r3, r0
 800963a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800963c:	7bfb      	ldrb	r3, [r7, #15]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d118      	bne.n	8009674 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	f107 0208 	add.w	r2, r7, #8
 8009648:	4611      	mov	r1, r2
 800964a:	4618      	mov	r0, r3
 800964c:	f7ff fbf6 	bl	8008e3c <validate>
 8009650:	4603      	mov	r3, r0
 8009652:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009654:	7bfb      	ldrb	r3, [r7, #15]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d10c      	bne.n	8009674 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	691b      	ldr	r3, [r3, #16]
 800965e:	4618      	mov	r0, r3
 8009660:	f7fe f994 	bl	800798c <dec_lock>
 8009664:	4603      	mov	r3, r0
 8009666:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009668:	7bfb      	ldrb	r3, [r7, #15]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d102      	bne.n	8009674 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2200      	movs	r2, #0
 8009672:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009674:	7bfb      	ldrb	r3, [r7, #15]
}
 8009676:	4618      	mov	r0, r3
 8009678:	3710      	adds	r7, #16
 800967a:	46bd      	mov	sp, r7
 800967c:	bd80      	pop	{r7, pc}
	...

08009680 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009680:	b480      	push	{r7}
 8009682:	b087      	sub	sp, #28
 8009684:	af00      	add	r7, sp, #0
 8009686:	60f8      	str	r0, [r7, #12]
 8009688:	60b9      	str	r1, [r7, #8]
 800968a:	4613      	mov	r3, r2
 800968c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800968e:	2301      	movs	r3, #1
 8009690:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009692:	2300      	movs	r3, #0
 8009694:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009696:	4b1e      	ldr	r3, [pc, #120]	; (8009710 <FATFS_LinkDriverEx+0x90>)
 8009698:	7a5b      	ldrb	r3, [r3, #9]
 800969a:	b2db      	uxtb	r3, r3
 800969c:	2b00      	cmp	r3, #0
 800969e:	d131      	bne.n	8009704 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80096a0:	4b1b      	ldr	r3, [pc, #108]	; (8009710 <FATFS_LinkDriverEx+0x90>)
 80096a2:	7a5b      	ldrb	r3, [r3, #9]
 80096a4:	b2db      	uxtb	r3, r3
 80096a6:	461a      	mov	r2, r3
 80096a8:	4b19      	ldr	r3, [pc, #100]	; (8009710 <FATFS_LinkDriverEx+0x90>)
 80096aa:	2100      	movs	r1, #0
 80096ac:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80096ae:	4b18      	ldr	r3, [pc, #96]	; (8009710 <FATFS_LinkDriverEx+0x90>)
 80096b0:	7a5b      	ldrb	r3, [r3, #9]
 80096b2:	b2db      	uxtb	r3, r3
 80096b4:	4a16      	ldr	r2, [pc, #88]	; (8009710 <FATFS_LinkDriverEx+0x90>)
 80096b6:	009b      	lsls	r3, r3, #2
 80096b8:	4413      	add	r3, r2
 80096ba:	68fa      	ldr	r2, [r7, #12]
 80096bc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80096be:	4b14      	ldr	r3, [pc, #80]	; (8009710 <FATFS_LinkDriverEx+0x90>)
 80096c0:	7a5b      	ldrb	r3, [r3, #9]
 80096c2:	b2db      	uxtb	r3, r3
 80096c4:	461a      	mov	r2, r3
 80096c6:	4b12      	ldr	r3, [pc, #72]	; (8009710 <FATFS_LinkDriverEx+0x90>)
 80096c8:	4413      	add	r3, r2
 80096ca:	79fa      	ldrb	r2, [r7, #7]
 80096cc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80096ce:	4b10      	ldr	r3, [pc, #64]	; (8009710 <FATFS_LinkDriverEx+0x90>)
 80096d0:	7a5b      	ldrb	r3, [r3, #9]
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	1c5a      	adds	r2, r3, #1
 80096d6:	b2d1      	uxtb	r1, r2
 80096d8:	4a0d      	ldr	r2, [pc, #52]	; (8009710 <FATFS_LinkDriverEx+0x90>)
 80096da:	7251      	strb	r1, [r2, #9]
 80096dc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80096de:	7dbb      	ldrb	r3, [r7, #22]
 80096e0:	3330      	adds	r3, #48	; 0x30
 80096e2:	b2da      	uxtb	r2, r3
 80096e4:	68bb      	ldr	r3, [r7, #8]
 80096e6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	3301      	adds	r3, #1
 80096ec:	223a      	movs	r2, #58	; 0x3a
 80096ee:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	3302      	adds	r3, #2
 80096f4:	222f      	movs	r2, #47	; 0x2f
 80096f6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	3303      	adds	r3, #3
 80096fc:	2200      	movs	r2, #0
 80096fe:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009700:	2300      	movs	r3, #0
 8009702:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009704:	7dfb      	ldrb	r3, [r7, #23]
}
 8009706:	4618      	mov	r0, r3
 8009708:	371c      	adds	r7, #28
 800970a:	46bd      	mov	sp, r7
 800970c:	bc80      	pop	{r7}
 800970e:	4770      	bx	lr
 8009710:	20001b3c 	.word	0x20001b3c

08009714 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b082      	sub	sp, #8
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
 800971c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800971e:	2200      	movs	r2, #0
 8009720:	6839      	ldr	r1, [r7, #0]
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	f7ff ffac 	bl	8009680 <FATFS_LinkDriverEx>
 8009728:	4603      	mov	r3, r0
}
 800972a:	4618      	mov	r0, r3
 800972c:	3708      	adds	r7, #8
 800972e:	46bd      	mov	sp, r7
 8009730:	bd80      	pop	{r7, pc}
	...

08009734 <__libc_init_array>:
 8009734:	b570      	push	{r4, r5, r6, lr}
 8009736:	2600      	movs	r6, #0
 8009738:	4d0c      	ldr	r5, [pc, #48]	; (800976c <__libc_init_array+0x38>)
 800973a:	4c0d      	ldr	r4, [pc, #52]	; (8009770 <__libc_init_array+0x3c>)
 800973c:	1b64      	subs	r4, r4, r5
 800973e:	10a4      	asrs	r4, r4, #2
 8009740:	42a6      	cmp	r6, r4
 8009742:	d109      	bne.n	8009758 <__libc_init_array+0x24>
 8009744:	f000 f830 	bl	80097a8 <_init>
 8009748:	2600      	movs	r6, #0
 800974a:	4d0a      	ldr	r5, [pc, #40]	; (8009774 <__libc_init_array+0x40>)
 800974c:	4c0a      	ldr	r4, [pc, #40]	; (8009778 <__libc_init_array+0x44>)
 800974e:	1b64      	subs	r4, r4, r5
 8009750:	10a4      	asrs	r4, r4, #2
 8009752:	42a6      	cmp	r6, r4
 8009754:	d105      	bne.n	8009762 <__libc_init_array+0x2e>
 8009756:	bd70      	pop	{r4, r5, r6, pc}
 8009758:	f855 3b04 	ldr.w	r3, [r5], #4
 800975c:	4798      	blx	r3
 800975e:	3601      	adds	r6, #1
 8009760:	e7ee      	b.n	8009740 <__libc_init_array+0xc>
 8009762:	f855 3b04 	ldr.w	r3, [r5], #4
 8009766:	4798      	blx	r3
 8009768:	3601      	adds	r6, #1
 800976a:	e7f2      	b.n	8009752 <__libc_init_array+0x1e>
 800976c:	08009944 	.word	0x08009944
 8009770:	08009944 	.word	0x08009944
 8009774:	08009944 	.word	0x08009944
 8009778:	08009948 	.word	0x08009948

0800977c <memcmp>:
 800977c:	b530      	push	{r4, r5, lr}
 800977e:	2400      	movs	r4, #0
 8009780:	3901      	subs	r1, #1
 8009782:	42a2      	cmp	r2, r4
 8009784:	d101      	bne.n	800978a <memcmp+0xe>
 8009786:	2000      	movs	r0, #0
 8009788:	e005      	b.n	8009796 <memcmp+0x1a>
 800978a:	5d03      	ldrb	r3, [r0, r4]
 800978c:	3401      	adds	r4, #1
 800978e:	5d0d      	ldrb	r5, [r1, r4]
 8009790:	42ab      	cmp	r3, r5
 8009792:	d0f6      	beq.n	8009782 <memcmp+0x6>
 8009794:	1b58      	subs	r0, r3, r5
 8009796:	bd30      	pop	{r4, r5, pc}

08009798 <memset>:
 8009798:	4603      	mov	r3, r0
 800979a:	4402      	add	r2, r0
 800979c:	4293      	cmp	r3, r2
 800979e:	d100      	bne.n	80097a2 <memset+0xa>
 80097a0:	4770      	bx	lr
 80097a2:	f803 1b01 	strb.w	r1, [r3], #1
 80097a6:	e7f9      	b.n	800979c <memset+0x4>

080097a8 <_init>:
 80097a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097aa:	bf00      	nop
 80097ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097ae:	bc08      	pop	{r3}
 80097b0:	469e      	mov	lr, r3
 80097b2:	4770      	bx	lr

080097b4 <_fini>:
 80097b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097b6:	bf00      	nop
 80097b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097ba:	bc08      	pop	{r3}
 80097bc:	469e      	mov	lr, r3
 80097be:	4770      	bx	lr
