library ieee;
use ieee.std_logic_1164.all;

entity BCD is
port(

);
end;

architecture one of BCD is
begin


end;