;redcode
;assert 1
	SPL 0, <22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN @100, 70
	SUB -207, <-120
	SUB 10, 20
	SUB 10, 20
	ADD #274, @0
	SUB 44, @12
	SUB #-27, 4
	SUB #-27, 4
	SUB @7, 2
	SLT 20, @12
	JMZ <7, @2
	SUB -207, <-120
	CMP -207, <-120
	SUB <-127, 106
	SUB -207, <-120
	SUB -277, <-120
	CMP 44, @12
	SUB #274, @0
	CMP 44, @12
	SLT 37, 220
	SUB 44, @12
	ADD 37, 220
	ADD #274, @0
	SUB @207, 2
	CMP @7, 2
	CMP -207, <-120
	SLT 37, 220
	SLT 37, 220
	SPL <-127, 100
	SUB @-127, 100
	CMP 0, @-0
	CMP 0, @-0
	CMP 44, @12
	SPL <-127, 103
	CMP 44, @12
	CMP -207, <-120
	SLT #274, @0
	SUB @-127, 100
	CMP -744, -1
	SUB @-127, 100
	SLT #274, @0
	SLT #274, @0
	CMP -744, -1
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
