#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8875904220 .scope module, "MEMStage" "MEMStage" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EXMEMDst"
    .port_info 1 /INPUT 1 "EXMEMMemWrite"
    .port_info 2 /INPUT 1 "EXMEMMemRead"
    .port_info 3 /INPUT 1 "EXMEMRegWrite"
    .port_info 4 /INPUT 1 "EXMEMMemtoReg"
    .port_info 5 /INPUT 32 "EXMEMWriteData"
    .port_info 6 /INPUT 32 "EXMEMALUResult"
    .port_info 7 /OUTPUT 1 "EXMEMMemReadOut"
    .port_info 8 /OUTPUT 1 "EXMEMRegWriteOut"
    .port_info 9 /OUTPUT 5 "EXMEMDstOut"
    .port_info 10 /OUTPUT 1 "MEMWBRegWrite"
    .port_info 11 /OUTPUT 1 "MEMWBMemtoReg"
    .port_info 12 /OUTPUT 32 "MEMWBReadData"
    .port_info 13 /OUTPUT 32 "MEMWBALUResult"
    .port_info 14 /OUTPUT 5 "MEMWBDst"
    .port_info 15 /OUTPUT 32 "EXMEMALUResultOut"
    .port_info 16 /INPUT 1 "clock"
o0x7f8873d32038 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f8875915ee0 .functor BUFZ 1, o0x7f8873d32038, C4<0>, C4<0>, C4<0>;
o0x7f8873d323c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f8875915f80 .functor BUFZ 1, o0x7f8873d323c8, C4<0>, C4<0>, C4<0>;
o0x7f8873d32308 .functor BUFZ 5, C4<zzzzz>; HiZ drive
L_0x7f8875915ff0 .functor BUFZ 5, o0x7f8873d32308, C4<00000>, C4<00000>, C4<00000>;
o0x7f8873d32008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7f88759160a0 .functor BUFZ 32, o0x7f8873d32008, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f88759150e0_0 .net "EXMEMALUResult", 31 0, o0x7f8873d32008;  0 drivers
v0x7f8875915170_0 .net "EXMEMALUResultOut", 31 0, L_0x7f88759160a0;  1 drivers
v0x7f8875915200_0 .net "EXMEMDst", 4 0, o0x7f8873d32308;  0 drivers
v0x7f88759152a0_0 .net "EXMEMDstOut", 4 0, L_0x7f8875915ff0;  1 drivers
v0x7f8875915350_0 .net "EXMEMMemRead", 0 0, o0x7f8873d32038;  0 drivers
v0x7f8875915420_0 .net "EXMEMMemReadOut", 0 0, L_0x7f8875915ee0;  1 drivers
o0x7f8873d32068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f88759154b0_0 .net "EXMEMMemWrite", 0 0, o0x7f8873d32068;  0 drivers
o0x7f8873d32398 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8875915560_0 .net "EXMEMMemtoReg", 0 0, o0x7f8873d32398;  0 drivers
v0x7f88759155f0_0 .net "EXMEMRegWrite", 0 0, o0x7f8873d323c8;  0 drivers
v0x7f8875915710_0 .net "EXMEMRegWriteOut", 0 0, L_0x7f8875915f80;  1 drivers
o0x7f8873d320c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f88759157b0_0 .net "EXMEMWriteData", 31 0, o0x7f8873d320c8;  0 drivers
v0x7f8875915870_0 .net "MEMReadData", 31 0, v0x7f8875914b00_0;  1 drivers
v0x7f8875915900_0 .var "MEMWBALUResult", 31 0;
v0x7f8875915990_0 .var "MEMWBDst", 4 0;
v0x7f8875915a30_0 .var "MEMWBMemtoReg", 0 0;
v0x7f8875915ad0_0 .var "MEMWBReadData", 31 0;
v0x7f8875915b80_0 .var "MEMWBRegWrite", 0 0;
o0x7f8873d32158 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8875915d20_0 .net "clock", 0 0, o0x7f8873d32158;  0 drivers
E_0x7f88759045c0 .event posedge, v0x7f8875914e00_0;
S_0x7f88759045f0 .scope module, "dm" "Data_Memory" 2 31, 3 1 0, S_0x7f8875904220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address"
    .port_info 1 /INPUT 32 "WriteData"
    .port_info 2 /INPUT 1 "MemWrite"
    .port_info 3 /INPUT 1 "MemRead"
    .port_info 4 /OUTPUT 32 "ReadData"
    .port_info 5 /INPUT 1 "clock"
v0x7f88759048f0_0 .net "Address", 31 0, o0x7f8873d32008;  alias, 0 drivers
v0x7f88759149b0_0 .net "MemRead", 0 0, o0x7f8873d32038;  alias, 0 drivers
v0x7f8875914a50_0 .net "MemWrite", 0 0, o0x7f8873d32068;  alias, 0 drivers
v0x7f8875914b00_0 .var "ReadData", 31 0;
v0x7f8875914bb0_0 .net "WriteData", 31 0, o0x7f8873d320c8;  alias, 0 drivers
v0x7f8875914ca0_0 .net *"_s5", 31 0, L_0x7f8875916170;  1 drivers
v0x7f8875914d50_0 .net *"_s8", 29 0, L_0x7f8875916230;  1 drivers
v0x7f8875914e00_0 .net "clock", 0 0, o0x7f8873d32158;  alias, 0 drivers
v0x7f8875914ea0 .array "dataMem", 1023 0, 31 0;
v0x7f8875914fb0_0 .var/i "i", 31 0;
E_0x7f8875904870 .event edge, L_0x7f8875916170, v0x7f88759149b0_0, v0x7f88759048f0_0;
E_0x7f88759048b0 .event negedge, v0x7f8875914e00_0;
L_0x7f8875916170 .array/port v0x7f8875914ea0, L_0x7f8875916230;
L_0x7f8875916230 .part o0x7f8873d32008, 2, 30;
    .scope S_0x7f88759045f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8875914b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8875914fb0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7f8875914fb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f8875914fb0_0;
    %store/vec4a v0x7f8875914ea0, 4, 0;
    %load/vec4 v0x7f8875914fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8875914fb0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7f88759045f0;
T_1 ;
    %wait E_0x7f88759048b0;
    %load/vec4 v0x7f8875914a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f8875914bb0_0;
    %load/vec4 v0x7f88759048f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x7f8875914ea0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f88759045f0;
T_2 ;
    %wait E_0x7f8875904870;
    %load/vec4 v0x7f88759149b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7f88759048f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x7f8875914ea0, 4;
    %store/vec4 v0x7f8875914b00_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8875914b00_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f8875904220;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8875915b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8875915a30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8875915ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8875915900_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f8875915990_0, 0, 5;
    %end;
    .thread T_3;
    .scope S_0x7f8875904220;
T_4 ;
    %wait E_0x7f88759045c0;
    %load/vec4 v0x7f88759155f0_0;
    %store/vec4 v0x7f8875915b80_0, 0, 1;
    %load/vec4 v0x7f8875915560_0;
    %store/vec4 v0x7f8875915a30_0, 0, 1;
    %load/vec4 v0x7f8875915870_0;
    %store/vec4 v0x7f8875915ad0_0, 0, 32;
    %load/vec4 v0x7f88759150e0_0;
    %store/vec4 v0x7f8875915900_0, 0, 32;
    %load/vec4 v0x7f8875915200_0;
    %store/vec4 v0x7f8875915990_0, 0, 5;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "MEMStage.v";
    "./Data_Memory.v";
