time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
3,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
3,2 added to ready queue,enqueue,2,,"['1', '2']",[],"[None, None]","[None, None]"
3,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', None]","[None, None]"
3,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
7,3 added to ready queue,enqueue,3,,['3'],[],"['1', '2']","[None, None]"
8,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '1']",[],"[None, '2']","[None, None]"
8,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '1', '2']",[],"[None, None]","[None, None]"
8,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '2']",[],"['3', None]","[None, None]"
8,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['2'],[],"['3', '1']","[None, None]"
10,1 finished CPU → wait queue,cpu_to_io,1,CPU1,['2'],['1'],"['3', None]","[None, None]"
10,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],['1'],"['3', '2']","[None, None]"
10,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"['3', '2']","['1', None]"
12,2 finished CPU → wait queue,cpu_to_io,2,CPU1,[],['2'],"['3', None]","['1', None]"
12,2 dispatched to IO1,dispatch_io,2,IO1,[],[],"['3', None]","['1', '2']"
13,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]","['1', '2']"
13,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]","['1', '2']"
15,4 added to ready queue,enqueue,4,,['4'],[],"['3', None]","['1', '2']"
15,5 added to ready queue,enqueue,5,,"['4', '5']",[],"['3', None]","['1', '2']"
15,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['5'],[],"['3', '4']","['1', '2']"
16,3 finished CPU → wait queue,cpu_to_io,3,CPU0,['5'],['3'],"[None, '4']","['1', '2']"
16,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['5', '4']",['3'],"[None, None]","['1', '2']"
16,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['4'],['3'],"['5', None]","['1', '2']"
16,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['3'],"['5', '4']","['1', '2']"
21,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,['5'],['3'],"[None, '4']","['1', '2']"
21,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '4']",['3'],"[None, None]","['1', '2']"
21,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['4'],['3'],"['5', None]","['1', '2']"
21,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['3'],"['5', '4']","['1', '2']"
24,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],['3'],"['5', '4']","[None, '2']"
24,3 dispatched to IO0,dispatch_io,3,IO0,['1'],[],"['5', '4']","['3', '2']"
26,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['1', '5']",[],"[None, '4']","['3', '2']"
26,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '5', '4']",[],"[None, None]","['3', '2']"
26,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '4']",[],"['1', None]","['3', '2']"
26,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['4'],[],"['1', '5']","['3', '2']"
27,6 added to ready queue,enqueue,6,,"['4', '6']",[],"['1', '5']","['3', '2']"
27,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['4', '6']",['1'],"[None, '5']","['3', '2']"
27,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['6'],['1'],"['4', '5']","['3', '2']"
28,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['6', '4']",['1'],"[None, '5']","['3', '2']"
28,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['6', '4']","['1', '5']","[None, None]","['3', '2']"
28,2 finished I/O → ready queue,io_to_ready,2,IO1,"['6', '4', '2']","['1', '5']","[None, None]","['3', None]"
28,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '2']","['1', '5']","['6', None]","['3', None]"
28,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['2'],"['1', '5']","['6', '4']","['3', None]"
28,1 dispatched to IO1,dispatch_io,1,IO1,['2'],['5'],"['6', '4']","['3', '1']"
30,6 finished CPU → wait queue,cpu_to_io,6,CPU0,['2'],"['5', '6']","[None, '4']","['3', '1']"
30,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['5', '6']","['2', '4']","['3', '1']"
33,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],"['5', '6', '2']","[None, '4']","['3', '1']"
33,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],"['5', '6', '2']","[None, None]","['3', '1']"
33,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['5', '6', '2']","['4', None]","['3', '1']"
38,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['5', '6', '2']","[None, None]","['3', '1']"
38,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['5', '6', '2']","['4', None]","['3', '1']"
39,7 added to ready queue,enqueue,7,,['7'],"['5', '6', '2']","['4', None]","['3', '1']"
39,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['5', '6', '2']","['4', '7']","['3', '1']"
40,4 finished CPU → wait queue,cpu_to_io,4,CPU0,[],"['5', '6', '2', '4']","[None, '7']","['3', '1']"
42,8 added to ready queue,enqueue,8,,['8'],"['5', '6', '2', '4']","[None, '7']","['3', '1']"
42,3 finished I/O → ready queue,io_to_ready,3,IO0,"['8', '3']","['5', '6', '2', '4']","[None, '7']","[None, '1']"
42,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['3'],"['5', '6', '2', '4']","['8', '7']","[None, '1']"
42,5 dispatched to IO0,dispatch_io,5,IO0,['3'],"['6', '2', '4']","['8', '7']","['5', '1']"
44,9 added to ready queue,enqueue,9,,"['3', '9']","['6', '2', '4']","['8', '7']","['5', '1']"
44,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '9', '7']","['6', '2', '4']","['8', None]","['5', '1']"
44,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['9', '7']","['6', '2', '4']","['8', '3']","['5', '1']"
45,1 finished I/O → ready queue,io_to_ready,1,IO1,"['9', '7', '1']","['6', '2', '4']","['8', '3']","['5', None]"
45,6 dispatched to IO1,dispatch_io,6,IO1,"['9', '7', '1']","['2', '4']","['8', '3']","['5', '6']"
46,10 added to ready queue,enqueue,10,,"['9', '7', '1', '10']","['2', '4']","['8', '3']","['5', '6']"
47,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '7', '1', '10', '8']","['2', '4']","[None, '3']","['5', '6']"
47,3 finished all bursts,finished,3,CPU1,"['9', '7', '1', '10', '8']","['2', '4']","[None, None]","['5', '6']"
47,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['7', '1', '10', '8']","['2', '4']","['9', None]","['5', '6']"
47,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['1', '10', '8']","['2', '4']","['9', '7']","['5', '6']"
48,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['1', '10', '8', '7']","['2', '4']","['9', None]","['5', '6']"
48,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '8', '7']","['2', '4']","['9', '1']","['5', '6']"
52,11 added to ready queue,enqueue,11,,"['10', '8', '7', '11']","['2', '4']","['9', '1']","['5', '6']"
52,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['10', '8', '7', '11', '9']","['2', '4']","[None, '1']","['5', '6']"
52,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['10', '8', '7', '11', '9', '1']","['2', '4']","[None, None]","['5', '6']"
52,6 finished I/O → ready queue,io_to_ready,6,IO1,"['10', '8', '7', '11', '9', '1', '6']","['2', '4']","[None, None]","['5', None]"
52,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['8', '7', '11', '9', '1', '6']","['2', '4']","['10', None]","['5', None]"
52,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['7', '11', '9', '1', '6']","['2', '4']","['10', '8']","['5', None]"
52,2 dispatched to IO1,dispatch_io,2,IO1,"['7', '11', '9', '1', '6']",['4'],"['10', '8']","['5', '2']"
53,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['7', '11', '9', '1', '6']","['4', '8']","['10', None]","['5', '2']"
53,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['11', '9', '1', '6']","['4', '8']","['10', '7']","['5', '2']"
56,12 added to ready queue,enqueue,12,,"['11', '9', '1', '6', '12']","['4', '8']","['10', '7']","['5', '2']"
57,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['11', '9', '1', '6', '12', '10']","['4', '8']","[None, '7']","['5', '2']"
57,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '1', '6', '12', '10']","['4', '8']","['11', '7']","['5', '2']"
58,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['9', '1', '6', '12', '10', '7']","['4', '8']","['11', None]","['5', '2']"
58,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['1', '6', '12', '10', '7']","['4', '8']","['11', '9']","['5', '2']"
60,5 finished I/O → ready queue,io_to_ready,5,IO0,"['1', '6', '12', '10', '7', '5']","['4', '8']","['11', '9']","[None, '2']"
60,4 dispatched to IO0,dispatch_io,4,IO0,"['1', '6', '12', '10', '7', '5']",['8'],"['11', '9']","['4', '2']"
62,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['1', '6', '12', '10', '7', '5', '11']",['8'],"[None, '9']","['4', '2']"
62,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['1', '6', '12', '10', '7', '5', '11', '9']",['8'],"[None, None]","['4', '2']"
62,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['6', '12', '10', '7', '5', '11', '9']",['8'],"['1', None]","['4', '2']"
62,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '10', '7', '5', '11', '9']",['8'],"['1', '6']","['4', '2']"
64,13 added to ready queue,enqueue,13,,"['12', '10', '7', '5', '11', '9', '13']",['8'],"['1', '6']","['4', '2']"
64,2 finished I/O → ready queue,io_to_ready,2,IO1,"['12', '10', '7', '5', '11', '9', '13', '2']",['8'],"['1', '6']","['4', None]"
64,8 dispatched to IO1,dispatch_io,8,IO1,"['12', '10', '7', '5', '11', '9', '13', '2']",[],"['1', '6']","['4', '8']"
65,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['12', '10', '7', '5', '11', '9', '13', '2', '1']",[],"[None, '6']","['4', '8']"
65,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['10', '7', '5', '11', '9', '13', '2', '1']",[],"['12', '6']","['4', '8']"
66,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['10', '7', '5', '11', '9', '13', '2', '1']",['6'],"['12', None]","['4', '8']"
66,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['7', '5', '11', '9', '13', '2', '1']",['6'],"['12', '10']","['4', '8']"
70,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['7', '5', '11', '9', '13', '2', '1', '12']",['6'],"[None, '10']","['4', '8']"
70,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['7', '5', '11', '9', '13', '2', '1', '12']","['6', '10']","[None, None]","['4', '8']"
70,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['5', '11', '9', '13', '2', '1', '12']","['6', '10']","['7', None]","['4', '8']"
70,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['11', '9', '13', '2', '1', '12']","['6', '10']","['7', '5']","['4', '8']"
74,14 added to ready queue,enqueue,14,,"['11', '9', '13', '2', '1', '12', '14']","['6', '10']","['7', '5']","['4', '8']"
75,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['11', '9', '13', '2', '1', '12', '14', '7']","['6', '10']","[None, '5']","['4', '8']"
75,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['11', '9', '13', '2', '1', '12', '14', '7', '5']","['6', '10']","[None, None]","['4', '8']"
75,4 finished I/O → ready queue,io_to_ready,4,IO0,"['11', '9', '13', '2', '1', '12', '14', '7', '5', '4']","['6', '10']","[None, None]","[None, '8']"
75,8 finished I/O → ready queue,io_to_ready,8,IO1,"['11', '9', '13', '2', '1', '12', '14', '7', '5', '4', '8']","['6', '10']","[None, None]","[None, None]"
75,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '13', '2', '1', '12', '14', '7', '5', '4', '8']","['6', '10']","['11', None]","[None, None]"
75,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['13', '2', '1', '12', '14', '7', '5', '4', '8']","['6', '10']","['11', '9']","[None, None]"
75,6 dispatched to IO0,dispatch_io,6,IO0,"['13', '2', '1', '12', '14', '7', '5', '4', '8']",['10'],"['11', '9']","['6', None]"
75,10 dispatched to IO1,dispatch_io,10,IO1,"['13', '2', '1', '12', '14', '7', '5', '4', '8']",[],"['11', '9']","['6', '10']"
76,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['13', '2', '1', '12', '14', '7', '5', '4', '8', '11']",[],"[None, '9']","['6', '10']"
76,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['2', '1', '12', '14', '7', '5', '4', '8', '11']",[],"['13', '9']","['6', '10']"
80,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['2', '1', '12', '14', '7', '5', '4', '8', '11']",['13'],"[None, '9']","['6', '10']"
80,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['2', '1', '12', '14', '7', '5', '4', '8', '11', '9']",['13'],"[None, None]","['6', '10']"
80,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '12', '14', '7', '5', '4', '8', '11', '9']",['13'],"['2', None]","['6', '10']"
80,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['12', '14', '7', '5', '4', '8', '11', '9']",['13'],"['2', '1']","['6', '10']"
82,6 finished I/O → ready queue,io_to_ready,6,IO0,"['12', '14', '7', '5', '4', '8', '11', '9', '6']",['13'],"['2', '1']","[None, '10']"
82,13 dispatched to IO0,dispatch_io,13,IO0,"['12', '14', '7', '5', '4', '8', '11', '9', '6']",[],"['2', '1']","['13', '10']"
85,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['12', '14', '7', '5', '4', '8', '11', '9', '6', '2']",[],"[None, '1']","['13', '10']"
85,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['12', '14', '7', '5', '4', '8', '11', '9', '6', '2', '1']",[],"[None, None]","['13', '10']"
85,10 finished I/O → ready queue,io_to_ready,10,IO1,"['12', '14', '7', '5', '4', '8', '11', '9', '6', '2', '1', '10']",[],"[None, None]","['13', None]"
85,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '7', '5', '4', '8', '11', '9', '6', '2', '1', '10']",[],"['12', None]","['13', None]"
85,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['7', '5', '4', '8', '11', '9', '6', '2', '1', '10']",[],"['12', '14']","['13', None]"
89,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['7', '5', '4', '8', '11', '9', '6', '2', '1', '10', '12']",[],"[None, '14']","['13', None]"
89,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['5', '4', '8', '11', '9', '6', '2', '1', '10', '12']",[],"['7', '14']","['13', None]"
90,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['5', '4', '8', '11', '9', '6', '2', '1', '10', '12']",['14'],"['7', None]","['13', None]"
90,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '8', '11', '9', '6', '2', '1', '10', '12']",['14'],"['7', '5']","['13', None]"
90,14 dispatched to IO1,dispatch_io,14,IO1,"['4', '8', '11', '9', '6', '2', '1', '10', '12']",[],"['7', '5']","['13', '14']"
91,15 added to ready queue,enqueue,15,,"['4', '8', '11', '9', '6', '2', '1', '10', '12', '15']",[],"['7', '5']","['13', '14']"
91,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['4', '8', '11', '9', '6', '2', '1', '10', '12', '15', '7']",[],"[None, '5']","['13', '14']"
91,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['4', '8', '11', '9', '6', '2', '1', '10', '12', '15', '7', '5']",[],"[None, None]","['13', '14']"
91,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '11', '9', '6', '2', '1', '10', '12', '15', '7', '5']",[],"['4', None]","['13', '14']"
91,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['11', '9', '6', '2', '1', '10', '12', '15', '7', '5']",[],"['4', '8']","['13', '14']"
95,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['11', '9', '6', '2', '1', '10', '12', '15', '7', '5', '8']",[],"['4', None]","['13', '14']"
95,13 finished I/O → ready queue,io_to_ready,13,IO0,"['11', '9', '6', '2', '1', '10', '12', '15', '7', '5', '8', '13']",[],"['4', None]","[None, '14']"
95,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['9', '6', '2', '1', '10', '12', '15', '7', '5', '8', '13']",[],"['4', '11']","[None, '14']"
96,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['9', '6', '2', '1', '10', '12', '15', '7', '5', '8', '13', '4']",[],"[None, '11']","[None, '14']"
96,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['6', '2', '1', '10', '12', '15', '7', '5', '8', '13', '4']",[],"['9', '11']","[None, '14']"
100,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['6', '2', '1', '10', '12', '15', '7', '5', '8', '13', '4', '11']",[],"['9', None]","[None, '14']"
100,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['2', '1', '10', '12', '15', '7', '5', '8', '13', '4', '11']",[],"['9', '6']","[None, '14']"
101,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['2', '1', '10', '12', '15', '7', '5', '8', '13', '4', '11', '9']",[],"[None, '6']","[None, '14']"
101,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '10', '12', '15', '7', '5', '8', '13', '4', '11', '9']",[],"['2', '6']","[None, '14']"
103,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['1', '10', '12', '15', '7', '5', '8', '13', '4', '11', '9', '2']",[],"[None, '6']","[None, '14']"
103,14 finished I/O → ready queue,io_to_ready,14,IO1,"['1', '10', '12', '15', '7', '5', '8', '13', '4', '11', '9', '2', '14']",[],"[None, '6']","[None, None]"
103,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '12', '15', '7', '5', '8', '13', '4', '11', '9', '2', '14']",[],"['1', '6']","[None, None]"
104,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['10', '12', '15', '7', '5', '8', '13', '4', '11', '9', '2', '14']",['6'],"['1', None]","[None, None]"
104,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '15', '7', '5', '8', '13', '4', '11', '9', '2', '14']",['6'],"['1', '10']","[None, None]"
104,6 dispatched to IO0,dispatch_io,6,IO0,"['12', '15', '7', '5', '8', '13', '4', '11', '9', '2', '14']",[],"['1', '10']","['6', None]"
105,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['12', '15', '7', '5', '8', '13', '4', '11', '9', '2', '14', '1']",[],"[None, '10']","['6', None]"
105,6 finished I/O → ready queue,io_to_ready,6,IO0,"['12', '15', '7', '5', '8', '13', '4', '11', '9', '2', '14', '1', '6']",[],"[None, '10']","[None, None]"
105,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['15', '7', '5', '8', '13', '4', '11', '9', '2', '14', '1', '6']",[],"['12', '10']","[None, None]"
106,16 added to ready queue,enqueue,16,,"['15', '7', '5', '8', '13', '4', '11', '9', '2', '14', '1', '6', '16']",[],"['12', '10']","[None, None]"
107,17 added to ready queue,enqueue,17,,"['15', '7', '5', '8', '13', '4', '11', '9', '2', '14', '1', '6', '16', '17']",[],"['12', '10']","[None, None]"
109,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['15', '7', '5', '8', '13', '4', '11', '9', '2', '14', '1', '6', '16', '17', '10']",[],"['12', None]","[None, None]"
109,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['7', '5', '8', '13', '4', '11', '9', '2', '14', '1', '6', '16', '17', '10']",[],"['12', '15']","[None, None]"
110,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['7', '5', '8', '13', '4', '11', '9', '2', '14', '1', '6', '16', '17', '10', '12']",[],"[None, '15']","[None, None]"
110,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['5', '8', '13', '4', '11', '9', '2', '14', '1', '6', '16', '17', '10', '12']",[],"['7', '15']","[None, None]"
114,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['5', '8', '13', '4', '11', '9', '2', '14', '1', '6', '16', '17', '10', '12', '15']",[],"['7', None]","[None, None]"
114,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '13', '4', '11', '9', '2', '14', '1', '6', '16', '17', '10', '12', '15']",[],"['7', '5']","[None, None]"
115,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['8', '13', '4', '11', '9', '2', '14', '1', '6', '16', '17', '10', '12', '15', '7']",[],"[None, '5']","[None, None]"
115,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['13', '4', '11', '9', '2', '14', '1', '6', '16', '17', '10', '12', '15', '7']",[],"['8', '5']","[None, None]"
119,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['13', '4', '11', '9', '2', '14', '1', '6', '16', '17', '10', '12', '15', '7', '5']",[],"['8', None]","[None, None]"
119,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['4', '11', '9', '2', '14', '1', '6', '16', '17', '10', '12', '15', '7', '5']",[],"['8', '13']","[None, None]"
120,18 added to ready queue,enqueue,18,,"['4', '11', '9', '2', '14', '1', '6', '16', '17', '10', '12', '15', '7', '5', '18']",[],"['8', '13']","[None, None]"
120,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['4', '11', '9', '2', '14', '1', '6', '16', '17', '10', '12', '15', '7', '5', '18', '8']",[],"[None, '13']","[None, None]"
120,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['11', '9', '2', '14', '1', '6', '16', '17', '10', '12', '15', '7', '5', '18', '8']",[],"['4', '13']","[None, None]"
121,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['11', '9', '2', '14', '1', '6', '16', '17', '10', '12', '15', '7', '5', '18', '8', '4']",[],"[None, '13']","[None, None]"
121,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '2', '14', '1', '6', '16', '17', '10', '12', '15', '7', '5', '18', '8', '4']",[],"['11', '13']","[None, None]"
122,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['9', '2', '14', '1', '6', '16', '17', '10', '12', '15', '7', '5', '18', '8', '4', '11']",[],"[None, '13']","[None, None]"
122,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['2', '14', '1', '6', '16', '17', '10', '12', '15', '7', '5', '18', '8', '4', '11']",[],"['9', '13']","[None, None]"
124,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['2', '14', '1', '6', '16', '17', '10', '12', '15', '7', '5', '18', '8', '4', '11']",['9'],"[None, '13']","[None, None]"
124,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['2', '14', '1', '6', '16', '17', '10', '12', '15', '7', '5', '18', '8', '4', '11', '13']",['9'],"[None, None]","[None, None]"
124,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['14', '1', '6', '16', '17', '10', '12', '15', '7', '5', '18', '8', '4', '11', '13']",['9'],"['2', None]","[None, None]"
124,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['1', '6', '16', '17', '10', '12', '15', '7', '5', '18', '8', '4', '11', '13']",['9'],"['2', '14']","[None, None]"
124,9 dispatched to IO0,dispatch_io,9,IO0,"['1', '6', '16', '17', '10', '12', '15', '7', '5', '18', '8', '4', '11', '13']",[],"['2', '14']","['9', None]"
129,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['1', '6', '16', '17', '10', '12', '15', '7', '5', '18', '8', '4', '11', '13', '2']",[],"[None, '14']","['9', None]"
129,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['1', '6', '16', '17', '10', '12', '15', '7', '5', '18', '8', '4', '11', '13', '2']",['14'],"[None, None]","['9', None]"
129,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['6', '16', '17', '10', '12', '15', '7', '5', '18', '8', '4', '11', '13', '2']",['14'],"['1', None]","['9', None]"
129,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['16', '17', '10', '12', '15', '7', '5', '18', '8', '4', '11', '13', '2']",['14'],"['1', '6']","['9', None]"
129,14 dispatched to IO1,dispatch_io,14,IO1,"['16', '17', '10', '12', '15', '7', '5', '18', '8', '4', '11', '13', '2']",[],"['1', '6']","['9', '14']"
132,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['16', '17', '10', '12', '15', '7', '5', '18', '8', '4', '11', '13', '2', '1']",[],"[None, '6']","['9', '14']"
132,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '10', '12', '15', '7', '5', '18', '8', '4', '11', '13', '2', '1']",[],"['16', '6']","['9', '14']"
134,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['17', '10', '12', '15', '7', '5', '18', '8', '4', '11', '13', '2', '1']",['6'],"['16', None]","['9', '14']"
134,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['10', '12', '15', '7', '5', '18', '8', '4', '11', '13', '2', '1']",['6'],"['16', '17']","['9', '14']"
135,19 added to ready queue,enqueue,19,,"['10', '12', '15', '7', '5', '18', '8', '4', '11', '13', '2', '1', '19']",['6'],"['16', '17']","['9', '14']"
137,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['10', '12', '15', '7', '5', '18', '8', '4', '11', '13', '2', '1', '19', '16']",['6'],"[None, '17']","['9', '14']"
137,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '15', '7', '5', '18', '8', '4', '11', '13', '2', '1', '19', '16']",['6'],"['10', '17']","['9', '14']"
138,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['12', '15', '7', '5', '18', '8', '4', '11', '13', '2', '1', '19', '16', '10']",['6'],"[None, '17']","['9', '14']"
138,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['15', '7', '5', '18', '8', '4', '11', '13', '2', '1', '19', '16', '10']",['6'],"['12', '17']","['9', '14']"
139,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['15', '7', '5', '18', '8', '4', '11', '13', '2', '1', '19', '16', '10', '17']",['6'],"['12', None]","['9', '14']"
139,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['7', '5', '18', '8', '4', '11', '13', '2', '1', '19', '16', '10', '17']",['6'],"['12', '15']","['9', '14']"
140,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['7', '5', '18', '8', '4', '11', '13', '2', '1', '19', '16', '10', '17', '15']",['6'],"['12', None]","['9', '14']"
140,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['5', '18', '8', '4', '11', '13', '2', '1', '19', '16', '10', '17', '15']",['6'],"['12', '7']","['9', '14']"
141,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['5', '18', '8', '4', '11', '13', '2', '1', '19', '16', '10', '17', '15', '12']",['6'],"[None, '7']","['9', '14']"
141,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['18', '8', '4', '11', '13', '2', '1', '19', '16', '10', '17', '15', '12']",['6'],"['5', '7']","['9', '14']"
142,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['18', '8', '4', '11', '13', '2', '1', '19', '16', '10', '17', '15', '12']","['6', '7']","['5', None]","['9', '14']"
142,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['8', '4', '11', '13', '2', '1', '19', '16', '10', '17', '15', '12']","['6', '7']","['5', '18']","['9', '14']"
144,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['8', '4', '11', '13', '2', '1', '19', '16', '10', '17', '15', '12']","['6', '7', '5']","[None, '18']","['9', '14']"
144,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '11', '13', '2', '1', '19', '16', '10', '17', '15', '12']","['6', '7', '5']","['8', '18']","['9', '14']"
146,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['4', '11', '13', '2', '1', '19', '16', '10', '17', '15', '12', '8']","['6', '7', '5']","[None, '18']","['9', '14']"
146,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['11', '13', '2', '1', '19', '16', '10', '17', '15', '12', '8']","['6', '7', '5']","['4', '18']","['9', '14']"
147,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['11', '13', '2', '1', '19', '16', '10', '17', '15', '12', '8']","['6', '7', '5', '18']","['4', None]","['9', '14']"
147,9 finished I/O → ready queue,io_to_ready,9,IO0,"['11', '13', '2', '1', '19', '16', '10', '17', '15', '12', '8', '9']","['6', '7', '5', '18']","['4', None]","[None, '14']"
147,14 finished I/O → ready queue,io_to_ready,14,IO1,"['11', '13', '2', '1', '19', '16', '10', '17', '15', '12', '8', '9', '14']","['6', '7', '5', '18']","['4', None]","[None, None]"
147,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['13', '2', '1', '19', '16', '10', '17', '15', '12', '8', '9', '14']","['6', '7', '5', '18']","['4', '11']","[None, None]"
147,6 dispatched to IO0,dispatch_io,6,IO0,"['13', '2', '1', '19', '16', '10', '17', '15', '12', '8', '9', '14']","['7', '5', '18']","['4', '11']","['6', None]"
147,7 dispatched to IO1,dispatch_io,7,IO1,"['13', '2', '1', '19', '16', '10', '17', '15', '12', '8', '9', '14']","['5', '18']","['4', '11']","['6', '7']"
151,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['13', '2', '1', '19', '16', '10', '17', '15', '12', '8', '9', '14', '4']","['5', '18']","[None, '11']","['6', '7']"
151,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['2', '1', '19', '16', '10', '17', '15', '12', '8', '9', '14', '4']","['5', '18']","['13', '11']","['6', '7']"
152,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['2', '1', '19', '16', '10', '17', '15', '12', '8', '9', '14', '4', '11']","['5', '18']","['13', None]","['6', '7']"
152,6 finished I/O → ready queue,io_to_ready,6,IO0,"['2', '1', '19', '16', '10', '17', '15', '12', '8', '9', '14', '4', '11', '6']","['5', '18']","['13', None]","[None, '7']"
152,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '19', '16', '10', '17', '15', '12', '8', '9', '14', '4', '11', '6']","['5', '18']","['13', '2']","[None, '7']"
152,5 dispatched to IO0,dispatch_io,5,IO0,"['1', '19', '16', '10', '17', '15', '12', '8', '9', '14', '4', '11', '6']",['18'],"['13', '2']","['5', '7']"
153,20 added to ready queue,enqueue,20,,"['1', '19', '16', '10', '17', '15', '12', '8', '9', '14', '4', '11', '6', '20']",['18'],"['13', '2']","['5', '7']"
154,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['1', '19', '16', '10', '17', '15', '12', '8', '9', '14', '4', '11', '6', '20', '13']",['18'],"[None, '2']","['5', '7']"
154,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['19', '16', '10', '17', '15', '12', '8', '9', '14', '4', '11', '6', '20', '13']",['18'],"['1', '2']","['5', '7']"
157,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['19', '16', '10', '17', '15', '12', '8', '9', '14', '4', '11', '6', '20', '13', '2']",['18'],"['1', None]","['5', '7']"
157,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['16', '10', '17', '15', '12', '8', '9', '14', '4', '11', '6', '20', '13', '2']",['18'],"['1', '19']","['5', '7']"
159,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['16', '10', '17', '15', '12', '8', '9', '14', '4', '11', '6', '20', '13', '2', '1']",['18'],"[None, '19']","['5', '7']"
159,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['10', '17', '15', '12', '8', '9', '14', '4', '11', '6', '20', '13', '2', '1']",['18'],"['16', '19']","['5', '7']"
162,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['10', '17', '15', '12', '8', '9', '14', '4', '11', '6', '20', '13', '2', '1', '16']",['18'],"[None, '19']","['5', '7']"
162,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['10', '17', '15', '12', '8', '9', '14', '4', '11', '6', '20', '13', '2', '1', '16', '19']",['18'],"[None, None]","['5', '7']"
162,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['17', '15', '12', '8', '9', '14', '4', '11', '6', '20', '13', '2', '1', '16', '19']",['18'],"['10', None]","['5', '7']"
162,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['15', '12', '8', '9', '14', '4', '11', '6', '20', '13', '2', '1', '16', '19']",['18'],"['10', '17']","['5', '7']"
163,7 finished I/O → ready queue,io_to_ready,7,IO1,"['15', '12', '8', '9', '14', '4', '11', '6', '20', '13', '2', '1', '16', '19', '7']",['18'],"['10', '17']","['5', None]"
163,18 dispatched to IO1,dispatch_io,18,IO1,"['15', '12', '8', '9', '14', '4', '11', '6', '20', '13', '2', '1', '16', '19', '7']",[],"['10', '17']","['5', '18']"
164,21 added to ready queue,enqueue,21,,"['15', '12', '8', '9', '14', '4', '11', '6', '20', '13', '2', '1', '16', '19', '7', '21']",[],"['10', '17']","['5', '18']"
167,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['15', '12', '8', '9', '14', '4', '11', '6', '20', '13', '2', '1', '16', '19', '7', '21', '10']",[],"[None, '17']","['5', '18']"
167,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['15', '12', '8', '9', '14', '4', '11', '6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17']",[],"[None, None]","['5', '18']"
167,5 finished I/O → ready queue,io_to_ready,5,IO0,"['15', '12', '8', '9', '14', '4', '11', '6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5']",[],"[None, None]","[None, '18']"
167,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['12', '8', '9', '14', '4', '11', '6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5']",[],"['15', None]","[None, '18']"
167,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['8', '9', '14', '4', '11', '6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5']",[],"['15', '12']","[None, '18']"
172,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['8', '9', '14', '4', '11', '6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5']",['15'],"[None, '12']","[None, '18']"
172,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['8', '9', '14', '4', '11', '6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5', '12']",['15'],"[None, None]","[None, '18']"
172,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '14', '4', '11', '6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5', '12']",['15'],"['8', None]","[None, '18']"
172,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['14', '4', '11', '6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5', '12']",['15'],"['8', '9']","[None, '18']"
172,15 dispatched to IO0,dispatch_io,15,IO0,"['14', '4', '11', '6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5', '12']",[],"['8', '9']","['15', '18']"
177,22 added to ready queue,enqueue,22,,"['14', '4', '11', '6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5', '12', '22']",[],"['8', '9']","['15', '18']"
177,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['14', '4', '11', '6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5', '12', '22']",['8'],"[None, '9']","['15', '18']"
177,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['14', '4', '11', '6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5', '12', '22', '9']",['8'],"[None, None]","['15', '18']"
177,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['4', '11', '6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5', '12', '22', '9']",['8'],"['14', None]","['15', '18']"
177,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['11', '6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5', '12', '22', '9']",['8'],"['14', '4']","['15', '18']"
178,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['11', '6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5', '12', '22', '9', '4']",['8'],"['14', None]","['15', '18']"
178,18 finished I/O → ready queue,io_to_ready,18,IO1,"['11', '6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18']",['8'],"['14', None]","['15', None]"
178,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18']",['8'],"['14', '11']","['15', None]"
178,8 dispatched to IO1,dispatch_io,8,IO1,"['6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18']",[],"['14', '11']","['15', '8']"
181,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['6', '20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18']",['14'],"[None, '11']","['15', '8']"
181,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18']",['14'],"['6', '11']","['15', '8']"
183,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['20', '13', '2', '1', '16', '19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18']","['14', '11']","['6', None]","['15', '8']"
183,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['13', '2', '1', '16', '19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18']","['14', '11']","['6', '20']","['15', '8']"
185,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['13', '2', '1', '16', '19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18']","['14', '11', '6']","[None, '20']","['15', '8']"
185,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['2', '1', '16', '19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18']","['14', '11', '6']","['13', '20']","['15', '8']"
188,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['2', '1', '16', '19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18', '20']","['14', '11', '6']","['13', None]","['15', '8']"
188,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '16', '19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18', '20']","['14', '11', '6']","['13', '2']","['15', '8']"
189,23 added to ready queue,enqueue,23,,"['1', '16', '19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18', '20', '23']","['14', '11', '6']","['13', '2']","['15', '8']"
190,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['1', '16', '19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18', '20', '23', '13']","['14', '11', '6']","[None, '2']","['15', '8']"
190,15 finished I/O → ready queue,io_to_ready,15,IO0,"['1', '16', '19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18', '20', '23', '13', '15']","['14', '11', '6']","[None, '2']","[None, '8']"
190,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['16', '19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18', '20', '23', '13', '15']","['14', '11', '6']","['1', '2']","[None, '8']"
190,14 dispatched to IO0,dispatch_io,14,IO0,"['16', '19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18', '20', '23', '13', '15']","['11', '6']","['1', '2']","['14', '8']"
192,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['16', '19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18', '20', '23', '13', '15']","['11', '6', '1']","[None, '2']","['14', '8']"
192,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18', '20', '23', '13', '15']","['11', '6', '1']","['16', '2']","['14', '8']"
193,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18', '20', '23', '13', '15', '2']","['11', '6', '1']","['16', None]","['14', '8']"
193,8 finished I/O → ready queue,io_to_ready,8,IO1,"['19', '7', '21', '10', '17', '5', '12', '22', '9', '4', '18', '20', '23', '13', '15', '2', '8']","['11', '6', '1']","['16', None]","['14', None]"
193,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['7', '21', '10', '17', '5', '12', '22', '9', '4', '18', '20', '23', '13', '15', '2', '8']","['11', '6', '1']","['16', '19']","['14', None]"
193,11 dispatched to IO1,dispatch_io,11,IO1,"['7', '21', '10', '17', '5', '12', '22', '9', '4', '18', '20', '23', '13', '15', '2', '8']","['6', '1']","['16', '19']","['14', '11']"
194,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['7', '21', '10', '17', '5', '12', '22', '9', '4', '18', '20', '23', '13', '15', '2', '8', '19']","['6', '1']","['16', None]","['14', '11']"
194,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['21', '10', '17', '5', '12', '22', '9', '4', '18', '20', '23', '13', '15', '2', '8', '19']","['6', '1']","['16', '7']","['14', '11']"
197,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['21', '10', '17', '5', '12', '22', '9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16']","['6', '1']","[None, '7']","['14', '11']"
197,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['10', '17', '5', '12', '22', '9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16']","['6', '1']","['21', '7']","['14', '11']"
199,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['10', '17', '5', '12', '22', '9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16', '7']","['6', '1']","['21', None]","['14', '11']"
199,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['17', '5', '12', '22', '9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16', '7']","['6', '1']","['21', '10']","['14', '11']"
202,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['17', '5', '12', '22', '9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21']","['6', '1']","[None, '10']","['14', '11']"
202,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['17', '5', '12', '22', '9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21']","['6', '1', '10']","[None, None]","['14', '11']"
202,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['5', '12', '22', '9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21']","['6', '1', '10']","['17', None]","['14', '11']"
202,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['12', '22', '9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21']","['6', '1', '10']","['17', '5']","['14', '11']"
205,24 added to ready queue,enqueue,24,,"['12', '22', '9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21', '24']","['6', '1', '10']","['17', '5']","['14', '11']"
205,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['12', '22', '9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21', '24']","['6', '1', '10', '17']","[None, '5']","['14', '11']"
205,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['12', '22', '9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21', '24']","['6', '1', '10', '17', '5']","[None, None]","['14', '11']"
205,11 finished I/O → ready queue,io_to_ready,11,IO1,"['12', '22', '9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21', '24', '11']","['6', '1', '10', '17', '5']","[None, None]","['14', None]"
205,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['22', '9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21', '24', '11']","['6', '1', '10', '17', '5']","['12', None]","['14', None]"
205,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21', '24', '11']","['6', '1', '10', '17', '5']","['12', '22']","['14', None]"
205,6 dispatched to IO1,dispatch_io,6,IO1,"['9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21', '24', '11']","['1', '10', '17', '5']","['12', '22']","['14', '6']"
208,6 finished I/O → ready queue,io_to_ready,6,IO1,"['9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21', '24', '11', '6']","['1', '10', '17', '5']","['12', '22']","['14', None]"
208,1 dispatched to IO1,dispatch_io,1,IO1,"['9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21', '24', '11', '6']","['10', '17', '5']","['12', '22']","['14', '1']"
210,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21', '24', '11', '6', '12']","['10', '17', '5']","[None, '22']","['14', '1']"
210,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['9', '4', '18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22']","['10', '17', '5']","[None, None]","['14', '1']"
210,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22']","['10', '17', '5']","['9', None]","['14', '1']"
210,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22']","['10', '17', '5']","['9', '4']","['14', '1']"
213,14 finished I/O → ready queue,io_to_ready,14,IO0,"['18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22', '14']","['10', '17', '5']","['9', '4']","[None, '1']"
213,10 dispatched to IO0,dispatch_io,10,IO0,"['18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22', '14']","['17', '5']","['9', '4']","['10', '1']"
215,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9']","['17', '5']","[None, '4']","['10', '1']"
215,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['18', '20', '23', '13', '15', '2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4']","['17', '5']","[None, None]","['10', '1']"
215,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '23', '13', '15', '2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4']","['17', '5']","['18', None]","['10', '1']"
215,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['23', '13', '15', '2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4']","['17', '5']","['18', '20']","['10', '1']"
216,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['23', '13', '15', '2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18']","['17', '5']","[None, '20']","['10', '1']"
216,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '15', '2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18']","['17', '5']","['23', '20']","['10', '1']"
220,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['13', '15', '2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20']","['17', '5']","['23', None]","['10', '1']"
220,10 finished I/O → ready queue,io_to_ready,10,IO0,"['13', '15', '2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10']","['17', '5']","['23', None]","[None, '1']"
220,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['15', '2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10']","['17', '5']","['23', '13']","[None, '1']"
220,17 dispatched to IO0,dispatch_io,17,IO0,"['15', '2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10']",['5'],"['23', '13']","['17', '1']"
221,25 added to ready queue,enqueue,25,,"['15', '2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25']",['5'],"['23', '13']","['17', '1']"
221,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['15', '2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23']",['5'],"[None, '13']","['17', '1']"
221,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23']",['5'],"['15', '13']","['17', '1']"
223,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15']",['5'],"[None, '13']","['17', '1']"
223,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['2', '8', '19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15']","['5', '13']","[None, None]","['17', '1']"
223,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['8', '19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15']","['5', '13']","['2', None]","['17', '1']"
223,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15']","['5', '13']","['2', '8']","['17', '1']"
224,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15']","['5', '13', '2']","[None, '8']","['17', '1']"
224,1 finished I/O → ready queue,io_to_ready,1,IO1,"['19', '16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1']","['5', '13', '2']","[None, '8']","['17', None]"
224,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1']","['5', '13', '2']","['19', '8']","['17', None]"
224,5 dispatched to IO1,dispatch_io,5,IO1,"['16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1']","['13', '2']","['19', '8']","['17', '5']"
228,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['16', '7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8']","['13', '2']","['19', None]","['17', '5']"
228,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8']","['13', '2']","['19', '16']","['17', '5']"
229,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['7', '21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8']","['13', '2', '19']","[None, '16']","['17', '5']"
229,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8']","['13', '2', '19']","['7', '16']","['17', '5']"
233,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16']","['13', '2', '19']","['7', None]","['17', '5']"
233,17 finished I/O → ready queue,io_to_ready,17,IO0,"['21', '24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17']","['13', '2', '19']","['7', None]","[None, '5']"
233,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17']","['13', '2', '19']","['7', '21']","[None, '5']"
233,13 dispatched to IO0,dispatch_io,13,IO0,"['24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17']","['2', '19']","['7', '21']","['13', '5']"
234,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['24', '11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7']","['2', '19']","[None, '21']","['13', '5']"
234,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7']","['2', '19']","['24', '21']","['13', '5']"
238,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7']","['2', '19', '24']","[None, '21']","['13', '5']"
238,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['11', '6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7', '21']","['2', '19', '24']","[None, None]","['13', '5']"
238,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['6', '12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7', '21']","['2', '19', '24']","['11', None]","['13', '5']"
238,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7', '21']","['2', '19', '24']","['11', '6']","['13', '5']"
239,5 finished I/O → ready queue,io_to_ready,5,IO1,"['12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7', '21', '5']","['2', '19', '24']","['11', '6']","['13', None]"
239,2 dispatched to IO1,dispatch_io,2,IO1,"['12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7', '21', '5']","['19', '24']","['11', '6']","['13', '2']"
240,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['12', '22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7', '21', '5']","['19', '24', '6']","['11', None]","['13', '2']"
240,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7', '21', '5']","['19', '24', '6']","['11', '12']","['13', '2']"
241,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['22', '14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7', '21', '5']","['19', '24', '6', '12']","['11', None]","['13', '2']"
241,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7', '21', '5']","['19', '24', '6', '12']","['11', '22']","['13', '2']"
242,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7', '21', '5']","['19', '24', '6', '12', '11']","[None, '22']","['13', '2']"
242,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['14', '9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7', '21', '5']","['19', '24', '6', '12', '11', '22']","[None, None]","['13', '2']"
242,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['9', '4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7', '21', '5']","['19', '24', '6', '12', '11', '22']","['14', None]","['13', '2']"
242,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7', '21', '5']","['19', '24', '6', '12', '11', '22']","['14', '9']","['13', '2']"
243,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['4', '18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7', '21', '5', '9']","['19', '24', '6', '12', '11', '22']","['14', None]","['13', '2']"
243,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7', '21', '5', '9']","['19', '24', '6', '12', '11', '22']","['14', '4']","['13', '2']"
244,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['18', '20', '10', '25', '23', '15', '1', '8', '16', '17', '7', '21', '5', '9']","['19', '24', '6', '12', '11', '22', '4']","['14', None]","['13', '2']"
244,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['20', '10', '25', '23', '15', '1', '8', '16', '17', '7', '21', '5', '9']","['19', '24', '6', '12', '11', '22', '4']","['14', '18']","['13', '2']"
245,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['20', '10', '25', '23', '15', '1', '8', '16', '17', '7', '21', '5', '9']","['19', '24', '6', '12', '11', '22', '4', '18']","['14', None]","['13', '2']"
245,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['10', '25', '23', '15', '1', '8', '16', '17', '7', '21', '5', '9']","['19', '24', '6', '12', '11', '22', '4', '18']","['14', '20']","['13', '2']"
247,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['10', '25', '23', '15', '1', '8', '16', '17', '7', '21', '5', '9', '14']","['19', '24', '6', '12', '11', '22', '4', '18']","[None, '20']","['13', '2']"
247,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['25', '23', '15', '1', '8', '16', '17', '7', '21', '5', '9', '14']","['19', '24', '6', '12', '11', '22', '4', '18']","['10', '20']","['13', '2']"
249,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['25', '23', '15', '1', '8', '16', '17', '7', '21', '5', '9', '14', '20']","['19', '24', '6', '12', '11', '22', '4', '18']","['10', None]","['13', '2']"
249,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['23', '15', '1', '8', '16', '17', '7', '21', '5', '9', '14', '20']","['19', '24', '6', '12', '11', '22', '4', '18']","['10', '25']","['13', '2']"
250,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['23', '15', '1', '8', '16', '17', '7', '21', '5', '9', '14', '20', '10']","['19', '24', '6', '12', '11', '22', '4', '18']","[None, '25']","['13', '2']"
250,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['15', '1', '8', '16', '17', '7', '21', '5', '9', '14', '20', '10']","['19', '24', '6', '12', '11', '22', '4', '18']","['23', '25']","['13', '2']"
251,13 finished I/O → ready queue,io_to_ready,13,IO0,"['15', '1', '8', '16', '17', '7', '21', '5', '9', '14', '20', '10', '13']","['19', '24', '6', '12', '11', '22', '4', '18']","['23', '25']","[None, '2']"
251,19 dispatched to IO0,dispatch_io,19,IO0,"['15', '1', '8', '16', '17', '7', '21', '5', '9', '14', '20', '10', '13']","['24', '6', '12', '11', '22', '4', '18']","['23', '25']","['19', '2']"
253,2 finished I/O → ready queue,io_to_ready,2,IO1,"['15', '1', '8', '16', '17', '7', '21', '5', '9', '14', '20', '10', '13', '2']","['24', '6', '12', '11', '22', '4', '18']","['23', '25']","['19', None]"
253,24 dispatched to IO1,dispatch_io,24,IO1,"['15', '1', '8', '16', '17', '7', '21', '5', '9', '14', '20', '10', '13', '2']","['6', '12', '11', '22', '4', '18']","['23', '25']","['19', '24']"
254,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['15', '1', '8', '16', '17', '7', '21', '5', '9', '14', '20', '10', '13', '2']","['6', '12', '11', '22', '4', '18', '23']","[None, '25']","['19', '24']"
254,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['15', '1', '8', '16', '17', '7', '21', '5', '9', '14', '20', '10', '13', '2', '25']","['6', '12', '11', '22', '4', '18', '23']","[None, None]","['19', '24']"
254,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['1', '8', '16', '17', '7', '21', '5', '9', '14', '20', '10', '13', '2', '25']","['6', '12', '11', '22', '4', '18', '23']","['15', None]","['19', '24']"
254,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '16', '17', '7', '21', '5', '9', '14', '20', '10', '13', '2', '25']","['6', '12', '11', '22', '4', '18', '23']","['15', '1']","['19', '24']"
259,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['8', '16', '17', '7', '21', '5', '9', '14', '20', '10', '13', '2', '25', '15']","['6', '12', '11', '22', '4', '18', '23']","[None, '1']","['19', '24']"
259,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['8', '16', '17', '7', '21', '5', '9', '14', '20', '10', '13', '2', '25', '15', '1']","['6', '12', '11', '22', '4', '18', '23']","[None, None]","['19', '24']"
259,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['16', '17', '7', '21', '5', '9', '14', '20', '10', '13', '2', '25', '15', '1']","['6', '12', '11', '22', '4', '18', '23']","['8', None]","['19', '24']"
259,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '7', '21', '5', '9', '14', '20', '10', '13', '2', '25', '15', '1']","['6', '12', '11', '22', '4', '18', '23']","['8', '16']","['19', '24']"
260,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['17', '7', '21', '5', '9', '14', '20', '10', '13', '2', '25', '15', '1']","['6', '12', '11', '22', '4', '18', '23', '8']","[None, '16']","['19', '24']"
260,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['17', '7', '21', '5', '9', '14', '20', '10', '13', '2', '25', '15', '1']","['6', '12', '11', '22', '4', '18', '23', '8', '16']","[None, None]","['19', '24']"
260,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['7', '21', '5', '9', '14', '20', '10', '13', '2', '25', '15', '1']","['6', '12', '11', '22', '4', '18', '23', '8', '16']","['17', None]","['19', '24']"
260,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['21', '5', '9', '14', '20', '10', '13', '2', '25', '15', '1']","['6', '12', '11', '22', '4', '18', '23', '8', '16']","['17', '7']","['19', '24']"
262,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['21', '5', '9', '14', '20', '10', '13', '2', '25', '15', '1']","['6', '12', '11', '22', '4', '18', '23', '8', '16', '7']","['17', None]","['19', '24']"
262,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['5', '9', '14', '20', '10', '13', '2', '25', '15', '1']","['6', '12', '11', '22', '4', '18', '23', '8', '16', '7']","['17', '21']","['19', '24']"
264,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['5', '9', '14', '20', '10', '13', '2', '25', '15', '1', '21']","['6', '12', '11', '22', '4', '18', '23', '8', '16', '7']","['17', None]","['19', '24']"
264,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['9', '14', '20', '10', '13', '2', '25', '15', '1', '21']","['6', '12', '11', '22', '4', '18', '23', '8', '16', '7']","['17', '5']","['19', '24']"
265,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['9', '14', '20', '10', '13', '2', '25', '15', '1', '21', '17']","['6', '12', '11', '22', '4', '18', '23', '8', '16', '7']","[None, '5']","['19', '24']"
265,19 finished I/O → ready queue,io_to_ready,19,IO0,"['9', '14', '20', '10', '13', '2', '25', '15', '1', '21', '17', '19']","['6', '12', '11', '22', '4', '18', '23', '8', '16', '7']","[None, '5']","[None, '24']"
265,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['14', '20', '10', '13', '2', '25', '15', '1', '21', '17', '19']","['6', '12', '11', '22', '4', '18', '23', '8', '16', '7']","['9', '5']","[None, '24']"
265,6 dispatched to IO0,dispatch_io,6,IO0,"['14', '20', '10', '13', '2', '25', '15', '1', '21', '17', '19']","['12', '11', '22', '4', '18', '23', '8', '16', '7']","['9', '5']","['6', '24']"
267,6 finished I/O → ready queue,io_to_ready,6,IO0,"['14', '20', '10', '13', '2', '25', '15', '1', '21', '17', '19', '6']","['12', '11', '22', '4', '18', '23', '8', '16', '7']","['9', '5']","[None, '24']"
267,12 dispatched to IO0,dispatch_io,12,IO0,"['14', '20', '10', '13', '2', '25', '15', '1', '21', '17', '19', '6']","['11', '22', '4', '18', '23', '8', '16', '7']","['9', '5']","['12', '24']"
269,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['14', '20', '10', '13', '2', '25', '15', '1', '21', '17', '19', '6', '5']","['11', '22', '4', '18', '23', '8', '16', '7']","['9', None]","['12', '24']"
269,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['20', '10', '13', '2', '25', '15', '1', '21', '17', '19', '6', '5']","['11', '22', '4', '18', '23', '8', '16', '7']","['9', '14']","['12', '24']"
270,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['20', '10', '13', '2', '25', '15', '1', '21', '17', '19', '6', '5', '9']","['11', '22', '4', '18', '23', '8', '16', '7']","[None, '14']","['12', '24']"
270,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['10', '13', '2', '25', '15', '1', '21', '17', '19', '6', '5', '9']","['11', '22', '4', '18', '23', '8', '16', '7']","['20', '14']","['12', '24']"
272,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['10', '13', '2', '25', '15', '1', '21', '17', '19', '6', '5', '9']","['11', '22', '4', '18', '23', '8', '16', '7', '14']","['20', None]","['12', '24']"
272,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['13', '2', '25', '15', '1', '21', '17', '19', '6', '5', '9']","['11', '22', '4', '18', '23', '8', '16', '7', '14']","['20', '10']","['12', '24']"
273,24 finished I/O → ready queue,io_to_ready,24,IO1,"['13', '2', '25', '15', '1', '21', '17', '19', '6', '5', '9', '24']","['11', '22', '4', '18', '23', '8', '16', '7', '14']","['20', '10']","['12', None]"
273,11 dispatched to IO1,dispatch_io,11,IO1,"['13', '2', '25', '15', '1', '21', '17', '19', '6', '5', '9', '24']","['22', '4', '18', '23', '8', '16', '7', '14']","['20', '10']","['12', '11']"
275,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['13', '2', '25', '15', '1', '21', '17', '19', '6', '5', '9', '24', '20']","['22', '4', '18', '23', '8', '16', '7', '14']","[None, '10']","['12', '11']"
275,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['2', '25', '15', '1', '21', '17', '19', '6', '5', '9', '24', '20']","['22', '4', '18', '23', '8', '16', '7', '14']","['13', '10']","['12', '11']"
277,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['2', '25', '15', '1', '21', '17', '19', '6', '5', '9', '24', '20', '10']","['22', '4', '18', '23', '8', '16', '7', '14']","['13', None]","['12', '11']"
277,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['25', '15', '1', '21', '17', '19', '6', '5', '9', '24', '20', '10']","['22', '4', '18', '23', '8', '16', '7', '14']","['13', '2']","['12', '11']"
278,2 finished all bursts,finished,2,CPU1,"['25', '15', '1', '21', '17', '19', '6', '5', '9', '24', '20', '10']","['22', '4', '18', '23', '8', '16', '7', '14']","['13', None]","['12', '11']"
278,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['15', '1', '21', '17', '19', '6', '5', '9', '24', '20', '10']","['22', '4', '18', '23', '8', '16', '7', '14']","['13', '25']","['12', '11']"
280,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['15', '1', '21', '17', '19', '6', '5', '9', '24', '20', '10', '13']","['22', '4', '18', '23', '8', '16', '7', '14']","[None, '25']","['12', '11']"
280,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['15', '1', '21', '17', '19', '6', '5', '9', '24', '20', '10', '13', '25']","['22', '4', '18', '23', '8', '16', '7', '14']","[None, None]","['12', '11']"
280,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['1', '21', '17', '19', '6', '5', '9', '24', '20', '10', '13', '25']","['22', '4', '18', '23', '8', '16', '7', '14']","['15', None]","['12', '11']"
280,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['21', '17', '19', '6', '5', '9', '24', '20', '10', '13', '25']","['22', '4', '18', '23', '8', '16', '7', '14']","['15', '1']","['12', '11']"
281,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['21', '17', '19', '6', '5', '9', '24', '20', '10', '13', '25']","['22', '4', '18', '23', '8', '16', '7', '14', '15']","[None, '1']","['12', '11']"
281,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['17', '19', '6', '5', '9', '24', '20', '10', '13', '25']","['22', '4', '18', '23', '8', '16', '7', '14', '15']","['21', '1']","['12', '11']"
282,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['17', '19', '6', '5', '9', '24', '20', '10', '13', '25']","['22', '4', '18', '23', '8', '16', '7', '14', '15', '21']","[None, '1']","['12', '11']"
282,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['19', '6', '5', '9', '24', '20', '10', '13', '25']","['22', '4', '18', '23', '8', '16', '7', '14', '15', '21']","['17', '1']","['12', '11']"
283,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['19', '6', '5', '9', '24', '20', '10', '13', '25']","['22', '4', '18', '23', '8', '16', '7', '14', '15', '21', '1']","['17', None]","['12', '11']"
283,12 finished I/O → ready queue,io_to_ready,12,IO0,"['19', '6', '5', '9', '24', '20', '10', '13', '25', '12']","['22', '4', '18', '23', '8', '16', '7', '14', '15', '21', '1']","['17', None]","[None, '11']"
283,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['6', '5', '9', '24', '20', '10', '13', '25', '12']","['22', '4', '18', '23', '8', '16', '7', '14', '15', '21', '1']","['17', '19']","[None, '11']"
283,22 dispatched to IO0,dispatch_io,22,IO0,"['6', '5', '9', '24', '20', '10', '13', '25', '12']","['4', '18', '23', '8', '16', '7', '14', '15', '21', '1']","['17', '19']","['22', '11']"
287,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['6', '5', '9', '24', '20', '10', '13', '25', '12', '17']","['4', '18', '23', '8', '16', '7', '14', '15', '21', '1']","[None, '19']","['22', '11']"
287,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '9', '24', '20', '10', '13', '25', '12', '17']","['4', '18', '23', '8', '16', '7', '14', '15', '21', '1']","['6', '19']","['22', '11']"
288,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['5', '9', '24', '20', '10', '13', '25', '12', '17', '19']","['4', '18', '23', '8', '16', '7', '14', '15', '21', '1']","['6', None]","['22', '11']"
288,11 finished I/O → ready queue,io_to_ready,11,IO1,"['5', '9', '24', '20', '10', '13', '25', '12', '17', '19', '11']","['4', '18', '23', '8', '16', '7', '14', '15', '21', '1']","['6', None]","['22', None]"
288,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['9', '24', '20', '10', '13', '25', '12', '17', '19', '11']","['4', '18', '23', '8', '16', '7', '14', '15', '21', '1']","['6', '5']","['22', None]"
288,4 dispatched to IO1,dispatch_io,4,IO1,"['9', '24', '20', '10', '13', '25', '12', '17', '19', '11']","['18', '23', '8', '16', '7', '14', '15', '21', '1']","['6', '5']","['22', '4']"
290,6 finished all bursts,finished,6,CPU0,"['9', '24', '20', '10', '13', '25', '12', '17', '19', '11']","['18', '23', '8', '16', '7', '14', '15', '21', '1']","[None, '5']","['22', '4']"
290,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['24', '20', '10', '13', '25', '12', '17', '19', '11']","['18', '23', '8', '16', '7', '14', '15', '21', '1']","['9', '5']","['22', '4']"
291,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['24', '20', '10', '13', '25', '12', '17', '19', '11']","['18', '23', '8', '16', '7', '14', '15', '21', '1', '5']","['9', None]","['22', '4']"
291,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['20', '10', '13', '25', '12', '17', '19', '11']","['18', '23', '8', '16', '7', '14', '15', '21', '1', '5']","['9', '24']","['22', '4']"
293,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['20', '10', '13', '25', '12', '17', '19', '11']","['18', '23', '8', '16', '7', '14', '15', '21', '1', '5', '9']","[None, '24']","['22', '4']"
293,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['10', '13', '25', '12', '17', '19', '11']","['18', '23', '8', '16', '7', '14', '15', '21', '1', '5', '9']","['20', '24']","['22', '4']"
295,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['10', '13', '25', '12', '17', '19', '11']","['18', '23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24']","['20', None]","['22', '4']"
295,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['13', '25', '12', '17', '19', '11']","['18', '23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24']","['20', '10']","['22', '4']"
296,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['13', '25', '12', '17', '19', '11']","['18', '23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10']","['20', None]","['22', '4']"
296,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['25', '12', '17', '19', '11']","['18', '23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10']","['20', '13']","['22', '4']"
298,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['25', '12', '17', '19', '11', '20']","['18', '23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10']","[None, '13']","['22', '4']"
298,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['25', '12', '17', '19', '11', '20', '13']","['18', '23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10']","[None, None]","['22', '4']"
298,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['12', '17', '19', '11', '20', '13']","['18', '23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10']","['25', None]","['22', '4']"
298,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '19', '11', '20', '13']","['18', '23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10']","['25', '12']","['22', '4']"
299,22 finished I/O → ready queue,io_to_ready,22,IO0,"['17', '19', '11', '20', '13', '22']","['18', '23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10']","['25', '12']","[None, '4']"
299,18 dispatched to IO0,dispatch_io,18,IO0,"['17', '19', '11', '20', '13', '22']","['23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10']","['25', '12']","['18', '4']"
303,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['17', '19', '11', '20', '13', '22', '25']","['23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10']","[None, '12']","['18', '4']"
303,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['17', '19', '11', '20', '13', '22', '25', '12']","['23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10']","[None, None]","['18', '4']"
303,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['19', '11', '20', '13', '22', '25', '12']","['23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10']","['17', None]","['18', '4']"
303,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '20', '13', '22', '25', '12']","['23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10']","['17', '19']","['18', '4']"
305,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['11', '20', '13', '22', '25', '12']","['23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17']","[None, '19']","['18', '4']"
305,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['11', '20', '13', '22', '25', '12']","['23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19']","[None, None]","['18', '4']"
305,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['20', '13', '22', '25', '12']","['23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19']","['11', None]","['18', '4']"
305,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['13', '22', '25', '12']","['23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19']","['11', '20']","['18', '4']"
308,4 finished I/O → ready queue,io_to_ready,4,IO1,"['13', '22', '25', '12', '4']","['23', '8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19']","['11', '20']","['18', None]"
308,23 dispatched to IO1,dispatch_io,23,IO1,"['13', '22', '25', '12', '4']","['8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19']","['11', '20']","['18', '23']"
310,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['13', '22', '25', '12', '4']","['8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","[None, '20']","['18', '23']"
310,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['13', '22', '25', '12', '4', '20']","['8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","[None, None]","['18', '23']"
310,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['22', '25', '12', '4', '20']","['8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","['13', None]","['18', '23']"
310,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['25', '12', '4', '20']","['8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","['13', '22']","['18', '23']"
312,18 finished I/O → ready queue,io_to_ready,18,IO0,"['25', '12', '4', '20', '18']","['8', '16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","['13', '22']","[None, '23']"
312,8 dispatched to IO0,dispatch_io,8,IO0,"['25', '12', '4', '20', '18']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","['13', '22']","['8', '23']"
315,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['25', '12', '4', '20', '18', '13']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","[None, '22']","['8', '23']"
315,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['25', '12', '4', '20', '18', '13', '22']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","[None, None]","['8', '23']"
315,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['12', '4', '20', '18', '13', '22']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","['25', None]","['8', '23']"
315,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['4', '20', '18', '13', '22']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","['25', '12']","['8', '23']"
316,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['4', '20', '18', '13', '22', '25']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","[None, '12']","['8', '23']"
316,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['20', '18', '13', '22', '25']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","['4', '12']","['8', '23']"
320,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['20', '18', '13', '22', '25', '12']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","['4', None]","['8', '23']"
320,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['18', '13', '22', '25', '12']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","['4', '20']","['8', '23']"
321,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['18', '13', '22', '25', '12', '4']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","[None, '20']","['8', '23']"
321,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['13', '22', '25', '12', '4']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","['18', '20']","['8', '23']"
325,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['13', '22', '25', '12', '4', '20']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","['18', None]","['8', '23']"
325,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['22', '25', '12', '4', '20']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","['18', '13']","['8', '23']"
326,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['22', '25', '12', '4', '20', '18']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","[None, '13']","['8', '23']"
326,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['25', '12', '4', '20', '18']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11']","['22', '13']","['8', '23']"
328,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['25', '12', '4', '20', '18']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22']","[None, '13']","['8', '23']"
328,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['12', '4', '20', '18']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22']","['25', '13']","['8', '23']"
330,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['12', '4', '20', '18', '13']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22']","['25', None]","['8', '23']"
330,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['4', '20', '18', '13']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22']","['25', '12']","['8', '23']"
331,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['4', '20', '18', '13']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","['25', None]","['8', '23']"
331,23 finished I/O → ready queue,io_to_ready,23,IO1,"['4', '20', '18', '13', '23']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","['25', None]","['8', None]"
331,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['20', '18', '13', '23']","['16', '7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","['25', '4']","['8', None]"
331,16 dispatched to IO1,dispatch_io,16,IO1,"['20', '18', '13', '23']","['7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","['25', '4']","['8', '16']"
333,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['20', '18', '13', '23', '25']","['7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","[None, '4']","['8', '16']"
333,8 finished I/O → ready queue,io_to_ready,8,IO0,"['20', '18', '13', '23', '25', '8']","['7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","[None, '4']","[None, '16']"
333,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['18', '13', '23', '25', '8']","['7', '14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","['20', '4']","[None, '16']"
333,7 dispatched to IO0,dispatch_io,7,IO0,"['18', '13', '23', '25', '8']","['14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","['20', '4']","['7', '16']"
336,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['18', '13', '23', '25', '8', '4']","['14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","['20', None]","['7', '16']"
336,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['13', '23', '25', '8', '4']","['14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","['20', '18']","['7', '16']"
337,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['13', '23', '25', '8', '4', '18']","['14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","['20', None]","['7', '16']"
337,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['23', '25', '8', '4', '18']","['14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","['20', '13']","['7', '16']"
338,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['23', '25', '8', '4', '18', '20']","['14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","[None, '13']","['7', '16']"
338,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['25', '8', '4', '18', '20']","['14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","['23', '13']","['7', '16']"
339,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['25', '8', '4', '18', '20', '13']","['14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","['23', None]","['7', '16']"
339,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['8', '4', '18', '20', '13']","['14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","['23', '25']","['7', '16']"
343,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['8', '4', '18', '20', '13', '23']","['14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","[None, '25']","['7', '16']"
343,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '18', '20', '13', '23']","['14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","['8', '25']","['7', '16']"
344,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['4', '18', '20', '13', '23', '25']","['14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","['8', None]","['7', '16']"
344,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['18', '20', '13', '23', '25']","['14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","['8', '4']","['7', '16']"
346,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['18', '20', '13', '23', '25', '8']","['14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12']","[None, '4']","['7', '16']"
346,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['18', '20', '13', '23', '25', '8']","['14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4']","[None, None]","['7', '16']"
346,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '13', '23', '25', '8']","['14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4']","['18', None]","['7', '16']"
346,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['13', '23', '25', '8']","['14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4']","['18', '20']","['7', '16']"
349,7 finished I/O → ready queue,io_to_ready,7,IO0,"['13', '23', '25', '8', '7']","['14', '15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4']","['18', '20']","[None, '16']"
349,14 dispatched to IO0,dispatch_io,14,IO0,"['13', '23', '25', '8', '7']","['15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4']","['18', '20']","['14', '16']"
351,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['13', '23', '25', '8', '7', '18']","['15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4']","[None, '20']","['14', '16']"
351,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['13', '23', '25', '8', '7', '18', '20']","['15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4']","[None, None]","['14', '16']"
351,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['23', '25', '8', '7', '18', '20']","['15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4']","['13', None]","['14', '16']"
351,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['25', '8', '7', '18', '20']","['15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4']","['13', '23']","['14', '16']"
352,16 finished I/O → ready queue,io_to_ready,16,IO1,"['25', '8', '7', '18', '20', '16']","['15', '21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4']","['13', '23']","['14', None]"
352,15 dispatched to IO1,dispatch_io,15,IO1,"['25', '8', '7', '18', '20', '16']","['21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4']","['13', '23']","['14', '15']"
354,13 finished all bursts,finished,13,CPU0,"['25', '8', '7', '18', '20', '16']","['21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4']","[None, '23']","['14', '15']"
354,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['8', '7', '18', '20', '16']","['21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4']","['25', '23']","['14', '15']"
355,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['8', '7', '18', '20', '16']","['21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","['25', None]","['14', '15']"
355,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['7', '18', '20', '16']","['21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","['25', '8']","['14', '15']"
359,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['7', '18', '20', '16', '25']","['21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","[None, '8']","['14', '15']"
359,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['18', '20', '16', '25']","['21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","['7', '8']","['14', '15']"
360,8 finished all bursts,finished,8,CPU1,"['18', '20', '16', '25']","['21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","['7', None]","['14', '15']"
360,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['20', '16', '25']","['21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","['7', '18']","['14', '15']"
362,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['20', '16', '25', '18']","['21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","['7', None]","['14', '15']"
362,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['16', '25', '18']","['21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","['7', '20']","['14', '15']"
363,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['16', '25', '18', '20']","['21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","['7', None]","['14', '15']"
363,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['25', '18', '20']","['21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","['7', '16']","['14', '15']"
364,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['25', '18', '20', '7']","['21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","[None, '16']","['14', '15']"
364,14 finished I/O → ready queue,io_to_ready,14,IO0,"['25', '18', '20', '7', '14']","['21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","[None, '16']","[None, '15']"
364,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['18', '20', '7', '14']","['21', '1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","['25', '16']","[None, '15']"
364,21 dispatched to IO0,dispatch_io,21,IO0,"['18', '20', '7', '14']","['1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","['25', '16']","['21', '15']"
368,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['18', '20', '7', '14', '25']","['1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","[None, '16']","['21', '15']"
368,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['18', '20', '7', '14', '25', '16']","['1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","[None, None]","['21', '15']"
368,15 finished I/O → ready queue,io_to_ready,15,IO1,"['18', '20', '7', '14', '25', '16', '15']","['1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","[None, None]","['21', None]"
368,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '7', '14', '25', '16', '15']","['1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","['18', None]","['21', None]"
368,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['7', '14', '25', '16', '15']","['1', '5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","['18', '20']","['21', None]"
368,1 dispatched to IO1,dispatch_io,1,IO1,"['7', '14', '25', '16', '15']","['5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","['18', '20']","['21', '1']"
373,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['7', '14', '25', '16', '15', '18']","['5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","[None, '20']","['21', '1']"
373,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['7', '14', '25', '16', '15', '18', '20']","['5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","[None, None]","['21', '1']"
373,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['14', '25', '16', '15', '18', '20']","['5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","['7', None]","['21', '1']"
373,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['25', '16', '15', '18', '20']","['5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","['7', '14']","['21', '1']"
378,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['25', '16', '15', '18', '20', '7']","['5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23']","[None, '14']","['21', '1']"
378,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['25', '16', '15', '18', '20', '7']","['5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23', '14']","[None, None]","['21', '1']"
378,1 finished I/O → ready queue,io_to_ready,1,IO1,"['25', '16', '15', '18', '20', '7', '1']","['5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23', '14']","[None, None]","['21', None]"
378,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['16', '15', '18', '20', '7', '1']","['5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23', '14']","['25', None]","['21', None]"
378,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['15', '18', '20', '7', '1']","['5', '9', '24', '10', '17', '19', '11', '22', '12', '4', '23', '14']","['25', '16']","['21', None]"
378,5 dispatched to IO1,dispatch_io,5,IO1,"['15', '18', '20', '7', '1']","['9', '24', '10', '17', '19', '11', '22', '12', '4', '23', '14']","['25', '16']","['21', '5']"
381,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['15', '18', '20', '7', '1']","['9', '24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","['25', None]","['21', '5']"
381,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['18', '20', '7', '1']","['9', '24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","['25', '15']","['21', '5']"
383,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['18', '20', '7', '1', '25']","['9', '24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","[None, '15']","['21', '5']"
383,21 finished I/O → ready queue,io_to_ready,21,IO0,"['18', '20', '7', '1', '25', '21']","['9', '24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","[None, '15']","[None, '5']"
383,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '7', '1', '25', '21']","['9', '24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","['18', '15']","[None, '5']"
383,9 dispatched to IO0,dispatch_io,9,IO0,"['20', '7', '1', '25', '21']","['24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","['18', '15']","['9', '5']"
385,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['20', '7', '1', '25', '21', '18']","['24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","[None, '15']","['9', '5']"
385,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['7', '1', '25', '21', '18']","['24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","['20', '15']","['9', '5']"
386,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['7', '1', '25', '21', '18', '20']","['24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","[None, '15']","['9', '5']"
386,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['7', '1', '25', '21', '18', '20', '15']","['24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","[None, None]","['9', '5']"
386,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '25', '21', '18', '20', '15']","['24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","['7', None]","['9', '5']"
386,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['25', '21', '18', '20', '15']","['24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","['7', '1']","['9', '5']"
389,1 finished all bursts,finished,1,CPU1,"['25', '21', '18', '20', '15']","['24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","['7', None]","['9', '5']"
389,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['21', '18', '20', '15']","['24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","['7', '25']","['9', '5']"
391,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['21', '18', '20', '15', '7']","['24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","[None, '25']","['9', '5']"
391,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['18', '20', '15', '7']","['24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","['21', '25']","['9', '5']"
394,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['18', '20', '15', '7', '25']","['24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","['21', None]","['9', '5']"
394,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['20', '15', '7', '25']","['24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","['21', '18']","['9', '5']"
396,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['20', '15', '7', '25', '21']","['24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","[None, '18']","['9', '5']"
396,5 finished I/O → ready queue,io_to_ready,5,IO1,"['20', '15', '7', '25', '21', '5']","['24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","[None, '18']","['9', None]"
396,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['15', '7', '25', '21', '5']","['24', '10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","['20', '18']","['9', None]"
396,24 dispatched to IO1,dispatch_io,24,IO1,"['15', '7', '25', '21', '5']","['10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","['20', '18']","['9', '24']"
397,9 finished I/O → ready queue,io_to_ready,9,IO0,"['15', '7', '25', '21', '5', '9']","['10', '17', '19', '11', '22', '12', '4', '23', '14', '16']","['20', '18']","[None, '24']"
397,10 dispatched to IO0,dispatch_io,10,IO0,"['15', '7', '25', '21', '5', '9']","['17', '19', '11', '22', '12', '4', '23', '14', '16']","['20', '18']","['10', '24']"
399,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['15', '7', '25', '21', '5', '9', '18']","['17', '19', '11', '22', '12', '4', '23', '14', '16']","['20', None]","['10', '24']"
399,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['7', '25', '21', '5', '9', '18']","['17', '19', '11', '22', '12', '4', '23', '14', '16']","['20', '15']","['10', '24']"
401,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['7', '25', '21', '5', '9', '18', '20']","['17', '19', '11', '22', '12', '4', '23', '14', '16']","[None, '15']","['10', '24']"
401,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['25', '21', '5', '9', '18', '20']","['17', '19', '11', '22', '12', '4', '23', '14', '16']","['7', '15']","['10', '24']"
404,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['25', '21', '5', '9', '18', '20', '15']","['17', '19', '11', '22', '12', '4', '23', '14', '16']","['7', None]","['10', '24']"
404,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['21', '5', '9', '18', '20', '15']","['17', '19', '11', '22', '12', '4', '23', '14', '16']","['7', '25']","['10', '24']"
405,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['21', '5', '9', '18', '20', '15', '25']","['17', '19', '11', '22', '12', '4', '23', '14', '16']","['7', None]","['10', '24']"
405,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['5', '9', '18', '20', '15', '25']","['17', '19', '11', '22', '12', '4', '23', '14', '16']","['7', '21']","['10', '24']"
406,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['5', '9', '18', '20', '15', '25', '7']","['17', '19', '11', '22', '12', '4', '23', '14', '16']","[None, '21']","['10', '24']"
406,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['9', '18', '20', '15', '25', '7']","['17', '19', '11', '22', '12', '4', '23', '14', '16']","['5', '21']","['10', '24']"
410,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['9', '18', '20', '15', '25', '7', '21']","['17', '19', '11', '22', '12', '4', '23', '14', '16']","['5', None]","['10', '24']"
410,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['18', '20', '15', '25', '7', '21']","['17', '19', '11', '22', '12', '4', '23', '14', '16']","['5', '9']","['10', '24']"
411,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['18', '20', '15', '25', '7', '21', '5']","['17', '19', '11', '22', '12', '4', '23', '14', '16']","[None, '9']","['10', '24']"
411,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '15', '25', '7', '21', '5']","['17', '19', '11', '22', '12', '4', '23', '14', '16']","['18', '9']","['10', '24']"
413,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['20', '15', '25', '7', '21', '5', '18']","['17', '19', '11', '22', '12', '4', '23', '14', '16']","[None, '9']","['10', '24']"
413,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['15', '25', '7', '21', '5', '18']","['17', '19', '11', '22', '12', '4', '23', '14', '16']","['20', '9']","['10', '24']"
414,10 finished I/O → ready queue,io_to_ready,10,IO0,"['15', '25', '7', '21', '5', '18', '10']","['17', '19', '11', '22', '12', '4', '23', '14', '16']","['20', '9']","[None, '24']"
414,17 dispatched to IO0,dispatch_io,17,IO0,"['15', '25', '7', '21', '5', '18', '10']","['19', '11', '22', '12', '4', '23', '14', '16']","['20', '9']","['17', '24']"
415,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['15', '25', '7', '21', '5', '18', '10', '9']","['19', '11', '22', '12', '4', '23', '14', '16']","['20', None]","['17', '24']"
415,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['25', '7', '21', '5', '18', '10', '9']","['19', '11', '22', '12', '4', '23', '14', '16']","['20', '15']","['17', '24']"
417,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['25', '7', '21', '5', '18', '10', '9']","['19', '11', '22', '12', '4', '23', '14', '16', '20']","[None, '15']","['17', '24']"
417,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['25', '7', '21', '5', '18', '10', '9', '15']","['19', '11', '22', '12', '4', '23', '14', '16', '20']","[None, None]","['17', '24']"
417,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['7', '21', '5', '18', '10', '9', '15']","['19', '11', '22', '12', '4', '23', '14', '16', '20']","['25', None]","['17', '24']"
417,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['21', '5', '18', '10', '9', '15']","['19', '11', '22', '12', '4', '23', '14', '16', '20']","['25', '7']","['17', '24']"
421,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['21', '5', '18', '10', '9', '15', '7']","['19', '11', '22', '12', '4', '23', '14', '16', '20']","['25', None]","['17', '24']"
421,24 finished I/O → ready queue,io_to_ready,24,IO1,"['21', '5', '18', '10', '9', '15', '7', '24']","['19', '11', '22', '12', '4', '23', '14', '16', '20']","['25', None]","['17', None]"
421,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['5', '18', '10', '9', '15', '7', '24']","['19', '11', '22', '12', '4', '23', '14', '16', '20']","['25', '21']","['17', None]"
421,19 dispatched to IO1,dispatch_io,19,IO1,"['5', '18', '10', '9', '15', '7', '24']","['11', '22', '12', '4', '23', '14', '16', '20']","['25', '21']","['17', '19']"
422,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['5', '18', '10', '9', '15', '7', '24', '25']","['11', '22', '12', '4', '23', '14', '16', '20']","[None, '21']","['17', '19']"
422,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['5', '18', '10', '9', '15', '7', '24', '25', '21']","['11', '22', '12', '4', '23', '14', '16', '20']","[None, None]","['17', '19']"
422,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['18', '10', '9', '15', '7', '24', '25', '21']","['11', '22', '12', '4', '23', '14', '16', '20']","['5', None]","['17', '19']"
422,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['10', '9', '15', '7', '24', '25', '21']","['11', '22', '12', '4', '23', '14', '16', '20']","['5', '18']","['17', '19']"
424,5 finished all bursts,finished,5,CPU0,"['10', '9', '15', '7', '24', '25', '21']","['11', '22', '12', '4', '23', '14', '16', '20']","[None, '18']","['17', '19']"
424,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '15', '7', '24', '25', '21']","['11', '22', '12', '4', '23', '14', '16', '20']","['10', '18']","['17', '19']"
426,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['9', '15', '7', '24', '25', '21', '18']","['11', '22', '12', '4', '23', '14', '16', '20']","['10', None]","['17', '19']"
426,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['15', '7', '24', '25', '21', '18']","['11', '22', '12', '4', '23', '14', '16', '20']","['10', '9']","['17', '19']"
428,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['15', '7', '24', '25', '21', '18']","['11', '22', '12', '4', '23', '14', '16', '20', '10']","[None, '9']","['17', '19']"
428,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['7', '24', '25', '21', '18']","['11', '22', '12', '4', '23', '14', '16', '20', '10']","['15', '9']","['17', '19']"
430,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['7', '24', '25', '21', '18']","['11', '22', '12', '4', '23', '14', '16', '20', '10', '9']","['15', None]","['17', '19']"
430,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['24', '25', '21', '18']","['11', '22', '12', '4', '23', '14', '16', '20', '10', '9']","['15', '7']","['17', '19']"
431,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['24', '25', '21', '18']","['11', '22', '12', '4', '23', '14', '16', '20', '10', '9', '15']","[None, '7']","['17', '19']"
431,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['25', '21', '18']","['11', '22', '12', '4', '23', '14', '16', '20', '10', '9', '15']","['24', '7']","['17', '19']"
435,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['25', '21', '18', '7']","['11', '22', '12', '4', '23', '14', '16', '20', '10', '9', '15']","['24', None]","['17', '19']"
435,19 finished I/O → ready queue,io_to_ready,19,IO1,"['25', '21', '18', '7', '19']","['11', '22', '12', '4', '23', '14', '16', '20', '10', '9', '15']","['24', None]","['17', None]"
435,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['21', '18', '7', '19']","['11', '22', '12', '4', '23', '14', '16', '20', '10', '9', '15']","['24', '25']","['17', None]"
435,11 dispatched to IO1,dispatch_io,11,IO1,"['21', '18', '7', '19']","['22', '12', '4', '23', '14', '16', '20', '10', '9', '15']","['24', '25']","['17', '11']"
436,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['21', '18', '7', '19', '24']","['22', '12', '4', '23', '14', '16', '20', '10', '9', '15']","[None, '25']","['17', '11']"
436,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['18', '7', '19', '24']","['22', '12', '4', '23', '14', '16', '20', '10', '9', '15']","['21', '25']","['17', '11']"
440,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['18', '7', '19', '24', '25']","['22', '12', '4', '23', '14', '16', '20', '10', '9', '15']","['21', None]","['17', '11']"
440,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['7', '19', '24', '25']","['22', '12', '4', '23', '14', '16', '20', '10', '9', '15']","['21', '18']","['17', '11']"
441,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['7', '19', '24', '25', '21']","['22', '12', '4', '23', '14', '16', '20', '10', '9', '15']","[None, '18']","['17', '11']"
441,17 finished I/O → ready queue,io_to_ready,17,IO0,"['7', '19', '24', '25', '21', '17']","['22', '12', '4', '23', '14', '16', '20', '10', '9', '15']","[None, '18']","[None, '11']"
441,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['19', '24', '25', '21', '17']","['22', '12', '4', '23', '14', '16', '20', '10', '9', '15']","['7', '18']","[None, '11']"
441,22 dispatched to IO0,dispatch_io,22,IO0,"['19', '24', '25', '21', '17']","['12', '4', '23', '14', '16', '20', '10', '9', '15']","['7', '18']","['22', '11']"
444,18 finished all bursts,finished,18,CPU1,"['19', '24', '25', '21', '17']","['12', '4', '23', '14', '16', '20', '10', '9', '15']","['7', None]","['22', '11']"
444,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['24', '25', '21', '17']","['12', '4', '23', '14', '16', '20', '10', '9', '15']","['7', '19']","['22', '11']"
445,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['24', '25', '21', '17']","['12', '4', '23', '14', '16', '20', '10', '9', '15', '7']","[None, '19']","['22', '11']"
445,11 finished I/O → ready queue,io_to_ready,11,IO1,"['24', '25', '21', '17', '11']","['12', '4', '23', '14', '16', '20', '10', '9', '15', '7']","[None, '19']","['22', None]"
445,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['25', '21', '17', '11']","['12', '4', '23', '14', '16', '20', '10', '9', '15', '7']","['24', '19']","['22', None]"
445,12 dispatched to IO1,dispatch_io,12,IO1,"['25', '21', '17', '11']","['4', '23', '14', '16', '20', '10', '9', '15', '7']","['24', '19']","['22', '12']"
449,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['25', '21', '17', '11', '24']","['4', '23', '14', '16', '20', '10', '9', '15', '7']","[None, '19']","['22', '12']"
449,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['25', '21', '17', '11', '24', '19']","['4', '23', '14', '16', '20', '10', '9', '15', '7']","[None, None]","['22', '12']"
449,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['21', '17', '11', '24', '19']","['4', '23', '14', '16', '20', '10', '9', '15', '7']","['25', None]","['22', '12']"
449,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['17', '11', '24', '19']","['4', '23', '14', '16', '20', '10', '9', '15', '7']","['25', '21']","['22', '12']"
452,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['17', '11', '24', '19']","['4', '23', '14', '16', '20', '10', '9', '15', '7', '25']","[None, '21']","['22', '12']"
452,21 finished all bursts,finished,21,CPU1,"['17', '11', '24', '19']","['4', '23', '14', '16', '20', '10', '9', '15', '7', '25']","[None, None]","['22', '12']"
452,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['11', '24', '19']","['4', '23', '14', '16', '20', '10', '9', '15', '7', '25']","['17', None]","['22', '12']"
452,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['24', '19']","['4', '23', '14', '16', '20', '10', '9', '15', '7', '25']","['17', '11']","['22', '12']"
454,22 finished I/O → ready queue,io_to_ready,22,IO0,"['24', '19', '22']","['4', '23', '14', '16', '20', '10', '9', '15', '7', '25']","['17', '11']","[None, '12']"
454,4 dispatched to IO0,dispatch_io,4,IO0,"['24', '19', '22']","['23', '14', '16', '20', '10', '9', '15', '7', '25']","['17', '11']","['4', '12']"
455,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['24', '19', '22', '11']","['23', '14', '16', '20', '10', '9', '15', '7', '25']","['17', None]","['4', '12']"
455,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['19', '22', '11']","['23', '14', '16', '20', '10', '9', '15', '7', '25']","['17', '24']","['4', '12']"
457,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['19', '22', '11', '17']","['23', '14', '16', '20', '10', '9', '15', '7', '25']","[None, '24']","['4', '12']"
457,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['22', '11', '17']","['23', '14', '16', '20', '10', '9', '15', '7', '25']","['19', '24']","['4', '12']"
459,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['22', '11', '17']","['23', '14', '16', '20', '10', '9', '15', '7', '25', '19']","[None, '24']","['4', '12']"
459,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['11', '17']","['23', '14', '16', '20', '10', '9', '15', '7', '25', '19']","['22', '24']","['4', '12']"
460,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['11', '17', '24']","['23', '14', '16', '20', '10', '9', '15', '7', '25', '19']","['22', None]","['4', '12']"
460,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['17', '24']","['23', '14', '16', '20', '10', '9', '15', '7', '25', '19']","['22', '11']","['4', '12']"
463,11 finished all bursts,finished,11,CPU1,"['17', '24']","['23', '14', '16', '20', '10', '9', '15', '7', '25', '19']","['22', None]","['4', '12']"
463,17 dispatched to CPU1,dispatch_cpu,17,CPU1,['24'],"['23', '14', '16', '20', '10', '9', '15', '7', '25', '19']","['22', '17']","['4', '12']"
464,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['24', '22']","['23', '14', '16', '20', '10', '9', '15', '7', '25', '19']","[None, '17']","['4', '12']"
464,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['22'],"['23', '14', '16', '20', '10', '9', '15', '7', '25', '19']","['24', '17']","['4', '12']"
465,12 finished I/O → ready queue,io_to_ready,12,IO1,"['22', '12']","['23', '14', '16', '20', '10', '9', '15', '7', '25', '19']","['24', '17']","['4', None]"
465,23 dispatched to IO1,dispatch_io,23,IO1,"['22', '12']","['14', '16', '20', '10', '9', '15', '7', '25', '19']","['24', '17']","['4', '23']"
467,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['22', '12']","['14', '16', '20', '10', '9', '15', '7', '25', '19', '24']","[None, '17']","['4', '23']"
467,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['12'],"['14', '16', '20', '10', '9', '15', '7', '25', '19', '24']","['22', '17']","['4', '23']"
468,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['12', '17']","['14', '16', '20', '10', '9', '15', '7', '25', '19', '24']","['22', None]","['4', '23']"
468,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['17'],"['14', '16', '20', '10', '9', '15', '7', '25', '19', '24']","['22', '12']","['4', '23']"
472,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['17', '22']","['14', '16', '20', '10', '9', '15', '7', '25', '19', '24']","[None, '12']","['4', '23']"
472,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['22'],"['14', '16', '20', '10', '9', '15', '7', '25', '19', '24']","['17', '12']","['4', '23']"
473,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['22', '12']","['14', '16', '20', '10', '9', '15', '7', '25', '19', '24']","['17', None]","['4', '23']"
473,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['12'],"['14', '16', '20', '10', '9', '15', '7', '25', '19', '24']","['17', '22']","['4', '23']"
474,17 finished CPU → wait queue,cpu_to_io,17,CPU0,['12'],"['14', '16', '20', '10', '9', '15', '7', '25', '19', '24', '17']","[None, '22']","['4', '23']"
474,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['14', '16', '20', '10', '9', '15', '7', '25', '19', '24', '17']","['12', '22']","['4', '23']"
475,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['14', '16', '20', '10', '9', '15', '7', '25', '19', '24', '17', '12']","[None, '22']","['4', '23']"
477,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],"['14', '16', '20', '10', '9', '15', '7', '25', '19', '24', '17', '12']","[None, '22']","[None, '23']"
477,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['14', '16', '20', '10', '9', '15', '7', '25', '19', '24', '17', '12']","['4', '22']","[None, '23']"
477,14 dispatched to IO0,dispatch_io,14,IO0,[],"['16', '20', '10', '9', '15', '7', '25', '19', '24', '17', '12']","['4', '22']","['14', '23']"
478,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,['22'],"['16', '20', '10', '9', '15', '7', '25', '19', '24', '17', '12']","['4', None]","['14', '23']"
478,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['16', '20', '10', '9', '15', '7', '25', '19', '24', '17', '12']","['4', '22']","['14', '23']"
482,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['16', '20', '10', '9', '15', '7', '25', '19', '24', '17', '12']","[None, '22']","['14', '23']"
482,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['16', '20', '10', '9', '15', '7', '25', '19', '24', '17', '12']","['4', '22']","['14', '23']"
483,22 finished CPU → wait queue,cpu_to_io,22,CPU1,[],"['16', '20', '10', '9', '15', '7', '25', '19', '24', '17', '12', '22']","['4', None]","['14', '23']"
483,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],"['16', '20', '10', '9', '15', '7', '25', '19', '24', '17', '12', '22']","['4', None]","['14', None]"
483,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['16', '20', '10', '9', '15', '7', '25', '19', '24', '17', '12', '22']","['4', '23']","['14', None]"
483,16 dispatched to IO1,dispatch_io,16,IO1,[],"['20', '10', '9', '15', '7', '25', '19', '24', '17', '12', '22']","['4', '23']","['14', '16']"
485,4 finished CPU → wait queue,cpu_to_io,4,CPU0,[],"['20', '10', '9', '15', '7', '25', '19', '24', '17', '12', '22', '4']","[None, '23']","['14', '16']"
488,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['20', '10', '9', '15', '7', '25', '19', '24', '17', '12', '22', '4']","[None, None]","['14', '16']"
488,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '10', '9', '15', '7', '25', '19', '24', '17', '12', '22', '4']","['23', None]","['14', '16']"
492,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],"['20', '10', '9', '15', '7', '25', '19', '24', '17', '12', '22', '4']","['23', None]","[None, '16']"
492,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['20', '10', '9', '15', '7', '25', '19', '24', '17', '12', '22', '4']","['23', '14']","[None, '16']"
492,20 dispatched to IO0,dispatch_io,20,IO0,[],"['10', '9', '15', '7', '25', '19', '24', '17', '12', '22', '4']","['23', '14']","['20', '16']"
493,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['10', '9', '15', '7', '25', '19', '24', '17', '12', '22', '4', '23']","[None, '14']","['20', '16']"
497,14 finished CPU → wait queue,cpu_to_io,14,CPU1,[],"['10', '9', '15', '7', '25', '19', '24', '17', '12', '22', '4', '23', '14']","[None, None]","['20', '16']"
511,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['10', '9', '15', '7', '25', '19', '24', '17', '12', '22', '4', '23', '14']","[None, None]","[None, '16']"
511,16 finished I/O → ready queue,io_to_ready,16,IO1,"['20', '16']","['10', '9', '15', '7', '25', '19', '24', '17', '12', '22', '4', '23', '14']","[None, None]","[None, None]"
511,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['16'],"['10', '9', '15', '7', '25', '19', '24', '17', '12', '22', '4', '23', '14']","['20', None]","[None, None]"
511,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['10', '9', '15', '7', '25', '19', '24', '17', '12', '22', '4', '23', '14']","['20', '16']","[None, None]"
511,10 dispatched to IO0,dispatch_io,10,IO0,[],"['9', '15', '7', '25', '19', '24', '17', '12', '22', '4', '23', '14']","['20', '16']","['10', None]"
511,9 dispatched to IO1,dispatch_io,9,IO1,[],"['15', '7', '25', '19', '24', '17', '12', '22', '4', '23', '14']","['20', '16']","['10', '9']"
513,20 finished all bursts,finished,20,CPU0,[],"['15', '7', '25', '19', '24', '17', '12', '22', '4', '23', '14']","[None, '16']","['10', '9']"
516,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,['16'],"['15', '7', '25', '19', '24', '17', '12', '22', '4', '23', '14']","[None, None]","['10', '9']"
516,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['15', '7', '25', '19', '24', '17', '12', '22', '4', '23', '14']","['16', None]","['10', '9']"
520,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['15', '7', '25', '19', '24', '17', '12', '22', '4', '23', '14', '16']","[None, None]","['10', '9']"
523,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['15', '7', '25', '19', '24', '17', '12', '22', '4', '23', '14', '16']","[None, None]","[None, '9']"
523,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['15', '7', '25', '19', '24', '17', '12', '22', '4', '23', '14', '16']","['10', None]","[None, '9']"
523,15 dispatched to IO0,dispatch_io,15,IO0,[],"['7', '25', '19', '24', '17', '12', '22', '4', '23', '14', '16']","['10', None]","['15', '9']"
526,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['7', '25', '19', '24', '17', '12', '22', '4', '23', '14', '16', '10']","[None, None]","['15', '9']"
535,9 finished I/O → ready queue,io_to_ready,9,IO1,['9'],"['7', '25', '19', '24', '17', '12', '22', '4', '23', '14', '16', '10']","[None, None]","['15', None]"
535,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['7', '25', '19', '24', '17', '12', '22', '4', '23', '14', '16', '10']","['9', None]","['15', None]"
535,7 dispatched to IO1,dispatch_io,7,IO1,[],"['25', '19', '24', '17', '12', '22', '4', '23', '14', '16', '10']","['9', None]","['15', '7']"
539,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['25', '19', '24', '17', '12', '22', '4', '23', '14', '16', '10']","['9', None]","[None, '7']"
539,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['25', '19', '24', '17', '12', '22', '4', '23', '14', '16', '10']","['9', '15']","[None, '7']"
539,25 dispatched to IO0,dispatch_io,25,IO0,[],"['19', '24', '17', '12', '22', '4', '23', '14', '16', '10']","['9', '15']","['25', '7']"
540,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['19', '24', '17', '12', '22', '4', '23', '14', '16', '10']","[None, '15']","['25', '7']"
540,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['19', '24', '17', '12', '22', '4', '23', '14', '16', '10']","['9', '15']","['25', '7']"
541,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['19', '24', '17', '12', '22', '4', '23', '14', '16', '10', '9']","[None, '15']","['25', '7']"
544,15 finished CPU → wait queue,cpu_to_io,15,CPU1,[],"['19', '24', '17', '12', '22', '4', '23', '14', '16', '10', '9', '15']","[None, None]","['25', '7']"
558,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['19', '24', '17', '12', '22', '4', '23', '14', '16', '10', '9', '15']","[None, None]","[None, '7']"
558,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['19', '24', '17', '12', '22', '4', '23', '14', '16', '10', '9', '15']","['25', None]","[None, '7']"
558,19 dispatched to IO0,dispatch_io,19,IO0,[],"['24', '17', '12', '22', '4', '23', '14', '16', '10', '9', '15']","['25', None]","['19', '7']"
561,7 finished I/O → ready queue,io_to_ready,7,IO1,['7'],"['24', '17', '12', '22', '4', '23', '14', '16', '10', '9', '15']","['25', None]","['19', None]"
561,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['24', '17', '12', '22', '4', '23', '14', '16', '10', '9', '15']","['25', '7']","['19', None]"
561,24 dispatched to IO1,dispatch_io,24,IO1,[],"['17', '12', '22', '4', '23', '14', '16', '10', '9', '15']","['25', '7']","['19', '24']"
563,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['17', '12', '22', '4', '23', '14', '16', '10', '9', '15']","[None, '7']","['19', '24']"
563,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['17', '12', '22', '4', '23', '14', '16', '10', '9', '15']","['25', '7']","['19', '24']"
565,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['17', '12', '22', '4', '23', '14', '16', '10', '9', '15']","[None, '7']","['19', '24']"
565,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['17', '12', '22', '4', '23', '14', '16', '10', '9', '15']","['25', '7']","['19', '24']"
566,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['17', '12', '22', '4', '23', '14', '16', '10', '9', '15']","['25', None]","['19', '24']"
566,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['17', '12', '22', '4', '23', '14', '16', '10', '9', '15']","['25', '7']","['19', '24']"
568,7 finished CPU → wait queue,cpu_to_io,7,CPU1,[],"['17', '12', '22', '4', '23', '14', '16', '10', '9', '15', '7']","['25', None]","['19', '24']"
569,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['17', '12', '22', '4', '23', '14', '16', '10', '9', '15', '7', '25']","[None, None]","['19', '24']"
575,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['17', '12', '22', '4', '23', '14', '16', '10', '9', '15', '7', '25']","[None, None]","[None, '24']"
575,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['17', '12', '22', '4', '23', '14', '16', '10', '9', '15', '7', '25']","['19', None]","[None, '24']"
575,17 dispatched to IO0,dispatch_io,17,IO0,[],"['12', '22', '4', '23', '14', '16', '10', '9', '15', '7', '25']","['19', None]","['17', '24']"
578,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['12', '22', '4', '23', '14', '16', '10', '9', '15', '7', '25', '19']","[None, None]","['17', '24']"
583,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],"['12', '22', '4', '23', '14', '16', '10', '9', '15', '7', '25', '19']","[None, None]","['17', None]"
583,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['12', '22', '4', '23', '14', '16', '10', '9', '15', '7', '25', '19']","['24', None]","['17', None]"
583,12 dispatched to IO1,dispatch_io,12,IO1,[],"['22', '4', '23', '14', '16', '10', '9', '15', '7', '25', '19']","['24', None]","['17', '12']"
588,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['22', '4', '23', '14', '16', '10', '9', '15', '7', '25', '19']","[None, None]","['17', '12']"
588,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['22', '4', '23', '14', '16', '10', '9', '15', '7', '25', '19']","['24', None]","['17', '12']"
593,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['22', '4', '23', '14', '16', '10', '9', '15', '7', '25', '19']","[None, None]","['17', '12']"
593,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['22', '4', '23', '14', '16', '10', '9', '15', '7', '25', '19']","['24', None]","['17', '12']"
594,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['22', '4', '23', '14', '16', '10', '9', '15', '7', '25', '19', '24']","[None, None]","['17', '12']"
608,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],"['22', '4', '23', '14', '16', '10', '9', '15', '7', '25', '19', '24']","[None, None]","['17', None]"
608,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['22', '4', '23', '14', '16', '10', '9', '15', '7', '25', '19', '24']","['12', None]","['17', None]"
608,22 dispatched to IO1,dispatch_io,22,IO1,[],"['4', '23', '14', '16', '10', '9', '15', '7', '25', '19', '24']","['12', None]","['17', '22']"
609,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['4', '23', '14', '16', '10', '9', '15', '7', '25', '19', '24']","['12', None]","[None, '22']"
609,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['4', '23', '14', '16', '10', '9', '15', '7', '25', '19', '24']","['12', '17']","[None, '22']"
609,4 dispatched to IO0,dispatch_io,4,IO0,[],"['23', '14', '16', '10', '9', '15', '7', '25', '19', '24']","['12', '17']","['4', '22']"
610,17 finished CPU → wait queue,cpu_to_io,17,CPU1,[],"['23', '14', '16', '10', '9', '15', '7', '25', '19', '24', '17']","['12', None]","['4', '22']"
613,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['23', '14', '16', '10', '9', '15', '7', '25', '19', '24', '17']","[None, None]","['4', '22']"
613,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['23', '14', '16', '10', '9', '15', '7', '25', '19', '24', '17']","['12', None]","['4', '22']"
617,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['23', '14', '16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","[None, None]","['4', '22']"
622,22 finished I/O → ready queue,io_to_ready,22,IO1,['22'],"['23', '14', '16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","[None, None]","['4', None]"
622,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '14', '16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","['22', None]","['4', None]"
622,23 dispatched to IO1,dispatch_io,23,IO1,[],"['14', '16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","['22', None]","['4', '23']"
623,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['14', '16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","[None, None]","['4', '23']"
623,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['14', '16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","['22', None]","['4', '23']"
628,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['14', '16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","[None, None]","['4', '23']"
628,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['14', '16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","['22', None]","['4', '23']"
633,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['14', '16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","[None, None]","['4', '23']"
633,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['14', '16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","['22', None]","['4', '23']"
638,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['14', '16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","[None, None]","['4', '23']"
638,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['14', '16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","['22', None]","['4', '23']"
639,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['14', '16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","[None, None]","['4', '23']"
639,4 finished I/O → ready queue,io_to_ready,4,IO0,"['22', '4']","['14', '16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","[None, None]","[None, '23']"
639,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['4'],"['14', '16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","['22', None]","[None, '23']"
639,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['14', '16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","['22', '4']","[None, '23']"
639,14 dispatched to IO0,dispatch_io,14,IO0,[],"['16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","['22', '4']","['14', '23']"
642,4 finished all bursts,finished,4,CPU1,[],"['16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","['22', None]","['14', '23']"
644,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","[None, None]","['14', '23']"
644,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","['22', None]","['14', '23']"
647,22 finished all bursts,finished,22,CPU0,[],"['16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","[None, None]","['14', '23']"
655,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],"['16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","[None, None]","['14', None]"
655,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['16', '10', '9', '15', '7', '25', '19', '24', '17', '12']","['23', None]","['14', None]"
655,16 dispatched to IO1,dispatch_io,16,IO1,[],"['10', '9', '15', '7', '25', '19', '24', '17', '12']","['23', None]","['14', '16']"
658,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],"['10', '9', '15', '7', '25', '19', '24', '17', '12']","['23', None]","[None, '16']"
658,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['10', '9', '15', '7', '25', '19', '24', '17', '12']","['23', '14']","[None, '16']"
658,10 dispatched to IO0,dispatch_io,10,IO0,[],"['9', '15', '7', '25', '19', '24', '17', '12']","['23', '14']","['10', '16']"
660,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['9', '15', '7', '25', '19', '24', '17', '12']","[None, '14']","['10', '16']"
660,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['9', '15', '7', '25', '19', '24', '17', '12']","['23', '14']","['10', '16']"
663,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,['14'],"['9', '15', '7', '25', '19', '24', '17', '12']","['23', None]","['10', '16']"
663,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['9', '15', '7', '25', '19', '24', '17', '12']","['23', '14']","['10', '16']"
664,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['9', '15', '7', '25', '19', '24', '17', '12', '23']","[None, '14']","['10', '16']"
666,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,['14'],"['9', '15', '7', '25', '19', '24', '17', '12', '23']","[None, None]","['10', '16']"
666,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['9', '15', '7', '25', '19', '24', '17', '12', '23']","['14', None]","['10', '16']"
671,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['9', '15', '7', '25', '19', '24', '17', '12', '23']","[None, None]","['10', '16']"
671,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['9', '15', '7', '25', '19', '24', '17', '12', '23']","['14', None]","['10', '16']"
672,14 finished CPU → wait queue,cpu_to_io,14,CPU0,[],"['9', '15', '7', '25', '19', '24', '17', '12', '23', '14']","[None, None]","['10', '16']"
673,16 finished I/O → ready queue,io_to_ready,16,IO1,['16'],"['9', '15', '7', '25', '19', '24', '17', '12', '23', '14']","[None, None]","['10', None]"
673,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['9', '15', '7', '25', '19', '24', '17', '12', '23', '14']","['16', None]","['10', None]"
673,9 dispatched to IO1,dispatch_io,9,IO1,[],"['15', '7', '25', '19', '24', '17', '12', '23', '14']","['16', None]","['10', '9']"
678,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['15', '7', '25', '19', '24', '17', '12', '23', '14', '16']","[None, None]","['10', '9']"
681,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['15', '7', '25', '19', '24', '17', '12', '23', '14', '16']","[None, None]","[None, '9']"
681,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['15', '7', '25', '19', '24', '17', '12', '23', '14', '16']","['10', None]","[None, '9']"
681,15 dispatched to IO0,dispatch_io,15,IO0,[],"['7', '25', '19', '24', '17', '12', '23', '14', '16']","['10', None]","['15', '9']"
686,10 finished all bursts,finished,10,CPU0,[],"['7', '25', '19', '24', '17', '12', '23', '14', '16']","[None, None]","['15', '9']"
687,9 finished I/O → ready queue,io_to_ready,9,IO1,['9'],"['7', '25', '19', '24', '17', '12', '23', '14', '16']","[None, None]","['15', None]"
687,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['7', '25', '19', '24', '17', '12', '23', '14', '16']","['9', None]","['15', None]"
687,7 dispatched to IO1,dispatch_io,7,IO1,[],"['25', '19', '24', '17', '12', '23', '14', '16']","['9', None]","['15', '7']"
692,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['25', '19', '24', '17', '12', '23', '14', '16']","[None, None]","['15', '7']"
692,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['25', '19', '24', '17', '12', '23', '14', '16']","['9', None]","['15', '7']"
693,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['25', '19', '24', '17', '12', '23', '14', '16']","['9', None]","[None, '7']"
693,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['25', '19', '24', '17', '12', '23', '14', '16']","['9', '15']","[None, '7']"
693,25 dispatched to IO0,dispatch_io,25,IO0,[],"['19', '24', '17', '12', '23', '14', '16']","['9', '15']","['25', '7']"
697,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['19', '24', '17', '12', '23', '14', '16']","[None, '15']","['25', '7']"
697,15 finished CPU → wait queue,cpu_to_io,15,CPU1,['9'],"['19', '24', '17', '12', '23', '14', '16', '15']","[None, None]","['25', '7']"
697,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['19', '24', '17', '12', '23', '14', '16', '15']","['9', None]","['25', '7']"
700,7 finished I/O → ready queue,io_to_ready,7,IO1,['7'],"['19', '24', '17', '12', '23', '14', '16', '15']","['9', None]","['25', None]"
700,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['19', '24', '17', '12', '23', '14', '16', '15']","['9', '7']","['25', None]"
700,19 dispatched to IO1,dispatch_io,19,IO1,[],"['24', '17', '12', '23', '14', '16', '15']","['9', '7']","['25', '19']"
701,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],"['24', '17', '12', '23', '14', '16', '15']","[None, '7']","['25', '19']"
701,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '17', '12', '23', '14', '16', '15']","['9', '7']","['25', '19']"
705,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['24', '17', '12', '23', '14', '16', '15']","['9', None]","['25', '19']"
705,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['24', '17', '12', '23', '14', '16', '15']","['9', '7']","['25', '19']"
706,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '17', '12', '23', '14', '16', '15']","[None, '7']","['25', '19']"
706,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '17', '12', '23', '14', '16', '15']","['9', '7']","['25', '19']"
707,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,['7'],"['24', '17', '12', '23', '14', '16', '15']","['9', None]","['25', '19']"
707,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['24', '17', '12', '23', '14', '16', '15']","['9', '7']","['25', '19']"
711,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['24', '17', '12', '23', '14', '16', '15']","[None, '7']","['25', '19']"
711,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['24', '17', '12', '23', '14', '16', '15']","['9', '7']","['25', '19']"
712,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['24', '17', '12', '23', '14', '16', '15']","['9', None]","['25', '19']"
712,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['24', '17', '12', '23', '14', '16', '15']","['9', '7']","['25', '19']"
713,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['24', '17', '12', '23', '14', '16', '15', '9']","[None, '7']","['25', '19']"
714,19 finished I/O → ready queue,io_to_ready,19,IO1,['19'],"['24', '17', '12', '23', '14', '16', '15', '9']","[None, '7']","['25', None]"
714,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['24', '17', '12', '23', '14', '16', '15', '9']","['19', '7']","['25', None]"
714,24 dispatched to IO1,dispatch_io,24,IO1,[],"['17', '12', '23', '14', '16', '15', '9']","['19', '7']","['25', '24']"
717,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['17', '12', '23', '14', '16', '15', '9']","['19', None]","['25', '24']"
717,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['17', '12', '23', '14', '16', '15', '9']","['19', '7']","['25', '24']"
719,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['17', '12', '23', '14', '16', '15', '9']","[None, '7']","['25', '24']"
719,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['17', '12', '23', '14', '16', '15', '9']","['19', '7']","['25', '24']"
720,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['17', '12', '23', '14', '16', '15', '9']","['19', '7']","[None, '24']"
720,17 dispatched to IO0,dispatch_io,17,IO0,['25'],"['12', '23', '14', '16', '15', '9']","['19', '7']","['17', '24']"
721,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['25', '19']","['12', '23', '14', '16', '15', '9']","[None, '7']","['17', '24']"
721,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['19'],"['12', '23', '14', '16', '15', '9']","['25', '7']","['17', '24']"
722,7 finished CPU → wait queue,cpu_to_io,7,CPU1,['19'],"['12', '23', '14', '16', '15', '9', '7']","['25', None]","['17', '24']"
722,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['12', '23', '14', '16', '15', '9', '7']","['25', '19']","['17', '24']"
725,19 finished CPU → wait queue,cpu_to_io,19,CPU1,[],"['12', '23', '14', '16', '15', '9', '7', '19']","['25', None]","['17', '24']"
726,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['12', '23', '14', '16', '15', '9', '7', '19']","[None, None]","['17', '24']"
726,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['12', '23', '14', '16', '15', '9', '7', '19']","['25', None]","['17', '24']"
729,25 finished all bursts,finished,25,CPU0,[],"['12', '23', '14', '16', '15', '9', '7', '19']","[None, None]","['17', '24']"
733,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],"['12', '23', '14', '16', '15', '9', '7', '19']","[None, None]","['17', None]"
733,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['12', '23', '14', '16', '15', '9', '7', '19']","['24', None]","['17', None]"
733,12 dispatched to IO1,dispatch_io,12,IO1,[],"['23', '14', '16', '15', '9', '7', '19']","['24', None]","['17', '12']"
735,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['23', '14', '16', '15', '9', '7', '19']","['24', None]","[None, '12']"
735,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['23', '14', '16', '15', '9', '7', '19']","['24', '17']","[None, '12']"
735,23 dispatched to IO0,dispatch_io,23,IO0,[],"['14', '16', '15', '9', '7', '19']","['24', '17']","['23', '12']"
738,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['14', '16', '15', '9', '7', '19']","[None, '17']","['23', '12']"
738,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['14', '16', '15', '9', '7', '19']","['24', '17']","['23', '12']"
740,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['14', '16', '15', '9', '7', '19']","['24', None]","['23', '12']"
740,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['14', '16', '15', '9', '7', '19']","['24', '17']","['23', '12']"
741,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['14', '16', '15', '9', '7', '19', '24']","[None, '17']","['23', '12']"
745,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['14', '16', '15', '9', '7', '19', '24']","[None, None]","['23', '12']"
745,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '16', '15', '9', '7', '19', '24']","['17', None]","['23', '12']"
747,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],"['14', '16', '15', '9', '7', '19', '24']","['17', None]","['23', None]"
747,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['14', '16', '15', '9', '7', '19', '24']","['17', '12']","['23', None]"
747,14 dispatched to IO1,dispatch_io,14,IO1,[],"['16', '15', '9', '7', '19', '24']","['17', '12']","['23', '14']"
748,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['16', '15', '9', '7', '19', '24', '17']","[None, '12']","['23', '14']"
749,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['16', '15', '9', '7', '19', '24', '17']","[None, '12']","[None, '14']"
749,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['16', '15', '9', '7', '19', '24', '17']","['23', '12']","[None, '14']"
749,16 dispatched to IO0,dispatch_io,16,IO0,[],"['15', '9', '7', '19', '24', '17']","['23', '12']","['16', '14']"
752,12 finished CPU → wait queue,cpu_to_io,12,CPU1,[],"['15', '9', '7', '19', '24', '17', '12']","['23', None]","['16', '14']"
754,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['15', '9', '7', '19', '24', '17', '12']","[None, None]","['16', '14']"
754,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['15', '9', '7', '19', '24', '17', '12']","['23', None]","['16', '14']"
759,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,['23'],"['15', '9', '7', '19', '24', '17', '12']","[None, None]","['16', '14']"
759,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['15', '9', '7', '19', '24', '17', '12']","['23', None]","['16', '14']"
762,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['15', '9', '7', '19', '24', '17', '12', '23']","[None, None]","['16', '14']"
765,14 finished I/O → ready queue,io_to_ready,14,IO1,['14'],"['15', '9', '7', '19', '24', '17', '12', '23']","[None, None]","['16', None]"
765,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['15', '9', '7', '19', '24', '17', '12', '23']","['14', None]","['16', None]"
765,15 dispatched to IO1,dispatch_io,15,IO1,[],"['9', '7', '19', '24', '17', '12', '23']","['14', None]","['16', '15']"
766,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['9', '7', '19', '24', '17', '12', '23']","['14', None]","[None, '15']"
766,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['9', '7', '19', '24', '17', '12', '23']","['14', '16']","[None, '15']"
766,9 dispatched to IO0,dispatch_io,9,IO0,[],"['7', '19', '24', '17', '12', '23']","['14', '16']","['9', '15']"
767,14 finished all bursts,finished,14,CPU0,[],"['7', '19', '24', '17', '12', '23']","[None, '16']","['9', '15']"
771,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,['16'],"['7', '19', '24', '17', '12', '23']","[None, None]","['9', '15']"
771,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '19', '24', '17', '12', '23']","['16', None]","['9', '15']"
776,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '19', '24', '17', '12', '23']","[None, None]","['9', '15']"
776,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '19', '24', '17', '12', '23']","['16', None]","['9', '15']"
777,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['7', '19', '24', '17', '12', '23']","[None, None]","['9', '15']"
777,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '19', '24', '17', '12', '23']","['16', None]","['9', '15']"
782,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '19', '24', '17', '12', '23']","[None, None]","['9', '15']"
782,9 finished I/O → ready queue,io_to_ready,9,IO0,"['16', '9']","['7', '19', '24', '17', '12', '23']","[None, None]","[None, '15']"
782,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['9'],"['7', '19', '24', '17', '12', '23']","['16', None]","[None, '15']"
782,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['7', '19', '24', '17', '12', '23']","['16', '9']","[None, '15']"
782,7 dispatched to IO0,dispatch_io,7,IO0,[],"['19', '24', '17', '12', '23']","['16', '9']","['7', '15']"
787,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['19', '24', '17', '12', '23']","[None, '9']","['7', '15']"
787,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['16', '9']","['19', '24', '17', '12', '23']","[None, None]","['7', '15']"
787,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['9'],"['19', '24', '17', '12', '23']","['16', None]","['7', '15']"
787,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['19', '24', '17', '12', '23']","['16', '9']","['7', '15']"
788,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,['9'],"['19', '24', '17', '12', '23']","['16', None]","['7', '15']"
788,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['19', '24', '17', '12', '23']","['16', '9']","['7', '15']"
789,15 finished I/O → ready queue,io_to_ready,15,IO1,['15'],"['19', '24', '17', '12', '23']","['16', '9']","['7', None]"
789,19 dispatched to IO1,dispatch_io,19,IO1,['15'],"['24', '17', '12', '23']","['16', '9']","['7', '19']"
791,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['15', '16']","['24', '17', '12', '23']","[None, '9']","['7', '19']"
791,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['16'],"['24', '17', '12', '23']","['15', '9']","['7', '19']"
792,9 finished all bursts,finished,9,CPU1,['16'],"['24', '17', '12', '23']","['15', None]","['7', '19']"
792,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['24', '17', '12', '23']","['15', '16']","['7', '19']"
796,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['24', '17', '12', '23']","[None, '16']","['7', '19']"
796,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['24', '17', '12', '23']","['15', '16']","['7', '19']"
797,15 finished all bursts,finished,15,CPU0,[],"['24', '17', '12', '23']","[None, '16']","['7', '19']"
797,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,['16'],"['24', '17', '12', '23']","[None, None]","['7', '19']"
797,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '17', '12', '23']","['16', None]","['7', '19']"
802,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['24', '17', '12', '23']","[None, None]","['7', '19']"
802,7 finished all bursts,finished,7,IO0,['16'],"['24', '17', '12', '23']","[None, None]","[None, '19']"
802,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '17', '12', '23']","['16', None]","[None, '19']"
802,24 dispatched to IO0,dispatch_io,24,IO0,[],"['17', '12', '23']","['16', None]","['24', '19']"
804,16 finished all bursts,finished,16,CPU0,[],"['17', '12', '23']","[None, None]","['24', '19']"
804,19 finished I/O → ready queue,io_to_ready,19,IO1,['19'],"['17', '12', '23']","[None, None]","['24', None]"
804,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['17', '12', '23']","['19', None]","['24', None]"
804,17 dispatched to IO1,dispatch_io,17,IO1,[],"['12', '23']","['19', None]","['24', '17']"
809,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['12', '23']","[None, None]","['24', '17']"
809,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['12', '23']","['19', None]","['24', '17']"
810,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,['19'],"['12', '23']","[None, None]","['24', '17']"
810,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['12', '23']","['19', None]","['24', '17']"
815,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['12', '23']","[None, None]","['24', '17']"
815,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['12', '23']","['19', None]","['24', '17']"
820,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['12', '23', '19']","[None, None]","['24', '17']"
820,17 finished I/O → ready queue,io_to_ready,17,IO1,['17'],"['12', '23', '19']","[None, None]","['24', None]"
820,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['12', '23', '19']","['17', None]","['24', None]"
820,12 dispatched to IO1,dispatch_io,12,IO1,[],"['23', '19']","['17', None]","['24', '12']"
823,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['23', '19']","['17', None]","[None, '12']"
823,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['23', '19']","['17', '24']","[None, '12']"
823,23 dispatched to IO0,dispatch_io,23,IO0,[],['19'],"['17', '24']","['23', '12']"
825,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['19'],"[None, '24']","['23', '12']"
825,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['19'],"['17', '24']","['23', '12']"
828,24 finished CPU → wait queue,cpu_to_io,24,CPU1,[],"['19', '24']","['17', None]","['23', '12']"
830,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['19', '24']","[None, None]","['23', '12']"
830,23 finished I/O → ready queue,io_to_ready,23,IO0,"['17', '23']","['19', '24']","[None, None]","[None, '12']"
830,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['23'],"['19', '24']","['17', None]","[None, '12']"
830,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['19', '24']","['17', '23']","[None, '12']"
830,19 dispatched to IO0,dispatch_io,19,IO0,[],['24'],"['17', '23']","['19', '12']"
832,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['24', '17']","[None, '23']","['19', '12']"
835,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['24', '17']","[None, None]","['19', '12']"
835,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['24', '17']","['23', None]","['19', '12']"
839,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['24', '17', '23']","[None, None]","['19', '12']"
840,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],"['24', '17', '23']","[None, None]","['19', None]"
840,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['24', '17', '23']","['12', None]","['19', None]"
840,24 dispatched to IO1,dispatch_io,24,IO1,[],"['17', '23']","['12', None]","['19', '24']"
845,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '23']","[None, None]","['19', '24']"
845,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '23']","['12', None]","['19', '24']"
848,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['17', '23', '12']","[None, None]","['19', '24']"
850,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['17', '23', '12']","[None, None]","[None, '24']"
850,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['17', '23', '12']","['19', None]","[None, '24']"
850,17 dispatched to IO0,dispatch_io,17,IO0,[],"['23', '12']","['19', None]","['17', '24']"
851,19 finished all bursts,finished,19,CPU0,[],"['23', '12']","[None, None]","['17', '24']"
864,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],"['23', '12']","[None, None]","['17', None]"
864,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['23', '12']","['24', None]","['17', None]"
864,23 dispatched to IO1,dispatch_io,23,IO1,[],['12'],"['24', None]","['17', '23']"
867,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],['12'],"[None, None]","['17', '23']"
867,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['12'],"['24', None]","['17', '23']"
870,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],['12'],"['24', None]","[None, '23']"
870,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],['12'],"['24', '17']","[None, '23']"
870,12 dispatched to IO0,dispatch_io,12,IO0,[],[],"['24', '17']","['12', '23']"
871,24 finished all bursts,finished,24,CPU0,[],[],"[None, '17']","['12', '23']"
875,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],[],"[None, None]","['12', '23']"
875,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","['12', '23']"
880,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","['12', '23']"
880,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","['12', '23']"
881,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],[],"['17', None]","['12', None]"
881,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],[],"['17', '23']","['12', None]"
884,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],[],"[None, '23']","['12', None]"
884,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', '23']","['12', None]"
886,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],[],"['17', None]","['12', None]"
886,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],[],"['17', '23']","['12', None]"
889,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, '23']","['12', None]"
889,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['17', '23']",[],"[None, None]","['12', None]"
889,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['23'],[],"['17', None]","['12', None]"
889,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],[],"['17', '23']","['12', None]"
894,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, '23']","['12', None]"
894,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['17', '23']",[],"[None, None]","['12', None]"
894,12 finished I/O → ready queue,io_to_ready,12,IO0,"['17', '23', '12']",[],"[None, None]","[None, None]"
894,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['23', '12']",[],"['17', None]","[None, None]"
894,23 dispatched to CPU1,dispatch_cpu,23,CPU1,['12'],[],"['17', '23']","[None, None]"
895,17 finished CPU → wait queue,cpu_to_io,17,CPU0,['12'],['17'],"[None, '23']","[None, None]"
895,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],['17'],"['12', '23']","[None, None]"
895,17 dispatched to IO0,dispatch_io,17,IO0,[],[],"['12', '23']","['17', None]"
899,23 finished CPU → wait queue,cpu_to_io,23,CPU1,[],['23'],"['12', None]","['17', None]"
899,23 dispatched to IO1,dispatch_io,23,IO1,[],[],"['12', None]","['17', '23']"
900,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],[],"[None, None]","['17', '23']"
900,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],[],"['12', None]","['17', '23']"
902,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],['12'],"[None, None]","['17', '23']"
918,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],['12'],"[None, None]","[None, '23']"
918,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['12'],"['17', None]","[None, '23']"
918,12 dispatched to IO0,dispatch_io,12,IO0,[],[],"['17', None]","['12', '23']"
920,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],[],"['17', None]","['12', None]"
920,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],[],"['17', '23']","['12', None]"
923,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, '23']","['12', None]"
923,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', '23']","['12', None]"
925,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],[],"['17', None]","['12', None]"
925,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],[],"['17', '23']","['12', None]"
927,23 finished all bursts,finished,23,CPU1,[],[],"['17', None]","['12', None]"
928,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","['12', None]"
928,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","['12', None]"
932,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],[],"[None, None]","['12', None]"
932,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","['12', None]"
937,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","['12', None]"
937,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","['12', None]"
938,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],[],"['17', None]","[None, None]"
938,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],[],"['17', '12']","[None, None]"
940,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],['17'],"[None, '12']","[None, None]"
940,17 dispatched to IO0,dispatch_io,17,IO0,[],[],"[None, '12']","['17', None]"
943,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],[],"[None, None]","['17', None]"
943,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],[],"['12', None]","['17', None]"
947,12 finished all bursts,finished,12,CPU0,[],[],"[None, None]","['17', None]"
955,17 finished all bursts,finished,17,IO0,[],[],"[None, None]","[None, None]"
