Source Block: hdl/library/axi_dmac/src_axi_stream.v@82:92@HdlStmAssign
  input [BEATS_PER_BURST_WIDTH-1:0] req_last_burst_length,
  input req_sync_transfer_start,
  input req_xlast
);

assign enabled = enable;

data_mover # (
  .ID_WIDTH(ID_WIDTH),
  .DATA_WIDTH(S_AXIS_DATA_WIDTH),
  .BEATS_PER_BURST_WIDTH(BEATS_PER_BURST_WIDTH),

Diff Content:
- 87 assign enabled = enable;
+ 87   assign enabled = enable;

Clone Blocks:
