// Seed: 343996084
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  assign id_3 = id_1;
  wire id_5 = id_3;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input  tri   id_0,
    output tri   id_1,
    output tri1  id_2,
    input  wor   id_3,
    input  tri   id_4,
    input  tri1  id_5,
    input  uwire id_6,
    input  uwire id_7,
    output wor   id_8,
    output tri0  id_9,
    input  tri   id_10,
    input  tri1  id_11,
    input  tri1  id_12,
    input  wire  id_13,
    input  wor   id_14,
    output wor   id_15
);
  assign id_1 = id_14;
  supply0 id_17, id_18 = 1;
  module_0(
      id_18, id_17
  );
endmodule
