<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6700/ip/hpm_pcfg_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6700_2ip_2hpm__pcfg__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_pcfg_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6700_2ip_2hpm__pcfg__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_PCFG_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_PCFG_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __RW uint32_t BANDGAP;                     <span class="comment">/* 0x0: BANGGAP control */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    __RW uint32_t LDO1P1;                      <span class="comment">/* 0x4: 1V LDO config */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    __RW uint32_t LDO2P5;                      <span class="comment">/* 0x8: 2.5V LDO config */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>    __R  uint8_t  RESERVED0[4];                <span class="comment">/* 0xC - 0xF: Reserved */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    __RW uint32_t DCDC_MODE;                   <span class="comment">/* 0x10: DCDC mode select */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    __RW uint32_t DCDC_LPMODE;                 <span class="comment">/* 0x14: DCDC low power mode */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    __RW uint32_t DCDC_PROT;                   <span class="comment">/* 0x18: DCDC protection */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>    __RW uint32_t DCDC_CURRENT;                <span class="comment">/* 0x1C: DCDC current estimation */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    __RW uint32_t DCDC_ADVMODE;                <span class="comment">/* 0x20: DCDC advance setting */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    __RW uint32_t DCDC_ADVPARAM;               <span class="comment">/* 0x24: DCDC advance parameter */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>    __RW uint32_t DCDC_MISC;                   <span class="comment">/* 0x28: DCDC misc parameter */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>    __RW uint32_t DCDC_DEBUG;                  <span class="comment">/* 0x2C: DCDC Debug */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>    __RW uint32_t DCDC_START_TIME;             <span class="comment">/* 0x30: DCDC ramp time */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>    __RW uint32_t DCDC_RESUME_TIME;            <span class="comment">/* 0x34: DCDC resume time */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    __R  uint8_t  RESERVED1[8];                <span class="comment">/* 0x38 - 0x3F: Reserved */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    __RW uint32_t POWER_TRAP;                  <span class="comment">/* 0x40: SOC power trap */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    __RW uint32_t WAKE_CAUSE;                  <span class="comment">/* 0x44: Wake up source */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    __RW uint32_t WAKE_MASK;                   <span class="comment">/* 0x48: Wake up mask */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    __RW uint32_t SCG_CTRL;                    <span class="comment">/* 0x4C: Clock gate control in PMIC */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    __RW uint32_t DEBUG_STOP;                  <span class="comment">/* 0x50: Debug stop config */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    __R  uint8_t  RESERVED2[12];               <span class="comment">/* 0x54 - 0x5F: Reserved */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    __RW uint32_t RC24M;                       <span class="comment">/* 0x60: RC 24M config */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    __RW uint32_t RC24M_TRACK;                 <span class="comment">/* 0x64: RC 24M track mode */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    __RW uint32_t TRACK_TARGET;                <span class="comment">/* 0x68: RC 24M track target */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    __R  uint32_t STATUS;                      <span class="comment">/* 0x6C: RC 24M track status */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>} <a class="code hl_struct" href="structPCFG__Type.html">PCFG_Type</a>;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Bitfield definition for register: BANDGAP */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/*</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> * VBG_TRIMMED (RW)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> *</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * Bandgap trim happened, this bit set by hardware after trim value loaded, and stop load, write 0 will clear this bit and reload trim value</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> * 0: bandgap is not trimmed</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> * 1: bandgap is trimmed</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"> */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ab62d8970fd8dfb5650a1cac80436de6f">   49</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_TRIMMED_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a1b7a74f6e2bf7ed1830da51a1903421f">   50</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_TRIMMED_SHIFT (31U)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a0c22a59d7f673e41ed7895af5c3d2c5d">   51</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_TRIMMED_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_BANDGAP_VBG_TRIMMED_SHIFT) &amp; PCFG_BANDGAP_VBG_TRIMMED_MASK)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a6bf1596932234ba265f88fac29dca8fb">   52</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_TRIMMED_GET(x) (((uint32_t)(x) &amp; PCFG_BANDGAP_VBG_TRIMMED_MASK) &gt;&gt; PCFG_BANDGAP_VBG_TRIMMED_SHIFT)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/*</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> * LOWPOWER_MODE (RW)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> *</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> * Banggap work in low power mode, banggap function limited</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> * 0: banggap works in normal mode</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> * 1: banggap works in low power mode</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a8fc9a9c4207c7012a236eb6c616f7413">   61</a></span><span class="preprocessor">#define PCFG_BANDGAP_LOWPOWER_MODE_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ad7c8028b5e78b9d9409738cede2a14c9">   62</a></span><span class="preprocessor">#define PCFG_BANDGAP_LOWPOWER_MODE_SHIFT (25U)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a61191a02f84fc99e5d812e9d1145f1ce">   63</a></span><span class="preprocessor">#define PCFG_BANDGAP_LOWPOWER_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_BANDGAP_LOWPOWER_MODE_SHIFT) &amp; PCFG_BANDGAP_LOWPOWER_MODE_MASK)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a62c69530c0f400491cce93aa11305015">   64</a></span><span class="preprocessor">#define PCFG_BANDGAP_LOWPOWER_MODE_GET(x) (((uint32_t)(x) &amp; PCFG_BANDGAP_LOWPOWER_MODE_MASK) &gt;&gt; PCFG_BANDGAP_LOWPOWER_MODE_SHIFT)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/*</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> * POWER_SAVE (RW)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> *</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> * Banggap work in power save mode, banggap function normally</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> * 0: banggap works in high performance mode</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> * 1: banggap works in power saving mode</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#afed531fb06f1bc936a881537e306ff71">   73</a></span><span class="preprocessor">#define PCFG_BANDGAP_POWER_SAVE_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a76cdc0f68ef8d93535723a7548b2a872">   74</a></span><span class="preprocessor">#define PCFG_BANDGAP_POWER_SAVE_SHIFT (24U)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ac2512ca1a198a3938185168119c6dc32">   75</a></span><span class="preprocessor">#define PCFG_BANDGAP_POWER_SAVE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_BANDGAP_POWER_SAVE_SHIFT) &amp; PCFG_BANDGAP_POWER_SAVE_MASK)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a9fd4f2048651de9070b75d4a04c97a8e">   76</a></span><span class="preprocessor">#define PCFG_BANDGAP_POWER_SAVE_GET(x) (((uint32_t)(x) &amp; PCFG_BANDGAP_POWER_SAVE_MASK) &gt;&gt; PCFG_BANDGAP_POWER_SAVE_SHIFT)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/*</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> * VBG_1P0_TRIM (RW)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> *</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * Banggap 1.0V output trim value</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ab8d58d66520505aaa34c32f84a97d619">   83</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_1P0_TRIM_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aa8a155f1b5aa8d4850d7fe6a254d8a45">   84</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_1P0_TRIM_SHIFT (16U)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a9f118f8528cc7f794239d3dd45d3fe2d">   85</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_1P0_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_BANDGAP_VBG_1P0_TRIM_SHIFT) &amp; PCFG_BANDGAP_VBG_1P0_TRIM_MASK)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a5c3ea719b57b066a2b7b34b51f0f7bd3">   86</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_1P0_TRIM_GET(x) (((uint32_t)(x) &amp; PCFG_BANDGAP_VBG_1P0_TRIM_MASK) &gt;&gt; PCFG_BANDGAP_VBG_1P0_TRIM_SHIFT)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/*</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> * VBG_P65_TRIM (RW)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"> *</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> * Banggap 1.0V output trim value</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ae61eb52c437ea84fc0c41332e161e70e">   93</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_P65_TRIM_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a6f8771afccaf8e76e2c66ce81c65d174">   94</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_P65_TRIM_SHIFT (8U)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a42a8cdbda86da3387d13b992fba99793">   95</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_P65_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_BANDGAP_VBG_P65_TRIM_SHIFT) &amp; PCFG_BANDGAP_VBG_P65_TRIM_MASK)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a14019290bae4b7d5a26a1e3dd215ba14">   96</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_P65_TRIM_GET(x) (((uint32_t)(x) &amp; PCFG_BANDGAP_VBG_P65_TRIM_MASK) &gt;&gt; PCFG_BANDGAP_VBG_P65_TRIM_SHIFT)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">/*</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> * VBG_P50_TRIM (RW)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> *</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> * Banggap 1.0V output trim value</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a75d4dd694ee81951e76903c2b801289f">  103</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_P50_TRIM_MASK (0x1FU)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a3ead2020ffa2a2ce3dce651ae2fe4251">  104</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_P50_TRIM_SHIFT (0U)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aa528bea5c375f77fe11eb7adb10357e3">  105</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_P50_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_BANDGAP_VBG_P50_TRIM_SHIFT) &amp; PCFG_BANDGAP_VBG_P50_TRIM_MASK)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#af97032548e733e5ee2c203e682b7b805">  106</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_P50_TRIM_GET(x) (((uint32_t)(x) &amp; PCFG_BANDGAP_VBG_P50_TRIM_MASK) &gt;&gt; PCFG_BANDGAP_VBG_P50_TRIM_SHIFT)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/* Bitfield definition for register: LDO1P1 */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/*</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> * VOLT (RW)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> *</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> * LDO output voltage in mV,  value valid through 700-1320, , step 20mV.  Hardware select voltage no less than target if not on valid steps, with maximum 1320mV.</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> * 700: 700mV</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> * 720: 720mV</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> * 1320:1320mV</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ad30e6efa80e321642640736d9a37e7f8">  118</a></span><span class="preprocessor">#define PCFG_LDO1P1_VOLT_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a5ebff9bdc919f01415763188dcb0928e">  119</a></span><span class="preprocessor">#define PCFG_LDO1P1_VOLT_SHIFT (0U)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a3ecd50756f48cf6c961d8fce5e00fd75">  120</a></span><span class="preprocessor">#define PCFG_LDO1P1_VOLT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_LDO1P1_VOLT_SHIFT) &amp; PCFG_LDO1P1_VOLT_MASK)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a2039d3becd7796980343eef35de5f0a7">  121</a></span><span class="preprocessor">#define PCFG_LDO1P1_VOLT_GET(x) (((uint32_t)(x) &amp; PCFG_LDO1P1_VOLT_MASK) &gt;&gt; PCFG_LDO1P1_VOLT_SHIFT)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/* Bitfield definition for register: LDO2P5 */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/*</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> * READY (RO)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> *</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> * Ready flag, will set 1ms after enabled or voltage change</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> * 0: LDO is not ready for use</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> * 1: LDO is ready</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> */</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a7dee0149a6ee97fa288901ae007ed632">  131</a></span><span class="preprocessor">#define PCFG_LDO2P5_READY_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#acfadd074956caaff1ce7ff0012e00b1e">  132</a></span><span class="preprocessor">#define PCFG_LDO2P5_READY_SHIFT (28U)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a01bf8c7ca5990873c8008c842b173fb7">  133</a></span><span class="preprocessor">#define PCFG_LDO2P5_READY_GET(x) (((uint32_t)(x) &amp; PCFG_LDO2P5_READY_MASK) &gt;&gt; PCFG_LDO2P5_READY_SHIFT)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">/*</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * ENABLE (RW)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> *</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * LDO enable</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> * 0: turn off LDO</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * 1: turn on LDO</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a3ebea26c896530e63fd83343c63cadf6">  142</a></span><span class="preprocessor">#define PCFG_LDO2P5_ENABLE_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ae911b1ec31de70a213e0a94bd870debe">  143</a></span><span class="preprocessor">#define PCFG_LDO2P5_ENABLE_SHIFT (16U)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ad0f43f6dbe59b4d184312dd79bbeca6c">  144</a></span><span class="preprocessor">#define PCFG_LDO2P5_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_LDO2P5_ENABLE_SHIFT) &amp; PCFG_LDO2P5_ENABLE_MASK)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#abe97d5bb9ba881c0c047b6c0c1c25a50">  145</a></span><span class="preprocessor">#define PCFG_LDO2P5_ENABLE_GET(x) (((uint32_t)(x) &amp; PCFG_LDO2P5_ENABLE_MASK) &gt;&gt; PCFG_LDO2P5_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">/*</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * VOLT (RW)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> *</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> * LDO output voltage in mV,  value valid through 2125-2900, step 25mV.  Hardware select voltage no less than target if not on valid steps, with maximum 2900mV.</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> * 2125: 2125mV</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> * 2150: 2150mV</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * 2900:2900mV</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a72a77c70977048616d5dd846dadb9371">  156</a></span><span class="preprocessor">#define PCFG_LDO2P5_VOLT_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ab68e2a5870d82f43a34028a36f44e383">  157</a></span><span class="preprocessor">#define PCFG_LDO2P5_VOLT_SHIFT (0U)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a9069ad762c9bb19e45ba2d38cda8f0ae">  158</a></span><span class="preprocessor">#define PCFG_LDO2P5_VOLT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_LDO2P5_VOLT_SHIFT) &amp; PCFG_LDO2P5_VOLT_MASK)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a670dff3f69d0290a8c3708bb31284d68">  159</a></span><span class="preprocessor">#define PCFG_LDO2P5_VOLT_GET(x) (((uint32_t)(x) &amp; PCFG_LDO2P5_VOLT_MASK) &gt;&gt; PCFG_LDO2P5_VOLT_SHIFT)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">/* Bitfield definition for register: DCDC_MODE */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">/*</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> * READY (RO)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> *</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * Ready flag</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> * 0: DCDC is applying new change</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> * 1: DCDC is ready</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a53d0b172ac928a6ac7d52ed6b9c1c3bd">  169</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_READY_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a13b9fb3ee044e8b2f6d25db16059b9cf">  170</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_READY_SHIFT (28U)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a5a41e210bb312b805277015265fc6fc0">  171</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_READY_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MODE_READY_MASK) &gt;&gt; PCFG_DCDC_MODE_READY_SHIFT)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">/*</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * MODE (RW)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> *</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * DCDC work mode</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> * XX0: turn off</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> * 001: basic mode</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> * 011: generic mode</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> * 101: automatic mode</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> * 111: expert mode</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#abecb5bbbc5f4c179fc8c2b2be7b271f7">  183</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_MODE_MASK (0x70000UL)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ad363b3b6a8e838bf8bff382ec6891b0e">  184</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_MODE_SHIFT (16U)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a3756fb95a66a0de505aebbb1d082b3b3">  185</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MODE_MODE_SHIFT) &amp; PCFG_DCDC_MODE_MODE_MASK)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ae6cda20da82d65973ea6c5a432da1774">  186</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_MODE_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MODE_MODE_MASK) &gt;&gt; PCFG_DCDC_MODE_MODE_SHIFT)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">/*</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> * VOLT (RW)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> *</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * DCDC voltage in mV in normal mode,  value valid through 600-1375, , step 25mV.  Hardware select voltage no less than target if not on valid steps, with maximum 1375mV.</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> * 600: 600mV</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * 625: 625mV</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> * 1375:1375mV</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a09223237831549974ecb01e4d8f07031">  197</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_VOLT_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#af50e391d0c33bf4005429f1043f6ffa2">  198</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_VOLT_SHIFT (0U)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a7ab70732b64a94ed7f565c19e67477a6">  199</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_VOLT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MODE_VOLT_SHIFT) &amp; PCFG_DCDC_MODE_VOLT_MASK)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ab2ac2762cc97f66960b1033962e23910">  200</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_VOLT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MODE_VOLT_MASK) &gt;&gt; PCFG_DCDC_MODE_VOLT_SHIFT)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">/* Bitfield definition for register: DCDC_LPMODE */</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">/*</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> * STBY_VOLT (RW)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> *</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * DCDC voltage in mV in standby mode,  ,  value valid through 600-1375, , step 25mV.  Hardware select voltage no less than target if not on valid steps, with maximum 1375mV.</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * 600: 600mV</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * 625: 625mV</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> * 1375:1375mV</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> */</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#af811ae5453b37c1ae97882d5ab5bccc7">  212</a></span><span class="preprocessor">#define PCFG_DCDC_LPMODE_STBY_VOLT_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a7031c11edb8f94e51d544a61fab4fcba">  213</a></span><span class="preprocessor">#define PCFG_DCDC_LPMODE_STBY_VOLT_SHIFT (0U)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ac1cdef69d0cfdf9928298f23504582c5">  214</a></span><span class="preprocessor">#define PCFG_DCDC_LPMODE_STBY_VOLT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_LPMODE_STBY_VOLT_SHIFT) &amp; PCFG_DCDC_LPMODE_STBY_VOLT_MASK)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#af541ae870620f7ea925417d5b08f2e50">  215</a></span><span class="preprocessor">#define PCFG_DCDC_LPMODE_STBY_VOLT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_LPMODE_STBY_VOLT_MASK) &gt;&gt; PCFG_DCDC_LPMODE_STBY_VOLT_SHIFT)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">/* Bitfield definition for register: DCDC_PROT */</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">/*</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> * ILIMIT_LP (RW)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> *</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> * over current setting for low power mode</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> * 0:250mA</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> * 1:200mA</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ade4b9108b8ca250121d0fb70ddb6fbea">  225</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_ILIMIT_LP_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ab445cbdecbca05e32d57c414676f802b">  226</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_ILIMIT_LP_SHIFT (28U)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#af22984a7b28d772e3eee5b38d0e2ad65">  227</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_ILIMIT_LP_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_PROT_ILIMIT_LP_SHIFT) &amp; PCFG_DCDC_PROT_ILIMIT_LP_MASK)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ac25fbf9e743e1522548d1bceac7c991f">  228</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_ILIMIT_LP_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_PROT_ILIMIT_LP_MASK) &gt;&gt; PCFG_DCDC_PROT_ILIMIT_LP_SHIFT)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">/*</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> * OVERLOAD_LP (RO)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> *</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> * over current in low power mode</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> * 0: current is below setting</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> * 1: overcurrent happened in low power mode</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ae0ee44c0f2a064db704ce0da1e53c965">  237</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_OVERLOAD_LP_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a462dd925121fc14669675c4642ed7944">  238</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_OVERLOAD_LP_SHIFT (24U)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a8da2f3558fcedf8675aadcf5b5021d90">  239</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_OVERLOAD_LP_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_PROT_OVERLOAD_LP_MASK) &gt;&gt; PCFG_DCDC_PROT_OVERLOAD_LP_SHIFT)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">/*</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> * DISABLE_POWER_LOSS (RW)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> *</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> * disable power loss protection</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> * 0: power loss protection enabled, DCDC shuts down when power loss</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> * 1: power loss protection disabled, DCDC try working after power voltage drop</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> */</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a26267c94db655e348b8fb2cfadbf0f66">  248</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_POWER_LOSS_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a864bf3e99b6e77b30c11eb59b1314abc">  249</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_POWER_LOSS_SHIFT (23U)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a44f7e27ddfb42b7ef23ebcaef4c708ab">  250</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_POWER_LOSS_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_PROT_DISABLE_POWER_LOSS_SHIFT) &amp; PCFG_DCDC_PROT_DISABLE_POWER_LOSS_MASK)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#acbe23814dbed823ce0de3e110c5c80af">  251</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_POWER_LOSS_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_PROT_DISABLE_POWER_LOSS_MASK) &gt;&gt; PCFG_DCDC_PROT_DISABLE_POWER_LOSS_SHIFT)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">/*</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> * POWER_LOSS_FLAG (RO)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> *</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * power loss</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> * 0: input power is good</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> * 1: input power is too low</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> */</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a4f6d1217440e6cf2cd728ffdae8b2d93">  260</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_POWER_LOSS_FLAG_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a2371713e9c48df851db0ec3794379fb2">  261</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_POWER_LOSS_FLAG_SHIFT (16U)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aec153e7bceb54f9ce048bb397cdf6be4">  262</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_POWER_LOSS_FLAG_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_PROT_POWER_LOSS_FLAG_MASK) &gt;&gt; PCFG_DCDC_PROT_POWER_LOSS_FLAG_SHIFT)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">/*</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> * DISABLE_OVERVOLTAGE (RW)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> *</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> * output over voltage protection</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * 0: protection enabled, DCDC will shut down is output voltage is unexpected high</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> * 1: protection disabled, DCDC continue to adjust output voltage</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ab7707abc3043b729188a5996beb21a6c">  271</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_OVERVOLTAGE_MASK (0x8000U)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#adf77802bacd25b8d596c889d0500d573">  272</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_OVERVOLTAGE_SHIFT (15U)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ab45bf540e5b0d846b476048324269cf2">  273</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_OVERVOLTAGE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_PROT_DISABLE_OVERVOLTAGE_SHIFT) &amp; PCFG_DCDC_PROT_DISABLE_OVERVOLTAGE_MASK)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a0c5a2daf8ad8a8adf89eff9b48dd2159">  274</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_OVERVOLTAGE_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_PROT_DISABLE_OVERVOLTAGE_MASK) &gt;&gt; PCFG_DCDC_PROT_DISABLE_OVERVOLTAGE_SHIFT)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">/*</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> * OVERVOLT_FLAG (RO)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> *</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> * output over voltage flag</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> * 0: output is normal</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * 1: output is unexpected high</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> */</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aac6f7643a904b58aae3bf9e7474f08e1">  283</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_OVERVOLT_FLAG_MASK (0x100U)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a595fe393cbaeee44a9b2d7513cd58d96">  284</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_OVERVOLT_FLAG_SHIFT (8U)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ae52ab8b5d7caa619a322aecaf4237e38">  285</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_OVERVOLT_FLAG_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_PROT_OVERVOLT_FLAG_MASK) &gt;&gt; PCFG_DCDC_PROT_OVERVOLT_FLAG_SHIFT)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">/*</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> * DISABLE_SHORT (RW)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> *</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * disable output short circuit protection</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> * 0: short circuits protection enabled, DCDC shut down if short circuit on output detected</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> * 1: short circuit protection disabled</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aed5fbf70ebbb49d38ad4ae8b2c94a5c2">  294</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_SHORT_MASK (0x80U)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#af6abf95b380b602ae840e53b2922d44d">  295</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_SHORT_SHIFT (7U)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a9f0026cb8d1e92af730f8c1fc7c2a184">  296</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_SHORT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_PROT_DISABLE_SHORT_SHIFT) &amp; PCFG_DCDC_PROT_DISABLE_SHORT_MASK)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a3d7881c5faa916bc11cc0a915f8bbcf1">  297</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_SHORT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_PROT_DISABLE_SHORT_MASK) &gt;&gt; PCFG_DCDC_PROT_DISABLE_SHORT_SHIFT)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">/*</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"> * SHORT_CURRENT (RW)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> *</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> * short circuit current setting</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * 0: 2.0A,</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * 1: 1.3A</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> */</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a528b9a111aa7720bb107278e87e70904">  306</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_SHORT_CURRENT_MASK (0x10U)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#abaadcdc63bc9ecc5a7e0007a1bfc4c77">  307</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_SHORT_CURRENT_SHIFT (4U)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a80c724489569b7b2ee08fdeba83290b7">  308</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_SHORT_CURRENT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_PROT_SHORT_CURRENT_SHIFT) &amp; PCFG_DCDC_PROT_SHORT_CURRENT_MASK)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a0280cf3682538040e4ceca964c1cef4d">  309</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_SHORT_CURRENT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_PROT_SHORT_CURRENT_MASK) &gt;&gt; PCFG_DCDC_PROT_SHORT_CURRENT_SHIFT)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">/*</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> * SHORT_FLAG (RO)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> *</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> * short circuit flag</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> * 0: current is within limit</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> * 1: short circuits detected</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> */</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a6947c2046a920443b803245bc7276f16">  318</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_SHORT_FLAG_MASK (0x1U)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a119ded1391e6bda9b6d55c78f6c9e701">  319</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_SHORT_FLAG_SHIFT (0U)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a81f878e517587a1b3eba0396d5e6d2e1">  320</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_SHORT_FLAG_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_PROT_SHORT_FLAG_MASK) &gt;&gt; PCFG_DCDC_PROT_SHORT_FLAG_SHIFT)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">/* Bitfield definition for register: DCDC_CURRENT */</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">/*</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> * ESTI_EN (RW)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> *</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> * enable current measure</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> */</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a34cdf209a8313899cce892ed24ec1095">  328</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_ESTI_EN_MASK (0x8000U)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a7c5248b2603f727cf8af83af726fc4c9">  329</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_ESTI_EN_SHIFT (15U)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a4ea1f7de3bba7f1e2cf4945faeabbcb7">  330</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_ESTI_EN_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_CURRENT_ESTI_EN_SHIFT) &amp; PCFG_DCDC_CURRENT_ESTI_EN_MASK)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a79a5d6df759556a2c1a535d288faa463">  331</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_ESTI_EN_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_CURRENT_ESTI_EN_MASK) &gt;&gt; PCFG_DCDC_CURRENT_ESTI_EN_SHIFT)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">/*</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> * VALID (RO)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> *</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"> * Current level valid</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> * 0: data is invalid</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> * 1: data is valid</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> */</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a0664d07719de7ecd58239b508f297a69">  340</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_VALID_MASK (0x100U)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a897a46254e8f1fc84dea813705d5d1c5">  341</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_VALID_SHIFT (8U)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a16d98e1b15b5bea50008da850bb12086">  342</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_VALID_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_CURRENT_VALID_MASK) &gt;&gt; PCFG_DCDC_CURRENT_VALID_SHIFT)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">/*</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> * LEVEL (RO)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> *</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> * DCDC current level, current level is num * 50mA</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> */</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a7c7496dd92eb18fd26d1f208d40544db">  349</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_LEVEL_MASK (0x1FU)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a8ac0754c988a0cb3e1248b79d7a2e175">  350</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_LEVEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a6d6676c4a0896844c77cb42c2e12432e">  351</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_LEVEL_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_CURRENT_LEVEL_MASK) &gt;&gt; PCFG_DCDC_CURRENT_LEVEL_SHIFT)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">/* Bitfield definition for register: DCDC_ADVMODE */</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">/*</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> * EN_RCSCALE (RW)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> *</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> * Enable RC scale</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> */</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a70d45d08ae88d6be8f393725f562bd3c">  359</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_RCSCALE_MASK (0x7000000UL)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a15be24246b60cd5114dd651874ffe93e">  360</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_RCSCALE_SHIFT (24U)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a491faed575e4f4593d5923de9e481b3a">  361</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_RCSCALE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVMODE_EN_RCSCALE_SHIFT) &amp; PCFG_DCDC_ADVMODE_EN_RCSCALE_MASK)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ac7f0c597e8740d962ba97f185d750744">  362</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_RCSCALE_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVMODE_EN_RCSCALE_MASK) &gt;&gt; PCFG_DCDC_ADVMODE_EN_RCSCALE_SHIFT)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">/*</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> * DC_C (RW)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> *</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> * Loop C number</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> */</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a9e413442142d08de565f82dfe0395c6e">  369</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_DC_C_MASK (0x300000UL)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a03cb964749af95427e2311336296097a">  370</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_DC_C_SHIFT (20U)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a7c2196bb63b3e807030e583f6f840e9c">  371</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_DC_C_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVMODE_DC_C_SHIFT) &amp; PCFG_DCDC_ADVMODE_DC_C_MASK)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a366f741dd8d057cb239cbc0ee3a480fe">  372</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_DC_C_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVMODE_DC_C_MASK) &gt;&gt; PCFG_DCDC_ADVMODE_DC_C_SHIFT)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">/*</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment"> * DC_R (RW)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> *</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> * Loop R number</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> */</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#add51b7a5d68c694612e6719f8583f961">  379</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_DC_R_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#afa1829116a57fd58bc8b987cea3daabe">  380</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_DC_R_SHIFT (16U)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a1b400ac556c12e4a5bafc95261a25657">  381</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_DC_R_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVMODE_DC_R_SHIFT) &amp; PCFG_DCDC_ADVMODE_DC_R_MASK)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a6d7986ecce2b4e9e3d4b3a5d43e71a63">  382</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_DC_R_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVMODE_DC_R_MASK) &gt;&gt; PCFG_DCDC_ADVMODE_DC_R_SHIFT)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">/*</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment"> * EN_FF_DET (RW)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"> *</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> * enable feed forward detect</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> * 0: feed forward detect is disabled</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> * 1: feed forward detect is enabled</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> */</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#af065668de2826071aa51056e4199c8d2">  391</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_FF_DET_MASK (0x40U)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a39c077473e3306002a8a86459074e98c">  392</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_FF_DET_SHIFT (6U)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a7bf2bc85baa06fd32ed863ce42149c42">  393</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_FF_DET_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVMODE_EN_FF_DET_SHIFT) &amp; PCFG_DCDC_ADVMODE_EN_FF_DET_MASK)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ad80ce2a55006aaa0bfbd5ac0a6c535c8">  394</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_FF_DET_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVMODE_EN_FF_DET_MASK) &gt;&gt; PCFG_DCDC_ADVMODE_EN_FF_DET_SHIFT)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">/*</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> * EN_FF_LOOP (RW)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"> *</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"> * enable feed forward loop</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> * 0: feed forward loop is disabled</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> * 1: feed forward loop is enabled</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> */</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aea95eebc66567f1a3dda6d9d73f7f95e">  403</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_FF_LOOP_MASK (0x20U)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a2c12836c8af4235020438f808ae5eb13">  404</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_FF_LOOP_SHIFT (5U)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a50ede6aef5f6a2663513966a45a1f919">  405</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_FF_LOOP_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVMODE_EN_FF_LOOP_SHIFT) &amp; PCFG_DCDC_ADVMODE_EN_FF_LOOP_MASK)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a781c85b543f4ff33f548fbb4eb79172f">  406</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_FF_LOOP_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVMODE_EN_FF_LOOP_MASK) &gt;&gt; PCFG_DCDC_ADVMODE_EN_FF_LOOP_SHIFT)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">/*</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"> * EN_DCM_EXIT (RW)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> *</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * avoid over voltage</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> * 0: stay in DCM mode when voltage excess</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * 1: change to CCM mode when voltage excess</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> */</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a163134661a39d3c853f6ac0daa140974">  415</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_DCM_EXIT_MASK (0x8U)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a01ae244fc8260c9b67ba57d35423240d">  416</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_DCM_EXIT_SHIFT (3U)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a59bbd469d30c55edda3d98f68bdc0a10">  417</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_DCM_EXIT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVMODE_EN_DCM_EXIT_SHIFT) &amp; PCFG_DCDC_ADVMODE_EN_DCM_EXIT_MASK)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a0526a256b080e460a263d6727c7e59f1">  418</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_DCM_EXIT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVMODE_EN_DCM_EXIT_MASK) &gt;&gt; PCFG_DCDC_ADVMODE_EN_DCM_EXIT_SHIFT)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">/*</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> * EN_SKIP (RW)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> *</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> * enable skip on narrow pulse</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> * 0: do not skip narrow pulse</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> * 1: skip narrow pulse</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"> */</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a9698f678df54bb77467afb40764d78f6">  427</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_SKIP_MASK (0x4U)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a01c12c471a2ec6b4d144604bc7814a82">  428</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_SKIP_SHIFT (2U)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a6fa2373a61ea458af1b7b5acecd4002b">  429</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_SKIP_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVMODE_EN_SKIP_SHIFT) &amp; PCFG_DCDC_ADVMODE_EN_SKIP_MASK)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#abea3afe1c70b5ae061afb7ec251ee77b">  430</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_SKIP_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVMODE_EN_SKIP_MASK) &gt;&gt; PCFG_DCDC_ADVMODE_EN_SKIP_SHIFT)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">/*</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * EN_IDLE (RW)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> *</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> * enable skip when voltage is higher than threshold</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> * 0: do not skip</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"> * 1: skip if voltage is excess</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment"> */</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a030582abe9e18d605f869a74051fa8e6">  439</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_IDLE_MASK (0x2U)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aec956bf1eeb89243cbb478b073c83b53">  440</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_IDLE_SHIFT (1U)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a15dab8b9dc7f0277cd5f1c3ca962f85b">  441</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_IDLE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVMODE_EN_IDLE_SHIFT) &amp; PCFG_DCDC_ADVMODE_EN_IDLE_MASK)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a66900fc3061c1f8e97eaf6f733273833">  442</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_IDLE_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVMODE_EN_IDLE_MASK) &gt;&gt; PCFG_DCDC_ADVMODE_EN_IDLE_SHIFT)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">/*</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> * EN_DCM (RW)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> *</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> * DCM mode</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment"> * 0: CCM mode</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment"> * 1: DCM mode</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment"> */</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#abaca5ee29d331154984d5bd6e861bf80">  451</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_DCM_MASK (0x1U)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aebae0c88bd90cff1a51c7d0de3c4999f">  452</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_DCM_SHIFT (0U)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a46abf6dc716758d2c52c7c2303fd122a">  453</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_DCM_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVMODE_EN_DCM_SHIFT) &amp; PCFG_DCDC_ADVMODE_EN_DCM_MASK)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a4c0fa2951da1b8adc89c3f1a52f19ac1">  454</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_DCM_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVMODE_EN_DCM_MASK) &gt;&gt; PCFG_DCDC_ADVMODE_EN_DCM_SHIFT)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">/* Bitfield definition for register: DCDC_ADVPARAM */</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">/*</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> * MIN_DUT (RW)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> *</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> * minimum duty cycle</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> */</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a552cada19a7c7981abcd65f8a8e7e042">  462</a></span><span class="preprocessor">#define PCFG_DCDC_ADVPARAM_MIN_DUT_MASK (0x7F00U)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a4924e4b9a1a2a1f409d246ae3d5cd02d">  463</a></span><span class="preprocessor">#define PCFG_DCDC_ADVPARAM_MIN_DUT_SHIFT (8U)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#af599189c33758a26276fd7628463bf62">  464</a></span><span class="preprocessor">#define PCFG_DCDC_ADVPARAM_MIN_DUT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVPARAM_MIN_DUT_SHIFT) &amp; PCFG_DCDC_ADVPARAM_MIN_DUT_MASK)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a4c54b6439ac79f466d9c020e73945e92">  465</a></span><span class="preprocessor">#define PCFG_DCDC_ADVPARAM_MIN_DUT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVPARAM_MIN_DUT_MASK) &gt;&gt; PCFG_DCDC_ADVPARAM_MIN_DUT_SHIFT)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">/*</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * MAX_DUT (RW)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> *</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> * maximum duty cycle</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> */</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a44e87e5d12ab7a0acd53f3ed4d15d4ee">  472</a></span><span class="preprocessor">#define PCFG_DCDC_ADVPARAM_MAX_DUT_MASK (0x7FU)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a8a4965463f23687f2832a8051f87754f">  473</a></span><span class="preprocessor">#define PCFG_DCDC_ADVPARAM_MAX_DUT_SHIFT (0U)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a83559335801b776dbe624b5104f66b07">  474</a></span><span class="preprocessor">#define PCFG_DCDC_ADVPARAM_MAX_DUT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVPARAM_MAX_DUT_SHIFT) &amp; PCFG_DCDC_ADVPARAM_MAX_DUT_MASK)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a8f7ec4afe6a8e0e54febe71e09c1949a">  475</a></span><span class="preprocessor">#define PCFG_DCDC_ADVPARAM_MAX_DUT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVPARAM_MAX_DUT_MASK) &gt;&gt; PCFG_DCDC_ADVPARAM_MAX_DUT_SHIFT)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">/* Bitfield definition for register: DCDC_MISC */</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">/*</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> * EN_HYST (RW)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> *</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> * hysteres enable</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> */</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ab1f247e1c02f632a430116bb4e24ac5e">  483</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_EN_HYST_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a651840b5f79eaf2252100dcf158b8412">  484</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_EN_HYST_SHIFT (28U)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a163c4be1bd0f01b50538ba45026c2aad">  485</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_EN_HYST_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_EN_HYST_SHIFT) &amp; PCFG_DCDC_MISC_EN_HYST_MASK)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a3d7b37aac051f0a3f3f9e8e1fccecade">  486</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_EN_HYST_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_EN_HYST_MASK) &gt;&gt; PCFG_DCDC_MISC_EN_HYST_SHIFT)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">/*</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> * HYST_SIGN (RW)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> *</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> * hysteres sign</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> */</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aebac86a0b1833e339480ff5e545bd9b6">  493</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_HYST_SIGN_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ae6ff87f81ef9ad73c7f3cba4940ed1da">  494</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_HYST_SIGN_SHIFT (25U)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a6072064123086b9a7b6f33df97842db0">  495</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_HYST_SIGN_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_HYST_SIGN_SHIFT) &amp; PCFG_DCDC_MISC_HYST_SIGN_MASK)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a7bc7f61427c64609e77a87bb34108b6e">  496</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_HYST_SIGN_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_HYST_SIGN_MASK) &gt;&gt; PCFG_DCDC_MISC_HYST_SIGN_SHIFT)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span> </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">/*</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> * HYST_THRS (RW)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> *</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> * hysteres threshold</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> */</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ae46edee609d63a7aad585ae78f216554">  503</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_HYST_THRS_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a7442d9dc94a271e244146eab3f4f2fc9">  504</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_HYST_THRS_SHIFT (24U)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aa60a84972a2985b37c5db1743405cacd">  505</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_HYST_THRS_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_HYST_THRS_SHIFT) &amp; PCFG_DCDC_MISC_HYST_THRS_MASK)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a6db3b52489bfe61db4c0d0a724e5f413">  506</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_HYST_THRS_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_HYST_THRS_MASK) &gt;&gt; PCFG_DCDC_MISC_HYST_THRS_SHIFT)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">/*</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> * RC_SCALE (RW)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> *</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> * Loop RC scale threshold</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> */</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aee4e2589189c156d164430821b97e170">  513</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_RC_SCALE_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aedc81b677d7e175f3a0c67b759f99f73">  514</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_RC_SCALE_SHIFT (20U)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a60467a833aed86cb66aef7c9fde0eaf7">  515</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_RC_SCALE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_RC_SCALE_SHIFT) &amp; PCFG_DCDC_MISC_RC_SCALE_MASK)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a61063cd7595f61415691ccd5c70268dd">  516</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_RC_SCALE_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_RC_SCALE_MASK) &gt;&gt; PCFG_DCDC_MISC_RC_SCALE_SHIFT)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">/*</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> * DC_FF (RW)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> *</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> * Loop feed forward number</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> */</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a394d6be4636471da2e659737f0e88dc7">  523</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_DC_FF_MASK (0x70000UL)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a62c9853b154721ce814247a86129b3e2">  524</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_DC_FF_SHIFT (16U)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#adf94d1c7c7554cda4247effe507e1c87">  525</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_DC_FF_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_DC_FF_SHIFT) &amp; PCFG_DCDC_MISC_DC_FF_MASK)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a543b4df0215827a8b2d5c5f01d51ed82">  526</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_DC_FF_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_DC_FF_MASK) &gt;&gt; PCFG_DCDC_MISC_DC_FF_SHIFT)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">/*</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment"> * OL_THRE (RW)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> *</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> * overload threshold in low power mode</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> */</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a53f13af7ba4125658c694014cac33727">  533</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_OL_THRE_MASK (0x300U)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a838beb2f098778016ab66aa3b0202d37">  534</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_OL_THRE_SHIFT (8U)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ad0cea5d77638dae114679c21da245569">  535</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_OL_THRE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_OL_THRE_SHIFT) &amp; PCFG_DCDC_MISC_OL_THRE_MASK)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a480f48b50ef8314321b292f30698b917">  536</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_OL_THRE_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_OL_THRE_MASK) &gt;&gt; PCFG_DCDC_MISC_OL_THRE_SHIFT)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">/*</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> * OL_HYST (RW)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> *</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment"> * voltage ripple threshold in low power mode</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> * 0: 12.5mV</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> * 1: 25mV</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> */</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a24b5d0eca59b4dab0a54bede0a6f15d0">  545</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_OL_HYST_MASK (0x10U)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#acbd1a065a3d0a3953a438c3a4a228b97">  546</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_OL_HYST_SHIFT (4U)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a9958eec5bb360645121b4818dc86e08c">  547</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_OL_HYST_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_OL_HYST_SHIFT) &amp; PCFG_DCDC_MISC_OL_HYST_MASK)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a4e52164ca9435ea39acb89289b0fd036">  548</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_OL_HYST_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_OL_HYST_MASK) &gt;&gt; PCFG_DCDC_MISC_OL_HYST_SHIFT)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span> </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">/*</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment"> * DELAY (RW)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> *</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> * enable delay</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> * 0: delay disabled,</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> * 1: delay enabled</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> */</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a7f2c295403ca2bda7228cae16086880e">  557</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_DELAY_MASK (0x4U)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#af204950e3f595648c86b024641e48469">  558</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_DELAY_SHIFT (2U)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a96b504e014a914ad119155bbd0acafab">  559</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_DELAY_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_DELAY_SHIFT) &amp; PCFG_DCDC_MISC_DELAY_MASK)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a4e062ee3e16f34f56024b37c262df98d">  560</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_DELAY_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_DELAY_MASK) &gt;&gt; PCFG_DCDC_MISC_DELAY_SHIFT)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">/*</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> * CLK_SEL (RW)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> *</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> * clock selection</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment"> * 0: select DCDC internal oscillator</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"> * 1: select RC24M oscillator</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"> */</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a45ba21196d3c25e6efd1c0677eedee06">  569</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_CLK_SEL_MASK (0x2U)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a76a6fe09f48073cea2167095eeacaa2d">  570</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_CLK_SEL_SHIFT (1U)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a8256a5c85177cb44758b48abbe250c8e">  571</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_CLK_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_CLK_SEL_SHIFT) &amp; PCFG_DCDC_MISC_CLK_SEL_MASK)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a29d4172de366a702bfca7e6972276ada">  572</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_CLK_SEL_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_CLK_SEL_MASK) &gt;&gt; PCFG_DCDC_MISC_CLK_SEL_SHIFT)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment">/*</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"> * EN_STEP (RW)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment"> *</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"> * enable stepping in voltage change</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment"> * 0: stepping disabled,</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment"> * 1: steping enabled</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> */</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a0d24ecffb37a3ab3f45b4bb43b8f52f9">  581</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_EN_STEP_MASK (0x1U)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aa4a91b3f6d97706f10e851f15186f8d1">  582</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_EN_STEP_SHIFT (0U)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#acacc6b9d5617060554aceeaa04c84906">  583</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_EN_STEP_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_EN_STEP_SHIFT) &amp; PCFG_DCDC_MISC_EN_STEP_MASK)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a4a616561c136418beac8a541d07dfc1a">  584</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_EN_STEP_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_EN_STEP_MASK) &gt;&gt; PCFG_DCDC_MISC_EN_STEP_SHIFT)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">/* Bitfield definition for register: DCDC_DEBUG */</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">/*</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment"> * UPDATE_TIME (RW)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment"> *</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> * DCDC voltage change time in 24M clock cycles, default value is 1mS</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> */</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a42e5d2044584cdb5ecbbdba265f5537d">  592</a></span><span class="preprocessor">#define PCFG_DCDC_DEBUG_UPDATE_TIME_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a395154205f66f35c99635eed2bc3c192">  593</a></span><span class="preprocessor">#define PCFG_DCDC_DEBUG_UPDATE_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aeb82bc3694cbaffefd7e8ce2b6087184">  594</a></span><span class="preprocessor">#define PCFG_DCDC_DEBUG_UPDATE_TIME_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_DEBUG_UPDATE_TIME_SHIFT) &amp; PCFG_DCDC_DEBUG_UPDATE_TIME_MASK)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a8d92bfa6f78cf87410d483478ba9a6f2">  595</a></span><span class="preprocessor">#define PCFG_DCDC_DEBUG_UPDATE_TIME_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_DEBUG_UPDATE_TIME_MASK) &gt;&gt; PCFG_DCDC_DEBUG_UPDATE_TIME_SHIFT)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span> </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">/* Bitfield definition for register: DCDC_START_TIME */</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">/*</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"> * START_TIME (RW)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> *</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment"> * Start delay for DCDC to turn on, in 24M clock cycles, default value is 3mS</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment"> */</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a47bddf68e82ff9671d21f8b413ea5f71">  603</a></span><span class="preprocessor">#define PCFG_DCDC_START_TIME_START_TIME_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aec34ed879961d4c93074459a9be51a53">  604</a></span><span class="preprocessor">#define PCFG_DCDC_START_TIME_START_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a6f19e7c64c61e07df17a2a26a02912d6">  605</a></span><span class="preprocessor">#define PCFG_DCDC_START_TIME_START_TIME_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_START_TIME_START_TIME_SHIFT) &amp; PCFG_DCDC_START_TIME_START_TIME_MASK)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a6a8fbd6593f6ec95fd635652015e59c8">  606</a></span><span class="preprocessor">#define PCFG_DCDC_START_TIME_START_TIME_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_START_TIME_START_TIME_MASK) &gt;&gt; PCFG_DCDC_START_TIME_START_TIME_SHIFT)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">/* Bitfield definition for register: DCDC_RESUME_TIME */</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">/*</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> * RESUME_TIME (RW)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment"> *</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment"> * Resume delay for DCDC to recover from low power mode, in 24M clock cycles, default value is 1.5mS</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> */</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a3fed880f5ed3470e400e0839e81eccc7">  614</a></span><span class="preprocessor">#define PCFG_DCDC_RESUME_TIME_RESUME_TIME_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#af411d184e58ce0e9b6e6c0962614587b">  615</a></span><span class="preprocessor">#define PCFG_DCDC_RESUME_TIME_RESUME_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aba4b6e50289ebf9b16192f1c9e184d39">  616</a></span><span class="preprocessor">#define PCFG_DCDC_RESUME_TIME_RESUME_TIME_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_RESUME_TIME_RESUME_TIME_SHIFT) &amp; PCFG_DCDC_RESUME_TIME_RESUME_TIME_MASK)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a000bf5e83fbe6d401f18e3807ebc7fc1">  617</a></span><span class="preprocessor">#define PCFG_DCDC_RESUME_TIME_RESUME_TIME_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_RESUME_TIME_RESUME_TIME_MASK) &gt;&gt; PCFG_DCDC_RESUME_TIME_RESUME_TIME_SHIFT)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">/* Bitfield definition for register: POWER_TRAP */</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">/*</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"> * TRIGGERED (RW)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> *</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> * Low power trap status, thit bit will set when power related low power flow triggered, write 1 to clear this flag.</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> * 0: low power trap is not triggered</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> * 1: low power trap triggered</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"> */</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a04fe25d3706bd3cab2459005173adb99">  627</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_TRIGGERED_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a397490c2fe27c263e97d6152ffebe6a3">  628</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_TRIGGERED_SHIFT (31U)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#af8ff179c365d8c043ea594c042cabf06">  629</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_TRIGGERED_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_POWER_TRAP_TRIGGERED_SHIFT) &amp; PCFG_POWER_TRAP_TRIGGERED_MASK)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a2c8f51cfae207b3944e149721ab10d5b">  630</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_TRIGGERED_GET(x) (((uint32_t)(x) &amp; PCFG_POWER_TRAP_TRIGGERED_MASK) &gt;&gt; PCFG_POWER_TRAP_TRIGGERED_SHIFT)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span> </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">/*</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"> * RETENTION (RW)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> *</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"> * DCDC enter standby mode, which will reduce voltage for memory content retention</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment"> * 0: Shutdown DCDC</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment"> * 1: reduce DCDC voltage</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> */</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a319b01b93b755d43c218264c996729f7">  639</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_RETENTION_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#af26b6099e15f061dec2de31b4223f48c">  640</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_RETENTION_SHIFT (16U)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a1260af7fefb511963e934a6bd250dbd9">  641</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_RETENTION_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_POWER_TRAP_RETENTION_SHIFT) &amp; PCFG_POWER_TRAP_RETENTION_MASK)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ad75eafc3e7aa8c1f0e550c1e8c31da22">  642</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_RETENTION_GET(x) (((uint32_t)(x) &amp; PCFG_POWER_TRAP_RETENTION_MASK) &gt;&gt; PCFG_POWER_TRAP_RETENTION_SHIFT)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span> </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">/*</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment"> * TRAP (RW)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment"> *</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment"> * Enable trap of SOC power supply, trap is used to hold SOC in low power mode for DCDC to enter further low power mode, this bit will self-clear when power related low pwer flow triggered</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"> * 0: trap not enabled, pmic side low power function disabled</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment"> * 1: trap enabled, STOP operation leads to PMIC low power flow if SOC is not retentioned.</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"> */</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aa457a7239e0d61778d7e162a944c6e9a">  651</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_TRAP_MASK (0x1U)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a172e3cfa154874aed086c4761511c86b">  652</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_TRAP_SHIFT (0U)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a2fc611ae6a757dad57c8ef79a4586989">  653</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_TRAP_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_POWER_TRAP_TRAP_SHIFT) &amp; PCFG_POWER_TRAP_TRAP_MASK)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a97aa6ecb78e3af87fdbbc504f4a46513">  654</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_TRAP_GET(x) (((uint32_t)(x) &amp; PCFG_POWER_TRAP_TRAP_MASK) &gt;&gt; PCFG_POWER_TRAP_TRAP_SHIFT)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span> </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">/* Bitfield definition for register: WAKE_CAUSE */</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">/*</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"> * CAUSE (RW)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"> *</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> * wake up cause, each bit represents one wake up source, write 1 to clear the register bit</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment"> * 0: wake up source is not active during last wakeup</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment"> * 1: wake up source is active furing last wakeup</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"> * bit 0: pmic_enable</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment"> * bit 1: debug wakeup</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment"> * bit 4: fuse interrupt</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment"> * bit 7: UART interrupt</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"> * bit 8: TMR interrupt</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> * bit 9: WDG interrupt</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> * bit10: GPIO in PMIC interrupt</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> * bit11: Security monitor interrupt</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> * bit12: Security in PMIC event</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> * bit16: Security violation in BATT</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"> * bit17: GPIO in BATT interrupt</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment"> * bit18: BATT Button interrupt</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment"> * bit19: RTC alarm interrupt</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"> */</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ab888ffc0f4197554dc4ea5d41fefb1a8">  677</a></span><span class="preprocessor">#define PCFG_WAKE_CAUSE_CAUSE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ab07657ce68a577fb422c530b9d69b08c">  678</a></span><span class="preprocessor">#define PCFG_WAKE_CAUSE_CAUSE_SHIFT (0U)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#adace19707bb17ce64c38a1a3f6bb4e00">  679</a></span><span class="preprocessor">#define PCFG_WAKE_CAUSE_CAUSE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_WAKE_CAUSE_CAUSE_SHIFT) &amp; PCFG_WAKE_CAUSE_CAUSE_MASK)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a806555c8c745771978d5a0df5d0ea440">  680</a></span><span class="preprocessor">#define PCFG_WAKE_CAUSE_CAUSE_GET(x) (((uint32_t)(x) &amp; PCFG_WAKE_CAUSE_CAUSE_MASK) &gt;&gt; PCFG_WAKE_CAUSE_CAUSE_SHIFT)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span> </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">/* Bitfield definition for register: WAKE_MASK */</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">/*</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> * MASK (RW)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment"> *</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment"> * mask for wake up sources, each bit represents one wakeup source</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment"> * 0: allow source to wake up system</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment"> * 1: disallow source to wakeup system</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment"> * bit 0: pmic_enable</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment"> * bit 1: debug wakeup</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"> * bit 4: fuse interrupt</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"> * bit 7: UART interrupt</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> * bit 8: TMR interrupt</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"> * bit 9: WDG interrupt</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * bit10: GPIO in PMIC interrupt</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> * bit11: Security monitor interrupt</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"> * bit12: Security in PMIC event</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment"> * bit16: Security violation in BATT</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment"> * bit17: GPIO in BATT interrupt</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment"> * bit18: BATT Button interrupt</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment"> * bit19: RTC alarm interrupt</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment"> */</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#afe5ae4c0de79b76a81424c592e62bb08">  703</a></span><span class="preprocessor">#define PCFG_WAKE_MASK_MASK_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ae02cd969766c75ba37a2291f1c804d45">  704</a></span><span class="preprocessor">#define PCFG_WAKE_MASK_MASK_SHIFT (0U)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a2387216b2382b6b5c382400651b96f25">  705</a></span><span class="preprocessor">#define PCFG_WAKE_MASK_MASK_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_WAKE_MASK_MASK_SHIFT) &amp; PCFG_WAKE_MASK_MASK_MASK)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#af2e7358381c5d600ba3eb91ea587ea15">  706</a></span><span class="preprocessor">#define PCFG_WAKE_MASK_MASK_GET(x) (((uint32_t)(x) &amp; PCFG_WAKE_MASK_MASK_MASK) &gt;&gt; PCFG_WAKE_MASK_MASK_SHIFT)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span> </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment">/* Bitfield definition for register: SCG_CTRL */</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment">/*</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment"> * SCG (RW)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment"> *</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment"> * control whether clock being gated during PMIC low power flow, 2 bits for each peripheral</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment"> * 00,01: reserved</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment"> * 10: clock is always off</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> * 11: clock is always on</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> * bit0-1: fuse</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> * bit2-3: sram</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> * bit4-5: vad</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> * bit6-7:gpio</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"> * bit8-9:ioc</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"> * bit10-11: timer</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment"> * bit12-13:wdog</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment"> * bit14-15:uart</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment"> * bit16-17:debug</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment"> */</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a3c29f2c716d98803f37fb91f7d16cf0a">  726</a></span><span class="preprocessor">#define PCFG_SCG_CTRL_SCG_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a6e15fa7acaa38b445af43fc310a121af">  727</a></span><span class="preprocessor">#define PCFG_SCG_CTRL_SCG_SHIFT (0U)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a575acd03afc4cd14112302a61e4caabd">  728</a></span><span class="preprocessor">#define PCFG_SCG_CTRL_SCG_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_SCG_CTRL_SCG_SHIFT) &amp; PCFG_SCG_CTRL_SCG_MASK)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aefdc528821404ae9b7ab7d602a8b2131">  729</a></span><span class="preprocessor">#define PCFG_SCG_CTRL_SCG_GET(x) (((uint32_t)(x) &amp; PCFG_SCG_CTRL_SCG_MASK) &gt;&gt; PCFG_SCG_CTRL_SCG_SHIFT)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span> </div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">/* Bitfield definition for register: DEBUG_STOP */</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment">/*</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment"> * CPU1 (RW)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment"> *</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"> * Stop peripheral when CPU1 enter debug mode</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> * 0: peripheral keep running when CPU1 in debug mode</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"> * 1: peripheral enter debug mode when CPU1 enter debug</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> */</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a7fb433eb340265ccdf1a402193e55bd1">  739</a></span><span class="preprocessor">#define PCFG_DEBUG_STOP_CPU1_MASK (0x2U)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#abf4dcb41ba420dad292fe9f39a4963ed">  740</a></span><span class="preprocessor">#define PCFG_DEBUG_STOP_CPU1_SHIFT (1U)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#af87a4c69cf5c6972cf3739bf452fbc3d">  741</a></span><span class="preprocessor">#define PCFG_DEBUG_STOP_CPU1_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DEBUG_STOP_CPU1_SHIFT) &amp; PCFG_DEBUG_STOP_CPU1_MASK)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a8e82413ddca0774a9703cd24e5cd5458">  742</a></span><span class="preprocessor">#define PCFG_DEBUG_STOP_CPU1_GET(x) (((uint32_t)(x) &amp; PCFG_DEBUG_STOP_CPU1_MASK) &gt;&gt; PCFG_DEBUG_STOP_CPU1_SHIFT)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span> </div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">/*</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment"> * CPU0 (RW)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment"> *</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment"> * Stop peripheral when CPU0 enter debug mode</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> * 0: peripheral keep running when CPU0 in debug mode</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> * 1: peripheral enter debug mode when CPU0 enter debug</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> */</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a0bbf819cf40d0dc118571d0459e4cc8c">  751</a></span><span class="preprocessor">#define PCFG_DEBUG_STOP_CPU0_MASK (0x1U)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aabed788908a5c8f2e1d5f44e05ac07b9">  752</a></span><span class="preprocessor">#define PCFG_DEBUG_STOP_CPU0_SHIFT (0U)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#afe1eadcd53696cc39724aaea4f86ae1b">  753</a></span><span class="preprocessor">#define PCFG_DEBUG_STOP_CPU0_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DEBUG_STOP_CPU0_SHIFT) &amp; PCFG_DEBUG_STOP_CPU0_MASK)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a0e19264ff0505b63189348c932b4f282">  754</a></span><span class="preprocessor">#define PCFG_DEBUG_STOP_CPU0_GET(x) (((uint32_t)(x) &amp; PCFG_DEBUG_STOP_CPU0_MASK) &gt;&gt; PCFG_DEBUG_STOP_CPU0_SHIFT)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span> </div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">/* Bitfield definition for register: RC24M */</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">/*</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment"> * RC_TRIMMED (RW)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> *</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> * RC24M trim happened, this bit set by hardware after trim value loaded, and stop load, write 0 will clear this bit and reload trim value</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> * 0: RC is not trimmed</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> * 1: RC is trimmed</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment"> */</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aececae6b3bf67ff06bc5406a55355e0b">  764</a></span><span class="preprocessor">#define PCFG_RC24M_RC_TRIMMED_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ab99f53baa2f18ae0ca122f94517b9d02">  765</a></span><span class="preprocessor">#define PCFG_RC24M_RC_TRIMMED_SHIFT (31U)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a2f54b6822a8e8806f38cc1a86166ee0b">  766</a></span><span class="preprocessor">#define PCFG_RC24M_RC_TRIMMED_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_RC24M_RC_TRIMMED_SHIFT) &amp; PCFG_RC24M_RC_TRIMMED_MASK)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a2a1f983405b691b9fa19fcb31b722e52">  767</a></span><span class="preprocessor">#define PCFG_RC24M_RC_TRIMMED_GET(x) (((uint32_t)(x) &amp; PCFG_RC24M_RC_TRIMMED_MASK) &gt;&gt; PCFG_RC24M_RC_TRIMMED_SHIFT)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span> </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment">/*</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment"> * TRIM_C (RW)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> *</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> * Coarse trim for RC24M, bigger value means faster</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> */</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a0be811694438096fa48cd1e8586a895e">  774</a></span><span class="preprocessor">#define PCFG_RC24M_TRIM_C_MASK (0x700U)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ad05aaff3d518081cc0d573b30bccda19">  775</a></span><span class="preprocessor">#define PCFG_RC24M_TRIM_C_SHIFT (8U)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a650fb6dd08660c541f3bd62be3e4c431">  776</a></span><span class="preprocessor">#define PCFG_RC24M_TRIM_C_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_RC24M_TRIM_C_SHIFT) &amp; PCFG_RC24M_TRIM_C_MASK)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a4a7dfa9e1c583389ac7f00b389e629a8">  777</a></span><span class="preprocessor">#define PCFG_RC24M_TRIM_C_GET(x) (((uint32_t)(x) &amp; PCFG_RC24M_TRIM_C_MASK) &gt;&gt; PCFG_RC24M_TRIM_C_SHIFT)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span> </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">/*</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment"> * TRIM_F (RW)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"> *</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"> * Fine trim for RC24M, bigger value means faster</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> */</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a5af4df2475d70dc701824ecb8e4003a6">  784</a></span><span class="preprocessor">#define PCFG_RC24M_TRIM_F_MASK (0x1FU)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a65f4f49c915b68e5325aa963d1e14436">  785</a></span><span class="preprocessor">#define PCFG_RC24M_TRIM_F_SHIFT (0U)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a221c86128e278e17fc5e53913f1f2365">  786</a></span><span class="preprocessor">#define PCFG_RC24M_TRIM_F_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_RC24M_TRIM_F_SHIFT) &amp; PCFG_RC24M_TRIM_F_MASK)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ac7c5b38e41683083c1b7a0a989513521">  787</a></span><span class="preprocessor">#define PCFG_RC24M_TRIM_F_GET(x) (((uint32_t)(x) &amp; PCFG_RC24M_TRIM_F_MASK) &gt;&gt; PCFG_RC24M_TRIM_F_SHIFT)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span> </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">/* Bitfield definition for register: RC24M_TRACK */</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">/*</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment"> * SEL24M (RW)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> *</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> * Select track reference</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> * 0: select 32K as reference</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> * 1: select 24M XTAL as reference</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"> */</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a004bf3b25dbb0be7494187cedb38fb4a">  797</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_SEL24M_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ab38d0aeb1ac9bb73d1465231110a383e">  798</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_SEL24M_SHIFT (16U)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a2dd45bae0f62e3d71187999dfd9105a1">  799</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_SEL24M_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_RC24M_TRACK_SEL24M_SHIFT) &amp; PCFG_RC24M_TRACK_SEL24M_MASK)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a91ee093de326539448d22689606a74b1">  800</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_SEL24M_GET(x) (((uint32_t)(x) &amp; PCFG_RC24M_TRACK_SEL24M_MASK) &gt;&gt; PCFG_RC24M_TRACK_SEL24M_SHIFT)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span> </div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment">/*</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> * RETURN (RW)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment"> *</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment"> * Retrun default value when XTAL loss</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment"> * 0: remain last tracking value</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment"> * 1: switch to default value</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment"> */</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a7527c77d69a9ce3cc0d8d207d397f210">  809</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_RETURN_MASK (0x10U)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a4897661eca7c6d1f38296af718f936c6">  810</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_RETURN_SHIFT (4U)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a9e979a95187bb9ad3ffd39d7e2f2d62e">  811</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_RETURN_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_RC24M_TRACK_RETURN_SHIFT) &amp; PCFG_RC24M_TRACK_RETURN_MASK)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#abde077d5dc4feefd14f2599473b6d670">  812</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_RETURN_GET(x) (((uint32_t)(x) &amp; PCFG_RC24M_TRACK_RETURN_MASK) &gt;&gt; PCFG_RC24M_TRACK_RETURN_SHIFT)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment">/*</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> * TRACK (RW)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> *</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> * track mode</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment"> * 0: RC24M free running</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment"> * 1: track RC24M to external XTAL</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment"> */</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a6bd471f4f04b600a2c0a9f353c88c06d">  821</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_TRACK_MASK (0x1U)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#af237a874bf7a80b80747cdb6b92ccb06">  822</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_TRACK_SHIFT (0U)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ae3b930ff2bc0975f719218919a5331a6">  823</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_TRACK_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_RC24M_TRACK_TRACK_SHIFT) &amp; PCFG_RC24M_TRACK_TRACK_MASK)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a15122b7a2322e282589c916c45ff7dfd">  824</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_TRACK_GET(x) (((uint32_t)(x) &amp; PCFG_RC24M_TRACK_TRACK_MASK) &gt;&gt; PCFG_RC24M_TRACK_TRACK_SHIFT)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span> </div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">/* Bitfield definition for register: TRACK_TARGET */</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">/*</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> * PRE_DIV (RW)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"> *</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"> * Divider for reference source</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment"> */</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#af0f6960b59b9afc9f798b9b7ec4840ce">  832</a></span><span class="preprocessor">#define PCFG_TRACK_TARGET_PRE_DIV_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a2c02f92dc7d40a5e825c2d306b42bdab">  833</a></span><span class="preprocessor">#define PCFG_TRACK_TARGET_PRE_DIV_SHIFT (16U)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ac21cf25446b3448f7780475445c0ccb5">  834</a></span><span class="preprocessor">#define PCFG_TRACK_TARGET_PRE_DIV_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_TRACK_TARGET_PRE_DIV_SHIFT) &amp; PCFG_TRACK_TARGET_PRE_DIV_MASK)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a031ee81d97f8b235f6c1b7126db37974">  835</a></span><span class="preprocessor">#define PCFG_TRACK_TARGET_PRE_DIV_GET(x) (((uint32_t)(x) &amp; PCFG_TRACK_TARGET_PRE_DIV_MASK) &gt;&gt; PCFG_TRACK_TARGET_PRE_DIV_SHIFT)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span> </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment">/*</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment"> * TARGET (RW)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment"> *</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment"> * Target frequency multiplier of divided source</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment"> */</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a1d0b53bbe9a980010e9c5b9607d102d7">  842</a></span><span class="preprocessor">#define PCFG_TRACK_TARGET_TARGET_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#adb56ea57157bfbb66d28a073d6400b73">  843</a></span><span class="preprocessor">#define PCFG_TRACK_TARGET_TARGET_SHIFT (0U)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a3387de0dd51fb581f963f90f4e01a990">  844</a></span><span class="preprocessor">#define PCFG_TRACK_TARGET_TARGET_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_TRACK_TARGET_TARGET_SHIFT) &amp; PCFG_TRACK_TARGET_TARGET_MASK)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aa11f2a1772819610dab3fd67eb72efee">  845</a></span><span class="preprocessor">#define PCFG_TRACK_TARGET_TARGET_GET(x) (((uint32_t)(x) &amp; PCFG_TRACK_TARGET_TARGET_MASK) &gt;&gt; PCFG_TRACK_TARGET_TARGET_SHIFT)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span> </div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment">/* Bitfield definition for register: STATUS */</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment">/*</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment"> * SEL32K (RO)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment"> *</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment"> * track is using XTAL32K</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment"> * 0: track is not using XTAL32K</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment"> * 1: track is using XTAL32K</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment"> */</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a3f4c623dbd7ec25a4e2053cc6d059783">  855</a></span><span class="preprocessor">#define PCFG_STATUS_SEL32K_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a161e77f2afe33eb15401964c4f51e166">  856</a></span><span class="preprocessor">#define PCFG_STATUS_SEL32K_SHIFT (20U)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#ac10ddab9600556bb691262526b38e71d">  857</a></span><span class="preprocessor">#define PCFG_STATUS_SEL32K_GET(x) (((uint32_t)(x) &amp; PCFG_STATUS_SEL32K_MASK) &gt;&gt; PCFG_STATUS_SEL32K_SHIFT)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span> </div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment">/*</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment"> * SEL24M (RO)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment"> *</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment"> * track is using XTAL24M</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment"> * 0: track is not using XTAL24M</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment"> * 1: track is using XTAL24M</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment"> */</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a4401882a108007087162fae87084762d">  866</a></span><span class="preprocessor">#define PCFG_STATUS_SEL24M_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aef94f27adfa4f848637863c757f212a2">  867</a></span><span class="preprocessor">#define PCFG_STATUS_SEL24M_SHIFT (16U)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#afed9f5525d3a3f6fbd287e6345277f69">  868</a></span><span class="preprocessor">#define PCFG_STATUS_SEL24M_GET(x) (((uint32_t)(x) &amp; PCFG_STATUS_SEL24M_MASK) &gt;&gt; PCFG_STATUS_SEL24M_SHIFT)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span> </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">/*</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment"> * EN_TRIM (RO)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment"> *</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment"> * default value takes effect</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment"> * 0: default value is invalid</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment"> * 1: default value is valid</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment"> */</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a4c8c4f3597fb2dcb59da501db4d309d0">  877</a></span><span class="preprocessor">#define PCFG_STATUS_EN_TRIM_MASK (0x8000U)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a9a1ed3a318a29b662d294d9ddb842eb0">  878</a></span><span class="preprocessor">#define PCFG_STATUS_EN_TRIM_SHIFT (15U)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#adbe5b3e08c66dfe1ed621727df55174a">  879</a></span><span class="preprocessor">#define PCFG_STATUS_EN_TRIM_GET(x) (((uint32_t)(x) &amp; PCFG_STATUS_EN_TRIM_MASK) &gt;&gt; PCFG_STATUS_EN_TRIM_SHIFT)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span> </div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment">/*</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment"> * TRIM_C (RO)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment"> *</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> * default coarse trim value</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> */</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a58e34055036b33a422540c1b3fe90a1f">  886</a></span><span class="preprocessor">#define PCFG_STATUS_TRIM_C_MASK (0x700U)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a38bb6f0f79077e79b574995bcd25927b">  887</a></span><span class="preprocessor">#define PCFG_STATUS_TRIM_C_SHIFT (8U)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a65ea8c7594779457d166efadb7bb7308">  888</a></span><span class="preprocessor">#define PCFG_STATUS_TRIM_C_GET(x) (((uint32_t)(x) &amp; PCFG_STATUS_TRIM_C_MASK) &gt;&gt; PCFG_STATUS_TRIM_C_SHIFT)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span> </div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment">/*</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment"> * TRIM_F (RO)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment"> *</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment"> * default fine trim value</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> */</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a6114d2a56fcff3465d71b8d3d3919e1d">  895</a></span><span class="preprocessor">#define PCFG_STATUS_TRIM_F_MASK (0x1FU)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#a1ff47a2941a45241541aea4aadfe2f5c">  896</a></span><span class="preprocessor">#define PCFG_STATUS_TRIM_F_SHIFT (0U)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html#aacf99c105602a4f5cba14a6d978cb907">  897</a></span><span class="preprocessor">#define PCFG_STATUS_TRIM_F_GET(x) (((uint32_t)(x) &amp; PCFG_STATUS_TRIM_F_MASK) &gt;&gt; PCFG_STATUS_TRIM_F_SHIFT)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span> </div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span> </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span> </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span> </div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_PCFG_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructPCFG__Type_html"><div class="ttname"><a href="structPCFG__Type.html">PCFG_Type</a></div><div class="ttdef"><b>Definition</b> hpm_pcfg_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_60975241a070090640bc1ccc21d02eb1.html">HPM6700</a></li><li class="navelem"><a class="el" href="dir_9f857975be7088fcc023d43b6486ea0a.html">ip</a></li><li class="navelem"><a class="el" href="HPM6700_2ip_2hpm__pcfg__regs_8h.html">hpm_pcfg_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:18 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
