
These files are being used by the CR team in tetsing GREB and WREB PCBs.

The 'standard' file as of October 5, 2017 is ITL_standard_TS8_resetfirst_CL_RD_RU.seq

