// Seed: 3267588344
module module_0 (
    output wor  id_0
    , id_3,
    output tri0 id_1
);
  supply1 id_4, id_5, id_6;
  assign id_3 = id_5;
  wor id_7, id_8, id_9;
  assign id_7 = id_4;
  supply1 id_10;
  assign id_5 = ~1;
  assign id_8 = 1'b0 || 1 - 1;
  wire id_11, id_12;
  assign id_3 = 1;
  if (1) always_comb id_10 = 1;
  wire id_13;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wire id_4,
    input tri0 id_5,
    input wire id_6,
    output wor id_7,
    input tri1 id_8,
    input tri id_9,
    output tri0 id_10,
    input tri id_11,
    output wor id_12,
    output tri0 id_13,
    input tri0 id_14,
    input tri0 id_15,
    input wand id_16,
    input tri1 id_17,
    input wor id_18,
    input wire id_19,
    input tri1 id_20,
    input supply0 id_21
    , id_26,
    output wand id_22,
    output wand id_23,
    input supply1 id_24
);
  wire id_27;
  module_0(
      id_7, id_7
  );
endmodule
