/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : wf_umib_top.h
//[Revision time]   : Mon Oct 30 22:54:18 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.
// remove HW description see https://wiki.mediatek.inc/display/WTKB/CODA+HW+description+separation


#ifndef __WF_UMIB_TOP_REGS_H__
#define __WF_UMIB_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif








#define WF_UMIB_TOP_BASE                                       0x820cd000u

#define WF_UMIB_TOP_MCR_ADDR                                   (WF_UMIB_TOP_BASE + 0x01Cu) 
#define WF_UMIB_TOP_MMCR_ADDR                                  (WF_UMIB_TOP_BASE + 0x0F0u) 
#define WF_UMIB_TOP_MVCR_ADDR                                  (WF_UMIB_TOP_BASE + 0x3FCu) 
#define WF_UMIB_TOP_ANCR_ADDR                                  (WF_UMIB_TOP_BASE + 0x400u) 
#define WF_UMIB_TOP_B0BROCR_ADDR                               (WF_UMIB_TOP_BASE + 0x484u) 
#define WF_UMIB_TOP_B0BRBCR_ADDR                               (WF_UMIB_TOP_BASE + 0x4D4u) 
#define WF_UMIB_TOP_B0BRDCR_ADDR                               (WF_UMIB_TOP_BASE + 0x524u) 
#define WF_UMIB_TOP_B0BARMCR_ADDR                              (WF_UMIB_TOP_BASE + 0x534u) 
#define WF_UMIB_TOP_B0BRPDCR_ADDR                              (WF_UMIB_TOP_BASE + 0x574u) 
#define WF_UMIB_TOP_B0ARCR_ADDR                                (WF_UMIB_TOP_BASE + 0x584u) 
#define WF_UMIB_TOP_B0RPDCR_ADDR                               (WF_UMIB_TOP_BASE + 0x594u) 
#define WF_UMIB_TOP_B0BRIPCR0_ADDR                             (WF_UMIB_TOP_BASE + 0x598u) 
#define WF_UMIB_TOP_B0BRIPCR1_ADDR                             (WF_UMIB_TOP_BASE + 0x5A8u) 
#define WF_UMIB_TOP_B0BRIPCR2_ADDR                             (WF_UMIB_TOP_BASE + 0x5B8u) 
#define WF_UMIB_TOP_B0BRIPCR3_ADDR                             (WF_UMIB_TOP_BASE + 0x5C8u) 
#define WF_UMIB_TOP_B0BRIPCR4_ADDR                             (WF_UMIB_TOP_BASE + 0x5D8u) 
#define WF_UMIB_TOP_B1BROCR_ADDR                               (WF_UMIB_TOP_BASE + 0x5E8u) 
#define WF_UMIB_TOP_B1BRBCR_ADDR                               (WF_UMIB_TOP_BASE + 0x638u) 
#define WF_UMIB_TOP_B1BRDCR_ADDR                               (WF_UMIB_TOP_BASE + 0x688u) 
#define WF_UMIB_TOP_B1BARMCR_ADDR                              (WF_UMIB_TOP_BASE + 0x698u) 
#define WF_UMIB_TOP_B1BRPDCR_ADDR                              (WF_UMIB_TOP_BASE + 0x6D8u) 
#define WF_UMIB_TOP_B1ARCR_ADDR                                (WF_UMIB_TOP_BASE + 0x6E8u) 
#define WF_UMIB_TOP_B1RPDCR_ADDR                               (WF_UMIB_TOP_BASE + 0x6F8u) 
#define WF_UMIB_TOP_B1BRIPCR0_ADDR                             (WF_UMIB_TOP_BASE + 0x6FCu) 
#define WF_UMIB_TOP_B1BRIPCR1_ADDR                             (WF_UMIB_TOP_BASE + 0x70Cu) 
#define WF_UMIB_TOP_B1BRIPCR2_ADDR                             (WF_UMIB_TOP_BASE + 0x71Cu) 
#define WF_UMIB_TOP_B1BRIPCR3_ADDR                             (WF_UMIB_TOP_BASE + 0x72Cu) 
#define WF_UMIB_TOP_B1BRIPCR4_ADDR                             (WF_UMIB_TOP_BASE + 0x73Cu) 





#define WF_UMIB_TOP_MCR_MBSS_2_BSS0_ADDR                       WF_UMIB_TOP_MCR_ADDR
#define WF_UMIB_TOP_MCR_MBSS_2_BSS0_MASK                       0x00000001u                
#define WF_UMIB_TOP_MCR_MBSS_2_BSS0_SHFT                       0u


#define WF_UMIB_TOP_MMCR_MODE_ADDR                             WF_UMIB_TOP_MMCR_ADDR
#define WF_UMIB_TOP_MMCR_MODE_MASK                             0x80000000u                
#define WF_UMIB_TOP_MMCR_MODE_SHFT                             31u
#define WF_UMIB_TOP_MMCR_NUM_OF_MEM_MIB_ADDR                   WF_UMIB_TOP_MMCR_ADDR
#define WF_UMIB_TOP_MMCR_NUM_OF_MEM_MIB_MASK                   0x7FFF0000u                
#define WF_UMIB_TOP_MMCR_NUM_OF_MEM_MIB_SHFT                   16u
#define WF_UMIB_TOP_MMCR_RESET_ADDR                            WF_UMIB_TOP_MMCR_ADDR
#define WF_UMIB_TOP_MMCR_RESET_MASK                            0x00000001u                
#define WF_UMIB_TOP_MMCR_RESET_SHFT                            0u


#define WF_UMIB_TOP_MVCR_VERSION_CODE_ADDR                     WF_UMIB_TOP_MVCR_ADDR
#define WF_UMIB_TOP_MVCR_VERSION_CODE_MASK                     0xFFFFFFFFu                
#define WF_UMIB_TOP_MVCR_VERSION_CODE_SHFT                     0u


#define WF_UMIB_TOP_ANCR_AMSDU_COUNTn_ADDR                     WF_UMIB_TOP_ANCR_ADDR
#define WF_UMIB_TOP_ANCR_AMSDU_COUNTn_MASK                     0xFFFFFFFFu                
#define WF_UMIB_TOP_ANCR_AMSDU_COUNTn_SHFT                     0u


#define WF_UMIB_TOP_B0BROCR_RX_OK_COUNTn_ADDR                  WF_UMIB_TOP_B0BROCR_ADDR
#define WF_UMIB_TOP_B0BROCR_RX_OK_COUNTn_MASK                  0xFFFFFFFFu                
#define WF_UMIB_TOP_B0BROCR_RX_OK_COUNTn_SHFT                  0u


#define WF_UMIB_TOP_B0BRBCR_RX_BYTE_COUNTn_ADDR                WF_UMIB_TOP_B0BRBCR_ADDR
#define WF_UMIB_TOP_B0BRBCR_RX_BYTE_COUNTn_MASK                0xFFFFFFFFu                
#define WF_UMIB_TOP_B0BRBCR_RX_BYTE_COUNTn_SHFT                0u


#define WF_UMIB_TOP_B0BRDCR_RX_DATA_COUNTn_ADDR                WF_UMIB_TOP_B0BRDCR_ADDR
#define WF_UMIB_TOP_B0BRDCR_RX_DATA_COUNTn_MASK                0xFFFFFFFFu                
#define WF_UMIB_TOP_B0BRDCR_RX_DATA_COUNTn_SHFT                0u


#define WF_UMIB_TOP_B0BARMCR_RX_MSDU_COUNTn_ADDR               WF_UMIB_TOP_B0BARMCR_ADDR
#define WF_UMIB_TOP_B0BARMCR_RX_MSDU_COUNTn_MASK               0xFFFFFFFFu                
#define WF_UMIB_TOP_B0BARMCR_RX_MSDU_COUNTn_SHFT               0u


#define WF_UMIB_TOP_B0BRPDCR_PF_DROP_COUNTn_ADDR               WF_UMIB_TOP_B0BRPDCR_ADDR
#define WF_UMIB_TOP_B0BRPDCR_PF_DROP_COUNTn_MASK               0xFFFFFFFFu                
#define WF_UMIB_TOP_B0BRPDCR_PF_DROP_COUNTn_SHFT               0u


#define WF_UMIB_TOP_B0ARCR_RX_COUNT_ACn_ADDR                   WF_UMIB_TOP_B0ARCR_ADDR
#define WF_UMIB_TOP_B0ARCR_RX_COUNT_ACn_MASK                   0xFFFFFFFFu                
#define WF_UMIB_TOP_B0ARCR_RX_COUNT_ACn_SHFT                   0u


#define WF_UMIB_TOP_B0RPDCR_PF_DROP_COUNT_ADDR                 WF_UMIB_TOP_B0RPDCR_ADDR
#define WF_UMIB_TOP_B0RPDCR_PF_DROP_COUNT_MASK                 0xFFFFFFFFu                
#define WF_UMIB_TOP_B0RPDCR_PF_DROP_COUNT_SHFT                 0u


#define WF_UMIB_TOP_B0BRIPCR0_RX_IPV4_COUNTn_ADDR              WF_UMIB_TOP_B0BRIPCR0_ADDR
#define WF_UMIB_TOP_B0BRIPCR0_RX_IPV4_COUNTn_MASK              0xFFFFFFFFu                
#define WF_UMIB_TOP_B0BRIPCR0_RX_IPV4_COUNTn_SHFT              0u


#define WF_UMIB_TOP_B0BRIPCR1_RX_IPV4_DROP_COUNTn_ADDR         WF_UMIB_TOP_B0BRIPCR1_ADDR
#define WF_UMIB_TOP_B0BRIPCR1_RX_IPV4_DROP_COUNTn_MASK         0xFFFFFFFFu                
#define WF_UMIB_TOP_B0BRIPCR1_RX_IPV4_DROP_COUNTn_SHFT         0u


#define WF_UMIB_TOP_B0BRIPCR2_RX_ICMP4_COUNTn_ADDR             WF_UMIB_TOP_B0BRIPCR2_ADDR
#define WF_UMIB_TOP_B0BRIPCR2_RX_ICMP4_COUNTn_MASK             0xFFFFFFFFu                
#define WF_UMIB_TOP_B0BRIPCR2_RX_ICMP4_COUNTn_SHFT             0u


#define WF_UMIB_TOP_B0BRIPCR3_RX_IPV6_COUNTn_ADDR              WF_UMIB_TOP_B0BRIPCR3_ADDR
#define WF_UMIB_TOP_B0BRIPCR3_RX_IPV6_COUNTn_MASK              0xFFFFFFFFu                
#define WF_UMIB_TOP_B0BRIPCR3_RX_IPV6_COUNTn_SHFT              0u


#define WF_UMIB_TOP_B0BRIPCR4_RX_IPV6_DROP_COUNTn_ADDR         WF_UMIB_TOP_B0BRIPCR4_ADDR
#define WF_UMIB_TOP_B0BRIPCR4_RX_IPV6_DROP_COUNTn_MASK         0xFFFFFFFFu                
#define WF_UMIB_TOP_B0BRIPCR4_RX_IPV6_DROP_COUNTn_SHFT         0u


#define WF_UMIB_TOP_B1BROCR_RX_OK_COUNTn_ADDR                  WF_UMIB_TOP_B1BROCR_ADDR
#define WF_UMIB_TOP_B1BROCR_RX_OK_COUNTn_MASK                  0xFFFFFFFFu                
#define WF_UMIB_TOP_B1BROCR_RX_OK_COUNTn_SHFT                  0u


#define WF_UMIB_TOP_B1BRBCR_RX_BYTE_COUNTn_ADDR                WF_UMIB_TOP_B1BRBCR_ADDR
#define WF_UMIB_TOP_B1BRBCR_RX_BYTE_COUNTn_MASK                0xFFFFFFFFu                
#define WF_UMIB_TOP_B1BRBCR_RX_BYTE_COUNTn_SHFT                0u


#define WF_UMIB_TOP_B1BRDCR_RX_DATA_COUNTn_ADDR                WF_UMIB_TOP_B1BRDCR_ADDR
#define WF_UMIB_TOP_B1BRDCR_RX_DATA_COUNTn_MASK                0xFFFFFFFFu                
#define WF_UMIB_TOP_B1BRDCR_RX_DATA_COUNTn_SHFT                0u


#define WF_UMIB_TOP_B1BARMCR_RX_MSDU_COUNTn_ADDR               WF_UMIB_TOP_B1BARMCR_ADDR
#define WF_UMIB_TOP_B1BARMCR_RX_MSDU_COUNTn_MASK               0xFFFFFFFFu                
#define WF_UMIB_TOP_B1BARMCR_RX_MSDU_COUNTn_SHFT               0u


#define WF_UMIB_TOP_B1BRPDCR_PF_DROP_COUNTn_ADDR               WF_UMIB_TOP_B1BRPDCR_ADDR
#define WF_UMIB_TOP_B1BRPDCR_PF_DROP_COUNTn_MASK               0xFFFFFFFFu                
#define WF_UMIB_TOP_B1BRPDCR_PF_DROP_COUNTn_SHFT               0u


#define WF_UMIB_TOP_B1ARCR_RX_COUNT_ACn_ADDR                   WF_UMIB_TOP_B1ARCR_ADDR
#define WF_UMIB_TOP_B1ARCR_RX_COUNT_ACn_MASK                   0xFFFFFFFFu                
#define WF_UMIB_TOP_B1ARCR_RX_COUNT_ACn_SHFT                   0u


#define WF_UMIB_TOP_B1RPDCR_PF_DROP_COUNT_ADDR                 WF_UMIB_TOP_B1RPDCR_ADDR
#define WF_UMIB_TOP_B1RPDCR_PF_DROP_COUNT_MASK                 0xFFFFFFFFu                
#define WF_UMIB_TOP_B1RPDCR_PF_DROP_COUNT_SHFT                 0u


#define WF_UMIB_TOP_B1BRIPCR0_RX_IPV4_COUNTn_ADDR              WF_UMIB_TOP_B1BRIPCR0_ADDR
#define WF_UMIB_TOP_B1BRIPCR0_RX_IPV4_COUNTn_MASK              0xFFFFFFFFu                
#define WF_UMIB_TOP_B1BRIPCR0_RX_IPV4_COUNTn_SHFT              0u


#define WF_UMIB_TOP_B1BRIPCR1_RX_IPV4_DROP_COUNTn_ADDR         WF_UMIB_TOP_B1BRIPCR1_ADDR
#define WF_UMIB_TOP_B1BRIPCR1_RX_IPV4_DROP_COUNTn_MASK         0xFFFFFFFFu                
#define WF_UMIB_TOP_B1BRIPCR1_RX_IPV4_DROP_COUNTn_SHFT         0u


#define WF_UMIB_TOP_B1BRIPCR2_RX_ICMP4_COUNTn_ADDR             WF_UMIB_TOP_B1BRIPCR2_ADDR
#define WF_UMIB_TOP_B1BRIPCR2_RX_ICMP4_COUNTn_MASK             0xFFFFFFFFu                
#define WF_UMIB_TOP_B1BRIPCR2_RX_ICMP4_COUNTn_SHFT             0u


#define WF_UMIB_TOP_B1BRIPCR3_RX_IPV6_COUNTn_ADDR              WF_UMIB_TOP_B1BRIPCR3_ADDR
#define WF_UMIB_TOP_B1BRIPCR3_RX_IPV6_COUNTn_MASK              0xFFFFFFFFu                
#define WF_UMIB_TOP_B1BRIPCR3_RX_IPV6_COUNTn_SHFT              0u


#define WF_UMIB_TOP_B1BRIPCR4_RX_IPV6_DROP_COUNTn_ADDR         WF_UMIB_TOP_B1BRIPCR4_ADDR
#define WF_UMIB_TOP_B1BRIPCR4_RX_IPV6_DROP_COUNTn_MASK         0xFFFFFFFFu                
#define WF_UMIB_TOP_B1BRIPCR4_RX_IPV6_DROP_COUNTn_SHFT         0u

#ifdef __cplusplus
}
#endif

#endif // __WF_UMIB_TOP_REGS_H__
