Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 26 18:19:27 2021
| Host         : DESKTOP-D7FT5L0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -pb project_reti_logiche_timing_summary_routed.pb -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     92.126        0.000                      0                  211        0.239        0.000                      0                  211       49.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              92.126        0.000                      0                  146        0.239        0.000                      0                  146       49.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                   96.255        0.000                      0                   65        0.428        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       92.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.126ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 2.941ns (37.336%)  route 4.936ns (62.664%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 104.721 - 100.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.848     5.086    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y139         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  DATAPATH0/N_COL_REG/data_reg[2]/Q
                         net (fo=15, routed)          1.204     6.808    DATAPATH0/N_COL_REG/A[2]
    SLICE_X7Y141         LUT6 (Prop_lut6_I2_O)        0.124     6.932 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_4/O
                         net (fo=2, routed)           0.906     7.838    DATAPATH0/N_COL_REG/data_reg[6]_1[0]
    SLICE_X5Y141         LUT6 (Prop_lut6_I0_O)        0.124     7.962 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.962    DATAPATH0/N_COL_REG_n_44
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.386 r  DATAPATH0/multOp__30_carry__0/O[1]
                         net (fo=3, routed)           0.952     9.338    DATAPATH0/N_COL_REG/multOp__60_carry__1_i_8_0[1]
    SLICE_X7Y139         LUT4 (Prop_lut4_I2_O)        0.331     9.669 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, routed)           1.062    10.731    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.355    11.086 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.811    11.898    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y139         LUT5 (Prop_lut5_I0_O)        0.327    12.225 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.225    DATAPATH0/N_COL_REG_n_48
    SLICE_X4Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.626 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.626    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.740 r  DATAPATH0/multOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.740    DATAPATH0/multOp__60_carry__1_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.963 r  DATAPATH0/multOp__60_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.963    DATAPATH0/SIZE_REG/D[14]
    SLICE_X4Y141         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.730   104.721    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y141         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/C
                         clock pessimism              0.340   105.062    
                         clock uncertainty           -0.035   105.026    
    SLICE_X4Y141         FDCE (Setup_fdce_C_D)        0.062   105.088    DATAPATH0/SIZE_REG/data_reg[15]
  -------------------------------------------------------------------
                         required time                        105.088    
                         arrival time                         -12.963    
  -------------------------------------------------------------------
                         slack                                 92.126    

Slack (MET) :             92.128ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 2.938ns (37.312%)  route 4.936ns (62.688%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.848     5.086    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y139         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  DATAPATH0/N_COL_REG/data_reg[2]/Q
                         net (fo=15, routed)          1.204     6.808    DATAPATH0/N_COL_REG/A[2]
    SLICE_X7Y141         LUT6 (Prop_lut6_I2_O)        0.124     6.932 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_4/O
                         net (fo=2, routed)           0.906     7.838    DATAPATH0/N_COL_REG/data_reg[6]_1[0]
    SLICE_X5Y141         LUT6 (Prop_lut6_I0_O)        0.124     7.962 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.962    DATAPATH0/N_COL_REG_n_44
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.386 r  DATAPATH0/multOp__30_carry__0/O[1]
                         net (fo=3, routed)           0.952     9.338    DATAPATH0/N_COL_REG/multOp__60_carry__1_i_8_0[1]
    SLICE_X7Y139         LUT4 (Prop_lut4_I2_O)        0.331     9.669 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, routed)           1.062    10.731    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.355    11.086 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.811    11.898    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y139         LUT5 (Prop_lut5_I0_O)        0.327    12.225 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.225    DATAPATH0/N_COL_REG_n_48
    SLICE_X4Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.626 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.626    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.960 r  DATAPATH0/multOp__60_carry__1/O[1]
                         net (fo=1, routed)           0.000    12.960    DATAPATH0/SIZE_REG/D[11]
    SLICE_X4Y140         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.729   104.720    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y140         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[12]/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X4Y140         FDCE (Setup_fdce_C_D)        0.062   105.087    DATAPATH0/SIZE_REG/data_reg[12]
  -------------------------------------------------------------------
                         required time                        105.087    
                         arrival time                         -12.960    
  -------------------------------------------------------------------
                         slack                                 92.128    

Slack (MET) :             92.149ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.853ns  (logic 2.917ns (37.145%)  route 4.936ns (62.855%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.848     5.086    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y139         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  DATAPATH0/N_COL_REG/data_reg[2]/Q
                         net (fo=15, routed)          1.204     6.808    DATAPATH0/N_COL_REG/A[2]
    SLICE_X7Y141         LUT6 (Prop_lut6_I2_O)        0.124     6.932 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_4/O
                         net (fo=2, routed)           0.906     7.838    DATAPATH0/N_COL_REG/data_reg[6]_1[0]
    SLICE_X5Y141         LUT6 (Prop_lut6_I0_O)        0.124     7.962 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.962    DATAPATH0/N_COL_REG_n_44
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.386 r  DATAPATH0/multOp__30_carry__0/O[1]
                         net (fo=3, routed)           0.952     9.338    DATAPATH0/N_COL_REG/multOp__60_carry__1_i_8_0[1]
    SLICE_X7Y139         LUT4 (Prop_lut4_I2_O)        0.331     9.669 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, routed)           1.062    10.731    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.355    11.086 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.811    11.898    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y139         LUT5 (Prop_lut5_I0_O)        0.327    12.225 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.225    DATAPATH0/N_COL_REG_n_48
    SLICE_X4Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.626 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.626    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.939 r  DATAPATH0/multOp__60_carry__1/O[3]
                         net (fo=1, routed)           0.000    12.939    DATAPATH0/SIZE_REG/D[13]
    SLICE_X4Y140         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.729   104.720    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y140         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[14]/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X4Y140         FDCE (Setup_fdce_C_D)        0.062   105.087    DATAPATH0/SIZE_REG/data_reg[14]
  -------------------------------------------------------------------
                         required time                        105.087    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                 92.149    

Slack (MET) :             92.223ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 2.843ns (36.547%)  route 4.936ns (63.453%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.848     5.086    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y139         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  DATAPATH0/N_COL_REG/data_reg[2]/Q
                         net (fo=15, routed)          1.204     6.808    DATAPATH0/N_COL_REG/A[2]
    SLICE_X7Y141         LUT6 (Prop_lut6_I2_O)        0.124     6.932 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_4/O
                         net (fo=2, routed)           0.906     7.838    DATAPATH0/N_COL_REG/data_reg[6]_1[0]
    SLICE_X5Y141         LUT6 (Prop_lut6_I0_O)        0.124     7.962 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.962    DATAPATH0/N_COL_REG_n_44
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.386 r  DATAPATH0/multOp__30_carry__0/O[1]
                         net (fo=3, routed)           0.952     9.338    DATAPATH0/N_COL_REG/multOp__60_carry__1_i_8_0[1]
    SLICE_X7Y139         LUT4 (Prop_lut4_I2_O)        0.331     9.669 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, routed)           1.062    10.731    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.355    11.086 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.811    11.898    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y139         LUT5 (Prop_lut5_I0_O)        0.327    12.225 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.225    DATAPATH0/N_COL_REG_n_48
    SLICE_X4Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.626 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.626    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.865 r  DATAPATH0/multOp__60_carry__1/O[2]
                         net (fo=1, routed)           0.000    12.865    DATAPATH0/SIZE_REG/D[12]
    SLICE_X4Y140         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.729   104.720    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y140         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[13]/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X4Y140         FDCE (Setup_fdce_C_D)        0.062   105.087    DATAPATH0/SIZE_REG/data_reg[13]
  -------------------------------------------------------------------
                         required time                        105.087    
                         arrival time                         -12.865    
  -------------------------------------------------------------------
                         slack                                 92.223    

Slack (MET) :             92.239ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.763ns  (logic 2.827ns (36.416%)  route 4.936ns (63.584%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.848     5.086    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y139         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  DATAPATH0/N_COL_REG/data_reg[2]/Q
                         net (fo=15, routed)          1.204     6.808    DATAPATH0/N_COL_REG/A[2]
    SLICE_X7Y141         LUT6 (Prop_lut6_I2_O)        0.124     6.932 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_4/O
                         net (fo=2, routed)           0.906     7.838    DATAPATH0/N_COL_REG/data_reg[6]_1[0]
    SLICE_X5Y141         LUT6 (Prop_lut6_I0_O)        0.124     7.962 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.962    DATAPATH0/N_COL_REG_n_44
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.386 r  DATAPATH0/multOp__30_carry__0/O[1]
                         net (fo=3, routed)           0.952     9.338    DATAPATH0/N_COL_REG/multOp__60_carry__1_i_8_0[1]
    SLICE_X7Y139         LUT4 (Prop_lut4_I2_O)        0.331     9.669 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, routed)           1.062    10.731    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.355    11.086 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.811    11.898    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y139         LUT5 (Prop_lut5_I0_O)        0.327    12.225 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.225    DATAPATH0/N_COL_REG_n_48
    SLICE_X4Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.626 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.626    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.849 r  DATAPATH0/multOp__60_carry__1/O[0]
                         net (fo=1, routed)           0.000    12.849    DATAPATH0/SIZE_REG/D[10]
    SLICE_X4Y140         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.729   104.720    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y140         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[11]/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X4Y140         FDCE (Setup_fdce_C_D)        0.062   105.087    DATAPATH0/SIZE_REG/data_reg[11]
  -------------------------------------------------------------------
                         required time                        105.087    
                         arrival time                         -12.849    
  -------------------------------------------------------------------
                         slack                                 92.239    

Slack (MET) :             92.615ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 2.451ns (33.179%)  route 4.936ns (66.821%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.848     5.086    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y139         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  DATAPATH0/N_COL_REG/data_reg[2]/Q
                         net (fo=15, routed)          1.204     6.808    DATAPATH0/N_COL_REG/A[2]
    SLICE_X7Y141         LUT6 (Prop_lut6_I2_O)        0.124     6.932 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_4/O
                         net (fo=2, routed)           0.906     7.838    DATAPATH0/N_COL_REG/data_reg[6]_1[0]
    SLICE_X5Y141         LUT6 (Prop_lut6_I0_O)        0.124     7.962 r  DATAPATH0/N_COL_REG/multOp__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.962    DATAPATH0/N_COL_REG_n_44
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.386 r  DATAPATH0/multOp__30_carry__0/O[1]
                         net (fo=3, routed)           0.952     9.338    DATAPATH0/N_COL_REG/multOp__60_carry__1_i_8_0[1]
    SLICE_X7Y139         LUT4 (Prop_lut4_I2_O)        0.331     9.669 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, routed)           1.062    10.731    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.355    11.086 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.811    11.898    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y139         LUT5 (Prop_lut5_I0_O)        0.327    12.225 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.225    DATAPATH0/N_COL_REG_n_48
    SLICE_X4Y139         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.473 r  DATAPATH0/multOp__60_carry__0/O[3]
                         net (fo=1, routed)           0.000    12.473    DATAPATH0/SIZE_REG/D[9]
    SLICE_X4Y139         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.729   104.720    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y139         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[10]/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X4Y139         FDCE (Setup_fdce_C_D)        0.062   105.087    DATAPATH0/SIZE_REG/data_reg[10]
  -------------------------------------------------------------------
                         required time                        105.087    
                         arrival time                         -12.473    
  -------------------------------------------------------------------
                         slack                                 92.615    

Slack (MET) :             93.551ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 2.542ns (39.389%)  route 3.912ns (60.611%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.848     5.086    DATAPATH0/N_COL_REG/CLK
    SLICE_X5Y139         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.175     6.716    DATAPATH0/N_COL_REG/A[4]
    SLICE_X7Y138         LUT6 (Prop_lut6_I5_O)        0.124     6.840 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.797     7.638    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X5Y138         LUT6 (Prop_lut6_I0_O)        0.124     7.762 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.762    DATAPATH0/N_COL_REG_n_37
    SLICE_X5Y138         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.342 r  DATAPATH0/multOp__0_carry__0/O[2]
                         net (fo=6, routed)           1.001     9.343    DATAPATH0/N_COL_REG/data_reg[10][0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I3_O)        0.330     9.673 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_15/O
                         net (fo=1, routed)           0.939    10.611    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_15_n_0
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.348    10.959 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.959    DATAPATH0/N_COL_REG_n_50
    SLICE_X4Y139         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.539 r  DATAPATH0/multOp__60_carry__0/O[2]
                         net (fo=1, routed)           0.000    11.539    DATAPATH0/SIZE_REG/D[8]
    SLICE_X4Y139         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.729   104.720    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y139         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[9]/C
                         clock pessimism              0.343   105.064    
                         clock uncertainty           -0.035   105.028    
    SLICE_X4Y139         FDCE (Setup_fdce_C_D)        0.062   105.090    DATAPATH0/SIZE_REG/data_reg[9]
  -------------------------------------------------------------------
                         required time                        105.090    
                         arrival time                         -11.539    
  -------------------------------------------------------------------
                         slack                                 93.551    

Slack (MET) :             93.904ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 2.189ns (35.882%)  route 3.912ns (64.118%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.848     5.086    DATAPATH0/N_COL_REG/CLK
    SLICE_X5Y139         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.175     6.716    DATAPATH0/N_COL_REG/A[4]
    SLICE_X7Y138         LUT6 (Prop_lut6_I5_O)        0.124     6.840 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.797     7.638    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X5Y138         LUT6 (Prop_lut6_I0_O)        0.124     7.762 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.762    DATAPATH0/N_COL_REG_n_37
    SLICE_X5Y138         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.342 r  DATAPATH0/multOp__0_carry__0/O[2]
                         net (fo=6, routed)           1.001     9.343    DATAPATH0/N_COL_REG/data_reg[10][0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I3_O)        0.330     9.673 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_15/O
                         net (fo=1, routed)           0.939    10.611    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_15_n_0
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.348    10.959 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.959    DATAPATH0/N_COL_REG_n_50
    SLICE_X4Y139         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.186 r  DATAPATH0/multOp__60_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.186    DATAPATH0/SIZE_REG/D[7]
    SLICE_X4Y139         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.729   104.720    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y139         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[8]/C
                         clock pessimism              0.343   105.064    
                         clock uncertainty           -0.035   105.028    
    SLICE_X4Y139         FDCE (Setup_fdce_C_D)        0.062   105.090    DATAPATH0/SIZE_REG/data_reg[8]
  -------------------------------------------------------------------
                         required time                        105.090    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                 93.904    

Slack (MET) :             94.174ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 2.021ns (34.659%)  route 3.810ns (65.341%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.848     5.086    DATAPATH0/N_COL_REG/CLK
    SLICE_X5Y139         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.175     6.716    DATAPATH0/N_COL_REG/A[4]
    SLICE_X7Y138         LUT6 (Prop_lut6_I5_O)        0.124     6.840 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.797     7.638    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X5Y138         LUT6 (Prop_lut6_I0_O)        0.124     7.762 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.762    DATAPATH0/N_COL_REG_n_37
    SLICE_X5Y138         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.402 r  DATAPATH0/multOp__0_carry__0/O[3]
                         net (fo=2, routed)           0.834     9.236    DATAPATH0/N_COL_REG/data_reg[10][1]
    SLICE_X7Y139         LUT4 (Prop_lut4_I2_O)        0.306     9.542 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_4/O
                         net (fo=2, routed)           1.004    10.546    DATAPATH0/N_COL_REG/data_reg[3]_1[0]
    SLICE_X4Y139         LUT5 (Prop_lut5_I0_O)        0.124    10.670 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.670    DATAPATH0/N_COL_REG_n_51
    SLICE_X4Y139         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.917 r  DATAPATH0/multOp__60_carry__0/O[0]
                         net (fo=1, routed)           0.000    10.917    DATAPATH0/SIZE_REG/D[6]
    SLICE_X4Y139         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.729   104.720    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y139         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[7]/C
                         clock pessimism              0.343   105.064    
                         clock uncertainty           -0.035   105.028    
    SLICE_X4Y139         FDCE (Setup_fdce_C_D)        0.062   105.090    DATAPATH0/SIZE_REG/data_reg[7]
  -------------------------------------------------------------------
                         required time                        105.090    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                 94.174    

Slack (MET) :             94.327ns  (required time - arrival time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 1.722ns (31.711%)  route 3.708ns (68.289%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 104.721 - 100.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.848     5.086    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X0Y138         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  DATAPATH0/PIXEL_COUNTER/data_reg[0]/Q
                         net (fo=3, routed)           1.120     6.662    DATAPATH0/PIXEL_COUNTER/data_reg[0]
    SLICE_X3Y140         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  DATAPATH0/PIXEL_COUNTER/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.786    DATAPATH0/PIXEL_COUNTER_n_19
    SLICE_X3Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.318 r  DATAPATH0/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.318    DATAPATH0/eqOp_carry_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.475 r  DATAPATH0/eqOp_carry__0/CO[1]
                         net (fo=5, routed)           0.936     8.410    DATAPATH0/pixel_counter_end
    SLICE_X4Y137         LUT6 (Prop_lut6_I1_O)        0.329     8.739 r  DATAPATH0/FSM_onehot_cur_state[11]_i_3/O
                         net (fo=1, routed)           0.596     9.335    DATAPATH0/FSM_onehot_cur_state[11]_i_3_n_0
    SLICE_X6Y138         LUT6 (Prop_lut6_I4_O)        0.124     9.459 r  DATAPATH0/FSM_onehot_cur_state[11]_i_1/O
                         net (fo=12, routed)          1.057    10.516    DATAPATH0_n_16
    SLICE_X6Y141         FDRE                                         r  FSM_onehot_cur_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.730   104.721    i_clk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  FSM_onehot_cur_state_reg[10]/C
                         clock pessimism              0.326   105.048    
                         clock uncertainty           -0.035   105.012    
    SLICE_X6Y141         FDRE (Setup_fdre_C_CE)      -0.169   104.843    FSM_onehot_cur_state_reg[10]
  -------------------------------------------------------------------
                         required time                        104.843    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                 94.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.731%)  route 0.108ns (30.269%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.653     1.590    DATAPATH0/N_COL_REG/CLK
    SLICE_X5Y140         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDCE (Prop_fdce_C_Q)         0.141     1.731 r  DATAPATH0/N_COL_REG/data_reg[7]/Q
                         net (fo=14, routed)          0.108     1.839    DATAPATH0/N_COL_REG/A[7]
    SLICE_X4Y140         LUT6 (Prop_lut6_I2_O)        0.045     1.884 r  DATAPATH0/N_COL_REG/multOp__60_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.884    DATAPATH0/N_COL_REG_n_52
    SLICE_X4Y140         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.947 r  DATAPATH0/multOp__60_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.947    DATAPATH0/SIZE_REG/D[13]
    SLICE_X4Y140         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.927     2.116    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y140         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[14]/C
                         clock pessimism             -0.513     1.603    
    SLICE_X4Y140         FDCE (Hold_fdce_C_D)         0.105     1.708    DATAPATH0/SIZE_REG/data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.653     1.590    i_clk_IBUF_BUFG
    SLICE_X3Y138         FDRE                                         r  FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  FSM_onehot_cur_state_reg[4]/Q
                         net (fo=18, routed)          0.128     1.860    DATAPATH0/SIZE_REG/data_reg[0]_0[1]
    SLICE_X7Y138         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.926     2.115    DATAPATH0/SIZE_REG/CLK
    SLICE_X7Y138         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[3]/C
                         clock pessimism             -0.486     1.629    
    SLICE_X7Y138         FDCE (Hold_fdce_C_CE)       -0.039     1.590    DATAPATH0/SIZE_REG/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.861%)  route 0.136ns (49.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.653     1.590    i_clk_IBUF_BUFG
    SLICE_X3Y138         FDRE                                         r  FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  FSM_onehot_cur_state_reg[4]/Q
                         net (fo=18, routed)          0.136     1.867    DATAPATH0/SIZE_REG/data_reg[0]_0[1]
    SLICE_X5Y137         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.924     2.113    DATAPATH0/SIZE_REG/CLK
    SLICE_X5Y137         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[0]/C
                         clock pessimism             -0.486     1.627    
    SLICE_X5Y137         FDCE (Hold_fdce_C_CE)       -0.039     1.588    DATAPATH0/SIZE_REG/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.861%)  route 0.136ns (49.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.653     1.590    i_clk_IBUF_BUFG
    SLICE_X3Y138         FDRE                                         r  FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  FSM_onehot_cur_state_reg[4]/Q
                         net (fo=18, routed)          0.136     1.867    DATAPATH0/SIZE_REG/data_reg[0]_0[1]
    SLICE_X5Y137         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.924     2.113    DATAPATH0/SIZE_REG/CLK
    SLICE_X5Y137         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[1]/C
                         clock pessimism             -0.486     1.627    
    SLICE_X5Y137         FDCE (Hold_fdce_C_CE)       -0.039     1.588    DATAPATH0/SIZE_REG/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.861%)  route 0.136ns (49.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.653     1.590    i_clk_IBUF_BUFG
    SLICE_X3Y138         FDRE                                         r  FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  FSM_onehot_cur_state_reg[4]/Q
                         net (fo=18, routed)          0.136     1.867    DATAPATH0/SIZE_REG/data_reg[0]_0[1]
    SLICE_X5Y137         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.924     2.113    DATAPATH0/SIZE_REG/CLK
    SLICE_X5Y137         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[2]/C
                         clock pessimism             -0.486     1.627    
    SLICE_X5Y137         FDCE (Hold_fdce_C_CE)       -0.039     1.588    DATAPATH0/SIZE_REG/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.653     1.590    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X0Y139         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDCE (Prop_fdce_C_Q)         0.141     1.731 r  DATAPATH0/PIXEL_COUNTER/data_reg[6]/Q
                         net (fo=3, routed)           0.134     1.865    DATAPATH0/PIXEL_COUNTER/data_reg[6]
    SLICE_X0Y139         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.976 r  DATAPATH0/PIXEL_COUNTER/data_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.976    DATAPATH0/PIXEL_COUNTER/data_reg[4]_i_1_n_5
    SLICE_X0Y139         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.927     2.116    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X0Y139         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[6]/C
                         clock pessimism             -0.526     1.590    
    SLICE_X0Y139         FDCE (Hold_fdce_C_D)         0.105     1.695    DATAPATH0/PIXEL_COUNTER/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.252ns (65.117%)  route 0.135ns (34.883%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.654     1.591    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X0Y141         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDCE (Prop_fdce_C_Q)         0.141     1.732 r  DATAPATH0/PIXEL_COUNTER/data_reg[14]/Q
                         net (fo=3, routed)           0.135     1.867    DATAPATH0/PIXEL_COUNTER/data_reg[14]
    SLICE_X0Y141         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.978 r  DATAPATH0/PIXEL_COUNTER/data_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.978    DATAPATH0/PIXEL_COUNTER/data_reg[12]_i_1_n_5
    SLICE_X0Y141         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.928     2.117    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X0Y141         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[14]/C
                         clock pessimism             -0.526     1.591    
    SLICE_X0Y141         FDCE (Hold_fdce_C_D)         0.105     1.696    DATAPATH0/PIXEL_COUNTER/data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 DATAPATH0/MAX_VALUE_REG/data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/MAX_VALUE_REG/data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (59.940%)  route 0.166ns (40.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.626     1.563    DATAPATH0/MAX_VALUE_REG/CLK
    SLICE_X8Y141         FDCE                                         r  DATAPATH0/MAX_VALUE_REG/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y141         FDCE (Prop_fdce_C_Q)         0.148     1.711 r  DATAPATH0/MAX_VALUE_REG/data_reg[5]/Q
                         net (fo=5, routed)           0.166     1.878    DATAPATH0/MAX_VALUE_REG/Q[5]
    SLICE_X8Y141         LUT3 (Prop_lut3_I2_O)        0.101     1.979 r  DATAPATH0/MAX_VALUE_REG/data[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.979    DATAPATH0/MAX_VALUE_REG/max_comp_out[5]
    SLICE_X8Y141         FDCE                                         r  DATAPATH0/MAX_VALUE_REG/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.898     2.087    DATAPATH0/MAX_VALUE_REG/CLK
    SLICE_X8Y141         FDCE                                         r  DATAPATH0/MAX_VALUE_REG/data_reg[5]/C
                         clock pessimism             -0.524     1.563    
    SLICE_X8Y141         FDCE (Hold_fdce_C_D)         0.131     1.694    DATAPATH0/MAX_VALUE_REG/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.340%)  route 0.146ns (36.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.653     1.590    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X0Y138         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDCE (Prop_fdce_C_Q)         0.141     1.731 r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/Q
                         net (fo=3, routed)           0.146     1.877    DATAPATH0/PIXEL_COUNTER/data_reg[2]
    SLICE_X0Y138         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.988 r  DATAPATH0/PIXEL_COUNTER/data_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.988    DATAPATH0/PIXEL_COUNTER/data_reg[0]_i_2_n_5
    SLICE_X0Y138         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.927     2.116    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X0Y138         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/C
                         clock pessimism             -0.526     1.590    
    SLICE_X0Y138         FDCE (Hold_fdce_C_D)         0.105     1.695    DATAPATH0/PIXEL_COUNTER/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.899%)  route 0.193ns (54.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.653     1.590    i_clk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.164     1.754 r  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=13, routed)          0.193     1.947    shift_mult_load
    SLICE_X6Y141         FDRE                                         r  FSM_onehot_cur_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.927     2.116    i_clk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  FSM_onehot_cur_state_reg[8]/C
                         clock pessimism             -0.526     1.590    
    SLICE_X6Y141         FDRE (Hold_fdre_C_D)         0.063     1.653    FSM_onehot_cur_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X8Y138   DATAPATH0/MAX_VALUE_REG/data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X8Y138   DATAPATH0/MAX_VALUE_REG/data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X8Y138   DATAPATH0/MAX_VALUE_REG/data_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X9Y141   DATAPATH0/MIN_VALUE_REG/data_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X5Y140   DATAPATH0/N_COL_REG/data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X6Y140   DATAPATH0/N_COL_REG/data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X6Y139   DATAPATH0/N_COL_REG/data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X5Y139   DATAPATH0/N_COL_REG/data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X5Y139   DATAPATH0/N_COL_REG/data_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y140   DATAPATH0/PIXEL_COUNTER/data_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y140   DATAPATH0/PIXEL_COUNTER/data_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y139   DATAPATH0/PIXEL_COUNTER/data_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y139   DATAPATH0/PIXEL_COUNTER/data_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y139   DATAPATH0/PIXEL_COUNTER/data_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y139   DATAPATH0/PIXEL_COUNTER/data_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y140   DATAPATH0/PIXEL_COUNTER/data_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y140   DATAPATH0/PIXEL_COUNTER/data_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X8Y140   DATAPATH0/SHIFT_MULT_REG/data_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X9Y141   DATAPATH0/MIN_VALUE_REG/data_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X8Y138   DATAPATH0/MAX_VALUE_REG/data_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X8Y138   DATAPATH0/MAX_VALUE_REG/data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X8Y138   DATAPATH0/MAX_VALUE_REG/data_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X8Y138   DATAPATH0/MAX_VALUE_REG/data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X8Y138   DATAPATH0/MAX_VALUE_REG/data_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X8Y138   DATAPATH0/MAX_VALUE_REG/data_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X9Y141   DATAPATH0/MIN_VALUE_REG/data_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y140   DATAPATH0/N_COL_REG/data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y140   DATAPATH0/N_COL_REG/data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y139   DATAPATH0/N_COL_REG/data_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       96.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.255ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[4]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.580ns (17.746%)  route 2.688ns (82.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 104.721 - 100.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.456     5.540 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          1.661     7.201    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.124     7.325 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          1.027     8.352    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X0Y139         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.730   104.721    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X0Y139         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[4]/C
                         clock pessimism              0.326   105.048    
                         clock uncertainty           -0.035   105.012    
    SLICE_X0Y139         FDCE (Recov_fdce_C_CLR)     -0.405   104.607    DATAPATH0/PIXEL_COUNTER/data_reg[4]
  -------------------------------------------------------------------
                         required time                        104.607    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                 96.255    

Slack (MET) :             96.255ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[5]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.580ns (17.746%)  route 2.688ns (82.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 104.721 - 100.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.456     5.540 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          1.661     7.201    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.124     7.325 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          1.027     8.352    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X0Y139         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.730   104.721    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X0Y139         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[5]/C
                         clock pessimism              0.326   105.048    
                         clock uncertainty           -0.035   105.012    
    SLICE_X0Y139         FDCE (Recov_fdce_C_CLR)     -0.405   104.607    DATAPATH0/PIXEL_COUNTER/data_reg[5]
  -------------------------------------------------------------------
                         required time                        104.607    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                 96.255    

Slack (MET) :             96.255ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[6]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.580ns (17.746%)  route 2.688ns (82.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 104.721 - 100.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.456     5.540 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          1.661     7.201    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.124     7.325 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          1.027     8.352    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X0Y139         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.730   104.721    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X0Y139         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[6]/C
                         clock pessimism              0.326   105.048    
                         clock uncertainty           -0.035   105.012    
    SLICE_X0Y139         FDCE (Recov_fdce_C_CLR)     -0.405   104.607    DATAPATH0/PIXEL_COUNTER/data_reg[6]
  -------------------------------------------------------------------
                         required time                        104.607    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                 96.255    

Slack (MET) :             96.255ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[7]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.580ns (17.746%)  route 2.688ns (82.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 104.721 - 100.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.456     5.540 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          1.661     7.201    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.124     7.325 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          1.027     8.352    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X0Y139         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.730   104.721    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X0Y139         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[7]/C
                         clock pessimism              0.326   105.048    
                         clock uncertainty           -0.035   105.012    
    SLICE_X0Y139         FDCE (Recov_fdce_C_CLR)     -0.405   104.607    DATAPATH0/PIXEL_COUNTER/data_reg[7]
  -------------------------------------------------------------------
                         required time                        104.607    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                 96.255    

Slack (MET) :             96.304ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[10]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.580ns (18.016%)  route 2.639ns (81.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 104.721 - 100.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.456     5.540 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          1.661     7.201    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.124     7.325 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.978     8.303    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X0Y140         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.730   104.721    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X0Y140         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[10]/C
                         clock pessimism              0.326   105.048    
                         clock uncertainty           -0.035   105.012    
    SLICE_X0Y140         FDCE (Recov_fdce_C_CLR)     -0.405   104.607    DATAPATH0/PIXEL_COUNTER/data_reg[10]
  -------------------------------------------------------------------
                         required time                        104.607    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                 96.304    

Slack (MET) :             96.304ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[11]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.580ns (18.016%)  route 2.639ns (81.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 104.721 - 100.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.456     5.540 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          1.661     7.201    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.124     7.325 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.978     8.303    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X0Y140         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.730   104.721    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X0Y140         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[11]/C
                         clock pessimism              0.326   105.048    
                         clock uncertainty           -0.035   105.012    
    SLICE_X0Y140         FDCE (Recov_fdce_C_CLR)     -0.405   104.607    DATAPATH0/PIXEL_COUNTER/data_reg[11]
  -------------------------------------------------------------------
                         required time                        104.607    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                 96.304    

Slack (MET) :             96.304ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[8]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.580ns (18.016%)  route 2.639ns (81.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 104.721 - 100.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.456     5.540 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          1.661     7.201    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.124     7.325 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.978     8.303    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X0Y140         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.730   104.721    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X0Y140         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[8]/C
                         clock pessimism              0.326   105.048    
                         clock uncertainty           -0.035   105.012    
    SLICE_X0Y140         FDCE (Recov_fdce_C_CLR)     -0.405   104.607    DATAPATH0/PIXEL_COUNTER/data_reg[8]
  -------------------------------------------------------------------
                         required time                        104.607    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                 96.304    

Slack (MET) :             96.304ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[9]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.580ns (18.016%)  route 2.639ns (81.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 104.721 - 100.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.456     5.540 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          1.661     7.201    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.124     7.325 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.978     8.303    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X0Y140         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.730   104.721    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X0Y140         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[9]/C
                         clock pessimism              0.326   105.048    
                         clock uncertainty           -0.035   105.012    
    SLICE_X0Y140         FDCE (Recov_fdce_C_CLR)     -0.405   104.607    DATAPATH0/PIXEL_COUNTER/data_reg[9]
  -------------------------------------------------------------------
                         required time                        104.607    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                 96.304    

Slack (MET) :             96.321ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.580ns (18.116%)  route 2.622ns (81.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.456     5.540 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          1.661     7.201    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.124     7.325 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.961     8.285    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X0Y138         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.729   104.720    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X0Y138         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[0]/C
                         clock pessimism              0.326   105.047    
                         clock uncertainty           -0.035   105.011    
    SLICE_X0Y138         FDCE (Recov_fdce_C_CLR)     -0.405   104.606    DATAPATH0/PIXEL_COUNTER/data_reg[0]
  -------------------------------------------------------------------
                         required time                        104.606    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                 96.321    

Slack (MET) :             96.321ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.580ns (18.116%)  route 2.622ns (81.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.456     5.540 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          1.661     7.201    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.124     7.325 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.961     8.285    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X0Y138         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.729   104.720    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X0Y138         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[1]/C
                         clock pessimism              0.326   105.047    
                         clock uncertainty           -0.035   105.011    
    SLICE_X0Y138         FDCE (Recov_fdce_C_CLR)     -0.405   104.606    DATAPATH0/PIXEL_COUNTER/data_reg[1]
  -------------------------------------------------------------------
                         required time                        104.606    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                 96.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.374%)  route 0.208ns (59.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.141     1.729 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.208     1.937    DATAPATH0/SIZE_REG/data_reg[0]_0[0]
    SLICE_X5Y137         FDCE                                         f  DATAPATH0/SIZE_REG/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.924     2.113    DATAPATH0/SIZE_REG/CLK
    SLICE_X5Y137         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[0]/C
                         clock pessimism             -0.512     1.601    
    SLICE_X5Y137         FDCE (Remov_fdce_C_CLR)     -0.092     1.509    DATAPATH0/SIZE_REG/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.374%)  route 0.208ns (59.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.141     1.729 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.208     1.937    DATAPATH0/SIZE_REG/data_reg[0]_0[0]
    SLICE_X5Y137         FDCE                                         f  DATAPATH0/SIZE_REG/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.924     2.113    DATAPATH0/SIZE_REG/CLK
    SLICE_X5Y137         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[1]/C
                         clock pessimism             -0.512     1.601    
    SLICE_X5Y137         FDCE (Remov_fdce_C_CLR)     -0.092     1.509    DATAPATH0/SIZE_REG/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[2]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.374%)  route 0.208ns (59.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.141     1.729 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.208     1.937    DATAPATH0/SIZE_REG/data_reg[0]_0[0]
    SLICE_X5Y137         FDCE                                         f  DATAPATH0/SIZE_REG/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.924     2.113    DATAPATH0/SIZE_REG/CLK
    SLICE_X5Y137         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[2]/C
                         clock pessimism             -0.512     1.601    
    SLICE_X5Y137         FDCE (Remov_fdce_C_CLR)     -0.092     1.509    DATAPATH0/SIZE_REG/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[4]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.519%)  route 0.256ns (64.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.141     1.729 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.256     1.985    DATAPATH0/SIZE_REG/data_reg[0]_0[0]
    SLICE_X4Y138         FDCE                                         f  DATAPATH0/SIZE_REG/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.926     2.115    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y138         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[4]/C
                         clock pessimism             -0.510     1.605    
    SLICE_X4Y138         FDCE (Remov_fdce_C_CLR)     -0.092     1.513    DATAPATH0/SIZE_REG/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[5]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.519%)  route 0.256ns (64.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.141     1.729 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.256     1.985    DATAPATH0/SIZE_REG/data_reg[0]_0[0]
    SLICE_X4Y138         FDCE                                         f  DATAPATH0/SIZE_REG/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.926     2.115    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y138         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[5]/C
                         clock pessimism             -0.510     1.605    
    SLICE_X4Y138         FDCE (Remov_fdce_C_CLR)     -0.092     1.513    DATAPATH0/SIZE_REG/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[6]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.519%)  route 0.256ns (64.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.141     1.729 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.256     1.985    DATAPATH0/SIZE_REG/data_reg[0]_0[0]
    SLICE_X4Y138         FDCE                                         f  DATAPATH0/SIZE_REG/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.926     2.115    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y138         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[6]/C
                         clock pessimism             -0.510     1.605    
    SLICE_X4Y138         FDCE (Remov_fdce_C_CLR)     -0.092     1.513    DATAPATH0/SIZE_REG/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[3]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.708%)  route 0.265ns (65.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.141     1.729 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.265     1.994    DATAPATH0/SIZE_REG/data_reg[0]_0[0]
    SLICE_X7Y138         FDCE                                         f  DATAPATH0/SIZE_REG/data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.926     2.115    DATAPATH0/SIZE_REG/CLK
    SLICE_X7Y138         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[3]/C
                         clock pessimism             -0.510     1.605    
    SLICE_X7Y138         FDCE (Remov_fdce_C_CLR)     -0.092     1.513    DATAPATH0/SIZE_REG/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/N_COL_REG/data_reg[2]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.030%)  route 0.329ns (69.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.141     1.729 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.329     2.058    DATAPATH0/N_COL_REG/Q[0]
    SLICE_X6Y139         FDCE                                         f  DATAPATH0/N_COL_REG/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.926     2.115    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y139         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[2]/C
                         clock pessimism             -0.510     1.605    
    SLICE_X6Y139         FDCE (Remov_fdce_C_CLR)     -0.067     1.538    DATAPATH0/N_COL_REG/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/N_COL_REG/data_reg[5]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.030%)  route 0.329ns (69.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.141     1.729 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.329     2.058    DATAPATH0/N_COL_REG/Q[0]
    SLICE_X6Y139         FDCE                                         f  DATAPATH0/N_COL_REG/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.926     2.115    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y139         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[5]/C
                         clock pessimism             -0.510     1.605    
    SLICE_X6Y139         FDCE (Remov_fdce_C_CLR)     -0.067     1.538    DATAPATH0/N_COL_REG/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/N_COL_REG/data_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.981%)  route 0.402ns (74.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X4Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDSE (Prop_fdse_C_Q)         0.141     1.729 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.402     2.131    DATAPATH0/N_COL_REG/Q[0]
    SLICE_X6Y140         FDCE                                         f  DATAPATH0/N_COL_REG/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.927     2.116    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y140         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[1]/C
                         clock pessimism             -0.510     1.606    
    SLICE_X6Y140         FDCE (Remov_fdce_C_CLR)     -0.067     1.539    DATAPATH0/N_COL_REG/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.592    





