<dec f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='47' type='1192'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='47'>// llvm.amdgcn.cvt.pk.i16</doc>
<use f='llvm/build/include/llvm/IR/IntrinsicImpl.inc' l='36470' u='r' c='_ZN4llvm9Intrinsic25getIntrinsicForGCCBuiltinEPKcNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstCombineIntrinsic.cpp' l='390' c='_ZNK4llvm10GCNTTIImpl20instCombineIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='30836' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector13getMatchTableEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='4012' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4732' c='_ZNK4llvm16SITargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4743' u='r' c='_ZNK4llvm16SITargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6550' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6562' u='r' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
