/***************************************************************************
*     Copyright (c) 2004-2009, Broadcom Corporation
*     All Rights Reserved
*     Confidential Property of Broadcom Corporation
*
*  THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
*  AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
*  EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
*
* $brcm_Workfile: brap_hifidac.c $
* $brcm_Revision: Hydra_Software_Devel/44 $
* $brcm_Date: 1/28/09 10:53p $
*
* Module Description:
*   Module name: HIFIDAC
*   This file contains the implementation of all PIs for HIFI DAC output. 
*   
* Revision History:
*
* $brcm_Log: /magnum/portinginterface/rap/base/brap_hifidac.c $
* 
* Hydra_Software_Devel/44   1/28/09 10:53p srajapur
* PR48148 : [7401] H21 CDI Audio DAC output voltage do not fit DirecTV
* Spec
* ---> Adding an API  for programming SCALE register to control the DAC
* output volume.
* 
* Hydra_Software_Devel/43   12/4/08 10:21a bhanus
* PR 49945 : [7440] Removing the enabling of peak limiter done for 7405.
* 
* Hydra_Software_Devel/42   11/26/08 10:57a bhanus
* PR 47477 : [7440] Adding changes to remove start time pop.
* 
* Hydra_Software_Devel/41   10/1/08 11:42a bhanus
* PR 47477 : [7440]Removing programming of MAPPER_SOFTMUTE from Open time
* fro 7440
* - Moving it after DAC Start
* 
* Hydra_Software_Devel/40   8/15/08 10:38a bhanus
* PR 45714 : [7440] Removing 7405 change for HiFi DAC peak Limiting
* 
* Hydra_Software_Devel/39   8/11/08 2:26p bhanus
* PR43971: [7601] Merging DVD family for 7601 and onward chips
* 
* Hydra_Software_Devel/38   7/15/08 5:13p srajapur
* PR44439: [7401] Audio output level on DAC outside of customer's limits
* (peaking filter changes to be removed for 7401)
* ---> Modified the programming of the Peak filter changes
* 
* Hydra_Software_Devel/37   4/18/08 1:16p sushmit
* PR 37918: [7405] Updating new PEAK_GAIN value for B0 & above
* 
* Hydra_Software_Devel/36   2/12/08 2:11p sushmit
* PR 39363: [7405] Fix warnings.
* 
* Hydra_Software_Devel/35   2/6/08 6:18p srajapur
* PR39338 : [7400,7118,7403,7401] Dac volume level changed after changing
* the decode  -> When the caller use BRAP_OP_SetDacVolume() to set Dac
* volume, this volume level will be changed after user change to other
* channels.Corrected Dac volume setting saved in PI.
* 
* Hydra_Software_Devel/34   1/16/08 1:57p sushmit
* PR 37918: [7405] Updating new PEAK_GAIN value
* 
* Hydra_Software_Devel/33   12/18/07 3:21p speter
* PR 37920: [3563] Fixing the HIFIDAC peak values. The default values
* were not giving proper result for high frequencies
* 
* Hydra_Software_Devel/32   5/18/07 3:42p rjain
* PR 28524: removing warnings
* 
* Hydra_Software_Devel/31   5/11/07 9:02p sushmit
* PR 27646: Getting 7405 PI compiled
* 
* Hydra_Software_Devel/30   5/11/07 4:18p nitinb
* PR 30180: [3563] C0: Raptor: IOP outputs stale sample after stop,
* restart
* 
* Hydra_Software_Devel/29   3/8/07 10:47a rjain
* PR 28524:[7401, 7118, 7403] code clean up: replacing (BCHP_CHIP ==
* 7401) || (BCHP_CHIP == 7118) || (BCHP_CHIP == 7403) with
* (BRAP_7401_FAMILY == 1) where appropriate
* 
* Hydra_Software_Devel/28   3/2/07 5:00p speter
* PR 27999: Equalizer Tone Control Fix
* 
* Hydra_Software_Devel/27   2/27/07 10:53a bselva
* PR 26219: Fixed the 7400 B0 porting error
* 
* Hydra_Software_Devel/26   2/22/07 12:35p bhanus
* PR 28040 : Modified code for 7440 B0 porting
* 
* Hydra_Software_Devel/25   2/16/07 3:46p bselva
* PR 26219: Added the support for 7400 B0 compilation
* 
* Hydra_Software_Devel/24   2/5/07 12:02p rjain
* PR 27477: Change BRAP_OP_DacSetVolume/BRAP_OP_DacGetVolume to
* BRAP_OP_SetDacVolume/BRAP_OP_GetDacVolume according to the Magnum
* naming convention BRAP_VerbNoun()
* 
* Hydra_Software_Devel/23   2/2/07 3:48p rjain
* PR 27477: Make BRAP_OP_P_DacSetVolume() and BRAP_OP_P_DacGetVolume()
* public
* 
* Hydra_Software_Devel/22   12/19/06 5:54p bselva
* Pr 25346: Checking in the changes for 3563 new features
* 
* Hydra_Software_Devel/21   12/7/06 1:27p sushmit
* PR 25346: Merging 3563 to Hydra
* 
* Hydra_Software_Devel/RAP_3563_Merge/2   12/4/06 12:18p sushmit
* PR 24037: Adding 3563 specific preprocessor directive.
* 
* Hydra_Software_Devel/RAP_3563_Merge/1   12/4/06 10:45a sushmit
* PR 24037: Merging 7440 to 3563
* 
* Hydra_Software_Devel/20   11/29/06 11:23a bhanus
* PR 25607 : Modified for SRC bringup for 7440
* - Replaced static array DacRateMangerSR[] with a function
* 
* Hydra_Software_Devel/19   10/6/06 5:17p kagrawal
* PR 24717: Merged 7440 Devel code to Hydra_Software_Devel
* 
* Hydra_Software_Devel/18   9/25/06 1:20p kagrawal
* PR 20654: Merged 7440 bring-up code
* 
* Hydra_Software_Devel/17   8/28/06 11:51a bselva
* PR 18604: Fixing the compilation warning with DEBUG=n
* 
* Hydra_Software_Devel/16   6/21/06 8:18p rjain
* PR 22179: uOpSettings gets saved in hOp only on a start or on-the-fly
* change. So make sure no one accesses hOp->uOpSettings before a start.
* 
* Hydra_Software_Devel/15   6/19/06 12:16p rjain
* PR 22179: modifying  code to make certain Output port settings
* changeable at start-time and on the fly.
* 
* Hydra_Software_Devel/14   6/5/06 5:39p rjain
* PR 21746: adding eChannelOrder to BRAP_OP_DacSettings
* 
* Hydra_Software_Devel/13   5/15/06 4:05p bselva
* PR 21388: Added the support for RF Mod
* 
* Hydra_Software_Devel/12   5/9/06 11:22a rjain
* PR 21481: adding support for 7118 to RAP PI
* 
* Hydra_Software_Devel/10   2/17/06 9:59a sushmit
* PR18604: Merging Encoder to latest.
* 
* Hydra_Software_Devel/RAP_AUD_ENC/2   2/6/06 4:22p sushmit
* PR18604: Merging latest Decoder PI to Encoder PI branch
* 
* Hydra_Software_Devel/9   1/19/06 7:17p bselva
* PR 19168: Checking in the changes required for 7400 bringup
* 
* Hydra_Software_Devel/8   12/7/05 12:27p kagrawal
* PR 18312: Added definition for BRAP_OP_P_DacSetSampleRate_isr
* 
* Hydra_Software_Devel/7   12/6/05 6:16p kagrawal
* PR 18312: Added following ISR version routine:
* BRAP_OP_P_DacSetSampleRate_isr
* 
* Hydra_Software_Devel/6   11/15/05 6:06p kagrawal
* PR 17590: Corrected watchdog breaks due to PCM playback changes
* 
* Hydra_Software_Devel/5   11/10/05 11:52a kagrawal
* PR 17590: Merging PCM Playback and Mixing changes to
* Hydra_Software_Devel
* 
* Hydra_Software_Devel/Kapil_PCM_Playback/2   11/7/05 9:34a kagrawal
* Added missing else to program OVERSAMPLE frequency correctly
* 
* Hydra_Software_Devel/Kapil_PCM_Playback/1   10/24/05 4:48p kagrawal
* PR 17590: Initial check in for PCM Playback and Mixing
*
* Hydra_Software_Devel/4   11/7/05 1:09p bselva
* PR 17590:  Corrected the API SetSampleRate
* 
* Hydra_Software_Devel/3   11/2/05 3:25p bselva
* PR 17590: Added watchdog support for 7401
* 
* Hydra_Software_Devel/2   10/28/05 2:32p bselva
* PR 16888: Added ISR safe mute function for DAC
* 
* Hydra_Software_Devel/1   9/13/05 7:43p bmishra
* PR 16148: Merged 7401 related changes
* 
* Hydra_Software_Devel/BLR_RAP_7401_Bringup/2   8/31/05 6:40p bselva
* PR 16148: Adding DAC support
* 
* Hydra_Software_Devel/BLR_RAP_7401_Bringup/1   8/1/05 4:47p bmishra
* PR 16148: Initial version of the file
* 
***************************************************************************/
#include "brap.h"
#include "brap_priv.h"

BDBG_MODULE (rap_hifidac);

#define   BRAP_DAC_P_DEFAULT_VOLUME			0 /* in dB. 0 dB => 0x8000 => full volume */
#define	BRAP_DAC_P_MAX_1FFFF_DB_VOLUME		101
#define	BRAP_DAC_P_FRACTION_IN_DB			100


static const unsigned int	BRAP_DacVol1FFFF_DB[] = 

{
       0x1ffff,        0x1c852,        0x196b2,        0x16a78,
       0x1430d,        0x11feb,        0x1009c,        0x0e4b4,
       0x0cbd5,        0x0b5aa,        0x0a1e9,        0x0904d,
       0x0809c,        0x072a0,        0x06629,        0x05b0d,
       0x05126,        0x04853,        0x04075,        0x03973,
       0x03334,        0x02da2,        0x028ac,        0x02440,
       0x0204f,        0x01ccb,        0x019aa,        0x016df,
       0x01463,        0x0122b,        0x01031,        0x00e6f,
       0x00cdd,        0x00b77,        0x00a38,        0x0091b,
       0x0081e,        0x0073c,        0x00673,        0x005bf,
       0x0051f,        0x00491,        0x00412,        0x003a0,
       0x0033c,        0x002e2,        0x00291,        0x0024a,
       0x0020a,        0x001d2,        0x0019f,        0x00172,
       0x0014a,        0x00126,        0x00106,        0x000ea,
       0x000d0,        0x000ba,        0x000a6,        0x00094,
       0x00084,        0x00075,        0x00069,        0x0005d,
       0x00053,        0x0004a,        0x00042,        0x0003b,
       0x00035,        0x0002f,        0x0002a,        0x00025,
       0x00021,        0x0001e,        0x0001b,        0x00018,
       0x00015,        0x00013,        0x00011,        0x0000f,
       0x0000e,        0x0000c,        0x0000b,        0x0000a,
       0x00009,        0x00008,        0x00007,        0x00006,
       0x00006,        0x00005,        0x00005,        0x00004,
       0x00004,        0x00003,        0x00003,        0x00003,
       0x00003,        0x00002,        0x00002,        0x00002,
       0x00002,        0x00000
};


const BRAP_OP_DacToneInfo defDacTestToneInfo = 
{
  {
	0,68433,135695,200636,262143,319166,370727,415945,
	454046,484378,506422,519802,524287,519802,506422,484378,
	454046,415945,370727,319166,262143,200636,135695,68433,
	0,-68433,-135695,-200636,-262143,-319166,-370727,-415945,
	-454046,-484378,-506422,-519802,-524287,-519802,-506422,-484378,
	-454046,-415945,-370727,-319166,-262144,-200636,-135695,-68433,
	0,0,0,0,0,0,0,0,
	0,0,0,0,0,0,0,0
  },
  BRAP_OP_DacLROutputCtrl_eNoZeros,
  true,
  0,
  48,
  BAVC_AudioSamplingRate_e48k
};

#if 0
static const BRAP_OP_P_DacRateMangerSR DacRateMangerSR[] =
{
	{ BAVC_AudioSamplingRate_e32k,   303, 1024, 3, 0x0009b583},
	{ BAVC_AudioSamplingRate_e44_1k, 307, 784,  2, 0x000d6159},
	{ BAVC_AudioSamplingRate_e48k,   101, 512,  2, 0x000e9045},
	{ BAVC_AudioSamplingRate_e96k,   101, 256, 4, 0x00074823},
	{ BAVC_AudioSamplingRate_e192k,  101, 512,   2, 0x00e9045}
};

#else
static BERR_Code BRAP_OP_P_GetDacRateMgrSR(
    BAVC_AudioSamplingRate      eSR,
    BRAP_OP_P_DacRateMangerSR   *pDacRateMangerSR
    )
{
    BERR_Code ret=BERR_SUCCESS;

    BDBG_ENTER(BRAP_OP_P_GetDacRateMgrSR);

    BDBG_ASSERT(pDacRateMangerSR);
    
    switch (eSR)
    {
        case BAVC_AudioSamplingRate_e32k:
            pDacRateMangerSR->eSamplingRate = eSR;
            pDacRateMangerSR->uiDenominator = 1024;
            pDacRateMangerSR->uiNumerator = 303;
            pDacRateMangerSR->uiSampleInc = 3;
            pDacRateMangerSR->uiPhaseInc = 0x0009b583;
            break;
        case BAVC_AudioSamplingRate_e44_1k:
            pDacRateMangerSR->eSamplingRate = eSR;
            pDacRateMangerSR->uiDenominator = 784;
            pDacRateMangerSR->uiNumerator = 307;
            pDacRateMangerSR->uiSampleInc = 2;
            pDacRateMangerSR->uiPhaseInc = 0x000d6159;
            break;
        case BAVC_AudioSamplingRate_e48k:
            pDacRateMangerSR->eSamplingRate = eSR;
            pDacRateMangerSR->uiDenominator = 512;
            pDacRateMangerSR->uiNumerator = 101;
            pDacRateMangerSR->uiSampleInc = 2;
            pDacRateMangerSR->uiPhaseInc = 0x000e9045;
            break;
        case BAVC_AudioSamplingRate_e96k:
            pDacRateMangerSR->eSamplingRate = eSR;
            pDacRateMangerSR->uiDenominator = 256;
            pDacRateMangerSR->uiNumerator = 101;
            pDacRateMangerSR->uiSampleInc = 4;
            pDacRateMangerSR->uiPhaseInc = 0x00074823;
            break;
        case BAVC_AudioSamplingRate_e192k:
            pDacRateMangerSR->eSamplingRate = eSR;
            pDacRateMangerSR->uiDenominator = 512;
            pDacRateMangerSR->uiNumerator = 101;
            pDacRateMangerSR->uiSampleInc = 2;
            pDacRateMangerSR->uiPhaseInc = 0x00e9045;
            break;
        default:
            BDBG_ERR(("BRAP_OP_P_GetDacRateMgrSR: Not a Supported SR = %d for HiFiDAC",eSR));
            pDacRateMangerSR->eSamplingRate = BAVC_AudioSamplingRate_eUnknown;
            ret = BERR_TRACE(BERR_NOT_SUPPORTED);
            break;
    }

    BDBG_LEAVE(BRAP_OP_P_GetDacRateMgrSR);
    return ret;
}
#endif
#if(BCHP_CHIP != 7601)

#if (BCHP_CHIP == 7440)

int BRAP_OP_P_IsHifiDacMuted(BRAP_OP_P_Handle hOp)
{
	uint32_t	ui32RegValue;	
	int		isMuted = 0;
	
	ui32RegValue = BRAP_Read32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_CONFIG + hOp->ui32Offset);
	if ((ui32RegValue & BCHP_HIFIDAC_CTRL0_CONFIG_MAPPER_SOFTMUTE_MASK) ||
	    (ui32RegValue & BCHP_HIFIDAC_CTRL0_CONFIG_RFMOD_MUTE_MASK))
		isMuted = 1;

	return isMuted;
}

BERR_Code
BRAP_OP_P_DacOpenUnMute (
    BRAP_OP_P_Handle      hOp               /*[in] Output port handle */
)
{
	BERR_Code ret = BERR_SUCCESS;
	uint32_t	ui32RegValue = 0;	
	uint32_t	ui32OrigRegValue = 0;	
		
	BDBG_ENTER (BRAP_OP_P_DacOpenUnMute);
	BDBG_ASSERT (hOp);

	/*  program  MAPPER_SOFTMUTE to normal operation
	* Byt default it is in mute state 
	*/
    	/* Program HIFIDAC_CTRL0_TEST: TESTTONE_ENABLE to  Normal_operation */
	ui32RegValue = BRAP_Read32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_CONFIG + hOp->ui32Offset);
	ui32OrigRegValue = ui32RegValue;
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_CONFIG,MAPPER_SOFTMUTE));
	ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_CONFIG, 
                                            MAPPER_SOFTMUTE, Normal_operation ));
	if (ui32RegValue != ui32OrigRegValue)
	{
	   BRAP_Write32 (hOp->hRegister, 
		   BCHP_HIFIDAC_CTRL0_CONFIG + hOp->ui32Offset,
		   ui32RegValue);	
	}

	BDBG_LEAVE (BRAP_OP_P_DacOpenUnMute);
	return ret;
}
#endif

BERR_Code
BRAP_OP_P_DacOpen (
    BRAP_OP_P_Handle      hOp,               /*[in] Output port handle */
    const BRAP_OP_P_DacSettings * pSettings  /*[in] Open time parameters */
)
{
	BERR_Code ret = BERR_SUCCESS;
	uint32_t	ui32RegValue = 0, ui32OrigRegValue = 0;	
	uint32_t	i32Count = 0;
	uint32_t ui32Temp=0, ui32AttenDb=0, ui32Delta=0;
		
	BDBG_ENTER (BRAP_OP_P_DacOpen);
	BDBG_ASSERT (hOp);
    BSTD_UNUSED(pSettings);


#if (BCHP_CHIP == 7440) 
	/* this logic can generate a pop if executed when the HIFIDAC is unmuted */
	if (BRAP_OP_P_IsHifiDacMuted(hOp))
#endif
	{
		/* Program these registers properly by reading
		the BRAP_OP_P_DacSettings fields */

		/* According to the info from Keith the test samples buffers must be made zero
		to avoid non zero samples getting out after power up */
    		/* Program HIFIDAC_CTRL0_TEST: RAM_BUF_SEL to  samples */
		ui32RegValue = BRAP_Read32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_TEST + hOp->ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TEST,RAM_BUF_SEL));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_TEST, 
												RAM_BUF_SEL, Samples ));
		BRAP_Write32 (hOp->hRegister, 
			BCHP_HIFIDAC_CTRL0_TEST + hOp->ui32Offset,
			ui32RegValue);

    		/* Program HIFIDAC_CTRL0_TEST: TESTTONE_ENABLE to  enable */
		ui32RegValue = BRAP_Read32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_TEST + hOp->ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TEST,TESTTONE_ENABLE));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_TEST, 
												TESTTONE_ENABLE, Enable ));
		BRAP_Write32 (hOp->hRegister, 
			BCHP_HIFIDAC_CTRL0_TEST + hOp->ui32Offset,
			ui32RegValue);

		/* Initialize the test samples to Zero */
		for ( i32Count = 0; i32Count <= BCHP_HIFIDAC_CTRL0_TESTTONE_SAMPLE_i_ARRAY_END; i32Count++ )
		{
			BRAP_Write32 (hOp->hRegister, 
				BCHP_HIFIDAC_CTRL0_TESTTONE_SAMPLE_i_ARRAY_BASE + hOp->ui32Offset + ( i32Count*4),
				0);
		}

    		/* Program HIFIDAC_CTRL0_TEST: RAM_BUF_SEL to  Pingpong */
		ui32RegValue = BRAP_Read32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_TEST + hOp->ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TEST,RAM_BUF_SEL));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_TEST, 
												RAM_BUF_SEL, Pingpong ));
		BRAP_Write32 (hOp->hRegister, 
			BCHP_HIFIDAC_CTRL0_TEST + hOp->ui32Offset,
			ui32RegValue);

		/* Initialize the test samples to Zero */
		for ( i32Count = 0; i32Count <= BCHP_HIFIDAC_CTRL0_TESTTONE_SAMPLE_i_ARRAY_END; i32Count++ )
		{
			BRAP_Write32 (hOp->hRegister, 
				BCHP_HIFIDAC_CTRL0_TESTTONE_SAMPLE_i_ARRAY_BASE + hOp->ui32Offset + ( i32Count*4),
				0);
		}

    		/* Program HIFIDAC_CTRL0_TEST: TESTTONE_ENABLE to  Normal_operation */
		ui32RegValue = BRAP_Read32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_TEST + hOp->ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TEST,TESTTONE_ENABLE));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_TEST, 
												TESTTONE_ENABLE, Normal_operation ));
		BRAP_Write32 (hOp->hRegister, 
			BCHP_HIFIDAC_CTRL0_TEST + hOp->ui32Offset,
			ui32RegValue);

		/* By Default unmute the RF mod output while opening a DAC.
		* This is based on the request from Jon.
		*/
		ui32RegValue = BRAP_Read32(hOp->hRegister, BCHP_HIFIDAC_CTRL0_CONFIG + hOp->ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_CONFIG, RFMOD_MUTE));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_CONFIG, 
						RFMOD_MUTE, Normal_operation ));    
		BRAP_Write32 (hOp->hRegister, 
			BCHP_HIFIDAC_CTRL0_CONFIG + hOp->ui32Offset,
			ui32RegValue);

#if (BCHP_CHIP != 7440)
		/*  program  MAPPER_SOFTMUTE to normal operation
		* Byt default it is in mute state 
		*/
   		/* Program HIFIDAC_CTRL0_TEST: TESTTONE_ENABLE to  Normal_operation */
		ui32OrigRegValue = ui32RegValue = BRAP_Read32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_CONFIG + hOp->ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_CONFIG,MAPPER_SOFTMUTE));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_CONFIG, 
												MAPPER_SOFTMUTE, Normal_operation ));
		if(ui32OrigRegValue != 	ui32RegValue)
		{
			BRAP_Write32 (hOp->hRegister, 
				BCHP_HIFIDAC_CTRL0_CONFIG + hOp->ui32Offset,
				ui32RegValue);	
		}
#endif
	}

    /* Set default volume */
    ui32AttenDb = BRAP_DAC_P_DEFAULT_VOLUME
                    / BRAP_DAC_P_FRACTION_IN_DB;

        
	ui32Temp = BRAP_DacVol1FFFF_DB[ui32AttenDb];   
	ui32Delta = ui32Temp - BRAP_DacVol1FFFF_DB[ui32AttenDb+1];
	ui32Delta = (ui32Delta * 
			(BRAP_DAC_P_DEFAULT_VOLUME%BRAP_DAC_P_FRACTION_IN_DB))
			/(BRAP_DAC_P_FRACTION_IN_DB);
	ui32Temp -= ui32Delta;        
    
	BDBG_MSG (("BRAP_OP_P_DacOpen:" 
			" BRAP_DAC_P_DEFAULT_VOLUME=%d dB, converted reg val =0x%x",
			BRAP_DAC_P_DEFAULT_VOLUME, ui32Temp));     

	ui32RegValue = 0;
	ui32RegValue |= (BCHP_FIELD_DATA (    
		HIFIDAC_CTRL0_DAC_VOLUME, 
		DAC_VOL, 
		ui32Temp));  

	BRAP_Write32 (hOp->hRegister, 
		BCHP_HIFIDAC_CTRL0_DAC_VOLUME + hOp->ui32Offset,
		ui32RegValue);

	hOp->ui32DacVolume = BRAP_DAC_P_DEFAULT_VOLUME;
	hOp->bDacMuteState = false; /* It is set to unmute state */
	
	BDBG_LEAVE (BRAP_OP_P_DacOpen);
	return ret;
}

BERR_Code BRAP_OP_P_DacSetTimebase(
    BRAP_OP_P_Handle      hOp,               /*[in] Output port handle */
	BAVC_Timebase		  eTimebase			 /*[in] time base to program */
)
{
	BERR_Code ret = BERR_SUCCESS;
	
	BDBG_ENTER (BRAP_OP_P_DacSetTimebase);

    BKNI_EnterCriticalSection();
    ret = BRAP_OP_P_DacSetTimebase_isr(hOp, eTimebase);
    BKNI_LeaveCriticalSection();
    
 	BDBG_LEAVE(BRAP_OP_P_DacSetTimebase);
	return ret;
}

BERR_Code BRAP_OP_P_DacSetTimebase_isr(
    BRAP_OP_P_Handle      hOp,               /*[in] Output port handle */
	BAVC_Timebase		  eTimebase			 /*[in] time base to program */
)
{
	uint32_t ui32RegValue;
	BERR_Code ret = BERR_SUCCESS;
	
	BDBG_ENTER (BRAP_OP_P_DacSetTimebase_isr);
	BDBG_ASSERT (hOp);

	/* Program the TimeBase Value */
	ui32RegValue = BRAP_Read32_isr (hOp->hRegister, BCHP_HIFIDAC_RM0_CONTROL + hOp->ui32Offset);
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_RM0_CONTROL,TIMEBASE));

	switch (eTimebase)
	{
		case BAVC_Timebase_e0:
			ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_RM0_CONTROL, 
					TIMEBASE, TIMEBASE_0));
			break;
		case BAVC_Timebase_e1:
			ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_RM0_CONTROL, 
					TIMEBASE, TIMEBASE_1));			
			break;
		case BAVC_Timebase_e2:
			ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_RM0_CONTROL, 
					TIMEBASE, TIMEBASE_2));
			break;
		case BAVC_Timebase_e3:
			ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_RM0_CONTROL, 
					TIMEBASE, TIMEBASE_3));
			break;
		default:
			BDBG_ERR (("BRAP_OP_P_DacSetTimebase_isr(): Unsupported Time Base %d", 
                     eTimebase));
       		return BERR_TRACE (BERR_INVALID_PARAMETER);
	}
	
	BRAP_Write32_isr (hOp->hRegister, 
		BCHP_HIFIDAC_RM0_CONTROL + hOp->ui32Offset,
		ui32RegValue);

 	BDBG_LEAVE(BRAP_OP_P_DacSetTimebase_isr);
	return ret;
}

BERR_Code BRAP_OP_P_DacHWConfig (
    BRAP_OP_P_Handle        hOp,              /*[in] Output port handle */
    const BRAP_OP_P_DacSettings * pSettings /*[in] Parameters */
)
{
    uint32_t  ui32RegValue = 0;
    BRAP_OP_P_DacSettings sSettings;

    BDBG_ENTER (BRAP_OP_P_DacHWConfig);
    BDBG_ASSERT (hOp);

    if (BRAP_FMM_P_GetWatchdogRecoveryFlag (hOp->hFmm) == false)
    {   /* If not in WatchDog recovery */  
        BDBG_ASSERT (pSettings);
        sSettings = *pSettings;
    }
    else
    {
        sSettings = hOp->uOpSettings.sDac;
    }
    BDBG_MSG(("BRAP_OP_P_DacHWConfig: "));
    BDBG_MSG(("sSettings.sExtSettings.eChannelOrder=%d.", sSettings.sExtSettings.eChannelOrder));
    BDBG_MSG(("sSettings.sExtSettings.eMuteType=%d.", sSettings.sExtSettings.eMuteType));

	/* Program the Mute Type */
	ui32RegValue = BRAP_Read32(hOp->hRegister, BCHP_HIFIDAC_CTRL0_CONFIG + hOp->ui32Offset);

#if ( defined BCHP_7411_VER ) || (BCHP_CHIP == 7400 && BCHP_VER ==BCHP_VER_A0 ) || (BRAP_7401_FAMILY == 1) || (BRAP_DVD_FAMILY == 1)
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_CONFIG, MAPPER_MUTETYPE));

	switch (sSettings.sExtSettings.eMuteType)
	{
		case BRAP_OP_DacMuteType_ConstantLow:
			ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_CONFIG, 
                                            MAPPER_MUTETYPE, Constant_low ));
			break;     
		case BRAP_OP_DacMuteType_ConstantHigh:
			ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_CONFIG, 
                                            MAPPER_MUTETYPE, Constant_high));
			break;     
		case BRAP_OP_DacMuteType_SquareWaveOpp:
			ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_CONFIG, 
                                            MAPPER_MUTETYPE, Square_wave_opp));
			break;     
		case BRAP_OP_DacMuteType_SquareWaveSame:
			ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_CONFIG, 
                                            MAPPER_MUTETYPE, Square_wave_same));
			break;     
		default:
			BDBG_ERR (("BRAP_OP_P_DacHWConfig(): Unsupported Mute Type %d", 
                     sSettings.sExtSettings.eMuteType));
            		return BERR_TRACE (BERR_INVALID_PARAMETER);
	} 
#endif

    /* Set Channel Order */
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_CONFIG, MAPPER_SELECT_LEFT));
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_CONFIG, MAPPER_SELECT_RIGHT));
    switch (sSettings.sExtSettings.eChannelOrder)
    {
        case BRAP_OP_ChannelOrder_eNormal:
            ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_CONFIG, 
                                            MAPPER_SELECT_LEFT, Left));
            ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_CONFIG, 
                                            MAPPER_SELECT_RIGHT, Right));            
            break;
        case BRAP_OP_ChannelOrder_eBothLeft:
            ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_CONFIG, 
                                            MAPPER_SELECT_LEFT, Left));
            ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_CONFIG, 
                                            MAPPER_SELECT_RIGHT, Left));   
            break;
        case BRAP_OP_ChannelOrder_eBothRight:
            ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_CONFIG, 
                                            MAPPER_SELECT_LEFT, Right));
            ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_CONFIG, 
                                            MAPPER_SELECT_RIGHT, Right));   
            break;
        case BRAP_OP_ChannelOrder_eSwap:
            ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_CONFIG, 
                                            MAPPER_SELECT_LEFT, Right));
            ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_CONFIG, 
                                            MAPPER_SELECT_RIGHT, Left));   
            break;
        default:
            BDBG_ERR (("BRAP_OP_P_DacHWConfig(): Incorrect Channel Order %d", 
                        sSettings.sExtSettings.eChannelOrder));
            return BERR_TRACE (BERR_NOT_SUPPORTED);
    }      

	BRAP_Write32 (hOp->hRegister, 
                  BCHP_HIFIDAC_CTRL0_CONFIG + hOp->ui32Offset,
                  ui32RegValue);

    if (BRAP_FMM_P_GetWatchdogRecoveryFlag (hOp->hFmm) == false)
    {  
        /* store the settings in hOp */
        hOp->uOpSettings.sDac = sSettings;
    }
    return BERR_SUCCESS;    
}


BERR_Code
BRAP_OP_P_DacStart (
    BRAP_OP_P_Handle      hOp,               /*[in] Output port handle */
    const BRAP_OP_P_DacParams * pParams  /*[in] Open time parameters */
)
{

/*     Algo:
    1. Configure the DAC port ie program register BCHP_HIFIDAC_CTRL0_CONFIG
        with the settings saved in hRap ie
        hRap->sOutputSettings[BRAP_OutputPort_eDacX].uOutputPortSettings.sDacSettings
        by calling BRAP_OP_P_DacHWConfig()  
    2. Cofigure Timebase ie BCHP_HIFIDAC_RM0_CONTROL
    3. Enable upstream request. 
    4. set volume
    5. If the port was unmuted, enable data flow.
*/    

	BERR_Code ret = BERR_SUCCESS;
	uint32_t	ui32RegValue = 0;
	uint32_t ui32Temp=0, ui32AttenDb=0, ui32Delta=0;
	BRAP_OP_P_DacParams sParams;
	BRAP_OP_P_DacSettings sSettings;    
#if BRAP_7440_ARCH    
#if ((!((BCHP_CHIP == 7440) && (BCHP_VER == A0))) &&(BCHP_CHIP != 3563))
    uint32_t ui32StreamId =0;
#endif
#endif

	BDBG_ENTER (BRAP_OP_P_DacStart);
	BDBG_ASSERT (hOp);

	if (BRAP_FMM_P_GetWatchdogRecoveryFlag (hOp->hFmm) == false)
	{ 
		BDBG_ASSERT (pParams);
		hOp->uOpParams.sDac= *pParams;
		sParams = *pParams;
	}
	else
	{
	    sParams = hOp->uOpParams.sDac; 
	}	

	/* Program these registers properly by reading
	the BRAP_OP_P_DacParams fields */
	BDBG_MSG (("BRAP_OP_P_DacStart: eTimeBase=%d", sParams.eTimebase));

    /* Configure the Dac port */
    sSettings.sExtSettings = 
        hOp->hFmm->hRap->sOutputSettings[hOp->eOutputPort].uOutputPortSettings.sDacSettings;    
    BRAP_OP_P_DacHWConfig (hOp, &sSettings);

#if BRAP_7440_ARCH
/* TODO: Check the logic */
    /* Program the FCI ID of the Input Mixer */
    ui32RegValue = 0;
#if (((BCHP_CHIP == 7440) && (BCHP_VER == A0)) ||(BCHP_CHIP == 3563))
    ui32RegValue = BRAP_Read32(hOp->hRegister, BCHP_AUD_FMM_IOP_CTRL_MIX_IOP_IDMAP32);

    ui32RegValue &= ~(BCHP_MASK(AUD_FMM_IOP_CTRL_MIX_IOP_IDMAP32, STREAM2));
    ui32RegValue |= BCHP_FIELD_DATA(AUD_FMM_IOP_CTRL_MIX_IOP_IDMAP32, STREAM2, hOp->uOpParams.sDac.ui32InputFciId);
    BRAP_Write32(hOp->hRegister, BCHP_AUD_FMM_IOP_CTRL_MIX_IOP_IDMAP32, ui32RegValue);
	
#if (BRAP_P_RESET_IOP_SM==1)
	/* To prevent last sample from previous run getting played again, reset HW internal state
	 * machine by writing 1 to INIT_SM bit corresponding to this output port. Reset this bit immediately */
	ui32RegValue = BRAP_Read32( hOp->hRegister, BCHP_AUD_FMM_IOP_CTRL_MIX_IOP_FCI_CTRL );
	ui32RegValue &= ~( BCHP_MASK( AUD_FMM_IOP_CTRL_MIX_IOP_FCI_CTRL, INIT_SM2 ));
	ui32RegValue |= BCHP_FIELD_ENUM( AUD_FMM_IOP_CTRL_MIX_IOP_FCI_CTRL, INIT_SM2, Init );
	BRAP_Write32( hOp->hRegister, BCHP_AUD_FMM_IOP_CTRL_MIX_IOP_FCI_CTRL, ui32RegValue );
	/* Reset immediately */
	ui32RegValue &= ~( BCHP_MASK( AUD_FMM_IOP_CTRL_MIX_IOP_FCI_CTRL, INIT_SM2 ));
	ui32RegValue |= BCHP_FIELD_ENUM( AUD_FMM_IOP_CTRL_MIX_IOP_FCI_CTRL, INIT_SM2, Normal );
	BRAP_Write32( hOp->hRegister, BCHP_AUD_FMM_IOP_CTRL_MIX_IOP_FCI_CTRL, ui32RegValue );
#endif

#else /* (((BCHP_CHIP == 7440) && (BCHP_VER == A0)) ||(BCHP_CHIP == 3563)) */
    ui32StreamId = 2;
    ui32RegValue = BRAP_Read32(hOp->hRegister , 
                (BCHP_AUD_FMM_IOP_CTRL_FCI_CFGi_ARRAY_BASE + (ui32StreamId*4)));

    ui32RegValue &= ~(BCHP_MASK(AUD_FMM_IOP_CTRL_FCI_CFGi, ID));
    ui32RegValue |= BCHP_FIELD_DATA(AUD_FMM_IOP_CTRL_FCI_CFGi, ID,hOp->uOpParams.sDac.ui32InputFciId);

    BRAP_Write32(hOp->hRegister , (BCHP_AUD_FMM_IOP_CTRL_FCI_CFGi_ARRAY_BASE + 
                            (ui32StreamId*4)),ui32RegValue);
#endif

#endif

	/* Program the TimeBase Value */
	ret = BRAP_OP_P_DacSetTimebase(hOp, sParams.eTimebase);
    if(BERR_SUCCESS != ret) {return BERR_TRACE(ret);}
 	
	/* Enables the Stream2 for HifiDAC 0 output */
    ret = BRAP_OP_P_EnableStream (hOp, true);
    if(BERR_SUCCESS != ret) {return BERR_TRACE(ret);}
    
	/* Set the volume level stored in the handle */
        ui32AttenDb = hOp->ui32DacVolume / BRAP_DAC_P_FRACTION_IN_DB;

	ui32Temp = BRAP_DacVol1FFFF_DB[ui32AttenDb];   
	ui32Delta = ui32Temp - BRAP_DacVol1FFFF_DB[ui32AttenDb+1];
	ui32Delta = (ui32Delta * (hOp->ui32DacVolume %BRAP_DAC_P_FRACTION_IN_DB))
			/(BRAP_DAC_P_FRACTION_IN_DB);
	ui32Temp -= ui32Delta;        
    
	BDBG_MSG (("BRAP_OP_P_DacStart:" 
			" hOp->ui32DacVolume =%d dB, converted reg val =0x%x",
			hOp->ui32DacVolume , ui32Temp));     

	ui32RegValue = 0;
	ui32RegValue |= (BCHP_FIELD_DATA (    
		HIFIDAC_CTRL0_DAC_VOLUME, 
		DAC_VOL, 
		ui32Temp));  

        BRAP_Write32 (hOp->hRegister, 
                   BCHP_HIFIDAC_CTRL0_DAC_VOLUME + hOp->ui32Offset,
                  ui32RegValue);

	/* Maintain the Mute status on channel change */
	if ( hOp->bDacMuteState == false )
	{
		/* Unmute the DAC port */
		ui32RegValue = BRAP_Read32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_MUTECTRL_DACONLY+ hOp->ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_MUTECTRL_DACONLY,MUTEDAC));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_MUTECTRL_DACONLY, 
                                            MUTEDAC, Ramp_unmute ));
		BRAP_Write32 (hOp->hRegister, 
		BCHP_HIFIDAC_CTRL0_MUTECTRL_DACONLY + hOp->ui32Offset,
		ui32RegValue);
	}
	else
	{
		/* Mute the DAC port */
		ui32RegValue = BRAP_Read32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_MUTECTRL_DACONLY+ hOp->ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_MUTECTRL_DACONLY,MUTEDAC));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_MUTECTRL_DACONLY, 
                                            MUTEDAC, Ramp_mute ));
		BRAP_Write32 (hOp->hRegister, 
		BCHP_HIFIDAC_CTRL0_MUTECTRL_DACONLY + hOp->ui32Offset,
		ui32RegValue);
	}

#if ((BRAP_7401_FAMILY == 0)&&(BCHP_CHIP != 7440))

    /* Program the PEAK registers. This was required so that frequency response at high frequency does not roll off by more than -1dB */
	ui32RegValue = BRAP_Read32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_PEAK_CONFIG + hOp->ui32Offset);
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_PEAK_CONFIG,PEAK_ENABLE));
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_PEAK_CONFIG,PEAK_ROUND_TYPE));    
	ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_PEAK_CONFIG, PEAK_ENABLE, Enable));
	ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_PEAK_CONFIG, PEAK_ROUND_TYPE, Magnitude_truncate));    
	BRAP_Write32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_PEAK_CONFIG + hOp->ui32Offset, ui32RegValue);


	ui32RegValue = BRAP_Read32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_PEAK_GAIN + hOp->ui32Offset);
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_PEAK_GAIN,PEAK_GAIN));
#if (BRAP_7405_FAMILY == 1)
#if (BCHP_VER >= B0)
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_PEAK_GAIN, PEAK_GAIN, 0x1AC7));    
#else
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_PEAK_GAIN, PEAK_GAIN, 0x3e539));    
#endif
#else
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_PEAK_GAIN, PEAK_GAIN, 0x3e539));    
#endif
	BRAP_Write32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_PEAK_GAIN + hOp->ui32Offset, ui32RegValue);


	ui32RegValue = BRAP_Read32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_PEAK_A1 + hOp->ui32Offset);
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_PEAK_A1,PEAK_A1));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_PEAK_A1, PEAK_A1, 0x1904f));    
	BRAP_Write32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_PEAK_A1 + hOp->ui32Offset, ui32RegValue);

	ui32RegValue = BRAP_Read32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_PEAK_A2 + hOp->ui32Offset);
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_PEAK_A2,PEAK_A2));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_PEAK_A2, PEAK_A2, 0xffff5088));    
	BRAP_Write32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_PEAK_A2 + hOp->ui32Offset, ui32RegValue);    
    
#endif

	/* unmute the DACALL Control port */
	ui32RegValue = BRAP_Read32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_MUTECTRL+ hOp->ui32Offset);
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_MUTECTRL,MUTEALL));
	ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_MUTECTRL, 
                                            MUTEALL, Ramp_unmute ));
	BRAP_Write32 (hOp->hRegister, 
			BCHP_HIFIDAC_CTRL0_MUTECTRL + hOp->ui32Offset,
			ui32RegValue);

	BDBG_LEAVE (BRAP_OP_P_DacStart);
	return ret;
}

BERR_Code
BRAP_OP_P_DacStop (
    BRAP_OP_P_Handle      hOp
)
{
	BERR_Code ret = BERR_SUCCESS;
	uint32_t	ui32RegValue = 0;	
	BDBG_ENTER (BRAP_OP_P_DacStop);
	BDBG_ASSERT (hOp);

	BDBG_MSG (("BRAP_OP_P_DacStop: DAC Stoped and muted"));

	/* Mute the DAC port */
	ui32RegValue = BRAP_Read32 (hOp->hRegister, BCHP_HIFIDAC_CTRL0_MUTECTRL_DACONLY+ hOp->ui32Offset);
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_MUTECTRL_DACONLY,MUTEDAC));
	ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_MUTECTRL_DACONLY, 
	                                    MUTEDAC, Ramp_mute ));
	BRAP_Write32 (hOp->hRegister, 
	BCHP_HIFIDAC_CTRL0_MUTECTRL_DACONLY + hOp->ui32Offset,
	ui32RegValue);
	BDBG_LEAVE (BRAP_OP_P_DacStop);
	return ret;
}
#endif
#if(BCHP_CHIP == 7601)
BERR_Code
BRAP_OP_SetDacVolume (
    BRAP_Handle     hRap,			/* [in] Audio Device Handle */
    BRAP_OutputPort     eOpType,	/* [in] Output Type */
    uint32_t ui32Volume			/* [in] volume attenuation in 1/100 dB*/
)
{
    BSTD_UNUSED(hRap);
    BSTD_UNUSED(eOpType);
    BSTD_UNUSED(ui32Volume);
    return BERR_SUCCESS;
}
#else
/***************************************************************************
Summary:
	Set the new volume level for the selected HiFiDAC.

Description:
	This function sets audio volume for HiFi DAC
	HiFi DAC volume control is linear in hardware ranging from 0
	min to 1FFFF max volume.  This PI has done a mapping
	from this linear range to 1/100 of DB.
	This function gets values in 1/100 of DB from 0 max to 10200 1/100 DB min,
	and for all values above 10200 the volume will be set to 0 linear
	or -102 DB.  Note: For fractions in DB a linear interpolation is used.
	PI maintains this volume upon channel change.

Returns:
	BERR_SUCCESS 

See Also:
	BRAP_OP_GetDacVolume()
	BRAP_MIXER_SetOutputVolume()

Note: 
    The function BRAP_MIXER_SetOutputVolume() can also be used to set the DAC 
    volume. It is a generic function which can be used for any output port. It 
    works by scaling the data inside the Raptor Audio core at the mixer level.
    BRAP_OP_SetDacVolume() is an extra level of volume control specifically for 
    the DACs. It does volume control by specifically programming the DAC 
    registers.
    
****************************************************************************/
BERR_Code
BRAP_OP_SetDacVolume (
    BRAP_Handle     hRap,			/* [in] Audio Device Handle */
    BRAP_OutputPort     eOpType,	/* [in] Output Type */
    uint32_t ui32Volume			/* [in] volume attenuation in 1/100 dB*/
)
{
	BERR_Code ret = BERR_SUCCESS;
	uint32_t	ui32VolRegValue = 0;	
	uint32_t	ui32RegValue = 0;	
	uint32_t	ui32AttenDb=0, ui32Delta=0;

	BDBG_ENTER(BRAP_OP_SetDacVolume);
	BDBG_ASSERT (hRap);
	
	BDBG_MSG(("BRAP_OP_SetDacVolume(): eOpType=%d Vol=%d", eOpType, ui32Volume));

    ret = BRAP_RM_P_IsOutputPortSupported(eOpType);
    if( ret != BERR_SUCCESS)
	{
        BDBG_ERR(("BRAP_OP_SetDacVolume: invalid output port %d", eOpType));
        return BERR_TRACE(ret);
	}

	if ( hRap->hFmm[0]->hOp[eOpType] == NULL )
	{
		BDBG_ERR (("BRAP_OP_SetDacVolume(): Output port is not yet opened!!!"));
		return BERR_TRACE (BERR_INVALID_PARAMETER);
	}

	ui32AttenDb = ui32Volume/BRAP_DAC_P_FRACTION_IN_DB;

	if ( ui32AttenDb >= BRAP_DAC_P_MAX_1FFFF_DB_VOLUME)
	{
		ui32Volume = BRAP_DAC_P_MAX_1FFFF_DB_VOLUME*BRAP_DAC_P_FRACTION_IN_DB;
		ui32VolRegValue =0;
	}
	else
	{
		ui32VolRegValue = BRAP_DacVol1FFFF_DB[ui32AttenDb];
		ui32Delta = ui32VolRegValue - BRAP_DacVol1FFFF_DB[ui32AttenDb+1];
		ui32Delta = (ui32Delta * (ui32Volume%BRAP_DAC_P_FRACTION_IN_DB))/(BRAP_DAC_P_FRACTION_IN_DB);
		ui32VolRegValue -=ui32Delta;
	}

	BDBG_MSG (("BRAP_OP_SetDacVolume:" 
			"ui32Volume =%d dB, converted reg val =0x%x",
			ui32Volume , ui32VolRegValue));     

	ui32RegValue = 0;
	ui32RegValue |= (BCHP_FIELD_DATA (    
		HIFIDAC_CTRL0_DAC_VOLUME, 
		DAC_VOL, 
		ui32VolRegValue));  

	BRAP_Write32 (hRap->hRegister, 
		BCHP_HIFIDAC_CTRL0_DAC_VOLUME + hRap->hFmm[0]->hOp[eOpType]->ui32Offset,
		ui32RegValue);

	hRap->hFmm[0]->hOp[eOpType]->ui32DacVolume = ui32Volume;

	BDBG_LEAVE(BRAP_OP_SetDacVolume);

	return ret;
}

#endif
/***************************************************************************
Summary:
	Set the new volume level for the selected HiFiDAC.

Description:
	Following is the range of values which can be passed to the API.
	0x00000 = Mute
	0x1FFFF = Full scale
	The default value or Reset value of this SCALE register is 0x1cb80.

Returns:
	BERR_SUCCESS 

See Also:

Note: 
	The programming of SCALE register is done only through this API.
	

    
****************************************************************************/
BERR_Code
BRAP_OP_SetDacScaleVolume (
    BRAP_Handle     hRap,			/* [in] Audio Device Handle */
    BRAP_OutputPort     eOpType,	/* [in] Output Type */
    uint32_t ui32ScaleVolume			/* [in] Scale volume */
)
{
	BERR_Code ret = BERR_SUCCESS;

	BDBG_ENTER(BRAP_OP_SetDacScaleVolume);
	BDBG_ASSERT (hRap);
	
	BDBG_MSG(("BRAP_OP_SetDacScaleVolume(): eOpType=%d Vol=%d", eOpType, ui32ScaleVolume));

    ret = BRAP_RM_P_IsOutputPortSupported(eOpType);
    if( ret != BERR_SUCCESS)
	{
        BDBG_ERR(("BRAP_OP_SetDacScaleVolume: invalid output port %d", eOpType));
        return BERR_TRACE(ret);
	}

	if ( hRap->hFmm[0]->hOp[eOpType] == NULL )
	{
		BDBG_ERR (("BRAP_OP_SetDacScaleVolume(): Output port is not yet opened!!!"));
		return BERR_TRACE (BERR_INVALID_PARAMETER);
	}
	
	BRAP_Write32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_SCALE + hRap->hFmm[0]->hOp[eOpType]->ui32Offset, ui32ScaleVolume);

	BDBG_LEAVE(BRAP_OP_SetDacScaleVolume);

	return ret;
}


/***************************************************************************
Summary:
	Retrieves the current volume level at the HifiDAC


Returns:
	BERR_SUCCESS 

See Also:
	BRAP_OP_SetDacVolume
	BRAP_MIXER_GetOutputVolume()	
****************************************************************************/
BERR_Code
BRAP_OP_GetDacVolume (
    BRAP_Handle     hRap,			/* [in] Audio Device Handle */
    BRAP_OutputPort     eOpType,	/* [in] Output Type */
    uint32_t *puiVolume			/* [out] volume attenuation in 1/100 dB*/
)
{
	BERR_Code ret = BERR_SUCCESS;

	BDBG_ENTER(BRAP_OP_GetDacVolume);
	BDBG_ASSERT (hRap);
	BDBG_ASSERT (puiVolume);
	
	BDBG_MSG(("BRAP_OP_GetDacVolume(): eOpType=%d", eOpType));

    ret = BRAP_RM_P_IsOutputPortSupported(eOpType);
    if( ret != BERR_SUCCESS)
	{
        BDBG_ERR(("BRAP_OP_GetDacVolume: invalid output port %d", eOpType));
        return BERR_TRACE(ret);
	}

	if ( hRap->hFmm[0]->hOp[eOpType] == NULL )
	{
		BDBG_ERR (("BRAP_OP_GetDacVolume(): Output port is not yet opened!!!"));
		return BERR_TRACE (BERR_INVALID_PARAMETER);
	}

	*puiVolume = hRap->hFmm[0]->hOp[eOpType]->ui32DacVolume;

	BDBG_LEAVE(BRAP_OP_GetDacVolume);
	return ret;
}
#if(BCHP_CHIP != 7601)
/***************************************************************************
Summary:
	Mutes/Unmutes the DAC output

Description:
	This API is required to mute/unmute the output of the specified DAC.
	PI maintains this state upon channel change.

Returns:
	BERR_SUCCESS 

See Also:
	BRAP_OP_P_DacGetMute
	
****************************************************************************/
BERR_Code
BRAP_OP_P_DacSetMute (
    BRAP_Handle     hRap,			/* [in] Audio Device Handle */
    BRAP_OutputPort     eOpType,	/* [in] Output Type */
    bool bMute						/* [in] True = Mute; false = unmute*/
)
{
	BERR_Code     eStatus;
	BDBG_ENTER (BRAP_OP_P_DacSetMute);

	BKNI_EnterCriticalSection();
	eStatus = BRAP_OP_P_DacSetMute_isr (hRap, eOpType, bMute);
	BKNI_LeaveCriticalSection();
	BDBG_LEAVE (BRAP_OP_P_DacSetMute);
	return eStatus;

}


BERR_Code
BRAP_OP_P_DacSetMute_isr (
    BRAP_Handle     hRap,			/* [in] Audio Device Handle */
    BRAP_OutputPort     eOpType,	/* [in] Output Type */
    bool bMute						/* [in] True = Mute; false = unmute*/
)
{
	BERR_Code ret = BERR_SUCCESS;
	uint32_t	ui32RegValue = 0;

	BDBG_ENTER(BRAP_OP_P_DacSetMute_isr);
	BDBG_ASSERT (hRap);
	
	BDBG_MSG(("BRAP_OP_P_DacSetMute_isr(): eOpType=%d bMute=%d", eOpType,
		bMute));
	
    ret = BRAP_RM_P_IsOutputPortSupported(eOpType);
    if( ret != BERR_SUCCESS)
	{
        BDBG_ERR(("BRAP_OP_P_DacSetMute_isr: invalid output port %d", eOpType));
        return BERR_TRACE(ret);
	}

	if ( hRap->hFmm[0]->hOp[eOpType] == NULL )
	{
		BDBG_ERR (("BRAP_OP_P_DacSetMute_isr(): Output port is not yet opened!!!"));
		return BERR_TRACE (BERR_INVALID_PARAMETER);
	}

	/* Mute or Unmute the DAC */
	if ( bMute == false )
	{
		/* Unmute the DAC port */
		ui32RegValue = BRAP_Read32_isr (hRap->hRegister, BCHP_HIFIDAC_CTRL0_MUTECTRL_DACONLY+
				hRap->hFmm[0]->hOp[eOpType]->ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_MUTECTRL_DACONLY,MUTEDAC));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_MUTECTRL_DACONLY, 
                                            MUTEDAC, Ramp_unmute ));
		BRAP_Write32_isr (hRap->hRegister, 
			BCHP_HIFIDAC_CTRL0_MUTECTRL_DACONLY + hRap->hFmm[0]->hOp[eOpType]->ui32Offset,
			ui32RegValue);
	}
	else
	{
		/* Mute the DAC port */
		ui32RegValue = BRAP_Read32_isr (hRap->hRegister, BCHP_HIFIDAC_CTRL0_MUTECTRL_DACONLY+
			hRap->hFmm[0]->hOp[eOpType]->ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_MUTECTRL_DACONLY,MUTEDAC));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_MUTECTRL_DACONLY, 
                                            MUTEDAC, Ramp_mute ));
		BRAP_Write32_isr (hRap->hRegister, 
		BCHP_HIFIDAC_CTRL0_MUTECTRL_DACONLY + hRap->hFmm[0]->hOp[eOpType]->ui32Offset,
		ui32RegValue);
	}

	/* Update it in output handle */
	hRap->hFmm[0]->hOp[eOpType]->bDacMuteState = bMute;

	BDBG_LEAVE(BRAP_OP_P_DacSetMute_isr);
	return ret;
}
#endif
/***************************************************************************
Summary:
	Retrieves the mute status

Description:
	This API is required to get mute/unmute status of the
	output of the specified DAC.

Returns:
	BERR_SUCCESS 

See Also:
	BRAP_OP_DacSetMute
	
****************************************************************************/
BERR_Code
BRAP_OP_P_DacGetMute (
    BRAP_Handle     hRap,			/* [in] Audio Device Handle */
    BRAP_OutputPort     eOpType,	/* [in] Output Type */
    bool *pbMute					/* [out]True = Mute; false = unmute*/
)
{
	BERR_Code ret = BERR_SUCCESS;

	BDBG_ENTER(BRAP_OP_P_DacGetMute);
	BDBG_ASSERT (hRap);
	BDBG_ASSERT (pbMute);
	
	BDBG_MSG(("BRAP_OP_P_DacGetMute(): eOpType=%d", eOpType));

    ret = BRAP_RM_P_IsOutputPortSupported(eOpType);
    if( ret != BERR_SUCCESS)
	{
        BDBG_ERR(("BRAP_OP_P_DacGetMute: invalid output port %d", eOpType));
        return BERR_TRACE(ret);
	}

	if ( hRap->hFmm[0]->hOp[eOpType] == NULL )
	{
		BDBG_ERR (("BRAP_OP_P_DacGetMute(): Output port is not yet opened!!!"));
		return BERR_TRACE (BERR_INVALID_PARAMETER);
	}

	*pbMute = hRap->hFmm[0]->hOp[eOpType]->bDacMuteState;

	BDBG_LEAVE(BRAP_OP_P_DacGetMute);
	return ret;
}
#if(BCHP_CHIP != 7601)
/***************************************************************************
Summary:
	Sets the sample rate for the given DAC output

Description:
	This API is required to set the sampling rate of DAC.
	This is mainly used for playback of PCM buffers from
	memory. In decode mode the F/W sets it according to
	the frequency.

Returns:
	BERR_SUCCESS 

See Also:
		
****************************************************************************/
BERR_Code
BRAP_OP_P_DacSetSampleRate(
    BRAP_Handle     hRap,					/* [in] Audio Device Handle */
    BRAP_OutputPort     eOpType,			/* [in] Output Type */
    BAVC_AudioSamplingRate eSamplingRate	/* [in]The sampling rate to be programmed */
)
{
	BERR_Code ret = BERR_SUCCESS;
	BDBG_ENTER(BRAP_OP_P_DacSetSampleRate);

    BKNI_EnterCriticalSection();
    ret = BRAP_OP_P_DacSetSampleRate_isr(hRap, eOpType, eSamplingRate);
    BKNI_LeaveCriticalSection();

	BDBG_LEAVE(BRAP_OP_P_DacSetSampleRate);
    return ret;
}

/***************************************************************************
Summary:
	Sets the sample rate for the given DAC output

Description:
    ISR version of BRAP_OP_P_DacSetSampleRate().
    
Returns:
	BERR_SUCCESS 

See Also:
		
****************************************************************************/
BERR_Code
BRAP_OP_P_DacSetSampleRate_isr(
    BRAP_Handle     hRap,					/* [in] Audio Device Handle */
    BRAP_OutputPort     eOpType,			/* [in] Output Type */
    BAVC_AudioSamplingRate eSamplingRate	/* [in]The sampling rate to be programmed */
)
{
	BERR_Code ret = BERR_SUCCESS;
	uint32_t	ui32RegValue = 0;
	uint32_t	ui32Offset = 0;
    BRAP_OP_P_DacRateMangerSR    sDacRateMangerSR = {BAVC_AudioSamplingRate_e48k, 0, 0, 0, 0};

	BDBG_ENTER(BRAP_OP_P_DacSetSampleRate_isr);
	BDBG_ASSERT (hRap);
	
	BDBG_MSG(("BRAP_OP_P_DacSetSampleRate_isr(): eOpType=%d eSamplingRate=%d",
		eOpType, eSamplingRate));


    ret = BRAP_RM_P_IsOutputPortSupported(eOpType);
    if( ret != BERR_SUCCESS)
	{
        BDBG_ERR(("BRAP_OP_P_DacSetSampleRate_isr: invalid output port %d", eOpType));
        return BERR_TRACE(ret);
	}

    ui32Offset = hRap->hFmm[0]->hOp[eOpType]->ui32Offset;

	/* Program the FIR field in HIFIDAC_CTRL0_CONFIG register */
	if ( eSamplingRate > BAVC_AudioSamplingRate_e96k )
	{
		ui32RegValue = BRAP_Read32_isr (hRap->hRegister, BCHP_HIFIDAC_CTRL0_CONFIG+ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_CONFIG,FIR_MODE));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_CONFIG, 
			FIR_MODE, Audio_over100kHz));
		BRAP_Write32_isr (hRap->hRegister, 
			BCHP_HIFIDAC_CTRL0_CONFIG + ui32Offset,
			ui32RegValue);
	}
	else
	{
		ui32RegValue = BRAP_Read32_isr (hRap->hRegister, BCHP_HIFIDAC_CTRL0_CONFIG+
			ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_CONFIG,FIR_MODE));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_CONFIG, 
			FIR_MODE, Audio_under100kHz));
		BRAP_Write32_isr (hRap->hRegister, 
			BCHP_HIFIDAC_CTRL0_CONFIG + ui32Offset,
			ui32RegValue);
	}

	/* Program the Oversampling frequency */
	if ( eSamplingRate <= BAVC_AudioSamplingRate_e48k )
	{
		ui32RegValue = BRAP_Read32_isr (hRap->hRegister, BCHP_HIFIDAC_CTRL0_RATEMGRCFG+
			ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_RATEMGRCFG,OVERSAMPLE));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_RATEMGRCFG, 
			OVERSAMPLE, Fs256));
		BRAP_Write32_isr (hRap->hRegister, 
			BCHP_HIFIDAC_CTRL0_RATEMGRCFG + ui32Offset,
			ui32RegValue);
	}
	else
	{
		ui32RegValue = BRAP_Read32_isr (hRap->hRegister, BCHP_HIFIDAC_CTRL0_RATEMGRCFG+
			ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_RATEMGRCFG,OVERSAMPLE));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_RATEMGRCFG, 
			OVERSAMPLE, Fs64));
		BRAP_Write32_isr (hRap->hRegister, 
			BCHP_HIFIDAC_CTRL0_RATEMGRCFG + ui32Offset,
			ui32RegValue);
	}

#if 0
	/* Program the Rate Manager with the parameters related to sampling rate */
	/* Program the denominator */
	ui32RegValue = BRAP_Read32_isr(hRap->hRegister, BCHP_HIFIDAC_RM0_RATE_RATIO +
			ui32Offset);
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_RM0_RATE_RATIO, DENOMINATOR));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_RM0_RATE_RATIO, DENOMINATOR, 
									  DacRateMangerSR[eSamplingRate].uiDenominator));
	BRAP_Write32_isr(hRap->hRegister, BCHP_HIFIDAC_RM0_RATE_RATIO+
			ui32Offset, ui32RegValue);

	/* Program the numerator and the interger part (Sample Inc) of the ratio */
	ui32RegValue = BRAP_Read32_isr(hRap->hRegister, BCHP_HIFIDAC_RM0_SAMPLE_INC +
			ui32Offset);
	ui32RegValue &= ~((BCHP_MASK(HIFIDAC_RM0_SAMPLE_INC, NUMERATOR)) |
					  (BCHP_MASK(HIFIDAC_RM0_SAMPLE_INC, SAMPLE_INC)));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_RM0_SAMPLE_INC, NUMERATOR, 
									  DacRateMangerSR[eSamplingRate].uiNumerator)) |
					(BCHP_FIELD_DATA (HIFIDAC_RM0_SAMPLE_INC, SAMPLE_INC, 
									  DacRateMangerSR[eSamplingRate].uiSampleInc));
	BRAP_Write32_isr(hRap->hRegister, BCHP_HIFIDAC_RM0_SAMPLE_INC +
			ui32Offset, ui32RegValue);

	/* Program the Phase Inc */
	ui32RegValue = BRAP_Read32_isr(hRap->hRegister, BCHP_HIFIDAC_RM0_PHASE_INC +
			ui32Offset);
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_RM0_PHASE_INC, PHASE_INC));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_RM0_PHASE_INC, PHASE_INC, 
									  DacRateMangerSR[eSamplingRate].uiPhaseInc));
	BRAP_Write32_isr(hRap->hRegister, BCHP_HIFIDAC_RM0_PHASE_INC +
			ui32Offset, ui32RegValue);
#else
    /* Program the Rate Manager with the parameters related to sampling rate */

    /* Get the Rate Manager Values */
    ret = BRAP_OP_P_GetDacRateMgrSR(eSamplingRate, &sDacRateMangerSR);
    if( ret != BERR_SUCCESS)
	{
        BDBG_ERR(("BRAP_OP_P_DacSetSampleRate_isr: BRAP_OP_P_GetDacRateMgrSR returned Error %d",ret));
        return BERR_TRACE(ret);
	}

    /* Program the denominator */
    

	ui32RegValue = BRAP_Read32_isr(hRap->hRegister, BCHP_HIFIDAC_RM0_RATE_RATIO +
			ui32Offset);
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_RM0_RATE_RATIO, DENOMINATOR));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_RM0_RATE_RATIO, DENOMINATOR, 
									  sDacRateMangerSR.uiDenominator));
	BRAP_Write32_isr(hRap->hRegister, BCHP_HIFIDAC_RM0_RATE_RATIO+
			ui32Offset, ui32RegValue);

	/* Program the numerator and the interger part (Sample Inc) of the ratio */
	ui32RegValue = BRAP_Read32_isr(hRap->hRegister, BCHP_HIFIDAC_RM0_SAMPLE_INC +
			ui32Offset);
	ui32RegValue &= ~((BCHP_MASK(HIFIDAC_RM0_SAMPLE_INC, NUMERATOR)) |
					  (BCHP_MASK(HIFIDAC_RM0_SAMPLE_INC, SAMPLE_INC)));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_RM0_SAMPLE_INC, NUMERATOR, 
									  sDacRateMangerSR.uiNumerator)) |
					(BCHP_FIELD_DATA (HIFIDAC_RM0_SAMPLE_INC, SAMPLE_INC, 
									  sDacRateMangerSR.uiSampleInc));
	BRAP_Write32_isr(hRap->hRegister, BCHP_HIFIDAC_RM0_SAMPLE_INC +
			ui32Offset, ui32RegValue);

	/* Program the Phase Inc */
	ui32RegValue = BRAP_Read32_isr(hRap->hRegister, BCHP_HIFIDAC_RM0_PHASE_INC +
			ui32Offset);
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_RM0_PHASE_INC, PHASE_INC));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_RM0_PHASE_INC, PHASE_INC, 
									  sDacRateMangerSR.uiPhaseInc));
	BRAP_Write32_isr(hRap->hRegister, BCHP_HIFIDAC_RM0_PHASE_INC +
			ui32Offset, ui32RegValue);
#endif
	BDBG_LEAVE(BRAP_OP_P_DacSetSampleRate_isr);
	return ret;
}
#endif

#if(BCHP_CHIP == 7601)
BERR_Code
BRAP_OP_DacEnableTestTone(
    BRAP_Handle     hRap,				/* [in] Audio Device Handle */
    BRAP_OutputPort     eOpType,		/* [in] Output Type */
    bool	bEnable,					/* [in] True = Enable; False = Disable */
    const BRAP_OP_DacToneInfo *pToneInfo	/* [in] Test tone control structure */
)
{
    BSTD_UNUSED(hRap);
    BSTD_UNUSED(eOpType);    
    BSTD_UNUSED(bEnable);
    BSTD_UNUSED(pToneInfo);
    return BERR_SUCCESS;
}
#else
/***************************************************************************
Summary:
	Enable/Disable the Test tone

Description:
	This API plays the samples stored in the test tone buffer through
	the specified DAC. This can be used even before a decode channel is 
	opened and just after opening the raptor device. The samples for the
	test tone generaion is given by the application or if application has asked
	to use the default test-tone then PI uses that for test tone generation.
	If bEnable = False, it stops the enabled testtone.

Returns:
	BERR_SUCCESS 

See Also:
	
****************************************************************************/
BERR_Code
BRAP_OP_DacEnableTestTone(
    BRAP_Handle     hRap,				/* [in] Audio Device Handle */
    BRAP_OutputPort     eOpType,		/* [in] Output Type */
    bool	bEnable,					/* [in] True = Enable; False = Disable */
    const BRAP_OP_DacToneInfo *pToneInfo	/* [in] Test tone control structure */
)
{
	BERR_Code ret = BERR_SUCCESS;
	uint32_t	ui32RegValue = 0, ui32OrigRegValue=0;
	uint32_t	i32Count = 0;
	uint32_t	ui32Offset = 0;
	uint32_t ui32Temp=0, ui32AttenDb=0, ui32Delta=0;
	
	BDBG_ENTER(BRAP_OP_DacEnableTestTone);
	BDBG_ASSERT (hRap);
	BDBG_ASSERT (pToneInfo);
	
	BDBG_MSG(("BRAP_OP_DacEnableTestTone(): eOpType=%d bEnable=%d",
		eOpType, bEnable));
	BDBG_MSG(("TestToneInfo Settings:"));
	BDBG_MSG(("pToneInfo->bSampleBufferMode=%d",pToneInfo->bSampleBufferMode));
	BDBG_MSG(("pToneInfo->eLROutputControl=%d",pToneInfo->eLROutputControl));
	BDBG_MSG(("pToneInfo->uiLeftRepeat=%d",pToneInfo->uiLeftRepeat));
	BDBG_MSG(("pToneInfo->uiRightRepeat=%d",pToneInfo->uiRightRepeat));

    ret = BRAP_RM_P_IsOutputPortSupported(eOpType);
    if( ret != BERR_SUCCESS)
	{
        BDBG_ERR(("BRAP_OP_DacEnableTestTone: invalid output port %d", eOpType));
        return BERR_TRACE(ret);
	}

    ui32Offset = hRap->hFmm[0]->hOp[eOpType]->ui32Offset;


	if ( bEnable == true )
	{
		/* Enable the sampling rate */
		BRAP_OP_P_DacSetSampleRate( hRap, eOpType,pToneInfo->eSamplingRate );
		
		/* Program REPEAT_RIGHT and REPEAT_LEFT fields */
		ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_TEST+ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TEST,TESTTONE_REPEAT_RIGHT));
		ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_TEST, 
                                            TESTTONE_REPEAT_RIGHT, pToneInfo->uiRightRepeat));
		BRAP_Write32 (hRap->hRegister, 
			BCHP_HIFIDAC_CTRL0_TEST + ui32Offset,
			ui32RegValue);		

		ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_TEST+ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TEST,TESTTONE_REPEAT_LEFT));
		ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_TEST, 
                                            TESTTONE_REPEAT_LEFT, pToneInfo->uiLeftRepeat));
		BRAP_Write32 (hRap->hRegister, 
			BCHP_HIFIDAC_CTRL0_TEST + ui32Offset,
			ui32RegValue);

		/* Program TESTTONE_SHARE field */
		ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_TEST+ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TEST,TESTTONE_SHARE));
		ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_TEST, 
                                            TESTTONE_SHARE, pToneInfo->bSampleBufferMode));
		BRAP_Write32 (hRap->hRegister, 
			BCHP_HIFIDAC_CTRL0_TEST + ui32Offset,
			ui32RegValue);

		switch ( pToneInfo->eLROutputControl )
		{
			case BRAP_OP_DacLROutputCtrl_eBothLRZeros:
				ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_TEST+ui32Offset);
				ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TEST,TESTTONE_RIGHT));
				ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_TEST, 
						TESTTONE_RIGHT, Output_zero));
				BRAP_Write32 (hRap->hRegister, 
						BCHP_HIFIDAC_CTRL0_TEST + ui32Offset,
						ui32RegValue);		

				ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_TEST+ui32Offset);
				ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TEST,TESTTONE_LEFT));
				ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_TEST, 
						TESTTONE_LEFT, Output_zero));
				BRAP_Write32 (hRap->hRegister, 
						BCHP_HIFIDAC_CTRL0_TEST + ui32Offset,
						ui32RegValue);
				break;
			case BRAP_OP_DacLROutputCtrl_eOnlyLZeros:
				ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_TEST+ui32Offset);
				ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TEST,TESTTONE_RIGHT));
				ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_TEST, 
						TESTTONE_RIGHT, Output_testtone));
				BRAP_Write32 (hRap->hRegister, 
						BCHP_HIFIDAC_CTRL0_TEST + ui32Offset,
						ui32RegValue);		

				ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_TEST+ui32Offset);
				ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TEST,TESTTONE_LEFT));
				ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_TEST, 
						TESTTONE_LEFT, Output_zero));
				BRAP_Write32 (hRap->hRegister, 
						BCHP_HIFIDAC_CTRL0_TEST + ui32Offset,
						ui32RegValue);
				break;
			case BRAP_OP_DacLROutputCtrl_eOnlyRZeros:
				ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_TEST+ui32Offset);
				ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TEST,TESTTONE_RIGHT));
				ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_TEST, 
						TESTTONE_RIGHT, Output_zero));
				BRAP_Write32 (hRap->hRegister, 
						BCHP_HIFIDAC_CTRL0_TEST + ui32Offset,
						ui32RegValue);		

				ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_TEST+ui32Offset);
				ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TEST,TESTTONE_LEFT));
				ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_TEST, 
						TESTTONE_LEFT, Output_testtone));
				BRAP_Write32 (hRap->hRegister, 
						BCHP_HIFIDAC_CTRL0_TEST + ui32Offset,
						ui32RegValue);
				break;
			case BRAP_OP_DacLROutputCtrl_eNoZeros:
				ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_TEST+ui32Offset);
				ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TEST,TESTTONE_RIGHT));
				ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_TEST, 
						TESTTONE_RIGHT, Output_testtone));
				BRAP_Write32 (hRap->hRegister, 
						BCHP_HIFIDAC_CTRL0_TEST + ui32Offset,
						ui32RegValue);		

				ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_TEST+ui32Offset);
				ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TEST,TESTTONE_LEFT));
				ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_TEST, 
						TESTTONE_LEFT, Output_testtone));
				BRAP_Write32 (hRap->hRegister, 
						BCHP_HIFIDAC_CTRL0_TEST + ui32Offset,
						ui32RegValue);
				break;
			default:
				BDBG_ERR (("BRAP_OP_DacEnableTestTone(): Unsupported Output control %d", 
	                     		pToneInfo->eLROutputControl));
	            		return BERR_TRACE (BERR_INVALID_PARAMETER);
		}
		
	 	/* Program HIFIDAC_CTRL0_TEST: RAM_BUF_SEL to  samples */
		ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_TEST+ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TEST,RAM_BUF_SEL));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_TEST, 
                                            RAM_BUF_SEL, Samples ));
		BRAP_Write32 (hRap->hRegister, 
			BCHP_HIFIDAC_CTRL0_TEST + ui32Offset,
			ui32RegValue);

		/* Program HIFIDAC_CTRL0_TEST: TESTTONE_ENABLE to  enable */
		ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_TEST + ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TEST,TESTTONE_ENABLE));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_TEST, 
						TESTTONE_ENABLE, Enable ));
		BRAP_Write32 (hRap->hRegister, 
				BCHP_HIFIDAC_CTRL0_TEST + ui32Offset,
				ui32RegValue);

		/*program  MAPPER_SOFTMUTE to normal operation
		* By default it is in mute state 
		*/
	    	/* Program HIFIDAC_CTRL0_TEST: TESTTONE_ENABLE to  Normal_operation */
		ui32OrigRegValue = ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_CONFIG + ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_CONFIG,MAPPER_SOFTMUTE));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_CONFIG, 
	                                            MAPPER_SOFTMUTE, Normal_operation ));
		if(ui32OrigRegValue !=ui32RegValue )
		{
			BRAP_Write32 (hRap->hRegister, 
				BCHP_HIFIDAC_CTRL0_CONFIG +ui32Offset,
				ui32RegValue);	
		}
	        /* Set default volume */
	        ui32AttenDb = BRAP_DAC_P_DEFAULT_VOLUME/BRAP_DAC_P_FRACTION_IN_DB;
	        
		ui32Temp = BRAP_DacVol1FFFF_DB[ui32AttenDb];   
		ui32Delta = ui32Temp - BRAP_DacVol1FFFF_DB[ui32AttenDb+1];
		ui32Delta = (ui32Delta * (BRAP_DAC_P_DEFAULT_VOLUME%BRAP_DAC_P_FRACTION_IN_DB))
				/(BRAP_DAC_P_FRACTION_IN_DB);
		ui32Temp -= ui32Delta;        
	    
		BDBG_MSG (("BRAP_OP_P_DacOpen:" 
				"BRAP_OP_DacEnableTestTone=%d dB, converted reg val =0x%x",
				BRAP_DAC_P_DEFAULT_VOLUME, ui32Temp));     

		ui32RegValue = 0;
		ui32RegValue |= (BCHP_FIELD_DATA (    
			HIFIDAC_CTRL0_DAC_VOLUME, 
			DAC_VOL, 
			ui32Temp));  

		BRAP_Write32 (hRap->hRegister, 
			BCHP_HIFIDAC_CTRL0_DAC_VOLUME + ui32Offset,
			ui32RegValue);

		/* Initialize the test samples */
		for ( i32Count = 0; i32Count <= BCHP_HIFIDAC_CTRL0_TESTTONE_SAMPLE_i_ARRAY_END; i32Count++ )
		{
			BRAP_Write32 (hRap->hRegister, 
				BCHP_HIFIDAC_CTRL0_TESTTONE_SAMPLE_i_ARRAY_BASE + ui32Offset + ( i32Count*4),
				pToneInfo->aSample[i32Count]);
			BDBG_MSG(("pToneInfo->aSample[%d]=%d",i32Count,pToneInfo->aSample[i32Count]));
		}

		/* Unmute the DAC port */
		ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_MUTECTRL_DACONLY+ ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_MUTECTRL_DACONLY,MUTEDAC));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_MUTECTRL_DACONLY, 
                                            MUTEDAC, Ramp_unmute ));
		BRAP_Write32 (hRap->hRegister, 
				BCHP_HIFIDAC_CTRL0_MUTECTRL_DACONLY + ui32Offset,
				ui32RegValue);

		/* unmute the DACALL Control port */
		ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_MUTECTRL+ ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_MUTECTRL,MUTEALL));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_MUTECTRL, 
                                            MUTEALL, Ramp_unmute ));
		BRAP_Write32 (hRap->hRegister, 
				BCHP_HIFIDAC_CTRL0_MUTECTRL + ui32Offset,
				ui32RegValue);
	}
	else
	{
		/* mute the DAC port */
		ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_MUTECTRL_DACONLY+ ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_MUTECTRL_DACONLY,MUTEDAC));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_MUTECTRL_DACONLY, 
                                            MUTEDAC, Ramp_mute ));
		BRAP_Write32 (hRap->hRegister, 
				BCHP_HIFIDAC_CTRL0_MUTECTRL_DACONLY + ui32Offset,
				ui32RegValue);

		/* mute the DACALL Control port */
		ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_MUTECTRL+ ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_MUTECTRL,MUTEALL));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_MUTECTRL, 
                                            MUTEALL, Ramp_mute ));
		BRAP_Write32 (hRap->hRegister, 
				BCHP_HIFIDAC_CTRL0_MUTECTRL + ui32Offset,
				ui32RegValue);
		
		/* Program HIFIDAC_CTRL0_TEST: TESTTONE_ENABLE to  enable */
		ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_TEST + ui32Offset);
		ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TEST,TESTTONE_ENABLE));
		ui32RegValue |= (BCHP_FIELD_ENUM (HIFIDAC_CTRL0_TEST, 
						TESTTONE_ENABLE, Normal_operation));
		BRAP_Write32 (hRap->hRegister, 
				BCHP_HIFIDAC_CTRL0_TEST + ui32Offset,
				ui32RegValue);
	}
	
	BDBG_LEAVE(BRAP_OP_DacEnableTestTone);
	return ret;
}
#endif
BERR_Code
BRAP_OP_DacGetDefaultTestTone(
    BRAP_Handle     hRap,					/* [in] Audio Device Handle */
    BRAP_OutputPort     eOpType,			/* [in] Output Type */
    BRAP_OP_DacToneInfo *pToneInfo		/* [out] Test tone control structure */
)
{
	BERR_Code ret = BERR_SUCCESS;
	
	BDBG_ENTER(BRAP_OP_DacGetDefaultTestTone);
	BDBG_ASSERT (hRap);
	BDBG_ASSERT (pToneInfo);

	BSTD_UNUSED(hRap);

    ret = BRAP_RM_P_IsOutputPortSupported(eOpType);
    if( ret != BERR_SUCCESS)
	{
        BDBG_ERR(("BRAP_OP_DacEnableTestTone: invalid output port %d", eOpType));
        return BERR_TRACE(ret);
	}

	*pToneInfo = defDacTestToneInfo;

	BDBG_LEAVE(BRAP_OP_DacGetDefaultTestTone);
	return ret;
}

#if ( BCHP_CHIP == 3563 )
/***************************************************************************
Summary:
	Sets the 5 band coeff coeffs for the given DAC output
****************************************************************************/
void BRAP_P_PogramDacEqualizerCoeff (
	BRAP_Handle     				hRap,			/* [in] Audio Device Handle */
	BRAP_OutputPort				eOutputPort,		/* [in] Output port to be set, currently being DAC or I2S */
	BRAP_P_Equalizer_GainCoeff	*pEqualizerCoeff	/* [in] Equalizer coeff */
)
{
	uint32_t	ui32RegValue = 0;	
	
	/* Program the Tone/Control Enable bit*/
	ui32RegValue = 0;
	ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_TONE_CONTROL+
					hRap->hFmm[0]->hOp[eOutputPort]->ui32Offset);
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_TONE_CONTROL,ENABLE));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_TONE_CONTROL, 
	                                ENABLE, 1 ));
	BRAP_Write32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_TONE_CONTROL+
					hRap->hFmm[0]->hOp[eOutputPort]->ui32Offset, ui32RegValue);     

	/* Load the settings to H/W */
	ui32RegValue = 0;
	ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_LOAD_COEFF+
					hRap->hFmm[0]->hOp[eOutputPort]->ui32Offset);
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_LOAD_COEFF,LOAD));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_LOAD_COEFF, 
	                                LOAD, 0 ));
	BRAP_Write32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_LOAD_COEFF+
					hRap->hFmm[0]->hOp[eOutputPort]->ui32Offset, ui32RegValue);    
	
	/* Program 100Hz Band */
    ui32RegValue = 0;
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND100HZ_COEFF_A, 
                                            COEFF_0, pEqualizerCoeff->ui16100HzGainACoeff0));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND100HZ_COEFF_A, 
                                            COEFF_1, pEqualizerCoeff->ui16100HzGainACoeff1));
	BRAP_Write32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_BAND100HZ_COEFF_A+
					hRap->hFmm[0]->hOp[eOutputPort]->ui32Offset, ui32RegValue);

	ui32RegValue = 0;
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND100HZ_COEFF_B, 
                                            COEFF_2, pEqualizerCoeff->ui16100HzGainBCoeff2));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND100HZ_COEFF_B, 
                                            COEFF_3, pEqualizerCoeff->ui16100HzGainBCoeff3));
	BRAP_Write32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_BAND100HZ_COEFF_B+
					hRap->hFmm[0]->hOp[eOutputPort]->ui32Offset, ui32RegValue);

	/* Program 300Hz Band */
	ui32RegValue = 0;
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND300HZ_COEFF_A, 
                                            COEFF_0, pEqualizerCoeff->ui16300HzGainACoeff0));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND300HZ_COEFF_A, 
                                            COEFF_1, pEqualizerCoeff->ui16300HzGainACoeff1));
	BRAP_Write32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_BAND300HZ_COEFF_A+
					hRap->hFmm[0]->hOp[eOutputPort]->ui32Offset, ui32RegValue);

	ui32RegValue = 0;
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND300HZ_COEFF_B, 
                                            COEFF_2, pEqualizerCoeff->ui16300HzGainBCoeff2));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND300HZ_COEFF_B, 
                                            COEFF_3, pEqualizerCoeff->ui16300HzGainBCoeff3));
	BRAP_Write32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_BAND300HZ_COEFF_B+
					hRap->hFmm[0]->hOp[eOutputPort]->ui32Offset, ui32RegValue);

	/* Program 1 Khz */
	ui32RegValue = 0;
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND1KHZ_COEFF_A, 
                                            COEFF_0, pEqualizerCoeff->ui161KHzGainACoeff0));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND1KHZ_COEFF_A, 
                                            COEFF_1, pEqualizerCoeff->ui161KHzGainACoeff1 ));
	BRAP_Write32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_BAND1KHZ_COEFF_A+
					hRap->hFmm[0]->hOp[eOutputPort]->ui32Offset, ui32RegValue);

	ui32RegValue = 0;
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND1KHZ_COEFF_B, 
                                            COEFF_2, pEqualizerCoeff->ui161KHzGainBCoeff2 ));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND1KHZ_COEFF_B, 
                                            COEFF_3, pEqualizerCoeff->ui161KHzGainBCoeff3));
	BRAP_Write32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_BAND1KHZ_COEFF_B+
					hRap->hFmm[0]->hOp[eOutputPort]->ui32Offset, ui32RegValue);


	/* Program 3KHz Band */
	ui32RegValue = 0;
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND3KHZ_COEFF_A, 
                                            COEFF_0, pEqualizerCoeff->ui163KHzGainACoeff0));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND3KHZ_COEFF_A, 
                                            COEFF_1, pEqualizerCoeff->ui163KHzGainACoeff1));
	BRAP_Write32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_BAND3KHZ_COEFF_A+
					hRap->hFmm[0]->hOp[eOutputPort]->ui32Offset, ui32RegValue);

	ui32RegValue = 0;
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND3KHZ_COEFF_B, 
                                            COEFF_2, pEqualizerCoeff->ui163KHzGainBCoeff2));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND3KHZ_COEFF_B, 
                                            COEFF_3, pEqualizerCoeff->ui163KHzGainBCoeff3));
	BRAP_Write32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_BAND3KHZ_COEFF_B+
					hRap->hFmm[0]->hOp[eOutputPort]->ui32Offset, ui32RegValue);

	/* Program 10KHz Band */
	ui32RegValue = 0;
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND10KHZ_COEFF_A, 
                                            COEFF_0, pEqualizerCoeff->ui1610KHzGainACoeff0));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND10KHZ_COEFF_A, 
                                            COEFF_1, pEqualizerCoeff->ui1610KHzGainACoeff1));
	BRAP_Write32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_BAND10KHZ_COEFF_A+
					hRap->hFmm[0]->hOp[eOutputPort]->ui32Offset, ui32RegValue);
	
	ui32RegValue = 0;
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND10KHZ_COEFF_B, 
                                            COEFF_2, pEqualizerCoeff->ui1610KHzGainBCoeff2));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_BAND10KHZ_COEFF_B, 
                                            COEFF_3, pEqualizerCoeff->ui1610KHzGainBCoeff3));
	BRAP_Write32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_BAND10KHZ_COEFF_B+
					hRap->hFmm[0]->hOp[eOutputPort]->ui32Offset, ui32RegValue);

	/* Load the settings to H/W */
	ui32RegValue = 0;
	ui32RegValue = BRAP_Read32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_LOAD_COEFF+
					hRap->hFmm[0]->hOp[eOutputPort]->ui32Offset);
	ui32RegValue &= ~(BCHP_MASK(HIFIDAC_CTRL0_LOAD_COEFF,LOAD));
	ui32RegValue |= (BCHP_FIELD_DATA (HIFIDAC_CTRL0_LOAD_COEFF, 
	                                LOAD, 1 ));
	BRAP_Write32 (hRap->hRegister, BCHP_HIFIDAC_CTRL0_LOAD_COEFF+
					hRap->hFmm[0]->hOp[eOutputPort]->ui32Offset, ui32RegValue);
}


/***************************************************************************
Summary:
	Sets the Tone control coeffs for the given DAC output

****************************************************************************/
BERR_Code BRAP_OP_P_DacSetToneCtrlCoeff(
	BRAP_Handle     				hRap,			/* [in] Audio Device Handle */
	BRAP_OutputPort				eOutputPort,		/* [in] Output port to be set, currently being DAC or I2S */
	BRAP_Equalizer_ToneControl		*psToneControl	/* [in] structure with parameters for Tone Control */
)
{
	BERR_Code ret = BERR_SUCCESS;
	BRAP_P_Equalizer_GainCoeff sEqualizerCoeff;
	BRAP_Equalizer_Params	sEqualParams;
	
	BDBG_ENTER (BRAP_OP_P_DacSetToneCtrlCoeff);
	
	BDBG_ASSERT (hRap);	
	BDBG_ASSERT (psToneControl);

	/* Convert the tone control settings to Equaliser params */
	BRAP_P_ConvertToneCtrlGain2EqualParams(psToneControl, &sEqualParams);

	/* If Loudness is enabled we need to add the two dB */
	ret = BRAP_P_ConvertLoudness2EqualizerCoeff(hRap, eOutputPort, 
				hRap->bEnableLoudness[eOutputPort],
				&sEqualParams,
				&sEqualizerCoeff);
	if ( ret != BERR_SUCCESS )
	{
		BDBG_ERR (("Error in converting the loudness to Equal Coeffs"));
		return ret;
	}
	
	BRAP_P_PogramDacEqualizerCoeff ( hRap, eOutputPort, &sEqualizerCoeff );

	BDBG_LEAVE(BRAP_OP_P_DacSetToneCtrlCoeff);

	return ret;
}
#endif



