<stg><name>aqed_out</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="3" to="4">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1">
<![CDATA[
:0  %state_orig_issued_V_s = load i1* @state_orig_issued_V, align 2

]]></Node>
<StgValue><ssdm name="state_orig_issued_V_s"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16">
<![CDATA[
:1  %state_out_count_V_lo = load i16* @state_out_count_V, align 2

]]></Node>
<StgValue><ssdm name="state_out_count_V_lo"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1">
<![CDATA[
:2  %state_qed_done_V_loa = load i1* @state_qed_done_V, align 1

]]></Node>
<StgValue><ssdm name="state_qed_done_V_loa"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %state_orig_issued_V_s, label %._crit_edge, label %._crit_edge1.critedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.critedge:0  store i1 false, i1* @state_orig_done_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1.critedge:1  br label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge:0  %state_orig_in_V_load = load i16* @state_orig_in_V, align 2

]]></Node>
<StgValue><ssdm name="state_orig_in_V_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:1  %ult = icmp ult i16 %state_out_count_V_lo, %state_orig_in_V_load

]]></Node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:2  %rev1 = xor i1 %ult, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:3  store i1 %rev1, i1* @state_orig_done_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:4  %tmp_not = icmp ne i16 %state_out_count_V_lo, %state_orig_in_V_load

]]></Node>
<StgValue><ssdm name="tmp_not"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:5  %brmerge = or i1 %state_qed_done_V_loa, %tmp_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:6  br i1 %brmerge, label %._crit_edge2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2">
<![CDATA[
:0  %state_orig_idx_V_loa = load i2* @state_orig_idx_V, align 2

]]></Node>
<StgValue><ssdm name="state_orig_idx_V_loa"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
:1  %r_V = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %state_orig_idx_V_loa, i1 false)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="3">
<![CDATA[
:2  %op2 = zext i3 %r_V to i64

]]></Node>
<StgValue><ssdm name="op2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %bmc_in_addr = getelementptr [16 x i8]* @bmc_in, i64 0, i64 %op2

]]></Node>
<StgValue><ssdm name="bmc_in_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="4">
<![CDATA[
:4  %bmc_in_load = load i8* %bmc_in_addr, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %p_0128_sum = or i3 %r_V, 1

]]></Node>
<StgValue><ssdm name="p_0128_sum"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="3">
<![CDATA[
:7  %p_0128_sum_cast = zext i3 %p_0128_sum to i64

]]></Node>
<StgValue><ssdm name="p_0128_sum_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %bmc_in_addr_1 = getelementptr [16 x i8]* @bmc_in, i64 0, i64 %p_0128_sum_cast

]]></Node>
<StgValue><ssdm name="bmc_in_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
:9  %bmc_in_load_1 = load i8* %bmc_in_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bmc_in_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="4">
<![CDATA[
:4  %bmc_in_load = load i8* %bmc_in_addr, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  store i8 %bmc_in_load, i8* @state_orig_out_V_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
:9  %bmc_in_load_1 = load i8* %bmc_in_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bmc_in_load_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  store i8 %bmc_in_load_1, i8* @state_orig_out_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge2:0  %state_dup_in_V_load = load i16* @state_dup_in_V, align 2

]]></Node>
<StgValue><ssdm name="state_dup_in_V_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2:1  br i1 %state_orig_issued_V_s, label %2, label %._crit_edge4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1">
<![CDATA[
:0  %state_dup_issued_V_l = load i1* @state_dup_issued_V, align 1

]]></Node>
<StgValue><ssdm name="state_dup_issued_V_l"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_s = icmp eq i16 %state_out_count_V_lo, %state_dup_in_V_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond = and i1 %state_dup_issued_V_l, %tmp_s

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond_not = xor i1 %or_cond, true

]]></Node>
<StgValue><ssdm name="or_cond_not"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %brmerge1 = or i1 %state_qed_done_V_loa, %or_cond_not

]]></Node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %brmerge1, label %._crit_edge4, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2">
<![CDATA[
_ifconv:0  %state_dup_idx_V_load = load i2* @state_dup_idx_V, align 1

]]></Node>
<StgValue><ssdm name="state_dup_idx_V_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
_ifconv:1  %r_V_1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %state_dup_idx_V_load, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:2  %op2_1 = zext i3 %r_V_1 to i64

]]></Node>
<StgValue><ssdm name="op2_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %bmc_in_addr_2 = getelementptr [16 x i8]* @bmc_in, i64 0, i64 %op2_1

]]></Node>
<StgValue><ssdm name="bmc_in_addr_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:4  %bmc_in_load_2 = load i8* %bmc_in_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:5  %p_056_sum = or i3 %r_V_1, 1

]]></Node>
<StgValue><ssdm name="p_056_sum"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:6  %p_056_sum_cast = zext i3 %p_056_sum to i64

]]></Node>
<StgValue><ssdm name="p_056_sum_cast"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %bmc_in_addr_3 = getelementptr [16 x i8]* @bmc_in, i64 0, i64 %p_056_sum_cast

]]></Node>
<StgValue><ssdm name="bmc_in_addr_3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:8  %bmc_in_load_3 = load i8* %bmc_in_addr_3, align 1

]]></Node>
<StgValue><ssdm name="bmc_in_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:4  %bmc_in_load_2 = load i8* %bmc_in_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:8  %bmc_in_load_3 = load i8* %bmc_in_addr_3, align 1

]]></Node>
<StgValue><ssdm name="bmc_in_load_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:9  %state_orig_out_V_0_l = load i8* @state_orig_out_V_0, align 2

]]></Node>
<StgValue><ssdm name="state_orig_out_V_0_l"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:10  %tmp_1 = icmp eq i8 %bmc_in_load_2, %state_orig_out_V_0_l

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:11  %state_orig_out_V_1_l = load i8* @state_orig_out_V_1, align 1

]]></Node>
<StgValue><ssdm name="state_orig_out_V_1_l"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:12  %tmp_2 = icmp eq i8 %bmc_in_load_3, %state_orig_out_V_1_l

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %val_assign_5 = and i1 %tmp_1, %tmp_2

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:14  store i1 %val_assign_5, i1* @state_qed_check_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:15  br label %._crit_edge4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge4:2  %tmp_3 = icmp ugt i16 %state_out_count_V_lo, %state_dup_in_V_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge4:5  %tmp_4 = add i16 %state_out_count_V_lo, 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge4:6  store i16 %tmp_4, i16* @state_out_count_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge4:0  %state_qed_done_V_fla = phi i1 [ true, %_ifconv ], [ false, %2 ], [ false, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="state_qed_done_V_fla"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge4:1  %state_qed_done_V_loc = phi i1 [ true, %_ifconv ], [ %state_qed_done_V_loa, %2 ], [ %state_qed_done_V_loa, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="state_qed_done_V_loc"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge4:3  %p_state_qed_done_V_fl = or i1 %tmp_3, %state_qed_done_V_fla

]]></Node>
<StgValue><ssdm name="p_state_qed_done_V_fl"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge4:4  %o2_qed_done_V = or i1 %tmp_3, %state_qed_done_V_loc

]]></Node>
<StgValue><ssdm name="o2_qed_done_V"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge4:7  %o2_qed_check_V = load i1* @state_qed_check_V, align 1

]]></Node>
<StgValue><ssdm name="o2_qed_check_V"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="1">
<![CDATA[
._crit_edge4:8  %mrv = insertvalue { i1, i1 } undef, i1 %o2_qed_done_V, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="1">
<![CDATA[
._crit_edge4:9  %mrv_1 = insertvalue { i1, i1 } %mrv, i1 %o2_qed_check_V, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4:10  br i1 %p_state_qed_done_V_fl, label %mergeST, label %._crit_edge9.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="p_state_qed_done_V_fl" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
mergeST:0  store i1 true, i1* @state_qed_done_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="p_state_qed_done_V_fl" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %._crit_edge9.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="2">
<![CDATA[
._crit_edge9.new:0  ret { i1, i1 } %mrv_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="80" name="state_orig_issued_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_orig_issued_V"/></StgValue>
</port>
<port id="81" name="state_out_count_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_out_count_V"/></StgValue>
</port>
<port id="82" name="state_qed_done_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_qed_done_V"/></StgValue>
</port>
<port id="83" name="state_orig_in_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_orig_in_V"/></StgValue>
</port>
<port id="84" name="state_orig_done_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_orig_done_V"/></StgValue>
</port>
<port id="85" name="state_orig_idx_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_orig_idx_V"/></StgValue>
</port>
<port id="86" name="bmc_in" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="bmc_in"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="state_orig_out_V_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_orig_out_V_0"/></StgValue>
</port>
<port id="88" name="state_orig_out_V_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_orig_out_V_1"/></StgValue>
</port>
<port id="89" name="state_dup_in_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_dup_in_V"/></StgValue>
</port>
<port id="90" name="state_dup_issued_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_dup_issued_V"/></StgValue>
</port>
<port id="91" name="state_dup_idx_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_dup_idx_V"/></StgValue>
</port>
<port id="92" name="state_qed_check_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_qed_check_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="93" from="state_orig_issued_V" to="state_orig_issued_V_s" fromId="80" toId="5">
</dataflow>
<dataflow id="94" from="state_out_count_V" to="state_out_count_V_lo" fromId="81" toId="6">
</dataflow>
<dataflow id="95" from="state_qed_done_V" to="state_qed_done_V_loa" fromId="82" toId="7">
</dataflow>
<dataflow id="96" from="state_orig_issued_V_s" to="StgValue_8" fromId="5" toId="8">
</dataflow>
<dataflow id="98" from="StgValue_97" to="StgValue_9" fromId="97" toId="9">
</dataflow>
<dataflow id="99" from="state_orig_done_V" to="StgValue_9" fromId="84" toId="9">
</dataflow>
<dataflow id="100" from="state_orig_in_V" to="state_orig_in_V_load" fromId="83" toId="11">
</dataflow>
<dataflow id="101" from="state_out_count_V_lo" to="ult" fromId="6" toId="12">
</dataflow>
<dataflow id="102" from="state_orig_in_V_load" to="ult" fromId="11" toId="12">
</dataflow>
<dataflow id="103" from="ult" to="rev1" fromId="12" toId="13">
</dataflow>
<dataflow id="105" from="StgValue_104" to="rev1" fromId="104" toId="13">
</dataflow>
<dataflow id="106" from="rev1" to="StgValue_14" fromId="13" toId="14">
</dataflow>
<dataflow id="107" from="state_orig_done_V" to="StgValue_14" fromId="84" toId="14">
</dataflow>
<dataflow id="108" from="state_out_count_V_lo" to="tmp_not" fromId="6" toId="15">
</dataflow>
<dataflow id="109" from="state_orig_in_V_load" to="tmp_not" fromId="11" toId="15">
</dataflow>
<dataflow id="110" from="state_qed_done_V_loa" to="brmerge" fromId="7" toId="16">
</dataflow>
<dataflow id="111" from="tmp_not" to="brmerge" fromId="15" toId="16">
</dataflow>
<dataflow id="112" from="brmerge" to="StgValue_17" fromId="16" toId="17">
</dataflow>
<dataflow id="113" from="state_orig_idx_V" to="state_orig_idx_V_loa" fromId="85" toId="18">
</dataflow>
<dataflow id="115" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="r_V" fromId="114" toId="19">
</dataflow>
<dataflow id="116" from="state_orig_idx_V_loa" to="r_V" fromId="18" toId="19">
</dataflow>
<dataflow id="117" from="StgValue_97" to="r_V" fromId="97" toId="19">
</dataflow>
<dataflow id="118" from="r_V" to="op2" fromId="19" toId="20">
</dataflow>
<dataflow id="119" from="bmc_in" to="bmc_in_addr" fromId="86" toId="21">
</dataflow>
<dataflow id="121" from="StgValue_120" to="bmc_in_addr" fromId="120" toId="21">
</dataflow>
<dataflow id="122" from="op2" to="bmc_in_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="123" from="bmc_in_addr" to="bmc_in_load" fromId="21" toId="22">
</dataflow>
<dataflow id="124" from="r_V" to="p_0128_sum" fromId="19" toId="23">
</dataflow>
<dataflow id="126" from="StgValue_125" to="p_0128_sum" fromId="125" toId="23">
</dataflow>
<dataflow id="127" from="p_0128_sum" to="p_0128_sum_cast" fromId="23" toId="24">
</dataflow>
<dataflow id="128" from="bmc_in" to="bmc_in_addr_1" fromId="86" toId="25">
</dataflow>
<dataflow id="129" from="StgValue_120" to="bmc_in_addr_1" fromId="120" toId="25">
</dataflow>
<dataflow id="130" from="p_0128_sum_cast" to="bmc_in_addr_1" fromId="24" toId="25">
</dataflow>
<dataflow id="131" from="bmc_in_addr_1" to="bmc_in_load_1" fromId="25" toId="26">
</dataflow>
<dataflow id="132" from="bmc_in_addr" to="bmc_in_load" fromId="21" toId="27">
</dataflow>
<dataflow id="133" from="bmc_in_load" to="StgValue_28" fromId="27" toId="28">
</dataflow>
<dataflow id="134" from="state_orig_out_V_0" to="StgValue_28" fromId="87" toId="28">
</dataflow>
<dataflow id="135" from="bmc_in_addr_1" to="bmc_in_load_1" fromId="25" toId="29">
</dataflow>
<dataflow id="136" from="bmc_in_load_1" to="StgValue_30" fromId="29" toId="30">
</dataflow>
<dataflow id="137" from="state_orig_out_V_1" to="StgValue_30" fromId="88" toId="30">
</dataflow>
<dataflow id="138" from="state_dup_in_V" to="state_dup_in_V_load" fromId="89" toId="32">
</dataflow>
<dataflow id="139" from="state_orig_issued_V_s" to="StgValue_33" fromId="5" toId="33">
</dataflow>
<dataflow id="140" from="state_dup_issued_V" to="state_dup_issued_V_l" fromId="90" toId="34">
</dataflow>
<dataflow id="141" from="state_out_count_V_lo" to="tmp_s" fromId="6" toId="35">
</dataflow>
<dataflow id="142" from="state_dup_in_V_load" to="tmp_s" fromId="32" toId="35">
</dataflow>
<dataflow id="143" from="state_dup_issued_V_l" to="or_cond" fromId="34" toId="36">
</dataflow>
<dataflow id="144" from="tmp_s" to="or_cond" fromId="35" toId="36">
</dataflow>
<dataflow id="145" from="or_cond" to="or_cond_not" fromId="36" toId="37">
</dataflow>
<dataflow id="146" from="StgValue_104" to="or_cond_not" fromId="104" toId="37">
</dataflow>
<dataflow id="147" from="state_qed_done_V_loa" to="brmerge1" fromId="7" toId="38">
</dataflow>
<dataflow id="148" from="or_cond_not" to="brmerge1" fromId="37" toId="38">
</dataflow>
<dataflow id="149" from="brmerge1" to="StgValue_39" fromId="38" toId="39">
</dataflow>
<dataflow id="150" from="state_dup_idx_V" to="state_dup_idx_V_load" fromId="91" toId="40">
</dataflow>
<dataflow id="151" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="r_V_1" fromId="114" toId="41">
</dataflow>
<dataflow id="152" from="state_dup_idx_V_load" to="r_V_1" fromId="40" toId="41">
</dataflow>
<dataflow id="153" from="StgValue_97" to="r_V_1" fromId="97" toId="41">
</dataflow>
<dataflow id="154" from="r_V_1" to="op2_1" fromId="41" toId="42">
</dataflow>
<dataflow id="155" from="bmc_in" to="bmc_in_addr_2" fromId="86" toId="43">
</dataflow>
<dataflow id="156" from="StgValue_120" to="bmc_in_addr_2" fromId="120" toId="43">
</dataflow>
<dataflow id="157" from="op2_1" to="bmc_in_addr_2" fromId="42" toId="43">
</dataflow>
<dataflow id="158" from="bmc_in_addr_2" to="bmc_in_load_2" fromId="43" toId="44">
</dataflow>
<dataflow id="159" from="r_V_1" to="p_056_sum" fromId="41" toId="45">
</dataflow>
<dataflow id="160" from="StgValue_125" to="p_056_sum" fromId="125" toId="45">
</dataflow>
<dataflow id="161" from="p_056_sum" to="p_056_sum_cast" fromId="45" toId="46">
</dataflow>
<dataflow id="162" from="bmc_in" to="bmc_in_addr_3" fromId="86" toId="47">
</dataflow>
<dataflow id="163" from="StgValue_120" to="bmc_in_addr_3" fromId="120" toId="47">
</dataflow>
<dataflow id="164" from="p_056_sum_cast" to="bmc_in_addr_3" fromId="46" toId="47">
</dataflow>
<dataflow id="165" from="bmc_in_addr_3" to="bmc_in_load_3" fromId="47" toId="48">
</dataflow>
<dataflow id="166" from="bmc_in_addr_2" to="bmc_in_load_2" fromId="43" toId="49">
</dataflow>
<dataflow id="167" from="bmc_in_addr_3" to="bmc_in_load_3" fromId="47" toId="50">
</dataflow>
<dataflow id="168" from="state_orig_out_V_0" to="state_orig_out_V_0_l" fromId="87" toId="51">
</dataflow>
<dataflow id="169" from="bmc_in_load_2" to="tmp_1" fromId="49" toId="52">
</dataflow>
<dataflow id="170" from="state_orig_out_V_0_l" to="tmp_1" fromId="51" toId="52">
</dataflow>
<dataflow id="171" from="state_orig_out_V_1" to="state_orig_out_V_1_l" fromId="88" toId="53">
</dataflow>
<dataflow id="172" from="bmc_in_load_3" to="tmp_2" fromId="50" toId="54">
</dataflow>
<dataflow id="173" from="state_orig_out_V_1_l" to="tmp_2" fromId="53" toId="54">
</dataflow>
<dataflow id="174" from="tmp_1" to="val_assign_5" fromId="52" toId="55">
</dataflow>
<dataflow id="175" from="tmp_2" to="val_assign_5" fromId="54" toId="55">
</dataflow>
<dataflow id="176" from="val_assign_5" to="StgValue_56" fromId="55" toId="56">
</dataflow>
<dataflow id="177" from="state_qed_check_V" to="StgValue_56" fromId="92" toId="56">
</dataflow>
<dataflow id="178" from="state_out_count_V_lo" to="tmp_3" fromId="6" toId="58">
</dataflow>
<dataflow id="179" from="state_dup_in_V_load" to="tmp_3" fromId="32" toId="58">
</dataflow>
<dataflow id="180" from="state_out_count_V_lo" to="tmp_4" fromId="6" toId="59">
</dataflow>
<dataflow id="182" from="StgValue_181" to="tmp_4" fromId="181" toId="59">
</dataflow>
<dataflow id="183" from="tmp_4" to="StgValue_60" fromId="59" toId="60">
</dataflow>
<dataflow id="184" from="state_out_count_V" to="StgValue_60" fromId="81" toId="60">
</dataflow>
<dataflow id="185" from="StgValue_104" to="state_qed_done_V_fla" fromId="104" toId="61">
<condition id="39">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="186" from="StgValue_57" to="state_qed_done_V_fla" fromId="57" toId="61">
</dataflow>
<dataflow id="187" from="StgValue_97" to="state_qed_done_V_fla" fromId="97" toId="61">
<condition id="40">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
<literal name="state_orig_issued_V_s" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="188" from="StgValue_39" to="state_qed_done_V_fla" fromId="39" toId="61">
</dataflow>
<dataflow id="189" from="StgValue_97" to="state_qed_done_V_fla" fromId="97" toId="61">
<condition id="41">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="190" from="StgValue_33" to="state_qed_done_V_fla" fromId="33" toId="61">
</dataflow>
<dataflow id="191" from="StgValue_104" to="state_qed_done_V_loc" fromId="104" toId="62">
<condition id="42">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="192" from="StgValue_57" to="state_qed_done_V_loc" fromId="57" toId="62">
</dataflow>
<dataflow id="193" from="state_qed_done_V_loa" to="state_qed_done_V_loc" fromId="7" toId="62">
<condition id="43">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
<literal name="state_orig_issued_V_s" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="194" from="StgValue_39" to="state_qed_done_V_loc" fromId="39" toId="62">
</dataflow>
<dataflow id="195" from="state_qed_done_V_loa" to="state_qed_done_V_loc" fromId="7" toId="62">
<condition id="44">
<or_exp><and_exp><literal name="state_orig_issued_V_s" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="StgValue_33" to="state_qed_done_V_loc" fromId="33" toId="62">
</dataflow>
<dataflow id="197" from="tmp_3" to="p_state_qed_done_V_fl" fromId="58" toId="63">
</dataflow>
<dataflow id="198" from="state_qed_done_V_fla" to="p_state_qed_done_V_fl" fromId="61" toId="63">
</dataflow>
<dataflow id="199" from="tmp_3" to="o2_qed_done_V" fromId="58" toId="64">
</dataflow>
<dataflow id="200" from="state_qed_done_V_loc" to="o2_qed_done_V" fromId="62" toId="64">
</dataflow>
<dataflow id="201" from="state_qed_check_V" to="o2_qed_check_V" fromId="92" toId="65">
</dataflow>
<dataflow id="203" from="StgValue_202" to="mrv" fromId="202" toId="66">
</dataflow>
<dataflow id="204" from="o2_qed_done_V" to="mrv" fromId="64" toId="66">
</dataflow>
<dataflow id="205" from="mrv" to="mrv_1" fromId="66" toId="67">
</dataflow>
<dataflow id="206" from="o2_qed_check_V" to="mrv_1" fromId="65" toId="67">
</dataflow>
<dataflow id="207" from="p_state_qed_done_V_fl" to="StgValue_68" fromId="63" toId="68">
</dataflow>
<dataflow id="208" from="StgValue_104" to="StgValue_69" fromId="104" toId="69">
</dataflow>
<dataflow id="209" from="state_qed_done_V" to="StgValue_69" fromId="82" toId="69">
</dataflow>
<dataflow id="210" from="mrv_1" to="StgValue_71" fromId="67" toId="71">
</dataflow>
<dataflow id="211" from="state_orig_issued_V_s" to="StgValue_1" fromId="5" toId="1">
</dataflow>
<dataflow id="212" from="brmerge" to="StgValue_1" fromId="16" toId="1">
</dataflow>
<dataflow id="213" from="state_orig_issued_V_s" to="StgValue_2" fromId="5" toId="2">
</dataflow>
<dataflow id="214" from="brmerge" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="215" from="brmerge1" to="StgValue_2" fromId="38" toId="2">
</dataflow>
<dataflow id="216" from="state_orig_issued_V_s" to="StgValue_3" fromId="5" toId="3">
</dataflow>
<dataflow id="217" from="brmerge1" to="StgValue_3" fromId="38" toId="3">
</dataflow>
<dataflow id="218" from="p_state_qed_done_V_fl" to="StgValue_4" fromId="63" toId="4">
</dataflow>
</dataflows>


</stg>
