#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jan  9 15:35:30 2024
# Process ID: 687015
# Current directory: /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL
# Command line: vivado
# Log file: /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/vivado.log
# Journal file: /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/vivado.jou
# Running On: secil1.siame.univ-tlse3.fr, OS: Linux, CPU Frequency: 3695.549 MHz, CPU Physical cores: 8, Host memory: 16464 MB
#-----------------------------------------------------------
start_gui
open_project /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.xpr
update_compile_order -fileset sources_1
open_bd_design {/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list \
  CONFIG.duty_res {4} \
  CONFIG.pwm_freq {1} \
  CONFIG.sys_clk {50000000} \
] [get_bd_cells PWM_IP_0]
endgroup
generate_target all [get_files  /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_PWM_IP_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_PWM_IP_0_0_synth_1 design_1_auto_pc_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_rst_ps7_0_50M_0_synth_1 -jobs 8
wait_on_run design_1_PWM_IP_0_0_synth_1
wait_on_run design_1_auto_pc_0_synth_1
wait_on_run design_1_processing_system7_0_0_synth_1
wait_on_run design_1_rst_ps7_0_50M_0_synth_1
export_simulation -of_objects [get_files /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.ip_user_files -ipstatic_source_dir /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.cache/compile_simlib/modelsim} {questa=/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.cache/compile_simlib/questa} {xcelium=/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.cache/compile_simlib/xcelium} {vcs=/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.cache/compile_simlib/vcs} {riviera=/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
