// Seed: 2428233953
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input wire id_2,
    input tri0 id_3,
    output tri id_4,
    output supply1 id_5,
    output tri id_6,
    input uwire id_7,
    output tri id_8,
    input tri id_9,
    input tri1 id_10,
    output tri0 id_11
    , id_19,
    output supply1 id_12,
    input wire id_13,
    input wire id_14
    , id_20,
    output wire id_15,
    output wor id_16,
    output supply1 id_17
);
  logic id_21;
  wire  id_22;
  logic id_23;
  ;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd53,
    parameter id_13 = 32'd43,
    parameter id_5  = 32'd73
) (
    input wand id_0,
    output tri0 id_1,
    output wand id_2,
    output tri1 id_3,
    output wire id_4,
    input tri0 _id_5,
    input wire id_6,
    output tri0 id_7,
    output tri0 id_8,
    input supply0 id_9
    , id_16,
    input uwire _id_10,
    output wire id_11,
    input wor id_12,
    input supply1 _id_13,
    output wor id_14
);
  wire [id_10 : (  id_13  )] id_17;
  logic [id_10 : id_5] id_18;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_12,
      id_6,
      id_3,
      id_3,
      id_7,
      id_12,
      id_1,
      id_9,
      id_9,
      id_7,
      id_7,
      id_6,
      id_6,
      id_1,
      id_3,
      id_2
  );
endmodule
