#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Nov 20 10:32:42 2017
# Process ID: 4055
# Current directory: /tp/xph3sle/xph3sle603/Security_lab/AES
# Command line: vivado
# Log file: /tp/xph3sle/xph3sle603/Security_lab/AES/vivado.log
# Journal file: /tp/xph3sle/xph3sle603/Security_lab/AES/vivado.jou
#-----------------------------------------------------------
start_gui
create_project aes_ddr /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {local_mem "32KB" ecc "None" cache "None" debug_module "Debug Only" axi_periph "Enabled" axi_intc "0" clk "New Clocking Wizard (100 MHz)" }  [get_bd_cells microblaze_0]
endgroup
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_1]
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.PRIM_IN_FREQ {125.000} CONFIG.CLKOUT2_USED {true} CONFIG.CLK_OUT2_PORT {clk_out_40} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {40.000} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKOUT1_DIVIDE {25} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {124.615} CONFIG.CLKOUT1_PHASE_ERROR {96.948} CONFIG.CLKOUT2_JITTER {150.675} CONFIG.CLKOUT2_PHASE_ERROR {96.948}] [get_bd_cells clk_wiz_1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
set_property location {1.5 493 -66} [get_bd_cells xlconstant_0]
set_property location {1.5 393 -108} [get_bd_cells xlconstant_0]
set_property location {1 139 -165} [get_bd_cells xlconstant_0]
set_property location {1.5 495 -101} [get_bd_cells xlconstant_0]
startgroup
set_property location {1.5 321 199} [get_bd_cells clk_wiz_1]
set_property location {2 321 199} [get_bd_cells mdm_1]
set_property location {2 321 199} [get_bd_cells microblaze_0]
endgroup
undo
undo
undo
undo
undo
undo
set_property location {1.5 598 12} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
set_property location {1 100 -200} [get_bd_cells xlconstant_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins clk_wiz_1/reset]
set_property location {0.5 -310 493} [get_bd_cells xlconstant_1]
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {btns_4bits} CONFIG.GPIO2_BOARD_INTERFACE {leds_4bits} CONFIG.C_GPIO_WIDTH {4} CONFIG.C_GPIO2_WIDTH {4} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sys_clock ( sys_clock ) " }  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits ( btns_4bits ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "leds_4bits ( leds_4bits ) " }  [get_bd_intf_pins axi_gpio_0/GPIO2]
endgroup
create_peripheral cime3 user aes_ddr 1.0 -dir /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core cime3:user:aes_ddr:1.0]
set_property VALUE 14 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core cime3:user:aes_ddr:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core cime3:user:aes_ddr:1.0]
write_peripheral [ipx::find_open_core cime3:user:aes_ddr:1.0]
set_property  ip_repo_paths  /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_aes_ddr_v1_0 -directory /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0/src /tp/xph3sle/xph3sle603/Security_lab/AES/synth/ise/aes_ddr/aes_core.ngc
update_compile_order -fileset sources_1
current_project aes_ddr
current_project edit_aes_ddr_v1_0
set_property target_language VHDL [current_project]
current_project aes_ddr
set_property target_language VHDL [current_project]
current_project edit_aes_ddr_v1_0
close_project
create_peripheral cime3 user aes_ddr 1.0 -dir /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core cime3:user:aes_ddr:1.0]
set_property VALUE 14 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core cime3:user:aes_ddr:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core cime3:user:aes_ddr:1.0]
write_peripheral [ipx::find_open_core cime3:user:aes_ddr:1.0]
set_property  ip_repo_paths  {/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0 /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_aes_ddr_v1_0 -directory /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0/src /tp/xph3sle/xph3sle603/Security_lab/AES/synth/ise/aes_ddr/aes_core.ngc
update_compile_order -fileset sources_1
current_project aes_ddr
current_project edit_aes_ddr_v1_0
update_compile_order -fileset sources_1
ipx::add_bus_interface aes_clk [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:signal:clock_rtl:1.0 [ipx::get_bus_interfaces aes_clk -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:signal:clock:1.0 [ipx::get_bus_interfaces aes_clk -of_objects [ipx::current_core]]
set_property display_name aes_clk [ipx::get_bus_interfaces aes_clk -of_objects [ipx::current_core]]
set_property description aes_clk [ipx::get_bus_interfaces aes_clk -of_objects [ipx::current_core]]
ipx::add_port_map CLK [ipx::get_bus_interfaces aes_clk -of_objects [ipx::current_core]]
set_property physical_name s00_axi_aclk [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces aes_clk -of_objects [ipx::current_core]]]
ipx::merge_project_changes ports [ipx::current_core]
ipx::remove_bus_interface aes_clk [ipx::current_core]
undo
undo
undo
undo
undo
undo
current_project edit_aes_ddr_v1_0
close_project
startgroup
create_bd_cell -type ip -vlnv cime3:user:aes_ddr:1.0 aes_ddr_0
endgroup
open_project /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/edit_aes_ddr_v1_0.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0/component.xml
ipx::remove_port aes_clk [ipx::current_core]
ipx::add_bus_interface aes_clk [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:signal:clock_rtl:1.0 [ipx::get_bus_interfaces aes_clk -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:signal:clock:1.0 [ipx::get_bus_interfaces aes_clk -of_objects [ipx::current_core]]
set_property display_name aes_clk [ipx::get_bus_interfaces aes_clk -of_objects [ipx::current_core]]
set_property description aes_clk [ipx::get_bus_interfaces aes_clk -of_objects [ipx::current_core]]
current_project aes_ddr
delete_bd_objs [get_bd_cells aes_ddr_0]
startgroup
create_bd_cell -type ip -vlnv cime3:user:aes_ddr:1.0 aes_ddr_0
endgroup
delete_bd_objs [get_bd_cells aes_ddr_0]
current_project edit_aes_ddr_v1_0
ipx::add_bus_parameter aes_clk [ipx::get_bus_interfaces aes_clk -of_objects [ipx::current_core]]
ipx::remove_bus_parameter aes_clk [ipx::get_bus_interfaces aes_clk -of_objects [ipx::current_core]]
ipx::remove_bus_interface aes_clk [ipx::current_core]
ipx::add_bus_interface aes_clk [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:signal:clock_rtl:1.0 [ipx::get_bus_interfaces aes_clk -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:signal:clock:1.0 [ipx::get_bus_interfaces aes_clk -of_objects [ipx::current_core]]
set_property display_name aes_clk [ipx::get_bus_interfaces aes_clk -of_objects [ipx::current_core]]
set_property description aes_clk [ipx::get_bus_interfaces aes_clk -of_objects [ipx::current_core]]
ipx::add_port_map CLK [ipx::get_bus_interfaces aes_clk -of_objects [ipx::current_core]]
set_property physical_name s00_axi_aclk [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces aes_clk -of_objects [ipx::current_core]]]
startgroup
current_project aes_ddr
create_bd_cell -type ip -vlnv cime3:user:aes_ddr:1.0 aes_ddr_0
endgroup
set_property location {1 150 116} [get_bd_cells aes_ddr_0]
delete_bd_objs [get_bd_cells aes_ddr_0]
update_ip_catalog -rebuild -scan_changes
startgroup
create_bd_cell -type ip -vlnv cime3:user:aes_ddr:1.0 aes_ddr_0
endgroup
delete_bd_objs [get_bd_cells aes_ddr_0]
current_project edit_aes_ddr_v1_0
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_bus_interface aes_clk [ipx::current_core]
current_project aes_ddr
update_ip_catalog -rebuild -scan_changes
startgroup
create_bd_cell -type ip -vlnv cime3:user:aes_ddr:1.0 aes_ddr_0
endgroup
delete_bd_objs [get_bd_cells aes_ddr_0]
current_project edit_aes_ddr_v1_0
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0
startgroup
current_project aes_ddr
create_bd_cell -type ip -vlnv cime3:user:aes_ddr:1.0 aes_ddr_0
endgroup
update_ip_catalog -rebuild -scan_changes
startgroup
create_bd_cell -type ip -vlnv cime3:user:aes_ddr:1.0 aes_ddr_1
endgroup
delete_bd_objs [get_bd_cells aes_ddr_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins aes_ddr_1/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out_40 (40 MHz)" }  [get_bd_pins aes_ddr_1/aes_clk]
endgroup
current_project edit_aes_ddr_v1_0
close_project
generate_target all [get_files  /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_microblaze_0_0_synth_1 design_1_mdm_1_0_synth_1 design_1_clk_wiz_1_0_synth_1 design_1_rst_clk_wiz_1_100M_0_synth_1 design_1_xlconstant_0_0_synth_1 design_1_xlconstant_1_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_aes_ddr_1_0_synth_1 design_1_xbar_0_synth_1 design_1_dlmb_v10_0_synth_1 design_1_ilmb_v10_0_synth_1 design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_ilmb_bram_if_cntlr_0_synth_1 design_1_lmb_bram_0_synth_1}
export_simulation -of_objects [get_files /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/design_1.bd] -directory /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.ip_user_files/sim_scripts -ip_user_files_dir /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.ip_user_files -ipstatic_source_dir /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.ip_user_files/ipstatic -lib_map_path [list {modelsim=/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.cache/compile_simlib/modelsim} {questa=/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.cache/compile_simlib/questa} {ies=/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.cache/compile_simlib/ies} {vcs=/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.cache/compile_simlib/vcs} {riviera=/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
create_ip_run [get_files -of_objects [get_fileset sources_1] /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
set_property package_pin "" [get_ports [list  sys_clock]]
place_ports sys_clock L16
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clock]]
file mkdir /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/constrs_1/new
close [ open /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/constrs_1/new/test_aes_xdc.xdc w ]
add_files -fileset constrs_1 /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/constrs_1/new/test_aes_xdc.xdc
set_property target_constrs_file /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/constrs_1/new/test_aes_xdc.xdc [current_fileset -constrset]
save_constraints -force
save_bd_design
launch_runs synth_1 -jobs 8
wait_on_run synth_1
file mkdir /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.sdk
write_hwdef -force  -file /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.sdk/design_1_wrapper.hdf
launch_sdk -workspace /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.sdk -hwspec /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.sdk/design_1_wrapper.hdf
