/* Updated lab2-update-feb8-retry.asc - Half Adder Subcircuit using NAND Gates */
* This subcircuit implements a half adder using the NAND based logic components:
* Inverters (INVERT) generate complemented signals, and ANDx subcircuits build AND functionality.
.SUBCKT HalfAdder A B SUM CARRY
* Invert inputs to create necessary intermediate nodes
X3 B N003 INVERT           * N003 = INV(B)
X4 A N005 INVERT           * N005 = INV(A)
* Generate intermediate signals using NAND gates
X1 A N003 N002 NAND        * N002 = NAND(A, N003)
X2 N005 B N004 NAND        * N004 = NAND(N005, B)
* Compute Sum using ANDx of intermediate signals
X5 N002 N004 SUM ANDx      * SUM = ANDx(N002, N004)
* Compute Carry using ANDx directly on inputs
X7 A B CARRY ANDx          * CARRY = ANDx(A, B)
.ENDS HalfAdder

* Subcircuit Definitions

* 2-input NAND Subcircuit
.SUBCKT NAND IN1 IN2 OUT
* [Device implementation may use specific MOSFET models]
* For simulation purposes, a behavioral or simplified model can be used
* (Implementation details omitted here)
.ENDS NAND

* Inverter Subcircuit
.SUBCKT INVERT IN OUT
* [Simple inversion: ideally OUT = 5V when IN is LOW, and 0V when IN is HIGH]
* (Implementation details omitted here)
.ENDS INVERT

* 2-input AND via NAND + Inverter Subcircuit
.SUBCKT ANDx IN1 IN2 OUT
Xn IN1 IN2 N001 NAND
Xinv N001 OUT INVERT
.ENDS ANDx