
743-6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017dc8  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000b908  08018068  08018068  00028068  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08023970  08023970  00033970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08023978  08023978  00033978  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0802397c  0802397c  0003397c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000042c  24000000  08023980  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000066ac  2400042c  08023dac  0004042c  2**2
                  ALLOC
  8 ._user_heap_stack 00004000  24006ad8  08023dac  00046ad8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0004042c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00057726  00000000  00000000  0004045a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00009394  00000000  00000000  00097b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002890  00000000  00000000  000a0f18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00002560  00000000  00000000  000a37a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00044f96  00000000  00000000  000a5d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000382c3  00000000  00000000  000eac9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001940b9  00000000  00000000  00122f61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  002b701a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000b9c4  00000000  00000000  002b7070  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400042c 	.word	0x2400042c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08018050 	.word	0x08018050

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000430 	.word	0x24000430
 80002dc:	08018050 	.word	0x08018050

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96e 	b.w	8000684 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468c      	mov	ip, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8083 	bne.w	80004d6 <__udivmoddi4+0x116>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d947      	bls.n	8000466 <__udivmoddi4+0xa6>
 80003d6:	fab2 f282 	clz	r2, r2
 80003da:	b142      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003dc:	f1c2 0020 	rsb	r0, r2, #32
 80003e0:	fa24 f000 	lsr.w	r0, r4, r0
 80003e4:	4091      	lsls	r1, r2
 80003e6:	4097      	lsls	r7, r2
 80003e8:	ea40 0c01 	orr.w	ip, r0, r1
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbbc f6f8 	udiv	r6, ip, r8
 80003f8:	fa1f fe87 	uxth.w	lr, r7
 80003fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000400:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000404:	fb06 f10e 	mul.w	r1, r6, lr
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18fb      	adds	r3, r7, r3
 800040e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000412:	f080 8119 	bcs.w	8000648 <__udivmoddi4+0x288>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8116 	bls.w	8000648 <__udivmoddi4+0x288>
 800041c:	3e02      	subs	r6, #2
 800041e:	443b      	add	r3, r7
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3310 	mls	r3, r8, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fe0e 	mul.w	lr, r0, lr
 8000434:	45a6      	cmp	lr, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	193c      	adds	r4, r7, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	f080 8105 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000442:	45a6      	cmp	lr, r4
 8000444:	f240 8102 	bls.w	800064c <__udivmoddi4+0x28c>
 8000448:	3802      	subs	r0, #2
 800044a:	443c      	add	r4, r7
 800044c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	2600      	movs	r6, #0
 8000456:	b11d      	cbz	r5, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c5 4300 	strd	r4, r3, [r5]
 8000460:	4631      	mov	r1, r6
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	b902      	cbnz	r2, 800046a <__udivmoddi4+0xaa>
 8000468:	deff      	udf	#255	; 0xff
 800046a:	fab2 f282 	clz	r2, r2
 800046e:	2a00      	cmp	r2, #0
 8000470:	d150      	bne.n	8000514 <__udivmoddi4+0x154>
 8000472:	1bcb      	subs	r3, r1, r7
 8000474:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	2601      	movs	r6, #1
 800047e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000482:	0c21      	lsrs	r1, r4, #16
 8000484:	fb0e 331c 	mls	r3, lr, ip, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb08 f30c 	mul.w	r3, r8, ip
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0xe4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f10c 30ff 	add.w	r0, ip, #4294967295
 800049a:	d202      	bcs.n	80004a2 <__udivmoddi4+0xe2>
 800049c:	428b      	cmp	r3, r1
 800049e:	f200 80e9 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004a2:	4684      	mov	ip, r0
 80004a4:	1ac9      	subs	r1, r1, r3
 80004a6:	b2a3      	uxth	r3, r4
 80004a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80004b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004b4:	fb08 f800 	mul.w	r8, r8, r0
 80004b8:	45a0      	cmp	r8, r4
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x10c>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x10a>
 80004c4:	45a0      	cmp	r8, r4
 80004c6:	f200 80d9 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004ca:	4618      	mov	r0, r3
 80004cc:	eba4 0408 	sub.w	r4, r4, r8
 80004d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004d4:	e7bf      	b.n	8000456 <__udivmoddi4+0x96>
 80004d6:	428b      	cmp	r3, r1
 80004d8:	d909      	bls.n	80004ee <__udivmoddi4+0x12e>
 80004da:	2d00      	cmp	r5, #0
 80004dc:	f000 80b1 	beq.w	8000642 <__udivmoddi4+0x282>
 80004e0:	2600      	movs	r6, #0
 80004e2:	e9c5 0100 	strd	r0, r1, [r5]
 80004e6:	4630      	mov	r0, r6
 80004e8:	4631      	mov	r1, r6
 80004ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ee:	fab3 f683 	clz	r6, r3
 80004f2:	2e00      	cmp	r6, #0
 80004f4:	d14a      	bne.n	800058c <__udivmoddi4+0x1cc>
 80004f6:	428b      	cmp	r3, r1
 80004f8:	d302      	bcc.n	8000500 <__udivmoddi4+0x140>
 80004fa:	4282      	cmp	r2, r0
 80004fc:	f200 80b8 	bhi.w	8000670 <__udivmoddi4+0x2b0>
 8000500:	1a84      	subs	r4, r0, r2
 8000502:	eb61 0103 	sbc.w	r1, r1, r3
 8000506:	2001      	movs	r0, #1
 8000508:	468c      	mov	ip, r1
 800050a:	2d00      	cmp	r5, #0
 800050c:	d0a8      	beq.n	8000460 <__udivmoddi4+0xa0>
 800050e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000512:	e7a5      	b.n	8000460 <__udivmoddi4+0xa0>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f603 	lsr.w	r6, r0, r3
 800051c:	4097      	lsls	r7, r2
 800051e:	fa01 f002 	lsl.w	r0, r1, r2
 8000522:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000526:	40d9      	lsrs	r1, r3
 8000528:	4330      	orrs	r0, r6
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000530:	fa1f f887 	uxth.w	r8, r7
 8000534:	fb0e 1116 	mls	r1, lr, r6, r1
 8000538:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053c:	fb06 f108 	mul.w	r1, r6, r8
 8000540:	4299      	cmp	r1, r3
 8000542:	fa04 f402 	lsl.w	r4, r4, r2
 8000546:	d909      	bls.n	800055c <__udivmoddi4+0x19c>
 8000548:	18fb      	adds	r3, r7, r3
 800054a:	f106 3cff 	add.w	ip, r6, #4294967295
 800054e:	f080 808d 	bcs.w	800066c <__udivmoddi4+0x2ac>
 8000552:	4299      	cmp	r1, r3
 8000554:	f240 808a 	bls.w	800066c <__udivmoddi4+0x2ac>
 8000558:	3e02      	subs	r6, #2
 800055a:	443b      	add	r3, r7
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b281      	uxth	r1, r0
 8000560:	fbb3 f0fe 	udiv	r0, r3, lr
 8000564:	fb0e 3310 	mls	r3, lr, r0, r3
 8000568:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056c:	fb00 f308 	mul.w	r3, r0, r8
 8000570:	428b      	cmp	r3, r1
 8000572:	d907      	bls.n	8000584 <__udivmoddi4+0x1c4>
 8000574:	1879      	adds	r1, r7, r1
 8000576:	f100 3cff 	add.w	ip, r0, #4294967295
 800057a:	d273      	bcs.n	8000664 <__udivmoddi4+0x2a4>
 800057c:	428b      	cmp	r3, r1
 800057e:	d971      	bls.n	8000664 <__udivmoddi4+0x2a4>
 8000580:	3802      	subs	r0, #2
 8000582:	4439      	add	r1, r7
 8000584:	1acb      	subs	r3, r1, r3
 8000586:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800058a:	e778      	b.n	800047e <__udivmoddi4+0xbe>
 800058c:	f1c6 0c20 	rsb	ip, r6, #32
 8000590:	fa03 f406 	lsl.w	r4, r3, r6
 8000594:	fa22 f30c 	lsr.w	r3, r2, ip
 8000598:	431c      	orrs	r4, r3
 800059a:	fa20 f70c 	lsr.w	r7, r0, ip
 800059e:	fa01 f306 	lsl.w	r3, r1, r6
 80005a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80005a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80005aa:	431f      	orrs	r7, r3
 80005ac:	0c3b      	lsrs	r3, r7, #16
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fa1f f884 	uxth.w	r8, r4
 80005b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005be:	fb09 fa08 	mul.w	sl, r9, r8
 80005c2:	458a      	cmp	sl, r1
 80005c4:	fa02 f206 	lsl.w	r2, r2, r6
 80005c8:	fa00 f306 	lsl.w	r3, r0, r6
 80005cc:	d908      	bls.n	80005e0 <__udivmoddi4+0x220>
 80005ce:	1861      	adds	r1, r4, r1
 80005d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005d4:	d248      	bcs.n	8000668 <__udivmoddi4+0x2a8>
 80005d6:	458a      	cmp	sl, r1
 80005d8:	d946      	bls.n	8000668 <__udivmoddi4+0x2a8>
 80005da:	f1a9 0902 	sub.w	r9, r9, #2
 80005de:	4421      	add	r1, r4
 80005e0:	eba1 010a 	sub.w	r1, r1, sl
 80005e4:	b2bf      	uxth	r7, r7
 80005e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80005ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80005ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005f2:	fb00 f808 	mul.w	r8, r0, r8
 80005f6:	45b8      	cmp	r8, r7
 80005f8:	d907      	bls.n	800060a <__udivmoddi4+0x24a>
 80005fa:	19e7      	adds	r7, r4, r7
 80005fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000600:	d22e      	bcs.n	8000660 <__udivmoddi4+0x2a0>
 8000602:	45b8      	cmp	r8, r7
 8000604:	d92c      	bls.n	8000660 <__udivmoddi4+0x2a0>
 8000606:	3802      	subs	r0, #2
 8000608:	4427      	add	r7, r4
 800060a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800060e:	eba7 0708 	sub.w	r7, r7, r8
 8000612:	fba0 8902 	umull	r8, r9, r0, r2
 8000616:	454f      	cmp	r7, r9
 8000618:	46c6      	mov	lr, r8
 800061a:	4649      	mov	r1, r9
 800061c:	d31a      	bcc.n	8000654 <__udivmoddi4+0x294>
 800061e:	d017      	beq.n	8000650 <__udivmoddi4+0x290>
 8000620:	b15d      	cbz	r5, 800063a <__udivmoddi4+0x27a>
 8000622:	ebb3 020e 	subs.w	r2, r3, lr
 8000626:	eb67 0701 	sbc.w	r7, r7, r1
 800062a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800062e:	40f2      	lsrs	r2, r6
 8000630:	ea4c 0202 	orr.w	r2, ip, r2
 8000634:	40f7      	lsrs	r7, r6
 8000636:	e9c5 2700 	strd	r2, r7, [r5]
 800063a:	2600      	movs	r6, #0
 800063c:	4631      	mov	r1, r6
 800063e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e70b      	b.n	8000460 <__udivmoddi4+0xa0>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e9      	b.n	8000420 <__udivmoddi4+0x60>
 800064c:	4618      	mov	r0, r3
 800064e:	e6fd      	b.n	800044c <__udivmoddi4+0x8c>
 8000650:	4543      	cmp	r3, r8
 8000652:	d2e5      	bcs.n	8000620 <__udivmoddi4+0x260>
 8000654:	ebb8 0e02 	subs.w	lr, r8, r2
 8000658:	eb69 0104 	sbc.w	r1, r9, r4
 800065c:	3801      	subs	r0, #1
 800065e:	e7df      	b.n	8000620 <__udivmoddi4+0x260>
 8000660:	4608      	mov	r0, r1
 8000662:	e7d2      	b.n	800060a <__udivmoddi4+0x24a>
 8000664:	4660      	mov	r0, ip
 8000666:	e78d      	b.n	8000584 <__udivmoddi4+0x1c4>
 8000668:	4681      	mov	r9, r0
 800066a:	e7b9      	b.n	80005e0 <__udivmoddi4+0x220>
 800066c:	4666      	mov	r6, ip
 800066e:	e775      	b.n	800055c <__udivmoddi4+0x19c>
 8000670:	4630      	mov	r0, r6
 8000672:	e74a      	b.n	800050a <__udivmoddi4+0x14a>
 8000674:	f1ac 0c02 	sub.w	ip, ip, #2
 8000678:	4439      	add	r1, r7
 800067a:	e713      	b.n	80004a4 <__udivmoddi4+0xe4>
 800067c:	3802      	subs	r0, #2
 800067e:	443c      	add	r4, r7
 8000680:	e724      	b.n	80004cc <__udivmoddi4+0x10c>
 8000682:	bf00      	nop

08000684 <__aeabi_idiv0>:
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b08a      	sub	sp, #40	; 0x28
 800068c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800068e:	f107 031c 	add.w	r3, r7, #28
 8000692:	2200      	movs	r2, #0
 8000694:	601a      	str	r2, [r3, #0]
 8000696:	605a      	str	r2, [r3, #4]
 8000698:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800069a:	463b      	mov	r3, r7
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
 80006a0:	605a      	str	r2, [r3, #4]
 80006a2:	609a      	str	r2, [r3, #8]
 80006a4:	60da      	str	r2, [r3, #12]
 80006a6:	611a      	str	r2, [r3, #16]
 80006a8:	615a      	str	r2, [r3, #20]
 80006aa:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80006ac:	4b30      	ldr	r3, [pc, #192]	; (8000770 <MX_ADC1_Init+0xe8>)
 80006ae:	4a31      	ldr	r2, [pc, #196]	; (8000774 <MX_ADC1_Init+0xec>)
 80006b0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80006b2:	4b2f      	ldr	r3, [pc, #188]	; (8000770 <MX_ADC1_Init+0xe8>)
 80006b4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80006b8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80006ba:	4b2d      	ldr	r3, [pc, #180]	; (8000770 <MX_ADC1_Init+0xe8>)
 80006bc:	2200      	movs	r2, #0
 80006be:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006c0:	4b2b      	ldr	r3, [pc, #172]	; (8000770 <MX_ADC1_Init+0xe8>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006c6:	4b2a      	ldr	r3, [pc, #168]	; (8000770 <MX_ADC1_Init+0xe8>)
 80006c8:	2204      	movs	r2, #4
 80006ca:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006cc:	4b28      	ldr	r3, [pc, #160]	; (8000770 <MX_ADC1_Init+0xe8>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80006d2:	4b27      	ldr	r3, [pc, #156]	; (8000770 <MX_ADC1_Init+0xe8>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 80006d8:	4b25      	ldr	r3, [pc, #148]	; (8000770 <MX_ADC1_Init+0xe8>)
 80006da:	2201      	movs	r2, #1
 80006dc:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006de:	4b24      	ldr	r3, [pc, #144]	; (8000770 <MX_ADC1_Init+0xe8>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006e4:	4b22      	ldr	r3, [pc, #136]	; (8000770 <MX_ADC1_Init+0xe8>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006ea:	4b21      	ldr	r3, [pc, #132]	; (8000770 <MX_ADC1_Init+0xe8>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80006f0:	4b1f      	ldr	r3, [pc, #124]	; (8000770 <MX_ADC1_Init+0xe8>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006f6:	4b1e      	ldr	r3, [pc, #120]	; (8000770 <MX_ADC1_Init+0xe8>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80006fc:	4b1c      	ldr	r3, [pc, #112]	; (8000770 <MX_ADC1_Init+0xe8>)
 80006fe:	2200      	movs	r2, #0
 8000700:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000702:	4b1b      	ldr	r3, [pc, #108]	; (8000770 <MX_ADC1_Init+0xe8>)
 8000704:	2200      	movs	r2, #0
 8000706:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800070a:	4819      	ldr	r0, [pc, #100]	; (8000770 <MX_ADC1_Init+0xe8>)
 800070c:	f004 fcae 	bl	800506c <HAL_ADC_Init>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000716:	f001 fb77 	bl	8001e08 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800071a:	2300      	movs	r3, #0
 800071c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800071e:	f107 031c 	add.w	r3, r7, #28
 8000722:	4619      	mov	r1, r3
 8000724:	4812      	ldr	r0, [pc, #72]	; (8000770 <MX_ADC1_Init+0xe8>)
 8000726:	f005 fac1 	bl	8005cac <HAL_ADCEx_MultiModeConfigChannel>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000730:	f001 fb6a 	bl	8001e08 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000734:	4b10      	ldr	r3, [pc, #64]	; (8000778 <MX_ADC1_Init+0xf0>)
 8000736:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000738:	2306      	movs	r3, #6
 800073a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800073c:	2300      	movs	r3, #0
 800073e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000740:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000744:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000746:	2304      	movs	r3, #4
 8000748:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800074a:	2300      	movs	r3, #0
 800074c:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800074e:	2300      	movs	r3, #0
 8000750:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000752:	463b      	mov	r3, r7
 8000754:	4619      	mov	r1, r3
 8000756:	4806      	ldr	r0, [pc, #24]	; (8000770 <MX_ADC1_Init+0xe8>)
 8000758:	f004 fe28 	bl	80053ac <HAL_ADC_ConfigChannel>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000762:	f001 fb51 	bl	8001e08 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000766:	bf00      	nop
 8000768:	3728      	adds	r7, #40	; 0x28
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	24004c38 	.word	0x24004c38
 8000774:	40022000 	.word	0x40022000
 8000778:	1d500080 	.word	0x1d500080

0800077c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b088      	sub	sp, #32
 8000780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000782:	1d3b      	adds	r3, r7, #4
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
 8000788:	605a      	str	r2, [r3, #4]
 800078a:	609a      	str	r2, [r3, #8]
 800078c:	60da      	str	r2, [r3, #12]
 800078e:	611a      	str	r2, [r3, #16]
 8000790:	615a      	str	r2, [r3, #20]
 8000792:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8000794:	4b29      	ldr	r3, [pc, #164]	; (800083c <MX_ADC2_Init+0xc0>)
 8000796:	4a2a      	ldr	r2, [pc, #168]	; (8000840 <MX_ADC2_Init+0xc4>)
 8000798:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800079a:	4b28      	ldr	r3, [pc, #160]	; (800083c <MX_ADC2_Init+0xc0>)
 800079c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80007a0:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 80007a2:	4b26      	ldr	r3, [pc, #152]	; (800083c <MX_ADC2_Init+0xc0>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007a8:	4b24      	ldr	r3, [pc, #144]	; (800083c <MX_ADC2_Init+0xc0>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007ae:	4b23      	ldr	r3, [pc, #140]	; (800083c <MX_ADC2_Init+0xc0>)
 80007b0:	2204      	movs	r2, #4
 80007b2:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80007b4:	4b21      	ldr	r3, [pc, #132]	; (800083c <MX_ADC2_Init+0xc0>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80007ba:	4b20      	ldr	r3, [pc, #128]	; (800083c <MX_ADC2_Init+0xc0>)
 80007bc:	2200      	movs	r2, #0
 80007be:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 80007c0:	4b1e      	ldr	r3, [pc, #120]	; (800083c <MX_ADC2_Init+0xc0>)
 80007c2:	2201      	movs	r2, #1
 80007c4:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80007c6:	4b1d      	ldr	r3, [pc, #116]	; (800083c <MX_ADC2_Init+0xc0>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007cc:	4b1b      	ldr	r3, [pc, #108]	; (800083c <MX_ADC2_Init+0xc0>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	625a      	str	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007d2:	4b1a      	ldr	r3, [pc, #104]	; (800083c <MX_ADC2_Init+0xc0>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80007d8:	4b18      	ldr	r3, [pc, #96]	; (800083c <MX_ADC2_Init+0xc0>)
 80007da:	2200      	movs	r2, #0
 80007dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007de:	4b17      	ldr	r3, [pc, #92]	; (800083c <MX_ADC2_Init+0xc0>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80007e4:	4b15      	ldr	r3, [pc, #84]	; (800083c <MX_ADC2_Init+0xc0>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80007ea:	4b14      	ldr	r3, [pc, #80]	; (800083c <MX_ADC2_Init+0xc0>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80007f2:	4812      	ldr	r0, [pc, #72]	; (800083c <MX_ADC2_Init+0xc0>)
 80007f4:	f004 fc3a 	bl	800506c <HAL_ADC_Init>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 80007fe:	f001 fb03 	bl	8001e08 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000802:	4b10      	ldr	r3, [pc, #64]	; (8000844 <MX_ADC2_Init+0xc8>)
 8000804:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000806:	2306      	movs	r3, #6
 8000808:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800080a:	2300      	movs	r3, #0
 800080c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800080e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000812:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000814:	2304      	movs	r3, #4
 8000816:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000818:	2300      	movs	r3, #0
 800081a:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800081c:	2300      	movs	r3, #0
 800081e:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000820:	1d3b      	adds	r3, r7, #4
 8000822:	4619      	mov	r1, r3
 8000824:	4805      	ldr	r0, [pc, #20]	; (800083c <MX_ADC2_Init+0xc0>)
 8000826:	f004 fdc1 	bl	80053ac <HAL_ADC_ConfigChannel>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_ADC2_Init+0xb8>
  {
    Error_Handler();
 8000830:	f001 faea 	bl	8001e08 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000834:	bf00      	nop
 8000836:	3720      	adds	r7, #32
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	24004bd0 	.word	0x24004bd0
 8000840:	40022100 	.word	0x40022100
 8000844:	0c900008 	.word	0x0c900008

08000848 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b088      	sub	sp, #32
 800084c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800084e:	1d3b      	adds	r3, r7, #4
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
 8000854:	605a      	str	r2, [r3, #4]
 8000856:	609a      	str	r2, [r3, #8]
 8000858:	60da      	str	r2, [r3, #12]
 800085a:	611a      	str	r2, [r3, #16]
 800085c:	615a      	str	r2, [r3, #20]
 800085e:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 8000860:	4b29      	ldr	r3, [pc, #164]	; (8000908 <MX_ADC3_Init+0xc0>)
 8000862:	4a2a      	ldr	r2, [pc, #168]	; (800090c <MX_ADC3_Init+0xc4>)
 8000864:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000866:	4b28      	ldr	r3, [pc, #160]	; (8000908 <MX_ADC3_Init+0xc0>)
 8000868:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800086c:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 800086e:	4b26      	ldr	r3, [pc, #152]	; (8000908 <MX_ADC3_Init+0xc0>)
 8000870:	2200      	movs	r2, #0
 8000872:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000874:	4b24      	ldr	r3, [pc, #144]	; (8000908 <MX_ADC3_Init+0xc0>)
 8000876:	2200      	movs	r2, #0
 8000878:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800087a:	4b23      	ldr	r3, [pc, #140]	; (8000908 <MX_ADC3_Init+0xc0>)
 800087c:	2204      	movs	r2, #4
 800087e:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000880:	4b21      	ldr	r3, [pc, #132]	; (8000908 <MX_ADC3_Init+0xc0>)
 8000882:	2200      	movs	r2, #0
 8000884:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000886:	4b20      	ldr	r3, [pc, #128]	; (8000908 <MX_ADC3_Init+0xc0>)
 8000888:	2200      	movs	r2, #0
 800088a:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 800088c:	4b1e      	ldr	r3, [pc, #120]	; (8000908 <MX_ADC3_Init+0xc0>)
 800088e:	2201      	movs	r2, #1
 8000890:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000892:	4b1d      	ldr	r3, [pc, #116]	; (8000908 <MX_ADC3_Init+0xc0>)
 8000894:	2200      	movs	r2, #0
 8000896:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000898:	4b1b      	ldr	r3, [pc, #108]	; (8000908 <MX_ADC3_Init+0xc0>)
 800089a:	2200      	movs	r2, #0
 800089c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800089e:	4b1a      	ldr	r3, [pc, #104]	; (8000908 <MX_ADC3_Init+0xc0>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80008a4:	4b18      	ldr	r3, [pc, #96]	; (8000908 <MX_ADC3_Init+0xc0>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80008aa:	4b17      	ldr	r3, [pc, #92]	; (8000908 <MX_ADC3_Init+0xc0>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80008b0:	4b15      	ldr	r3, [pc, #84]	; (8000908 <MX_ADC3_Init+0xc0>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 80008b6:	4b14      	ldr	r3, [pc, #80]	; (8000908 <MX_ADC3_Init+0xc0>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80008be:	4812      	ldr	r0, [pc, #72]	; (8000908 <MX_ADC3_Init+0xc0>)
 80008c0:	f004 fbd4 	bl	800506c <HAL_ADC_Init>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_ADC3_Init+0x86>
  {
    Error_Handler();
 80008ca:	f001 fa9d 	bl	8001e08 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80008ce:	4b10      	ldr	r3, [pc, #64]	; (8000910 <MX_ADC3_Init+0xc8>)
 80008d0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008d2:	2306      	movs	r3, #6
 80008d4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80008d6:	2300      	movs	r3, #0
 80008d8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80008da:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80008de:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80008e0:	2304      	movs	r3, #4
 80008e2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80008e4:	2300      	movs	r3, #0
 80008e6:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80008e8:	2300      	movs	r3, #0
 80008ea:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80008ec:	1d3b      	adds	r3, r7, #4
 80008ee:	4619      	mov	r1, r3
 80008f0:	4805      	ldr	r0, [pc, #20]	; (8000908 <MX_ADC3_Init+0xc0>)
 80008f2:	f004 fd5b 	bl	80053ac <HAL_ADC_ConfigChannel>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <MX_ADC3_Init+0xb8>
  {
    Error_Handler();
 80008fc:	f001 fa84 	bl	8001e08 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000900:	bf00      	nop
 8000902:	3720      	adds	r7, #32
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	24004c9c 	.word	0x24004c9c
 800090c:	58026000 	.word	0x58026000
 8000910:	2e300800 	.word	0x2e300800

08000914 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b090      	sub	sp, #64	; 0x40
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
 8000924:	605a      	str	r2, [r3, #4]
 8000926:	609a      	str	r2, [r3, #8]
 8000928:	60da      	str	r2, [r3, #12]
 800092a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a6f      	ldr	r2, [pc, #444]	; (8000af0 <HAL_ADC_MspInit+0x1dc>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d133      	bne.n	800099e <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000936:	4b6f      	ldr	r3, [pc, #444]	; (8000af4 <HAL_ADC_MspInit+0x1e0>)
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	3301      	adds	r3, #1
 800093c:	4a6d      	ldr	r2, [pc, #436]	; (8000af4 <HAL_ADC_MspInit+0x1e0>)
 800093e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000940:	4b6c      	ldr	r3, [pc, #432]	; (8000af4 <HAL_ADC_MspInit+0x1e0>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2b01      	cmp	r3, #1
 8000946:	d10e      	bne.n	8000966 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000948:	4b6b      	ldr	r3, [pc, #428]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 800094a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800094e:	4a6a      	ldr	r2, [pc, #424]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 8000950:	f043 0320 	orr.w	r3, r3, #32
 8000954:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000958:	4b67      	ldr	r3, [pc, #412]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 800095a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800095e:	f003 0320 	and.w	r3, r3, #32
 8000962:	62bb      	str	r3, [r7, #40]	; 0x28
 8000964:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000966:	4b64      	ldr	r3, [pc, #400]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 8000968:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800096c:	4a62      	ldr	r2, [pc, #392]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 800096e:	f043 0301 	orr.w	r3, r3, #1
 8000972:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000976:	4b60      	ldr	r3, [pc, #384]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 8000978:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800097c:	f003 0301 	and.w	r3, r3, #1
 8000980:	627b      	str	r3, [r7, #36]	; 0x24
 8000982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_INP7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000984:	2380      	movs	r3, #128	; 0x80
 8000986:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000988:	2303      	movs	r3, #3
 800098a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000990:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000994:	4619      	mov	r1, r3
 8000996:	4859      	ldr	r0, [pc, #356]	; (8000afc <HAL_ADC_MspInit+0x1e8>)
 8000998:	f006 f9fa 	bl	8006d90 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800099c:	e0a3      	b.n	8000ae6 <HAL_ADC_MspInit+0x1d2>
  else if(adcHandle->Instance==ADC2)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	4a57      	ldr	r2, [pc, #348]	; (8000b00 <HAL_ADC_MspInit+0x1ec>)
 80009a4:	4293      	cmp	r3, r2
 80009a6:	d169      	bne.n	8000a7c <HAL_ADC_MspInit+0x168>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80009a8:	4b52      	ldr	r3, [pc, #328]	; (8000af4 <HAL_ADC_MspInit+0x1e0>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	3301      	adds	r3, #1
 80009ae:	4a51      	ldr	r2, [pc, #324]	; (8000af4 <HAL_ADC_MspInit+0x1e0>)
 80009b0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80009b2:	4b50      	ldr	r3, [pc, #320]	; (8000af4 <HAL_ADC_MspInit+0x1e0>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	2b01      	cmp	r3, #1
 80009b8:	d10e      	bne.n	80009d8 <HAL_ADC_MspInit+0xc4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80009ba:	4b4f      	ldr	r3, [pc, #316]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 80009bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80009c0:	4a4d      	ldr	r2, [pc, #308]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 80009c2:	f043 0320 	orr.w	r3, r3, #32
 80009c6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80009ca:	4b4b      	ldr	r3, [pc, #300]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 80009cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80009d0:	f003 0320 	and.w	r3, r3, #32
 80009d4:	623b      	str	r3, [r7, #32]
 80009d6:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d8:	4b47      	ldr	r3, [pc, #284]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 80009da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009de:	4a46      	ldr	r2, [pc, #280]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 80009e0:	f043 0301 	orr.w	r3, r3, #1
 80009e4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009e8:	4b43      	ldr	r3, [pc, #268]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 80009ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	61fb      	str	r3, [r7, #28]
 80009f4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009f6:	4b40      	ldr	r3, [pc, #256]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 80009f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009fc:	4a3e      	ldr	r2, [pc, #248]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 80009fe:	f043 0304 	orr.w	r3, r3, #4
 8000a02:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a06:	4b3c      	ldr	r3, [pc, #240]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 8000a08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a0c:	f003 0304 	and.w	r3, r3, #4
 8000a10:	61bb      	str	r3, [r7, #24]
 8000a12:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a14:	4b38      	ldr	r3, [pc, #224]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 8000a16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a1a:	4a37      	ldr	r2, [pc, #220]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 8000a1c:	f043 0302 	orr.w	r3, r3, #2
 8000a20:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a24:	4b34      	ldr	r3, [pc, #208]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 8000a26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a2a:	f003 0302 	and.w	r3, r3, #2
 8000a2e:	617b      	str	r3, [r7, #20]
 8000a30:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000a32:	2340      	movs	r3, #64	; 0x40
 8000a34:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a36:	2303      	movs	r3, #3
 8000a38:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a3e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a42:	4619      	mov	r1, r3
 8000a44:	482d      	ldr	r0, [pc, #180]	; (8000afc <HAL_ADC_MspInit+0x1e8>)
 8000a46:	f006 f9a3 	bl	8006d90 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000a4a:	2310      	movs	r3, #16
 8000a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a4e:	2303      	movs	r3, #3
 8000a50:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	2300      	movs	r3, #0
 8000a54:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a56:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4829      	ldr	r0, [pc, #164]	; (8000b04 <HAL_ADC_MspInit+0x1f0>)
 8000a5e:	f006 f997 	bl	8006d90 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000a62:	2302      	movs	r3, #2
 8000a64:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a66:	2303      	movs	r3, #3
 8000a68:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a6e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a72:	4619      	mov	r1, r3
 8000a74:	4824      	ldr	r0, [pc, #144]	; (8000b08 <HAL_ADC_MspInit+0x1f4>)
 8000a76:	f006 f98b 	bl	8006d90 <HAL_GPIO_Init>
}
 8000a7a:	e034      	b.n	8000ae6 <HAL_ADC_MspInit+0x1d2>
  else if(adcHandle->Instance==ADC3)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a22      	ldr	r2, [pc, #136]	; (8000b0c <HAL_ADC_MspInit+0x1f8>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d12f      	bne.n	8000ae6 <HAL_ADC_MspInit+0x1d2>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000a86:	4b1c      	ldr	r3, [pc, #112]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 8000a88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a8c:	4a1a      	ldr	r2, [pc, #104]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 8000a8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000a92:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a96:	4b18      	ldr	r3, [pc, #96]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 8000a98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a9c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000aa0:	613b      	str	r3, [r7, #16]
 8000aa2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aa4:	4b14      	ldr	r3, [pc, #80]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 8000aa6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aaa:	4a13      	ldr	r2, [pc, #76]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 8000aac:	f043 0304 	orr.w	r3, r3, #4
 8000ab0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ab4:	4b10      	ldr	r3, [pc, #64]	; (8000af8 <HAL_ADC_MspInit+0x1e4>)
 8000ab6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aba:	f003 0304 	and.w	r3, r3, #4
 8000abe:	60fb      	str	r3, [r7, #12]
 8000ac0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ac6:	2303      	movs	r3, #3
 8000ac8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aca:	2300      	movs	r3, #0
 8000acc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ace:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	480b      	ldr	r0, [pc, #44]	; (8000b04 <HAL_ADC_MspInit+0x1f0>)
 8000ad6:	f006 f95b 	bl	8006d90 <HAL_GPIO_Init>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8000ada:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8000ade:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000ae2:	f004 f921 	bl	8004d28 <HAL_SYSCFG_AnalogSwitchConfig>
}
 8000ae6:	bf00      	nop
 8000ae8:	3740      	adds	r7, #64	; 0x40
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40022000 	.word	0x40022000
 8000af4:	24000448 	.word	0x24000448
 8000af8:	58024400 	.word	0x58024400
 8000afc:	58020000 	.word	0x58020000
 8000b00:	40022100 	.word	0x40022100
 8000b04:	58020800 	.word	0x58020800
 8000b08:	58020400 	.word	0x58020400
 8000b0c:	58026000 	.word	0x58026000

08000b10 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b08a      	sub	sp, #40	; 0x28
 8000b14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000b16:	1d3b      	adds	r3, r7, #4
 8000b18:	2224      	movs	r2, #36	; 0x24
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f014 fc22 	bl	8015366 <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000b22:	4b17      	ldr	r3, [pc, #92]	; (8000b80 <MX_DAC1_Init+0x70>)
 8000b24:	4a17      	ldr	r2, [pc, #92]	; (8000b84 <MX_DAC1_Init+0x74>)
 8000b26:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000b28:	4815      	ldr	r0, [pc, #84]	; (8000b80 <MX_DAC1_Init+0x70>)
 8000b2a:	f005 fa7d 	bl	8006028 <HAL_DAC_Init>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000b34:	f001 f968 	bl	8001e08 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000b40:	2300      	movs	r3, #0
 8000b42:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 8000b44:	2302      	movs	r3, #2
 8000b46:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000b4c:	1d3b      	adds	r3, r7, #4
 8000b4e:	2200      	movs	r2, #0
 8000b50:	4619      	mov	r1, r3
 8000b52:	480b      	ldr	r0, [pc, #44]	; (8000b80 <MX_DAC1_Init+0x70>)
 8000b54:	f005 fa8a 	bl	800606c <HAL_DAC_ConfigChannel>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000b5e:	f001 f953 	bl	8001e08 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000b62:	1d3b      	adds	r3, r7, #4
 8000b64:	2210      	movs	r2, #16
 8000b66:	4619      	mov	r1, r3
 8000b68:	4805      	ldr	r0, [pc, #20]	; (8000b80 <MX_DAC1_Init+0x70>)
 8000b6a:	f005 fa7f 	bl	800606c <HAL_DAC_ConfigChannel>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_DAC1_Init+0x68>
  {
    Error_Handler();
 8000b74:	f001 f948 	bl	8001e08 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000b78:	bf00      	nop
 8000b7a:	3728      	adds	r7, #40	; 0x28
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	24004d48 	.word	0x24004d48
 8000b84:	40007400 	.word	0x40007400

08000b88 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b08a      	sub	sp, #40	; 0x28
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b90:	f107 0314 	add.w	r3, r7, #20
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
 8000b98:	605a      	str	r2, [r3, #4]
 8000b9a:	609a      	str	r2, [r3, #8]
 8000b9c:	60da      	str	r2, [r3, #12]
 8000b9e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a18      	ldr	r2, [pc, #96]	; (8000c08 <HAL_DAC_MspInit+0x80>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d129      	bne.n	8000bfe <HAL_DAC_MspInit+0x76>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8000baa:	4b18      	ldr	r3, [pc, #96]	; (8000c0c <HAL_DAC_MspInit+0x84>)
 8000bac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000bb0:	4a16      	ldr	r2, [pc, #88]	; (8000c0c <HAL_DAC_MspInit+0x84>)
 8000bb2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000bb6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000bba:	4b14      	ldr	r3, [pc, #80]	; (8000c0c <HAL_DAC_MspInit+0x84>)
 8000bbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000bc0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000bc4:	613b      	str	r3, [r7, #16]
 8000bc6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc8:	4b10      	ldr	r3, [pc, #64]	; (8000c0c <HAL_DAC_MspInit+0x84>)
 8000bca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bce:	4a0f      	ldr	r2, [pc, #60]	; (8000c0c <HAL_DAC_MspInit+0x84>)
 8000bd0:	f043 0301 	orr.w	r3, r3, #1
 8000bd4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000bd8:	4b0c      	ldr	r3, [pc, #48]	; (8000c0c <HAL_DAC_MspInit+0x84>)
 8000bda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bde:	f003 0301 	and.w	r3, r3, #1
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000be6:	2330      	movs	r3, #48	; 0x30
 8000be8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bea:	2303      	movs	r3, #3
 8000bec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf2:	f107 0314 	add.w	r3, r7, #20
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4805      	ldr	r0, [pc, #20]	; (8000c10 <HAL_DAC_MspInit+0x88>)
 8000bfa:	f006 f8c9 	bl	8006d90 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8000bfe:	bf00      	nop
 8000c00:	3728      	adds	r7, #40	; 0x28
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	40007400 	.word	0x40007400
 8000c0c:	58024400 	.word	0x58024400
 8000c10:	58020000 	.word	0x58020000

08000c14 <RTC_CalendarShow>:

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */

static void RTC_CalendarShow(RTC_DateTypeDef *sdatestructureget,RTC_TimeTypeDef *stimestructureget)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	6039      	str	r1, [r7, #0]
   /* Both time and date must be obtained or RTC cannot be read next time */
  /* Get the RTC current Time */
  HAL_RTC_GetTime(&hrtc, stimestructureget, RTC_FORMAT_BIN);
 8000c1e:	2200      	movs	r2, #0
 8000c20:	6839      	ldr	r1, [r7, #0]
 8000c22:	4806      	ldr	r0, [pc, #24]	; (8000c3c <RTC_CalendarShow+0x28>)
 8000c24:	f00a fec0 	bl	800b9a8 <HAL_RTC_GetTime>
  /* Get the RTC current Date */
  HAL_RTC_GetDate(&hrtc, sdatestructureget, RTC_FORMAT_BIN);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	6879      	ldr	r1, [r7, #4]
 8000c2c:	4803      	ldr	r0, [pc, #12]	; (8000c3c <RTC_CalendarShow+0x28>)
 8000c2e:	f00a ff17 	bl	800ba60 <HAL_RTC_GetDate>
}
 8000c32:	bf00      	nop
 8000c34:	3708      	adds	r7, #8
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	24004e24 	.word	0x24004e24

08000c40 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000c40:	b480      	push	{r7}
 8000c42:	b085      	sub	sp, #20
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	60f8      	str	r0, [r7, #12]
 8000c48:	60b9      	str	r1, [r7, #8]
 8000c4a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	4a07      	ldr	r2, [pc, #28]	; (8000c6c <vApplicationGetIdleTaskMemory+0x2c>)
 8000c50:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000c52:	68bb      	ldr	r3, [r7, #8]
 8000c54:	4a06      	ldr	r2, [pc, #24]	; (8000c70 <vApplicationGetIdleTaskMemory+0x30>)
 8000c56:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2280      	movs	r2, #128	; 0x80
 8000c5c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000c5e:	bf00      	nop
 8000c60:	3714      	adds	r7, #20
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	2400044c 	.word	0x2400044c
 8000c70:	24000500 	.word	0x24000500

08000c74 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000c74:	b5b0      	push	{r4, r5, r7, lr}
 8000c76:	b0b8      	sub	sp, #224	; 0xe0
 8000c78:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000c7a:	4b4d      	ldr	r3, [pc, #308]	; (8000db0 <MX_FREERTOS_Init+0x13c>)
 8000c7c:	f107 04c4 	add.w	r4, r7, #196	; 0xc4
 8000c80:	461d      	mov	r5, r3
 8000c82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c86:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000c8e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000c92:	2100      	movs	r1, #0
 8000c94:	4618      	mov	r0, r3
 8000c96:	f012 f997 	bl	8012fc8 <osThreadCreate>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	4a45      	ldr	r2, [pc, #276]	; (8000db4 <MX_FREERTOS_Init+0x140>)
 8000c9e:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityNormal, 0, 256);
 8000ca0:	4b45      	ldr	r3, [pc, #276]	; (8000db8 <MX_FREERTOS_Init+0x144>)
 8000ca2:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 8000ca6:	461d      	mov	r5, r3
 8000ca8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000caa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cb0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 8000cb4:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f012 f984 	bl	8012fc8 <osThreadCreate>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	4a3e      	ldr	r2, [pc, #248]	; (8000dbc <MX_FREERTOS_Init+0x148>)
 8000cc4:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityNormal, 0, 128);
 8000cc6:	4b3e      	ldr	r3, [pc, #248]	; (8000dc0 <MX_FREERTOS_Init+0x14c>)
 8000cc8:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 8000ccc:	461d      	mov	r5, r3
 8000cce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cd0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cd2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cd6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 8000cda:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000cde:	2100      	movs	r1, #0
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f012 f971 	bl	8012fc8 <osThreadCreate>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	4a36      	ldr	r2, [pc, #216]	; (8000dc4 <MX_FREERTOS_Init+0x150>)
 8000cea:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask04 */
  osThreadDef(myTask04, StartTask04, osPriorityNormal, 0, 128);
 8000cec:	4b36      	ldr	r3, [pc, #216]	; (8000dc8 <MX_FREERTOS_Init+0x154>)
 8000cee:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8000cf2:	461d      	mov	r5, r3
 8000cf4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cf6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cf8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cfc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask04Handle = osThreadCreate(osThread(myTask04), NULL);
 8000d00:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000d04:	2100      	movs	r1, #0
 8000d06:	4618      	mov	r0, r3
 8000d08:	f012 f95e 	bl	8012fc8 <osThreadCreate>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	4a2f      	ldr	r2, [pc, #188]	; (8000dcc <MX_FREERTOS_Init+0x158>)
 8000d10:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask05 */
  osThreadDef(myTask05, StartTask05, osPriorityNormal, 0, 128);
 8000d12:	4b2f      	ldr	r3, [pc, #188]	; (8000dd0 <MX_FREERTOS_Init+0x15c>)
 8000d14:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000d18:	461d      	mov	r5, r3
 8000d1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d1e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d22:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask05Handle = osThreadCreate(osThread(myTask05), NULL);
 8000d26:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f012 f94b 	bl	8012fc8 <osThreadCreate>
 8000d32:	4603      	mov	r3, r0
 8000d34:	4a27      	ldr	r2, [pc, #156]	; (8000dd4 <MX_FREERTOS_Init+0x160>)
 8000d36:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask06 */
  osThreadDef(myTask06, StartTask06, osPriorityNormal, 0, 128);
 8000d38:	4b27      	ldr	r3, [pc, #156]	; (8000dd8 <MX_FREERTOS_Init+0x164>)
 8000d3a:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000d3e:	461d      	mov	r5, r3
 8000d40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d44:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d48:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask06Handle = osThreadCreate(osThread(myTask06), NULL);
 8000d4c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000d50:	2100      	movs	r1, #0
 8000d52:	4618      	mov	r0, r3
 8000d54:	f012 f938 	bl	8012fc8 <osThreadCreate>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	4a20      	ldr	r2, [pc, #128]	; (8000ddc <MX_FREERTOS_Init+0x168>)
 8000d5c:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask07 */
  osThreadDef(myTask07, StartTask07, osPriorityNormal, 0, 128);
 8000d5e:	4b20      	ldr	r3, [pc, #128]	; (8000de0 <MX_FREERTOS_Init+0x16c>)
 8000d60:	f107 041c 	add.w	r4, r7, #28
 8000d64:	461d      	mov	r5, r3
 8000d66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d6a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask07Handle = osThreadCreate(osThread(myTask07), NULL);
 8000d72:	f107 031c 	add.w	r3, r7, #28
 8000d76:	2100      	movs	r1, #0
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f012 f925 	bl	8012fc8 <osThreadCreate>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	4a18      	ldr	r2, [pc, #96]	; (8000de4 <MX_FREERTOS_Init+0x170>)
 8000d82:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask08 */
  osThreadDef(myTask08, StartTask08, osPriorityNormal, 0, 128);
 8000d84:	4b18      	ldr	r3, [pc, #96]	; (8000de8 <MX_FREERTOS_Init+0x174>)
 8000d86:	463c      	mov	r4, r7
 8000d88:	461d      	mov	r5, r3
 8000d8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d8e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d92:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask08Handle = osThreadCreate(osThread(myTask08), NULL);
 8000d96:	463b      	mov	r3, r7
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f012 f914 	bl	8012fc8 <osThreadCreate>
 8000da0:	4603      	mov	r3, r0
 8000da2:	4a12      	ldr	r2, [pc, #72]	; (8000dec <MX_FREERTOS_Init+0x178>)
 8000da4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000da6:	bf00      	nop
 8000da8:	37e0      	adds	r7, #224	; 0xe0
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bdb0      	pop	{r4, r5, r7, pc}
 8000dae:	bf00      	nop
 8000db0:	080180c8 	.word	0x080180c8
 8000db4:	24004d64 	.word	0x24004d64
 8000db8:	080180e4 	.word	0x080180e4
 8000dbc:	24004dcc 	.word	0x24004dcc
 8000dc0:	08018100 	.word	0x08018100
 8000dc4:	24004de8 	.word	0x24004de8
 8000dc8:	0801811c 	.word	0x0801811c
 8000dcc:	24004d78 	.word	0x24004d78
 8000dd0:	08018138 	.word	0x08018138
 8000dd4:	24004d74 	.word	0x24004d74
 8000dd8:	08018154 	.word	0x08018154
 8000ddc:	24004e0c 	.word	0x24004e0c
 8000de0:	08018170 	.word	0x08018170
 8000de4:	24004dec 	.word	0x24004dec
 8000de8:	0801818c 	.word	0x0801818c
 8000dec:	24004d7c 	.word	0x24004d7c

08000df0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000df8:	f013 fc60 	bl	80146bc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
		 HAL_GPIO_TogglePin( GPIOB, GPIO_PIN_12);
 8000dfc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e00:	4805      	ldr	r0, [pc, #20]	; (8000e18 <StartDefaultTask+0x28>)
 8000e02:	f006 f9a6 	bl	8007152 <HAL_GPIO_TogglePin>
		 HAL_GPIO_TogglePin( GPIOE, GPIO_PIN_3);
 8000e06:	2108      	movs	r1, #8
 8000e08:	4804      	ldr	r0, [pc, #16]	; (8000e1c <StartDefaultTask+0x2c>)
 8000e0a:	f006 f9a2 	bl	8007152 <HAL_GPIO_TogglePin>


	//	 HAL_UART_Transmit(&huart4, GUI_sum_mode,sizeof(GUI_sum_mode), 100);

    osDelay(50);
 8000e0e:	2032      	movs	r0, #50	; 0x32
 8000e10:	f012 f926 	bl	8013060 <osDelay>
		 HAL_GPIO_TogglePin( GPIOB, GPIO_PIN_12);
 8000e14:	e7f2      	b.n	8000dfc <StartDefaultTask+0xc>
 8000e16:	bf00      	nop
 8000e18:	58020400 	.word	0x58020400
 8000e1c:	58021000 	.word	0x58021000

08000e20 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
	uint16_t Dwin_mess;

	while (1)
	{

		if (Rx_recv)   //DWIN string is get completely
 8000e28:	4bc8      	ldr	r3, [pc, #800]	; (800114c <StartTask02+0x32c>)
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	f000 827f 	beq.w	8001330 <StartTask02+0x510>
		{
			Rx_recv = 0;   //confirmed Rx_rec
 8000e32:	4bc6      	ldr	r3, [pc, #792]	; (800114c <StartTask02+0x32c>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	701a      	strb	r2, [r3, #0]
			GUI_boot = true;
 8000e38:	4bc5      	ldr	r3, [pc, #788]	; (8001150 <StartTask02+0x330>)
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	701a      	strb	r2, [r3, #0]

			Dwin_mess = (Rx1_Buffer[4] << 8) + Rx1_Buffer[5];
 8000e3e:	4bc5      	ldr	r3, [pc, #788]	; (8001154 <StartTask02+0x334>)
 8000e40:	791b      	ldrb	r3, [r3, #4]
 8000e42:	b29b      	uxth	r3, r3
 8000e44:	021b      	lsls	r3, r3, #8
 8000e46:	b29a      	uxth	r2, r3
 8000e48:	4bc2      	ldr	r3, [pc, #776]	; (8001154 <StartTask02+0x334>)
 8000e4a:	795b      	ldrb	r3, [r3, #5]
 8000e4c:	b29b      	uxth	r3, r3
 8000e4e:	4413      	add	r3, r2
 8000e50:	81bb      	strh	r3, [r7, #12]

			switch (Dwin_mess)
 8000e52:	89bb      	ldrh	r3, [r7, #12]
 8000e54:	f241 6215 	movw	r2, #5653	; 0x1615
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	f300 826e 	bgt.w	800133a <StartTask02+0x51a>
 8000e5e:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 8000e62:	da64      	bge.n	8000f2e <StartTask02+0x10e>
 8000e64:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8000e68:	f000 809f 	beq.w	8000faa <StartTask02+0x18a>
 8000e6c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8000e70:	f300 8263 	bgt.w	800133a <StartTask02+0x51a>
 8000e74:	f241 3245 	movw	r2, #4933	; 0x1345
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	f000 8189 	beq.w	8001190 <StartTask02+0x370>
 8000e7e:	f241 3245 	movw	r2, #4933	; 0x1345
 8000e82:	4293      	cmp	r3, r2
 8000e84:	f300 8259 	bgt.w	800133a <StartTask02+0x51a>
 8000e88:	f5b3 5f9a 	cmp.w	r3, #4928	; 0x1340
 8000e8c:	f000 811c 	beq.w	80010c8 <StartTask02+0x2a8>
 8000e90:	f5b3 5f9a 	cmp.w	r3, #4928	; 0x1340
 8000e94:	f300 8251 	bgt.w	800133a <StartTask02+0x51a>
 8000e98:	f241 3205 	movw	r2, #4869	; 0x1305
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	f000 8197 	beq.w	80011d0 <StartTask02+0x3b0>
 8000ea2:	f241 3205 	movw	r2, #4869	; 0x1305
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	f300 8247 	bgt.w	800133a <StartTask02+0x51a>
 8000eac:	f5b3 5f98 	cmp.w	r3, #4864	; 0x1300
 8000eb0:	f000 8184 	beq.w	80011bc <StartTask02+0x39c>
 8000eb4:	f5b3 5f98 	cmp.w	r3, #4864	; 0x1300
 8000eb8:	f300 823f 	bgt.w	800133a <StartTask02+0x51a>
 8000ebc:	f241 2298 	movw	r2, #4760	; 0x1298
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	f000 80d3 	beq.w	800106c <StartTask02+0x24c>
 8000ec6:	f241 2298 	movw	r2, #4760	; 0x1298
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	f300 8235 	bgt.w	800133a <StartTask02+0x51a>
 8000ed0:	f241 2296 	movw	r2, #4758	; 0x1296
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	f000 809b 	beq.w	8001010 <StartTask02+0x1f0>
 8000eda:	f241 2296 	movw	r2, #4758	; 0x1296
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	f300 822b 	bgt.w	800133a <StartTask02+0x51a>
 8000ee4:	f5b3 5f94 	cmp.w	r3, #4736	; 0x1280
 8000ee8:	f000 81a1 	beq.w	800122e <StartTask02+0x40e>
 8000eec:	f5b3 5f94 	cmp.w	r3, #4736	; 0x1280
 8000ef0:	f300 8223 	bgt.w	800133a <StartTask02+0x51a>
 8000ef4:	f5b3 5f93 	cmp.w	r3, #4704	; 0x1260
 8000ef8:	f000 818e 	beq.w	8001218 <StartTask02+0x3f8>
 8000efc:	f5b3 5f93 	cmp.w	r3, #4704	; 0x1260
 8000f00:	f300 821b 	bgt.w	800133a <StartTask02+0x51a>
 8000f04:	f241 2250 	movw	r2, #4688	; 0x1250
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d07d      	beq.n	8001008 <StartTask02+0x1e8>
 8000f0c:	f241 2250 	movw	r2, #4688	; 0x1250
 8000f10:	4293      	cmp	r3, r2
 8000f12:	f300 8212 	bgt.w	800133a <StartTask02+0x51a>
 8000f16:	f5b3 5f92 	cmp.w	r3, #4672	; 0x1240
 8000f1a:	d071      	beq.n	8001000 <StartTask02+0x1e0>
 8000f1c:	f5b3 5f92 	cmp.w	r3, #4672	; 0x1240
 8000f20:	f300 820b 	bgt.w	800133a <StartTask02+0x51a>
 8000f24:	2b0f      	cmp	r3, #15
 8000f26:	d037      	beq.n	8000f98 <StartTask02+0x178>
 8000f28:	2b14      	cmp	r3, #20
 8000f2a:	d039      	beq.n	8000fa0 <StartTask02+0x180>
 8000f2c:	e205      	b.n	800133a <StartTask02+0x51a>
 8000f2e:	f5a3 53b0 	sub.w	r3, r3, #5632	; 0x1600
 8000f32:	2b15      	cmp	r3, #21
 8000f34:	f200 8201 	bhi.w	800133a <StartTask02+0x51a>
 8000f38:	a201      	add	r2, pc, #4	; (adr r2, 8000f40 <StartTask02+0x120>)
 8000f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f3e:	bf00      	nop
 8000f40:	0800133b 	.word	0x0800133b
 8000f44:	0800133b 	.word	0x0800133b
 8000f48:	08001239 	.word	0x08001239
 8000f4c:	08001281 	.word	0x08001281
 8000f50:	0800133b 	.word	0x0800133b
 8000f54:	08001223 	.word	0x08001223
 8000f58:	080012bd 	.word	0x080012bd
 8000f5c:	0800133b 	.word	0x0800133b
 8000f60:	080012f9 	.word	0x080012f9
 8000f64:	0800132b 	.word	0x0800132b
 8000f68:	0800133b 	.word	0x0800133b
 8000f6c:	0800133b 	.word	0x0800133b
 8000f70:	0800133b 	.word	0x0800133b
 8000f74:	0800133b 	.word	0x0800133b
 8000f78:	0800133b 	.word	0x0800133b
 8000f7c:	0800133b 	.word	0x0800133b
 8000f80:	0800133b 	.word	0x0800133b
 8000f84:	0800133b 	.word	0x0800133b
 8000f88:	0800133b 	.word	0x0800133b
 8000f8c:	0800133b 	.word	0x0800133b
 8000f90:	080011e5 	.word	0x080011e5
 8000f94:	080011ff 	.word	0x080011ff
			{
			//Take VP from receive data

			case (0x0F):     // Check LCD power on?
								GUI_boot = true;
 8000f98:	4b6d      	ldr	r3, [pc, #436]	; (8001150 <StartTask02+0x330>)
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	701a      	strb	r2, [r3, #0]
			break;
 8000f9e:	e1cc      	b.n	800133a <StartTask02+0x51a>

			case (0x0014): //Read no of page on work
								page = Rx1_Buffer[8];
 8000fa0:	4b6c      	ldr	r3, [pc, #432]	; (8001154 <StartTask02+0x334>)
 8000fa2:	7a1a      	ldrb	r2, [r3, #8]
 8000fa4:	4b6c      	ldr	r3, [pc, #432]	; (8001158 <StartTask02+0x338>)
 8000fa6:	701a      	strb	r2, [r3, #0]
			break;
 8000fa8:	e1c7      	b.n	800133a <StartTask02+0x51a>

			case (0x1400):  //STOP, READY  Variable GUI
				if (!Ready)
 8000faa:	4b6c      	ldr	r3, [pc, #432]	; (800115c <StartTask02+0x33c>)
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	f083 0301 	eor.w	r3, r3, #1
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d017      	beq.n	8000fe8 <StartTask02+0x1c8>
				{ //STOP
					Ready = 1;
 8000fb8:	4b68      	ldr	r3, [pc, #416]	; (800115c <StartTask02+0x33c>)
 8000fba:	2201      	movs	r2, #1
 8000fbc:	701a      	strb	r2, [r3, #0]
					// play(S_ready);  //Ready
					osDelay(200);
 8000fbe:	20c8      	movs	r0, #200	; 0xc8
 8000fc0:	f012 f84e 	bl	8013060 <osDelay>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); //Interloc
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fca:	4865      	ldr	r0, [pc, #404]	; (8001160 <StartTask02+0x340>)
 8000fcc:	f006 f8a8 	bl	8007120 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET); // AKELA pointer
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	2101      	movs	r1, #1
 8000fd4:	4863      	ldr	r0, [pc, #396]	; (8001164 <StartTask02+0x344>)
 8000fd6:	f006 f8a3 	bl	8007120 <HAL_GPIO_WritePin>
					HAL_UART_Transmit(&huart1, GUI_stop, sizeof(GUI_stop), 100);
 8000fda:	2364      	movs	r3, #100	; 0x64
 8000fdc:	2208      	movs	r2, #8
 8000fde:	4962      	ldr	r1, [pc, #392]	; (8001168 <StartTask02+0x348>)
 8000fe0:	4862      	ldr	r0, [pc, #392]	; (800116c <StartTask02+0x34c>)
 8000fe2:	f00d f82e 	bl	800e042 <HAL_UART_Transmit>
					Ready = 0;
					// play(S_stop);  //Stop
					osDelay(200);
	//				// GUI_ready2stop();
				}
			break;
 8000fe6:	e1a5      	b.n	8001334 <StartTask02+0x514>
				else if (Ready)
 8000fe8:	4b5c      	ldr	r3, [pc, #368]	; (800115c <StartTask02+0x33c>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	f000 81a1 	beq.w	8001334 <StartTask02+0x514>
					Ready = 0;
 8000ff2:	4b5a      	ldr	r3, [pc, #360]	; (800115c <StartTask02+0x33c>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	701a      	strb	r2, [r3, #0]
					osDelay(200);
 8000ff8:	20c8      	movs	r0, #200	; 0xc8
 8000ffa:	f012 f831 	bl	8013060 <osDelay>
			break;
 8000ffe:	e199      	b.n	8001334 <StartTask02+0x514>

			case (0x1240):  //TONING Page switching
			Stamp = 0;
 8001000:	4b5b      	ldr	r3, [pc, #364]	; (8001170 <StartTask02+0x350>)
 8001002:	2200      	movs	r2, #0
 8001004:	701a      	strb	r2, [r3, #0]
			// play(S_toning); //Toning sound
			//  EEPROM_Read(Last_mode); //save current mode
			// // show_parameter_toning();
			//  show_ST_key_value();
			// // GUI_ready2stop();
			break;
 8001006:	e198      	b.n	800133a <StartTask02+0x51a>

			case (0x1250):  //STAMP page switching
			Stamp = 1;
 8001008:	4b59      	ldr	r3, [pc, #356]	; (8001170 <StartTask02+0x350>)
 800100a:	2201      	movs	r2, #1
 800100c:	701a      	strb	r2, [r3, #0]
			// play(S_stamp);  //Stamp
			//  EEPROM_Read(Last_mode);  //save current mode
			// show_parameter_stamp();
			//  show_ST_key_value();
			// // GUI_ready2stop();
			break;
 800100e:	e194      	b.n	800133a <StartTask02+0x51a>

			// ===  Jump to Stamp mode from Monitor mode
			case (0x1296):
			// play(S_Beek);
			Monitor = 0;
 8001010:	4b58      	ldr	r3, [pc, #352]	; (8001174 <StartTask02+0x354>)
 8001012:	2200      	movs	r2, #0
 8001014:	701a      	strb	r2, [r3, #0]

			Stamp = 1;
 8001016:	4b56      	ldr	r3, [pc, #344]	; (8001170 <StartTask02+0x350>)
 8001018:	2201      	movs	r2, #1
 800101a:	701a      	strb	r2, [r3, #0]
			//  EEPROM_Read(Last_mode);  //save current mode
			// show_parameter_stamp();
			//  show_ST_key_value();
			// // GUI_ready2stop(); // clear "ready" state

			GUI_mon_Laser_ON[7] = 1; //Laser OFF
 800101c:	4b56      	ldr	r3, [pc, #344]	; (8001178 <StartTask02+0x358>)
 800101e:	2201      	movs	r2, #1
 8001020:	71da      	strb	r2, [r3, #7]
			HAL_UART_Transmit(&huart1, GUI_mon_Laser_ON, sizeof(GUI_mon_Laser_ON), 100);
 8001022:	2364      	movs	r3, #100	; 0x64
 8001024:	2208      	movs	r2, #8
 8001026:	4954      	ldr	r1, [pc, #336]	; (8001178 <StartTask02+0x358>)
 8001028:	4850      	ldr	r0, [pc, #320]	; (800116c <StartTask02+0x34c>)
 800102a:	f00d f80a 	bl	800e042 <HAL_UART_Transmit>

			// Stop "Laser ON" over Monitor mode
		//	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
		//	HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
			HAL_GPIO_WritePin( GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // Interlock stop
 800102e:	2201      	movs	r2, #1
 8001030:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001034:	484a      	ldr	r0, [pc, #296]	; (8001160 <StartTask02+0x340>)
 8001036:	f006 f873 	bl	8007120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( GPIOA, GPIO_PIN_7, GPIO_PIN_RESET); // Enable Stop
 800103a:	2200      	movs	r2, #0
 800103c:	2180      	movs	r1, #128	; 0x80
 800103e:	484f      	ldr	r0, [pc, #316]	; (800117c <StartTask02+0x35c>)
 8001040:	f006 f86e 	bl	8007120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //Fire lamp Off
 8001044:	2200      	movs	r2, #0
 8001046:	2104      	movs	r1, #4
 8001048:	4845      	ldr	r0, [pc, #276]	; (8001160 <StartTask02+0x340>)
 800104a:	f006 f869 	bl	8007120 <HAL_GPIO_WritePin>

			GUI_sum_mode[7] = 1;
 800104e:	4b4c      	ldr	r3, [pc, #304]	; (8001180 <StartTask02+0x360>)
 8001050:	2201      	movs	r2, #1
 8001052:	71da      	strb	r2, [r3, #7]
			HAL_UART_Transmit(&huart1, GUI_sum_mode,sizeof(GUI_sum_mode), 100);
 8001054:	2364      	movs	r3, #100	; 0x64
 8001056:	2208      	movs	r2, #8
 8001058:	4949      	ldr	r1, [pc, #292]	; (8001180 <StartTask02+0x360>)
 800105a:	4844      	ldr	r0, [pc, #272]	; (800116c <StartTask02+0x34c>)
 800105c:	f00c fff1 	bl	800e042 <HAL_UART_Transmit>

			vTaskSuspend(myTask05Handle);	 // STOP DefaultTask
 8001060:	4b48      	ldr	r3, [pc, #288]	; (8001184 <StartTask02+0x364>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4618      	mov	r0, r3
 8001066:	f012 faa1 	bl	80135ac <vTaskSuspend>
			break;
 800106a:	e166      	b.n	800133a <StartTask02+0x51a>


			// ===  Move to Monitor mode
			case (0x1298):
			// play(S_Beek);
			Monitor = true;
 800106c:	4b41      	ldr	r3, [pc, #260]	; (8001174 <StartTask02+0x354>)
 800106e:	2201      	movs	r2, #1
 8001070:	701a      	strb	r2, [r3, #0]
			// // GUI_ready2stop(); // clear "ready" state

			GUI_mon_Laser_ON[7] = 1;  //Laser OFF
 8001072:	4b41      	ldr	r3, [pc, #260]	; (8001178 <StartTask02+0x358>)
 8001074:	2201      	movs	r2, #1
 8001076:	71da      	strb	r2, [r3, #7]
			HAL_UART_Transmit(&huart1, GUI_mon_Laser_ON, sizeof(GUI_mon_Laser_ON), 100);
 8001078:	2364      	movs	r3, #100	; 0x64
 800107a:	2208      	movs	r2, #8
 800107c:	493e      	ldr	r1, [pc, #248]	; (8001178 <StartTask02+0x358>)
 800107e:	483b      	ldr	r0, [pc, #236]	; (800116c <StartTask02+0x34c>)
 8001080:	f00c ffdf 	bl	800e042 <HAL_UART_Transmit>

			GUI_mon_power[6] = 0;     //Start monitor page with Power = 0
 8001084:	4b40      	ldr	r3, [pc, #256]	; (8001188 <StartTask02+0x368>)
 8001086:	2200      	movs	r2, #0
 8001088:	719a      	strb	r2, [r3, #6]
			GUI_mon_power[7] = 0;
 800108a:	4b3f      	ldr	r3, [pc, #252]	; (8001188 <StartTask02+0x368>)
 800108c:	2200      	movs	r2, #0
 800108e:	71da      	strb	r2, [r3, #7]
			HAL_UART_Transmit(&huart1, GUI_mon_power, sizeof(GUI_mon_power),100);//show power0~6
 8001090:	2364      	movs	r3, #100	; 0x64
 8001092:	2208      	movs	r2, #8
 8001094:	493c      	ldr	r1, [pc, #240]	; (8001188 <StartTask02+0x368>)
 8001096:	4835      	ldr	r0, [pc, #212]	; (800116c <StartTask02+0x34c>)
 8001098:	f00c ffd3 	bl	800e042 <HAL_UART_Transmit>

			// Stop "Laser ON" over Monitor mode
	//		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
	//		HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
			HAL_GPIO_WritePin( GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // Interlock stop
 800109c:	2201      	movs	r2, #1
 800109e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010a2:	482f      	ldr	r0, [pc, #188]	; (8001160 <StartTask02+0x340>)
 80010a4:	f006 f83c 	bl	8007120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( GPIOA, GPIO_PIN_7, GPIO_PIN_RESET); // Enable Stop
 80010a8:	2200      	movs	r2, #0
 80010aa:	2180      	movs	r1, #128	; 0x80
 80010ac:	4833      	ldr	r0, [pc, #204]	; (800117c <StartTask02+0x35c>)
 80010ae:	f006 f837 	bl	8007120 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //Fire lamp Off
 80010b2:	2200      	movs	r2, #0
 80010b4:	2104      	movs	r1, #4
 80010b6:	482a      	ldr	r0, [pc, #168]	; (8001160 <StartTask02+0x340>)
 80010b8:	f006 f832 	bl	8007120 <HAL_GPIO_WritePin>

			vTaskResume(myTask05Handle);   // Strat Monitoring Task(5)
 80010bc:	4b31      	ldr	r3, [pc, #196]	; (8001184 <StartTask02+0x364>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4618      	mov	r0, r3
 80010c2:	f012 fb37 	bl	8013734 <vTaskResume>
			break;
 80010c6:	e138      	b.n	800133a <StartTask02+0x51a>



			// ===  Laser ON at Monitor mode
			case (0x1340):
				if (!Laser_ON)
 80010c8:	4b30      	ldr	r3, [pc, #192]	; (800118c <StartTask02+0x36c>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	f083 0301 	eor.w	r3, r3, #1
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d01a      	beq.n	800110c <StartTask02+0x2ec>
				{
					Laser_ON = 1;
 80010d6:	4b2d      	ldr	r3, [pc, #180]	; (800118c <StartTask02+0x36c>)
 80010d8:	2201      	movs	r2, #1
 80010da:	701a      	strb	r2, [r3, #0]
					// play(S_ready);  //Ready
					osDelay(200);
 80010dc:	20c8      	movs	r0, #200	; 0xc8
 80010de:	f011 ffbf 	bl	8013060 <osDelay>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); //Interloc
 80010e2:	2200      	movs	r2, #0
 80010e4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010e8:	481d      	ldr	r0, [pc, #116]	; (8001160 <StartTask02+0x340>)
 80010ea:	f006 f819 	bl	8007120 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET); // AKELA pointer
 80010ee:	2201      	movs	r2, #1
 80010f0:	2101      	movs	r1, #1
 80010f2:	481c      	ldr	r0, [pc, #112]	; (8001164 <StartTask02+0x344>)
 80010f4:	f006 f814 	bl	8007120 <HAL_GPIO_WritePin>
					GUI_mon_Laser_ON[7] = 0;
 80010f8:	4b1f      	ldr	r3, [pc, #124]	; (8001178 <StartTask02+0x358>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	71da      	strb	r2, [r3, #7]
					HAL_UART_Transmit(&huart1, GUI_mon_Laser_ON, sizeof(GUI_mon_Laser_ON), 100);
 80010fe:	2364      	movs	r3, #100	; 0x64
 8001100:	2208      	movs	r2, #8
 8001102:	491d      	ldr	r1, [pc, #116]	; (8001178 <StartTask02+0x358>)
 8001104:	4819      	ldr	r0, [pc, #100]	; (800116c <StartTask02+0x34c>)
 8001106:	f00c ff9c 	bl	800e042 <HAL_UART_Transmit>
					HAL_UART_Transmit(&huart1, GUI_mon_Laser_ON, sizeof(GUI_mon_Laser_ON), 100);
					HAL_GPIO_WritePin( GPIOB, GPIO_PIN_14, GPIO_PIN_SET); //Interlock on
					HAL_GPIO_WritePin( GPIOA, GPIO_PIN_7, 0); // Enable stop
					HAL_GPIO_WritePin( GPIOC, GPIO_PIN_0, 0); // AKELA pointer Off
				}
			break;
 800110a:	e116      	b.n	800133a <StartTask02+0x51a>
					Laser_ON = 0;
 800110c:	4b1f      	ldr	r3, [pc, #124]	; (800118c <StartTask02+0x36c>)
 800110e:	2200      	movs	r2, #0
 8001110:	701a      	strb	r2, [r3, #0]
					osDelay(200);
 8001112:	20c8      	movs	r0, #200	; 0xc8
 8001114:	f011 ffa4 	bl	8013060 <osDelay>
					GUI_mon_Laser_ON[7] = 1;
 8001118:	4b17      	ldr	r3, [pc, #92]	; (8001178 <StartTask02+0x358>)
 800111a:	2201      	movs	r2, #1
 800111c:	71da      	strb	r2, [r3, #7]
					HAL_UART_Transmit(&huart1, GUI_mon_Laser_ON, sizeof(GUI_mon_Laser_ON), 100);
 800111e:	2364      	movs	r3, #100	; 0x64
 8001120:	2208      	movs	r2, #8
 8001122:	4915      	ldr	r1, [pc, #84]	; (8001178 <StartTask02+0x358>)
 8001124:	4811      	ldr	r0, [pc, #68]	; (800116c <StartTask02+0x34c>)
 8001126:	f00c ff8c 	bl	800e042 <HAL_UART_Transmit>
					HAL_GPIO_WritePin( GPIOB, GPIO_PIN_14, GPIO_PIN_SET); //Interlock on
 800112a:	2201      	movs	r2, #1
 800112c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001130:	480b      	ldr	r0, [pc, #44]	; (8001160 <StartTask02+0x340>)
 8001132:	f005 fff5 	bl	8007120 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin( GPIOA, GPIO_PIN_7, 0); // Enable stop
 8001136:	2200      	movs	r2, #0
 8001138:	2180      	movs	r1, #128	; 0x80
 800113a:	4810      	ldr	r0, [pc, #64]	; (800117c <StartTask02+0x35c>)
 800113c:	f005 fff0 	bl	8007120 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin( GPIOC, GPIO_PIN_0, 0); // AKELA pointer Off
 8001140:	2200      	movs	r2, #0
 8001142:	2101      	movs	r1, #1
 8001144:	4807      	ldr	r0, [pc, #28]	; (8001164 <StartTask02+0x344>)
 8001146:	f005 ffeb 	bl	8007120 <HAL_GPIO_WritePin>
			break;
 800114a:	e0f6      	b.n	800133a <StartTask02+0x51a>
 800114c:	24004d6e 	.word	0x24004d6e
 8001150:	24004d6c 	.word	0x24004d6c
 8001154:	24004df4 	.word	0x24004df4
 8001158:	24004df0 	.word	0x24004df0
 800115c:	24004e06 	.word	0x24004e06
 8001160:	58020400 	.word	0x58020400
 8001164:	58020800 	.word	0x58020800
 8001168:	24000000 	.word	0x24000000
 800116c:	24005080 	.word	0x24005080
 8001170:	24004d72 	.word	0x24004d72
 8001174:	24004dc8 	.word	0x24004dc8
 8001178:	2400003c 	.word	0x2400003c
 800117c:	58020000 	.word	0x58020000
 8001180:	24000020 	.word	0x24000020
 8001184:	24004d74 	.word	0x24004d74
 8001188:	24000034 	.word	0x24000034
 800118c:	24004d6b 	.word	0x24004d6b

			// ===  Increament & decrement adjustment at Monitoring
			case (0x1345):
			// play(S_Beek);
			// 5*330 = 1650: DAC ??, ?? HP??? CW?? 5 W ?, 330?? Cut&Try?? ??? ??
			Power_DAC = ((Rx1_Buffer[7] << 8) + Rx1_Buffer[8])*330;  //0~2100
 8001190:	4b6c      	ldr	r3, [pc, #432]	; (8001344 <StartTask02+0x524>)
 8001192:	79db      	ldrb	r3, [r3, #7]
 8001194:	021b      	lsls	r3, r3, #8
 8001196:	4a6b      	ldr	r2, [pc, #428]	; (8001344 <StartTask02+0x524>)
 8001198:	7a12      	ldrb	r2, [r2, #8]
 800119a:	4413      	add	r3, r2
 800119c:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 80011a0:	fb02 f303 	mul.w	r3, r2, r3
 80011a4:	461a      	mov	r2, r3
 80011a6:	4b68      	ldr	r3, [pc, #416]	; (8001348 <StartTask02+0x528>)
 80011a8:	601a      	str	r2, [r3, #0]
			GUI_mon_power[6] = Rx1_Buffer[7];  //Last_mpower_high
 80011aa:	4b66      	ldr	r3, [pc, #408]	; (8001344 <StartTask02+0x524>)
 80011ac:	79da      	ldrb	r2, [r3, #7]
 80011ae:	4b67      	ldr	r3, [pc, #412]	; (800134c <StartTask02+0x52c>)
 80011b0:	719a      	strb	r2, [r3, #6]
			GUI_mon_power[7] = Rx1_Buffer[8];  //Last_mpower_low (real)
 80011b2:	4b64      	ldr	r3, [pc, #400]	; (8001344 <StartTask02+0x524>)
 80011b4:	7a1a      	ldrb	r2, [r3, #8]
 80011b6:	4b65      	ldr	r3, [pc, #404]	; (800134c <StartTask02+0x52c>)
 80011b8:	71da      	strb	r2, [r3, #7]
		//	HAL_UART_Transmit(&huart1, GUI_mon_power, sizeof(GUI_mon_power),100);//show power0~5

			//  EEPROM_Write(Last_mon_power_high, GUI_mon_power[6]);
			//  EEPROM_Write(Last_mon_power_low, GUI_mon_power[7]);

			break;
 80011ba:	e0be      	b.n	800133a <StartTask02+0x51a>
			///////////////////
			case (0x1300):  //  Increament & decrement adjustment at STAMP
			// play(S_Beek);
			//  EEPROM_Write( Last_power_high, Rx1_Buffer[7]);
			//  EEPROM_Write( Last_power_low, Rx1_Buffer[8]);
			Power_DAC = (Rx1_Buffer[7] << 8) + Rx1_Buffer[8];  ///////
 80011bc:	4b61      	ldr	r3, [pc, #388]	; (8001344 <StartTask02+0x524>)
 80011be:	79db      	ldrb	r3, [r3, #7]
 80011c0:	021b      	lsls	r3, r3, #8
 80011c2:	4a60      	ldr	r2, [pc, #384]	; (8001344 <StartTask02+0x524>)
 80011c4:	7a12      	ldrb	r2, [r2, #8]
 80011c6:	4413      	add	r3, r2
 80011c8:	461a      	mov	r2, r3
 80011ca:	4b5f      	ldr	r3, [pc, #380]	; (8001348 <StartTask02+0x528>)
 80011cc:	601a      	str	r2, [r3, #0]
			// // GUI_ready2stop();
			break;
 80011ce:	e0b4      	b.n	800133a <StartTask02+0x51a>

			case (0x1305):  // Increament & decrement adjustment at Toning
			// play(S_Beek);
			//  EEPROM_Write( Last_power_high_t, Rx1_Buffer[7]);
			//  EEPROM_Write( Last_power_low_t, Rx1_Buffer[8]);
			Power_DAC_t = (Rx1_Buffer[7] << 8) + Rx1_Buffer[8];  ///////
 80011d0:	4b5c      	ldr	r3, [pc, #368]	; (8001344 <StartTask02+0x524>)
 80011d2:	79db      	ldrb	r3, [r3, #7]
 80011d4:	021b      	lsls	r3, r3, #8
 80011d6:	4a5b      	ldr	r2, [pc, #364]	; (8001344 <StartTask02+0x524>)
 80011d8:	7a12      	ldrb	r2, [r2, #8]
 80011da:	4413      	add	r3, r2
 80011dc:	461a      	mov	r2, r3
 80011de:	4b5c      	ldr	r3, [pc, #368]	; (8001350 <StartTask02+0x530>)
 80011e0:	601a      	str	r2, [r3, #0]
			// // GUI_ready2stop();
			break;
 80011e2:	e0aa      	b.n	800133a <StartTask02+0x51a>

			case (0x1614):  //save On_time value to eeprom
								//  EEPROM_Write( Last_on_time_high, Rx1_Buffer[7]);
			//  EEPROM_Write( Last_on_time_low, Rx1_Buffer[8]);
			On_Time = (Rx1_Buffer[7] << 8) + Rx1_Buffer[8]; ///////
 80011e4:	4b57      	ldr	r3, [pc, #348]	; (8001344 <StartTask02+0x524>)
 80011e6:	79db      	ldrb	r3, [r3, #7]
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	021b      	lsls	r3, r3, #8
 80011ec:	b29a      	uxth	r2, r3
 80011ee:	4b55      	ldr	r3, [pc, #340]	; (8001344 <StartTask02+0x524>)
 80011f0:	7a1b      	ldrb	r3, [r3, #8]
 80011f2:	b29b      	uxth	r3, r3
 80011f4:	4413      	add	r3, r2
 80011f6:	b29a      	uxth	r2, r3
 80011f8:	4b56      	ldr	r3, [pc, #344]	; (8001354 <StartTask02+0x534>)
 80011fa:	801a      	strh	r2, [r3, #0]
			// // GUI_ready2stop();
			break;
 80011fc:	e09d      	b.n	800133a <StartTask02+0x51a>

			case (0x1615):  //save Off_time value to eeprom
								//  EEPROM_Write( Last_off_time_high, Rx1_Buffer[7]);
			//  EEPROM_Write( Last_off_time_low, Rx1_Buffer[8]);
			Off_Time = (Rx1_Buffer[7] << 8) + Rx1_Buffer[8]; ///////
 80011fe:	4b51      	ldr	r3, [pc, #324]	; (8001344 <StartTask02+0x524>)
 8001200:	79db      	ldrb	r3, [r3, #7]
 8001202:	b29b      	uxth	r3, r3
 8001204:	021b      	lsls	r3, r3, #8
 8001206:	b29a      	uxth	r2, r3
 8001208:	4b4e      	ldr	r3, [pc, #312]	; (8001344 <StartTask02+0x524>)
 800120a:	7a1b      	ldrb	r3, [r3, #8]
 800120c:	b29b      	uxth	r3, r3
 800120e:	4413      	add	r3, r2
 8001210:	b29a      	uxth	r2, r3
 8001212:	4b51      	ldr	r3, [pc, #324]	; (8001358 <StartTask02+0x538>)
 8001214:	801a      	strh	r2, [r3, #0]
			// // GUI_ready2stop();
			break;
 8001216:	e090      	b.n	800133a <StartTask02+0x51a>

			case (0x1260):  //Pulse value to eeprom
			//  EEPROM_Write( Last_pulse, Rx1_Buffer[8]);
			Pulse = Rx1_Buffer[8];  ///////
 8001218:	4b4a      	ldr	r3, [pc, #296]	; (8001344 <StartTask02+0x524>)
 800121a:	7a1a      	ldrb	r2, [r3, #8]
 800121c:	4b4f      	ldr	r3, [pc, #316]	; (800135c <StartTask02+0x53c>)
 800121e:	701a      	strb	r2, [r3, #0]
			// GUI_ready2stop();
			break;
 8001220:	e08b      	b.n	800133a <StartTask02+0x51a>

			case (0x1605):  //Repeat value to eeprom
			//  EEPROM_Write( Last_repeat, Rx1_Buffer[8]);
			Repeat = Rx1_Buffer[8];
 8001222:	4b48      	ldr	r3, [pc, #288]	; (8001344 <StartTask02+0x524>)
 8001224:	7a1b      	ldrb	r3, [r3, #8]
 8001226:	b29a      	uxth	r2, r3
 8001228:	4b4d      	ldr	r3, [pc, #308]	; (8001360 <StartTask02+0x540>)
 800122a:	801a      	strh	r2, [r3, #0]
			// GUI_ready2stop();
			break;
 800122c:	e085      	b.n	800133a <StartTask02+0x51a>

			case (0x1280):  //Frequency value to eeprom
			//  EEPROM_Write( Last_frequency, Rx1_Buffer[8]);
			Freq = Rx1_Buffer[8];  ///////
 800122e:	4b45      	ldr	r3, [pc, #276]	; (8001344 <StartTask02+0x524>)
 8001230:	7a1a      	ldrb	r2, [r3, #8]
 8001232:	4b4c      	ldr	r3, [pc, #304]	; (8001364 <StartTask02+0x544>)
 8001234:	701a      	strb	r2, [r3, #0]
			// GUI_ready2stop();
			break;
 8001236:	e080      	b.n	800133a <StartTask02+0x51a>
			//  EEPROM_Write( Last_tcount_high, Rx1_Buffer[7]);
			//  EEPROM_Write( Last_tcount_low, Rx1_Buffer[8]);
			break;

			case (0x1602):  //SOUND, MUTE Variable GUI
				if (Sound)
 8001238:	4b4b      	ldr	r3, [pc, #300]	; (8001368 <StartTask02+0x548>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d00f      	beq.n	8001260 <StartTask02+0x440>
				{
					Sound = 0;
 8001240:	4b49      	ldr	r3, [pc, #292]	; (8001368 <StartTask02+0x548>)
 8001242:	2200      	movs	r2, #0
 8001244:	701a      	strb	r2, [r3, #0]
					// play(S_sound);  //sound
					//  EEPROM_Write( Last_sound, Sound);
					GUI_sound[7] = 0;
 8001246:	4b49      	ldr	r3, [pc, #292]	; (800136c <StartTask02+0x54c>)
 8001248:	2200      	movs	r2, #0
 800124a:	71da      	strb	r2, [r3, #7]
					HAL_UART_Transmit(&huart1, GUI_sound, sizeof(GUI_sound),100);
 800124c:	2364      	movs	r3, #100	; 0x64
 800124e:	2208      	movs	r2, #8
 8001250:	4946      	ldr	r1, [pc, #280]	; (800136c <StartTask02+0x54c>)
 8001252:	4847      	ldr	r0, [pc, #284]	; (8001370 <StartTask02+0x550>)
 8001254:	f00c fef5 	bl	800e042 <HAL_UART_Transmit>
					volume(19);
 8001258:	2013      	movs	r0, #19
 800125a:	f000 fe47 	bl	8001eec <volume>
					GUI_sound[7] = 1;
					HAL_UART_Transmit(&huart1, GUI_sound, sizeof(GUI_sound),100);
					volume(0);
				}
			//  EEPROM_Write( Last_sound, Sound);  //save current mode
			break;
 800125e:	e06c      	b.n	800133a <StartTask02+0x51a>
					Sound = true;
 8001260:	4b41      	ldr	r3, [pc, #260]	; (8001368 <StartTask02+0x548>)
 8001262:	2201      	movs	r2, #1
 8001264:	701a      	strb	r2, [r3, #0]
					GUI_sound[7] = 1;
 8001266:	4b41      	ldr	r3, [pc, #260]	; (800136c <StartTask02+0x54c>)
 8001268:	2201      	movs	r2, #1
 800126a:	71da      	strb	r2, [r3, #7]
					HAL_UART_Transmit(&huart1, GUI_sound, sizeof(GUI_sound),100);
 800126c:	2364      	movs	r3, #100	; 0x64
 800126e:	2208      	movs	r2, #8
 8001270:	493e      	ldr	r1, [pc, #248]	; (800136c <StartTask02+0x54c>)
 8001272:	483f      	ldr	r0, [pc, #252]	; (8001370 <StartTask02+0x550>)
 8001274:	f00c fee5 	bl	800e042 <HAL_UART_Transmit>
					volume(0);
 8001278:	2000      	movs	r0, #0
 800127a:	f000 fe37 	bl	8001eec <volume>
			break;
 800127e:	e05c      	b.n	800133a <StartTask02+0x51a>


			case (0x1603):  //FOOT, HAND Variable GUI
				if (Hand_foot)
 8001280:	4b3c      	ldr	r3, [pc, #240]	; (8001374 <StartTask02+0x554>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d00c      	beq.n	80012a2 <StartTask02+0x482>
				{
					Hand_foot = 0;
 8001288:	4b3a      	ldr	r3, [pc, #232]	; (8001374 <StartTask02+0x554>)
 800128a:	2200      	movs	r2, #0
 800128c:	701a      	strb	r2, [r3, #0]
					// play(S_hand);  //hand
					GUI_foot[7] = 0;
 800128e:	4b3a      	ldr	r3, [pc, #232]	; (8001378 <StartTask02+0x558>)
 8001290:	2200      	movs	r2, #0
 8001292:	71da      	strb	r2, [r3, #7]
					HAL_UART_Transmit(&huart1, GUI_foot, sizeof(GUI_foot), 100);
 8001294:	2364      	movs	r3, #100	; 0x64
 8001296:	2208      	movs	r2, #8
 8001298:	4937      	ldr	r1, [pc, #220]	; (8001378 <StartTask02+0x558>)
 800129a:	4835      	ldr	r0, [pc, #212]	; (8001370 <StartTask02+0x550>)
 800129c:	f00c fed1 	bl	800e042 <HAL_UART_Transmit>
					// play(S_foot); //foot
					GUI_foot[7] = 1;
					HAL_UART_Transmit(&huart1, GUI_foot, sizeof(GUI_foot), 100);
					//  EEPROM_Write( Last_Hand_foot, Hand_foot);
				}
			break;
 80012a0:	e04b      	b.n	800133a <StartTask02+0x51a>
					Hand_foot = true;
 80012a2:	4b34      	ldr	r3, [pc, #208]	; (8001374 <StartTask02+0x554>)
 80012a4:	2201      	movs	r2, #1
 80012a6:	701a      	strb	r2, [r3, #0]
					GUI_foot[7] = 1;
 80012a8:	4b33      	ldr	r3, [pc, #204]	; (8001378 <StartTask02+0x558>)
 80012aa:	2201      	movs	r2, #1
 80012ac:	71da      	strb	r2, [r3, #7]
					HAL_UART_Transmit(&huart1, GUI_foot, sizeof(GUI_foot), 100);
 80012ae:	2364      	movs	r3, #100	; 0x64
 80012b0:	2208      	movs	r2, #8
 80012b2:	4931      	ldr	r1, [pc, #196]	; (8001378 <StartTask02+0x558>)
 80012b4:	482e      	ldr	r0, [pc, #184]	; (8001370 <StartTask02+0x550>)
 80012b6:	f00c fec4 	bl	800e042 <HAL_UART_Transmit>
			break;
 80012ba:	e03e      	b.n	800133a <StartTask02+0x51a>

			//======  Select Total counter & energy  ============
			case (0x1606):  //Select between Toggle counts and Energy
				if (Count_energy)
 80012bc:	4b2f      	ldr	r3, [pc, #188]	; (800137c <StartTask02+0x55c>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d00c      	beq.n	80012de <StartTask02+0x4be>
				{
			    	Count_energy = 0;
 80012c4:	4b2d      	ldr	r3, [pc, #180]	; (800137c <StartTask02+0x55c>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	701a      	strb	r2, [r3, #0]
					// play(S_total_energy);
					GUI_sum_mode[7] = 0;
 80012ca:	4b2d      	ldr	r3, [pc, #180]	; (8001380 <StartTask02+0x560>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	71da      	strb	r2, [r3, #7]
					HAL_UART_Transmit(&huart1, GUI_sum_mode,sizeof(GUI_sum_mode), 100);
 80012d0:	2364      	movs	r3, #100	; 0x64
 80012d2:	2208      	movs	r2, #8
 80012d4:	492a      	ldr	r1, [pc, #168]	; (8001380 <StartTask02+0x560>)
 80012d6:	4826      	ldr	r0, [pc, #152]	; (8001370 <StartTask02+0x550>)
 80012d8:	f00c feb3 	bl	800e042 <HAL_UART_Transmit>
					// play(S_total_count);
					GUI_sum_mode[7] = 1;
					HAL_UART_Transmit(&huart1, GUI_sum_mode,sizeof(GUI_sum_mode), 100);
					//  EEPROM_Write( Last_Count_energy, Count_energy);
				}
			break;
 80012dc:	e02d      	b.n	800133a <StartTask02+0x51a>
					Count_energy = 1;
 80012de:	4b27      	ldr	r3, [pc, #156]	; (800137c <StartTask02+0x55c>)
 80012e0:	2201      	movs	r2, #1
 80012e2:	701a      	strb	r2, [r3, #0]
					GUI_sum_mode[7] = 1;
 80012e4:	4b26      	ldr	r3, [pc, #152]	; (8001380 <StartTask02+0x560>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	71da      	strb	r2, [r3, #7]
					HAL_UART_Transmit(&huart1, GUI_sum_mode,sizeof(GUI_sum_mode), 100);
 80012ea:	2364      	movs	r3, #100	; 0x64
 80012ec:	2208      	movs	r2, #8
 80012ee:	4924      	ldr	r1, [pc, #144]	; (8001380 <StartTask02+0x560>)
 80012f0:	481f      	ldr	r0, [pc, #124]	; (8001370 <StartTask02+0x550>)
 80012f2:	f00c fea6 	bl	800e042 <HAL_UART_Transmit>
			break;
 80012f6:	e020      	b.n	800133a <StartTask02+0x51a>

			//======  Clear Total counter value     ============
			case (0x1608):  // Clear Total counter value
								Key_memo++;
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
 80012fa:	3301      	adds	r3, #1
 80012fc:	73fb      	strb	r3, [r7, #15]
			if (Key_memo == GUI_save_delay)
 80012fe:	7bfb      	ldrb	r3, [r7, #15]
 8001300:	2b01      	cmp	r3, #1
 8001302:	d119      	bne.n	8001338 <StartTask02+0x518>
			{
				// play(S_clear);   //sound 'clear'
				sum_count = 0;
 8001304:	4b1f      	ldr	r3, [pc, #124]	; (8001384 <StartTask02+0x564>)
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
				sum_count_t = 0;
 800130a:	4b1f      	ldr	r3, [pc, #124]	; (8001388 <StartTask02+0x568>)
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
				sum_energy = 0;
 8001310:	4b1e      	ldr	r3, [pc, #120]	; (800138c <StartTask02+0x56c>)
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
				sum_energy_t = 0;
 8001316:	4b1e      	ldr	r3, [pc, #120]	; (8001390 <StartTask02+0x570>)
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
				HAL_UART_Transmit(&huart1, GUI_sum_value,sizeof(GUI_sum_value), 100);
 800131c:	2364      	movs	r3, #100	; 0x64
 800131e:	220a      	movs	r2, #10
 8001320:	491c      	ldr	r1, [pc, #112]	; (8001394 <StartTask02+0x574>)
 8001322:	4813      	ldr	r0, [pc, #76]	; (8001370 <StartTask02+0x550>)
 8001324:	f00c fe8d 	bl	800e042 <HAL_UART_Transmit>
			}
			break;
 8001328:	e006      	b.n	8001338 <StartTask02+0x518>
			case (0x1609): // save last parameter to EEPROM, show value on S2 key
				if (Key_memo >= GUI_save_delay)
						;
				else
						;
			Key_memo = 0;
 800132a:	2300      	movs	r3, #0
 800132c:	73fb      	strb	r3, [r7, #15]
			break;
 800132e:	e004      	b.n	800133a <StartTask02+0x51a>



			default:
 8001330:	bf00      	nop
 8001332:	e002      	b.n	800133a <StartTask02+0x51a>
			break;
 8001334:	bf00      	nop
 8001336:	e000      	b.n	800133a <StartTask02+0x51a>
			break;
 8001338:	bf00      	nop
			}  //end of switch
			//================== End of Memory process ======================

		}   //if Rx_recv is received, it will be work.

		osDelay(Delay_task02);
 800133a:	2005      	movs	r0, #5
 800133c:	f011 fe90 	bl	8013060 <osDelay>
		if (Rx_recv)   //DWIN string is get completely
 8001340:	e572      	b.n	8000e28 <StartTask02+0x8>
 8001342:	bf00      	nop
 8001344:	24004df4 	.word	0x24004df4
 8001348:	24004da4 	.word	0x24004da4
 800134c:	24000034 	.word	0x24000034
 8001350:	24004e10 	.word	0x24004e10
 8001354:	24004da8 	.word	0x24004da8
 8001358:	24004dd2 	.word	0x24004dd2
 800135c:	24004d69 	.word	0x24004d69
 8001360:	24004d5c 	.word	0x24004d5c
 8001364:	24004db0 	.word	0x24004db0
 8001368:	24004d6a 	.word	0x24004d6a
 800136c:	24000008 	.word	0x24000008
 8001370:	24005080 	.word	0x24005080
 8001374:	24004d84 	.word	0x24004d84
 8001378:	24000018 	.word	0x24000018
 800137c:	24004d68 	.word	0x24004d68
 8001380:	24000020 	.word	0x24000020
 8001384:	24004db4 	.word	0x24004db4
 8001388:	24004d60 	.word	0x24004d60
 800138c:	24004dac 	.word	0x24004dac
 8001390:	24004da0 	.word	0x24004da0
 8001394:	24000028 	.word	0x24000028

08001398 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
	static uint8_t Rx_len, Rx_indx, data, Rx4_indx;

	while (1)
	{
		//============= UART-4: Hand piece ==============
		if (isEmpty(&uart_4) == 0)
 80013a0:	4858      	ldr	r0, [pc, #352]	; (8001504 <StartTask03+0x16c>)
 80013a2:	f000 fa28 	bl	80017f6 <isEmpty>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d153      	bne.n	8001454 <StartTask03+0xbc>
		{
			data = pop(&uart_4);
 80013ac:	4855      	ldr	r0, [pc, #340]	; (8001504 <StartTask03+0x16c>)
 80013ae:	f000 fa03 	bl	80017b8 <pop>
 80013b2:	4603      	mov	r3, r0
 80013b4:	461a      	mov	r2, r3
 80013b6:	4b54      	ldr	r3, [pc, #336]	; (8001508 <StartTask03+0x170>)
 80013b8:	701a      	strb	r2, [r3, #0]

			if (data != 10)   // Line feed? new line
 80013ba:	4b53      	ldr	r3, [pc, #332]	; (8001508 <StartTask03+0x170>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	2b0a      	cmp	r3, #10
 80013c0:	d00b      	beq.n	80013da <StartTask03+0x42>
			{
				Rx4_Buffer[Rx4_indx++] = data;
 80013c2:	4b52      	ldr	r3, [pc, #328]	; (800150c <StartTask03+0x174>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	1c5a      	adds	r2, r3, #1
 80013c8:	b2d1      	uxtb	r1, r2
 80013ca:	4a50      	ldr	r2, [pc, #320]	; (800150c <StartTask03+0x174>)
 80013cc:	7011      	strb	r1, [r2, #0]
 80013ce:	461a      	mov	r2, r3
 80013d0:	4b4d      	ldr	r3, [pc, #308]	; (8001508 <StartTask03+0x170>)
 80013d2:	7819      	ldrb	r1, [r3, #0]
 80013d4:	4b4e      	ldr	r3, [pc, #312]	; (8001510 <StartTask03+0x178>)
 80013d6:	5499      	strb	r1, [r3, r2]
 80013d8:	e02d      	b.n	8001436 <StartTask03+0x9e>
			}
			else
			{
				Rx4_Buffer[0] = 0x30; // # -> 0 clear
 80013da:	4b4d      	ldr	r3, [pc, #308]	; (8001510 <StartTask03+0x178>)
 80013dc:	2230      	movs	r2, #48	; 0x30
 80013de:	701a      	strb	r2, [r3, #0]
				HP_lens = atoi(strtok(Rx4_Buffer, " ")); //Lens 1,2,3
 80013e0:	494c      	ldr	r1, [pc, #304]	; (8001514 <StartTask03+0x17c>)
 80013e2:	484b      	ldr	r0, [pc, #300]	; (8001510 <StartTask03+0x178>)
 80013e4:	f014 fd5c 	bl	8015ea0 <strtok>
 80013e8:	4603      	mov	r3, r0
 80013ea:	4618      	mov	r0, r3
 80013ec:	f013 fe86 	bl	80150fc <atoi>
 80013f0:	4603      	mov	r3, r0
 80013f2:	b2da      	uxtb	r2, r3
 80013f4:	4b48      	ldr	r3, [pc, #288]	; (8001518 <StartTask03+0x180>)
 80013f6:	701a      	strb	r2, [r3, #0]
				HP_Temp = atoi(strtok(NULL, " ")); //Temp. sensor data
 80013f8:	4946      	ldr	r1, [pc, #280]	; (8001514 <StartTask03+0x17c>)
 80013fa:	2000      	movs	r0, #0
 80013fc:	f014 fd50 	bl	8015ea0 <strtok>
 8001400:	4603      	mov	r3, r0
 8001402:	4618      	mov	r0, r3
 8001404:	f013 fe7a 	bl	80150fc <atoi>
 8001408:	4603      	mov	r3, r0
 800140a:	b21a      	sxth	r2, r3
 800140c:	4b43      	ldr	r3, [pc, #268]	; (800151c <StartTask03+0x184>)
 800140e:	801a      	strh	r2, [r3, #0]
				HP_Fire = atoi(strtok(NULL, " ")); //HP switch detect
 8001410:	4940      	ldr	r1, [pc, #256]	; (8001514 <StartTask03+0x17c>)
 8001412:	2000      	movs	r0, #0
 8001414:	f014 fd44 	bl	8015ea0 <strtok>
 8001418:	4603      	mov	r3, r0
 800141a:	4618      	mov	r0, r3
 800141c:	f013 fe6e 	bl	80150fc <atoi>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	bf14      	ite	ne
 8001426:	2301      	movne	r3, #1
 8001428:	2300      	moveq	r3, #0
 800142a:	b2da      	uxtb	r2, r3
 800142c:	4b3c      	ldr	r3, [pc, #240]	; (8001520 <StartTask03+0x188>)
 800142e:	701a      	strb	r2, [r3, #0]

				Rx4_indx = 0;   // HP data is received
 8001430:	4b36      	ldr	r3, [pc, #216]	; (800150c <StartTask03+0x174>)
 8001432:	2200      	movs	r2, #0
 8001434:	701a      	strb	r2, [r3, #0]
			}   //else

			if (HP_Fire)
 8001436:	4b3a      	ldr	r3, [pc, #232]	; (8001520 <StartTask03+0x188>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d005      	beq.n	800144a <StartTask03+0xb2>
			{
				 HAL_GPIO_WritePin( GPIOC, GPIO_PIN_7,GPIO_PIN_RESET);
 800143e:	2200      	movs	r2, #0
 8001440:	2180      	movs	r1, #128	; 0x80
 8001442:	4838      	ldr	r0, [pc, #224]	; (8001524 <StartTask03+0x18c>)
 8001444:	f005 fe6c 	bl	8007120 <HAL_GPIO_WritePin>
 8001448:	e004      	b.n	8001454 <StartTask03+0xbc>
			}
			else
				 HAL_GPIO_WritePin( GPIOC, GPIO_PIN_7,GPIO_PIN_SET);
 800144a:	2201      	movs	r2, #1
 800144c:	2180      	movs	r1, #128	; 0x80
 800144e:	4835      	ldr	r0, [pc, #212]	; (8001524 <StartTask03+0x18c>)
 8001450:	f005 fe66 	bl	8007120 <HAL_GPIO_WritePin>

    	}  //if

		//============= UART-1: DWIN LCD ==============
		if (isEmpty(&uart_1) == 0)
 8001454:	4834      	ldr	r0, [pc, #208]	; (8001528 <StartTask03+0x190>)
 8001456:	f000 f9ce 	bl	80017f6 <isEmpty>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d14d      	bne.n	80014fc <StartTask03+0x164>
		{  /////Ring buffer check and get all

			data = pop(&uart_1);
 8001460:	4831      	ldr	r0, [pc, #196]	; (8001528 <StartTask03+0x190>)
 8001462:	f000 f9a9 	bl	80017b8 <pop>
 8001466:	4603      	mov	r3, r0
 8001468:	461a      	mov	r2, r3
 800146a:	4b27      	ldr	r3, [pc, #156]	; (8001508 <StartTask03+0x170>)
 800146c:	701a      	strb	r2, [r3, #0]

			if (data == 0x5A)
 800146e:	4b26      	ldr	r3, [pc, #152]	; (8001508 <StartTask03+0x170>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	2b5a      	cmp	r3, #90	; 0x5a
 8001474:	d107      	bne.n	8001486 <StartTask03+0xee>
			{			//Find head of string 0x5A/90
				Rx1_Buffer[0] = data;
 8001476:	4b24      	ldr	r3, [pc, #144]	; (8001508 <StartTask03+0x170>)
 8001478:	781a      	ldrb	r2, [r3, #0]
 800147a:	4b2c      	ldr	r3, [pc, #176]	; (800152c <StartTask03+0x194>)
 800147c:	701a      	strb	r2, [r3, #0]
				Rx_recv = 0;
 800147e:	4b2c      	ldr	r3, [pc, #176]	; (8001530 <StartTask03+0x198>)
 8001480:	2200      	movs	r2, #0
 8001482:	701a      	strb	r2, [r3, #0]
 8001484:	e03a      	b.n	80014fc <StartTask03+0x164>
			}
			else if (data == 0xA5)
 8001486:	4b20      	ldr	r3, [pc, #128]	; (8001508 <StartTask03+0x170>)
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	2ba5      	cmp	r3, #165	; 0xa5
 800148c:	d107      	bne.n	800149e <StartTask03+0x106>
			{	//head of string  0xA5/165
				Rx1_Buffer[1] = data;
 800148e:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <StartTask03+0x170>)
 8001490:	781a      	ldrb	r2, [r3, #0]
 8001492:	4b26      	ldr	r3, [pc, #152]	; (800152c <StartTask03+0x194>)
 8001494:	705a      	strb	r2, [r3, #1]
				Rx_len = 1;			//Ready to get length of string
 8001496:	4b27      	ldr	r3, [pc, #156]	; (8001534 <StartTask03+0x19c>)
 8001498:	2201      	movs	r2, #1
 800149a:	701a      	strb	r2, [r3, #0]
 800149c:	e02e      	b.n	80014fc <StartTask03+0x164>
			}

			else if (Rx_len == 1)
 800149e:	4b25      	ldr	r3, [pc, #148]	; (8001534 <StartTask03+0x19c>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d10a      	bne.n	80014bc <StartTask03+0x124>
			{	//Is it a length of string
				Rx1_Buffer[2] = data;
 80014a6:	4b18      	ldr	r3, [pc, #96]	; (8001508 <StartTask03+0x170>)
 80014a8:	781a      	ldrb	r2, [r3, #0]
 80014aa:	4b20      	ldr	r3, [pc, #128]	; (800152c <StartTask03+0x194>)
 80014ac:	709a      	strb	r2, [r3, #2]
				Rx_len = 0;
 80014ae:	4b21      	ldr	r3, [pc, #132]	; (8001534 <StartTask03+0x19c>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	701a      	strb	r2, [r3, #0]
				Rx_indx = 3;
 80014b4:	4b20      	ldr	r3, [pc, #128]	; (8001538 <StartTask03+0x1a0>)
 80014b6:	2203      	movs	r2, #3
 80014b8:	701a      	strb	r2, [r3, #0]
 80014ba:	e01f      	b.n	80014fc <StartTask03+0x164>
			}

			else
			{
				if (Rx1_Buffer[2] > Rx_indx)
 80014bc:	4b1b      	ldr	r3, [pc, #108]	; (800152c <StartTask03+0x194>)
 80014be:	789a      	ldrb	r2, [r3, #2]
 80014c0:	4b1d      	ldr	r3, [pc, #116]	; (8001538 <StartTask03+0x1a0>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d90b      	bls.n	80014e0 <StartTask03+0x148>
					Rx1_Buffer[Rx_indx++] = data;
 80014c8:	4b1b      	ldr	r3, [pc, #108]	; (8001538 <StartTask03+0x1a0>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	1c5a      	adds	r2, r3, #1
 80014ce:	b2d1      	uxtb	r1, r2
 80014d0:	4a19      	ldr	r2, [pc, #100]	; (8001538 <StartTask03+0x1a0>)
 80014d2:	7011      	strb	r1, [r2, #0]
 80014d4:	461a      	mov	r2, r3
 80014d6:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <StartTask03+0x170>)
 80014d8:	7819      	ldrb	r1, [r3, #0]
 80014da:	4b14      	ldr	r3, [pc, #80]	; (800152c <StartTask03+0x194>)
 80014dc:	5499      	strb	r1, [r3, r2]
 80014de:	e00d      	b.n	80014fc <StartTask03+0x164>
				else
				{
					Rx1_Buffer[Rx_indx++] = data; //already get length of string
 80014e0:	4b15      	ldr	r3, [pc, #84]	; (8001538 <StartTask03+0x1a0>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	1c5a      	adds	r2, r3, #1
 80014e6:	b2d1      	uxtb	r1, r2
 80014e8:	4a13      	ldr	r2, [pc, #76]	; (8001538 <StartTask03+0x1a0>)
 80014ea:	7011      	strb	r1, [r2, #0]
 80014ec:	461a      	mov	r2, r3
 80014ee:	4b06      	ldr	r3, [pc, #24]	; (8001508 <StartTask03+0x170>)
 80014f0:	7819      	ldrb	r1, [r3, #0]
 80014f2:	4b0e      	ldr	r3, [pc, #56]	; (800152c <StartTask03+0x194>)
 80014f4:	5499      	strb	r1, [r3, r2]
					Rx_recv = 1;
 80014f6:	4b0e      	ldr	r3, [pc, #56]	; (8001530 <StartTask03+0x198>)
 80014f8:	2201      	movs	r2, #1
 80014fa:	701a      	strb	r2, [r3, #0]
				}

			} //else
		}
		osDelay(Delay_task03);
 80014fc:	2001      	movs	r0, #1
 80014fe:	f011 fdaf 	bl	8013060 <osDelay>
		if (isEmpty(&uart_4) == 0)
 8001502:	e74d      	b.n	80013a0 <StartTask03+0x8>
 8001504:	24004b8c 	.word	0x24004b8c
 8001508:	24000700 	.word	0x24000700
 800150c:	24000701 	.word	0x24000701
 8001510:	24004db8 	.word	0x24004db8
 8001514:	080181a8 	.word	0x080181a8
 8001518:	24004e08 	.word	0x24004e08
 800151c:	24004d70 	.word	0x24004d70
 8001520:	24004d9c 	.word	0x24004d9c
 8001524:	58020800 	.word	0x58020800
 8001528:	24004d04 	.word	0x24004d04
 800152c:	24004df4 	.word	0x24004df4
 8001530:	24004d6e 	.word	0x24004d6e
 8001534:	24000702 	.word	0x24000702
 8001538:	24000703 	.word	0x24000703

0800153c <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void const * argument)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for(;;)
  {
	     ttt = (float)HP_Temp/10;
 8001544:	4b0c      	ldr	r3, [pc, #48]	; (8001578 <StartTask04+0x3c>)
 8001546:	f9b3 3000 	ldrsh.w	r3, [r3]
 800154a:	ee07 3a90 	vmov	s15, r3
 800154e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001552:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001556:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800155a:	4b08      	ldr	r3, [pc, #32]	; (800157c <StartTask04+0x40>)
 800155c:	edc3 7a00 	vstr	s15, [r3]
	//     HAL_UART_Transmit(&huart4,  HP_Temp ,sizeof(3), 100);
	    printf("Temp = %d \r\n", HP_Temp);
 8001560:	4b05      	ldr	r3, [pc, #20]	; (8001578 <StartTask04+0x3c>)
 8001562:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001566:	4619      	mov	r1, r3
 8001568:	4805      	ldr	r0, [pc, #20]	; (8001580 <StartTask04+0x44>)
 800156a:	f014 fba3 	bl	8015cb4 <iprintf>
    osDelay(200);
 800156e:	20c8      	movs	r0, #200	; 0xc8
 8001570:	f011 fd76 	bl	8013060 <osDelay>
  {
 8001574:	e7e6      	b.n	8001544 <StartTask04+0x8>
 8001576:	bf00      	nop
 8001578:	24004d70 	.word	0x24004d70
 800157c:	24004e14 	.word	0x24004e14
 8001580:	080181ac 	.word	0x080181ac

08001584 <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void const * argument)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
  /* Infinite loop */
  for(;;)
  {
		RTC_CalendarShow(&sdatestructureget,&stimestructureget);
 800158c:	4904      	ldr	r1, [pc, #16]	; (80015a0 <StartTask05+0x1c>)
 800158e:	4805      	ldr	r0, [pc, #20]	; (80015a4 <StartTask05+0x20>)
 8001590:	f7ff fb40 	bl	8000c14 <RTC_CalendarShow>
			sprintf((char *)&text, "Date 20%02d-%02d-%02d ",sdatestructureget.Year,sdatestructureget.Month, sdatestructureget.Date);
		LCD_ShowString(4, 40, 160, 16, 16, text);

		sprintf((char *)&text,"Tick: %d ms",HAL_GetTick());
		LCD_ShowString(4, 74, 160, 16, 16,text);
*/		osDelay(1000);
 8001594:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001598:	f011 fd62 	bl	8013060 <osDelay>
		RTC_CalendarShow(&sdatestructureget,&stimestructureget);
 800159c:	e7f6      	b.n	800158c <StartTask05+0x8>
 800159e:	bf00      	nop
 80015a0:	24004dd4 	.word	0x24004dd4
 80015a4:	24004d80 	.word	0x24004d80

080015a8 <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void const * argument)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask06 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80015b0:	2001      	movs	r0, #1
 80015b2:	f011 fd55 	bl	8013060 <osDelay>
 80015b6:	e7fb      	b.n	80015b0 <StartTask06+0x8>

080015b8 <StartTask07>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask07 */
void StartTask07(void const * argument)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
	uint8_t first, second;

	//=============  Temperature  ===============
	for (;;)
	{   // HP temperature detection
		first = HP_Temp >> 8;
 80015c0:	4b5e      	ldr	r3, [pc, #376]	; (800173c <StartTask07+0x184>)
 80015c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015c6:	121b      	asrs	r3, r3, #8
 80015c8:	b21b      	sxth	r3, r3
 80015ca:	73fb      	strb	r3, [r7, #15]
		second = HP_Temp & 0x00FF;
 80015cc:	4b5b      	ldr	r3, [pc, #364]	; (800173c <StartTask07+0x184>)
 80015ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015d2:	73bb      	strb	r3, [r7, #14]
		GUI_temp[6] = first;  // Disp temperature and show it on LCD
 80015d4:	4a5a      	ldr	r2, [pc, #360]	; (8001740 <StartTask07+0x188>)
 80015d6:	7bfb      	ldrb	r3, [r7, #15]
 80015d8:	7193      	strb	r3, [r2, #6]
		GUI_temp[7] = second;
 80015da:	4a59      	ldr	r2, [pc, #356]	; (8001740 <StartTask07+0x188>)
 80015dc:	7bbb      	ldrb	r3, [r7, #14]
 80015de:	71d3      	strb	r3, [r2, #7]
		HAL_UART_Transmit(&huart1, GUI_temp, sizeof(GUI_temp), 100);
 80015e0:	2364      	movs	r3, #100	; 0x64
 80015e2:	2208      	movs	r2, #8
 80015e4:	4956      	ldr	r1, [pc, #344]	; (8001740 <StartTask07+0x188>)
 80015e6:	4857      	ldr	r0, [pc, #348]	; (8001744 <StartTask07+0x18c>)
 80015e8:	f00c fd2b 	bl	800e042 <HAL_UART_Transmit>

		//=============  Total energy & count value ===============
		if (Count_energy)
 80015ec:	4b56      	ldr	r3, [pc, #344]	; (8001748 <StartTask07+0x190>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d03f      	beq.n	8001674 <StartTask07+0xbc>
		{
			if (Stamp)
 80015f4:	4b55      	ldr	r3, [pc, #340]	; (800174c <StartTask07+0x194>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d01d      	beq.n	8001638 <StartTask07+0x80>
			{
				GUI_sum_value[6] =  (sum_count) >> 24;
 80015fc:	4b54      	ldr	r3, [pc, #336]	; (8001750 <StartTask07+0x198>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	0e1b      	lsrs	r3, r3, #24
 8001602:	b2da      	uxtb	r2, r3
 8001604:	4b53      	ldr	r3, [pc, #332]	; (8001754 <StartTask07+0x19c>)
 8001606:	719a      	strb	r2, [r3, #6]
				GUI_sum_value[7] =  ((sum_count) >> 16) & 0xFF;
 8001608:	4b51      	ldr	r3, [pc, #324]	; (8001750 <StartTask07+0x198>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	0c1b      	lsrs	r3, r3, #16
 800160e:	b2da      	uxtb	r2, r3
 8001610:	4b50      	ldr	r3, [pc, #320]	; (8001754 <StartTask07+0x19c>)
 8001612:	71da      	strb	r2, [r3, #7]
				GUI_sum_value[8] =  ((sum_count) >> 8) & 0xFF;
 8001614:	4b4e      	ldr	r3, [pc, #312]	; (8001750 <StartTask07+0x198>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	0a1b      	lsrs	r3, r3, #8
 800161a:	b2da      	uxtb	r2, r3
 800161c:	4b4d      	ldr	r3, [pc, #308]	; (8001754 <StartTask07+0x19c>)
 800161e:	721a      	strb	r2, [r3, #8]
				GUI_sum_value[9] =  (sum_count) & 0xFF;
 8001620:	4b4b      	ldr	r3, [pc, #300]	; (8001750 <StartTask07+0x198>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	b2da      	uxtb	r2, r3
 8001626:	4b4b      	ldr	r3, [pc, #300]	; (8001754 <StartTask07+0x19c>)
 8001628:	725a      	strb	r2, [r3, #9]
				HAL_UART_Transmit(&huart1, GUI_sum_value, sizeof(GUI_sum_value),
 800162a:	2364      	movs	r3, #100	; 0x64
 800162c:	220a      	movs	r2, #10
 800162e:	4949      	ldr	r1, [pc, #292]	; (8001754 <StartTask07+0x19c>)
 8001630:	4844      	ldr	r0, [pc, #272]	; (8001744 <StartTask07+0x18c>)
 8001632:	f00c fd06 	bl	800e042 <HAL_UART_Transmit>
 8001636:	e07c      	b.n	8001732 <StartTask07+0x17a>
						100);
			}
			else
			{
				GUI_sum_value[6] = (sum_count_t) >> 24;
 8001638:	4b47      	ldr	r3, [pc, #284]	; (8001758 <StartTask07+0x1a0>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	0e1b      	lsrs	r3, r3, #24
 800163e:	b2da      	uxtb	r2, r3
 8001640:	4b44      	ldr	r3, [pc, #272]	; (8001754 <StartTask07+0x19c>)
 8001642:	719a      	strb	r2, [r3, #6]
				GUI_sum_value[7] = ((sum_count_t) >> 16) & 0xFF;
 8001644:	4b44      	ldr	r3, [pc, #272]	; (8001758 <StartTask07+0x1a0>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	0c1b      	lsrs	r3, r3, #16
 800164a:	b2da      	uxtb	r2, r3
 800164c:	4b41      	ldr	r3, [pc, #260]	; (8001754 <StartTask07+0x19c>)
 800164e:	71da      	strb	r2, [r3, #7]
				GUI_sum_value[8] = ((sum_count_t) >> 8) & 0xFF;
 8001650:	4b41      	ldr	r3, [pc, #260]	; (8001758 <StartTask07+0x1a0>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	0a1b      	lsrs	r3, r3, #8
 8001656:	b2da      	uxtb	r2, r3
 8001658:	4b3e      	ldr	r3, [pc, #248]	; (8001754 <StartTask07+0x19c>)
 800165a:	721a      	strb	r2, [r3, #8]
				GUI_sum_value[9] = (sum_count_t) & 0xFF;
 800165c:	4b3e      	ldr	r3, [pc, #248]	; (8001758 <StartTask07+0x1a0>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	b2da      	uxtb	r2, r3
 8001662:	4b3c      	ldr	r3, [pc, #240]	; (8001754 <StartTask07+0x19c>)
 8001664:	725a      	strb	r2, [r3, #9]
				HAL_UART_Transmit(&huart1, GUI_sum_value, sizeof(GUI_sum_value),
 8001666:	2364      	movs	r3, #100	; 0x64
 8001668:	220a      	movs	r2, #10
 800166a:	493a      	ldr	r1, [pc, #232]	; (8001754 <StartTask07+0x19c>)
 800166c:	4835      	ldr	r0, [pc, #212]	; (8001744 <StartTask07+0x18c>)
 800166e:	f00c fce8 	bl	800e042 <HAL_UART_Transmit>
 8001672:	e05e      	b.n	8001732 <StartTask07+0x17a>
						100);
			}
		}
		else
		{
			if (Stamp)
 8001674:	4b35      	ldr	r3, [pc, #212]	; (800174c <StartTask07+0x194>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d02d      	beq.n	80016d8 <StartTask07+0x120>
			{
				GUI_sum_value[6] = (sum_energy/10) >> 24;
 800167c:	4b37      	ldr	r3, [pc, #220]	; (800175c <StartTask07+0x1a4>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a37      	ldr	r2, [pc, #220]	; (8001760 <StartTask07+0x1a8>)
 8001682:	fba2 2303 	umull	r2, r3, r2, r3
 8001686:	08db      	lsrs	r3, r3, #3
 8001688:	0e1b      	lsrs	r3, r3, #24
 800168a:	b2da      	uxtb	r2, r3
 800168c:	4b31      	ldr	r3, [pc, #196]	; (8001754 <StartTask07+0x19c>)
 800168e:	719a      	strb	r2, [r3, #6]
				GUI_sum_value[7] = ((sum_energy/10) >> 16) & 0xFF;
 8001690:	4b32      	ldr	r3, [pc, #200]	; (800175c <StartTask07+0x1a4>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a32      	ldr	r2, [pc, #200]	; (8001760 <StartTask07+0x1a8>)
 8001696:	fba2 2303 	umull	r2, r3, r2, r3
 800169a:	08db      	lsrs	r3, r3, #3
 800169c:	0c1b      	lsrs	r3, r3, #16
 800169e:	b2da      	uxtb	r2, r3
 80016a0:	4b2c      	ldr	r3, [pc, #176]	; (8001754 <StartTask07+0x19c>)
 80016a2:	71da      	strb	r2, [r3, #7]
				GUI_sum_value[8] = ((sum_energy/10) >> 8) & 0xFF;
 80016a4:	4b2d      	ldr	r3, [pc, #180]	; (800175c <StartTask07+0x1a4>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a2d      	ldr	r2, [pc, #180]	; (8001760 <StartTask07+0x1a8>)
 80016aa:	fba2 2303 	umull	r2, r3, r2, r3
 80016ae:	08db      	lsrs	r3, r3, #3
 80016b0:	0a1b      	lsrs	r3, r3, #8
 80016b2:	b2da      	uxtb	r2, r3
 80016b4:	4b27      	ldr	r3, [pc, #156]	; (8001754 <StartTask07+0x19c>)
 80016b6:	721a      	strb	r2, [r3, #8]
				GUI_sum_value[9] = (sum_energy/10) & 0xFF;
 80016b8:	4b28      	ldr	r3, [pc, #160]	; (800175c <StartTask07+0x1a4>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a28      	ldr	r2, [pc, #160]	; (8001760 <StartTask07+0x1a8>)
 80016be:	fba2 2303 	umull	r2, r3, r2, r3
 80016c2:	08db      	lsrs	r3, r3, #3
 80016c4:	b2da      	uxtb	r2, r3
 80016c6:	4b23      	ldr	r3, [pc, #140]	; (8001754 <StartTask07+0x19c>)
 80016c8:	725a      	strb	r2, [r3, #9]
				HAL_UART_Transmit(&huart1, GUI_sum_value, sizeof(GUI_sum_value),
 80016ca:	2364      	movs	r3, #100	; 0x64
 80016cc:	220a      	movs	r2, #10
 80016ce:	4921      	ldr	r1, [pc, #132]	; (8001754 <StartTask07+0x19c>)
 80016d0:	481c      	ldr	r0, [pc, #112]	; (8001744 <StartTask07+0x18c>)
 80016d2:	f00c fcb6 	bl	800e042 <HAL_UART_Transmit>
 80016d6:	e02c      	b.n	8001732 <StartTask07+0x17a>
						100);
			}
			else
			{
				GUI_sum_value[6] = (sum_energy_t/10) >> 24;
 80016d8:	4b22      	ldr	r3, [pc, #136]	; (8001764 <StartTask07+0x1ac>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a20      	ldr	r2, [pc, #128]	; (8001760 <StartTask07+0x1a8>)
 80016de:	fba2 2303 	umull	r2, r3, r2, r3
 80016e2:	08db      	lsrs	r3, r3, #3
 80016e4:	0e1b      	lsrs	r3, r3, #24
 80016e6:	b2da      	uxtb	r2, r3
 80016e8:	4b1a      	ldr	r3, [pc, #104]	; (8001754 <StartTask07+0x19c>)
 80016ea:	719a      	strb	r2, [r3, #6]
				GUI_sum_value[7] = ((sum_energy_t/10) >> 16) & 0xFF;
 80016ec:	4b1d      	ldr	r3, [pc, #116]	; (8001764 <StartTask07+0x1ac>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a1b      	ldr	r2, [pc, #108]	; (8001760 <StartTask07+0x1a8>)
 80016f2:	fba2 2303 	umull	r2, r3, r2, r3
 80016f6:	08db      	lsrs	r3, r3, #3
 80016f8:	0c1b      	lsrs	r3, r3, #16
 80016fa:	b2da      	uxtb	r2, r3
 80016fc:	4b15      	ldr	r3, [pc, #84]	; (8001754 <StartTask07+0x19c>)
 80016fe:	71da      	strb	r2, [r3, #7]
				GUI_sum_value[8] = ((sum_energy_t/10) >> 8) & 0xFF;
 8001700:	4b18      	ldr	r3, [pc, #96]	; (8001764 <StartTask07+0x1ac>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a16      	ldr	r2, [pc, #88]	; (8001760 <StartTask07+0x1a8>)
 8001706:	fba2 2303 	umull	r2, r3, r2, r3
 800170a:	08db      	lsrs	r3, r3, #3
 800170c:	0a1b      	lsrs	r3, r3, #8
 800170e:	b2da      	uxtb	r2, r3
 8001710:	4b10      	ldr	r3, [pc, #64]	; (8001754 <StartTask07+0x19c>)
 8001712:	721a      	strb	r2, [r3, #8]
				GUI_sum_value[9] = (sum_energy_t/10) & 0xFF;
 8001714:	4b13      	ldr	r3, [pc, #76]	; (8001764 <StartTask07+0x1ac>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a11      	ldr	r2, [pc, #68]	; (8001760 <StartTask07+0x1a8>)
 800171a:	fba2 2303 	umull	r2, r3, r2, r3
 800171e:	08db      	lsrs	r3, r3, #3
 8001720:	b2da      	uxtb	r2, r3
 8001722:	4b0c      	ldr	r3, [pc, #48]	; (8001754 <StartTask07+0x19c>)
 8001724:	725a      	strb	r2, [r3, #9]
				HAL_UART_Transmit(&huart1, GUI_sum_value, sizeof(GUI_sum_value),
 8001726:	2364      	movs	r3, #100	; 0x64
 8001728:	220a      	movs	r2, #10
 800172a:	490a      	ldr	r1, [pc, #40]	; (8001754 <StartTask07+0x19c>)
 800172c:	4805      	ldr	r0, [pc, #20]	; (8001744 <StartTask07+0x18c>)
 800172e:	f00c fc88 	bl	800e042 <HAL_UART_Transmit>
						100);
			}
		}

		osDelay(Delay_task07);  //500ms
 8001732:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001736:	f011 fc93 	bl	8013060 <osDelay>
		first = HP_Temp >> 8;
 800173a:	e741      	b.n	80015c0 <StartTask07+0x8>
 800173c:	24004d70 	.word	0x24004d70
 8001740:	24000010 	.word	0x24000010
 8001744:	24005080 	.word	0x24005080
 8001748:	24004d68 	.word	0x24004d68
 800174c:	24004d72 	.word	0x24004d72
 8001750:	24004db4 	.word	0x24004db4
 8001754:	24000028 	.word	0x24000028
 8001758:	24004d60 	.word	0x24004d60
 800175c:	24004dac 	.word	0x24004dac
 8001760:	cccccccd 	.word	0xcccccccd
 8001764:	24004da0 	.word	0x24004da0

08001768 <StartTask08>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask08 */
void StartTask08(void const * argument)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask08 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001770:	2001      	movs	r0, #1
 8001772:	f011 fc75 	bl	8013060 <osDelay>
 8001776:	e7fb      	b.n	8001770 <StartTask08+0x8>

08001778 <push>:
/* USER CODE BEGIN Application */
//=============== Ring buffer =====================


void push(uart_t *u, uint8_t data)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	460b      	mov	r3, r1
 8001782:	70fb      	strb	r3, [r7, #3]
	u->buffer[u->head] = data;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	461a      	mov	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4413      	add	r3, r2
 800178e:	78fa      	ldrb	r2, [r7, #3]
 8001790:	709a      	strb	r2, [r3, #2]
	u->head++;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	3301      	adds	r3, #1
 8001798:	b2da      	uxtb	r2, r3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	701a      	strb	r2, [r3, #0]
	if (u->head >= MAX_BUFFER_SIZE)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	2b3f      	cmp	r3, #63	; 0x3f
 80017a4:	d902      	bls.n	80017ac <push+0x34>
	{
		u->head = 0;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2200      	movs	r2, #0
 80017aa:	701a      	strb	r2, [r3, #0]
	}
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <pop>:

uint8_t pop(uart_t *u)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b085      	sub	sp, #20
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
	uint8_t data = u->buffer[u->tail];
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	785b      	ldrb	r3, [r3, #1]
 80017c4:	461a      	mov	r2, r3
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4413      	add	r3, r2
 80017ca:	789b      	ldrb	r3, [r3, #2]
 80017cc:	73fb      	strb	r3, [r7, #15]
	u->tail++;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	785b      	ldrb	r3, [r3, #1]
 80017d2:	3301      	adds	r3, #1
 80017d4:	b2da      	uxtb	r2, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	705a      	strb	r2, [r3, #1]
	if (u->tail >= MAX_BUFFER_SIZE)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	785b      	ldrb	r3, [r3, #1]
 80017de:	2b3f      	cmp	r3, #63	; 0x3f
 80017e0:	d902      	bls.n	80017e8 <pop+0x30>
	{
		u->tail = 0;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2200      	movs	r2, #0
 80017e6:	705a      	strb	r2, [r3, #1]
	}
	return data;
 80017e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3714      	adds	r7, #20
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr

080017f6 <isEmpty>:

uint8_t isEmpty(uart_t *u)
{
 80017f6:	b480      	push	{r7}
 80017f8:	b083      	sub	sp, #12
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
	return u->head == u->tail;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	781a      	ldrb	r2, [r3, #0]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	785b      	ldrb	r3, [r3, #1]
 8001806:	429a      	cmp	r2, r3
 8001808:	bf0c      	ite	eq
 800180a:	2301      	moveq	r3, #1
 800180c:	2300      	movne	r3, #0
 800180e:	b2db      	uxtb	r3, r3
}
 8001810:	4618      	mov	r0, r3
 8001812:	370c      	adds	r7, #12
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART1)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a10      	ldr	r2, [pc, #64]	; (800186c <HAL_UART_RxCpltCallback+0x50>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d10a      	bne.n	8001844 <HAL_UART_RxCpltCallback+0x28>
	{
		push(&uart_1, rx1_data);  //save data to Ring buffer
 800182e:	4b10      	ldr	r3, [pc, #64]	; (8001870 <HAL_UART_RxCpltCallback+0x54>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	4619      	mov	r1, r3
 8001834:	480f      	ldr	r0, [pc, #60]	; (8001874 <HAL_UART_RxCpltCallback+0x58>)
 8001836:	f7ff ff9f 	bl	8001778 <push>
		HAL_UART_Receive_IT(&huart1, &rx1_data, 1);
 800183a:	2201      	movs	r2, #1
 800183c:	490c      	ldr	r1, [pc, #48]	; (8001870 <HAL_UART_RxCpltCallback+0x54>)
 800183e:	480e      	ldr	r0, [pc, #56]	; (8001878 <HAL_UART_RxCpltCallback+0x5c>)
 8001840:	f00c fc96 	bl	800e170 <HAL_UART_Receive_IT>
	}

	if (huart->Instance == UART4)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a0c      	ldr	r2, [pc, #48]	; (800187c <HAL_UART_RxCpltCallback+0x60>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d10a      	bne.n	8001864 <HAL_UART_RxCpltCallback+0x48>
	{
		push(&uart_4, rx4_data);  //save data to Ring buffer
 800184e:	4b0c      	ldr	r3, [pc, #48]	; (8001880 <HAL_UART_RxCpltCallback+0x64>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	4619      	mov	r1, r3
 8001854:	480b      	ldr	r0, [pc, #44]	; (8001884 <HAL_UART_RxCpltCallback+0x68>)
 8001856:	f7ff ff8f 	bl	8001778 <push>
		HAL_UART_Receive_IT(&huart4, &rx4_data, 1);
 800185a:	2201      	movs	r2, #1
 800185c:	4908      	ldr	r1, [pc, #32]	; (8001880 <HAL_UART_RxCpltCallback+0x64>)
 800185e:	480a      	ldr	r0, [pc, #40]	; (8001888 <HAL_UART_RxCpltCallback+0x6c>)
 8001860:	f00c fc86 	bl	800e170 <HAL_UART_Receive_IT>
	}

}
 8001864:	bf00      	nop
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40011000 	.word	0x40011000
 8001870:	24004d00 	.word	0x24004d00
 8001874:	24004d04 	.word	0x24004d04
 8001878:	24005080 	.word	0x24005080
 800187c:	40004c00 	.word	0x40004c00
 8001880:	24004c34 	.word	0x24004c34
 8001884:	24004b8c 	.word	0x24004b8c
 8001888:	24005110 	.word	0x24005110

0800188c <MX_GPIO_Init>:
     PC11   ------> SDMMC1_D3
     PC12   ------> SDMMC1_CK
     PD2   ------> SDMMC1_CMD
*/
void MX_GPIO_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b08c      	sub	sp, #48	; 0x30
 8001890:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001892:	f107 031c 	add.w	r3, r7, #28
 8001896:	2200      	movs	r2, #0
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	605a      	str	r2, [r3, #4]
 800189c:	609a      	str	r2, [r3, #8]
 800189e:	60da      	str	r2, [r3, #12]
 80018a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018a2:	4b95      	ldr	r3, [pc, #596]	; (8001af8 <MX_GPIO_Init+0x26c>)
 80018a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018a8:	4a93      	ldr	r2, [pc, #588]	; (8001af8 <MX_GPIO_Init+0x26c>)
 80018aa:	f043 0310 	orr.w	r3, r3, #16
 80018ae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80018b2:	4b91      	ldr	r3, [pc, #580]	; (8001af8 <MX_GPIO_Init+0x26c>)
 80018b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018b8:	f003 0310 	and.w	r3, r3, #16
 80018bc:	61bb      	str	r3, [r7, #24]
 80018be:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018c0:	4b8d      	ldr	r3, [pc, #564]	; (8001af8 <MX_GPIO_Init+0x26c>)
 80018c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018c6:	4a8c      	ldr	r2, [pc, #560]	; (8001af8 <MX_GPIO_Init+0x26c>)
 80018c8:	f043 0304 	orr.w	r3, r3, #4
 80018cc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80018d0:	4b89      	ldr	r3, [pc, #548]	; (8001af8 <MX_GPIO_Init+0x26c>)
 80018d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018d6:	f003 0304 	and.w	r3, r3, #4
 80018da:	617b      	str	r3, [r7, #20]
 80018dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018de:	4b86      	ldr	r3, [pc, #536]	; (8001af8 <MX_GPIO_Init+0x26c>)
 80018e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018e4:	4a84      	ldr	r2, [pc, #528]	; (8001af8 <MX_GPIO_Init+0x26c>)
 80018e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018ea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80018ee:	4b82      	ldr	r3, [pc, #520]	; (8001af8 <MX_GPIO_Init+0x26c>)
 80018f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018f8:	613b      	str	r3, [r7, #16]
 80018fa:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fc:	4b7e      	ldr	r3, [pc, #504]	; (8001af8 <MX_GPIO_Init+0x26c>)
 80018fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001902:	4a7d      	ldr	r2, [pc, #500]	; (8001af8 <MX_GPIO_Init+0x26c>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800190c:	4b7a      	ldr	r3, [pc, #488]	; (8001af8 <MX_GPIO_Init+0x26c>)
 800190e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	60fb      	str	r3, [r7, #12]
 8001918:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800191a:	4b77      	ldr	r3, [pc, #476]	; (8001af8 <MX_GPIO_Init+0x26c>)
 800191c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001920:	4a75      	ldr	r2, [pc, #468]	; (8001af8 <MX_GPIO_Init+0x26c>)
 8001922:	f043 0302 	orr.w	r3, r3, #2
 8001926:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800192a:	4b73      	ldr	r3, [pc, #460]	; (8001af8 <MX_GPIO_Init+0x26c>)
 800192c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001930:	f003 0302 	and.w	r3, r3, #2
 8001934:	60bb      	str	r3, [r7, #8]
 8001936:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001938:	4b6f      	ldr	r3, [pc, #444]	; (8001af8 <MX_GPIO_Init+0x26c>)
 800193a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800193e:	4a6e      	ldr	r2, [pc, #440]	; (8001af8 <MX_GPIO_Init+0x26c>)
 8001940:	f043 0308 	orr.w	r3, r3, #8
 8001944:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001948:	4b6b      	ldr	r3, [pc, #428]	; (8001af8 <MX_GPIO_Init+0x26c>)
 800194a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800194e:	f003 0308 	and.w	r3, r3, #8
 8001952:	607b      	str	r3, [r7, #4]
 8001954:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(KEY_GPIO_Port, KEY_Pin, GPIO_PIN_RESET);
 8001956:	2200      	movs	r2, #0
 8001958:	2108      	movs	r1, #8
 800195a:	4868      	ldr	r0, [pc, #416]	; (8001afc <MX_GPIO_Init+0x270>)
 800195c:	f005 fbe0 	bl	8007120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_WR_RS_Pin, GPIO_PIN_SET);
 8001960:	2201      	movs	r2, #1
 8001962:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 8001966:	4865      	ldr	r0, [pc, #404]	; (8001afc <MX_GPIO_Init+0x270>)
 8001968:	f005 fbda 	bl	8007120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Fire_lamp_GPIO_Port, Fire_lamp_Pin, GPIO_PIN_SET);
 800196c:	2201      	movs	r2, #1
 800196e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001972:	4863      	ldr	r0, [pc, #396]	; (8001b00 <MX_GPIO_Init+0x274>)
 8001974:	f005 fbd4 	bl	8007120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001978:	2200      	movs	r2, #0
 800197a:	f44f 4143 	mov.w	r1, #49920	; 0xc300
 800197e:	4861      	ldr	r0, [pc, #388]	; (8001b04 <MX_GPIO_Init+0x278>)
 8001980:	f005 fbce 	bl	8007120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Test_LED_GPIO_Port, Test_LED_Pin, GPIO_PIN_RESET);
 8001984:	2200      	movs	r2, #0
 8001986:	2180      	movs	r1, #128	; 0x80
 8001988:	485f      	ldr	r0, [pc, #380]	; (8001b08 <MX_GPIO_Init+0x27c>)
 800198a:	f005 fbc9 	bl	8007120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(F_CS_GPIO_Port, F_CS_Pin, GPIO_PIN_SET);
 800198e:	2201      	movs	r2, #1
 8001990:	2140      	movs	r1, #64	; 0x40
 8001992:	485c      	ldr	r0, [pc, #368]	; (8001b04 <MX_GPIO_Init+0x278>)
 8001994:	f005 fbc4 	bl	8007120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8001998:	2308      	movs	r3, #8
 800199a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800199c:	2301      	movs	r3, #1
 800199e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a4:	2300      	movs	r3, #0
 80019a6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 80019a8:	f107 031c 	add.w	r3, r7, #28
 80019ac:	4619      	mov	r1, r3
 80019ae:	4853      	ldr	r0, [pc, #332]	; (8001afc <MX_GPIO_Init+0x270>)
 80019b0:	f005 f9ee 	bl	8006d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6;
 80019b4:	f44f 5301 	mov.w	r3, #8256	; 0x2040
 80019b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ba:	2300      	movs	r3, #0
 80019bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019be:	2300      	movs	r3, #0
 80019c0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019c2:	f107 031c 	add.w	r3, r7, #28
 80019c6:	4619      	mov	r1, r3
 80019c8:	484f      	ldr	r0, [pc, #316]	; (8001b08 <MX_GPIO_Init+0x27c>)
 80019ca:	f005 f9e1 	bl	8006d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
 80019ce:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80019d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d4:	2301      	movs	r3, #1
 80019d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d8:	2300      	movs	r3, #0
 80019da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019dc:	2303      	movs	r3, #3
 80019de:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019e0:	f107 031c 	add.w	r3, r7, #28
 80019e4:	4619      	mov	r1, r3
 80019e6:	4845      	ldr	r0, [pc, #276]	; (8001afc <MX_GPIO_Init+0x270>)
 80019e8:	f005 f9d2 	bl	8006d90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Fire_lamp_Pin;
 80019ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f2:	2301      	movs	r3, #1
 80019f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f6:	2300      	movs	r3, #0
 80019f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fa:	2300      	movs	r3, #0
 80019fc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Fire_lamp_GPIO_Port, &GPIO_InitStruct);
 80019fe:	f107 031c 	add.w	r3, r7, #28
 8001a02:	4619      	mov	r1, r3
 8001a04:	483e      	ldr	r0, [pc, #248]	; (8001b00 <MX_GPIO_Init+0x274>)
 8001a06:	f005 f9c3 	bl	8006d90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001a0a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a10:	2300      	movs	r3, #0
 8001a12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a14:	2300      	movs	r3, #0
 8001a16:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a18:	f107 031c 	add.w	r3, r7, #28
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4838      	ldr	r0, [pc, #224]	; (8001b00 <MX_GPIO_Init+0x274>)
 8001a20:	f005 f9b6 	bl	8006d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_14|GPIO_PIN_15;
 8001a24:	f44f 4343 	mov.w	r3, #49920	; 0xc300
 8001a28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a32:	2300      	movs	r3, #0
 8001a34:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a36:	f107 031c 	add.w	r3, r7, #28
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4831      	ldr	r0, [pc, #196]	; (8001b04 <MX_GPIO_Init+0x278>)
 8001a3e:	f005 f9a7 	bl	8006d90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a50:	f107 031c 	add.w	r3, r7, #28
 8001a54:	4619      	mov	r1, r3
 8001a56:	482b      	ldr	r0, [pc, #172]	; (8001b04 <MX_GPIO_Init+0x278>)
 8001a58:	f005 f99a 	bl	8006d90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Test_LED_Pin;
 8001a5c:	2380      	movs	r3, #128	; 0x80
 8001a5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a60:	2301      	movs	r3, #1
 8001a62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a64:	2302      	movs	r3, #2
 8001a66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Test_LED_GPIO_Port, &GPIO_InitStruct);
 8001a6c:	f107 031c 	add.w	r3, r7, #28
 8001a70:	4619      	mov	r1, r3
 8001a72:	4825      	ldr	r0, [pc, #148]	; (8001b08 <MX_GPIO_Init+0x27c>)
 8001a74:	f005 f98c 	bl	8006d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001a78:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001a7c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7e:	2302      	movs	r3, #2
 8001a80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a82:	2300      	movs	r3, #0
 8001a84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a86:	2303      	movs	r3, #3
 8001a88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001a8a:	230c      	movs	r3, #12
 8001a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a8e:	f107 031c 	add.w	r3, r7, #28
 8001a92:	4619      	mov	r1, r3
 8001a94:	481c      	ldr	r0, [pc, #112]	; (8001b08 <MX_GPIO_Init+0x27c>)
 8001a96:	f005 f97b 	bl	8006d90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Foot_Pin;
 8001a9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Foot_GPIO_Port, &GPIO_InitStruct);
 8001aa8:	f107 031c 	add.w	r3, r7, #28
 8001aac:	4619      	mov	r1, r3
 8001aae:	4817      	ldr	r0, [pc, #92]	; (8001b0c <MX_GPIO_Init+0x280>)
 8001ab0:	f005 f96e 	bl	8006d90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ab4:	2304      	movs	r3, #4
 8001ab6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab8:	2302      	movs	r3, #2
 8001aba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001ac4:	230c      	movs	r3, #12
 8001ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ac8:	f107 031c 	add.w	r3, r7, #28
 8001acc:	4619      	mov	r1, r3
 8001ace:	480d      	ldr	r0, [pc, #52]	; (8001b04 <MX_GPIO_Init+0x278>)
 8001ad0:	f005 f95e 	bl	8006d90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = F_CS_Pin;
 8001ad4:	2340      	movs	r3, #64	; 0x40
 8001ad6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001adc:	2300      	movs	r3, #0
 8001ade:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(F_CS_GPIO_Port, &GPIO_InitStruct);
 8001ae4:	f107 031c 	add.w	r3, r7, #28
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4806      	ldr	r0, [pc, #24]	; (8001b04 <MX_GPIO_Init+0x278>)
 8001aec:	f005 f950 	bl	8006d90 <HAL_GPIO_Init>

}
 8001af0:	bf00      	nop
 8001af2:	3730      	adds	r7, #48	; 0x30
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	58024400 	.word	0x58024400
 8001afc:	58021000 	.word	0x58021000
 8001b00:	58020400 	.word	0x58020400
 8001b04:	58020c00 	.word	0x58020c00
 8001b08:	58020800 	.word	0x58020800
 8001b0c:	58020000 	.word	0x58020000

08001b10 <_write>:
void PeriphCommonClock_Config(void);
void MX_FREERTOS_Init(void);
static void MX_NVIC_Init(void);
/* USER CODE BEGIN PFP */

int _write(int fd, char *str, int len) {
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
	CDC_Transmit_FS((uint8_t*)str, len);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	4619      	mov	r1, r3
 8001b22:	68b8      	ldr	r0, [r7, #8]
 8001b24:	f012 fe8a 	bl	801483c <CDC_Transmit_FS>
	return len;
 8001b28:	687b      	ldr	r3, [r7, #4]
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}

08001b32 <init_uart>:
	HAL_GPIO_WritePin(KEY_GPIO_Port,KEY_Pin,GPIO_PIN_RESET);
	HAL_Delay(Ldelay-1);
}

void init_uart(uart_t *u)
{
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b082      	sub	sp, #8
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
	u->head = 0;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	701a      	strb	r2, [r3, #0]
	u->tail = 0;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	705a      	strb	r2, [r3, #1]
	memset(u->buffer, 0, sizeof(u->buffer));
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	3302      	adds	r3, #2
 8001b4a:	2240      	movs	r2, #64	; 0x40
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f013 fc09 	bl	8015366 <memset>
}
 8001b54:	bf00      	nop
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b08c      	sub	sp, #48	; 0x30
 8001b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	HAL_Init();
 8001b62:	f003 f847 	bl	8004bf4 <HAL_Init>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b66:	f003 f845 	bl	8004bf4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b6a:	f000 f847 	bl	8001bfc <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001b6e:	f000 f8d7 	bl	8001d20 <PeriphCommonClock_Config>
	RTC_DateTypeDef sdatestructureget  ;
	RTC_TimeTypeDef stimestructureget  ;
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b72:	f7ff fe8b 	bl	800188c <MX_GPIO_Init>
  MX_RTC_Init();
 8001b76:	f000 f94d 	bl	8001e14 <MX_RTC_Init>
  MX_SPI1_Init();
 8001b7a:	f000 f9d5 	bl	8001f28 <MX_SPI1_Init>
  MX_SPI4_Init();
 8001b7e:	f000 fa29 	bl	8001fd4 <MX_SPI4_Init>
  MX_TIM1_Init();
 8001b82:	f000 fd45 	bl	8002610 <MX_TIM1_Init>
  MX_UART4_Init();
 8001b86:	f000 fe2f 	bl	80027e8 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8001b8a:	f000 fe79 	bl	8002880 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001b8e:	f000 fec3 	bl	8002918 <MX_USART3_UART_Init>
  MX_ADC3_Init();
 8001b92:	f7fe fe59 	bl	8000848 <MX_ADC3_Init>
  MX_ADC2_Init();
 8001b96:	f7fe fdf1 	bl	800077c <MX_ADC2_Init>
  MX_DAC1_Init();
 8001b9a:	f7fe ffb9 	bl	8000b10 <MX_DAC1_Init>
  MX_ADC1_Init();
 8001b9e:	f7fe fd73 	bl	8000688 <MX_ADC1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001ba2:	f000 f902 	bl	8001daa <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	init_uart(&uart_1);
 8001ba6:	480e      	ldr	r0, [pc, #56]	; (8001be0 <main+0x84>)
 8001ba8:	f7ff ffc3 	bl	8001b32 <init_uart>
	init_uart(&uart_4);
 8001bac:	480d      	ldr	r0, [pc, #52]	; (8001be4 <main+0x88>)
 8001bae:	f7ff ffc0 	bl	8001b32 <init_uart>
	HAL_UART_Receive_IT(&huart1, &rx1_data, 1);
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	490c      	ldr	r1, [pc, #48]	; (8001be8 <main+0x8c>)
 8001bb6:	480d      	ldr	r0, [pc, #52]	; (8001bec <main+0x90>)
 8001bb8:	f00c fada 	bl	800e170 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart4, &rx4_data, 1);
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	490c      	ldr	r1, [pc, #48]	; (8001bf0 <main+0x94>)
 8001bc0:	480c      	ldr	r0, [pc, #48]	; (8001bf4 <main+0x98>)
 8001bc2:	f00c fad5 	bl	800e170 <HAL_UART_Receive_IT>

	printf("Hello \n\r");
 8001bc6:	480c      	ldr	r0, [pc, #48]	; (8001bf8 <main+0x9c>)
 8001bc8:	f014 f874 	bl	8015cb4 <iprintf>


	volume(0x15);
 8001bcc:	2015      	movs	r0, #21
 8001bce:	f000 f98d 	bl	8001eec <volume>
 	LCD_Test();
 8001bd2:	f001 f813 	bl	8002bfc <LCD_Test>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001bd6:	f7ff f84d 	bl	8000c74 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8001bda:	f011 f9ee 	bl	8012fba <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001bde:	e7fe      	b.n	8001bde <main+0x82>
 8001be0:	24004d04 	.word	0x24004d04
 8001be4:	24004b8c 	.word	0x24004b8c
 8001be8:	24004d00 	.word	0x24004d00
 8001bec:	24005080 	.word	0x24005080
 8001bf0:	24004c34 	.word	0x24004c34
 8001bf4:	24005110 	.word	0x24005110
 8001bf8:	080181bc 	.word	0x080181bc

08001bfc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b09c      	sub	sp, #112	; 0x70
 8001c00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c06:	224c      	movs	r2, #76	; 0x4c
 8001c08:	2100      	movs	r1, #0
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f013 fbab 	bl	8015366 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c10:	1d3b      	adds	r3, r7, #4
 8001c12:	2220      	movs	r2, #32
 8001c14:	2100      	movs	r1, #0
 8001c16:	4618      	mov	r0, r3
 8001c18:	f013 fba5 	bl	8015366 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001c1c:	2002      	movs	r0, #2
 8001c1e:	f006 fc9d 	bl	800855c <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001c22:	2300      	movs	r3, #0
 8001c24:	603b      	str	r3, [r7, #0]
 8001c26:	4b3b      	ldr	r3, [pc, #236]	; (8001d14 <SystemClock_Config+0x118>)
 8001c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c2a:	4a3a      	ldr	r2, [pc, #232]	; (8001d14 <SystemClock_Config+0x118>)
 8001c2c:	f023 0301 	bic.w	r3, r3, #1
 8001c30:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001c32:	4b38      	ldr	r3, [pc, #224]	; (8001d14 <SystemClock_Config+0x118>)
 8001c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c36:	f003 0301 	and.w	r3, r3, #1
 8001c3a:	603b      	str	r3, [r7, #0]
 8001c3c:	4b36      	ldr	r3, [pc, #216]	; (8001d18 <SystemClock_Config+0x11c>)
 8001c3e:	699b      	ldr	r3, [r3, #24]
 8001c40:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001c44:	4a34      	ldr	r2, [pc, #208]	; (8001d18 <SystemClock_Config+0x11c>)
 8001c46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c4a:	6193      	str	r3, [r2, #24]
 8001c4c:	4b32      	ldr	r3, [pc, #200]	; (8001d18 <SystemClock_Config+0x11c>)
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c54:	603b      	str	r3, [r7, #0]
 8001c56:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001c58:	bf00      	nop
 8001c5a:	4b2f      	ldr	r3, [pc, #188]	; (8001d18 <SystemClock_Config+0x11c>)
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c66:	d1f8      	bne.n	8001c5a <SystemClock_Config+0x5e>
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001c68:	f006 fc68 	bl	800853c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001c6c:	f003 f842 	bl	8004cf4 <HAL_GetREVID>
 8001c70:	4b2a      	ldr	r3, [pc, #168]	; (8001d1c <SystemClock_Config+0x120>)
 8001c72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c74:	4a29      	ldr	r2, [pc, #164]	; (8001d1c <SystemClock_Config+0x120>)
 8001c76:	f023 0318 	bic.w	r3, r3, #24
 8001c7a:	6713      	str	r3, [r2, #112]	; 0x70
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8001c7c:	4b27      	ldr	r3, [pc, #156]	; (8001d1c <SystemClock_Config+0x120>)
 8001c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c80:	f023 0303 	bic.w	r3, r3, #3
 8001c84:	4a25      	ldr	r2, [pc, #148]	; (8001d1c <SystemClock_Config+0x120>)
 8001c86:	f043 0302 	orr.w	r3, r3, #2
 8001c8a:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001c8c:	2305      	movs	r3, #5
 8001c8e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c94:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001c96:	2301      	movs	r3, #1
 8001c98:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8001ca6:	230c      	movs	r3, #12
 8001ca8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001caa:	2302      	movs	r3, #2
 8001cac:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001cae:	2302      	movs	r3, #2
 8001cb0:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001cb6:	230c      	movs	r3, #12
 8001cb8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8001cba:	2302      	movs	r3, #2
 8001cbc:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f006 fc92 	bl	80085f0 <HAL_RCC_OscConfig>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <SystemClock_Config+0xda>
  {
    Error_Handler();
 8001cd2:	f000 f899 	bl	8001e08 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cd6:	233f      	movs	r3, #63	; 0x3f
 8001cd8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001cea:	2340      	movs	r3, #64	; 0x40
 8001cec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001cee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cf2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001cf8:	1d3b      	adds	r3, r7, #4
 8001cfa:	2101      	movs	r1, #1
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f007 f887 	bl	8008e10 <HAL_RCC_ClockConfig>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <SystemClock_Config+0x110>
  {
    Error_Handler();
 8001d08:	f000 f87e 	bl	8001e08 <Error_Handler>
  }
}
 8001d0c:	bf00      	nop
 8001d0e:	3770      	adds	r7, #112	; 0x70
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	58000400 	.word	0x58000400
 8001d18:	58024800 	.word	0x58024800
 8001d1c:	58024400 	.word	0x58024400

08001d20 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b0b0      	sub	sp, #192	; 0xc0
 8001d24:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d26:	1d3b      	adds	r3, r7, #4
 8001d28:	22bc      	movs	r2, #188	; 0xbc
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f013 fb1a 	bl	8015366 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC
 8001d32:	f44f 2342 	mov.w	r3, #794624	; 0xc2000
 8001d36:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SPI4;
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8001d38:	2302      	movs	r3, #2
 8001d3a:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 8001d3c:	230c      	movs	r3, #12
 8001d3e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 4;
 8001d40:	2304      	movs	r3, #4
 8001d42:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001d44:	2302      	movs	r3, #2
 8001d46:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001d4c:	23c0      	movs	r3, #192	; 0xc0
 8001d4e:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8001d50:	2320      	movs	r3, #32
 8001d52:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001d54:	2300      	movs	r3, #0
 8001d56:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLL3.PLL3M = 2;
 8001d58:	2302      	movs	r3, #2
 8001d5a:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 12;
 8001d5c:	230c      	movs	r3, #12
 8001d5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 5;
 8001d60:	2305      	movs	r3, #5
 8001d62:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 3;
 8001d64:	2303      	movs	r3, #3
 8001d66:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 8001d68:	2302      	movs	r3, #2
 8001d6a:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8001d6c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001d70:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 8001d72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d76:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PLL3;
 8001d7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d80:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8001d82:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001d86:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d90:	1d3b      	adds	r3, r7, #4
 8001d92:	4618      	mov	r0, r3
 8001d94:	f007 fc0a 	bl	80095ac <HAL_RCCEx_PeriphCLKConfig>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <PeriphCommonClock_Config+0x82>
  {
    Error_Handler();
 8001d9e:	f000 f833 	bl	8001e08 <Error_Handler>
  }
}
 8001da2:	bf00      	nop
 8001da4:	37c0      	adds	r7, #192	; 0xc0
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}

08001daa <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001daa:	b580      	push	{r7, lr}
 8001dac:	af00      	add	r7, sp, #0
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001dae:	2200      	movs	r2, #0
 8001db0:	2105      	movs	r1, #5
 8001db2:	2025      	movs	r0, #37	; 0x25
 8001db4:	f004 f910 	bl	8005fd8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001db8:	2025      	movs	r0, #37	; 0x25
 8001dba:	f004 f927 	bl	800600c <HAL_NVIC_EnableIRQ>
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	2105      	movs	r1, #5
 8001dc2:	2027      	movs	r0, #39	; 0x27
 8001dc4:	f004 f908 	bl	8005fd8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001dc8:	2027      	movs	r0, #39	; 0x27
 8001dca:	f004 f91f 	bl	800600c <HAL_NVIC_EnableIRQ>
  /* UART4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8001dce:	2200      	movs	r2, #0
 8001dd0:	2105      	movs	r1, #5
 8001dd2:	2034      	movs	r0, #52	; 0x34
 8001dd4:	f004 f900 	bl	8005fd8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001dd8:	2034      	movs	r0, #52	; 0x34
 8001dda:	f004 f917 	bl	800600c <HAL_NVIC_EnableIRQ>
}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
	...

08001de4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a04      	ldr	r2, [pc, #16]	; (8001e04 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d101      	bne.n	8001dfa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001df6:	f002 ff39 	bl	8004c6c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	3708      	adds	r7, #8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	40014800 	.word	0x40014800

08001e08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e0c:	b672      	cpsid	i
}
 8001e0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e10:	e7fe      	b.n	8001e10 <Error_Handler+0x8>
	...

08001e14 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b090      	sub	sp, #64	; 0x40
 8001e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */
		RTC_TimeTypeDef sTime = {0};
 8001e1a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	605a      	str	r2, [r3, #4]
 8001e24:	609a      	str	r2, [r3, #8]
 8001e26:	60da      	str	r2, [r3, #12]
 8001e28:	611a      	str	r2, [r3, #16]
		  RTC_DateTypeDef sDate = {0};
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	62bb      	str	r3, [r7, #40]	; 0x28
		  RTC_AlarmTypeDef sAlarm = {0};
 8001e2e:	463b      	mov	r3, r7
 8001e30:	2228      	movs	r2, #40	; 0x28
 8001e32:	2100      	movs	r1, #0
 8001e34:	4618      	mov	r0, r3
 8001e36:	f013 fa96 	bl	8015366 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001e3a:	4b12      	ldr	r3, [pc, #72]	; (8001e84 <MX_RTC_Init+0x70>)
 8001e3c:	4a12      	ldr	r2, [pc, #72]	; (8001e88 <MX_RTC_Init+0x74>)
 8001e3e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8001e40:	4b10      	ldr	r3, [pc, #64]	; (8001e84 <MX_RTC_Init+0x70>)
 8001e42:	2240      	movs	r2, #64	; 0x40
 8001e44:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001e46:	4b0f      	ldr	r3, [pc, #60]	; (8001e84 <MX_RTC_Init+0x70>)
 8001e48:	227f      	movs	r2, #127	; 0x7f
 8001e4a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001e4c:	4b0d      	ldr	r3, [pc, #52]	; (8001e84 <MX_RTC_Init+0x70>)
 8001e4e:	22ff      	movs	r2, #255	; 0xff
 8001e50:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001e52:	4b0c      	ldr	r3, [pc, #48]	; (8001e84 <MX_RTC_Init+0x70>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001e58:	4b0a      	ldr	r3, [pc, #40]	; (8001e84 <MX_RTC_Init+0x70>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001e5e:	4b09      	ldr	r3, [pc, #36]	; (8001e84 <MX_RTC_Init+0x70>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001e64:	4b07      	ldr	r3, [pc, #28]	; (8001e84 <MX_RTC_Init+0x70>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001e6a:	4806      	ldr	r0, [pc, #24]	; (8001e84 <MX_RTC_Init+0x70>)
 8001e6c:	f009 fd24 	bl	800b8b8 <HAL_RTC_Init>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001e76:	f7ff ffc7 	bl	8001e08 <Error_Handler>
    {
      Error_Handler();
    }
  /* USER CODE END RTC_Init 2 */

}
 8001e7a:	bf00      	nop
 8001e7c:	3740      	adds	r7, #64	; 0x40
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	24004e24 	.word	0x24004e24
 8001e88:	58004000 	.word	0x58004000

08001e8c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b0b2      	sub	sp, #200	; 0xc8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e94:	f107 030c 	add.w	r3, r7, #12
 8001e98:	22bc      	movs	r2, #188	; 0xbc
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f013 fa62 	bl	8015366 <memset>
  if(rtcHandle->Instance==RTC)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a0f      	ldr	r2, [pc, #60]	; (8001ee4 <HAL_RTC_MspInit+0x58>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d116      	bne.n	8001eda <HAL_RTC_MspInit+0x4e>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001eac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001eb0:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001eb2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001eb6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001eba:	f107 030c 	add.w	r3, r7, #12
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f007 fb74 	bl	80095ac <HAL_RCCEx_PeriphCLKConfig>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001eca:	f7ff ff9d 	bl	8001e08 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001ece:	4b06      	ldr	r3, [pc, #24]	; (8001ee8 <HAL_RTC_MspInit+0x5c>)
 8001ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ed2:	4a05      	ldr	r2, [pc, #20]	; (8001ee8 <HAL_RTC_MspInit+0x5c>)
 8001ed4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ed8:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001eda:	bf00      	nop
 8001edc:	37c8      	adds	r7, #200	; 0xc8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	58004000 	.word	0x58004000
 8001ee8:	58024400 	.word	0x58024400

08001eec <volume>:
void play(uint8_t Track) {
	uint8_t play[6] = { 0xAA, 0x07, 0x02, 0x00, Track, Track + 0xB3 };
	HAL_UART_Transmit(&huart3, play, sizeof(play), 100);
}

void volume(uint8_t vol) {
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	71fb      	strb	r3, [r7, #7]
	uint8_t volume[5] = { 0xAA, 0x13, 0x01, vol, vol + 0xBE };
 8001ef6:	23aa      	movs	r3, #170	; 0xaa
 8001ef8:	723b      	strb	r3, [r7, #8]
 8001efa:	2313      	movs	r3, #19
 8001efc:	727b      	strb	r3, [r7, #9]
 8001efe:	2301      	movs	r3, #1
 8001f00:	72bb      	strb	r3, [r7, #10]
 8001f02:	79fb      	ldrb	r3, [r7, #7]
 8001f04:	72fb      	strb	r3, [r7, #11]
 8001f06:	79fb      	ldrb	r3, [r7, #7]
 8001f08:	3b42      	subs	r3, #66	; 0x42
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	733b      	strb	r3, [r7, #12]
	HAL_UART_Transmit(&huart3, volume, sizeof(volume), 100);
 8001f0e:	f107 0108 	add.w	r1, r7, #8
 8001f12:	2364      	movs	r3, #100	; 0x64
 8001f14:	2205      	movs	r2, #5
 8001f16:	4803      	ldr	r0, [pc, #12]	; (8001f24 <volume+0x38>)
 8001f18:	f00c f893 	bl	800e042 <HAL_UART_Transmit>
}
 8001f1c:	bf00      	nop
 8001f1e:	3710      	adds	r7, #16
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	24004e48 	.word	0x24004e48

08001f28 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001f2c:	4b27      	ldr	r3, [pc, #156]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001f2e:	4a28      	ldr	r2, [pc, #160]	; (8001fd0 <MX_SPI1_Init+0xa8>)
 8001f30:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f32:	4b26      	ldr	r3, [pc, #152]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001f34:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001f38:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001f3a:	4b24      	ldr	r3, [pc, #144]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f40:	4b22      	ldr	r3, [pc, #136]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001f42:	2207      	movs	r2, #7
 8001f44:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f46:	4b21      	ldr	r3, [pc, #132]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f4c:	4b1f      	ldr	r3, [pc, #124]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f52:	4b1e      	ldr	r3, [pc, #120]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001f54:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001f58:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f5a:	4b1c      	ldr	r3, [pc, #112]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f60:	4b1a      	ldr	r3, [pc, #104]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f66:	4b19      	ldr	r3, [pc, #100]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f6c:	4b17      	ldr	r3, [pc, #92]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001f72:	4b16      	ldr	r3, [pc, #88]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001f78:	4b14      	ldr	r3, [pc, #80]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001f7a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f7e:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001f80:	4b12      	ldr	r3, [pc, #72]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001f86:	4b11      	ldr	r3, [pc, #68]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001f8c:	4b0f      	ldr	r3, [pc, #60]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001f92:	4b0e      	ldr	r3, [pc, #56]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001f98:	4b0c      	ldr	r3, [pc, #48]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001f9e:	4b0b      	ldr	r3, [pc, #44]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001fa4:	4b09      	ldr	r3, [pc, #36]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001faa:	4b08      	ldr	r3, [pc, #32]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001fb0:	4b06      	ldr	r3, [pc, #24]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001fb6:	4805      	ldr	r0, [pc, #20]	; (8001fcc <MX_SPI1_Init+0xa4>)
 8001fb8:	f009 fe4e 	bl	800bc58 <HAL_SPI_Init>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_SPI1_Init+0x9e>
  {
    Error_Handler();
 8001fc2:	f7ff ff21 	bl	8001e08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001fc6:	bf00      	nop
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	24004f60 	.word	0x24004f60
 8001fd0:	40013000 	.word	0x40013000

08001fd4 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8001fd8:	4b28      	ldr	r3, [pc, #160]	; (800207c <MX_SPI4_Init+0xa8>)
 8001fda:	4a29      	ldr	r2, [pc, #164]	; (8002080 <MX_SPI4_Init+0xac>)
 8001fdc:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001fde:	4b27      	ldr	r3, [pc, #156]	; (800207c <MX_SPI4_Init+0xa8>)
 8001fe0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001fe4:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 8001fe6:	4b25      	ldr	r3, [pc, #148]	; (800207c <MX_SPI4_Init+0xa8>)
 8001fe8:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8001fec:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fee:	4b23      	ldr	r3, [pc, #140]	; (800207c <MX_SPI4_Init+0xa8>)
 8001ff0:	2207      	movs	r2, #7
 8001ff2:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ff4:	4b21      	ldr	r3, [pc, #132]	; (800207c <MX_SPI4_Init+0xa8>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ffa:	4b20      	ldr	r3, [pc, #128]	; (800207c <MX_SPI4_Init+0xa8>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002000:	4b1e      	ldr	r3, [pc, #120]	; (800207c <MX_SPI4_Init+0xa8>)
 8002002:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002006:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002008:	4b1c      	ldr	r3, [pc, #112]	; (800207c <MX_SPI4_Init+0xa8>)
 800200a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800200e:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002010:	4b1a      	ldr	r3, [pc, #104]	; (800207c <MX_SPI4_Init+0xa8>)
 8002012:	2200      	movs	r2, #0
 8002014:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002016:	4b19      	ldr	r3, [pc, #100]	; (800207c <MX_SPI4_Init+0xa8>)
 8002018:	2200      	movs	r2, #0
 800201a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800201c:	4b17      	ldr	r3, [pc, #92]	; (800207c <MX_SPI4_Init+0xa8>)
 800201e:	2200      	movs	r2, #0
 8002020:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8002022:	4b16      	ldr	r3, [pc, #88]	; (800207c <MX_SPI4_Init+0xa8>)
 8002024:	2200      	movs	r2, #0
 8002026:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002028:	4b14      	ldr	r3, [pc, #80]	; (800207c <MX_SPI4_Init+0xa8>)
 800202a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800202e:	635a      	str	r2, [r3, #52]	; 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002030:	4b12      	ldr	r3, [pc, #72]	; (800207c <MX_SPI4_Init+0xa8>)
 8002032:	2200      	movs	r2, #0
 8002034:	639a      	str	r2, [r3, #56]	; 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002036:	4b11      	ldr	r3, [pc, #68]	; (800207c <MX_SPI4_Init+0xa8>)
 8002038:	2200      	movs	r2, #0
 800203a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800203c:	4b0f      	ldr	r3, [pc, #60]	; (800207c <MX_SPI4_Init+0xa8>)
 800203e:	2200      	movs	r2, #0
 8002040:	641a      	str	r2, [r3, #64]	; 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002042:	4b0e      	ldr	r3, [pc, #56]	; (800207c <MX_SPI4_Init+0xa8>)
 8002044:	2200      	movs	r2, #0
 8002046:	645a      	str	r2, [r3, #68]	; 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002048:	4b0c      	ldr	r3, [pc, #48]	; (800207c <MX_SPI4_Init+0xa8>)
 800204a:	2200      	movs	r2, #0
 800204c:	649a      	str	r2, [r3, #72]	; 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800204e:	4b0b      	ldr	r3, [pc, #44]	; (800207c <MX_SPI4_Init+0xa8>)
 8002050:	2200      	movs	r2, #0
 8002052:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002054:	4b09      	ldr	r3, [pc, #36]	; (800207c <MX_SPI4_Init+0xa8>)
 8002056:	2200      	movs	r2, #0
 8002058:	651a      	str	r2, [r3, #80]	; 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800205a:	4b08      	ldr	r3, [pc, #32]	; (800207c <MX_SPI4_Init+0xa8>)
 800205c:	2200      	movs	r2, #0
 800205e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002060:	4b06      	ldr	r3, [pc, #24]	; (800207c <MX_SPI4_Init+0xa8>)
 8002062:	2200      	movs	r2, #0
 8002064:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002066:	4805      	ldr	r0, [pc, #20]	; (800207c <MX_SPI4_Init+0xa8>)
 8002068:	f009 fdf6 	bl	800bc58 <HAL_SPI_Init>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 8002072:	f7ff fec9 	bl	8001e08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8002076:	bf00      	nop
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	24004ed8 	.word	0x24004ed8
 8002080:	40013400 	.word	0x40013400

08002084 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b0bc      	sub	sp, #240	; 0xf0
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800208c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	605a      	str	r2, [r3, #4]
 8002096:	609a      	str	r2, [r3, #8]
 8002098:	60da      	str	r2, [r3, #12]
 800209a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800209c:	f107 0320 	add.w	r3, r7, #32
 80020a0:	22bc      	movs	r2, #188	; 0xbc
 80020a2:	2100      	movs	r1, #0
 80020a4:	4618      	mov	r0, r3
 80020a6:	f013 f95e 	bl	8015366 <memset>
  if(spiHandle->Instance==SPI1)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a53      	ldr	r2, [pc, #332]	; (80021fc <HAL_SPI_MspInit+0x178>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d166      	bne.n	8002182 <HAL_SPI_MspInit+0xfe>
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80020b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020b8:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80020ba:	2300      	movs	r3, #0
 80020bc:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020be:	f107 0320 	add.w	r3, r7, #32
 80020c2:	4618      	mov	r0, r3
 80020c4:	f007 fa72 	bl	80095ac <HAL_RCCEx_PeriphCLKConfig>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 80020ce:	f7ff fe9b 	bl	8001e08 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80020d2:	4b4b      	ldr	r3, [pc, #300]	; (8002200 <HAL_SPI_MspInit+0x17c>)
 80020d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80020d8:	4a49      	ldr	r2, [pc, #292]	; (8002200 <HAL_SPI_MspInit+0x17c>)
 80020da:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80020de:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80020e2:	4b47      	ldr	r3, [pc, #284]	; (8002200 <HAL_SPI_MspInit+0x17c>)
 80020e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80020e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020ec:	61fb      	str	r3, [r7, #28]
 80020ee:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020f0:	4b43      	ldr	r3, [pc, #268]	; (8002200 <HAL_SPI_MspInit+0x17c>)
 80020f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020f6:	4a42      	ldr	r2, [pc, #264]	; (8002200 <HAL_SPI_MspInit+0x17c>)
 80020f8:	f043 0308 	orr.w	r3, r3, #8
 80020fc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002100:	4b3f      	ldr	r3, [pc, #252]	; (8002200 <HAL_SPI_MspInit+0x17c>)
 8002102:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002106:	f003 0308 	and.w	r3, r3, #8
 800210a:	61bb      	str	r3, [r7, #24]
 800210c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800210e:	4b3c      	ldr	r3, [pc, #240]	; (8002200 <HAL_SPI_MspInit+0x17c>)
 8002110:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002114:	4a3a      	ldr	r2, [pc, #232]	; (8002200 <HAL_SPI_MspInit+0x17c>)
 8002116:	f043 0302 	orr.w	r3, r3, #2
 800211a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800211e:	4b38      	ldr	r3, [pc, #224]	; (8002200 <HAL_SPI_MspInit+0x17c>)
 8002120:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002124:	f003 0302 	and.w	r3, r3, #2
 8002128:	617b      	str	r3, [r7, #20]
 800212a:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800212c:	2380      	movs	r3, #128	; 0x80
 800212e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002132:	2302      	movs	r3, #2
 8002134:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002138:	2300      	movs	r3, #0
 800213a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800213e:	2301      	movs	r3, #1
 8002140:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002144:	2305      	movs	r3, #5
 8002146:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800214a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800214e:	4619      	mov	r1, r3
 8002150:	482c      	ldr	r0, [pc, #176]	; (8002204 <HAL_SPI_MspInit+0x180>)
 8002152:	f004 fe1d 	bl	8006d90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8002156:	2318      	movs	r3, #24
 8002158:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800215c:	2302      	movs	r3, #2
 800215e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002162:	2300      	movs	r3, #0
 8002164:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002168:	2301      	movs	r3, #1
 800216a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800216e:	2305      	movs	r3, #5
 8002170:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002174:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002178:	4619      	mov	r1, r3
 800217a:	4823      	ldr	r0, [pc, #140]	; (8002208 <HAL_SPI_MspInit+0x184>)
 800217c:	f004 fe08 	bl	8006d90 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8002180:	e038      	b.n	80021f4 <HAL_SPI_MspInit+0x170>
  else if(spiHandle->Instance==SPI4)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a21      	ldr	r2, [pc, #132]	; (800220c <HAL_SPI_MspInit+0x188>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d133      	bne.n	80021f4 <HAL_SPI_MspInit+0x170>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800218c:	4b1c      	ldr	r3, [pc, #112]	; (8002200 <HAL_SPI_MspInit+0x17c>)
 800218e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002192:	4a1b      	ldr	r2, [pc, #108]	; (8002200 <HAL_SPI_MspInit+0x17c>)
 8002194:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002198:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800219c:	4b18      	ldr	r3, [pc, #96]	; (8002200 <HAL_SPI_MspInit+0x17c>)
 800219e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80021a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021a6:	613b      	str	r3, [r7, #16]
 80021a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021aa:	4b15      	ldr	r3, [pc, #84]	; (8002200 <HAL_SPI_MspInit+0x17c>)
 80021ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021b0:	4a13      	ldr	r2, [pc, #76]	; (8002200 <HAL_SPI_MspInit+0x17c>)
 80021b2:	f043 0310 	orr.w	r3, r3, #16
 80021b6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80021ba:	4b11      	ldr	r3, [pc, #68]	; (8002200 <HAL_SPI_MspInit+0x17c>)
 80021bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021c0:	f003 0310 	and.w	r3, r3, #16
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 80021c8:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 80021cc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d0:	2302      	movs	r3, #2
 80021d2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d6:	2300      	movs	r3, #0
 80021d8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80021dc:	2301      	movs	r3, #1
 80021de:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80021e2:	2305      	movs	r3, #5
 80021e4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021e8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80021ec:	4619      	mov	r1, r3
 80021ee:	4808      	ldr	r0, [pc, #32]	; (8002210 <HAL_SPI_MspInit+0x18c>)
 80021f0:	f004 fdce 	bl	8006d90 <HAL_GPIO_Init>
}
 80021f4:	bf00      	nop
 80021f6:	37f0      	adds	r7, #240	; 0xf0
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	40013000 	.word	0x40013000
 8002200:	58024400 	.word	0x58024400
 8002204:	58020c00 	.word	0x58020c00
 8002208:	58020400 	.word	0x58020400
 800220c:	40013400 	.word	0x40013400
 8002210:	58021000 	.word	0x58021000

08002214 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800221a:	4b0c      	ldr	r3, [pc, #48]	; (800224c <HAL_MspInit+0x38>)
 800221c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002220:	4a0a      	ldr	r2, [pc, #40]	; (800224c <HAL_MspInit+0x38>)
 8002222:	f043 0302 	orr.w	r3, r3, #2
 8002226:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800222a:	4b08      	ldr	r3, [pc, #32]	; (800224c <HAL_MspInit+0x38>)
 800222c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002230:	f003 0302 	and.w	r3, r3, #2
 8002234:	607b      	str	r3, [r7, #4]
 8002236:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002238:	2200      	movs	r2, #0
 800223a:	210f      	movs	r1, #15
 800223c:	f06f 0001 	mvn.w	r0, #1
 8002240:	f003 feca 	bl	8005fd8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002244:	bf00      	nop
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	58024400 	.word	0x58024400

08002250 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b08e      	sub	sp, #56	; 0x38
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM17 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2b0f      	cmp	r3, #15
 800225c:	d844      	bhi.n	80022e8 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority ,0U);
 800225e:	2200      	movs	r2, #0
 8002260:	6879      	ldr	r1, [r7, #4]
 8002262:	2076      	movs	r0, #118	; 0x76
 8002264:	f003 feb8 	bl	8005fd8 <HAL_NVIC_SetPriority>

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8002268:	2076      	movs	r0, #118	; 0x76
 800226a:	f003 fecf 	bl	800600c <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 800226e:	4a24      	ldr	r2, [pc, #144]	; (8002300 <HAL_InitTick+0xb0>)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8002274:	4b23      	ldr	r3, [pc, #140]	; (8002304 <HAL_InitTick+0xb4>)
 8002276:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800227a:	4a22      	ldr	r2, [pc, #136]	; (8002304 <HAL_InitTick+0xb4>)
 800227c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002280:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002284:	4b1f      	ldr	r3, [pc, #124]	; (8002304 <HAL_InitTick+0xb4>)
 8002286:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800228a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800228e:	60bb      	str	r3, [r7, #8]
 8002290:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002292:	f107 020c 	add.w	r2, r7, #12
 8002296:	f107 0310 	add.w	r3, r7, #16
 800229a:	4611      	mov	r1, r2
 800229c:	4618      	mov	r0, r3
 800229e:	f007 f943 	bl	8009528 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */

  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80022a2:	f007 f92b 	bl	80094fc <HAL_RCC_GetPCLK2Freq>
 80022a6:	4603      	mov	r3, r0
 80022a8:	005b      	lsls	r3, r3, #1
 80022aa:	637b      	str	r3, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80022ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022ae:	4a16      	ldr	r2, [pc, #88]	; (8002308 <HAL_InitTick+0xb8>)
 80022b0:	fba2 2303 	umull	r2, r3, r2, r3
 80022b4:	0c9b      	lsrs	r3, r3, #18
 80022b6:	3b01      	subs	r3, #1
 80022b8:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 80022ba:	4b14      	ldr	r3, [pc, #80]	; (800230c <HAL_InitTick+0xbc>)
 80022bc:	4a14      	ldr	r2, [pc, #80]	; (8002310 <HAL_InitTick+0xc0>)
 80022be:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 80022c0:	4b12      	ldr	r3, [pc, #72]	; (800230c <HAL_InitTick+0xbc>)
 80022c2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80022c6:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 80022c8:	4a10      	ldr	r2, [pc, #64]	; (800230c <HAL_InitTick+0xbc>)
 80022ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022cc:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 80022ce:	4b0f      	ldr	r3, [pc, #60]	; (800230c <HAL_InitTick+0xbc>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022d4:	4b0d      	ldr	r3, [pc, #52]	; (800230c <HAL_InitTick+0xbc>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 80022da:	480c      	ldr	r0, [pc, #48]	; (800230c <HAL_InitTick+0xbc>)
 80022dc:	f00a fd77 	bl	800cdce <HAL_TIM_Base_Init>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d107      	bne.n	80022f6 <HAL_InitTick+0xa6>
 80022e6:	e001      	b.n	80022ec <HAL_InitTick+0x9c>
    return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e005      	b.n	80022f8 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 80022ec:	4807      	ldr	r0, [pc, #28]	; (800230c <HAL_InitTick+0xbc>)
 80022ee:	f00a fdcf 	bl	800ce90 <HAL_TIM_Base_Start_IT>
 80022f2:	4603      	mov	r3, r0
 80022f4:	e000      	b.n	80022f8 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3738      	adds	r7, #56	; 0x38
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	240000dc 	.word	0x240000dc
 8002304:	58024400 	.word	0x58024400
 8002308:	431bde83 	.word	0x431bde83
 800230c:	24004fe8 	.word	0x24004fe8
 8002310:	40014800 	.word	0x40014800

08002314 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002318:	e7fe      	b.n	8002318 <NMI_Handler+0x4>

0800231a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800231a:	b480      	push	{r7}
 800231c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800231e:	e7fe      	b.n	800231e <HardFault_Handler+0x4>

08002320 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002324:	e7fe      	b.n	8002324 <MemManage_Handler+0x4>

08002326 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002326:	b480      	push	{r7}
 8002328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800232a:	e7fe      	b.n	800232a <BusFault_Handler+0x4>

0800232c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002330:	e7fe      	b.n	8002330 <UsageFault_Handler+0x4>

08002332 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002332:	b480      	push	{r7}
 8002334:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002336:	bf00      	nop
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr

08002340 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002344:	4802      	ldr	r0, [pc, #8]	; (8002350 <USART1_IRQHandler+0x10>)
 8002346:	f00b ff59 	bl	800e1fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800234a:	bf00      	nop
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	24005080 	.word	0x24005080

08002354 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002358:	4802      	ldr	r0, [pc, #8]	; (8002364 <USART3_IRQHandler+0x10>)
 800235a:	f00b ff4f 	bl	800e1fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800235e:	bf00      	nop
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	24004e48 	.word	0x24004e48

08002368 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800236c:	4802      	ldr	r0, [pc, #8]	; (8002378 <UART4_IRQHandler+0x10>)
 800236e:	f00b ff45 	bl	800e1fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002372:	bf00      	nop
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	24005110 	.word	0x24005110

0800237c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002380:	4802      	ldr	r0, [pc, #8]	; (800238c <OTG_FS_IRQHandler+0x10>)
 8002382:	f005 f857 	bl	8007434 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002386:	bf00      	nop
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	240066c0 	.word	0x240066c0

08002390 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8002394:	4802      	ldr	r0, [pc, #8]	; (80023a0 <TIM17_IRQHandler+0x10>)
 8002396:	f00a fe42 	bl	800d01e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 800239a:	bf00      	nop
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	24004fe8 	.word	0x24004fe8

080023a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
	return 1;
 80023a8:	2301      	movs	r3, #1
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr

080023b4 <_kill>:

int _kill(int pid, int sig)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80023be:	f012 fea1 	bl	8015104 <__errno>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2216      	movs	r2, #22
 80023c6:	601a      	str	r2, [r3, #0]
	return -1;
 80023c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3708      	adds	r7, #8
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <_exit>:

void _exit (int status)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80023dc:	f04f 31ff 	mov.w	r1, #4294967295
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f7ff ffe7 	bl	80023b4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80023e6:	e7fe      	b.n	80023e6 <_exit+0x12>

080023e8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b086      	sub	sp, #24
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	60f8      	str	r0, [r7, #12]
 80023f0:	60b9      	str	r1, [r7, #8]
 80023f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023f4:	2300      	movs	r3, #0
 80023f6:	617b      	str	r3, [r7, #20]
 80023f8:	e00a      	b.n	8002410 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80023fa:	f3af 8000 	nop.w
 80023fe:	4601      	mov	r1, r0
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	1c5a      	adds	r2, r3, #1
 8002404:	60ba      	str	r2, [r7, #8]
 8002406:	b2ca      	uxtb	r2, r1
 8002408:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	3301      	adds	r3, #1
 800240e:	617b      	str	r3, [r7, #20]
 8002410:	697a      	ldr	r2, [r7, #20]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	429a      	cmp	r2, r3
 8002416:	dbf0      	blt.n	80023fa <_read+0x12>
	}

return len;
 8002418:	687b      	ldr	r3, [r7, #4]
}
 800241a:	4618      	mov	r0, r3
 800241c:	3718      	adds	r7, #24
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}

08002422 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002422:	b480      	push	{r7}
 8002424:	b083      	sub	sp, #12
 8002426:	af00      	add	r7, sp, #0
 8002428:	6078      	str	r0, [r7, #4]
	return -1;
 800242a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800242e:	4618      	mov	r0, r3
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr

0800243a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800243a:	b480      	push	{r7}
 800243c:	b083      	sub	sp, #12
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
 8002442:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800244a:	605a      	str	r2, [r3, #4]
	return 0;
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr

0800245a <_isatty>:

int _isatty(int file)
{
 800245a:	b480      	push	{r7}
 800245c:	b083      	sub	sp, #12
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
	return 1;
 8002462:	2301      	movs	r3, #1
}
 8002464:	4618      	mov	r0, r3
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	60b9      	str	r1, [r7, #8]
 800247a:	607a      	str	r2, [r7, #4]
	return 0;
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3714      	adds	r7, #20
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
	...

0800248c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b086      	sub	sp, #24
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002494:	4a14      	ldr	r2, [pc, #80]	; (80024e8 <_sbrk+0x5c>)
 8002496:	4b15      	ldr	r3, [pc, #84]	; (80024ec <_sbrk+0x60>)
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024a0:	4b13      	ldr	r3, [pc, #76]	; (80024f0 <_sbrk+0x64>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d102      	bne.n	80024ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024a8:	4b11      	ldr	r3, [pc, #68]	; (80024f0 <_sbrk+0x64>)
 80024aa:	4a12      	ldr	r2, [pc, #72]	; (80024f4 <_sbrk+0x68>)
 80024ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ae:	4b10      	ldr	r3, [pc, #64]	; (80024f0 <_sbrk+0x64>)
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4413      	add	r3, r2
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d207      	bcs.n	80024cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024bc:	f012 fe22 	bl	8015104 <__errno>
 80024c0:	4603      	mov	r3, r0
 80024c2:	220c      	movs	r2, #12
 80024c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024c6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ca:	e009      	b.n	80024e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024cc:	4b08      	ldr	r3, [pc, #32]	; (80024f0 <_sbrk+0x64>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024d2:	4b07      	ldr	r3, [pc, #28]	; (80024f0 <_sbrk+0x64>)
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4413      	add	r3, r2
 80024da:	4a05      	ldr	r2, [pc, #20]	; (80024f0 <_sbrk+0x64>)
 80024dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024de:	68fb      	ldr	r3, [r7, #12]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3718      	adds	r7, #24
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	24080000 	.word	0x24080000
 80024ec:	00002000 	.word	0x00002000
 80024f0:	24000704 	.word	0x24000704
 80024f4:	24006ad8 	.word	0x24006ad8

080024f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80024fc:	4b39      	ldr	r3, [pc, #228]	; (80025e4 <SystemInit+0xec>)
 80024fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002502:	4a38      	ldr	r2, [pc, #224]	; (80025e4 <SystemInit+0xec>)
 8002504:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002508:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800250c:	4b36      	ldr	r3, [pc, #216]	; (80025e8 <SystemInit+0xf0>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 030f 	and.w	r3, r3, #15
 8002514:	2b06      	cmp	r3, #6
 8002516:	d807      	bhi.n	8002528 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002518:	4b33      	ldr	r3, [pc, #204]	; (80025e8 <SystemInit+0xf0>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f023 030f 	bic.w	r3, r3, #15
 8002520:	4a31      	ldr	r2, [pc, #196]	; (80025e8 <SystemInit+0xf0>)
 8002522:	f043 0307 	orr.w	r3, r3, #7
 8002526:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002528:	4b30      	ldr	r3, [pc, #192]	; (80025ec <SystemInit+0xf4>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a2f      	ldr	r2, [pc, #188]	; (80025ec <SystemInit+0xf4>)
 800252e:	f043 0301 	orr.w	r3, r3, #1
 8002532:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002534:	4b2d      	ldr	r3, [pc, #180]	; (80025ec <SystemInit+0xf4>)
 8002536:	2200      	movs	r2, #0
 8002538:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800253a:	4b2c      	ldr	r3, [pc, #176]	; (80025ec <SystemInit+0xf4>)
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	492b      	ldr	r1, [pc, #172]	; (80025ec <SystemInit+0xf4>)
 8002540:	4b2b      	ldr	r3, [pc, #172]	; (80025f0 <SystemInit+0xf8>)
 8002542:	4013      	ands	r3, r2
 8002544:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002546:	4b28      	ldr	r3, [pc, #160]	; (80025e8 <SystemInit+0xf0>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0308 	and.w	r3, r3, #8
 800254e:	2b00      	cmp	r3, #0
 8002550:	d007      	beq.n	8002562 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002552:	4b25      	ldr	r3, [pc, #148]	; (80025e8 <SystemInit+0xf0>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f023 030f 	bic.w	r3, r3, #15
 800255a:	4a23      	ldr	r2, [pc, #140]	; (80025e8 <SystemInit+0xf0>)
 800255c:	f043 0307 	orr.w	r3, r3, #7
 8002560:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002562:	4b22      	ldr	r3, [pc, #136]	; (80025ec <SystemInit+0xf4>)
 8002564:	2200      	movs	r2, #0
 8002566:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002568:	4b20      	ldr	r3, [pc, #128]	; (80025ec <SystemInit+0xf4>)
 800256a:	2200      	movs	r2, #0
 800256c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800256e:	4b1f      	ldr	r3, [pc, #124]	; (80025ec <SystemInit+0xf4>)
 8002570:	2200      	movs	r2, #0
 8002572:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002574:	4b1d      	ldr	r3, [pc, #116]	; (80025ec <SystemInit+0xf4>)
 8002576:	4a1f      	ldr	r2, [pc, #124]	; (80025f4 <SystemInit+0xfc>)
 8002578:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800257a:	4b1c      	ldr	r3, [pc, #112]	; (80025ec <SystemInit+0xf4>)
 800257c:	4a1e      	ldr	r2, [pc, #120]	; (80025f8 <SystemInit+0x100>)
 800257e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002580:	4b1a      	ldr	r3, [pc, #104]	; (80025ec <SystemInit+0xf4>)
 8002582:	4a1e      	ldr	r2, [pc, #120]	; (80025fc <SystemInit+0x104>)
 8002584:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002586:	4b19      	ldr	r3, [pc, #100]	; (80025ec <SystemInit+0xf4>)
 8002588:	2200      	movs	r2, #0
 800258a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800258c:	4b17      	ldr	r3, [pc, #92]	; (80025ec <SystemInit+0xf4>)
 800258e:	4a1b      	ldr	r2, [pc, #108]	; (80025fc <SystemInit+0x104>)
 8002590:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002592:	4b16      	ldr	r3, [pc, #88]	; (80025ec <SystemInit+0xf4>)
 8002594:	2200      	movs	r2, #0
 8002596:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002598:	4b14      	ldr	r3, [pc, #80]	; (80025ec <SystemInit+0xf4>)
 800259a:	4a18      	ldr	r2, [pc, #96]	; (80025fc <SystemInit+0x104>)
 800259c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800259e:	4b13      	ldr	r3, [pc, #76]	; (80025ec <SystemInit+0xf4>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80025a4:	4b11      	ldr	r3, [pc, #68]	; (80025ec <SystemInit+0xf4>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a10      	ldr	r2, [pc, #64]	; (80025ec <SystemInit+0xf4>)
 80025aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025ae:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80025b0:	4b0e      	ldr	r3, [pc, #56]	; (80025ec <SystemInit+0xf4>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80025b6:	4b12      	ldr	r3, [pc, #72]	; (8002600 <SystemInit+0x108>)
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	4b12      	ldr	r3, [pc, #72]	; (8002604 <SystemInit+0x10c>)
 80025bc:	4013      	ands	r3, r2
 80025be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80025c2:	d202      	bcs.n	80025ca <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80025c4:	4b10      	ldr	r3, [pc, #64]	; (8002608 <SystemInit+0x110>)
 80025c6:	2201      	movs	r2, #1
 80025c8:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80025ca:	4b10      	ldr	r3, [pc, #64]	; (800260c <SystemInit+0x114>)
 80025cc:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80025d0:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80025d2:	4b04      	ldr	r3, [pc, #16]	; (80025e4 <SystemInit+0xec>)
 80025d4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80025d8:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 80025da:	bf00      	nop
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr
 80025e4:	e000ed00 	.word	0xe000ed00
 80025e8:	52002000 	.word	0x52002000
 80025ec:	58024400 	.word	0x58024400
 80025f0:	eaf6ed7f 	.word	0xeaf6ed7f
 80025f4:	02020200 	.word	0x02020200
 80025f8:	01ff0000 	.word	0x01ff0000
 80025fc:	01010280 	.word	0x01010280
 8002600:	5c001000 	.word	0x5c001000
 8002604:	ffff0000 	.word	0xffff0000
 8002608:	51008108 	.word	0x51008108
 800260c:	52004000 	.word	0x52004000

08002610 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b096      	sub	sp, #88	; 0x58
 8002614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002616:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800261a:	2200      	movs	r2, #0
 800261c:	601a      	str	r2, [r3, #0]
 800261e:	605a      	str	r2, [r3, #4]
 8002620:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002622:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002626:	2200      	movs	r2, #0
 8002628:	601a      	str	r2, [r3, #0]
 800262a:	605a      	str	r2, [r3, #4]
 800262c:	609a      	str	r2, [r3, #8]
 800262e:	60da      	str	r2, [r3, #12]
 8002630:	611a      	str	r2, [r3, #16]
 8002632:	615a      	str	r2, [r3, #20]
 8002634:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002636:	1d3b      	adds	r3, r7, #4
 8002638:	222c      	movs	r2, #44	; 0x2c
 800263a:	2100      	movs	r1, #0
 800263c:	4618      	mov	r0, r3
 800263e:	f012 fe92 	bl	8015366 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002642:	4b38      	ldr	r3, [pc, #224]	; (8002724 <MX_TIM1_Init+0x114>)
 8002644:	4a38      	ldr	r2, [pc, #224]	; (8002728 <MX_TIM1_Init+0x118>)
 8002646:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 120-1;
 8002648:	4b36      	ldr	r3, [pc, #216]	; (8002724 <MX_TIM1_Init+0x114>)
 800264a:	2277      	movs	r2, #119	; 0x77
 800264c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800264e:	4b35      	ldr	r3, [pc, #212]	; (8002724 <MX_TIM1_Init+0x114>)
 8002650:	2200      	movs	r2, #0
 8002652:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8002654:	4b33      	ldr	r3, [pc, #204]	; (8002724 <MX_TIM1_Init+0x114>)
 8002656:	2263      	movs	r2, #99	; 0x63
 8002658:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800265a:	4b32      	ldr	r3, [pc, #200]	; (8002724 <MX_TIM1_Init+0x114>)
 800265c:	2200      	movs	r2, #0
 800265e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002660:	4b30      	ldr	r3, [pc, #192]	; (8002724 <MX_TIM1_Init+0x114>)
 8002662:	2200      	movs	r2, #0
 8002664:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002666:	4b2f      	ldr	r3, [pc, #188]	; (8002724 <MX_TIM1_Init+0x114>)
 8002668:	2200      	movs	r2, #0
 800266a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800266c:	482d      	ldr	r0, [pc, #180]	; (8002724 <MX_TIM1_Init+0x114>)
 800266e:	f00a fc7f 	bl	800cf70 <HAL_TIM_PWM_Init>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8002678:	f7ff fbc6 	bl	8001e08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800267c:	2300      	movs	r3, #0
 800267e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002680:	2300      	movs	r3, #0
 8002682:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002684:	2300      	movs	r3, #0
 8002686:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002688:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800268c:	4619      	mov	r1, r3
 800268e:	4825      	ldr	r0, [pc, #148]	; (8002724 <MX_TIM1_Init+0x114>)
 8002690:	f00b fb3e 	bl	800dd10 <HAL_TIMEx_MasterConfigSynchronization>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 800269a:	f7ff fbb5 	bl	8001e08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800269e:	2360      	movs	r3, #96	; 0x60
 80026a0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80026a2:	2300      	movs	r3, #0
 80026a4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026a6:	2300      	movs	r3, #0
 80026a8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80026aa:	2308      	movs	r3, #8
 80026ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026ae:	2300      	movs	r3, #0
 80026b0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80026b2:	2300      	movs	r3, #0
 80026b4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80026b6:	2300      	movs	r3, #0
 80026b8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80026ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80026be:	2204      	movs	r2, #4
 80026c0:	4619      	mov	r1, r3
 80026c2:	4818      	ldr	r0, [pc, #96]	; (8002724 <MX_TIM1_Init+0x114>)
 80026c4:	f00a fdca 	bl	800d25c <HAL_TIM_PWM_ConfigChannel>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 80026ce:	f7ff fb9b 	bl	8001e08 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80026d2:	2300      	movs	r3, #0
 80026d4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80026d6:	2300      	movs	r3, #0
 80026d8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80026da:	2300      	movs	r3, #0
 80026dc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80026de:	2300      	movs	r3, #0
 80026e0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80026e2:	2300      	movs	r3, #0
 80026e4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80026e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80026ea:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80026ec:	2300      	movs	r3, #0
 80026ee:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80026f0:	2300      	movs	r3, #0
 80026f2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80026f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026f8:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80026fa:	2300      	movs	r3, #0
 80026fc:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80026fe:	2300      	movs	r3, #0
 8002700:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002702:	1d3b      	adds	r3, r7, #4
 8002704:	4619      	mov	r1, r3
 8002706:	4807      	ldr	r0, [pc, #28]	; (8002724 <MX_TIM1_Init+0x114>)
 8002708:	f00b fb8a 	bl	800de20 <HAL_TIMEx_ConfigBreakDeadTime>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d001      	beq.n	8002716 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8002712:	f7ff fb79 	bl	8001e08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002716:	4803      	ldr	r0, [pc, #12]	; (8002724 <MX_TIM1_Init+0x114>)
 8002718:	f000 f82a 	bl	8002770 <HAL_TIM_MspPostInit>

}
 800271c:	bf00      	nop
 800271e:	3758      	adds	r7, #88	; 0x58
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	24005034 	.word	0x24005034
 8002728:	40010000 	.word	0x40010000

0800272c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800272c:	b480      	push	{r7}
 800272e:	b085      	sub	sp, #20
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a0b      	ldr	r2, [pc, #44]	; (8002768 <HAL_TIM_PWM_MspInit+0x3c>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d10e      	bne.n	800275c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800273e:	4b0b      	ldr	r3, [pc, #44]	; (800276c <HAL_TIM_PWM_MspInit+0x40>)
 8002740:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002744:	4a09      	ldr	r2, [pc, #36]	; (800276c <HAL_TIM_PWM_MspInit+0x40>)
 8002746:	f043 0301 	orr.w	r3, r3, #1
 800274a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800274e:	4b07      	ldr	r3, [pc, #28]	; (800276c <HAL_TIM_PWM_MspInit+0x40>)
 8002750:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002754:	f003 0301 	and.w	r3, r3, #1
 8002758:	60fb      	str	r3, [r7, #12]
 800275a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800275c:	bf00      	nop
 800275e:	3714      	adds	r7, #20
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr
 8002768:	40010000 	.word	0x40010000
 800276c:	58024400 	.word	0x58024400

08002770 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b088      	sub	sp, #32
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002778:	f107 030c 	add.w	r3, r7, #12
 800277c:	2200      	movs	r2, #0
 800277e:	601a      	str	r2, [r3, #0]
 8002780:	605a      	str	r2, [r3, #4]
 8002782:	609a      	str	r2, [r3, #8]
 8002784:	60da      	str	r2, [r3, #12]
 8002786:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a13      	ldr	r2, [pc, #76]	; (80027dc <HAL_TIM_MspPostInit+0x6c>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d11f      	bne.n	80027d2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002792:	4b13      	ldr	r3, [pc, #76]	; (80027e0 <HAL_TIM_MspPostInit+0x70>)
 8002794:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002798:	4a11      	ldr	r2, [pc, #68]	; (80027e0 <HAL_TIM_MspPostInit+0x70>)
 800279a:	f043 0310 	orr.w	r3, r3, #16
 800279e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80027a2:	4b0f      	ldr	r3, [pc, #60]	; (80027e0 <HAL_TIM_MspPostInit+0x70>)
 80027a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80027a8:	f003 0310 	and.w	r3, r3, #16
 80027ac:	60bb      	str	r3, [r7, #8]
 80027ae:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE10     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80027b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027b4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b6:	2302      	movs	r3, #2
 80027b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ba:	2300      	movs	r3, #0
 80027bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027be:	2300      	movs	r3, #0
 80027c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80027c2:	2301      	movs	r3, #1
 80027c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80027c6:	f107 030c 	add.w	r3, r7, #12
 80027ca:	4619      	mov	r1, r3
 80027cc:	4805      	ldr	r0, [pc, #20]	; (80027e4 <HAL_TIM_MspPostInit+0x74>)
 80027ce:	f004 fadf 	bl	8006d90 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80027d2:	bf00      	nop
 80027d4:	3720      	adds	r7, #32
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	40010000 	.word	0x40010000
 80027e0:	58024400 	.word	0x58024400
 80027e4:	58021000 	.word	0x58021000

080027e8 <MX_UART4_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80027ec:	4b22      	ldr	r3, [pc, #136]	; (8002878 <MX_UART4_Init+0x90>)
 80027ee:	4a23      	ldr	r2, [pc, #140]	; (800287c <MX_UART4_Init+0x94>)
 80027f0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80027f2:	4b21      	ldr	r3, [pc, #132]	; (8002878 <MX_UART4_Init+0x90>)
 80027f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80027f8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80027fa:	4b1f      	ldr	r3, [pc, #124]	; (8002878 <MX_UART4_Init+0x90>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002800:	4b1d      	ldr	r3, [pc, #116]	; (8002878 <MX_UART4_Init+0x90>)
 8002802:	2200      	movs	r2, #0
 8002804:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002806:	4b1c      	ldr	r3, [pc, #112]	; (8002878 <MX_UART4_Init+0x90>)
 8002808:	2200      	movs	r2, #0
 800280a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800280c:	4b1a      	ldr	r3, [pc, #104]	; (8002878 <MX_UART4_Init+0x90>)
 800280e:	220c      	movs	r2, #12
 8002810:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002812:	4b19      	ldr	r3, [pc, #100]	; (8002878 <MX_UART4_Init+0x90>)
 8002814:	2200      	movs	r2, #0
 8002816:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002818:	4b17      	ldr	r3, [pc, #92]	; (8002878 <MX_UART4_Init+0x90>)
 800281a:	2200      	movs	r2, #0
 800281c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800281e:	4b16      	ldr	r3, [pc, #88]	; (8002878 <MX_UART4_Init+0x90>)
 8002820:	2200      	movs	r2, #0
 8002822:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002824:	4b14      	ldr	r3, [pc, #80]	; (8002878 <MX_UART4_Init+0x90>)
 8002826:	2200      	movs	r2, #0
 8002828:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800282a:	4b13      	ldr	r3, [pc, #76]	; (8002878 <MX_UART4_Init+0x90>)
 800282c:	2200      	movs	r2, #0
 800282e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002830:	4811      	ldr	r0, [pc, #68]	; (8002878 <MX_UART4_Init+0x90>)
 8002832:	f00b fbb6 	bl	800dfa2 <HAL_UART_Init>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d001      	beq.n	8002840 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 800283c:	f7ff fae4 	bl	8001e08 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002840:	2100      	movs	r1, #0
 8002842:	480d      	ldr	r0, [pc, #52]	; (8002878 <MX_UART4_Init+0x90>)
 8002844:	f00d fad5 	bl	800fdf2 <HAL_UARTEx_SetTxFifoThreshold>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800284e:	f7ff fadb 	bl	8001e08 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002852:	2100      	movs	r1, #0
 8002854:	4808      	ldr	r0, [pc, #32]	; (8002878 <MX_UART4_Init+0x90>)
 8002856:	f00d fb0a 	bl	800fe6e <HAL_UARTEx_SetRxFifoThreshold>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002860:	f7ff fad2 	bl	8001e08 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002864:	4804      	ldr	r0, [pc, #16]	; (8002878 <MX_UART4_Init+0x90>)
 8002866:	f00d fa8b 	bl	800fd80 <HAL_UARTEx_DisableFifoMode>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002870:	f7ff faca 	bl	8001e08 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002874:	bf00      	nop
 8002876:	bd80      	pop	{r7, pc}
 8002878:	24005110 	.word	0x24005110
 800287c:	40004c00 	.word	0x40004c00

08002880 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002884:	4b22      	ldr	r3, [pc, #136]	; (8002910 <MX_USART1_UART_Init+0x90>)
 8002886:	4a23      	ldr	r2, [pc, #140]	; (8002914 <MX_USART1_UART_Init+0x94>)
 8002888:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800288a:	4b21      	ldr	r3, [pc, #132]	; (8002910 <MX_USART1_UART_Init+0x90>)
 800288c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002890:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002892:	4b1f      	ldr	r3, [pc, #124]	; (8002910 <MX_USART1_UART_Init+0x90>)
 8002894:	2200      	movs	r2, #0
 8002896:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002898:	4b1d      	ldr	r3, [pc, #116]	; (8002910 <MX_USART1_UART_Init+0x90>)
 800289a:	2200      	movs	r2, #0
 800289c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800289e:	4b1c      	ldr	r3, [pc, #112]	; (8002910 <MX_USART1_UART_Init+0x90>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80028a4:	4b1a      	ldr	r3, [pc, #104]	; (8002910 <MX_USART1_UART_Init+0x90>)
 80028a6:	220c      	movs	r2, #12
 80028a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028aa:	4b19      	ldr	r3, [pc, #100]	; (8002910 <MX_USART1_UART_Init+0x90>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80028b0:	4b17      	ldr	r3, [pc, #92]	; (8002910 <MX_USART1_UART_Init+0x90>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80028b6:	4b16      	ldr	r3, [pc, #88]	; (8002910 <MX_USART1_UART_Init+0x90>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80028bc:	4b14      	ldr	r3, [pc, #80]	; (8002910 <MX_USART1_UART_Init+0x90>)
 80028be:	2200      	movs	r2, #0
 80028c0:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028c2:	4b13      	ldr	r3, [pc, #76]	; (8002910 <MX_USART1_UART_Init+0x90>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80028c8:	4811      	ldr	r0, [pc, #68]	; (8002910 <MX_USART1_UART_Init+0x90>)
 80028ca:	f00b fb6a 	bl	800dfa2 <HAL_UART_Init>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80028d4:	f7ff fa98 	bl	8001e08 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028d8:	2100      	movs	r1, #0
 80028da:	480d      	ldr	r0, [pc, #52]	; (8002910 <MX_USART1_UART_Init+0x90>)
 80028dc:	f00d fa89 	bl	800fdf2 <HAL_UARTEx_SetTxFifoThreshold>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80028e6:	f7ff fa8f 	bl	8001e08 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028ea:	2100      	movs	r1, #0
 80028ec:	4808      	ldr	r0, [pc, #32]	; (8002910 <MX_USART1_UART_Init+0x90>)
 80028ee:	f00d fabe 	bl	800fe6e <HAL_UARTEx_SetRxFifoThreshold>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80028f8:	f7ff fa86 	bl	8001e08 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80028fc:	4804      	ldr	r0, [pc, #16]	; (8002910 <MX_USART1_UART_Init+0x90>)
 80028fe:	f00d fa3f 	bl	800fd80 <HAL_UARTEx_DisableFifoMode>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d001      	beq.n	800290c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002908:	f7ff fa7e 	bl	8001e08 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800290c:	bf00      	nop
 800290e:	bd80      	pop	{r7, pc}
 8002910:	24005080 	.word	0x24005080
 8002914:	40011000 	.word	0x40011000

08002918 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800291c:	4b22      	ldr	r3, [pc, #136]	; (80029a8 <MX_USART3_UART_Init+0x90>)
 800291e:	4a23      	ldr	r2, [pc, #140]	; (80029ac <MX_USART3_UART_Init+0x94>)
 8002920:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002922:	4b21      	ldr	r3, [pc, #132]	; (80029a8 <MX_USART3_UART_Init+0x90>)
 8002924:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002928:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800292a:	4b1f      	ldr	r3, [pc, #124]	; (80029a8 <MX_USART3_UART_Init+0x90>)
 800292c:	2200      	movs	r2, #0
 800292e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002930:	4b1d      	ldr	r3, [pc, #116]	; (80029a8 <MX_USART3_UART_Init+0x90>)
 8002932:	2200      	movs	r2, #0
 8002934:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002936:	4b1c      	ldr	r3, [pc, #112]	; (80029a8 <MX_USART3_UART_Init+0x90>)
 8002938:	2200      	movs	r2, #0
 800293a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800293c:	4b1a      	ldr	r3, [pc, #104]	; (80029a8 <MX_USART3_UART_Init+0x90>)
 800293e:	220c      	movs	r2, #12
 8002940:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002942:	4b19      	ldr	r3, [pc, #100]	; (80029a8 <MX_USART3_UART_Init+0x90>)
 8002944:	2200      	movs	r2, #0
 8002946:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002948:	4b17      	ldr	r3, [pc, #92]	; (80029a8 <MX_USART3_UART_Init+0x90>)
 800294a:	2200      	movs	r2, #0
 800294c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800294e:	4b16      	ldr	r3, [pc, #88]	; (80029a8 <MX_USART3_UART_Init+0x90>)
 8002950:	2200      	movs	r2, #0
 8002952:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002954:	4b14      	ldr	r3, [pc, #80]	; (80029a8 <MX_USART3_UART_Init+0x90>)
 8002956:	2200      	movs	r2, #0
 8002958:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800295a:	4b13      	ldr	r3, [pc, #76]	; (80029a8 <MX_USART3_UART_Init+0x90>)
 800295c:	2200      	movs	r2, #0
 800295e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002960:	4811      	ldr	r0, [pc, #68]	; (80029a8 <MX_USART3_UART_Init+0x90>)
 8002962:	f00b fb1e 	bl	800dfa2 <HAL_UART_Init>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d001      	beq.n	8002970 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800296c:	f7ff fa4c 	bl	8001e08 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002970:	2100      	movs	r1, #0
 8002972:	480d      	ldr	r0, [pc, #52]	; (80029a8 <MX_USART3_UART_Init+0x90>)
 8002974:	f00d fa3d 	bl	800fdf2 <HAL_UARTEx_SetTxFifoThreshold>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800297e:	f7ff fa43 	bl	8001e08 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002982:	2100      	movs	r1, #0
 8002984:	4808      	ldr	r0, [pc, #32]	; (80029a8 <MX_USART3_UART_Init+0x90>)
 8002986:	f00d fa72 	bl	800fe6e <HAL_UARTEx_SetRxFifoThreshold>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d001      	beq.n	8002994 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002990:	f7ff fa3a 	bl	8001e08 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002994:	4804      	ldr	r0, [pc, #16]	; (80029a8 <MX_USART3_UART_Init+0x90>)
 8002996:	f00d f9f3 	bl	800fd80 <HAL_UARTEx_DisableFifoMode>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80029a0:	f7ff fa32 	bl	8001e08 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80029a4:	bf00      	nop
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	24004e48 	.word	0x24004e48
 80029ac:	40004800 	.word	0x40004800

080029b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b0bc      	sub	sp, #240	; 0xf0
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80029bc:	2200      	movs	r2, #0
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	605a      	str	r2, [r3, #4]
 80029c2:	609a      	str	r2, [r3, #8]
 80029c4:	60da      	str	r2, [r3, #12]
 80029c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80029c8:	f107 0320 	add.w	r3, r7, #32
 80029cc:	22bc      	movs	r2, #188	; 0xbc
 80029ce:	2100      	movs	r1, #0
 80029d0:	4618      	mov	r0, r3
 80029d2:	f012 fcc8 	bl	8015366 <memset>
  if(uartHandle->Instance==UART4)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a6d      	ldr	r2, [pc, #436]	; (8002b90 <HAL_UART_MspInit+0x1e0>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d142      	bne.n	8002a66 <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80029e0:	2302      	movs	r3, #2
 80029e2:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80029e4:	2300      	movs	r3, #0
 80029e6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029ea:	f107 0320 	add.w	r3, r7, #32
 80029ee:	4618      	mov	r0, r3
 80029f0:	f006 fddc 	bl	80095ac <HAL_RCCEx_PeriphCLKConfig>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80029fa:	f7ff fa05 	bl	8001e08 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80029fe:	4b65      	ldr	r3, [pc, #404]	; (8002b94 <HAL_UART_MspInit+0x1e4>)
 8002a00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002a04:	4a63      	ldr	r2, [pc, #396]	; (8002b94 <HAL_UART_MspInit+0x1e4>)
 8002a06:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002a0a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002a0e:	4b61      	ldr	r3, [pc, #388]	; (8002b94 <HAL_UART_MspInit+0x1e4>)
 8002a10:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002a14:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a18:	61fb      	str	r3, [r7, #28]
 8002a1a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a1c:	4b5d      	ldr	r3, [pc, #372]	; (8002b94 <HAL_UART_MspInit+0x1e4>)
 8002a1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a22:	4a5c      	ldr	r2, [pc, #368]	; (8002b94 <HAL_UART_MspInit+0x1e4>)
 8002a24:	f043 0301 	orr.w	r3, r3, #1
 8002a28:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002a2c:	4b59      	ldr	r3, [pc, #356]	; (8002b94 <HAL_UART_MspInit+0x1e4>)
 8002a2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a32:	f003 0301 	and.w	r3, r3, #1
 8002a36:	61bb      	str	r3, [r7, #24]
 8002a38:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a40:	2302      	movs	r3, #2
 8002a42:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a46:	2300      	movs	r3, #0
 8002a48:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002a52:	2308      	movs	r3, #8
 8002a54:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a58:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	484e      	ldr	r0, [pc, #312]	; (8002b98 <HAL_UART_MspInit+0x1e8>)
 8002a60:	f004 f996 	bl	8006d90 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002a64:	e090      	b.n	8002b88 <HAL_UART_MspInit+0x1d8>
  else if(uartHandle->Instance==USART1)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a4c      	ldr	r2, [pc, #304]	; (8002b9c <HAL_UART_MspInit+0x1ec>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d143      	bne.n	8002af8 <HAL_UART_MspInit+0x148>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002a70:	2301      	movs	r3, #1
 8002a72:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8002a74:	2300      	movs	r3, #0
 8002a76:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a7a:	f107 0320 	add.w	r3, r7, #32
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f006 fd94 	bl	80095ac <HAL_RCCEx_PeriphCLKConfig>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <HAL_UART_MspInit+0xde>
      Error_Handler();
 8002a8a:	f7ff f9bd 	bl	8001e08 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a8e:	4b41      	ldr	r3, [pc, #260]	; (8002b94 <HAL_UART_MspInit+0x1e4>)
 8002a90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002a94:	4a3f      	ldr	r2, [pc, #252]	; (8002b94 <HAL_UART_MspInit+0x1e4>)
 8002a96:	f043 0310 	orr.w	r3, r3, #16
 8002a9a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002a9e:	4b3d      	ldr	r3, [pc, #244]	; (8002b94 <HAL_UART_MspInit+0x1e4>)
 8002aa0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002aa4:	f003 0310 	and.w	r3, r3, #16
 8002aa8:	617b      	str	r3, [r7, #20]
 8002aaa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aac:	4b39      	ldr	r3, [pc, #228]	; (8002b94 <HAL_UART_MspInit+0x1e4>)
 8002aae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ab2:	4a38      	ldr	r2, [pc, #224]	; (8002b94 <HAL_UART_MspInit+0x1e4>)
 8002ab4:	f043 0302 	orr.w	r3, r3, #2
 8002ab8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002abc:	4b35      	ldr	r3, [pc, #212]	; (8002b94 <HAL_UART_MspInit+0x1e4>)
 8002abe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	613b      	str	r3, [r7, #16]
 8002ac8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002aca:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002ace:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002ae4:	2304      	movs	r3, #4
 8002ae6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aea:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002aee:	4619      	mov	r1, r3
 8002af0:	482b      	ldr	r0, [pc, #172]	; (8002ba0 <HAL_UART_MspInit+0x1f0>)
 8002af2:	f004 f94d 	bl	8006d90 <HAL_GPIO_Init>
}
 8002af6:	e047      	b.n	8002b88 <HAL_UART_MspInit+0x1d8>
  else if(uartHandle->Instance==USART3)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a29      	ldr	r2, [pc, #164]	; (8002ba4 <HAL_UART_MspInit+0x1f4>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d142      	bne.n	8002b88 <HAL_UART_MspInit+0x1d8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002b02:	2302      	movs	r3, #2
 8002b04:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002b06:	2300      	movs	r3, #0
 8002b08:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b0c:	f107 0320 	add.w	r3, r7, #32
 8002b10:	4618      	mov	r0, r3
 8002b12:	f006 fd4b 	bl	80095ac <HAL_RCCEx_PeriphCLKConfig>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d001      	beq.n	8002b20 <HAL_UART_MspInit+0x170>
      Error_Handler();
 8002b1c:	f7ff f974 	bl	8001e08 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002b20:	4b1c      	ldr	r3, [pc, #112]	; (8002b94 <HAL_UART_MspInit+0x1e4>)
 8002b22:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002b26:	4a1b      	ldr	r2, [pc, #108]	; (8002b94 <HAL_UART_MspInit+0x1e4>)
 8002b28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b2c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002b30:	4b18      	ldr	r3, [pc, #96]	; (8002b94 <HAL_UART_MspInit+0x1e4>)
 8002b32:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002b36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b3a:	60fb      	str	r3, [r7, #12]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b3e:	4b15      	ldr	r3, [pc, #84]	; (8002b94 <HAL_UART_MspInit+0x1e4>)
 8002b40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b44:	4a13      	ldr	r2, [pc, #76]	; (8002b94 <HAL_UART_MspInit+0x1e4>)
 8002b46:	f043 0302 	orr.w	r3, r3, #2
 8002b4a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002b4e:	4b11      	ldr	r3, [pc, #68]	; (8002b94 <HAL_UART_MspInit+0x1e4>)
 8002b50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b54:	f003 0302 	and.w	r3, r3, #2
 8002b58:	60bb      	str	r3, [r7, #8]
 8002b5a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002b5c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002b60:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b64:	2302      	movs	r3, #2
 8002b66:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b70:	2300      	movs	r3, #0
 8002b72:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002b76:	2307      	movs	r3, #7
 8002b78:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b7c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002b80:	4619      	mov	r1, r3
 8002b82:	4807      	ldr	r0, [pc, #28]	; (8002ba0 <HAL_UART_MspInit+0x1f0>)
 8002b84:	f004 f904 	bl	8006d90 <HAL_GPIO_Init>
}
 8002b88:	bf00      	nop
 8002b8a:	37f0      	adds	r7, #240	; 0xf0
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	40004c00 	.word	0x40004c00
 8002b94:	58024400 	.word	0x58024400
 8002b98:	58020000 	.word	0x58020000
 8002b9c:	40011000 	.word	0x40011000
 8002ba0:	58020400 	.word	0x58020400
 8002ba4:	40004800 	.word	0x40004800

08002ba8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
 ldr   sp, =_estack      /* set stack pointer */
 8002ba8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002be0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002bac:	f7ff fca4 	bl	80024f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bb0:	480c      	ldr	r0, [pc, #48]	; (8002be4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002bb2:	490d      	ldr	r1, [pc, #52]	; (8002be8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002bb4:	4a0d      	ldr	r2, [pc, #52]	; (8002bec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002bb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bb8:	e002      	b.n	8002bc0 <LoopCopyDataInit>

08002bba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bbe:	3304      	adds	r3, #4

08002bc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bc4:	d3f9      	bcc.n	8002bba <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bc6:	4a0a      	ldr	r2, [pc, #40]	; (8002bf0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002bc8:	4c0a      	ldr	r4, [pc, #40]	; (8002bf4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002bca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bcc:	e001      	b.n	8002bd2 <LoopFillZerobss>

08002bce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bd0:	3204      	adds	r2, #4

08002bd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bd4:	d3fb      	bcc.n	8002bce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002bd6:	f012 fb91 	bl	80152fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bda:	f7fe ffbf 	bl	8001b5c <main>
  bx  lr
 8002bde:	4770      	bx	lr
 ldr   sp, =_estack      /* set stack pointer */
 8002be0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002be4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002be8:	2400042c 	.word	0x2400042c
  ldr r2, =_sidata
 8002bec:	08023980 	.word	0x08023980
  ldr r2, =_sbss
 8002bf0:	2400042c 	.word	0x2400042c
  ldr r4, =_ebss
 8002bf4:	24006ad8 	.word	0x24006ad8

08002bf8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bf8:	e7fe      	b.n	8002bf8 <ADC3_IRQHandler>
	...

08002bfc <LCD_Test>:

ST7735_Object_t st7735_pObj;
uint32_t st7735_id;

void LCD_Test(void)
{
 8002bfc:	b5b0      	push	{r4, r5, r7, lr}
 8002bfe:	b088      	sub	sp, #32
 8002c00:	af02      	add	r7, sp, #8
/*	#ifdef TFT96
	ST7735Ctx.Orientation = ST7735_ORIENTATION_LANDSCAPE_ROT180;
	ST7735Ctx.Panel = HannStar_Panel;
	ST7735Ctx.Type = ST7735_0_9_inch_screen;
	#elif TFT18
*/	ST7735Ctx.Orientation = ST7735_ORIENTATION_LANDSCAPE_ROT180;
 8002c02:	4b7c      	ldr	r3, [pc, #496]	; (8002df4 <LCD_Test+0x1f8>)
 8002c04:	2203      	movs	r2, #3
 8002c06:	609a      	str	r2, [r3, #8]
	ST7735Ctx.Panel = BOE_Panel;
 8002c08:	4b7a      	ldr	r3, [pc, #488]	; (8002df4 <LCD_Test+0x1f8>)
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = ST7735_1_8a_inch_screen;
 8002c0e:	4b79      	ldr	r3, [pc, #484]	; (8002df4 <LCD_Test+0x1f8>)
 8002c10:	2202      	movs	r2, #2
 8002c12:	735a      	strb	r2, [r3, #13]
//	#else
//	error "Unknown Screen"
	
//	#endif
	
	ST7735_RegisterBusIO(&st7735_pObj,&st7735_pIO);
 8002c14:	4978      	ldr	r1, [pc, #480]	; (8002df8 <LCD_Test+0x1fc>)
 8002c16:	4879      	ldr	r0, [pc, #484]	; (8002dfc <LCD_Test+0x200>)
 8002c18:	f000 fcb4 	bl	8003584 <ST7735_RegisterBusIO>
	ST7735_LCD_Driver.Init(&st7735_pObj,ST7735_FORMAT_RBG565,&ST7735Ctx);
 8002c1c:	4b78      	ldr	r3, [pc, #480]	; (8002e00 <LCD_Test+0x204>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a74      	ldr	r2, [pc, #464]	; (8002df4 <LCD_Test+0x1f8>)
 8002c22:	2105      	movs	r1, #5
 8002c24:	4875      	ldr	r0, [pc, #468]	; (8002dfc <LCD_Test+0x200>)
 8002c26:	4798      	blx	r3
	ST7735_LCD_Driver.ReadID(&st7735_pObj,&st7735_id);
 8002c28:	4b75      	ldr	r3, [pc, #468]	; (8002e00 <LCD_Test+0x204>)
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	4975      	ldr	r1, [pc, #468]	; (8002e04 <LCD_Test+0x208>)
 8002c2e:	4873      	ldr	r0, [pc, #460]	; (8002dfc <LCD_Test+0x200>)
 8002c30:	4798      	blx	r3
	
	LCD_SetBrightness(0);
 8002c32:	2000      	movs	r0, #0
 8002c34:	f000 f8f8 	bl	8002e28 <LCD_SetBrightness>
/*	#ifdef TFT96
	extern unsigned char WeActStudiologo_160_80[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_160_80);
	#elif TFT18
*/	extern unsigned char WeActStudiologo_128_160[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_128_160);	
 8002c38:	4b71      	ldr	r3, [pc, #452]	; (8002e00 <LCD_Test+0x204>)
 8002c3a:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8002c3c:	4b72      	ldr	r3, [pc, #456]	; (8002e08 <LCD_Test+0x20c>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	2100      	movs	r1, #0
 8002c42:	486e      	ldr	r0, [pc, #440]	; (8002dfc <LCD_Test+0x200>)
 8002c44:	47a0      	blx	r4
//	#endif
	
  uint32_t tick = get_tick();
 8002c46:	f002 f825 	bl	8004c94 <HAL_GetTick>
 8002c4a:	6178      	str	r0, [r7, #20]
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 8002c4c:	e06a      	b.n	8002d24 <LCD_Test+0x128>
	{
		delay_ms(10);
 8002c4e:	200a      	movs	r0, #10
 8002c50:	f002 f82c 	bl	8004cac <HAL_Delay>

		if (get_tick() - tick <= 1000)
 8002c54:	f002 f81e 	bl	8004c94 <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c62:	d80f      	bhi.n	8002c84 <LCD_Test+0x88>
			LCD_SetBrightness((get_tick() - tick) * 100 / 1000);
 8002c64:	f002 f816 	bl	8004c94 <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	2264      	movs	r2, #100	; 0x64
 8002c70:	fb02 f303 	mul.w	r3, r2, r3
 8002c74:	4a65      	ldr	r2, [pc, #404]	; (8002e0c <LCD_Test+0x210>)
 8002c76:	fba2 2303 	umull	r2, r3, r2, r3
 8002c7a:	099b      	lsrs	r3, r3, #6
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f000 f8d3 	bl	8002e28 <LCD_SetBrightness>
 8002c82:	e04f      	b.n	8002d24 <LCD_Test+0x128>
		else if (get_tick() - tick <= 3000)
 8002c84:	f002 f806 	bl	8004c94 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d83d      	bhi.n	8002d12 <LCD_Test+0x116>
		{
			sprintf((char *)&text, "%03d", (get_tick() - tick - 1000) / 10);
 8002c96:	f001 fffd 	bl	8004c94 <HAL_GetTick>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002ca4:	4a5a      	ldr	r2, [pc, #360]	; (8002e10 <LCD_Test+0x214>)
 8002ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8002caa:	08da      	lsrs	r2, r3, #3
 8002cac:	463b      	mov	r3, r7
 8002cae:	4959      	ldr	r1, [pc, #356]	; (8002e14 <LCD_Test+0x218>)
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f013 f891 	bl	8015dd8 <siprintf>
			LCD_ShowString(ST7735Ctx.Width - 30, 1, ST7735Ctx.Width, 16, 16, text);
 8002cb6:	4b4f      	ldr	r3, [pc, #316]	; (8002df4 <LCD_Test+0x1f8>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	3b1e      	subs	r3, #30
 8002cbe:	b298      	uxth	r0, r3
 8002cc0:	4b4c      	ldr	r3, [pc, #304]	; (8002df4 <LCD_Test+0x1f8>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	b29a      	uxth	r2, r3
 8002cc6:	463b      	mov	r3, r7
 8002cc8:	9301      	str	r3, [sp, #4]
 8002cca:	2310      	movs	r3, #16
 8002ccc:	9300      	str	r3, [sp, #0]
 8002cce:	2310      	movs	r3, #16
 8002cd0:	2101      	movs	r1, #1
 8002cd2:	f000 fb09 	bl	80032e8 <LCD_ShowString>
			ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3, (get_tick() - tick - 1000) * ST7735Ctx.Width / 2000, 3, 0xFFFF);
 8002cd6:	4b4a      	ldr	r3, [pc, #296]	; (8002e00 <LCD_Test+0x204>)
 8002cd8:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 8002cda:	4b46      	ldr	r3, [pc, #280]	; (8002df4 <LCD_Test+0x1f8>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	1edd      	subs	r5, r3, #3
 8002ce0:	f001 ffd8 	bl	8004c94 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002cee:	4a41      	ldr	r2, [pc, #260]	; (8002df4 <LCD_Test+0x1f8>)
 8002cf0:	6812      	ldr	r2, [r2, #0]
 8002cf2:	fb02 f303 	mul.w	r3, r2, r3
 8002cf6:	4a45      	ldr	r2, [pc, #276]	; (8002e0c <LCD_Test+0x210>)
 8002cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cfc:	09db      	lsrs	r3, r3, #7
 8002cfe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d02:	9201      	str	r2, [sp, #4]
 8002d04:	2203      	movs	r2, #3
 8002d06:	9200      	str	r2, [sp, #0]
 8002d08:	462a      	mov	r2, r5
 8002d0a:	2100      	movs	r1, #0
 8002d0c:	483b      	ldr	r0, [pc, #236]	; (8002dfc <LCD_Test+0x200>)
 8002d0e:	47a0      	blx	r4
 8002d10:	e008      	b.n	8002d24 <LCD_Test+0x128>
		}
		else if (get_tick() - tick > 3000)
 8002d12:	f001 ffbf 	bl	8004c94 <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d807      	bhi.n	8002d34 <LCD_Test+0x138>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 8002d24:	2108      	movs	r1, #8
 8002d26:	483c      	ldr	r0, [pc, #240]	; (8002e18 <LCD_Test+0x21c>)
 8002d28:	f004 f9e2 	bl	80070f0 <HAL_GPIO_ReadPin>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d18d      	bne.n	8002c4e <LCD_Test+0x52>
 8002d32:	e004      	b.n	8002d3e <LCD_Test+0x142>
			break;
 8002d34:	bf00      	nop
	}
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 8002d36:	e002      	b.n	8002d3e <LCD_Test+0x142>
	{
		delay_ms(10);
 8002d38:	200a      	movs	r0, #10
 8002d3a:	f001 ffb7 	bl	8004cac <HAL_Delay>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 8002d3e:	2108      	movs	r1, #8
 8002d40:	4835      	ldr	r0, [pc, #212]	; (8002e18 <LCD_Test+0x21c>)
 8002d42:	f004 f9d5 	bl	80070f0 <HAL_GPIO_ReadPin>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d0f5      	beq.n	8002d38 <LCD_Test+0x13c>
	}
	LCD_Light(0, 300);
 8002d4c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8002d50:	2000      	movs	r0, #0
 8002d52:	f000 f885 	bl	8002e60 <LCD_Light>

	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,ST7735Ctx.Height, BLACK);
 8002d56:	4b2a      	ldr	r3, [pc, #168]	; (8002e00 <LCD_Test+0x204>)
 8002d58:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 8002d5a:	4b26      	ldr	r3, [pc, #152]	; (8002df4 <LCD_Test+0x1f8>)
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	4b25      	ldr	r3, [pc, #148]	; (8002df4 <LCD_Test+0x1f8>)
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	2100      	movs	r1, #0
 8002d64:	9101      	str	r1, [sp, #4]
 8002d66:	9300      	str	r3, [sp, #0]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	2100      	movs	r1, #0
 8002d6e:	4823      	ldr	r0, [pc, #140]	; (8002dfc <LCD_Test+0x200>)
 8002d70:	47a0      	blx	r4

	sprintf((char *)&text, "WeAct Studio");
 8002d72:	463b      	mov	r3, r7
 8002d74:	4929      	ldr	r1, [pc, #164]	; (8002e1c <LCD_Test+0x220>)
 8002d76:	4618      	mov	r0, r3
 8002d78:	f013 f82e 	bl	8015dd8 <siprintf>
	LCD_ShowString(4, 4, ST7735Ctx.Width, 16, 16, text);
 8002d7c:	4b1d      	ldr	r3, [pc, #116]	; (8002df4 <LCD_Test+0x1f8>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	b29a      	uxth	r2, r3
 8002d82:	463b      	mov	r3, r7
 8002d84:	9301      	str	r3, [sp, #4]
 8002d86:	2310      	movs	r3, #16
 8002d88:	9300      	str	r3, [sp, #0]
 8002d8a:	2310      	movs	r3, #16
 8002d8c:	2104      	movs	r1, #4
 8002d8e:	2004      	movs	r0, #4
 8002d90:	f000 faaa 	bl	80032e8 <LCD_ShowString>
	sprintf((char *)&text, "STM32H743 %X", HAL_GetDEVID());
 8002d94:	f001 ffba 	bl	8004d0c <HAL_GetDEVID>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	463b      	mov	r3, r7
 8002d9c:	4920      	ldr	r1, [pc, #128]	; (8002e20 <LCD_Test+0x224>)
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f013 f81a 	bl	8015dd8 <siprintf>
	LCD_ShowString(4, 22, ST7735Ctx.Width, 16, 16, text);
 8002da4:	4b13      	ldr	r3, [pc, #76]	; (8002df4 <LCD_Test+0x1f8>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	b29a      	uxth	r2, r3
 8002daa:	463b      	mov	r3, r7
 8002dac:	9301      	str	r3, [sp, #4]
 8002dae:	2310      	movs	r3, #16
 8002db0:	9300      	str	r3, [sp, #0]
 8002db2:	2310      	movs	r3, #16
 8002db4:	2116      	movs	r1, #22
 8002db6:	2004      	movs	r0, #4
 8002db8:	f000 fa96 	bl	80032e8 <LCD_ShowString>
	sprintf((char *)&text, "LCD ID:0x%X", st7735_id);
 8002dbc:	4b11      	ldr	r3, [pc, #68]	; (8002e04 <LCD_Test+0x208>)
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	463b      	mov	r3, r7
 8002dc2:	4918      	ldr	r1, [pc, #96]	; (8002e24 <LCD_Test+0x228>)
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f013 f807 	bl	8015dd8 <siprintf>
	LCD_ShowString(4, 40, ST7735Ctx.Width, 16, 16, text);
 8002dca:	4b0a      	ldr	r3, [pc, #40]	; (8002df4 <LCD_Test+0x1f8>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	b29a      	uxth	r2, r3
 8002dd0:	463b      	mov	r3, r7
 8002dd2:	9301      	str	r3, [sp, #4]
 8002dd4:	2310      	movs	r3, #16
 8002dd6:	9300      	str	r3, [sp, #0]
 8002dd8:	2310      	movs	r3, #16
 8002dda:	2128      	movs	r1, #40	; 0x28
 8002ddc:	2004      	movs	r0, #4
 8002dde:	f000 fa83 	bl	80032e8 <LCD_ShowString>

	LCD_Light(100, 200);
 8002de2:	21c8      	movs	r1, #200	; 0xc8
 8002de4:	2064      	movs	r0, #100	; 0x64
 8002de6:	f000 f83b 	bl	8002e60 <LCD_Light>
}
 8002dea:	bf00      	nop
 8002dec:	3718      	adds	r7, #24
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bdb0      	pop	{r4, r5, r7, pc}
 8002df2:	bf00      	nop
 8002df4:	240051dc 	.word	0x240051dc
 8002df8:	2400004c 	.word	0x2400004c
 8002dfc:	240051a4 	.word	0x240051a4
 8002e00:	24000070 	.word	0x24000070
 8002e04:	240051a0 	.word	0x240051a0
 8002e08:	08018cc0 	.word	0x08018cc0
 8002e0c:	10624dd3 	.word	0x10624dd3
 8002e10:	cccccccd 	.word	0xcccccccd
 8002e14:	080181c8 	.word	0x080181c8
 8002e18:	58021000 	.word	0x58021000
 8002e1c:	080181d0 	.word	0x080181d0
 8002e20:	080181e0 	.word	0x080181e0
 8002e24:	080181f0 	.word	0x080181f0

08002e28 <LCD_SetBrightness>:

void LCD_SetBrightness(uint32_t Brightness)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8002e30:	4b04      	ldr	r3, [pc, #16]	; (8002e44 <LCD_SetBrightness+0x1c>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002e38:	bf00      	nop
 8002e3a:	370c      	adds	r7, #12
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr
 8002e44:	24005034 	.word	0x24005034

08002e48 <LCD_GetBrightness>:

uint32_t LCD_GetBrightness(void)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
		return __HAL_TIM_GetCompare(LCD_Brightness_timer, LCD_Brightness_channel);
 8002e4c:	4b03      	ldr	r3, [pc, #12]	; (8002e5c <LCD_GetBrightness+0x14>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr
 8002e5c:	24005034 	.word	0x24005034

08002e60 <LCD_Light>:

// 
// Brightness_Dis: 
// time: ,: ms
void LCD_Light(uint32_t Brightness_Dis,uint32_t time)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b08a      	sub	sp, #40	; 0x28
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]
	uint32_t Brightness_Now;
	uint32_t time_now;
	float temp1,temp2;
	float k,set;
	
	Brightness_Now = LCD_GetBrightness();
 8002e6a:	f7ff ffed 	bl	8002e48 <LCD_GetBrightness>
 8002e6e:	6278      	str	r0, [r7, #36]	; 0x24
	time_now = 0;
 8002e70:	2300      	movs	r3, #0
 8002e72:	623b      	str	r3, [r7, #32]
	if(Brightness_Now == Brightness_Dis)
 8002e74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d05e      	beq.n	8002f3a <LCD_Light+0xda>
		return;
	
	if(time == time_now)
 8002e7c:	683a      	ldr	r2, [r7, #0]
 8002e7e:	6a3b      	ldr	r3, [r7, #32]
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d05c      	beq.n	8002f3e <LCD_Light+0xde>
		return;
	
	temp1 = Brightness_Now;
 8002e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e86:	ee07 3a90 	vmov	s15, r3
 8002e8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e8e:	edc7 7a07 	vstr	s15, [r7, #28]
	temp1 = temp1 - Brightness_Dis;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	ee07 3a90 	vmov	s15, r3
 8002e98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e9c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002ea0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ea4:	edc7 7a07 	vstr	s15, [r7, #28]
	temp2 = time_now;
 8002ea8:	6a3b      	ldr	r3, [r7, #32]
 8002eaa:	ee07 3a90 	vmov	s15, r3
 8002eae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002eb2:	edc7 7a06 	vstr	s15, [r7, #24]
	temp2 = temp2 - time;
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	ee07 3a90 	vmov	s15, r3
 8002ebc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ec0:	ed97 7a06 	vldr	s14, [r7, #24]
 8002ec4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ec8:	edc7 7a06 	vstr	s15, [r7, #24]
	
	k = temp1 / temp2;
 8002ecc:	edd7 6a07 	vldr	s13, [r7, #28]
 8002ed0:	ed97 7a06 	vldr	s14, [r7, #24]
 8002ed4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ed8:	edc7 7a05 	vstr	s15, [r7, #20]
	
	uint32_t tick=get_tick();
 8002edc:	f001 feda 	bl	8004c94 <HAL_GetTick>
 8002ee0:	6138      	str	r0, [r7, #16]
	while(1)
	{
		delay_ms(1);
 8002ee2:	2001      	movs	r0, #1
 8002ee4:	f001 fee2 	bl	8004cac <HAL_Delay>
		
		time_now = get_tick()-tick;
 8002ee8:	f001 fed4 	bl	8004c94 <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	623b      	str	r3, [r7, #32]
		
		temp2 = time_now - 0;
 8002ef4:	6a3b      	ldr	r3, [r7, #32]
 8002ef6:	ee07 3a90 	vmov	s15, r3
 8002efa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002efe:	edc7 7a06 	vstr	s15, [r7, #24]
		
		set = temp2*k + Brightness_Now;
 8002f02:	ed97 7a06 	vldr	s14, [r7, #24]
 8002f06:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f0a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f10:	ee07 3a90 	vmov	s15, r3
 8002f14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f1c:	edc7 7a03 	vstr	s15, [r7, #12]
		
		LCD_SetBrightness((uint32_t)set);
 8002f20:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f28:	ee17 0a90 	vmov	r0, s15
 8002f2c:	f7ff ff7c 	bl	8002e28 <LCD_SetBrightness>
		
		if(time_now >= time) break;
 8002f30:	6a3a      	ldr	r2, [r7, #32]
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d204      	bcs.n	8002f42 <LCD_Light+0xe2>
		delay_ms(1);
 8002f38:	e7d3      	b.n	8002ee2 <LCD_Light+0x82>
		return;
 8002f3a:	bf00      	nop
 8002f3c:	e002      	b.n	8002f44 <LCD_Light+0xe4>
		return;
 8002f3e:	bf00      	nop
 8002f40:	e000      	b.n	8002f44 <LCD_Light+0xe4>
		if(time_now >= time) break;
 8002f42:	bf00      	nop
		
	}
}
 8002f44:	3728      	adds	r7, #40	; 0x28
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
	...

08002f4c <LCD_ShowChar>:
//num::" "--->"~"
//size: 12/16
//mode:(1)(0)  

void LCD_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint8_t size,uint8_t mode)
{  							  
 8002f4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f50:	b08c      	sub	sp, #48	; 0x30
 8002f52:	af02      	add	r7, sp, #8
 8002f54:	4604      	mov	r4, r0
 8002f56:	4608      	mov	r0, r1
 8002f58:	4611      	mov	r1, r2
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	4623      	mov	r3, r4
 8002f5e:	80fb      	strh	r3, [r7, #6]
 8002f60:	4603      	mov	r3, r0
 8002f62:	80bb      	strh	r3, [r7, #4]
 8002f64:	460b      	mov	r3, r1
 8002f66:	70fb      	strb	r3, [r7, #3]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	70bb      	strb	r3, [r7, #2]
 8002f6c:	466b      	mov	r3, sp
 8002f6e:	4698      	mov	r8, r3
  uint8_t temp,t1,t;
	uint16_t y0=y;
 8002f70:	88bb      	ldrh	r3, [r7, #4]
 8002f72:	843b      	strh	r3, [r7, #32]
	uint16_t x0=x;
 8002f74:	88fb      	ldrh	r3, [r7, #6]
 8002f76:	83fb      	strh	r3, [r7, #30]
	uint16_t colortemp=POINT_COLOR; 
 8002f78:	4bb2      	ldr	r3, [pc, #712]	; (8003244 <LCD_ShowChar+0x2f8>)
 8002f7a:	881b      	ldrh	r3, [r3, #0]
 8002f7c:	83bb      	strh	r3, [r7, #28]
  uint32_t h,w;
	
	uint16_t write[size][size==12?6:8];
 8002f7e:	78bb      	ldrb	r3, [r7, #2]
 8002f80:	2b0c      	cmp	r3, #12
 8002f82:	d101      	bne.n	8002f88 <LCD_ShowChar+0x3c>
 8002f84:	2406      	movs	r4, #6
 8002f86:	e000      	b.n	8002f8a <LCD_ShowChar+0x3e>
 8002f88:	2408      	movs	r4, #8
 8002f8a:	78bd      	ldrb	r5, [r7, #2]
 8002f8c:	1e63      	subs	r3, r4, #1
 8002f8e:	61bb      	str	r3, [r7, #24]
 8002f90:	4623      	mov	r3, r4
 8002f92:	4618      	mov	r0, r3
 8002f94:	f04f 0100 	mov.w	r1, #0
 8002f98:	f04f 0200 	mov.w	r2, #0
 8002f9c:	f04f 0300 	mov.w	r3, #0
 8002fa0:	010b      	lsls	r3, r1, #4
 8002fa2:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8002fa6:	0102      	lsls	r2, r0, #4
 8002fa8:	4623      	mov	r3, r4
 8002faa:	005e      	lsls	r6, r3, #1
 8002fac:	462b      	mov	r3, r5
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	617b      	str	r3, [r7, #20]
 8002fb2:	4623      	mov	r3, r4
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f04f 0100 	mov.w	r1, #0
 8002fba:	b2ea      	uxtb	r2, r5
 8002fbc:	f04f 0300 	mov.w	r3, #0
 8002fc0:	fb02 fe01 	mul.w	lr, r2, r1
 8002fc4:	fb00 fc03 	mul.w	ip, r0, r3
 8002fc8:	44f4      	add	ip, lr
 8002fca:	fba0 2302 	umull	r2, r3, r0, r2
 8002fce:	eb0c 0103 	add.w	r1, ip, r3
 8002fd2:	460b      	mov	r3, r1
 8002fd4:	f04f 0000 	mov.w	r0, #0
 8002fd8:	f04f 0100 	mov.w	r1, #0
 8002fdc:	0119      	lsls	r1, r3, #4
 8002fde:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 8002fe2:	0110      	lsls	r0, r2, #4
 8002fe4:	4623      	mov	r3, r4
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f04f 0100 	mov.w	r1, #0
 8002fec:	b2ea      	uxtb	r2, r5
 8002fee:	f04f 0300 	mov.w	r3, #0
 8002ff2:	fb02 fe01 	mul.w	lr, r2, r1
 8002ff6:	fb00 fc03 	mul.w	ip, r0, r3
 8002ffa:	44f4      	add	ip, lr
 8002ffc:	fba0 2302 	umull	r2, r3, r0, r2
 8003000:	eb0c 0103 	add.w	r1, ip, r3
 8003004:	460b      	mov	r3, r1
 8003006:	f04f 0000 	mov.w	r0, #0
 800300a:	f04f 0100 	mov.w	r1, #0
 800300e:	0119      	lsls	r1, r3, #4
 8003010:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 8003014:	0110      	lsls	r0, r2, #4
 8003016:	4623      	mov	r3, r4
 8003018:	462a      	mov	r2, r5
 800301a:	fb02 f303 	mul.w	r3, r2, r3
 800301e:	005b      	lsls	r3, r3, #1
 8003020:	3307      	adds	r3, #7
 8003022:	08db      	lsrs	r3, r3, #3
 8003024:	00db      	lsls	r3, r3, #3
 8003026:	ebad 0d03 	sub.w	sp, sp, r3
 800302a:	ab02      	add	r3, sp, #8
 800302c:	3301      	adds	r3, #1
 800302e:	085b      	lsrs	r3, r3, #1
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	613b      	str	r3, [r7, #16]
	uint16_t count;
	
  ST7735_GetXSize(&st7735_pObj,&w);
 8003034:	f107 0308 	add.w	r3, r7, #8
 8003038:	4619      	mov	r1, r3
 800303a:	4883      	ldr	r0, [pc, #524]	; (8003248 <LCD_ShowChar+0x2fc>)
 800303c:	f001 fbfe 	bl	800483c <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj,&h);
 8003040:	f107 030c 	add.w	r3, r7, #12
 8003044:	4619      	mov	r1, r3
 8003046:	4880      	ldr	r0, [pc, #512]	; (8003248 <LCD_ShowChar+0x2fc>)
 8003048:	f001 fc0a 	bl	8004860 <ST7735_GetYSize>
	
	//		   
	num=num-' ';//
 800304c:	78fb      	ldrb	r3, [r7, #3]
 800304e:	3b20      	subs	r3, #32
 8003050:	70fb      	strb	r3, [r7, #3]
	count = 0;
 8003052:	2300      	movs	r3, #0
 8003054:	847b      	strh	r3, [r7, #34]	; 0x22
	
	if(!mode) //
 8003056:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800305a:	2b00      	cmp	r3, #0
 800305c:	f040 8096 	bne.w	800318c <LCD_ShowChar+0x240>
	{
		for(t=0;t<size;t++)
 8003060:	2300      	movs	r3, #0
 8003062:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8003066:	e08a      	b.n	800317e <LCD_ShowChar+0x232>
		{   
			if(size==12)temp=asc2_1206[num][t];  //1206
 8003068:	78bb      	ldrb	r3, [r7, #2]
 800306a:	2b0c      	cmp	r3, #12
 800306c:	d10d      	bne.n	800308a <LCD_ShowChar+0x13e>
 800306e:	78fa      	ldrb	r2, [r7, #3]
 8003070:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 8003074:	4875      	ldr	r0, [pc, #468]	; (800324c <LCD_ShowChar+0x300>)
 8003076:	4613      	mov	r3, r2
 8003078:	005b      	lsls	r3, r3, #1
 800307a:	4413      	add	r3, r2
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	4403      	add	r3, r0
 8003080:	440b      	add	r3, r1
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003088:	e009      	b.n	800309e <LCD_ShowChar+0x152>
			else temp=asc2_1608[num][t];		 //1608
 800308a:	78fa      	ldrb	r2, [r7, #3]
 800308c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003090:	496f      	ldr	r1, [pc, #444]	; (8003250 <LCD_ShowChar+0x304>)
 8003092:	0112      	lsls	r2, r2, #4
 8003094:	440a      	add	r2, r1
 8003096:	4413      	add	r3, r2
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			
			for(t1=0;t1<8;t1++)
 800309e:	2300      	movs	r3, #0
 80030a0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80030a4:	e060      	b.n	8003168 <LCD_ShowChar+0x21c>
			{			    
				if(temp&0x80)
 80030a6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	da0c      	bge.n	80030c8 <LCD_ShowChar+0x17c>
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 80030ae:	8bbb      	ldrh	r3, [r7, #28]
 80030b0:	021b      	lsls	r3, r3, #8
 80030b2:	b21a      	sxth	r2, r3
 80030b4:	8bbb      	ldrh	r3, [r7, #28]
 80030b6:	0a1b      	lsrs	r3, r3, #8
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	b21b      	sxth	r3, r3
 80030bc:	4313      	orrs	r3, r2
 80030be:	b21b      	sxth	r3, r3
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	4b60      	ldr	r3, [pc, #384]	; (8003244 <LCD_ShowChar+0x2f8>)
 80030c4:	801a      	strh	r2, [r3, #0]
 80030c6:	e00d      	b.n	80030e4 <LCD_ShowChar+0x198>
				else 
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80030c8:	4b62      	ldr	r3, [pc, #392]	; (8003254 <LCD_ShowChar+0x308>)
 80030ca:	881b      	ldrh	r3, [r3, #0]
 80030cc:	021b      	lsls	r3, r3, #8
 80030ce:	b21a      	sxth	r2, r3
 80030d0:	4b60      	ldr	r3, [pc, #384]	; (8003254 <LCD_ShowChar+0x308>)
 80030d2:	881b      	ldrh	r3, [r3, #0]
 80030d4:	0a1b      	lsrs	r3, r3, #8
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	b21b      	sxth	r3, r3
 80030da:	4313      	orrs	r3, r2
 80030dc:	b21b      	sxth	r3, r3
 80030de:	b29a      	uxth	r2, r3
 80030e0:	4b58      	ldr	r3, [pc, #352]	; (8003244 <LCD_ShowChar+0x2f8>)
 80030e2:	801a      	strh	r2, [r3, #0]
				
				write[count][t/2]=POINT_COLOR;
 80030e4:	0872      	lsrs	r2, r6, #1
 80030e6:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 80030e8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80030ec:	085b      	lsrs	r3, r3, #1
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	461c      	mov	r4, r3
 80030f2:	4b54      	ldr	r3, [pc, #336]	; (8003244 <LCD_ShowChar+0x2f8>)
 80030f4:	8818      	ldrh	r0, [r3, #0]
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	fb01 f202 	mul.w	r2, r1, r2
 80030fc:	4422      	add	r2, r4
 80030fe:	4601      	mov	r1, r0
 8003100:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count ++;
 8003104:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003106:	3301      	adds	r3, #1
 8003108:	847b      	strh	r3, [r7, #34]	; 0x22
				if(count >= size) count =0;
 800310a:	78bb      	ldrb	r3, [r7, #2]
 800310c:	b29b      	uxth	r3, r3
 800310e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8003110:	429a      	cmp	r2, r3
 8003112:	d301      	bcc.n	8003118 <LCD_ShowChar+0x1cc>
 8003114:	2300      	movs	r3, #0
 8003116:	847b      	strh	r3, [r7, #34]	; 0x22
				
				temp<<=1;
 8003118:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800311c:	005b      	lsls	r3, r3, #1
 800311e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				y++;
 8003122:	88bb      	ldrh	r3, [r7, #4]
 8003124:	3301      	adds	r3, #1
 8003126:	80bb      	strh	r3, [r7, #4]
				if(y>=h){POINT_COLOR=colortemp;return;}//
 8003128:	88ba      	ldrh	r2, [r7, #4]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	429a      	cmp	r2, r3
 800312e:	d303      	bcc.n	8003138 <LCD_ShowChar+0x1ec>
 8003130:	4a44      	ldr	r2, [pc, #272]	; (8003244 <LCD_ShowChar+0x2f8>)
 8003132:	8bbb      	ldrh	r3, [r7, #28]
 8003134:	8013      	strh	r3, [r2, #0]
 8003136:	e0ce      	b.n	80032d6 <LCD_ShowChar+0x38a>
				if((y-y0)==size)
 8003138:	88ba      	ldrh	r2, [r7, #4]
 800313a:	8c3b      	ldrh	r3, [r7, #32]
 800313c:	1ad2      	subs	r2, r2, r3
 800313e:	78bb      	ldrb	r3, [r7, #2]
 8003140:	429a      	cmp	r2, r3
 8003142:	d10c      	bne.n	800315e <LCD_ShowChar+0x212>
				{
					y=y0;
 8003144:	8c3b      	ldrh	r3, [r7, #32]
 8003146:	80bb      	strh	r3, [r7, #4]
					x++;
 8003148:	88fb      	ldrh	r3, [r7, #6]
 800314a:	3301      	adds	r3, #1
 800314c:	80fb      	strh	r3, [r7, #6]
					if(x>=w){POINT_COLOR=colortemp;return;}//
 800314e:	88fa      	ldrh	r2, [r7, #6]
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	429a      	cmp	r2, r3
 8003154:	d30d      	bcc.n	8003172 <LCD_ShowChar+0x226>
 8003156:	4a3b      	ldr	r2, [pc, #236]	; (8003244 <LCD_ShowChar+0x2f8>)
 8003158:	8bbb      	ldrh	r3, [r7, #28]
 800315a:	8013      	strh	r3, [r2, #0]
 800315c:	e0bb      	b.n	80032d6 <LCD_ShowChar+0x38a>
			for(t1=0;t1<8;t1++)
 800315e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003162:	3301      	adds	r3, #1
 8003164:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003168:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800316c:	2b07      	cmp	r3, #7
 800316e:	d99a      	bls.n	80030a6 <LCD_ShowChar+0x15a>
 8003170:	e000      	b.n	8003174 <LCD_ShowChar+0x228>
					break;
 8003172:	bf00      	nop
		for(t=0;t<size;t++)
 8003174:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003178:	3301      	adds	r3, #1
 800317a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800317e:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8003182:	78bb      	ldrb	r3, [r7, #2]
 8003184:	429a      	cmp	r2, r3
 8003186:	f4ff af6f 	bcc.w	8003068 <LCD_ShowChar+0x11c>
 800318a:	e08e      	b.n	80032aa <LCD_ShowChar+0x35e>
			}
		}
	}
	else//
	{
		for(t=0;t<size;t++)
 800318c:	2300      	movs	r3, #0
 800318e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8003192:	e084      	b.n	800329e <LCD_ShowChar+0x352>
		{   
			if(size==12)temp=asc2_1206[num][t];  //1206
 8003194:	78bb      	ldrb	r3, [r7, #2]
 8003196:	2b0c      	cmp	r3, #12
 8003198:	d10d      	bne.n	80031b6 <LCD_ShowChar+0x26a>
 800319a:	78fa      	ldrb	r2, [r7, #3]
 800319c:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 80031a0:	482a      	ldr	r0, [pc, #168]	; (800324c <LCD_ShowChar+0x300>)
 80031a2:	4613      	mov	r3, r2
 80031a4:	005b      	lsls	r3, r3, #1
 80031a6:	4413      	add	r3, r2
 80031a8:	009b      	lsls	r3, r3, #2
 80031aa:	4403      	add	r3, r0
 80031ac:	440b      	add	r3, r1
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80031b4:	e009      	b.n	80031ca <LCD_ShowChar+0x27e>
			else temp=asc2_1608[num][t];		 //1608 	                          
 80031b6:	78fa      	ldrb	r2, [r7, #3]
 80031b8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80031bc:	4924      	ldr	r1, [pc, #144]	; (8003250 <LCD_ShowChar+0x304>)
 80031be:	0112      	lsls	r2, r2, #4
 80031c0:	440a      	add	r2, r1
 80031c2:	4413      	add	r3, r2
 80031c4:	781b      	ldrb	r3, [r3, #0]
 80031c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			for(t1=0;t1<8;t1++)
 80031ca:	2300      	movs	r3, #0
 80031cc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80031d0:	e05a      	b.n	8003288 <LCD_ShowChar+0x33c>
			{			    
				if(temp&0x80)
 80031d2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	da19      	bge.n	800320e <LCD_ShowChar+0x2c2>
					write[count][t/2]=(POINT_COLOR&0xFF)<<8|POINT_COLOR>>8;
 80031da:	4b1a      	ldr	r3, [pc, #104]	; (8003244 <LCD_ShowChar+0x2f8>)
 80031dc:	881b      	ldrh	r3, [r3, #0]
 80031de:	021b      	lsls	r3, r3, #8
 80031e0:	b21a      	sxth	r2, r3
 80031e2:	4b18      	ldr	r3, [pc, #96]	; (8003244 <LCD_ShowChar+0x2f8>)
 80031e4:	881b      	ldrh	r3, [r3, #0]
 80031e6:	0a1b      	lsrs	r3, r3, #8
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	b21b      	sxth	r3, r3
 80031ec:	4313      	orrs	r3, r2
 80031ee:	b218      	sxth	r0, r3
 80031f0:	0872      	lsrs	r2, r6, #1
 80031f2:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 80031f4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80031f8:	085b      	lsrs	r3, r3, #1
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	461c      	mov	r4, r3
 80031fe:	b280      	uxth	r0, r0
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	fb01 f202 	mul.w	r2, r1, r2
 8003206:	4422      	add	r2, r4
 8003208:	4601      	mov	r1, r0
 800320a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count ++;
 800320e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003210:	3301      	adds	r3, #1
 8003212:	847b      	strh	r3, [r7, #34]	; 0x22
				if(count >= size) count =0;
 8003214:	78bb      	ldrb	r3, [r7, #2]
 8003216:	b29b      	uxth	r3, r3
 8003218:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800321a:	429a      	cmp	r2, r3
 800321c:	d301      	bcc.n	8003222 <LCD_ShowChar+0x2d6>
 800321e:	2300      	movs	r3, #0
 8003220:	847b      	strh	r3, [r7, #34]	; 0x22
				
				temp<<=1;
 8003222:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				y++;
 800322c:	88bb      	ldrh	r3, [r7, #4]
 800322e:	3301      	adds	r3, #1
 8003230:	80bb      	strh	r3, [r7, #4]
				if(y>=h){POINT_COLOR=colortemp;return;}//
 8003232:	88ba      	ldrh	r2, [r7, #4]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	429a      	cmp	r2, r3
 8003238:	d30e      	bcc.n	8003258 <LCD_ShowChar+0x30c>
 800323a:	4a02      	ldr	r2, [pc, #8]	; (8003244 <LCD_ShowChar+0x2f8>)
 800323c:	8bbb      	ldrh	r3, [r7, #28]
 800323e:	8013      	strh	r3, [r2, #0]
 8003240:	e049      	b.n	80032d6 <LCD_ShowChar+0x38a>
 8003242:	bf00      	nop
 8003244:	2400006c 	.word	0x2400006c
 8003248:	240051a4 	.word	0x240051a4
 800324c:	0801825c 	.word	0x0801825c
 8003250:	080186d0 	.word	0x080186d0
 8003254:	24000708 	.word	0x24000708
				if((y-y0)==size)
 8003258:	88ba      	ldrh	r2, [r7, #4]
 800325a:	8c3b      	ldrh	r3, [r7, #32]
 800325c:	1ad2      	subs	r2, r2, r3
 800325e:	78bb      	ldrb	r3, [r7, #2]
 8003260:	429a      	cmp	r2, r3
 8003262:	d10c      	bne.n	800327e <LCD_ShowChar+0x332>
				{
					y=y0;
 8003264:	8c3b      	ldrh	r3, [r7, #32]
 8003266:	80bb      	strh	r3, [r7, #4]
					x++;
 8003268:	88fb      	ldrh	r3, [r7, #6]
 800326a:	3301      	adds	r3, #1
 800326c:	80fb      	strh	r3, [r7, #6]
					if(x>=w){POINT_COLOR=colortemp;return;}//
 800326e:	88fa      	ldrh	r2, [r7, #6]
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	429a      	cmp	r2, r3
 8003274:	d30d      	bcc.n	8003292 <LCD_ShowChar+0x346>
 8003276:	4a1a      	ldr	r2, [pc, #104]	; (80032e0 <LCD_ShowChar+0x394>)
 8003278:	8bbb      	ldrh	r3, [r7, #28]
 800327a:	8013      	strh	r3, [r2, #0]
 800327c:	e02b      	b.n	80032d6 <LCD_ShowChar+0x38a>
			for(t1=0;t1<8;t1++)
 800327e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003282:	3301      	adds	r3, #1
 8003284:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003288:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800328c:	2b07      	cmp	r3, #7
 800328e:	d9a0      	bls.n	80031d2 <LCD_ShowChar+0x286>
 8003290:	e000      	b.n	8003294 <LCD_ShowChar+0x348>
					break;
 8003292:	bf00      	nop
		for(t=0;t<size;t++)
 8003294:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003298:	3301      	adds	r3, #1
 800329a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800329e:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80032a2:	78bb      	ldrb	r3, [r7, #2]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	f4ff af75 	bcc.w	8003194 <LCD_ShowChar+0x248>
				}
			}  	 
		}     
	}
	ST7735_FillRGBRect(&st7735_pObj,x0,y0,(uint8_t *)&write,size==12?6:8,size); 
 80032aa:	8bf9      	ldrh	r1, [r7, #30]
 80032ac:	8c38      	ldrh	r0, [r7, #32]
 80032ae:	693c      	ldr	r4, [r7, #16]
 80032b0:	78bb      	ldrb	r3, [r7, #2]
 80032b2:	2b0c      	cmp	r3, #12
 80032b4:	d101      	bne.n	80032ba <LCD_ShowChar+0x36e>
 80032b6:	2306      	movs	r3, #6
 80032b8:	e000      	b.n	80032bc <LCD_ShowChar+0x370>
 80032ba:	2308      	movs	r3, #8
 80032bc:	78ba      	ldrb	r2, [r7, #2]
 80032be:	9201      	str	r2, [sp, #4]
 80032c0:	9300      	str	r3, [sp, #0]
 80032c2:	4623      	mov	r3, r4
 80032c4:	4602      	mov	r2, r0
 80032c6:	4807      	ldr	r0, [pc, #28]	; (80032e4 <LCD_ShowChar+0x398>)
 80032c8:	f001 f90a 	bl	80044e0 <ST7735_FillRGBRect>
	POINT_COLOR=colortemp;	    	   	 	  
 80032cc:	4a04      	ldr	r2, [pc, #16]	; (80032e0 <LCD_ShowChar+0x394>)
 80032ce:	8bbb      	ldrh	r3, [r7, #28]
 80032d0:	8013      	strh	r3, [r2, #0]
 80032d2:	46c5      	mov	sp, r8
 80032d4:	e000      	b.n	80032d8 <LCD_ShowChar+0x38c>
 80032d6:	46c5      	mov	sp, r8
}   
 80032d8:	3728      	adds	r7, #40	; 0x28
 80032da:	46bd      	mov	sp, r7
 80032dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032e0:	2400006c 	.word	0x2400006c
 80032e4:	240051a4 	.word	0x240051a4

080032e8 <LCD_ShowString>:
//x,y:
//width,height:  
//size:
//*p:
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
{         
 80032e8:	b590      	push	{r4, r7, lr}
 80032ea:	b087      	sub	sp, #28
 80032ec:	af02      	add	r7, sp, #8
 80032ee:	4604      	mov	r4, r0
 80032f0:	4608      	mov	r0, r1
 80032f2:	4611      	mov	r1, r2
 80032f4:	461a      	mov	r2, r3
 80032f6:	4623      	mov	r3, r4
 80032f8:	80fb      	strh	r3, [r7, #6]
 80032fa:	4603      	mov	r3, r0
 80032fc:	80bb      	strh	r3, [r7, #4]
 80032fe:	460b      	mov	r3, r1
 8003300:	807b      	strh	r3, [r7, #2]
 8003302:	4613      	mov	r3, r2
 8003304:	803b      	strh	r3, [r7, #0]
	uint8_t x0=x;
 8003306:	88fb      	ldrh	r3, [r7, #6]
 8003308:	73fb      	strb	r3, [r7, #15]
	width+=x;
 800330a:	887a      	ldrh	r2, [r7, #2]
 800330c:	88fb      	ldrh	r3, [r7, #6]
 800330e:	4413      	add	r3, r2
 8003310:	807b      	strh	r3, [r7, #2]
	height+=y;
 8003312:	883a      	ldrh	r2, [r7, #0]
 8003314:	88bb      	ldrh	r3, [r7, #4]
 8003316:	4413      	add	r3, r2
 8003318:	803b      	strh	r3, [r7, #0]
    while((*p<='~')&&(*p>=' '))//!
 800331a:	e024      	b.n	8003366 <LCD_ShowString+0x7e>
    {       
        if(x>=width){x=x0;y+=size;}
 800331c:	88fa      	ldrh	r2, [r7, #6]
 800331e:	887b      	ldrh	r3, [r7, #2]
 8003320:	429a      	cmp	r2, r3
 8003322:	d307      	bcc.n	8003334 <LCD_ShowString+0x4c>
 8003324:	7bfb      	ldrb	r3, [r7, #15]
 8003326:	80fb      	strh	r3, [r7, #6]
 8003328:	f897 3020 	ldrb.w	r3, [r7, #32]
 800332c:	b29a      	uxth	r2, r3
 800332e:	88bb      	ldrh	r3, [r7, #4]
 8003330:	4413      	add	r3, r2
 8003332:	80bb      	strh	r3, [r7, #4]
        if(y>=height)break;//
 8003334:	88ba      	ldrh	r2, [r7, #4]
 8003336:	883b      	ldrh	r3, [r7, #0]
 8003338:	429a      	cmp	r2, r3
 800333a:	d21d      	bcs.n	8003378 <LCD_ShowString+0x90>
        LCD_ShowChar(x,y,*p,size,0);
 800333c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333e:	781a      	ldrb	r2, [r3, #0]
 8003340:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003344:	88b9      	ldrh	r1, [r7, #4]
 8003346:	88f8      	ldrh	r0, [r7, #6]
 8003348:	2400      	movs	r4, #0
 800334a:	9400      	str	r4, [sp, #0]
 800334c:	f7ff fdfe 	bl	8002f4c <LCD_ShowChar>
        x+=size/2;
 8003350:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003354:	085b      	lsrs	r3, r3, #1
 8003356:	b2db      	uxtb	r3, r3
 8003358:	b29a      	uxth	r2, r3
 800335a:	88fb      	ldrh	r3, [r7, #6]
 800335c:	4413      	add	r3, r2
 800335e:	80fb      	strh	r3, [r7, #6]
        p++;
 8003360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003362:	3301      	adds	r3, #1
 8003364:	627b      	str	r3, [r7, #36]	; 0x24
    while((*p<='~')&&(*p>=' '))//!
 8003366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003368:	781b      	ldrb	r3, [r3, #0]
 800336a:	2b7e      	cmp	r3, #126	; 0x7e
 800336c:	d805      	bhi.n	800337a <LCD_ShowString+0x92>
 800336e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	2b1f      	cmp	r3, #31
 8003374:	d8d2      	bhi.n	800331c <LCD_ShowString+0x34>
    }  
}
 8003376:	e000      	b.n	800337a <LCD_ShowString+0x92>
        if(y>=height)break;//
 8003378:	bf00      	nop
}
 800337a:	bf00      	nop
 800337c:	3714      	adds	r7, #20
 800337e:	46bd      	mov	sp, r7
 8003380:	bd90      	pop	{r4, r7, pc}
	...

08003384 <lcd_init>:

static int32_t lcd_init(void)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b082      	sub	sp, #8
 8003388:	af00      	add	r7, sp, #0
	int32_t result = ST7735_OK;
 800338a:	2300      	movs	r3, #0
 800338c:	607b      	str	r3, [r7, #4]
	HAL_TIMEx_PWMN_Start(LCD_Brightness_timer,LCD_Brightness_channel);
 800338e:	2104      	movs	r1, #4
 8003390:	4803      	ldr	r0, [pc, #12]	; (80033a0 <lcd_init+0x1c>)
 8003392:	f00a fc03 	bl	800db9c <HAL_TIMEx_PWMN_Start>
	return result;
 8003396:	687b      	ldr	r3, [r7, #4]
}
 8003398:	4618      	mov	r0, r3
 800339a:	3708      	adds	r7, #8
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	24005034 	.word	0x24005034

080033a4 <lcd_gettick>:

static int32_t lcd_gettick(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 80033a8:	f001 fc74 	bl	8004c94 <HAL_GetTick>
 80033ac:	4603      	mov	r3, r0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	bd80      	pop	{r7, pc}
	...

080033b4 <lcd_writereg>:

static int32_t lcd_writereg(uint8_t reg,uint8_t* pdata,uint32_t length)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	4603      	mov	r3, r0
 80033bc:	60b9      	str	r1, [r7, #8]
 80033be:	607a      	str	r2, [r7, #4]
 80033c0:	73fb      	strb	r3, [r7, #15]
	int32_t result;
	LCD_CS_RESET;
 80033c2:	2200      	movs	r2, #0
 80033c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80033c8:	481d      	ldr	r0, [pc, #116]	; (8003440 <lcd_writereg+0x8c>)
 80033ca:	f003 fea9 	bl	8007120 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 80033ce:	2200      	movs	r2, #0
 80033d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80033d4:	481a      	ldr	r0, [pc, #104]	; (8003440 <lcd_writereg+0x8c>)
 80033d6:	f003 fea3 	bl	8007120 <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 80033da:	f107 010f 	add.w	r1, r7, #15
 80033de:	2364      	movs	r3, #100	; 0x64
 80033e0:	2201      	movs	r2, #1
 80033e2:	4818      	ldr	r0, [pc, #96]	; (8003444 <lcd_writereg+0x90>)
 80033e4:	f008 fd3a 	bl	800be5c <HAL_SPI_Transmit>
 80033e8:	4603      	mov	r3, r0
 80033ea:	617b      	str	r3, [r7, #20]
	LCD_RS_SET;
 80033ec:	2201      	movs	r2, #1
 80033ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80033f2:	4813      	ldr	r0, [pc, #76]	; (8003440 <lcd_writereg+0x8c>)
 80033f4:	f003 fe94 	bl	8007120 <HAL_GPIO_WritePin>
	if(length > 0)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00c      	beq.n	8003418 <lcd_writereg+0x64>
		result += HAL_SPI_Transmit(SPI_Drv,pdata,length,500);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	b29a      	uxth	r2, r3
 8003402:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003406:	68b9      	ldr	r1, [r7, #8]
 8003408:	480e      	ldr	r0, [pc, #56]	; (8003444 <lcd_writereg+0x90>)
 800340a:	f008 fd27 	bl	800be5c <HAL_SPI_Transmit>
 800340e:	4603      	mov	r3, r0
 8003410:	461a      	mov	r2, r3
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	4413      	add	r3, r2
 8003416:	617b      	str	r3, [r7, #20]
	LCD_CS_SET;
 8003418:	2201      	movs	r2, #1
 800341a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800341e:	4808      	ldr	r0, [pc, #32]	; (8003440 <lcd_writereg+0x8c>)
 8003420:	f003 fe7e 	bl	8007120 <HAL_GPIO_WritePin>
	if(result>0){
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	2b00      	cmp	r3, #0
 8003428:	dd03      	ble.n	8003432 <lcd_writereg+0x7e>
		result = -1;}
 800342a:	f04f 33ff 	mov.w	r3, #4294967295
 800342e:	617b      	str	r3, [r7, #20]
 8003430:	e001      	b.n	8003436 <lcd_writereg+0x82>
	else{
		result = 0;}
 8003432:	2300      	movs	r3, #0
 8003434:	617b      	str	r3, [r7, #20]
	return result;
 8003436:	697b      	ldr	r3, [r7, #20]
}
 8003438:	4618      	mov	r0, r3
 800343a:	3718      	adds	r7, #24
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	58021000 	.word	0x58021000
 8003444:	24004ed8 	.word	0x24004ed8

08003448 <lcd_readreg>:

static int32_t lcd_readreg(uint8_t reg,uint8_t* pdata)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	4603      	mov	r3, r0
 8003450:	6039      	str	r1, [r7, #0]
 8003452:	71fb      	strb	r3, [r7, #7]
	int32_t result;
	LCD_CS_RESET;
 8003454:	2200      	movs	r2, #0
 8003456:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800345a:	481b      	ldr	r0, [pc, #108]	; (80034c8 <lcd_readreg+0x80>)
 800345c:	f003 fe60 	bl	8007120 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8003460:	2200      	movs	r2, #0
 8003462:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003466:	4818      	ldr	r0, [pc, #96]	; (80034c8 <lcd_readreg+0x80>)
 8003468:	f003 fe5a 	bl	8007120 <HAL_GPIO_WritePin>
	
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 800346c:	1df9      	adds	r1, r7, #7
 800346e:	2364      	movs	r3, #100	; 0x64
 8003470:	2201      	movs	r2, #1
 8003472:	4816      	ldr	r0, [pc, #88]	; (80034cc <lcd_readreg+0x84>)
 8003474:	f008 fcf2 	bl	800be5c <HAL_SPI_Transmit>
 8003478:	4603      	mov	r3, r0
 800347a:	60fb      	str	r3, [r7, #12]
	LCD_RS_SET;
 800347c:	2201      	movs	r2, #1
 800347e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003482:	4811      	ldr	r0, [pc, #68]	; (80034c8 <lcd_readreg+0x80>)
 8003484:	f003 fe4c 	bl	8007120 <HAL_GPIO_WritePin>
	result += HAL_SPI_Receive(SPI_Drv,pdata,1,500);
 8003488:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800348c:	2201      	movs	r2, #1
 800348e:	6839      	ldr	r1, [r7, #0]
 8003490:	480e      	ldr	r0, [pc, #56]	; (80034cc <lcd_readreg+0x84>)
 8003492:	f008 fed5 	bl	800c240 <HAL_SPI_Receive>
 8003496:	4603      	mov	r3, r0
 8003498:	461a      	mov	r2, r3
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	4413      	add	r3, r2
 800349e:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 80034a0:	2201      	movs	r2, #1
 80034a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80034a6:	4808      	ldr	r0, [pc, #32]	; (80034c8 <lcd_readreg+0x80>)
 80034a8:	f003 fe3a 	bl	8007120 <HAL_GPIO_WritePin>
	if(result>0){
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	dd03      	ble.n	80034ba <lcd_readreg+0x72>
		result = -1;}
 80034b2:	f04f 33ff 	mov.w	r3, #4294967295
 80034b6:	60fb      	str	r3, [r7, #12]
 80034b8:	e001      	b.n	80034be <lcd_readreg+0x76>
	else{
		result = 0;}
 80034ba:	2300      	movs	r3, #0
 80034bc:	60fb      	str	r3, [r7, #12]
	return result;
 80034be:	68fb      	ldr	r3, [r7, #12]
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3710      	adds	r7, #16
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	58021000 	.word	0x58021000
 80034cc:	24004ed8 	.word	0x24004ed8

080034d0 <lcd_senddata>:

static int32_t lcd_senddata(uint8_t* pdata,uint32_t length)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b084      	sub	sp, #16
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 80034da:	2200      	movs	r2, #0
 80034dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80034e0:	480f      	ldr	r0, [pc, #60]	; (8003520 <lcd_senddata+0x50>)
 80034e2:	f003 fe1d 	bl	8007120 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result =HAL_SPI_Transmit(SPI_Drv,pdata,length,100);
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	2364      	movs	r3, #100	; 0x64
 80034ec:	6879      	ldr	r1, [r7, #4]
 80034ee:	480d      	ldr	r0, [pc, #52]	; (8003524 <lcd_senddata+0x54>)
 80034f0:	f008 fcb4 	bl	800be5c <HAL_SPI_Transmit>
 80034f4:	4603      	mov	r3, r0
 80034f6:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 80034f8:	2201      	movs	r2, #1
 80034fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80034fe:	4808      	ldr	r0, [pc, #32]	; (8003520 <lcd_senddata+0x50>)
 8003500:	f003 fe0e 	bl	8007120 <HAL_GPIO_WritePin>
	if(result>0){
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2b00      	cmp	r3, #0
 8003508:	dd03      	ble.n	8003512 <lcd_senddata+0x42>
		result = -1;}
 800350a:	f04f 33ff 	mov.w	r3, #4294967295
 800350e:	60fb      	str	r3, [r7, #12]
 8003510:	e001      	b.n	8003516 <lcd_senddata+0x46>
	else{
		result = 0;}
 8003512:	2300      	movs	r3, #0
 8003514:	60fb      	str	r3, [r7, #12]
	return result;
 8003516:	68fb      	ldr	r3, [r7, #12]
}
 8003518:	4618      	mov	r0, r3
 800351a:	3710      	adds	r7, #16
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	58021000 	.word	0x58021000
 8003524:	24004ed8 	.word	0x24004ed8

08003528 <lcd_recvdata>:

static int32_t lcd_recvdata(uint8_t* pdata,uint32_t length)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 8003532:	2200      	movs	r2, #0
 8003534:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003538:	4810      	ldr	r0, [pc, #64]	; (800357c <lcd_recvdata+0x54>)
 800353a:	f003 fdf1 	bl	8007120 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result = HAL_SPI_Receive(SPI_Drv,pdata,length,500);
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	b29a      	uxth	r2, r3
 8003542:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003546:	6879      	ldr	r1, [r7, #4]
 8003548:	480d      	ldr	r0, [pc, #52]	; (8003580 <lcd_recvdata+0x58>)
 800354a:	f008 fe79 	bl	800c240 <HAL_SPI_Receive>
 800354e:	4603      	mov	r3, r0
 8003550:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8003552:	2201      	movs	r2, #1
 8003554:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003558:	4808      	ldr	r0, [pc, #32]	; (800357c <lcd_recvdata+0x54>)
 800355a:	f003 fde1 	bl	8007120 <HAL_GPIO_WritePin>
	if(result>0){
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2b00      	cmp	r3, #0
 8003562:	dd03      	ble.n	800356c <lcd_recvdata+0x44>
		result = -1;}
 8003564:	f04f 33ff 	mov.w	r3, #4294967295
 8003568:	60fb      	str	r3, [r7, #12]
 800356a:	e001      	b.n	8003570 <lcd_recvdata+0x48>
	else{
		result = 0;}
 800356c:	2300      	movs	r3, #0
 800356e:	60fb      	str	r3, [r7, #12]
	return result;
 8003570:	68fb      	ldr	r3, [r7, #12]
}
 8003572:	4618      	mov	r0, r3
 8003574:	3710      	adds	r7, #16
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	58021000 	.word	0x58021000
 8003580:	24004ed8 	.word	0x24004ed8

08003584 <ST7735_RegisterBusIO>:
  * @param  pObj Component object pointer
  * @param  pIO  Component IO structure pointer
  * @retval Component status
  */
int32_t ST7735_RegisterBusIO (ST7735_Object_t *pObj, ST7735_IO_t *pIO)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if(pObj == NULL)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d103      	bne.n	800359c <ST7735_RegisterBusIO+0x18>
  {
    ret = ST7735_ERROR;
 8003594:	f04f 33ff 	mov.w	r3, #4294967295
 8003598:	60fb      	str	r3, [r7, #12]
 800359a:	e03a      	b.n	8003612 <ST7735_RegisterBusIO+0x8e>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685a      	ldr	r2, [r3, #4]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	891a      	ldrh	r2, [r3, #8]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	68da      	ldr	r2, [r3, #12]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	691a      	ldr	r2, [r3, #16]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	611a      	str	r2, [r3, #16]
    pObj->IO.SendData  = pIO->SendData;
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	695a      	ldr	r2, [r3, #20]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	615a      	str	r2, [r3, #20]
    pObj->IO.RecvData  = pIO->RecvData;
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	699a      	ldr	r2, [r3, #24]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	619a      	str	r2, [r3, #24]
    pObj->IO.GetTick   = pIO->GetTick;
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	69da      	ldr	r2, [r3, #28]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	61da      	str	r2, [r3, #28]

    pObj->Ctx.ReadReg   = ST7735_ReadRegWrap;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	4a0f      	ldr	r2, [pc, #60]	; (800361c <ST7735_RegisterBusIO+0x98>)
 80035e0:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.WriteReg  = ST7735_WriteRegWrap;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a0e      	ldr	r2, [pc, #56]	; (8003620 <ST7735_RegisterBusIO+0x9c>)
 80035e6:	621a      	str	r2, [r3, #32]
    pObj->Ctx.SendData  = ST7735_SendDataWrap;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4a0e      	ldr	r2, [pc, #56]	; (8003624 <ST7735_RegisterBusIO+0xa0>)
 80035ec:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.RecvData  = ST7735_RecvDataWrap;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a0d      	ldr	r2, [pc, #52]	; (8003628 <ST7735_RegisterBusIO+0xa4>)
 80035f2:	62da      	str	r2, [r3, #44]	; 0x2c
    pObj->Ctx.handle    = pObj;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	631a      	str	r2, [r3, #48]	; 0x30

    if(pObj->IO.Init != NULL)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d004      	beq.n	800360c <ST7735_RegisterBusIO+0x88>
    {
      ret = pObj->IO.Init();
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4798      	blx	r3
 8003608:	60f8      	str	r0, [r7, #12]
 800360a:	e002      	b.n	8003612 <ST7735_RegisterBusIO+0x8e>
    }
    else
    {
      ret = ST7735_ERROR;
 800360c:	f04f 33ff 	mov.w	r3, #4294967295
 8003610:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8003612:	68fb      	ldr	r3, [r7, #12]
}
 8003614:	4618      	mov	r0, r3
 8003616:	3710      	adds	r7, #16
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	08004a8d 	.word	0x08004a8d
 8003620:	08004ab5 	.word	0x08004ab5
 8003624:	08004adf 	.word	0x08004adf
 8003628:	08004b03 	.word	0x08004b03

0800362c <ST7735_Init>:
  * @param  ColorCoding RGB mode
  * @param  Orientation Display orientation
  * @retval Component status
  */
int32_t ST7735_Init(ST7735_Object_t *pObj, uint32_t ColorCoding, ST7735_Ctx_t *pDriver)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b086      	sub	sp, #24
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
  uint8_t tmp;
  int32_t ret;

  if(pObj == NULL)
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d103      	bne.n	8003646 <ST7735_Init+0x1a>
  {
    ret = ST7735_ERROR;
 800363e:	f04f 33ff 	mov.w	r3, #4294967295
 8003642:	617b      	str	r3, [r7, #20]
 8003644:	e3a6      	b.n	8003d94 <ST7735_Init+0x768>
  }
  else
  {
		/* Out of sleep mode, 0 args, delay 120ms */
    tmp = 0x00U;
 8003646:	2300      	movs	r3, #0
 8003648:	74fb      	strb	r3, [r7, #19]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f103 0020 	add.w	r0, r3, #32
 8003650:	f107 0213 	add.w	r2, r7, #19
 8003654:	2300      	movs	r3, #0
 8003656:	2101      	movs	r1, #1
 8003658:	f001 fa92 	bl	8004b80 <st7735_write_reg>
 800365c:	6178      	str	r0, [r7, #20]
		(void)ST7735_IO_Delay(pObj, 120);
 800365e:	2178      	movs	r1, #120	; 0x78
 8003660:	68f8      	ldr	r0, [r7, #12]
 8003662:	f001 fa60 	bl	8004b26 <ST7735_IO_Delay>
		
		tmp = 0x00U;
 8003666:	2300      	movs	r3, #0
 8003668:	74fb      	strb	r3, [r7, #19]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	f103 0020 	add.w	r0, r3, #32
 8003670:	f107 0213 	add.w	r2, r7, #19
 8003674:	2300      	movs	r3, #0
 8003676:	2101      	movs	r1, #1
 8003678:	f001 fa82 	bl	8004b80 <st7735_write_reg>
 800367c:	6178      	str	r0, [r7, #20]
		(void)ST7735_IO_Delay(pObj, 120);
 800367e:	2178      	movs	r1, #120	; 0x78
 8003680:	68f8      	ldr	r0, [r7, #12]
 8003682:	f001 fa50 	bl	8004b26 <ST7735_IO_Delay>
		
    /* Out of sleep mode, 0 args, no delay */
    tmp = 0x00U;
 8003686:	2300      	movs	r3, #0
 8003688:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_SLEEP_OUT, &tmp, 1);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f103 0020 	add.w	r0, r3, #32
 8003690:	f107 0213 	add.w	r2, r7, #19
 8003694:	2301      	movs	r3, #1
 8003696:	2111      	movs	r1, #17
 8003698:	f001 fa72 	bl	8004b80 <st7735_write_reg>
 800369c:	4602      	mov	r2, r0
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	4413      	add	r3, r2
 80036a2:	617b      	str	r3, [r7, #20]
    
		/* Frame rate ctrl - normal mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D)*/
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL1, &tmp, 0);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f103 0020 	add.w	r0, r3, #32
 80036aa:	f107 0213 	add.w	r2, r7, #19
 80036ae:	2300      	movs	r3, #0
 80036b0:	21b1      	movs	r1, #177	; 0xb1
 80036b2:	f001 fa65 	bl	8004b80 <st7735_write_reg>
 80036b6:	4602      	mov	r2, r0
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	4413      	add	r3, r2
 80036bc:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 80036be:	2301      	movs	r3, #1
 80036c0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	3320      	adds	r3, #32
 80036c6:	f107 0113 	add.w	r1, r7, #19
 80036ca:	2201      	movs	r2, #1
 80036cc:	4618      	mov	r0, r3
 80036ce:	f001 fa6c 	bl	8004baa <st7735_send_data>
 80036d2:	4602      	mov	r2, r0
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	4413      	add	r3, r2
 80036d8:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 80036da:	232c      	movs	r3, #44	; 0x2c
 80036dc:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	3320      	adds	r3, #32
 80036e2:	f107 0113 	add.w	r1, r7, #19
 80036e6:	2201      	movs	r2, #1
 80036e8:	4618      	mov	r0, r3
 80036ea:	f001 fa5e 	bl	8004baa <st7735_send_data>
 80036ee:	4602      	mov	r2, r0
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	4413      	add	r3, r2
 80036f4:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 80036f6:	232d      	movs	r3, #45	; 0x2d
 80036f8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	3320      	adds	r3, #32
 80036fe:	f107 0113 	add.w	r1, r7, #19
 8003702:	2201      	movs	r2, #1
 8003704:	4618      	mov	r0, r3
 8003706:	f001 fa50 	bl	8004baa <st7735_send_data>
 800370a:	4602      	mov	r2, r0
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	4413      	add	r3, r2
 8003710:	617b      	str	r3, [r7, #20]

    /* Frame rate control - idle mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D) */
    tmp = 0x01U;
 8003712:	2301      	movs	r3, #1
 8003714:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL2, &tmp, 1);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f103 0020 	add.w	r0, r3, #32
 800371c:	f107 0213 	add.w	r2, r7, #19
 8003720:	2301      	movs	r3, #1
 8003722:	21b2      	movs	r1, #178	; 0xb2
 8003724:	f001 fa2c 	bl	8004b80 <st7735_write_reg>
 8003728:	4602      	mov	r2, r0
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	4413      	add	r3, r2
 800372e:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8003730:	232c      	movs	r3, #44	; 0x2c
 8003732:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	3320      	adds	r3, #32
 8003738:	f107 0113 	add.w	r1, r7, #19
 800373c:	2201      	movs	r2, #1
 800373e:	4618      	mov	r0, r3
 8003740:	f001 fa33 	bl	8004baa <st7735_send_data>
 8003744:	4602      	mov	r2, r0
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	4413      	add	r3, r2
 800374a:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 800374c:	232d      	movs	r3, #45	; 0x2d
 800374e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	3320      	adds	r3, #32
 8003754:	f107 0113 	add.w	r1, r7, #19
 8003758:	2201      	movs	r2, #1
 800375a:	4618      	mov	r0, r3
 800375c:	f001 fa25 	bl	8004baa <st7735_send_data>
 8003760:	4602      	mov	r2, r0
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	4413      	add	r3, r2
 8003766:	617b      	str	r3, [r7, #20]

    /* Frame rate ctrl - partial mode, 6 args: Dot inversion mode, Line inversion mode */
    tmp = 0x01U;
 8003768:	2301      	movs	r3, #1
 800376a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL3, &tmp, 1);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f103 0020 	add.w	r0, r3, #32
 8003772:	f107 0213 	add.w	r2, r7, #19
 8003776:	2301      	movs	r3, #1
 8003778:	21b3      	movs	r1, #179	; 0xb3
 800377a:	f001 fa01 	bl	8004b80 <st7735_write_reg>
 800377e:	4602      	mov	r2, r0
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	4413      	add	r3, r2
 8003784:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8003786:	232c      	movs	r3, #44	; 0x2c
 8003788:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	3320      	adds	r3, #32
 800378e:	f107 0113 	add.w	r1, r7, #19
 8003792:	2201      	movs	r2, #1
 8003794:	4618      	mov	r0, r3
 8003796:	f001 fa08 	bl	8004baa <st7735_send_data>
 800379a:	4602      	mov	r2, r0
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	4413      	add	r3, r2
 80037a0:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 80037a2:	232d      	movs	r3, #45	; 0x2d
 80037a4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	3320      	adds	r3, #32
 80037aa:	f107 0113 	add.w	r1, r7, #19
 80037ae:	2201      	movs	r2, #1
 80037b0:	4618      	mov	r0, r3
 80037b2:	f001 f9fa 	bl	8004baa <st7735_send_data>
 80037b6:	4602      	mov	r2, r0
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	4413      	add	r3, r2
 80037bc:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 80037be:	2301      	movs	r3, #1
 80037c0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	3320      	adds	r3, #32
 80037c6:	f107 0113 	add.w	r1, r7, #19
 80037ca:	2201      	movs	r2, #1
 80037cc:	4618      	mov	r0, r3
 80037ce:	f001 f9ec 	bl	8004baa <st7735_send_data>
 80037d2:	4602      	mov	r2, r0
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	4413      	add	r3, r2
 80037d8:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 80037da:	232c      	movs	r3, #44	; 0x2c
 80037dc:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	3320      	adds	r3, #32
 80037e2:	f107 0113 	add.w	r1, r7, #19
 80037e6:	2201      	movs	r2, #1
 80037e8:	4618      	mov	r0, r3
 80037ea:	f001 f9de 	bl	8004baa <st7735_send_data>
 80037ee:	4602      	mov	r2, r0
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	4413      	add	r3, r2
 80037f4:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 80037f6:	232d      	movs	r3, #45	; 0x2d
 80037f8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	3320      	adds	r3, #32
 80037fe:	f107 0113 	add.w	r1, r7, #19
 8003802:	2201      	movs	r2, #1
 8003804:	4618      	mov	r0, r3
 8003806:	f001 f9d0 	bl	8004baa <st7735_send_data>
 800380a:	4602      	mov	r2, r0
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	4413      	add	r3, r2
 8003810:	617b      	str	r3, [r7, #20]

    /* Display inversion ctrl, 1 arg, no delay: No inversion */
    tmp = 0x07U;
 8003812:	2307      	movs	r3, #7
 8003814:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp, 1);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	f103 0020 	add.w	r0, r3, #32
 800381c:	f107 0213 	add.w	r2, r7, #19
 8003820:	2301      	movs	r3, #1
 8003822:	21b4      	movs	r1, #180	; 0xb4
 8003824:	f001 f9ac 	bl	8004b80 <st7735_write_reg>
 8003828:	4602      	mov	r2, r0
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	4413      	add	r3, r2
 800382e:	617b      	str	r3, [r7, #20]

    /* Power control, 3 args, no delay: -4.6V , AUTO mode */
    tmp = 0xA2U;
 8003830:	23a2      	movs	r3, #162	; 0xa2
 8003832:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	f103 0020 	add.w	r0, r3, #32
 800383a:	f107 0213 	add.w	r2, r7, #19
 800383e:	2301      	movs	r3, #1
 8003840:	21c0      	movs	r1, #192	; 0xc0
 8003842:	f001 f99d 	bl	8004b80 <st7735_write_reg>
 8003846:	4602      	mov	r2, r0
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	4413      	add	r3, r2
 800384c:	617b      	str	r3, [r7, #20]
    tmp = 0x02U;
 800384e:	2302      	movs	r3, #2
 8003850:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	3320      	adds	r3, #32
 8003856:	f107 0113 	add.w	r1, r7, #19
 800385a:	2201      	movs	r2, #1
 800385c:	4618      	mov	r0, r3
 800385e:	f001 f9a4 	bl	8004baa <st7735_send_data>
 8003862:	4602      	mov	r2, r0
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	4413      	add	r3, r2
 8003868:	617b      	str	r3, [r7, #20]
    tmp = 0x84U;
 800386a:	2384      	movs	r3, #132	; 0x84
 800386c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	3320      	adds	r3, #32
 8003872:	f107 0113 	add.w	r1, r7, #19
 8003876:	2201      	movs	r2, #1
 8003878:	4618      	mov	r0, r3
 800387a:	f001 f996 	bl	8004baa <st7735_send_data>
 800387e:	4602      	mov	r2, r0
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	4413      	add	r3, r2
 8003884:	617b      	str	r3, [r7, #20]

    /* Power control, 1 arg, no delay: VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD */
    tmp = 0xC5U;
 8003886:	23c5      	movs	r3, #197	; 0xc5
 8003888:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	f103 0020 	add.w	r0, r3, #32
 8003890:	f107 0213 	add.w	r2, r7, #19
 8003894:	2301      	movs	r3, #1
 8003896:	21c1      	movs	r1, #193	; 0xc1
 8003898:	f001 f972 	bl	8004b80 <st7735_write_reg>
 800389c:	4602      	mov	r2, r0
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	4413      	add	r3, r2
 80038a2:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay: Opamp current small, Boost frequency */
    tmp = 0x0AU;
 80038a4:	230a      	movs	r3, #10
 80038a6:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f103 0020 	add.w	r0, r3, #32
 80038ae:	f107 0213 	add.w	r2, r7, #19
 80038b2:	2301      	movs	r3, #1
 80038b4:	21c2      	movs	r1, #194	; 0xc2
 80038b6:	f001 f963 	bl	8004b80 <st7735_write_reg>
 80038ba:	4602      	mov	r2, r0
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	4413      	add	r3, r2
 80038c0:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 80038c2:	2300      	movs	r3, #0
 80038c4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	3320      	adds	r3, #32
 80038ca:	f107 0113 	add.w	r1, r7, #19
 80038ce:	2201      	movs	r2, #1
 80038d0:	4618      	mov	r0, r3
 80038d2:	f001 f96a 	bl	8004baa <st7735_send_data>
 80038d6:	4602      	mov	r2, r0
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	4413      	add	r3, r2
 80038dc:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay: BCLK/2, Opamp current small & Medium low */
    tmp = 0x8AU;
 80038de:	238a      	movs	r3, #138	; 0x8a
 80038e0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	f103 0020 	add.w	r0, r3, #32
 80038e8:	f107 0213 	add.w	r2, r7, #19
 80038ec:	2301      	movs	r3, #1
 80038ee:	21c3      	movs	r1, #195	; 0xc3
 80038f0:	f001 f946 	bl	8004b80 <st7735_write_reg>
 80038f4:	4602      	mov	r2, r0
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	4413      	add	r3, r2
 80038fa:	617b      	str	r3, [r7, #20]
    tmp = 0x2AU;
 80038fc:	232a      	movs	r3, #42	; 0x2a
 80038fe:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	3320      	adds	r3, #32
 8003904:	f107 0113 	add.w	r1, r7, #19
 8003908:	2201      	movs	r2, #1
 800390a:	4618      	mov	r0, r3
 800390c:	f001 f94d 	bl	8004baa <st7735_send_data>
 8003910:	4602      	mov	r2, r0
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	4413      	add	r3, r2
 8003916:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay */
    tmp = 0x8AU;
 8003918:	238a      	movs	r3, #138	; 0x8a
 800391a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f103 0020 	add.w	r0, r3, #32
 8003922:	f107 0213 	add.w	r2, r7, #19
 8003926:	2301      	movs	r3, #1
 8003928:	21c4      	movs	r1, #196	; 0xc4
 800392a:	f001 f929 	bl	8004b80 <st7735_write_reg>
 800392e:	4602      	mov	r2, r0
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	4413      	add	r3, r2
 8003934:	617b      	str	r3, [r7, #20]
    tmp = 0xEEU;
 8003936:	23ee      	movs	r3, #238	; 0xee
 8003938:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	3320      	adds	r3, #32
 800393e:	f107 0113 	add.w	r1, r7, #19
 8003942:	2201      	movs	r2, #1
 8003944:	4618      	mov	r0, r3
 8003946:	f001 f930 	bl	8004baa <st7735_send_data>
 800394a:	4602      	mov	r2, r0
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	4413      	add	r3, r2
 8003950:	617b      	str	r3, [r7, #20]

    /* Power control, 1 arg, no delay */
    tmp = 0x0EU;
 8003952:	230e      	movs	r3, #14
 8003954:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	f103 0020 	add.w	r0, r3, #32
 800395c:	f107 0213 	add.w	r2, r7, #19
 8003960:	2301      	movs	r3, #1
 8003962:	21c5      	movs	r1, #197	; 0xc5
 8003964:	f001 f90c 	bl	8004b80 <st7735_write_reg>
 8003968:	4602      	mov	r2, r0
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	4413      	add	r3, r2
 800396e:	617b      	str	r3, [r7, #20]

		/* choose panel*/
		if (pDriver->Panel == HannStar_Panel) {
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	7b1b      	ldrb	r3, [r3, #12]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d10d      	bne.n	8003994 <ST7735_Init+0x368>
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_ON, &tmp, 0);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f103 0020 	add.w	r0, r3, #32
 800397e:	f107 0213 	add.w	r2, r7, #19
 8003982:	2300      	movs	r3, #0
 8003984:	2121      	movs	r1, #33	; 0x21
 8003986:	f001 f8fb 	bl	8004b80 <st7735_write_reg>
 800398a:	4602      	mov	r2, r0
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	4413      	add	r3, r2
 8003990:	617b      	str	r3, [r7, #20]
 8003992:	e00c      	b.n	80039ae <ST7735_Init+0x382>
		} else {
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_OFF, &tmp, 0);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	f103 0020 	add.w	r0, r3, #32
 800399a:	f107 0213 	add.w	r2, r7, #19
 800399e:	2300      	movs	r3, #0
 80039a0:	2120      	movs	r1, #32
 80039a2:	f001 f8ed 	bl	8004b80 <st7735_write_reg>
 80039a6:	4602      	mov	r2, r0
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	4413      	add	r3, r2
 80039ac:	617b      	str	r3, [r7, #20]
		}
    /* Set color mode, 1 arg, no delay */
    ret += st7735_write_reg(&pObj->Ctx, ST7735_COLOR_MODE, (uint8_t*)&ColorCoding, 1);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	f103 0020 	add.w	r0, r3, #32
 80039b4:	f107 0208 	add.w	r2, r7, #8
 80039b8:	2301      	movs	r3, #1
 80039ba:	213a      	movs	r1, #58	; 0x3a
 80039bc:	f001 f8e0 	bl	8004b80 <st7735_write_reg>
 80039c0:	4602      	mov	r2, r0
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	4413      	add	r3, r2
 80039c6:	617b      	str	r3, [r7, #20]

    /* Magical unicorn dust, 16 args, no delay */
    tmp = 0x02U;
 80039c8:	2302      	movs	r3, #2
 80039ca:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f103 0020 	add.w	r0, r3, #32
 80039d2:	f107 0213 	add.w	r2, r7, #19
 80039d6:	2301      	movs	r3, #1
 80039d8:	21e0      	movs	r1, #224	; 0xe0
 80039da:	f001 f8d1 	bl	8004b80 <st7735_write_reg>
 80039de:	4602      	mov	r2, r0
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	4413      	add	r3, r2
 80039e4:	617b      	str	r3, [r7, #20]
    tmp = 0x1CU;
 80039e6:	231c      	movs	r3, #28
 80039e8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	3320      	adds	r3, #32
 80039ee:	f107 0113 	add.w	r1, r7, #19
 80039f2:	2201      	movs	r2, #1
 80039f4:	4618      	mov	r0, r3
 80039f6:	f001 f8d8 	bl	8004baa <st7735_send_data>
 80039fa:	4602      	mov	r2, r0
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	4413      	add	r3, r2
 8003a00:	617b      	str	r3, [r7, #20]
    tmp = 0x07U;
 8003a02:	2307      	movs	r3, #7
 8003a04:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	3320      	adds	r3, #32
 8003a0a:	f107 0113 	add.w	r1, r7, #19
 8003a0e:	2201      	movs	r2, #1
 8003a10:	4618      	mov	r0, r3
 8003a12:	f001 f8ca 	bl	8004baa <st7735_send_data>
 8003a16:	4602      	mov	r2, r0
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	4413      	add	r3, r2
 8003a1c:	617b      	str	r3, [r7, #20]
    tmp = 0x12U;
 8003a1e:	2312      	movs	r3, #18
 8003a20:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	3320      	adds	r3, #32
 8003a26:	f107 0113 	add.w	r1, r7, #19
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f001 f8bc 	bl	8004baa <st7735_send_data>
 8003a32:	4602      	mov	r2, r0
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	4413      	add	r3, r2
 8003a38:	617b      	str	r3, [r7, #20]
    tmp = 0x37U;
 8003a3a:	2337      	movs	r3, #55	; 0x37
 8003a3c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	3320      	adds	r3, #32
 8003a42:	f107 0113 	add.w	r1, r7, #19
 8003a46:	2201      	movs	r2, #1
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f001 f8ae 	bl	8004baa <st7735_send_data>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	4413      	add	r3, r2
 8003a54:	617b      	str	r3, [r7, #20]
    tmp = 0x32U;
 8003a56:	2332      	movs	r3, #50	; 0x32
 8003a58:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	3320      	adds	r3, #32
 8003a5e:	f107 0113 	add.w	r1, r7, #19
 8003a62:	2201      	movs	r2, #1
 8003a64:	4618      	mov	r0, r3
 8003a66:	f001 f8a0 	bl	8004baa <st7735_send_data>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	4413      	add	r3, r2
 8003a70:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8003a72:	2329      	movs	r3, #41	; 0x29
 8003a74:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	3320      	adds	r3, #32
 8003a7a:	f107 0113 	add.w	r1, r7, #19
 8003a7e:	2201      	movs	r2, #1
 8003a80:	4618      	mov	r0, r3
 8003a82:	f001 f892 	bl	8004baa <st7735_send_data>
 8003a86:	4602      	mov	r2, r0
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	4413      	add	r3, r2
 8003a8c:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8003a8e:	232d      	movs	r3, #45	; 0x2d
 8003a90:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	3320      	adds	r3, #32
 8003a96:	f107 0113 	add.w	r1, r7, #19
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f001 f884 	bl	8004baa <st7735_send_data>
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	4413      	add	r3, r2
 8003aa8:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8003aaa:	2329      	movs	r3, #41	; 0x29
 8003aac:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	3320      	adds	r3, #32
 8003ab2:	f107 0113 	add.w	r1, r7, #19
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f001 f876 	bl	8004baa <st7735_send_data>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	4413      	add	r3, r2
 8003ac4:	617b      	str	r3, [r7, #20]
    tmp = 0x25U;
 8003ac6:	2325      	movs	r3, #37	; 0x25
 8003ac8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	3320      	adds	r3, #32
 8003ace:	f107 0113 	add.w	r1, r7, #19
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f001 f868 	bl	8004baa <st7735_send_data>
 8003ada:	4602      	mov	r2, r0
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	4413      	add	r3, r2
 8003ae0:	617b      	str	r3, [r7, #20]
    tmp = 0x2BU;
 8003ae2:	232b      	movs	r3, #43	; 0x2b
 8003ae4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	3320      	adds	r3, #32
 8003aea:	f107 0113 	add.w	r1, r7, #19
 8003aee:	2201      	movs	r2, #1
 8003af0:	4618      	mov	r0, r3
 8003af2:	f001 f85a 	bl	8004baa <st7735_send_data>
 8003af6:	4602      	mov	r2, r0
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	4413      	add	r3, r2
 8003afc:	617b      	str	r3, [r7, #20]
    tmp = 0x39U;
 8003afe:	2339      	movs	r3, #57	; 0x39
 8003b00:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	3320      	adds	r3, #32
 8003b06:	f107 0113 	add.w	r1, r7, #19
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f001 f84c 	bl	8004baa <st7735_send_data>
 8003b12:	4602      	mov	r2, r0
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	4413      	add	r3, r2
 8003b18:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	3320      	adds	r3, #32
 8003b22:	f107 0113 	add.w	r1, r7, #19
 8003b26:	2201      	movs	r2, #1
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f001 f83e 	bl	8004baa <st7735_send_data>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	4413      	add	r3, r2
 8003b34:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8003b36:	2301      	movs	r3, #1
 8003b38:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	3320      	adds	r3, #32
 8003b3e:	f107 0113 	add.w	r1, r7, #19
 8003b42:	2201      	movs	r2, #1
 8003b44:	4618      	mov	r0, r3
 8003b46:	f001 f830 	bl	8004baa <st7735_send_data>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	4413      	add	r3, r2
 8003b50:	617b      	str	r3, [r7, #20]
    tmp = 0x03U;
 8003b52:	2303      	movs	r3, #3
 8003b54:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	3320      	adds	r3, #32
 8003b5a:	f107 0113 	add.w	r1, r7, #19
 8003b5e:	2201      	movs	r2, #1
 8003b60:	4618      	mov	r0, r3
 8003b62:	f001 f822 	bl	8004baa <st7735_send_data>
 8003b66:	4602      	mov	r2, r0
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	4413      	add	r3, r2
 8003b6c:	617b      	str	r3, [r7, #20]
    tmp = 0x10U;
 8003b6e:	2310      	movs	r3, #16
 8003b70:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	3320      	adds	r3, #32
 8003b76:	f107 0113 	add.w	r1, r7, #19
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f001 f814 	bl	8004baa <st7735_send_data>
 8003b82:	4602      	mov	r2, r0
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	4413      	add	r3, r2
 8003b88:	617b      	str	r3, [r7, #20]

    /* Sparkles and rainbows, 16 args, no delay */
    tmp = 0x03U;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NV_GAMMA_CTRL, &tmp, 1);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f103 0020 	add.w	r0, r3, #32
 8003b94:	f107 0213 	add.w	r2, r7, #19
 8003b98:	2301      	movs	r3, #1
 8003b9a:	21e1      	movs	r1, #225	; 0xe1
 8003b9c:	f000 fff0 	bl	8004b80 <st7735_write_reg>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	4413      	add	r3, r2
 8003ba6:	617b      	str	r3, [r7, #20]
    tmp = 0x1DU;
 8003ba8:	231d      	movs	r3, #29
 8003baa:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	3320      	adds	r3, #32
 8003bb0:	f107 0113 	add.w	r1, r7, #19
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f000 fff7 	bl	8004baa <st7735_send_data>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	4413      	add	r3, r2
 8003bc2:	617b      	str	r3, [r7, #20]
    tmp = 0x07U;
 8003bc4:	2307      	movs	r3, #7
 8003bc6:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	3320      	adds	r3, #32
 8003bcc:	f107 0113 	add.w	r1, r7, #19
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f000 ffe9 	bl	8004baa <st7735_send_data>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	4413      	add	r3, r2
 8003bde:	617b      	str	r3, [r7, #20]
    tmp = 0x06U;
 8003be0:	2306      	movs	r3, #6
 8003be2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	3320      	adds	r3, #32
 8003be8:	f107 0113 	add.w	r1, r7, #19
 8003bec:	2201      	movs	r2, #1
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f000 ffdb 	bl	8004baa <st7735_send_data>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	4413      	add	r3, r2
 8003bfa:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8003bfc:	232e      	movs	r3, #46	; 0x2e
 8003bfe:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	3320      	adds	r3, #32
 8003c04:	f107 0113 	add.w	r1, r7, #19
 8003c08:	2201      	movs	r2, #1
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f000 ffcd 	bl	8004baa <st7735_send_data>
 8003c10:	4602      	mov	r2, r0
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	4413      	add	r3, r2
 8003c16:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8003c18:	232c      	movs	r3, #44	; 0x2c
 8003c1a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	3320      	adds	r3, #32
 8003c20:	f107 0113 	add.w	r1, r7, #19
 8003c24:	2201      	movs	r2, #1
 8003c26:	4618      	mov	r0, r3
 8003c28:	f000 ffbf 	bl	8004baa <st7735_send_data>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	4413      	add	r3, r2
 8003c32:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8003c34:	2329      	movs	r3, #41	; 0x29
 8003c36:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	3320      	adds	r3, #32
 8003c3c:	f107 0113 	add.w	r1, r7, #19
 8003c40:	2201      	movs	r2, #1
 8003c42:	4618      	mov	r0, r3
 8003c44:	f000 ffb1 	bl	8004baa <st7735_send_data>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	4413      	add	r3, r2
 8003c4e:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8003c50:	232d      	movs	r3, #45	; 0x2d
 8003c52:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	3320      	adds	r3, #32
 8003c58:	f107 0113 	add.w	r1, r7, #19
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f000 ffa3 	bl	8004baa <st7735_send_data>
 8003c64:	4602      	mov	r2, r0
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	4413      	add	r3, r2
 8003c6a:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8003c6c:	232e      	movs	r3, #46	; 0x2e
 8003c6e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	3320      	adds	r3, #32
 8003c74:	f107 0113 	add.w	r1, r7, #19
 8003c78:	2201      	movs	r2, #1
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f000 ff95 	bl	8004baa <st7735_send_data>
 8003c80:	4602      	mov	r2, r0
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	4413      	add	r3, r2
 8003c86:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8003c88:	232e      	movs	r3, #46	; 0x2e
 8003c8a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	3320      	adds	r3, #32
 8003c90:	f107 0113 	add.w	r1, r7, #19
 8003c94:	2201      	movs	r2, #1
 8003c96:	4618      	mov	r0, r3
 8003c98:	f000 ff87 	bl	8004baa <st7735_send_data>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	4413      	add	r3, r2
 8003ca2:	617b      	str	r3, [r7, #20]
    tmp = 0x37U;
 8003ca4:	2337      	movs	r3, #55	; 0x37
 8003ca6:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	3320      	adds	r3, #32
 8003cac:	f107 0113 	add.w	r1, r7, #19
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f000 ff79 	bl	8004baa <st7735_send_data>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	4413      	add	r3, r2
 8003cbe:	617b      	str	r3, [r7, #20]
    tmp = 0x3FU;
 8003cc0:	233f      	movs	r3, #63	; 0x3f
 8003cc2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	3320      	adds	r3, #32
 8003cc8:	f107 0113 	add.w	r1, r7, #19
 8003ccc:	2201      	movs	r2, #1
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f000 ff6b 	bl	8004baa <st7735_send_data>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	4413      	add	r3, r2
 8003cda:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	3320      	adds	r3, #32
 8003ce4:	f107 0113 	add.w	r1, r7, #19
 8003ce8:	2201      	movs	r2, #1
 8003cea:	4618      	mov	r0, r3
 8003cec:	f000 ff5d 	bl	8004baa <st7735_send_data>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	4413      	add	r3, r2
 8003cf6:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	3320      	adds	r3, #32
 8003d00:	f107 0113 	add.w	r1, r7, #19
 8003d04:	2201      	movs	r2, #1
 8003d06:	4618      	mov	r0, r3
 8003d08:	f000 ff4f 	bl	8004baa <st7735_send_data>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	4413      	add	r3, r2
 8003d12:	617b      	str	r3, [r7, #20]
    tmp = 0x02U;
 8003d14:	2302      	movs	r3, #2
 8003d16:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	3320      	adds	r3, #32
 8003d1c:	f107 0113 	add.w	r1, r7, #19
 8003d20:	2201      	movs	r2, #1
 8003d22:	4618      	mov	r0, r3
 8003d24:	f000 ff41 	bl	8004baa <st7735_send_data>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	4413      	add	r3, r2
 8003d2e:	617b      	str	r3, [r7, #20]
    tmp = 0x10U;
 8003d30:	2310      	movs	r3, #16
 8003d32:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	3320      	adds	r3, #32
 8003d38:	f107 0113 	add.w	r1, r7, #19
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f000 ff33 	bl	8004baa <st7735_send_data>
 8003d44:	4602      	mov	r2, r0
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	4413      	add	r3, r2
 8003d4a:	617b      	str	r3, [r7, #20]

    /* Normal display on, no args, no delay */
    tmp  = 0x00U;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f103 0020 	add.w	r0, r3, #32
 8003d56:	f107 0213 	add.w	r2, r7, #19
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	2113      	movs	r1, #19
 8003d5e:	f000 ff0f 	bl	8004b80 <st7735_write_reg>
 8003d62:	4602      	mov	r2, r0
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	4413      	add	r3, r2
 8003d68:	617b      	str	r3, [r7, #20]

    /* Main screen turn on, no delay */
    ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	f103 0020 	add.w	r0, r3, #32
 8003d70:	f107 0213 	add.w	r2, r7, #19
 8003d74:	2301      	movs	r3, #1
 8003d76:	2129      	movs	r1, #41	; 0x29
 8003d78:	f000 ff02 	bl	8004b80 <st7735_write_reg>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	4413      	add	r3, r2
 8003d82:	617b      	str	r3, [r7, #20]

    /* Set the display Orientation and the default display window */
    ret += ST7735_SetOrientation(pObj, pDriver);
 8003d84:	6879      	ldr	r1, [r7, #4]
 8003d86:	68f8      	ldr	r0, [r7, #12]
 8003d88:	f000 f944 	bl	8004014 <ST7735_SetOrientation>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	4413      	add	r3, r2
 8003d92:	617b      	str	r3, [r7, #20]
  }

  if(ret != ST7735_OK)
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d002      	beq.n	8003da0 <ST7735_Init+0x774>
  {
    ret = ST7735_ERROR;
 8003d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8003d9e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8003da0:	697b      	ldr	r3, [r7, #20]
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3718      	adds	r7, #24
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}

08003daa <ST7735_DeInit>:
  * @brief  De-Initialize the st7735 LCD Component.
  * @param  pObj Component object
  * @retval Component status
  */
int32_t ST7735_DeInit(ST7735_Object_t *pObj)
{
 8003daa:	b480      	push	{r7}
 8003dac:	b083      	sub	sp, #12
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	6078      	str	r0, [r7, #4]
  (void)(pObj);

  return ST7735_OK;
 8003db2:	2300      	movs	r3, #0
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr

08003dc0 <ST7735_ReadID>:
  * @param  pObj Component object
  * @param  Id Component ID
  * @retval The component status
  */
int32_t ST7735_ReadID(ST7735_Object_t *pObj, uint32_t *Id)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp[3];

  if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID1, &tmp[0]) != ST7735_OK)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	3320      	adds	r3, #32
 8003dce:	f107 0208 	add.w	r2, r7, #8
 8003dd2:	21da      	movs	r1, #218	; 0xda
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f000 fec0 	bl	8004b5a <st7735_read_reg>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d003      	beq.n	8003de8 <ST7735_ReadID+0x28>
  {
    ret = ST7735_ERROR;
 8003de0:	f04f 33ff 	mov.w	r3, #4294967295
 8003de4:	60fb      	str	r3, [r7, #12]
 8003de6:	e02d      	b.n	8003e44 <ST7735_ReadID+0x84>
  }
  else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID2, &tmp[1]) != ST7735_OK)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f103 0020 	add.w	r0, r3, #32
 8003dee:	f107 0308 	add.w	r3, r7, #8
 8003df2:	3301      	adds	r3, #1
 8003df4:	461a      	mov	r2, r3
 8003df6:	21db      	movs	r1, #219	; 0xdb
 8003df8:	f000 feaf 	bl	8004b5a <st7735_read_reg>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d003      	beq.n	8003e0a <ST7735_ReadID+0x4a>
  {
    ret = ST7735_ERROR;
 8003e02:	f04f 33ff 	mov.w	r3, #4294967295
 8003e06:	60fb      	str	r3, [r7, #12]
 8003e08:	e01c      	b.n	8003e44 <ST7735_ReadID+0x84>
  }	
	else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID3, &tmp[2]) != ST7735_OK)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	f103 0020 	add.w	r0, r3, #32
 8003e10:	f107 0308 	add.w	r3, r7, #8
 8003e14:	3302      	adds	r3, #2
 8003e16:	461a      	mov	r2, r3
 8003e18:	21dc      	movs	r1, #220	; 0xdc
 8003e1a:	f000 fe9e 	bl	8004b5a <st7735_read_reg>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d003      	beq.n	8003e2c <ST7735_ReadID+0x6c>
  {
    ret = ST7735_ERROR;
 8003e24:	f04f 33ff 	mov.w	r3, #4294967295
 8003e28:	60fb      	str	r3, [r7, #12]
 8003e2a:	e00b      	b.n	8003e44 <ST7735_ReadID+0x84>
  }	
  else
  {
		
    *Id = ((uint32_t)tmp[2])<<0| ((uint32_t)tmp[1])<<8 | ((uint32_t)tmp[0])<<16;
 8003e2c:	7abb      	ldrb	r3, [r7, #10]
 8003e2e:	461a      	mov	r2, r3
 8003e30:	7a7b      	ldrb	r3, [r7, #9]
 8003e32:	021b      	lsls	r3, r3, #8
 8003e34:	431a      	orrs	r2, r3
 8003e36:	7a3b      	ldrb	r3, [r7, #8]
 8003e38:	041b      	lsls	r3, r3, #16
 8003e3a:	431a      	orrs	r2, r3
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	601a      	str	r2, [r3, #0]
		//*Id = __rbit(*Id);
    ret = ST7735_OK;
 8003e40:	2300      	movs	r3, #0
 8003e42:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003e44:	68fb      	ldr	r3, [r7, #12]
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3710      	adds	r7, #16
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}
	...

08003e50 <ST7735_DisplayOn>:
  * @brief  Enables the Display.
  * @param  pObj Component object
  * @retval The component status
  */
int32_t ST7735_DisplayOn(ST7735_Object_t *pObj)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t tmp = 0;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	72fb      	strb	r3, [r7, #11]

  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	f103 0020 	add.w	r0, r3, #32
 8003e62:	f107 020b 	add.w	r2, r7, #11
 8003e66:	2300      	movs	r3, #0
 8003e68:	2113      	movs	r1, #19
 8003e6a:	f000 fe89 	bl	8004b80 <st7735_write_reg>
 8003e6e:	60f8      	str	r0, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8003e70:	210a      	movs	r1, #10
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f000 fe57 	bl	8004b26 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 0);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f103 0020 	add.w	r0, r3, #32
 8003e7e:	f107 020b 	add.w	r2, r7, #11
 8003e82:	2300      	movs	r3, #0
 8003e84:	2129      	movs	r1, #41	; 0x29
 8003e86:	f000 fe7b 	bl	8004b80 <st7735_write_reg>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	4413      	add	r3, r2
 8003e90:	60fb      	str	r3, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8003e92:	210a      	movs	r1, #10
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f000 fe46 	bl	8004b26 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f103 0020 	add.w	r0, r3, #32
 8003ea0:	f107 020b 	add.w	r2, r7, #11
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	2136      	movs	r1, #54	; 0x36
 8003ea8:	f000 fe6a 	bl	8004b80 <st7735_write_reg>
 8003eac:	4602      	mov	r2, r0
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	4413      	add	r3, r2
 8003eb2:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003eb4:	4b16      	ldr	r3, [pc, #88]	; (8003f10 <ST7735_DisplayOn+0xc0>)
 8003eb6:	7b1b      	ldrb	r3, [r3, #12]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d10a      	bne.n	8003ed2 <ST7735_DisplayOn+0x82>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8003ebc:	4b14      	ldr	r3, [pc, #80]	; (8003f10 <ST7735_DisplayOn+0xc0>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	4a14      	ldr	r2, [pc, #80]	; (8003f14 <ST7735_DisplayOn+0xc4>)
 8003ec2:	00db      	lsls	r3, r3, #3
 8003ec4:	4413      	add	r3, r2
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003eca:	f043 0308 	orr.w	r3, r3, #8
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	e006      	b.n	8003ee0 <ST7735_DisplayOn+0x90>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8003ed2:	4b0f      	ldr	r3, [pc, #60]	; (8003f10 <ST7735_DisplayOn+0xc0>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	4a0f      	ldr	r2, [pc, #60]	; (8003f14 <ST7735_DisplayOn+0xc4>)
 8003ed8:	00db      	lsls	r3, r3, #3
 8003eda:	4413      	add	r3, r2
 8003edc:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	72fb      	strb	r3, [r7, #11]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	3320      	adds	r3, #32
 8003ee6:	f107 010b 	add.w	r1, r7, #11
 8003eea:	2201      	movs	r2, #1
 8003eec:	4618      	mov	r0, r3
 8003eee:	f000 fe5c 	bl	8004baa <st7735_send_data>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	4413      	add	r3, r2
 8003ef8:	60fb      	str	r3, [r7, #12]
  if(ret != ST7735_OK)
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d002      	beq.n	8003f06 <ST7735_DisplayOn+0xb6>
  {
    ret = ST7735_ERROR;
 8003f00:	f04f 33ff 	mov.w	r3, #4294967295
 8003f04:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003f06:	68fb      	ldr	r3, [r7, #12]
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3710      	adds	r7, #16
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	240051dc 	.word	0x240051dc
 8003f14:	240000bc 	.word	0x240000bc

08003f18 <ST7735_DisplayOff>:
  * @brief  Disables the Display.
  * @param  pObj Component object
  * @retval The component status
  */
int32_t ST7735_DisplayOff(ST7735_Object_t *pObj)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t tmp = 0;
 8003f20:	2300      	movs	r3, #0
 8003f22:	72fb      	strb	r3, [r7, #11]

  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f103 0020 	add.w	r0, r3, #32
 8003f2a:	f107 020b 	add.w	r2, r7, #11
 8003f2e:	2300      	movs	r3, #0
 8003f30:	2113      	movs	r1, #19
 8003f32:	f000 fe25 	bl	8004b80 <st7735_write_reg>
 8003f36:	60f8      	str	r0, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8003f38:	210a      	movs	r1, #10
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 fdf3 	bl	8004b26 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_OFF, &tmp, 0);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f103 0020 	add.w	r0, r3, #32
 8003f46:	f107 020b 	add.w	r2, r7, #11
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	2128      	movs	r1, #40	; 0x28
 8003f4e:	f000 fe17 	bl	8004b80 <st7735_write_reg>
 8003f52:	4602      	mov	r2, r0
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	4413      	add	r3, r2
 8003f58:	60fb      	str	r3, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8003f5a:	210a      	movs	r1, #10
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	f000 fde2 	bl	8004b26 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	f103 0020 	add.w	r0, r3, #32
 8003f68:	f107 020b 	add.w	r2, r7, #11
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	2136      	movs	r1, #54	; 0x36
 8003f70:	f000 fe06 	bl	8004b80 <st7735_write_reg>
 8003f74:	4602      	mov	r2, r0
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	4413      	add	r3, r2
 8003f7a:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003f7c:	4b16      	ldr	r3, [pc, #88]	; (8003fd8 <ST7735_DisplayOff+0xc0>)
 8003f7e:	7b1b      	ldrb	r3, [r3, #12]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d10a      	bne.n	8003f9a <ST7735_DisplayOff+0x82>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8003f84:	4b14      	ldr	r3, [pc, #80]	; (8003fd8 <ST7735_DisplayOff+0xc0>)
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	4a14      	ldr	r2, [pc, #80]	; (8003fdc <ST7735_DisplayOff+0xc4>)
 8003f8a:	00db      	lsls	r3, r3, #3
 8003f8c:	4413      	add	r3, r2
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003f92:	f043 0308 	orr.w	r3, r3, #8
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	e006      	b.n	8003fa8 <ST7735_DisplayOff+0x90>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8003f9a:	4b0f      	ldr	r3, [pc, #60]	; (8003fd8 <ST7735_DisplayOff+0xc0>)
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	4a0f      	ldr	r2, [pc, #60]	; (8003fdc <ST7735_DisplayOff+0xc4>)
 8003fa0:	00db      	lsls	r3, r3, #3
 8003fa2:	4413      	add	r3, r2
 8003fa4:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	72fb      	strb	r3, [r7, #11]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	3320      	adds	r3, #32
 8003fae:	f107 010b 	add.w	r1, r7, #11
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f000 fdf8 	bl	8004baa <st7735_send_data>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	4413      	add	r3, r2
 8003fc0:	60fb      	str	r3, [r7, #12]
  if(ret != ST7735_OK)
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d002      	beq.n	8003fce <ST7735_DisplayOff+0xb6>
  {
    ret = ST7735_ERROR;
 8003fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8003fcc:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003fce:	68fb      	ldr	r3, [r7, #12]
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	3710      	adds	r7, #16
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	240051dc 	.word	0x240051dc
 8003fdc:	240000bc 	.word	0x240000bc

08003fe0 <ST7735_SetBrightness>:
  * @param  pObj Component object
  * @param  Brightness   display brightness to be set
  * @retval Component status
  */
int32_t ST7735_SetBrightness(ST7735_Object_t *pObj, uint32_t Brightness)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Brightness);
	
  /* Feature not supported */
  return ST7735_ERROR;
 8003fea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	370c      	adds	r7, #12
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr

08003ffa <ST7735_GetBrightness>:
  * @param  pObj Component object
  * @param  Brightness   display brightness to be returned
  * @retval Component status
  */
int32_t ST7735_GetBrightness(ST7735_Object_t *pObj, uint32_t *Brightness)
{
 8003ffa:	b480      	push	{r7}
 8003ffc:	b083      	sub	sp, #12
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
 8004002:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Brightness);

  /* Feature not supported */
  return ST7735_ERROR;
 8004004:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004008:	4618      	mov	r0, r3
 800400a:	370c      	adds	r7, #12
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr

08004014 <ST7735_SetOrientation>:
  * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_PORTRAIT_ROT180
  *                     ST7735_ORIENTATION_LANDSCAPE or ST7735_ORIENTATION_LANDSCAPE_ROT180
  * @retval The component status
  */
int32_t ST7735_SetOrientation(ST7735_Object_t *pObj, ST7735_Ctx_t *pDriver)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b086      	sub	sp, #24
 8004018:	af02      	add	r7, sp, #8
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp;

  if((pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT) || (pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT_ROT180))
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d003      	beq.n	800402e <ST7735_SetOrientation+0x1a>
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	2b01      	cmp	r3, #1
 800402c:	d119      	bne.n	8004062 <ST7735_SetOrientation+0x4e>
  {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	7b5b      	ldrb	r3, [r3, #13]
 8004032:	2b01      	cmp	r3, #1
 8004034:	d106      	bne.n	8004044 <ST7735_SetOrientation+0x30>
			ST7735Ctx.Width  = ST7735_0_9_WIDTH;
 8004036:	4b3c      	ldr	r3, [pc, #240]	; (8004128 <ST7735_SetOrientation+0x114>)
 8004038:	2250      	movs	r2, #80	; 0x50
 800403a:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_HEIGHT;
 800403c:	4b3a      	ldr	r3, [pc, #232]	; (8004128 <ST7735_SetOrientation+0x114>)
 800403e:	22a0      	movs	r2, #160	; 0xa0
 8004040:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8004042:	e028      	b.n	8004096 <ST7735_SetOrientation+0x82>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	7b5b      	ldrb	r3, [r3, #13]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d003      	beq.n	8004054 <ST7735_SetOrientation+0x40>
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	7b5b      	ldrb	r3, [r3, #13]
 8004050:	2b02      	cmp	r3, #2
 8004052:	d120      	bne.n	8004096 <ST7735_SetOrientation+0x82>
			ST7735Ctx.Width  = ST7735_1_8_WIDTH;
 8004054:	4b34      	ldr	r3, [pc, #208]	; (8004128 <ST7735_SetOrientation+0x114>)
 8004056:	2280      	movs	r2, #128	; 0x80
 8004058:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_HEIGHT;
 800405a:	4b33      	ldr	r3, [pc, #204]	; (8004128 <ST7735_SetOrientation+0x114>)
 800405c:	22a0      	movs	r2, #160	; 0xa0
 800405e:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8004060:	e019      	b.n	8004096 <ST7735_SetOrientation+0x82>
		}
  }
  else
  {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	7b5b      	ldrb	r3, [r3, #13]
 8004066:	2b01      	cmp	r3, #1
 8004068:	d106      	bne.n	8004078 <ST7735_SetOrientation+0x64>
			ST7735Ctx.Width  = ST7735_0_9_HEIGHT;
 800406a:	4b2f      	ldr	r3, [pc, #188]	; (8004128 <ST7735_SetOrientation+0x114>)
 800406c:	22a0      	movs	r2, #160	; 0xa0
 800406e:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_WIDTH;
 8004070:	4b2d      	ldr	r3, [pc, #180]	; (8004128 <ST7735_SetOrientation+0x114>)
 8004072:	2250      	movs	r2, #80	; 0x50
 8004074:	605a      	str	r2, [r3, #4]
 8004076:	e00f      	b.n	8004098 <ST7735_SetOrientation+0x84>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	7b5b      	ldrb	r3, [r3, #13]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d003      	beq.n	8004088 <ST7735_SetOrientation+0x74>
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	7b5b      	ldrb	r3, [r3, #13]
 8004084:	2b02      	cmp	r3, #2
 8004086:	d107      	bne.n	8004098 <ST7735_SetOrientation+0x84>
			ST7735Ctx.Width  = ST7735_1_8_HEIGHT;
 8004088:	4b27      	ldr	r3, [pc, #156]	; (8004128 <ST7735_SetOrientation+0x114>)
 800408a:	22a0      	movs	r2, #160	; 0xa0
 800408c:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_WIDTH;
 800408e:	4b26      	ldr	r3, [pc, #152]	; (8004128 <ST7735_SetOrientation+0x114>)
 8004090:	2280      	movs	r2, #128	; 0x80
 8004092:	605a      	str	r2, [r3, #4]
 8004094:	e000      	b.n	8004098 <ST7735_SetOrientation+0x84>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8004096:	bf00      	nop
		}
  }
	
	ST7735Ctx.Orientation = pDriver->Orientation;
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	4a22      	ldr	r2, [pc, #136]	; (8004128 <ST7735_SetOrientation+0x114>)
 800409e:	6093      	str	r3, [r2, #8]
	ST7735Ctx.Panel = pDriver->Panel;
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	7b1a      	ldrb	r2, [r3, #12]
 80040a4:	4b20      	ldr	r3, [pc, #128]	; (8004128 <ST7735_SetOrientation+0x114>)
 80040a6:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = pDriver->Type;
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	7b5a      	ldrb	r2, [r3, #13]
 80040ac:	4b1e      	ldr	r3, [pc, #120]	; (8004128 <ST7735_SetOrientation+0x114>)
 80040ae:	735a      	strb	r2, [r3, #13]
	
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 80040b0:	4b1d      	ldr	r3, [pc, #116]	; (8004128 <ST7735_SetOrientation+0x114>)
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	4b1c      	ldr	r3, [pc, #112]	; (8004128 <ST7735_SetOrientation+0x114>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	9300      	str	r3, [sp, #0]
 80040ba:	4613      	mov	r3, r2
 80040bc:	2200      	movs	r2, #0
 80040be:	2100      	movs	r1, #0
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f000 fbdf 	bl	8004884 <ST7735_SetDisplayWindow>
 80040c6:	60f8      	str	r0, [r7, #12]

	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80040c8:	4b17      	ldr	r3, [pc, #92]	; (8004128 <ST7735_SetOrientation+0x114>)
 80040ca:	7b1b      	ldrb	r3, [r3, #12]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d10a      	bne.n	80040e6 <ST7735_SetOrientation+0xd2>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80040d0:	4b15      	ldr	r3, [pc, #84]	; (8004128 <ST7735_SetOrientation+0x114>)
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	4a15      	ldr	r2, [pc, #84]	; (800412c <ST7735_SetOrientation+0x118>)
 80040d6:	00db      	lsls	r3, r3, #3
 80040d8:	4413      	add	r3, r2
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80040de:	f043 0308 	orr.w	r3, r3, #8
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	e006      	b.n	80040f4 <ST7735_SetOrientation+0xe0>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 80040e6:	4b10      	ldr	r3, [pc, #64]	; (8004128 <ST7735_SetOrientation+0x114>)
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	4a10      	ldr	r2, [pc, #64]	; (800412c <ST7735_SetOrientation+0x118>)
 80040ec:	00db      	lsls	r3, r3, #3
 80040ee:	4413      	add	r3, r2
 80040f0:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	72fb      	strb	r3, [r7, #11]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f103 0020 	add.w	r0, r3, #32
 80040fc:	f107 020b 	add.w	r2, r7, #11
 8004100:	2301      	movs	r3, #1
 8004102:	2136      	movs	r1, #54	; 0x36
 8004104:	f000 fd3c 	bl	8004b80 <st7735_write_reg>
 8004108:	4602      	mov	r2, r0
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	4413      	add	r3, r2
 800410e:	60fb      	str	r3, [r7, #12]

  

  if(ret != ST7735_OK)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d002      	beq.n	800411c <ST7735_SetOrientation+0x108>
  {
    ret = ST7735_ERROR;
 8004116:	f04f 33ff 	mov.w	r3, #4294967295
 800411a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800411c:	68fb      	ldr	r3, [r7, #12]
}
 800411e:	4618      	mov	r0, r3
 8004120:	3710      	adds	r7, #16
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	240051dc 	.word	0x240051dc
 800412c:	240000bc 	.word	0x240000bc

08004130 <ST7735_GetOrientation>:
  * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_LANDSCAPE
  *                      or ST7735_ORIENTATION_LANDSCAPE_ROT180
  * @retval The component status
  */
int32_t ST7735_GetOrientation(ST7735_Object_t *pObj, uint32_t *Orientation)
{
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]

  *Orientation = ST7735Ctx.Orientation;
 800413a:	4b05      	ldr	r3, [pc, #20]	; (8004150 <ST7735_GetOrientation+0x20>)
 800413c:	689a      	ldr	r2, [r3, #8]
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	370c      	adds	r7, #12
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr
 8004150:	240051dc 	.word	0x240051dc

08004154 <ST7735_SetCursor>:
  * @param  Xpos specifies the X position.
  * @param  Ypos specifies the Y position.
  * @retval The component status
  */
int32_t ST7735_SetCursor(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b086      	sub	sp, #24
 8004158:	af00      	add	r7, sp, #0
 800415a:	60f8      	str	r0, [r7, #12]
 800415c:	60b9      	str	r1, [r7, #8]
 800415e:	607a      	str	r2, [r7, #4]
  int32_t ret;
  uint8_t tmp;
	
	/* Cursor calibration */
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8004160:	4b59      	ldr	r3, [pc, #356]	; (80042c8 <ST7735_SetCursor+0x174>)
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	2b01      	cmp	r3, #1
 8004166:	d821      	bhi.n	80041ac <ST7735_SetCursor+0x58>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8004168:	4b57      	ldr	r3, [pc, #348]	; (80042c8 <ST7735_SetCursor+0x174>)
 800416a:	7b5b      	ldrb	r3, [r3, #13]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d10e      	bne.n	800418e <ST7735_SetCursor+0x3a>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8004170:	4b55      	ldr	r3, [pc, #340]	; (80042c8 <ST7735_SetCursor+0x174>)
 8004172:	7b1b      	ldrb	r3, [r3, #12]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d106      	bne.n	8004186 <ST7735_SetCursor+0x32>
				Xpos += 26;
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	331a      	adds	r3, #26
 800417c:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	3301      	adds	r3, #1
 8004182:	607b      	str	r3, [r7, #4]
 8004184:	e033      	b.n	80041ee <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 24;
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	3318      	adds	r3, #24
 800418a:	60bb      	str	r3, [r7, #8]
 800418c:	e02f      	b.n	80041ee <ST7735_SetCursor+0x9a>
				Ypos += 0;
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 800418e:	4b4e      	ldr	r3, [pc, #312]	; (80042c8 <ST7735_SetCursor+0x174>)
 8004190:	7b5b      	ldrb	r3, [r3, #13]
 8004192:	2b02      	cmp	r3, #2
 8004194:	d12b      	bne.n	80041ee <ST7735_SetCursor+0x9a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8004196:	4b4c      	ldr	r3, [pc, #304]	; (80042c8 <ST7735_SetCursor+0x174>)
 8004198:	7b1b      	ldrb	r3, [r3, #12]
 800419a:	2b01      	cmp	r3, #1
 800419c:	d127      	bne.n	80041ee <ST7735_SetCursor+0x9a>
				Xpos += 2;
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	3302      	adds	r3, #2
 80041a2:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	3301      	adds	r3, #1
 80041a8:	607b      	str	r3, [r7, #4]
 80041aa:	e020      	b.n	80041ee <ST7735_SetCursor+0x9a>
			}
    }
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 80041ac:	4b46      	ldr	r3, [pc, #280]	; (80042c8 <ST7735_SetCursor+0x174>)
 80041ae:	7b5b      	ldrb	r3, [r3, #13]
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d10e      	bne.n	80041d2 <ST7735_SetCursor+0x7e>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 80041b4:	4b44      	ldr	r3, [pc, #272]	; (80042c8 <ST7735_SetCursor+0x174>)
 80041b6:	7b1b      	ldrb	r3, [r3, #12]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d106      	bne.n	80041ca <ST7735_SetCursor+0x76>
				Xpos += 1;
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	3301      	adds	r3, #1
 80041c0:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	331a      	adds	r3, #26
 80041c6:	607b      	str	r3, [r7, #4]
 80041c8:	e011      	b.n	80041ee <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 0;
				Ypos += 24;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	3318      	adds	r3, #24
 80041ce:	607b      	str	r3, [r7, #4]
 80041d0:	e00d      	b.n	80041ee <ST7735_SetCursor+0x9a>
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 80041d2:	4b3d      	ldr	r3, [pc, #244]	; (80042c8 <ST7735_SetCursor+0x174>)
 80041d4:	7b5b      	ldrb	r3, [r3, #13]
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d109      	bne.n	80041ee <ST7735_SetCursor+0x9a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 80041da:	4b3b      	ldr	r3, [pc, #236]	; (80042c8 <ST7735_SetCursor+0x174>)
 80041dc:	7b1b      	ldrb	r3, [r3, #12]
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d105      	bne.n	80041ee <ST7735_SetCursor+0x9a>
				Xpos += 1;
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	3301      	adds	r3, #1
 80041e6:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	3302      	adds	r3, #2
 80041ec:	607b      	str	r3, [r7, #4]
			}
    }
	}
	
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	f103 0020 	add.w	r0, r3, #32
 80041f4:	f107 0213 	add.w	r2, r7, #19
 80041f8:	2300      	movs	r3, #0
 80041fa:	212a      	movs	r1, #42	; 0x2a
 80041fc:	f000 fcc0 	bl	8004b80 <st7735_write_reg>
 8004200:	6178      	str	r0, [r7, #20]
  tmp = (uint8_t)(Xpos >> 8U);
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	0a1b      	lsrs	r3, r3, #8
 8004206:	b2db      	uxtb	r3, r3
 8004208:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	3320      	adds	r3, #32
 800420e:	f107 0113 	add.w	r1, r7, #19
 8004212:	2201      	movs	r2, #1
 8004214:	4618      	mov	r0, r3
 8004216:	f000 fcc8 	bl	8004baa <st7735_send_data>
 800421a:	4602      	mov	r2, r0
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	4413      	add	r3, r2
 8004220:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Xpos & 0xFFU);
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	b2db      	uxtb	r3, r3
 8004226:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	3320      	adds	r3, #32
 800422c:	f107 0113 	add.w	r1, r7, #19
 8004230:	2201      	movs	r2, #1
 8004232:	4618      	mov	r0, r3
 8004234:	f000 fcb9 	bl	8004baa <st7735_send_data>
 8004238:	4602      	mov	r2, r0
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	4413      	add	r3, r2
 800423e:	617b      	str	r3, [r7, #20]

  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f103 0020 	add.w	r0, r3, #32
 8004246:	f107 0213 	add.w	r2, r7, #19
 800424a:	2300      	movs	r3, #0
 800424c:	212b      	movs	r1, #43	; 0x2b
 800424e:	f000 fc97 	bl	8004b80 <st7735_write_reg>
 8004252:	4602      	mov	r2, r0
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	4413      	add	r3, r2
 8004258:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos >> 8U);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	0a1b      	lsrs	r3, r3, #8
 800425e:	b2db      	uxtb	r3, r3
 8004260:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	3320      	adds	r3, #32
 8004266:	f107 0113 	add.w	r1, r7, #19
 800426a:	2201      	movs	r2, #1
 800426c:	4618      	mov	r0, r3
 800426e:	f000 fc9c 	bl	8004baa <st7735_send_data>
 8004272:	4602      	mov	r2, r0
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	4413      	add	r3, r2
 8004278:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos & 0xFFU);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	b2db      	uxtb	r3, r3
 800427e:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	3320      	adds	r3, #32
 8004284:	f107 0113 	add.w	r1, r7, #19
 8004288:	2201      	movs	r2, #1
 800428a:	4618      	mov	r0, r3
 800428c:	f000 fc8d 	bl	8004baa <st7735_send_data>
 8004290:	4602      	mov	r2, r0
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	4413      	add	r3, r2
 8004296:	617b      	str	r3, [r7, #20]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_WRITE_RAM, &tmp, 0);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f103 0020 	add.w	r0, r3, #32
 800429e:	f107 0213 	add.w	r2, r7, #19
 80042a2:	2300      	movs	r3, #0
 80042a4:	212c      	movs	r1, #44	; 0x2c
 80042a6:	f000 fc6b 	bl	8004b80 <st7735_write_reg>
 80042aa:	4602      	mov	r2, r0
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	4413      	add	r3, r2
 80042b0:	617b      	str	r3, [r7, #20]

  if(ret != ST7735_OK)
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d002      	beq.n	80042be <ST7735_SetCursor+0x16a>
  {
    ret = ST7735_ERROR;
 80042b8:	f04f 33ff 	mov.w	r3, #4294967295
 80042bc:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80042be:	697b      	ldr	r3, [r7, #20]
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3718      	adds	r7, #24
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	240051dc 	.word	0x240051dc

080042cc <ST7735_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Bmp picture address.
  * @retval The component status
  */
int32_t ST7735_DrawBitmap(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b090      	sub	sp, #64	; 0x40
 80042d0:	af02      	add	r7, sp, #8
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	607a      	str	r2, [r7, #4]
 80042d8:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80042da:	2300      	movs	r3, #0
 80042dc:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t index, size, width, height, y_pos;
  uint8_t pixel_val[2], tmp;
  uint8_t *pbmp;
  uint32_t counter = 0;
 80042de:	2300      	movs	r3, #0
 80042e0:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get bitmap data address offset */
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	330a      	adds	r3, #10
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	461a      	mov	r2, r3
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	330b      	adds	r3, #11
 80042ee:	781b      	ldrb	r3, [r3, #0]
 80042f0:	021b      	lsls	r3, r3, #8
 80042f2:	441a      	add	r2, r3
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	330c      	adds	r3, #12
 80042f8:	781b      	ldrb	r3, [r3, #0]
 80042fa:	041b      	lsls	r3, r3, #16
 80042fc:	441a      	add	r2, r3
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	330d      	adds	r3, #13
 8004302:	781b      	ldrb	r3, [r3, #0]
 8004304:	061b      	lsls	r3, r3, #24
 8004306:	4413      	add	r3, r2
 8004308:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Read bitmap width */
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	3312      	adds	r3, #18
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	461a      	mov	r2, r3
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	3313      	adds	r3, #19
 8004316:	781b      	ldrb	r3, [r3, #0]
 8004318:	021b      	lsls	r3, r3, #8
 800431a:	441a      	add	r2, r3
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	3314      	adds	r3, #20
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	041b      	lsls	r3, r3, #16
 8004324:	441a      	add	r2, r3
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	3315      	adds	r3, #21
 800432a:	781b      	ldrb	r3, [r3, #0]
 800432c:	061b      	lsls	r3, r3, #24
 800432e:	4413      	add	r3, r2
 8004330:	627b      	str	r3, [r7, #36]	; 0x24

  /* Read bitmap height */
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	3316      	adds	r3, #22
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	461a      	mov	r2, r3
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	3317      	adds	r3, #23
 800433e:	781b      	ldrb	r3, [r3, #0]
 8004340:	021b      	lsls	r3, r3, #8
 8004342:	441a      	add	r2, r3
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	3318      	adds	r3, #24
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	041b      	lsls	r3, r3, #16
 800434c:	441a      	add	r2, r3
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	3319      	adds	r3, #25
 8004352:	781b      	ldrb	r3, [r3, #0]
 8004354:	061b      	lsls	r3, r3, #24
 8004356:	4413      	add	r3, r2
 8004358:	623b      	str	r3, [r7, #32]

  /* Read bitmap size */
  size = (uint32_t)pBmp[2] + ((uint32_t)pBmp[3] << 8) + ((uint32_t)pBmp[4] << 16)  + ((uint32_t)pBmp[5] << 24);
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	3302      	adds	r3, #2
 800435e:	781b      	ldrb	r3, [r3, #0]
 8004360:	461a      	mov	r2, r3
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	3303      	adds	r3, #3
 8004366:	781b      	ldrb	r3, [r3, #0]
 8004368:	021b      	lsls	r3, r3, #8
 800436a:	441a      	add	r2, r3
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	3304      	adds	r3, #4
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	041b      	lsls	r3, r3, #16
 8004374:	441a      	add	r2, r3
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	3305      	adds	r3, #5
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	061b      	lsls	r3, r3, #24
 800437e:	4413      	add	r3, r2
 8004380:	61fb      	str	r3, [r7, #28]
  size = size - index;
 8004382:	69fa      	ldr	r2, [r7, #28]
 8004384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	61fb      	str	r3, [r7, #28]

  pbmp = pBmp + index;
 800438a:	683a      	ldr	r2, [r7, #0]
 800438c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800438e:	4413      	add	r3, r2
 8004390:	633b      	str	r3, [r7, #48]	; 0x30

  /* Remap Ypos, st7735 works with inverted X in case of bitmap */
  /* X = 0, cursor is on Top corner */
  y_pos = ST7735Ctx.Height - Ypos - height;
 8004392:	4b51      	ldr	r3, [pc, #324]	; (80044d8 <ST7735_DrawBitmap+0x20c>)
 8004394:	685a      	ldr	r2, [r3, #4]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	1ad2      	subs	r2, r2, r3
 800439a:	6a3b      	ldr	r3, [r7, #32]
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	61bb      	str	r3, [r7, #24]

  if(ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK)
 80043a0:	6a3b      	ldr	r3, [r7, #32]
 80043a2:	9300      	str	r3, [sp, #0]
 80043a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a6:	69ba      	ldr	r2, [r7, #24]
 80043a8:	68b9      	ldr	r1, [r7, #8]
 80043aa:	68f8      	ldr	r0, [r7, #12]
 80043ac:	f000 fa6a 	bl	8004884 <ST7735_SetDisplayWindow>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d003      	beq.n	80043be <ST7735_DrawBitmap+0xf2>
  {
    ret = ST7735_ERROR;
 80043b6:	f04f 33ff 	mov.w	r3, #4294967295
 80043ba:	637b      	str	r3, [r7, #52]	; 0x34
 80043bc:	e087      	b.n	80044ce <ST7735_DrawBitmap+0x202>
  }
  else
  {
    /* Set GRAM write direction and BGR = 0 */
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80043be:	4b46      	ldr	r3, [pc, #280]	; (80044d8 <ST7735_DrawBitmap+0x20c>)
 80043c0:	7b1b      	ldrb	r3, [r3, #12]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d109      	bne.n	80043da <ST7735_DrawBitmap+0x10e>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_BGR :
 80043c6:	4b44      	ldr	r3, [pc, #272]	; (80044d8 <ST7735_DrawBitmap+0x20c>)
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	4a44      	ldr	r2, [pc, #272]	; (80044dc <ST7735_DrawBitmap+0x210>)
 80043cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80043d0:	b2db      	uxtb	r3, r3
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80043d2:	f043 0308 	orr.w	r3, r3, #8
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	e005      	b.n	80043e6 <ST7735_DrawBitmap+0x11a>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_RGB;
 80043da:	4b3f      	ldr	r3, [pc, #252]	; (80044d8 <ST7735_DrawBitmap+0x20c>)
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	4a3f      	ldr	r2, [pc, #252]	; (80044dc <ST7735_DrawBitmap+0x210>)
 80043e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	74fb      	strb	r3, [r7, #19]

    if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f103 0020 	add.w	r0, r3, #32
 80043ee:	f107 0213 	add.w	r2, r7, #19
 80043f2:	2301      	movs	r3, #1
 80043f4:	2136      	movs	r1, #54	; 0x36
 80043f6:	f000 fbc3 	bl	8004b80 <st7735_write_reg>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d003      	beq.n	8004408 <ST7735_DrawBitmap+0x13c>
    {
      ret = ST7735_ERROR;
 8004400:	f04f 33ff 	mov.w	r3, #4294967295
 8004404:	637b      	str	r3, [r7, #52]	; 0x34
 8004406:	e062      	b.n	80044ce <ST7735_DrawBitmap+0x202>
    }/* Set Cursor */
    else if(ST7735_SetCursor(pObj, Xpos, y_pos) != ST7735_OK)
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	68b9      	ldr	r1, [r7, #8]
 800440c:	68f8      	ldr	r0, [r7, #12]
 800440e:	f7ff fea1 	bl	8004154 <ST7735_SetCursor>
 8004412:	4603      	mov	r3, r0
 8004414:	2b00      	cmp	r3, #0
 8004416:	d003      	beq.n	8004420 <ST7735_DrawBitmap+0x154>
    {
      ret = ST7735_ERROR;
 8004418:	f04f 33ff 	mov.w	r3, #4294967295
 800441c:	637b      	str	r3, [r7, #52]	; 0x34
 800441e:	e056      	b.n	80044ce <ST7735_DrawBitmap+0x202>
    }
    else
    {
      do
      {
        pixel_val[0] = *(pbmp + 1);
 8004420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004422:	785b      	ldrb	r3, [r3, #1]
 8004424:	753b      	strb	r3, [r7, #20]
        pixel_val[1] = *(pbmp);
 8004426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	757b      	strb	r3, [r7, #21]
        if(st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	3320      	adds	r3, #32
 8004430:	f107 0114 	add.w	r1, r7, #20
 8004434:	2202      	movs	r2, #2
 8004436:	4618      	mov	r0, r3
 8004438:	f000 fbb7 	bl	8004baa <st7735_send_data>
 800443c:	4603      	mov	r3, r0
 800443e:	2b00      	cmp	r3, #0
 8004440:	d003      	beq.n	800444a <ST7735_DrawBitmap+0x17e>
        {
          ret = ST7735_ERROR;
 8004442:	f04f 33ff 	mov.w	r3, #4294967295
 8004446:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8004448:	e009      	b.n	800445e <ST7735_DrawBitmap+0x192>
        }
        counter +=2U;
 800444a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800444c:	3302      	adds	r3, #2
 800444e:	62fb      	str	r3, [r7, #44]	; 0x2c
        pbmp += 2;
 8004450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004452:	3302      	adds	r3, #2
 8004454:	633b      	str	r3, [r7, #48]	; 0x30
      }while(counter < size);
 8004456:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	429a      	cmp	r2, r3
 800445c:	d3e0      	bcc.n	8004420 <ST7735_DrawBitmap+0x154>

			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800445e:	4b1e      	ldr	r3, [pc, #120]	; (80044d8 <ST7735_DrawBitmap+0x20c>)
 8004460:	7b1b      	ldrb	r3, [r3, #12]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d10a      	bne.n	800447c <ST7735_DrawBitmap+0x1b0>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8004466:	4b1c      	ldr	r3, [pc, #112]	; (80044d8 <ST7735_DrawBitmap+0x20c>)
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	4a1c      	ldr	r2, [pc, #112]	; (80044dc <ST7735_DrawBitmap+0x210>)
 800446c:	00db      	lsls	r3, r3, #3
 800446e:	4413      	add	r3, r2
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	b2db      	uxtb	r3, r3
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8004474:	f043 0308 	orr.w	r3, r3, #8
 8004478:	b2db      	uxtb	r3, r3
 800447a:	e006      	b.n	800448a <ST7735_DrawBitmap+0x1be>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 800447c:	4b16      	ldr	r3, [pc, #88]	; (80044d8 <ST7735_DrawBitmap+0x20c>)
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	4a16      	ldr	r2, [pc, #88]	; (80044dc <ST7735_DrawBitmap+0x210>)
 8004482:	00db      	lsls	r3, r3, #3
 8004484:	4413      	add	r3, r2
 8004486:	685b      	ldr	r3, [r3, #4]
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8004488:	b2db      	uxtb	r3, r3
 800448a:	74fb      	strb	r3, [r7, #19]
      if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f103 0020 	add.w	r0, r3, #32
 8004492:	f107 0213 	add.w	r2, r7, #19
 8004496:	2301      	movs	r3, #1
 8004498:	2136      	movs	r1, #54	; 0x36
 800449a:	f000 fb71 	bl	8004b80 <st7735_write_reg>
 800449e:	4603      	mov	r3, r0
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d003      	beq.n	80044ac <ST7735_DrawBitmap+0x1e0>
      {
        ret = ST7735_ERROR;
 80044a4:	f04f 33ff 	mov.w	r3, #4294967295
 80044a8:	637b      	str	r3, [r7, #52]	; 0x34
 80044aa:	e010      	b.n	80044ce <ST7735_DrawBitmap+0x202>
      }
      else
      {
        if(ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height) != ST7735_OK)
 80044ac:	4b0a      	ldr	r3, [pc, #40]	; (80044d8 <ST7735_DrawBitmap+0x20c>)
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	4b09      	ldr	r3, [pc, #36]	; (80044d8 <ST7735_DrawBitmap+0x20c>)
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	9300      	str	r3, [sp, #0]
 80044b6:	4613      	mov	r3, r2
 80044b8:	2200      	movs	r2, #0
 80044ba:	2100      	movs	r1, #0
 80044bc:	68f8      	ldr	r0, [r7, #12]
 80044be:	f000 f9e1 	bl	8004884 <ST7735_SetDisplayWindow>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d002      	beq.n	80044ce <ST7735_DrawBitmap+0x202>
        {
          ret = ST7735_ERROR;
 80044c8:	f04f 33ff 	mov.w	r3, #4294967295
 80044cc:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
    }
  }

  return ret;
 80044ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3738      	adds	r7, #56	; 0x38
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	240051dc 	.word	0x240051dc
 80044dc:	240000bc 	.word	0x240000bc

080044e0 <ST7735_FillRGBRect>:
  * @param  Width  specifies the rectangle width.
  * @param  Height Specifies the rectangle height
  * @retval The component status
  */
int32_t ST7735_FillRGBRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b088      	sub	sp, #32
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	607a      	str	r2, [r7, #4]
 80044ec:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80044ee:	2300      	movs	r3, #0
 80044f0:	61fb      	str	r3, [r7, #28]
  static uint8_t pdata[640];
  uint8_t *rgb_data = pData;
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	61bb      	str	r3, [r7, #24]
  uint32_t i, j;

  if(((Xpos + Width) > ST7735Ctx.Width) || ((Ypos + Height) > ST7735Ctx.Height))
 80044f6:	68ba      	ldr	r2, [r7, #8]
 80044f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044fa:	441a      	add	r2, r3
 80044fc:	4b2b      	ldr	r3, [pc, #172]	; (80045ac <ST7735_FillRGBRect+0xcc>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	429a      	cmp	r2, r3
 8004502:	d806      	bhi.n	8004512 <ST7735_FillRGBRect+0x32>
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004508:	441a      	add	r2, r3
 800450a:	4b28      	ldr	r3, [pc, #160]	; (80045ac <ST7735_FillRGBRect+0xcc>)
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	429a      	cmp	r2, r3
 8004510:	d903      	bls.n	800451a <ST7735_FillRGBRect+0x3a>
  {
    ret = ST7735_ERROR;
 8004512:	f04f 33ff 	mov.w	r3, #4294967295
 8004516:	61fb      	str	r3, [r7, #28]
 8004518:	e042      	b.n	80045a0 <ST7735_FillRGBRect+0xc0>
  }/* Set Cursor */
  else
  {
    for(j = 0; j < Height; j++)
 800451a:	2300      	movs	r3, #0
 800451c:	613b      	str	r3, [r7, #16]
 800451e:	e03b      	b.n	8004598 <ST7735_FillRGBRect+0xb8>
    {
      if(ST7735_SetCursor(pObj, Xpos, Ypos+j) != ST7735_OK)
 8004520:	687a      	ldr	r2, [r7, #4]
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	4413      	add	r3, r2
 8004526:	461a      	mov	r2, r3
 8004528:	68b9      	ldr	r1, [r7, #8]
 800452a:	68f8      	ldr	r0, [r7, #12]
 800452c:	f7ff fe12 	bl	8004154 <ST7735_SetCursor>
 8004530:	4603      	mov	r3, r0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d003      	beq.n	800453e <ST7735_FillRGBRect+0x5e>
      {
        ret = ST7735_ERROR;
 8004536:	f04f 33ff 	mov.w	r3, #4294967295
 800453a:	61fb      	str	r3, [r7, #28]
 800453c:	e029      	b.n	8004592 <ST7735_FillRGBRect+0xb2>
      }
      else
      {
        for(i = 0; i < Width; i++)
 800453e:	2300      	movs	r3, #0
 8004540:	617b      	str	r3, [r7, #20]
 8004542:	e013      	b.n	800456c <ST7735_FillRGBRect+0x8c>
        {
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	005b      	lsls	r3, r3, #1
 8004548:	69ba      	ldr	r2, [r7, #24]
 800454a:	7811      	ldrb	r1, [r2, #0]
 800454c:	4a18      	ldr	r2, [pc, #96]	; (80045b0 <ST7735_FillRGBRect+0xd0>)
 800454e:	54d1      	strb	r1, [r2, r3]
          pdata[(2U*i) + 1U] = (uint8_t)(*(rgb_data + 1));
 8004550:	69bb      	ldr	r3, [r7, #24]
 8004552:	1c5a      	adds	r2, r3, #1
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	005b      	lsls	r3, r3, #1
 8004558:	3301      	adds	r3, #1
 800455a:	7811      	ldrb	r1, [r2, #0]
 800455c:	4a14      	ldr	r2, [pc, #80]	; (80045b0 <ST7735_FillRGBRect+0xd0>)
 800455e:	54d1      	strb	r1, [r2, r3]
          rgb_data +=2;
 8004560:	69bb      	ldr	r3, [r7, #24]
 8004562:	3302      	adds	r3, #2
 8004564:	61bb      	str	r3, [r7, #24]
        for(i = 0; i < Width; i++)
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	3301      	adds	r3, #1
 800456a:	617b      	str	r3, [r7, #20]
 800456c:	697a      	ldr	r2, [r7, #20]
 800456e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004570:	429a      	cmp	r2, r3
 8004572:	d3e7      	bcc.n	8004544 <ST7735_FillRGBRect+0x64>
        }
        if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Width) != ST7735_OK)
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f103 0020 	add.w	r0, r3, #32
 800457a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800457c:	005b      	lsls	r3, r3, #1
 800457e:	461a      	mov	r2, r3
 8004580:	490b      	ldr	r1, [pc, #44]	; (80045b0 <ST7735_FillRGBRect+0xd0>)
 8004582:	f000 fb12 	bl	8004baa <st7735_send_data>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d002      	beq.n	8004592 <ST7735_FillRGBRect+0xb2>
        {
          ret = ST7735_ERROR;
 800458c:	f04f 33ff 	mov.w	r3, #4294967295
 8004590:	61fb      	str	r3, [r7, #28]
    for(j = 0; j < Height; j++)
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	3301      	adds	r3, #1
 8004596:	613b      	str	r3, [r7, #16]
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800459c:	429a      	cmp	r2, r3
 800459e:	d3bf      	bcc.n	8004520 <ST7735_FillRGBRect+0x40>
        }
      }
    }
  }

  return ret;
 80045a0:	69fb      	ldr	r3, [r7, #28]
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3720      	adds	r7, #32
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	240051dc 	.word	0x240051dc
 80045b0:	2400070c 	.word	0x2400070c

080045b4 <ST7735_DrawHLine>:
  * @param  Length specifies the Line length.
  * @param  Color  Specifies the RGB color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_DrawHLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b086      	sub	sp, #24
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	60f8      	str	r0, [r7, #12]
 80045bc:	60b9      	str	r1, [r7, #8]
 80045be:	607a      	str	r2, [r7, #4]
 80045c0:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80045c2:	2300      	movs	r3, #0
 80045c4:	617b      	str	r3, [r7, #20]
  uint32_t i;
  static uint8_t pdata[640];
	
  if((Xpos + Length) > ST7735Ctx.Width)
 80045c6:	68ba      	ldr	r2, [r7, #8]
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	441a      	add	r2, r3
 80045cc:	4b1f      	ldr	r3, [pc, #124]	; (800464c <ST7735_DrawHLine+0x98>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d903      	bls.n	80045dc <ST7735_DrawHLine+0x28>
  {
    ret = ST7735_ERROR;
 80045d4:	f04f 33ff 	mov.w	r3, #4294967295
 80045d8:	617b      	str	r3, [r7, #20]
 80045da:	e032      	b.n	8004642 <ST7735_DrawHLine+0x8e>
  }/* Set Cursor */
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	68b9      	ldr	r1, [r7, #8]
 80045e0:	68f8      	ldr	r0, [r7, #12]
 80045e2:	f7ff fdb7 	bl	8004154 <ST7735_SetCursor>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d003      	beq.n	80045f4 <ST7735_DrawHLine+0x40>
  {
    ret = ST7735_ERROR;
 80045ec:	f04f 33ff 	mov.w	r3, #4294967295
 80045f0:	617b      	str	r3, [r7, #20]
 80045f2:	e026      	b.n	8004642 <ST7735_DrawHLine+0x8e>
  }
  else
  {
    for(i = 0; i < Length; i++)
 80045f4:	2300      	movs	r3, #0
 80045f6:	613b      	str	r3, [r7, #16]
 80045f8:	e010      	b.n	800461c <ST7735_DrawHLine+0x68>
    {
      /* Exchange LSB and MSB to fit LCD specification */
      pdata[2U*i] = (uint8_t)(Color >> 8);
 80045fa:	6a3b      	ldr	r3, [r7, #32]
 80045fc:	0a1a      	lsrs	r2, r3, #8
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	005b      	lsls	r3, r3, #1
 8004602:	b2d1      	uxtb	r1, r2
 8004604:	4a12      	ldr	r2, [pc, #72]	; (8004650 <ST7735_DrawHLine+0x9c>)
 8004606:	54d1      	strb	r1, [r2, r3]
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	005b      	lsls	r3, r3, #1
 800460c:	3301      	adds	r3, #1
 800460e:	6a3a      	ldr	r2, [r7, #32]
 8004610:	b2d1      	uxtb	r1, r2
 8004612:	4a0f      	ldr	r2, [pc, #60]	; (8004650 <ST7735_DrawHLine+0x9c>)
 8004614:	54d1      	strb	r1, [r2, r3]
    for(i = 0; i < Length; i++)
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	3301      	adds	r3, #1
 800461a:	613b      	str	r3, [r7, #16]
 800461c:	693a      	ldr	r2, [r7, #16]
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	429a      	cmp	r2, r3
 8004622:	d3ea      	bcc.n	80045fa <ST7735_DrawHLine+0x46>
			
//      pdata[(2U*i) + 1U] = (uint8_t)(Color >> 8);
//      pdata[2U*i] = (uint8_t)(Color);			
    }
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Length) != ST7735_OK)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f103 0020 	add.w	r0, r3, #32
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	005b      	lsls	r3, r3, #1
 800462e:	461a      	mov	r2, r3
 8004630:	4907      	ldr	r1, [pc, #28]	; (8004650 <ST7735_DrawHLine+0x9c>)
 8004632:	f000 faba 	bl	8004baa <st7735_send_data>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d002      	beq.n	8004642 <ST7735_DrawHLine+0x8e>
    {
      ret = ST7735_ERROR;
 800463c:	f04f 33ff 	mov.w	r3, #4294967295
 8004640:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8004642:	697b      	ldr	r3, [r7, #20]
}
 8004644:	4618      	mov	r0, r3
 8004646:	3718      	adds	r7, #24
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}
 800464c:	240051dc 	.word	0x240051dc
 8004650:	2400098c 	.word	0x2400098c

08004654 <ST7735_DrawVLine>:
  * @param  Ypos     specifies the Y position.
  * @param  Length   specifies the Line length.
  * @retval The component status
  */
int32_t ST7735_DrawVLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b086      	sub	sp, #24
 8004658:	af00      	add	r7, sp, #0
 800465a:	60f8      	str	r0, [r7, #12]
 800465c:	60b9      	str	r1, [r7, #8]
 800465e:	607a      	str	r2, [r7, #4]
 8004660:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8004662:	2300      	movs	r3, #0
 8004664:	617b      	str	r3, [r7, #20]
  uint32_t counter;

  if((Ypos + Length) > ST7735Ctx.Height)
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	441a      	add	r2, r3
 800466c:	4b12      	ldr	r3, [pc, #72]	; (80046b8 <ST7735_DrawVLine+0x64>)
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	429a      	cmp	r2, r3
 8004672:	d903      	bls.n	800467c <ST7735_DrawVLine+0x28>
  {
    ret = ST7735_ERROR;
 8004674:	f04f 33ff 	mov.w	r3, #4294967295
 8004678:	617b      	str	r3, [r7, #20]
 800467a:	e018      	b.n	80046ae <ST7735_DrawVLine+0x5a>
  }
  else
  {
    for(counter = 0; counter < Length; counter++)
 800467c:	2300      	movs	r3, #0
 800467e:	613b      	str	r3, [r7, #16]
 8004680:	e011      	b.n	80046a6 <ST7735_DrawVLine+0x52>
    {
      if(ST7735_SetPixel(pObj, Xpos, Ypos + counter, Color) != ST7735_OK)
 8004682:	687a      	ldr	r2, [r7, #4]
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	441a      	add	r2, r3
 8004688:	6a3b      	ldr	r3, [r7, #32]
 800468a:	68b9      	ldr	r1, [r7, #8]
 800468c:	68f8      	ldr	r0, [r7, #12]
 800468e:	f000 f841 	bl	8004714 <ST7735_SetPixel>
 8004692:	4603      	mov	r3, r0
 8004694:	2b00      	cmp	r3, #0
 8004696:	d003      	beq.n	80046a0 <ST7735_DrawVLine+0x4c>
      {
        ret = ST7735_ERROR;
 8004698:	f04f 33ff 	mov.w	r3, #4294967295
 800469c:	617b      	str	r3, [r7, #20]
        break;
 800469e:	e006      	b.n	80046ae <ST7735_DrawVLine+0x5a>
    for(counter = 0; counter < Length; counter++)
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	3301      	adds	r3, #1
 80046a4:	613b      	str	r3, [r7, #16]
 80046a6:	693a      	ldr	r2, [r7, #16]
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d3e9      	bcc.n	8004682 <ST7735_DrawVLine+0x2e>
      }
    }
  }

  return ret;
 80046ae:	697b      	ldr	r3, [r7, #20]
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3718      	adds	r7, #24
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}
 80046b8:	240051dc 	.word	0x240051dc

080046bc <ST7735_FillRect>:
  * @param  Height Rectangle height
  * @param  Color Draw color
  * @retval Component status
  */
int32_t ST7735_FillRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b08a      	sub	sp, #40	; 0x28
 80046c0:	af02      	add	r7, sp, #8
 80046c2:	60f8      	str	r0, [r7, #12]
 80046c4:	60b9      	str	r1, [r7, #8]
 80046c6:	607a      	str	r2, [r7, #4]
 80046c8:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80046ca:	2300      	movs	r3, #0
 80046cc:	61fb      	str	r3, [r7, #28]
  uint32_t i, y_pos = Ypos;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	617b      	str	r3, [r7, #20]

  for(i = 0; i < Height; i++)
 80046d2:	2300      	movs	r3, #0
 80046d4:	61bb      	str	r3, [r7, #24]
 80046d6:	e014      	b.n	8004702 <ST7735_FillRect+0x46>
  {
    if(ST7735_DrawHLine(pObj, Xpos, y_pos, Width, Color) != ST7735_OK)
 80046d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046da:	9300      	str	r3, [sp, #0]
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	697a      	ldr	r2, [r7, #20]
 80046e0:	68b9      	ldr	r1, [r7, #8]
 80046e2:	68f8      	ldr	r0, [r7, #12]
 80046e4:	f7ff ff66 	bl	80045b4 <ST7735_DrawHLine>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d003      	beq.n	80046f6 <ST7735_FillRect+0x3a>
    {
      ret = ST7735_ERROR;
 80046ee:	f04f 33ff 	mov.w	r3, #4294967295
 80046f2:	61fb      	str	r3, [r7, #28]
      break;
 80046f4:	e009      	b.n	800470a <ST7735_FillRect+0x4e>
    }
    y_pos++;
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	3301      	adds	r3, #1
 80046fa:	617b      	str	r3, [r7, #20]
  for(i = 0; i < Height; i++)
 80046fc:	69bb      	ldr	r3, [r7, #24]
 80046fe:	3301      	adds	r3, #1
 8004700:	61bb      	str	r3, [r7, #24]
 8004702:	69ba      	ldr	r2, [r7, #24]
 8004704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004706:	429a      	cmp	r2, r3
 8004708:	d3e6      	bcc.n	80046d8 <ST7735_FillRect+0x1c>
  }

  return ret;
 800470a:	69fb      	ldr	r3, [r7, #28]
}
 800470c:	4618      	mov	r0, r3
 800470e:	3720      	adds	r7, #32
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}

08004714 <ST7735_SetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_SetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
 8004720:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8004722:	2300      	movs	r3, #0
 8004724:	617b      	str	r3, [r7, #20]
  uint16_t color;

  /* Exchange LSB and MSB to fit LCD specification */
  color = (uint16_t)((uint16_t)Color << 8);
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	b29b      	uxth	r3, r3
 800472a:	021b      	lsls	r3, r3, #8
 800472c:	b29b      	uxth	r3, r3
 800472e:	827b      	strh	r3, [r7, #18]
  color |= (uint16_t)((uint16_t)(Color >> 8));
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	0a1b      	lsrs	r3, r3, #8
 8004734:	b29a      	uxth	r2, r3
 8004736:	8a7b      	ldrh	r3, [r7, #18]
 8004738:	4313      	orrs	r3, r2
 800473a:	b29b      	uxth	r3, r3
 800473c:	827b      	strh	r3, [r7, #18]

  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 800473e:	4b16      	ldr	r3, [pc, #88]	; (8004798 <ST7735_SetPixel+0x84>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	68ba      	ldr	r2, [r7, #8]
 8004744:	429a      	cmp	r2, r3
 8004746:	d204      	bcs.n	8004752 <ST7735_SetPixel+0x3e>
 8004748:	4b13      	ldr	r3, [pc, #76]	; (8004798 <ST7735_SetPixel+0x84>)
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	429a      	cmp	r2, r3
 8004750:	d303      	bcc.n	800475a <ST7735_SetPixel+0x46>
  {
    ret = ST7735_ERROR;
 8004752:	f04f 33ff 	mov.w	r3, #4294967295
 8004756:	617b      	str	r3, [r7, #20]
 8004758:	e019      	b.n	800478e <ST7735_SetPixel+0x7a>
  }/* Set Cursor */
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	68b9      	ldr	r1, [r7, #8]
 800475e:	68f8      	ldr	r0, [r7, #12]
 8004760:	f7ff fcf8 	bl	8004154 <ST7735_SetCursor>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d003      	beq.n	8004772 <ST7735_SetPixel+0x5e>
  {
    ret = ST7735_ERROR;
 800476a:	f04f 33ff 	mov.w	r3, #4294967295
 800476e:	617b      	str	r3, [r7, #20]
 8004770:	e00d      	b.n	800478e <ST7735_SetPixel+0x7a>
  }
  else
  {
    /* Write RAM data */
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&color, 2) != ST7735_OK)
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	3320      	adds	r3, #32
 8004776:	f107 0112 	add.w	r1, r7, #18
 800477a:	2202      	movs	r2, #2
 800477c:	4618      	mov	r0, r3
 800477e:	f000 fa14 	bl	8004baa <st7735_send_data>
 8004782:	4603      	mov	r3, r0
 8004784:	2b00      	cmp	r3, #0
 8004786:	d002      	beq.n	800478e <ST7735_SetPixel+0x7a>
    {
      ret = ST7735_ERROR;
 8004788:	f04f 33ff 	mov.w	r3, #4294967295
 800478c:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800478e:	697b      	ldr	r3, [r7, #20]
}
 8004790:	4618      	mov	r0, r3
 8004792:	3718      	adds	r7, #24
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}
 8004798:	240051dc 	.word	0x240051dc

0800479c <ST7735_GetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_GetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b086      	sub	sp, #24
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	60b9      	str	r1, [r7, #8]
 80047a6:	607a      	str	r2, [r7, #4]
 80047a8:	603b      	str	r3, [r7, #0]
  uint8_t pixel_lsb, pixel_msb;
  uint8_t tmp;


  /* Set Cursor */
  ret = ST7735_SetCursor(pObj, Xpos, Ypos);
 80047aa:	687a      	ldr	r2, [r7, #4]
 80047ac:	68b9      	ldr	r1, [r7, #8]
 80047ae:	68f8      	ldr	r0, [r7, #12]
 80047b0:	f7ff fcd0 	bl	8004154 <ST7735_SetCursor>
 80047b4:	6178      	str	r0, [r7, #20]

  /* Prepare to read LCD RAM */
  ret += st7735_read_reg(&pObj->Ctx, ST7735_READ_RAM, &tmp);   /* RAM read data command */
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	3320      	adds	r3, #32
 80047ba:	f107 0211 	add.w	r2, r7, #17
 80047be:	212e      	movs	r1, #46	; 0x2e
 80047c0:	4618      	mov	r0, r3
 80047c2:	f000 f9ca 	bl	8004b5a <st7735_read_reg>
 80047c6:	4602      	mov	r2, r0
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	4413      	add	r3, r2
 80047cc:	617b      	str	r3, [r7, #20]

  /* Dummy read */
  ret += st7735_recv_data(&pObj->Ctx, &tmp, 1);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	3320      	adds	r3, #32
 80047d2:	f107 0111 	add.w	r1, r7, #17
 80047d6:	2201      	movs	r2, #1
 80047d8:	4618      	mov	r0, r3
 80047da:	f000 f9f8 	bl	8004bce <st7735_recv_data>
 80047de:	4602      	mov	r2, r0
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	4413      	add	r3, r2
 80047e4:	617b      	str	r3, [r7, #20]

  /* Read first part of the RGB888 data */
  ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	3320      	adds	r3, #32
 80047ea:	f107 0113 	add.w	r1, r7, #19
 80047ee:	2201      	movs	r2, #1
 80047f0:	4618      	mov	r0, r3
 80047f2:	f000 f9ec 	bl	8004bce <st7735_recv_data>
 80047f6:	4602      	mov	r2, r0
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	4413      	add	r3, r2
 80047fc:	617b      	str	r3, [r7, #20]
  /* Read first part of the RGB888 data */
  ret += st7735_recv_data(&pObj->Ctx, &pixel_msb, 1);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	3320      	adds	r3, #32
 8004802:	f107 0112 	add.w	r1, r7, #18
 8004806:	2201      	movs	r2, #1
 8004808:	4618      	mov	r0, r3
 800480a:	f000 f9e0 	bl	8004bce <st7735_recv_data>
 800480e:	4602      	mov	r2, r0
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	4413      	add	r3, r2
 8004814:	617b      	str	r3, [r7, #20]

  *Color = ((uint32_t)(pixel_lsb)) + ((uint32_t)(pixel_msb) << 8);
 8004816:	7cfb      	ldrb	r3, [r7, #19]
 8004818:	461a      	mov	r2, r3
 800481a:	7cbb      	ldrb	r3, [r7, #18]
 800481c:	021b      	lsls	r3, r3, #8
 800481e:	441a      	add	r2, r3
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	601a      	str	r2, [r3, #0]

  if(ret != ST7735_OK)
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d002      	beq.n	8004830 <ST7735_GetPixel+0x94>
  {
    ret = ST7735_ERROR;
 800482a:	f04f 33ff 	mov.w	r3, #4294967295
 800482e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8004830:	697b      	ldr	r3, [r7, #20]
}
 8004832:	4618      	mov	r0, r3
 8004834:	3718      	adds	r7, #24
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
	...

0800483c <ST7735_GetXSize>:
  * @brief  Get the LCD pixel Width.
  * @param  pObj Component object
  * @retval The Lcd Pixel Width
  */
int32_t ST7735_GetXSize(ST7735_Object_t *pObj, uint32_t *XSize)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *XSize = ST7735Ctx.Width;
 8004846:	4b05      	ldr	r3, [pc, #20]	; (800485c <ST7735_GetXSize+0x20>)
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 800484e:	2300      	movs	r3, #0
}
 8004850:	4618      	mov	r0, r3
 8004852:	370c      	adds	r7, #12
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr
 800485c:	240051dc 	.word	0x240051dc

08004860 <ST7735_GetYSize>:
  * @brief  Get the LCD pixel Height.
  * @param  pObj Component object
  * @retval The Lcd Pixel Height
  */
int32_t ST7735_GetYSize(ST7735_Object_t *pObj, uint32_t *YSize)
{
 8004860:	b480      	push	{r7}
 8004862:	b083      	sub	sp, #12
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *YSize = ST7735Ctx.Height;
 800486a:	4b05      	ldr	r3, [pc, #20]	; (8004880 <ST7735_GetYSize+0x20>)
 800486c:	685a      	ldr	r2, [r3, #4]
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8004872:	2300      	movs	r3, #0
}
 8004874:	4618      	mov	r0, r3
 8004876:	370c      	adds	r7, #12
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr
 8004880:	240051dc 	.word	0x240051dc

08004884 <ST7735_SetDisplayWindow>:
  * @param  Height display window height.
  * @param  Width  display window width.
  * @retval Component status
  */
static int32_t ST7735_SetDisplayWindow(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b086      	sub	sp, #24
 8004888:	af00      	add	r7, sp, #0
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]
 8004890:	603b      	str	r3, [r7, #0]
  int32_t ret;
  uint8_t tmp;

	/* Cursor calibration */
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8004892:	4b7d      	ldr	r3, [pc, #500]	; (8004a88 <ST7735_SetDisplayWindow+0x204>)
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	2b01      	cmp	r3, #1
 8004898:	d821      	bhi.n	80048de <ST7735_SetDisplayWindow+0x5a>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 800489a:	4b7b      	ldr	r3, [pc, #492]	; (8004a88 <ST7735_SetDisplayWindow+0x204>)
 800489c:	7b5b      	ldrb	r3, [r3, #13]
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d10e      	bne.n	80048c0 <ST7735_SetDisplayWindow+0x3c>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 80048a2:	4b79      	ldr	r3, [pc, #484]	; (8004a88 <ST7735_SetDisplayWindow+0x204>)
 80048a4:	7b1b      	ldrb	r3, [r3, #12]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d106      	bne.n	80048b8 <ST7735_SetDisplayWindow+0x34>
				Xpos += 26;
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	331a      	adds	r3, #26
 80048ae:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	3301      	adds	r3, #1
 80048b4:	607b      	str	r3, [r7, #4]
 80048b6:	e036      	b.n	8004926 <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 24;
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	3318      	adds	r3, #24
 80048bc:	60bb      	str	r3, [r7, #8]
 80048be:	e032      	b.n	8004926 <ST7735_SetDisplayWindow+0xa2>
				Ypos += 0;
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 80048c0:	4b71      	ldr	r3, [pc, #452]	; (8004a88 <ST7735_SetDisplayWindow+0x204>)
 80048c2:	7b5b      	ldrb	r3, [r3, #13]
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d12e      	bne.n	8004926 <ST7735_SetDisplayWindow+0xa2>
      if (ST7735Ctx.Panel == BOE_Panel) {
 80048c8:	4b6f      	ldr	r3, [pc, #444]	; (8004a88 <ST7735_SetDisplayWindow+0x204>)
 80048ca:	7b1b      	ldrb	r3, [r3, #12]
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d12a      	bne.n	8004926 <ST7735_SetDisplayWindow+0xa2>
				Xpos += 2;
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	3302      	adds	r3, #2
 80048d4:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	3301      	adds	r3, #1
 80048da:	607b      	str	r3, [r7, #4]
 80048dc:	e023      	b.n	8004926 <ST7735_SetDisplayWindow+0xa2>
			}
    }
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 80048de:	4b6a      	ldr	r3, [pc, #424]	; (8004a88 <ST7735_SetDisplayWindow+0x204>)
 80048e0:	7b5b      	ldrb	r3, [r3, #13]
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d111      	bne.n	800490a <ST7735_SetDisplayWindow+0x86>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 80048e6:	4b68      	ldr	r3, [pc, #416]	; (8004a88 <ST7735_SetDisplayWindow+0x204>)
 80048e8:	7b1b      	ldrb	r3, [r3, #12]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d106      	bne.n	80048fc <ST7735_SetDisplayWindow+0x78>
				Xpos += 1;
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	3301      	adds	r3, #1
 80048f2:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	331a      	adds	r3, #26
 80048f8:	607b      	str	r3, [r7, #4]
 80048fa:	e014      	b.n	8004926 <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 1;
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	3301      	adds	r3, #1
 8004900:	60bb      	str	r3, [r7, #8]
				Ypos += 24;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	3318      	adds	r3, #24
 8004906:	607b      	str	r3, [r7, #4]
 8004908:	e00d      	b.n	8004926 <ST7735_SetDisplayWindow+0xa2>
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 800490a:	4b5f      	ldr	r3, [pc, #380]	; (8004a88 <ST7735_SetDisplayWindow+0x204>)
 800490c:	7b5b      	ldrb	r3, [r3, #13]
 800490e:	2b02      	cmp	r3, #2
 8004910:	d109      	bne.n	8004926 <ST7735_SetDisplayWindow+0xa2>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8004912:	4b5d      	ldr	r3, [pc, #372]	; (8004a88 <ST7735_SetDisplayWindow+0x204>)
 8004914:	7b1b      	ldrb	r3, [r3, #12]
 8004916:	2b01      	cmp	r3, #1
 8004918:	d105      	bne.n	8004926 <ST7735_SetDisplayWindow+0xa2>
				Xpos += 1;
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	3301      	adds	r3, #1
 800491e:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	3302      	adds	r3, #2
 8004924:	607b      	str	r3, [r7, #4]
			}
    }
	}
	
  /* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	f103 0020 	add.w	r0, r3, #32
 800492c:	f107 0213 	add.w	r2, r7, #19
 8004930:	2300      	movs	r3, #0
 8004932:	212a      	movs	r1, #42	; 0x2a
 8004934:	f000 f924 	bl	8004b80 <st7735_write_reg>
 8004938:	6178      	str	r0, [r7, #20]
  tmp = (uint8_t)(Xpos >> 8U);
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	0a1b      	lsrs	r3, r3, #8
 800493e:	b2db      	uxtb	r3, r3
 8004940:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	3320      	adds	r3, #32
 8004946:	f107 0113 	add.w	r1, r7, #19
 800494a:	2201      	movs	r2, #1
 800494c:	4618      	mov	r0, r3
 800494e:	f000 f92c 	bl	8004baa <st7735_send_data>
 8004952:	4602      	mov	r2, r0
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	4413      	add	r3, r2
 8004958:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Xpos & 0xFFU);
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	b2db      	uxtb	r3, r3
 800495e:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	3320      	adds	r3, #32
 8004964:	f107 0113 	add.w	r1, r7, #19
 8004968:	2201      	movs	r2, #1
 800496a:	4618      	mov	r0, r3
 800496c:	f000 f91d 	bl	8004baa <st7735_send_data>
 8004970:	4602      	mov	r2, r0
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	4413      	add	r3, r2
 8004976:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Xpos + Width - 1U) >> 8U);
 8004978:	68ba      	ldr	r2, [r7, #8]
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	4413      	add	r3, r2
 800497e:	3b01      	subs	r3, #1
 8004980:	0a1b      	lsrs	r3, r3, #8
 8004982:	b2db      	uxtb	r3, r3
 8004984:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	3320      	adds	r3, #32
 800498a:	f107 0113 	add.w	r1, r7, #19
 800498e:	2201      	movs	r2, #1
 8004990:	4618      	mov	r0, r3
 8004992:	f000 f90a 	bl	8004baa <st7735_send_data>
 8004996:	4602      	mov	r2, r0
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	4413      	add	r3, r2
 800499c:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Xpos + Width - 1U) & 0xFFU);
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	b2da      	uxtb	r2, r3
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	4413      	add	r3, r2
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	3b01      	subs	r3, #1
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	3320      	adds	r3, #32
 80049b4:	f107 0113 	add.w	r1, r7, #19
 80049b8:	2201      	movs	r2, #1
 80049ba:	4618      	mov	r0, r3
 80049bc:	f000 f8f5 	bl	8004baa <st7735_send_data>
 80049c0:	4602      	mov	r2, r0
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	4413      	add	r3, r2
 80049c6:	617b      	str	r3, [r7, #20]

  /* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f103 0020 	add.w	r0, r3, #32
 80049ce:	f107 0213 	add.w	r2, r7, #19
 80049d2:	2300      	movs	r3, #0
 80049d4:	212b      	movs	r1, #43	; 0x2b
 80049d6:	f000 f8d3 	bl	8004b80 <st7735_write_reg>
 80049da:	4602      	mov	r2, r0
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	4413      	add	r3, r2
 80049e0:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos >> 8U);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	0a1b      	lsrs	r3, r3, #8
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	3320      	adds	r3, #32
 80049ee:	f107 0113 	add.w	r1, r7, #19
 80049f2:	2201      	movs	r2, #1
 80049f4:	4618      	mov	r0, r3
 80049f6:	f000 f8d8 	bl	8004baa <st7735_send_data>
 80049fa:	4602      	mov	r2, r0
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	4413      	add	r3, r2
 8004a00:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos & 0xFFU);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	3320      	adds	r3, #32
 8004a0c:	f107 0113 	add.w	r1, r7, #19
 8004a10:	2201      	movs	r2, #1
 8004a12:	4618      	mov	r0, r3
 8004a14:	f000 f8c9 	bl	8004baa <st7735_send_data>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	4413      	add	r3, r2
 8004a1e:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Ypos + Height - 1U) >> 8U);
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	6a3b      	ldr	r3, [r7, #32]
 8004a24:	4413      	add	r3, r2
 8004a26:	3b01      	subs	r3, #1
 8004a28:	0a1b      	lsrs	r3, r3, #8
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	3320      	adds	r3, #32
 8004a32:	f107 0113 	add.w	r1, r7, #19
 8004a36:	2201      	movs	r2, #1
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f000 f8b6 	bl	8004baa <st7735_send_data>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	4413      	add	r3, r2
 8004a44:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Ypos + Height - 1U) & 0xFFU);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	b2da      	uxtb	r2, r3
 8004a4a:	6a3b      	ldr	r3, [r7, #32]
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	4413      	add	r3, r2
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	3b01      	subs	r3, #1
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	3320      	adds	r3, #32
 8004a5c:	f107 0113 	add.w	r1, r7, #19
 8004a60:	2201      	movs	r2, #1
 8004a62:	4618      	mov	r0, r3
 8004a64:	f000 f8a1 	bl	8004baa <st7735_send_data>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	4413      	add	r3, r2
 8004a6e:	617b      	str	r3, [r7, #20]

  if(ret != ST7735_OK)
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d002      	beq.n	8004a7c <ST7735_SetDisplayWindow+0x1f8>
  {
    ret = ST7735_ERROR;
 8004a76:	f04f 33ff 	mov.w	r3, #4294967295
 8004a7a:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8004a7c:	697b      	ldr	r3, [r7, #20]
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3718      	adds	r7, #24
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	240051dc 	.word	0x240051dc

08004a8c <ST7735_ReadRegWrap>:
  * @param  Reg  The target register address to write
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_ReadRegWrap(void *Handle, uint8_t Reg, uint8_t* pData)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b086      	sub	sp, #24
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	60f8      	str	r0, [r7, #12]
 8004a94:	460b      	mov	r3, r1
 8004a96:	607a      	str	r2, [r7, #4]
 8004a98:	72fb      	strb	r3, [r7, #11]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(Reg, pData);
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	7afa      	ldrb	r2, [r7, #11]
 8004aa4:	6879      	ldr	r1, [r7, #4]
 8004aa6:	4610      	mov	r0, r2
 8004aa8:	4798      	blx	r3
 8004aaa:	4603      	mov	r3, r0
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3718      	adds	r7, #24
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <ST7735_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval Component error status
  */
static int32_t ST7735_WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint32_t Length)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b086      	sub	sp, #24
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	60f8      	str	r0, [r7, #12]
 8004abc:	607a      	str	r2, [r7, #4]
 8004abe:	603b      	str	r3, [r7, #0]
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	72fb      	strb	r3, [r7, #11]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(Reg, pData, Length);
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	7af8      	ldrb	r0, [r7, #11]
 8004ace:	683a      	ldr	r2, [r7, #0]
 8004ad0:	6879      	ldr	r1, [r7, #4]
 8004ad2:	4798      	blx	r3
 8004ad4:	4603      	mov	r3, r0
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3718      	adds	r7, #24
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}

08004ade <ST7735_SendDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_SendDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 8004ade:	b580      	push	{r7, lr}
 8004ae0:	b086      	sub	sp, #24
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	60f8      	str	r0, [r7, #12]
 8004ae6:	60b9      	str	r1, [r7, #8]
 8004ae8:	607a      	str	r2, [r7, #4]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	617b      	str	r3, [r7, #20]

  return pObj->IO.SendData(pData, Length);
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	695b      	ldr	r3, [r3, #20]
 8004af2:	6879      	ldr	r1, [r7, #4]
 8004af4:	68b8      	ldr	r0, [r7, #8]
 8004af6:	4798      	blx	r3
 8004af8:	4603      	mov	r3, r0
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3718      	adds	r7, #24
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}

08004b02 <ST7735_RecvDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_RecvDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 8004b02:	b580      	push	{r7, lr}
 8004b04:	b086      	sub	sp, #24
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	60f8      	str	r0, [r7, #12]
 8004b0a:	60b9      	str	r1, [r7, #8]
 8004b0c:	607a      	str	r2, [r7, #4]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	617b      	str	r3, [r7, #20]

  return pObj->IO.RecvData(pData, Length);
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	699b      	ldr	r3, [r3, #24]
 8004b16:	6879      	ldr	r1, [r7, #4]
 8004b18:	68b8      	ldr	r0, [r7, #8]
 8004b1a:	4798      	blx	r3
 8004b1c:	4603      	mov	r3, r0
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3718      	adds	r7, #24
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}

08004b26 <ST7735_IO_Delay>:
  * @brief  ST7735 delay
  * @param  Delay  Delay in ms
  * @retval Component error status
  */
static int32_t ST7735_IO_Delay(ST7735_Object_t *pObj, uint32_t Delay)
{
 8004b26:	b580      	push	{r7, lr}
 8004b28:	b084      	sub	sp, #16
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	6078      	str	r0, [r7, #4]
 8004b2e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	69db      	ldr	r3, [r3, #28]
 8004b34:	4798      	blx	r3
 8004b36:	4603      	mov	r3, r0
 8004b38:	60fb      	str	r3, [r7, #12]
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8004b3a:	bf00      	nop
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	69db      	ldr	r3, [r3, #28]
 8004b40:	4798      	blx	r3
 8004b42:	4603      	mov	r3, r0
 8004b44:	461a      	mov	r2, r3
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	683a      	ldr	r2, [r7, #0]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d8f5      	bhi.n	8004b3c <ST7735_IO_Delay+0x16>
  {
  }
  return ST7735_OK;
 8004b50:	2300      	movs	r3, #0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3710      	adds	r7, #16
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}

08004b5a <st7735_read_reg>:
  * @param  reg   Register to read
  * @param  pdata data to read from the register
  * @retval Component status
  */
int32_t st7735_read_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata)
{
 8004b5a:	b580      	push	{r7, lr}
 8004b5c:	b084      	sub	sp, #16
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	60f8      	str	r0, [r7, #12]
 8004b62:	460b      	mov	r3, r1
 8004b64:	607a      	str	r2, [r7, #4]
 8004b66:	72fb      	strb	r3, [r7, #11]
  return ctx->ReadReg(ctx->handle, reg, pdata);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	68fa      	ldr	r2, [r7, #12]
 8004b6e:	6910      	ldr	r0, [r2, #16]
 8004b70:	7af9      	ldrb	r1, [r7, #11]
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	4798      	blx	r3
 8004b76:	4603      	mov	r3, r0
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3710      	adds	r7, #16
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <st7735_write_reg>:
  * @param  pdata  data to write to the register
  * @param  length length of data to write to the register
  * @retval Component status
  */
int32_t st7735_write_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint32_t length)
{
 8004b80:	b590      	push	{r4, r7, lr}
 8004b82:	b085      	sub	sp, #20
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	60f8      	str	r0, [r7, #12]
 8004b88:	607a      	str	r2, [r7, #4]
 8004b8a:	603b      	str	r3, [r7, #0]
 8004b8c:	460b      	mov	r3, r1
 8004b8e:	72fb      	strb	r3, [r7, #11]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681c      	ldr	r4, [r3, #0]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6918      	ldr	r0, [r3, #16]
 8004b98:	7af9      	ldrb	r1, [r7, #11]
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	47a0      	blx	r4
 8004ba0:	4603      	mov	r3, r0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3714      	adds	r7, #20
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd90      	pop	{r4, r7, pc}

08004baa <st7735_send_data>:
  * @param  pdata  data to write
  * @param  length length of data to write
  * @retval Component status
  */
int32_t st7735_send_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8004baa:	b580      	push	{r7, lr}
 8004bac:	b084      	sub	sp, #16
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	60f8      	str	r0, [r7, #12]
 8004bb2:	60b9      	str	r1, [r7, #8]
 8004bb4:	607a      	str	r2, [r7, #4]
  return ctx->SendData(ctx->handle, pdata, length);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	6910      	ldr	r0, [r2, #16]
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	68b9      	ldr	r1, [r7, #8]
 8004bc2:	4798      	blx	r3
 8004bc4:	4603      	mov	r3, r0
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3710      	adds	r7, #16
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <st7735_recv_data>:
  * @param  pdata  data to read
  * @param  length length of data to read
  * @retval Component status
  */
int32_t st7735_recv_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8004bce:	b580      	push	{r7, lr}
 8004bd0:	b084      	sub	sp, #16
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	60f8      	str	r0, [r7, #12]
 8004bd6:	60b9      	str	r1, [r7, #8]
 8004bd8:	607a      	str	r2, [r7, #4]
  return ctx->RecvData(ctx->handle, pdata, length);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	6910      	ldr	r0, [r2, #16]
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	68b9      	ldr	r1, [r7, #8]
 8004be6:	4798      	blx	r3
 8004be8:	4603      	mov	r3, r0
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3710      	adds	r7, #16
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
	...

08004bf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b082      	sub	sp, #8
 8004bf8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004bfa:	2003      	movs	r0, #3
 8004bfc:	f001 f9e1 	bl	8005fc2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004c00:	f004 fabc 	bl	800917c <HAL_RCC_GetSysClockFreq>
 8004c04:	4602      	mov	r2, r0
 8004c06:	4b15      	ldr	r3, [pc, #84]	; (8004c5c <HAL_Init+0x68>)
 8004c08:	699b      	ldr	r3, [r3, #24]
 8004c0a:	0a1b      	lsrs	r3, r3, #8
 8004c0c:	f003 030f 	and.w	r3, r3, #15
 8004c10:	4913      	ldr	r1, [pc, #76]	; (8004c60 <HAL_Init+0x6c>)
 8004c12:	5ccb      	ldrb	r3, [r1, r3]
 8004c14:	f003 031f 	and.w	r3, r3, #31
 8004c18:	fa22 f303 	lsr.w	r3, r2, r3
 8004c1c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004c1e:	4b0f      	ldr	r3, [pc, #60]	; (8004c5c <HAL_Init+0x68>)
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	f003 030f 	and.w	r3, r3, #15
 8004c26:	4a0e      	ldr	r2, [pc, #56]	; (8004c60 <HAL_Init+0x6c>)
 8004c28:	5cd3      	ldrb	r3, [r2, r3]
 8004c2a:	f003 031f 	and.w	r3, r3, #31
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	fa22 f303 	lsr.w	r3, r2, r3
 8004c34:	4a0b      	ldr	r2, [pc, #44]	; (8004c64 <HAL_Init+0x70>)
 8004c36:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004c38:	4a0b      	ldr	r2, [pc, #44]	; (8004c68 <HAL_Init+0x74>)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004c3e:	200f      	movs	r0, #15
 8004c40:	f7fd fb06 	bl	8002250 <HAL_InitTick>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d001      	beq.n	8004c4e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e002      	b.n	8004c54 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004c4e:	f7fd fae1 	bl	8002214 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004c52:	2300      	movs	r3, #0
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3708      	adds	r7, #8
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	58024400 	.word	0x58024400
 8004c60:	0801824c 	.word	0x0801824c
 8004c64:	24000048 	.word	0x24000048
 8004c68:	24000044 	.word	0x24000044

08004c6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004c70:	4b06      	ldr	r3, [pc, #24]	; (8004c8c <HAL_IncTick+0x20>)
 8004c72:	781b      	ldrb	r3, [r3, #0]
 8004c74:	461a      	mov	r2, r3
 8004c76:	4b06      	ldr	r3, [pc, #24]	; (8004c90 <HAL_IncTick+0x24>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4413      	add	r3, r2
 8004c7c:	4a04      	ldr	r2, [pc, #16]	; (8004c90 <HAL_IncTick+0x24>)
 8004c7e:	6013      	str	r3, [r2, #0]
}
 8004c80:	bf00      	nop
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr
 8004c8a:	bf00      	nop
 8004c8c:	240000e0 	.word	0x240000e0
 8004c90:	240051ec 	.word	0x240051ec

08004c94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004c94:	b480      	push	{r7}
 8004c96:	af00      	add	r7, sp, #0
  return uwTick;
 8004c98:	4b03      	ldr	r3, [pc, #12]	; (8004ca8 <HAL_GetTick+0x14>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	240051ec 	.word	0x240051ec

08004cac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004cb4:	f7ff ffee 	bl	8004c94 <HAL_GetTick>
 8004cb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc4:	d005      	beq.n	8004cd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004cc6:	4b0a      	ldr	r3, [pc, #40]	; (8004cf0 <HAL_Delay+0x44>)
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	461a      	mov	r2, r3
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	4413      	add	r3, r2
 8004cd0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004cd2:	bf00      	nop
 8004cd4:	f7ff ffde 	bl	8004c94 <HAL_GetTick>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	68fa      	ldr	r2, [r7, #12]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d8f7      	bhi.n	8004cd4 <HAL_Delay+0x28>
  {
  }
}
 8004ce4:	bf00      	nop
 8004ce6:	bf00      	nop
 8004ce8:	3710      	adds	r7, #16
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	240000e0 	.word	0x240000e0

08004cf4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004cf8:	4b03      	ldr	r3, [pc, #12]	; (8004d08 <HAL_GetREVID+0x14>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	0c1b      	lsrs	r3, r3, #16
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr
 8004d08:	5c001000 	.word	0x5c001000

08004d0c <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8004d10:	4b04      	ldr	r3, [pc, #16]	; (8004d24 <HAL_GetDEVID+0x18>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop
 8004d24:	5c001000 	.word	0x5c001000

08004d28 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b083      	sub	sp, #12
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8004d32:	4b07      	ldr	r3, [pc, #28]	; (8004d50 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8004d34:	685a      	ldr	r2, [r3, #4]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	43db      	mvns	r3, r3
 8004d3a:	401a      	ands	r2, r3
 8004d3c:	4904      	ldr	r1, [pc, #16]	; (8004d50 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	604b      	str	r3, [r1, #4]
}
 8004d44:	bf00      	nop
 8004d46:	370c      	adds	r7, #12
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr
 8004d50:	58000400 	.word	0x58000400

08004d54 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	431a      	orrs	r2, r3
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	609a      	str	r2, [r3, #8]
}
 8004d6e:	bf00      	nop
 8004d70:	370c      	adds	r7, #12
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr

08004d7a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004d7a:	b480      	push	{r7}
 8004d7c:	b083      	sub	sp, #12
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
 8004d82:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	431a      	orrs	r2, r3
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	609a      	str	r2, [r3, #8]
}
 8004d94:	bf00      	nop
 8004d96:	370c      	adds	r7, #12
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	370c      	adds	r7, #12
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr

08004dbc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b087      	sub	sp, #28
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	60b9      	str	r1, [r7, #8]
 8004dc6:	607a      	str	r2, [r7, #4]
 8004dc8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	3360      	adds	r3, #96	; 0x60
 8004dce:	461a      	mov	r2, r3
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	4413      	add	r3, r2
 8004dd6:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	430b      	orrs	r3, r1
 8004dea:	431a      	orrs	r2, r3
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8004df0:	bf00      	nop
 8004df2:	371c      	adds	r7, #28
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr

08004dfc <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b085      	sub	sp, #20
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	691b      	ldr	r3, [r3, #16]
 8004e0c:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	f003 031f 	and.w	r3, r3, #31
 8004e16:	6879      	ldr	r1, [r7, #4]
 8004e18:	fa01 f303 	lsl.w	r3, r1, r3
 8004e1c:	431a      	orrs	r2, r3
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	611a      	str	r2, [r3, #16]
}
 8004e22:	bf00      	nop
 8004e24:	3714      	adds	r7, #20
 8004e26:	46bd      	mov	sp, r7
 8004e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2c:	4770      	bx	lr

08004e2e <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8004e2e:	b480      	push	{r7}
 8004e30:	b087      	sub	sp, #28
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	60f8      	str	r0, [r7, #12]
 8004e36:	60b9      	str	r1, [r7, #8]
 8004e38:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	3360      	adds	r3, #96	; 0x60
 8004e3e:	461a      	mov	r2, r3
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	4413      	add	r3, r2
 8004e46:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	431a      	orrs	r2, r3
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	601a      	str	r2, [r3, #0]
  }
}
 8004e58:	bf00      	nop
 8004e5a:	371c      	adds	r7, #28
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b087      	sub	sp, #28
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	3330      	adds	r3, #48	; 0x30
 8004e74:	461a      	mov	r2, r3
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	0a1b      	lsrs	r3, r3, #8
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	f003 030c 	and.w	r3, r3, #12
 8004e80:	4413      	add	r3, r2
 8004e82:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	f003 031f 	and.w	r3, r3, #31
 8004e8e:	211f      	movs	r1, #31
 8004e90:	fa01 f303 	lsl.w	r3, r1, r3
 8004e94:	43db      	mvns	r3, r3
 8004e96:	401a      	ands	r2, r3
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	0e9b      	lsrs	r3, r3, #26
 8004e9c:	f003 011f 	and.w	r1, r3, #31
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	f003 031f 	and.w	r3, r3, #31
 8004ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8004eaa:	431a      	orrs	r2, r3
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004eb0:	bf00      	nop
 8004eb2:	371c      	adds	r7, #28
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b087      	sub	sp, #28
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	3314      	adds	r3, #20
 8004ecc:	461a      	mov	r2, r3
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	0e5b      	lsrs	r3, r3, #25
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	f003 0304 	and.w	r3, r3, #4
 8004ed8:	4413      	add	r3, r2
 8004eda:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	0d1b      	lsrs	r3, r3, #20
 8004ee4:	f003 031f 	and.w	r3, r3, #31
 8004ee8:	2107      	movs	r1, #7
 8004eea:	fa01 f303 	lsl.w	r3, r1, r3
 8004eee:	43db      	mvns	r3, r3
 8004ef0:	401a      	ands	r2, r3
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	0d1b      	lsrs	r3, r3, #20
 8004ef6:	f003 031f 	and.w	r3, r3, #31
 8004efa:	6879      	ldr	r1, [r7, #4]
 8004efc:	fa01 f303 	lsl.w	r3, r1, r3
 8004f00:	431a      	orrs	r2, r3
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004f06:	bf00      	nop
 8004f08:	371c      	adds	r7, #28
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
	...

08004f14 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b085      	sub	sp, #20
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f2c:	43db      	mvns	r3, r3
 8004f2e:	401a      	ands	r2, r3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f003 0318 	and.w	r3, r3, #24
 8004f36:	4908      	ldr	r1, [pc, #32]	; (8004f58 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004f38:	40d9      	lsrs	r1, r3
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	400b      	ands	r3, r1
 8004f3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f42:	431a      	orrs	r2, r3
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 8004f4a:	bf00      	nop
 8004f4c:	3714      	adds	r7, #20
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr
 8004f56:	bf00      	nop
 8004f58:	000fffff 	.word	0x000fffff

08004f5c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	689a      	ldr	r2, [r3, #8]
 8004f68:	4b04      	ldr	r3, [pc, #16]	; (8004f7c <LL_ADC_DisableDeepPowerDown+0x20>)
 8004f6a:	4013      	ands	r3, r2
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	6093      	str	r3, [r2, #8]
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr
 8004f7c:	5fffffc0 	.word	0x5fffffc0

08004f80 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b083      	sub	sp, #12
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004f90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f94:	d101      	bne.n	8004f9a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004f96:	2301      	movs	r3, #1
 8004f98:	e000      	b.n	8004f9c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004f9a:	2300      	movs	r3, #0
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr

08004fa8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	689a      	ldr	r2, [r3, #8]
 8004fb4:	4b05      	ldr	r3, [pc, #20]	; (8004fcc <LL_ADC_EnableInternalRegulator+0x24>)
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004fc0:	bf00      	nop
 8004fc2:	370c      	adds	r7, #12
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr
 8004fcc:	6fffffc0 	.word	0x6fffffc0

08004fd0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fe0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004fe4:	d101      	bne.n	8004fea <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e000      	b.n	8004fec <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004fea:	2300      	movs	r3, #0
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	370c      	adds	r7, #12
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	f003 0301 	and.w	r3, r3, #1
 8005008:	2b01      	cmp	r3, #1
 800500a:	d101      	bne.n	8005010 <LL_ADC_IsEnabled+0x18>
 800500c:	2301      	movs	r3, #1
 800500e:	e000      	b.n	8005012 <LL_ADC_IsEnabled+0x1a>
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	370c      	adds	r7, #12
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr

0800501e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800501e:	b480      	push	{r7}
 8005020:	b083      	sub	sp, #12
 8005022:	af00      	add	r7, sp, #0
 8005024:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f003 0304 	and.w	r3, r3, #4
 800502e:	2b04      	cmp	r3, #4
 8005030:	d101      	bne.n	8005036 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005032:	2301      	movs	r3, #1
 8005034:	e000      	b.n	8005038 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005036:	2300      	movs	r3, #0
}
 8005038:	4618      	mov	r0, r3
 800503a:	370c      	adds	r7, #12
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr

08005044 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005044:	b480      	push	{r7}
 8005046:	b083      	sub	sp, #12
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	f003 0308 	and.w	r3, r3, #8
 8005054:	2b08      	cmp	r3, #8
 8005056:	d101      	bne.n	800505c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005058:	2301      	movs	r3, #1
 800505a:	e000      	b.n	800505e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800505c:	2300      	movs	r3, #0
}
 800505e:	4618      	mov	r0, r3
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
	...

0800506c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800506c:	b590      	push	{r4, r7, lr}
 800506e:	b089      	sub	sp, #36	; 0x24
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005074:	2300      	movs	r3, #0
 8005076:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005078:	2300      	movs	r3, #0
 800507a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d101      	bne.n	8005086 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e18e      	b.n	80053a4 <HAL_ADC_Init+0x338>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	68db      	ldr	r3, [r3, #12]
 800508a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005090:	2b00      	cmp	r3, #0
 8005092:	d109      	bne.n	80050a8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f7fb fc3d 	bl	8000914 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4618      	mov	r0, r3
 80050ae:	f7ff ff67 	bl	8004f80 <LL_ADC_IsDeepPowerDownEnabled>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d004      	beq.n	80050c2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4618      	mov	r0, r3
 80050be:	f7ff ff4d 	bl	8004f5c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4618      	mov	r0, r3
 80050c8:	f7ff ff82 	bl	8004fd0 <LL_ADC_IsInternalRegulatorEnabled>
 80050cc:	4603      	mov	r3, r0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d114      	bne.n	80050fc <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4618      	mov	r0, r3
 80050d8:	f7ff ff66 	bl	8004fa8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80050dc:	4b9a      	ldr	r3, [pc, #616]	; (8005348 <HAL_ADC_Init+0x2dc>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	099b      	lsrs	r3, r3, #6
 80050e2:	4a9a      	ldr	r2, [pc, #616]	; (800534c <HAL_ADC_Init+0x2e0>)
 80050e4:	fba2 2303 	umull	r2, r3, r2, r3
 80050e8:	099b      	lsrs	r3, r3, #6
 80050ea:	3301      	adds	r3, #1
 80050ec:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80050ee:	e002      	b.n	80050f6 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	3b01      	subs	r3, #1
 80050f4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d1f9      	bne.n	80050f0 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4618      	mov	r0, r3
 8005102:	f7ff ff65 	bl	8004fd0 <LL_ADC_IsInternalRegulatorEnabled>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d10d      	bne.n	8005128 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005110:	f043 0210 	orr.w	r2, r3, #16
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800511c:	f043 0201 	orr.w	r2, r3, #1
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4618      	mov	r0, r3
 800512e:	f7ff ff76 	bl	800501e <LL_ADC_REG_IsConversionOngoing>
 8005132:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005138:	f003 0310 	and.w	r3, r3, #16
 800513c:	2b00      	cmp	r3, #0
 800513e:	f040 8128 	bne.w	8005392 <HAL_ADC_Init+0x326>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	2b00      	cmp	r3, #0
 8005146:	f040 8124 	bne.w	8005392 <HAL_ADC_Init+0x326>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800514e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005152:	f043 0202 	orr.w	r2, r3, #2
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4618      	mov	r0, r3
 8005160:	f7ff ff4a 	bl	8004ff8 <LL_ADC_IsEnabled>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d136      	bne.n	80051d8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a78      	ldr	r2, [pc, #480]	; (8005350 <HAL_ADC_Init+0x2e4>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d004      	beq.n	800517e <HAL_ADC_Init+0x112>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a76      	ldr	r2, [pc, #472]	; (8005354 <HAL_ADC_Init+0x2e8>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d10e      	bne.n	800519c <HAL_ADC_Init+0x130>
 800517e:	4874      	ldr	r0, [pc, #464]	; (8005350 <HAL_ADC_Init+0x2e4>)
 8005180:	f7ff ff3a 	bl	8004ff8 <LL_ADC_IsEnabled>
 8005184:	4604      	mov	r4, r0
 8005186:	4873      	ldr	r0, [pc, #460]	; (8005354 <HAL_ADC_Init+0x2e8>)
 8005188:	f7ff ff36 	bl	8004ff8 <LL_ADC_IsEnabled>
 800518c:	4603      	mov	r3, r0
 800518e:	4323      	orrs	r3, r4
 8005190:	2b00      	cmp	r3, #0
 8005192:	bf0c      	ite	eq
 8005194:	2301      	moveq	r3, #1
 8005196:	2300      	movne	r3, #0
 8005198:	b2db      	uxtb	r3, r3
 800519a:	e008      	b.n	80051ae <HAL_ADC_Init+0x142>
 800519c:	486e      	ldr	r0, [pc, #440]	; (8005358 <HAL_ADC_Init+0x2ec>)
 800519e:	f7ff ff2b 	bl	8004ff8 <LL_ADC_IsEnabled>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	bf0c      	ite	eq
 80051a8:	2301      	moveq	r3, #1
 80051aa:	2300      	movne	r3, #0
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d012      	beq.n	80051d8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a66      	ldr	r2, [pc, #408]	; (8005350 <HAL_ADC_Init+0x2e4>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d004      	beq.n	80051c6 <HAL_ADC_Init+0x15a>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a64      	ldr	r2, [pc, #400]	; (8005354 <HAL_ADC_Init+0x2e8>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d101      	bne.n	80051ca <HAL_ADC_Init+0x15e>
 80051c6:	4a65      	ldr	r2, [pc, #404]	; (800535c <HAL_ADC_Init+0x2f0>)
 80051c8:	e000      	b.n	80051cc <HAL_ADC_Init+0x160>
 80051ca:	4a65      	ldr	r2, [pc, #404]	; (8005360 <HAL_ADC_Init+0x2f4>)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	4619      	mov	r1, r3
 80051d2:	4610      	mov	r0, r2
 80051d4:	f7ff fdbe 	bl	8004d54 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80051d8:	f7ff fd8c 	bl	8004cf4 <HAL_GetREVID>
 80051dc:	4603      	mov	r3, r0
 80051de:	f241 0203 	movw	r2, #4099	; 0x1003
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d914      	bls.n	8005210 <HAL_ADC_Init+0x1a4>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	2b10      	cmp	r3, #16
 80051ec:	d110      	bne.n	8005210 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	7d5b      	ldrb	r3, [r3, #21]
 80051f2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80051f8:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80051fe:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	7f1b      	ldrb	r3, [r3, #28]
 8005204:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8005206:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005208:	f043 030c 	orr.w	r3, r3, #12
 800520c:	61bb      	str	r3, [r7, #24]
 800520e:	e00d      	b.n	800522c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	7d5b      	ldrb	r3, [r3, #21]
 8005214:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800521a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8005220:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	7f1b      	ldrb	r3, [r3, #28]
 8005226:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005228:	4313      	orrs	r3, r2
 800522a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	7f1b      	ldrb	r3, [r3, #28]
 8005230:	2b01      	cmp	r3, #1
 8005232:	d106      	bne.n	8005242 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6a1b      	ldr	r3, [r3, #32]
 8005238:	3b01      	subs	r3, #1
 800523a:	045b      	lsls	r3, r3, #17
 800523c:	69ba      	ldr	r2, [r7, #24]
 800523e:	4313      	orrs	r3, r2
 8005240:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005246:	2b00      	cmp	r3, #0
 8005248:	d009      	beq.n	800525e <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800524e:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005256:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005258:	69ba      	ldr	r2, [r7, #24]
 800525a:	4313      	orrs	r3, r2
 800525c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	68da      	ldr	r2, [r3, #12]
 8005264:	4b3f      	ldr	r3, [pc, #252]	; (8005364 <HAL_ADC_Init+0x2f8>)
 8005266:	4013      	ands	r3, r2
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	6812      	ldr	r2, [r2, #0]
 800526c:	69b9      	ldr	r1, [r7, #24]
 800526e:	430b      	orrs	r3, r1
 8005270:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4618      	mov	r0, r3
 8005278:	f7ff fed1 	bl	800501e <LL_ADC_REG_IsConversionOngoing>
 800527c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4618      	mov	r0, r3
 8005284:	f7ff fede 	bl	8005044 <LL_ADC_INJ_IsConversionOngoing>
 8005288:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d14a      	bne.n	8005326 <HAL_ADC_Init+0x2ba>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d147      	bne.n	8005326 <HAL_ADC_Init+0x2ba>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	7d1b      	ldrb	r3, [r3, #20]
 800529a:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 80052a0:	4313      	orrs	r3, r2
 80052a2:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	68da      	ldr	r2, [r3, #12]
 80052aa:	4b2f      	ldr	r3, [pc, #188]	; (8005368 <HAL_ADC_Init+0x2fc>)
 80052ac:	4013      	ands	r3, r2
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	6812      	ldr	r2, [r2, #0]
 80052b2:	69b9      	ldr	r1, [r7, #24]
 80052b4:	430b      	orrs	r3, r1
 80052b6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d11b      	bne.n	80052fa <HAL_ADC_Init+0x28e>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c6:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	691a      	ldr	r2, [r3, #16]
 80052ce:	4b27      	ldr	r3, [pc, #156]	; (800536c <HAL_ADC_Init+0x300>)
 80052d0:	4013      	ands	r3, r2
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80052d6:	3a01      	subs	r2, #1
 80052d8:	0411      	lsls	r1, r2, #16
 80052da:	687a      	ldr	r2, [r7, #4]
 80052dc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80052de:	4311      	orrs	r1, r2
 80052e0:	687a      	ldr	r2, [r7, #4]
 80052e2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80052e4:	4311      	orrs	r1, r2
 80052e6:	687a      	ldr	r2, [r7, #4]
 80052e8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80052ea:	430a      	orrs	r2, r1
 80052ec:	431a      	orrs	r2, r3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f042 0201 	orr.w	r2, r2, #1
 80052f6:	611a      	str	r2, [r3, #16]
 80052f8:	e007      	b.n	800530a <HAL_ADC_Init+0x29e>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	691a      	ldr	r2, [r3, #16]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f022 0201 	bic.w	r2, r2, #1
 8005308:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	691b      	ldr	r3, [r3, #16]
 8005310:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	430a      	orrs	r2, r1
 800531e:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f000 fb93 	bl	8005a4c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	68db      	ldr	r3, [r3, #12]
 800532a:	2b01      	cmp	r3, #1
 800532c:	d120      	bne.n	8005370 <HAL_ADC_Init+0x304>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005334:	f023 010f 	bic.w	r1, r3, #15
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	699b      	ldr	r3, [r3, #24]
 800533c:	1e5a      	subs	r2, r3, #1
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	430a      	orrs	r2, r1
 8005344:	631a      	str	r2, [r3, #48]	; 0x30
 8005346:	e01b      	b.n	8005380 <HAL_ADC_Init+0x314>
 8005348:	24000044 	.word	0x24000044
 800534c:	053e2d63 	.word	0x053e2d63
 8005350:	40022000 	.word	0x40022000
 8005354:	40022100 	.word	0x40022100
 8005358:	58026000 	.word	0x58026000
 800535c:	40022300 	.word	0x40022300
 8005360:	58026300 	.word	0x58026300
 8005364:	fff0c003 	.word	0xfff0c003
 8005368:	ffffbffc 	.word	0xffffbffc
 800536c:	fc00f81e 	.word	0xfc00f81e
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f022 020f 	bic.w	r2, r2, #15
 800537e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005384:	f023 0303 	bic.w	r3, r3, #3
 8005388:	f043 0201 	orr.w	r2, r3, #1
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	655a      	str	r2, [r3, #84]	; 0x54
 8005390:	e007      	b.n	80053a2 <HAL_ADC_Init+0x336>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005396:	f043 0210 	orr.w	r2, r3, #16
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80053a2:	7ffb      	ldrb	r3, [r7, #31]
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3724      	adds	r7, #36	; 0x24
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd90      	pop	{r4, r7, pc}

080053ac <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80053ac:	b590      	push	{r4, r7, lr}
 80053ae:	b0a1      	sub	sp, #132	; 0x84
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80053b6:	2300      	movs	r3, #0
 80053b8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80053bc:	2300      	movs	r3, #0
 80053be:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	4a9d      	ldr	r2, [pc, #628]	; (800563c <HAL_ADC_ConfigChannel+0x290>)
 80053c6:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d101      	bne.n	80053d6 <HAL_ADC_ConfigChannel+0x2a>
 80053d2:	2302      	movs	r3, #2
 80053d4:	e321      	b.n	8005a1a <HAL_ADC_ConfigChannel+0x66e>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2201      	movs	r2, #1
 80053da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4618      	mov	r0, r3
 80053e4:	f7ff fe1b 	bl	800501e <LL_ADC_REG_IsConversionOngoing>
 80053e8:	4603      	mov	r3, r0
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	f040 8306 	bne.w	80059fc <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d108      	bne.n	800540e <HAL_ADC_ConfigChannel+0x62>
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	0e9b      	lsrs	r3, r3, #26
 8005402:	f003 031f 	and.w	r3, r3, #31
 8005406:	2201      	movs	r2, #1
 8005408:	fa02 f303 	lsl.w	r3, r2, r3
 800540c:	e016      	b.n	800543c <HAL_ADC_ConfigChannel+0x90>
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005414:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005416:	fa93 f3a3 	rbit	r3, r3
 800541a:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800541c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800541e:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005420:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005422:	2b00      	cmp	r3, #0
 8005424:	d101      	bne.n	800542a <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8005426:	2320      	movs	r3, #32
 8005428:	e003      	b.n	8005432 <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 800542a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800542c:	fab3 f383 	clz	r3, r3
 8005430:	b2db      	uxtb	r3, r3
 8005432:	f003 031f 	and.w	r3, r3, #31
 8005436:	2201      	movs	r2, #1
 8005438:	fa02 f303 	lsl.w	r3, r2, r3
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	6812      	ldr	r2, [r2, #0]
 8005440:	69d1      	ldr	r1, [r2, #28]
 8005442:	687a      	ldr	r2, [r7, #4]
 8005444:	6812      	ldr	r2, [r2, #0]
 8005446:	430b      	orrs	r3, r1
 8005448:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6818      	ldr	r0, [r3, #0]
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	6859      	ldr	r1, [r3, #4]
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	461a      	mov	r2, r3
 8005458:	f7ff fd04 	bl	8004e64 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4618      	mov	r0, r3
 8005462:	f7ff fddc 	bl	800501e <LL_ADC_REG_IsConversionOngoing>
 8005466:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4618      	mov	r0, r3
 800546e:	f7ff fde9 	bl	8005044 <LL_ADC_INJ_IsConversionOngoing>
 8005472:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005474:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005476:	2b00      	cmp	r3, #0
 8005478:	f040 80b3 	bne.w	80055e2 <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800547c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800547e:	2b00      	cmp	r3, #0
 8005480:	f040 80af 	bne.w	80055e2 <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6818      	ldr	r0, [r3, #0]
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	6819      	ldr	r1, [r3, #0]
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	461a      	mov	r2, r3
 8005492:	f7ff fd13 	bl	8004ebc <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005496:	4b6a      	ldr	r3, [pc, #424]	; (8005640 <HAL_ADC_ConfigChannel+0x294>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800549e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80054a2:	d10b      	bne.n	80054bc <HAL_ADC_ConfigChannel+0x110>
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	695a      	ldr	r2, [r3, #20]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	089b      	lsrs	r3, r3, #2
 80054b0:	f003 0307 	and.w	r3, r3, #7
 80054b4:	005b      	lsls	r3, r3, #1
 80054b6:	fa02 f303 	lsl.w	r3, r2, r3
 80054ba:	e01d      	b.n	80054f8 <HAL_ADC_ConfigChannel+0x14c>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	f003 0310 	and.w	r3, r3, #16
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d10b      	bne.n	80054e2 <HAL_ADC_ConfigChannel+0x136>
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	695a      	ldr	r2, [r3, #20]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	089b      	lsrs	r3, r3, #2
 80054d6:	f003 0307 	and.w	r3, r3, #7
 80054da:	005b      	lsls	r3, r3, #1
 80054dc:	fa02 f303 	lsl.w	r3, r2, r3
 80054e0:	e00a      	b.n	80054f8 <HAL_ADC_ConfigChannel+0x14c>
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	695a      	ldr	r2, [r3, #20]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	089b      	lsrs	r3, r3, #2
 80054ee:	f003 0304 	and.w	r3, r3, #4
 80054f2:	005b      	lsls	r3, r3, #1
 80054f4:	fa02 f303 	lsl.w	r3, r2, r3
 80054f8:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	691b      	ldr	r3, [r3, #16]
 80054fe:	2b04      	cmp	r3, #4
 8005500:	d027      	beq.n	8005552 <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6818      	ldr	r0, [r3, #0]
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	6919      	ldr	r1, [r3, #16]
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005510:	f7ff fc54 	bl	8004dbc <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6818      	ldr	r0, [r3, #0]
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	6919      	ldr	r1, [r3, #16]
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	7e5b      	ldrb	r3, [r3, #25]
 8005520:	2b01      	cmp	r3, #1
 8005522:	d102      	bne.n	800552a <HAL_ADC_ConfigChannel+0x17e>
 8005524:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005528:	e000      	b.n	800552c <HAL_ADC_ConfigChannel+0x180>
 800552a:	2300      	movs	r3, #0
 800552c:	461a      	mov	r2, r3
 800552e:	f7ff fc7e 	bl	8004e2e <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6818      	ldr	r0, [r3, #0]
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	6919      	ldr	r1, [r3, #16]
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	7e1b      	ldrb	r3, [r3, #24]
 800553e:	2b01      	cmp	r3, #1
 8005540:	d102      	bne.n	8005548 <HAL_ADC_ConfigChannel+0x19c>
 8005542:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005546:	e000      	b.n	800554a <HAL_ADC_ConfigChannel+0x19e>
 8005548:	2300      	movs	r3, #0
 800554a:	461a      	mov	r2, r3
 800554c:	f7ff fc56 	bl	8004dfc <LL_ADC_SetDataRightShift>
 8005550:	e047      	b.n	80055e2 <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005558:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	069b      	lsls	r3, r3, #26
 8005562:	429a      	cmp	r2, r3
 8005564:	d107      	bne.n	8005576 <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005574:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800557c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	069b      	lsls	r3, r3, #26
 8005586:	429a      	cmp	r2, r3
 8005588:	d107      	bne.n	800559a <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005598:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80055a0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	069b      	lsls	r3, r3, #26
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d107      	bne.n	80055be <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80055bc:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80055c4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	069b      	lsls	r3, r3, #26
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d107      	bne.n	80055e2 <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80055e0:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4618      	mov	r0, r3
 80055e8:	f7ff fd06 	bl	8004ff8 <LL_ADC_IsEnabled>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	f040 820d 	bne.w	8005a0e <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6818      	ldr	r0, [r3, #0]
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	6819      	ldr	r1, [r3, #0]
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	461a      	mov	r2, r3
 8005602:	f7ff fc87 	bl	8004f14 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	68db      	ldr	r3, [r3, #12]
 800560a:	4a0c      	ldr	r2, [pc, #48]	; (800563c <HAL_ADC_ConfigChannel+0x290>)
 800560c:	4293      	cmp	r3, r2
 800560e:	f040 8133 	bne.w	8005878 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800561e:	2b00      	cmp	r3, #0
 8005620:	d110      	bne.n	8005644 <HAL_ADC_ConfigChannel+0x298>
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	0e9b      	lsrs	r3, r3, #26
 8005628:	3301      	adds	r3, #1
 800562a:	f003 031f 	and.w	r3, r3, #31
 800562e:	2b09      	cmp	r3, #9
 8005630:	bf94      	ite	ls
 8005632:	2301      	movls	r3, #1
 8005634:	2300      	movhi	r3, #0
 8005636:	b2db      	uxtb	r3, r3
 8005638:	e01e      	b.n	8005678 <HAL_ADC_ConfigChannel+0x2cc>
 800563a:	bf00      	nop
 800563c:	47ff0000 	.word	0x47ff0000
 8005640:	5c001000 	.word	0x5c001000
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800564a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800564c:	fa93 f3a3 	rbit	r3, r3
 8005650:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8005652:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005654:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8005656:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005658:	2b00      	cmp	r3, #0
 800565a:	d101      	bne.n	8005660 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 800565c:	2320      	movs	r3, #32
 800565e:	e003      	b.n	8005668 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8005660:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005662:	fab3 f383 	clz	r3, r3
 8005666:	b2db      	uxtb	r3, r3
 8005668:	3301      	adds	r3, #1
 800566a:	f003 031f 	and.w	r3, r3, #31
 800566e:	2b09      	cmp	r3, #9
 8005670:	bf94      	ite	ls
 8005672:	2301      	movls	r3, #1
 8005674:	2300      	movhi	r3, #0
 8005676:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005678:	2b00      	cmp	r3, #0
 800567a:	d079      	beq.n	8005770 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005684:	2b00      	cmp	r3, #0
 8005686:	d107      	bne.n	8005698 <HAL_ADC_ConfigChannel+0x2ec>
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	0e9b      	lsrs	r3, r3, #26
 800568e:	3301      	adds	r3, #1
 8005690:	069b      	lsls	r3, r3, #26
 8005692:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005696:	e015      	b.n	80056c4 <HAL_ADC_ConfigChannel+0x318>
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800569e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056a0:	fa93 f3a3 	rbit	r3, r3
 80056a4:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80056a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056a8:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80056aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d101      	bne.n	80056b4 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 80056b0:	2320      	movs	r3, #32
 80056b2:	e003      	b.n	80056bc <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 80056b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80056b6:	fab3 f383 	clz	r3, r3
 80056ba:	b2db      	uxtb	r3, r3
 80056bc:	3301      	adds	r3, #1
 80056be:	069b      	lsls	r3, r3, #26
 80056c0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d109      	bne.n	80056e4 <HAL_ADC_ConfigChannel+0x338>
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	0e9b      	lsrs	r3, r3, #26
 80056d6:	3301      	adds	r3, #1
 80056d8:	f003 031f 	and.w	r3, r3, #31
 80056dc:	2101      	movs	r1, #1
 80056de:	fa01 f303 	lsl.w	r3, r1, r3
 80056e2:	e017      	b.n	8005714 <HAL_ADC_ConfigChannel+0x368>
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056ec:	fa93 f3a3 	rbit	r3, r3
 80056f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80056f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056f4:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80056f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d101      	bne.n	8005700 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 80056fc:	2320      	movs	r3, #32
 80056fe:	e003      	b.n	8005708 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8005700:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005702:	fab3 f383 	clz	r3, r3
 8005706:	b2db      	uxtb	r3, r3
 8005708:	3301      	adds	r3, #1
 800570a:	f003 031f 	and.w	r3, r3, #31
 800570e:	2101      	movs	r1, #1
 8005710:	fa01 f303 	lsl.w	r3, r1, r3
 8005714:	ea42 0103 	orr.w	r1, r2, r3
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005720:	2b00      	cmp	r3, #0
 8005722:	d10a      	bne.n	800573a <HAL_ADC_ConfigChannel+0x38e>
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	0e9b      	lsrs	r3, r3, #26
 800572a:	3301      	adds	r3, #1
 800572c:	f003 021f 	and.w	r2, r3, #31
 8005730:	4613      	mov	r3, r2
 8005732:	005b      	lsls	r3, r3, #1
 8005734:	4413      	add	r3, r2
 8005736:	051b      	lsls	r3, r3, #20
 8005738:	e018      	b.n	800576c <HAL_ADC_ConfigChannel+0x3c0>
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005740:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005742:	fa93 f3a3 	rbit	r3, r3
 8005746:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8005748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800574a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 800574c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800574e:	2b00      	cmp	r3, #0
 8005750:	d101      	bne.n	8005756 <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8005752:	2320      	movs	r3, #32
 8005754:	e003      	b.n	800575e <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8005756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005758:	fab3 f383 	clz	r3, r3
 800575c:	b2db      	uxtb	r3, r3
 800575e:	3301      	adds	r3, #1
 8005760:	f003 021f 	and.w	r2, r3, #31
 8005764:	4613      	mov	r3, r2
 8005766:	005b      	lsls	r3, r3, #1
 8005768:	4413      	add	r3, r2
 800576a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800576c:	430b      	orrs	r3, r1
 800576e:	e07e      	b.n	800586e <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005778:	2b00      	cmp	r3, #0
 800577a:	d107      	bne.n	800578c <HAL_ADC_ConfigChannel+0x3e0>
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	0e9b      	lsrs	r3, r3, #26
 8005782:	3301      	adds	r3, #1
 8005784:	069b      	lsls	r3, r3, #26
 8005786:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800578a:	e015      	b.n	80057b8 <HAL_ADC_ConfigChannel+0x40c>
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005794:	fa93 f3a3 	rbit	r3, r3
 8005798:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800579a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800579c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 800579e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d101      	bne.n	80057a8 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80057a4:	2320      	movs	r3, #32
 80057a6:	e003      	b.n	80057b0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80057a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057aa:	fab3 f383 	clz	r3, r3
 80057ae:	b2db      	uxtb	r3, r3
 80057b0:	3301      	adds	r3, #1
 80057b2:	069b      	lsls	r3, r3, #26
 80057b4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d109      	bne.n	80057d8 <HAL_ADC_ConfigChannel+0x42c>
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	0e9b      	lsrs	r3, r3, #26
 80057ca:	3301      	adds	r3, #1
 80057cc:	f003 031f 	and.w	r3, r3, #31
 80057d0:	2101      	movs	r1, #1
 80057d2:	fa01 f303 	lsl.w	r3, r1, r3
 80057d6:	e017      	b.n	8005808 <HAL_ADC_ConfigChannel+0x45c>
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	fa93 f3a3 	rbit	r3, r3
 80057e4:	61bb      	str	r3, [r7, #24]
  return result;
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80057ea:	6a3b      	ldr	r3, [r7, #32]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d101      	bne.n	80057f4 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 80057f0:	2320      	movs	r3, #32
 80057f2:	e003      	b.n	80057fc <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 80057f4:	6a3b      	ldr	r3, [r7, #32]
 80057f6:	fab3 f383 	clz	r3, r3
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	3301      	adds	r3, #1
 80057fe:	f003 031f 	and.w	r3, r3, #31
 8005802:	2101      	movs	r1, #1
 8005804:	fa01 f303 	lsl.w	r3, r1, r3
 8005808:	ea42 0103 	orr.w	r1, r2, r3
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005814:	2b00      	cmp	r3, #0
 8005816:	d10d      	bne.n	8005834 <HAL_ADC_ConfigChannel+0x488>
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	0e9b      	lsrs	r3, r3, #26
 800581e:	3301      	adds	r3, #1
 8005820:	f003 021f 	and.w	r2, r3, #31
 8005824:	4613      	mov	r3, r2
 8005826:	005b      	lsls	r3, r3, #1
 8005828:	4413      	add	r3, r2
 800582a:	3b1e      	subs	r3, #30
 800582c:	051b      	lsls	r3, r3, #20
 800582e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005832:	e01b      	b.n	800586c <HAL_ADC_ConfigChannel+0x4c0>
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	fa93 f3a3 	rbit	r3, r3
 8005840:	60fb      	str	r3, [r7, #12]
  return result;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d101      	bne.n	8005850 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 800584c:	2320      	movs	r3, #32
 800584e:	e003      	b.n	8005858 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	fab3 f383 	clz	r3, r3
 8005856:	b2db      	uxtb	r3, r3
 8005858:	3301      	adds	r3, #1
 800585a:	f003 021f 	and.w	r2, r3, #31
 800585e:	4613      	mov	r3, r2
 8005860:	005b      	lsls	r3, r3, #1
 8005862:	4413      	add	r3, r2
 8005864:	3b1e      	subs	r3, #30
 8005866:	051b      	lsls	r3, r3, #20
 8005868:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800586c:	430b      	orrs	r3, r1
 800586e:	683a      	ldr	r2, [r7, #0]
 8005870:	6892      	ldr	r2, [r2, #8]
 8005872:	4619      	mov	r1, r3
 8005874:	f7ff fb22 	bl	8004ebc <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2b00      	cmp	r3, #0
 800587e:	f280 80c6 	bge.w	8005a0e <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a67      	ldr	r2, [pc, #412]	; (8005a24 <HAL_ADC_ConfigChannel+0x678>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d004      	beq.n	8005896 <HAL_ADC_ConfigChannel+0x4ea>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a65      	ldr	r2, [pc, #404]	; (8005a28 <HAL_ADC_ConfigChannel+0x67c>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d101      	bne.n	800589a <HAL_ADC_ConfigChannel+0x4ee>
 8005896:	4b65      	ldr	r3, [pc, #404]	; (8005a2c <HAL_ADC_ConfigChannel+0x680>)
 8005898:	e000      	b.n	800589c <HAL_ADC_ConfigChannel+0x4f0>
 800589a:	4b65      	ldr	r3, [pc, #404]	; (8005a30 <HAL_ADC_ConfigChannel+0x684>)
 800589c:	4618      	mov	r0, r3
 800589e:	f7ff fa7f 	bl	8004da0 <LL_ADC_GetCommonPathInternalCh>
 80058a2:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a5e      	ldr	r2, [pc, #376]	; (8005a24 <HAL_ADC_ConfigChannel+0x678>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d004      	beq.n	80058b8 <HAL_ADC_ConfigChannel+0x50c>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a5d      	ldr	r2, [pc, #372]	; (8005a28 <HAL_ADC_ConfigChannel+0x67c>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d10e      	bne.n	80058d6 <HAL_ADC_ConfigChannel+0x52a>
 80058b8:	485a      	ldr	r0, [pc, #360]	; (8005a24 <HAL_ADC_ConfigChannel+0x678>)
 80058ba:	f7ff fb9d 	bl	8004ff8 <LL_ADC_IsEnabled>
 80058be:	4604      	mov	r4, r0
 80058c0:	4859      	ldr	r0, [pc, #356]	; (8005a28 <HAL_ADC_ConfigChannel+0x67c>)
 80058c2:	f7ff fb99 	bl	8004ff8 <LL_ADC_IsEnabled>
 80058c6:	4603      	mov	r3, r0
 80058c8:	4323      	orrs	r3, r4
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	bf0c      	ite	eq
 80058ce:	2301      	moveq	r3, #1
 80058d0:	2300      	movne	r3, #0
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	e008      	b.n	80058e8 <HAL_ADC_ConfigChannel+0x53c>
 80058d6:	4857      	ldr	r0, [pc, #348]	; (8005a34 <HAL_ADC_ConfigChannel+0x688>)
 80058d8:	f7ff fb8e 	bl	8004ff8 <LL_ADC_IsEnabled>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	bf0c      	ite	eq
 80058e2:	2301      	moveq	r3, #1
 80058e4:	2300      	movne	r3, #0
 80058e6:	b2db      	uxtb	r3, r3
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d07d      	beq.n	80059e8 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a51      	ldr	r2, [pc, #324]	; (8005a38 <HAL_ADC_ConfigChannel+0x68c>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d130      	bne.n	8005958 <HAL_ADC_ConfigChannel+0x5ac>
 80058f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d12b      	bne.n	8005958 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a4b      	ldr	r2, [pc, #300]	; (8005a34 <HAL_ADC_ConfigChannel+0x688>)
 8005906:	4293      	cmp	r3, r2
 8005908:	f040 8081 	bne.w	8005a0e <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a44      	ldr	r2, [pc, #272]	; (8005a24 <HAL_ADC_ConfigChannel+0x678>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d004      	beq.n	8005920 <HAL_ADC_ConfigChannel+0x574>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a43      	ldr	r2, [pc, #268]	; (8005a28 <HAL_ADC_ConfigChannel+0x67c>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d101      	bne.n	8005924 <HAL_ADC_ConfigChannel+0x578>
 8005920:	4a42      	ldr	r2, [pc, #264]	; (8005a2c <HAL_ADC_ConfigChannel+0x680>)
 8005922:	e000      	b.n	8005926 <HAL_ADC_ConfigChannel+0x57a>
 8005924:	4a42      	ldr	r2, [pc, #264]	; (8005a30 <HAL_ADC_ConfigChannel+0x684>)
 8005926:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005928:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800592c:	4619      	mov	r1, r3
 800592e:	4610      	mov	r0, r2
 8005930:	f7ff fa23 	bl	8004d7a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005934:	4b41      	ldr	r3, [pc, #260]	; (8005a3c <HAL_ADC_ConfigChannel+0x690>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	099b      	lsrs	r3, r3, #6
 800593a:	4a41      	ldr	r2, [pc, #260]	; (8005a40 <HAL_ADC_ConfigChannel+0x694>)
 800593c:	fba2 2303 	umull	r2, r3, r2, r3
 8005940:	099b      	lsrs	r3, r3, #6
 8005942:	3301      	adds	r3, #1
 8005944:	005b      	lsls	r3, r3, #1
 8005946:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8005948:	e002      	b.n	8005950 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	3b01      	subs	r3, #1
 800594e:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d1f9      	bne.n	800594a <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005956:	e05a      	b.n	8005a0e <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a39      	ldr	r2, [pc, #228]	; (8005a44 <HAL_ADC_ConfigChannel+0x698>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d11e      	bne.n	80059a0 <HAL_ADC_ConfigChannel+0x5f4>
 8005962:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005964:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005968:	2b00      	cmp	r3, #0
 800596a:	d119      	bne.n	80059a0 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a30      	ldr	r2, [pc, #192]	; (8005a34 <HAL_ADC_ConfigChannel+0x688>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d14b      	bne.n	8005a0e <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a2a      	ldr	r2, [pc, #168]	; (8005a24 <HAL_ADC_ConfigChannel+0x678>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d004      	beq.n	800598a <HAL_ADC_ConfigChannel+0x5de>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a28      	ldr	r2, [pc, #160]	; (8005a28 <HAL_ADC_ConfigChannel+0x67c>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d101      	bne.n	800598e <HAL_ADC_ConfigChannel+0x5e2>
 800598a:	4a28      	ldr	r2, [pc, #160]	; (8005a2c <HAL_ADC_ConfigChannel+0x680>)
 800598c:	e000      	b.n	8005990 <HAL_ADC_ConfigChannel+0x5e4>
 800598e:	4a28      	ldr	r2, [pc, #160]	; (8005a30 <HAL_ADC_ConfigChannel+0x684>)
 8005990:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005992:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005996:	4619      	mov	r1, r3
 8005998:	4610      	mov	r0, r2
 800599a:	f7ff f9ee 	bl	8004d7a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800599e:	e036      	b.n	8005a0e <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a28      	ldr	r2, [pc, #160]	; (8005a48 <HAL_ADC_ConfigChannel+0x69c>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d131      	bne.n	8005a0e <HAL_ADC_ConfigChannel+0x662>
 80059aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d12c      	bne.n	8005a0e <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a1e      	ldr	r2, [pc, #120]	; (8005a34 <HAL_ADC_ConfigChannel+0x688>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d127      	bne.n	8005a0e <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a18      	ldr	r2, [pc, #96]	; (8005a24 <HAL_ADC_ConfigChannel+0x678>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d004      	beq.n	80059d2 <HAL_ADC_ConfigChannel+0x626>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a16      	ldr	r2, [pc, #88]	; (8005a28 <HAL_ADC_ConfigChannel+0x67c>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d101      	bne.n	80059d6 <HAL_ADC_ConfigChannel+0x62a>
 80059d2:	4a16      	ldr	r2, [pc, #88]	; (8005a2c <HAL_ADC_ConfigChannel+0x680>)
 80059d4:	e000      	b.n	80059d8 <HAL_ADC_ConfigChannel+0x62c>
 80059d6:	4a16      	ldr	r2, [pc, #88]	; (8005a30 <HAL_ADC_ConfigChannel+0x684>)
 80059d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059da:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80059de:	4619      	mov	r1, r3
 80059e0:	4610      	mov	r0, r2
 80059e2:	f7ff f9ca 	bl	8004d7a <LL_ADC_SetCommonPathInternalCh>
 80059e6:	e012      	b.n	8005a0e <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059ec:	f043 0220 	orr.w	r2, r3, #32
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80059fa:	e008      	b.n	8005a0e <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a00:	f043 0220 	orr.w	r2, r3, #32
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005a16:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3784      	adds	r7, #132	; 0x84
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd90      	pop	{r4, r7, pc}
 8005a22:	bf00      	nop
 8005a24:	40022000 	.word	0x40022000
 8005a28:	40022100 	.word	0x40022100
 8005a2c:	40022300 	.word	0x40022300
 8005a30:	58026300 	.word	0x58026300
 8005a34:	58026000 	.word	0x58026000
 8005a38:	cb840000 	.word	0xcb840000
 8005a3c:	24000044 	.word	0x24000044
 8005a40:	053e2d63 	.word	0x053e2d63
 8005a44:	c7520000 	.word	0xc7520000
 8005a48:	cfb80000 	.word	0xcfb80000

08005a4c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a79      	ldr	r2, [pc, #484]	; (8005c40 <ADC_ConfigureBoostMode+0x1f4>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d004      	beq.n	8005a68 <ADC_ConfigureBoostMode+0x1c>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a78      	ldr	r2, [pc, #480]	; (8005c44 <ADC_ConfigureBoostMode+0x1f8>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d109      	bne.n	8005a7c <ADC_ConfigureBoostMode+0x30>
 8005a68:	4b77      	ldr	r3, [pc, #476]	; (8005c48 <ADC_ConfigureBoostMode+0x1fc>)
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	bf14      	ite	ne
 8005a74:	2301      	movne	r3, #1
 8005a76:	2300      	moveq	r3, #0
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	e008      	b.n	8005a8e <ADC_ConfigureBoostMode+0x42>
 8005a7c:	4b73      	ldr	r3, [pc, #460]	; (8005c4c <ADC_ConfigureBoostMode+0x200>)
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	bf14      	ite	ne
 8005a88:	2301      	movne	r3, #1
 8005a8a:	2300      	moveq	r3, #0
 8005a8c:	b2db      	uxtb	r3, r3
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d01c      	beq.n	8005acc <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8005a92:	f003 fced 	bl	8009470 <HAL_RCC_GetHCLKFreq>
 8005a96:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005aa0:	d010      	beq.n	8005ac4 <ADC_ConfigureBoostMode+0x78>
 8005aa2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005aa6:	d871      	bhi.n	8005b8c <ADC_ConfigureBoostMode+0x140>
 8005aa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005aac:	d002      	beq.n	8005ab4 <ADC_ConfigureBoostMode+0x68>
 8005aae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005ab2:	d16b      	bne.n	8005b8c <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	0c1b      	lsrs	r3, r3, #16
 8005aba:	68fa      	ldr	r2, [r7, #12]
 8005abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ac0:	60fb      	str	r3, [r7, #12]
        break;
 8005ac2:	e066      	b.n	8005b92 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	089b      	lsrs	r3, r3, #2
 8005ac8:	60fb      	str	r3, [r7, #12]
        break;
 8005aca:	e062      	b.n	8005b92 <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8005acc:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005ad0:	f004 fcac 	bl	800a42c <HAL_RCCEx_GetPeriphCLKFreq>
 8005ad4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8005ade:	d051      	beq.n	8005b84 <ADC_ConfigureBoostMode+0x138>
 8005ae0:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8005ae4:	d854      	bhi.n	8005b90 <ADC_ConfigureBoostMode+0x144>
 8005ae6:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8005aea:	d047      	beq.n	8005b7c <ADC_ConfigureBoostMode+0x130>
 8005aec:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8005af0:	d84e      	bhi.n	8005b90 <ADC_ConfigureBoostMode+0x144>
 8005af2:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8005af6:	d03d      	beq.n	8005b74 <ADC_ConfigureBoostMode+0x128>
 8005af8:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8005afc:	d848      	bhi.n	8005b90 <ADC_ConfigureBoostMode+0x144>
 8005afe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005b02:	d033      	beq.n	8005b6c <ADC_ConfigureBoostMode+0x120>
 8005b04:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005b08:	d842      	bhi.n	8005b90 <ADC_ConfigureBoostMode+0x144>
 8005b0a:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005b0e:	d029      	beq.n	8005b64 <ADC_ConfigureBoostMode+0x118>
 8005b10:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005b14:	d83c      	bhi.n	8005b90 <ADC_ConfigureBoostMode+0x144>
 8005b16:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005b1a:	d01a      	beq.n	8005b52 <ADC_ConfigureBoostMode+0x106>
 8005b1c:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005b20:	d836      	bhi.n	8005b90 <ADC_ConfigureBoostMode+0x144>
 8005b22:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005b26:	d014      	beq.n	8005b52 <ADC_ConfigureBoostMode+0x106>
 8005b28:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005b2c:	d830      	bhi.n	8005b90 <ADC_ConfigureBoostMode+0x144>
 8005b2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b32:	d00e      	beq.n	8005b52 <ADC_ConfigureBoostMode+0x106>
 8005b34:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b38:	d82a      	bhi.n	8005b90 <ADC_ConfigureBoostMode+0x144>
 8005b3a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005b3e:	d008      	beq.n	8005b52 <ADC_ConfigureBoostMode+0x106>
 8005b40:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005b44:	d824      	bhi.n	8005b90 <ADC_ConfigureBoostMode+0x144>
 8005b46:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005b4a:	d002      	beq.n	8005b52 <ADC_ConfigureBoostMode+0x106>
 8005b4c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005b50:	d11e      	bne.n	8005b90 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	0c9b      	lsrs	r3, r3, #18
 8005b58:	005b      	lsls	r3, r3, #1
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b60:	60fb      	str	r3, [r7, #12]
        break;
 8005b62:	e016      	b.n	8005b92 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	091b      	lsrs	r3, r3, #4
 8005b68:	60fb      	str	r3, [r7, #12]
        break;
 8005b6a:	e012      	b.n	8005b92 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	095b      	lsrs	r3, r3, #5
 8005b70:	60fb      	str	r3, [r7, #12]
        break;
 8005b72:	e00e      	b.n	8005b92 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	099b      	lsrs	r3, r3, #6
 8005b78:	60fb      	str	r3, [r7, #12]
        break;
 8005b7a:	e00a      	b.n	8005b92 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	09db      	lsrs	r3, r3, #7
 8005b80:	60fb      	str	r3, [r7, #12]
        break;
 8005b82:	e006      	b.n	8005b92 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	0a1b      	lsrs	r3, r3, #8
 8005b88:	60fb      	str	r3, [r7, #12]
        break;
 8005b8a:	e002      	b.n	8005b92 <ADC_ConfigureBoostMode+0x146>
        break;
 8005b8c:	bf00      	nop
 8005b8e:	e000      	b.n	8005b92 <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8005b90:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8005b92:	f7ff f8af 	bl	8004cf4 <HAL_GetREVID>
 8005b96:	4603      	mov	r3, r0
 8005b98:	f241 0203 	movw	r2, #4099	; 0x1003
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d815      	bhi.n	8005bcc <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	4a2b      	ldr	r2, [pc, #172]	; (8005c50 <ADC_ConfigureBoostMode+0x204>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d908      	bls.n	8005bba <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	689a      	ldr	r2, [r3, #8]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005bb6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8005bb8:	e03e      	b.n	8005c38 <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	689a      	ldr	r2, [r3, #8]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005bc8:	609a      	str	r2, [r3, #8]
}
 8005bca:	e035      	b.n	8005c38 <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	085b      	lsrs	r3, r3, #1
 8005bd0:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	4a1f      	ldr	r2, [pc, #124]	; (8005c54 <ADC_ConfigureBoostMode+0x208>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d808      	bhi.n	8005bec <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	689a      	ldr	r2, [r3, #8]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005be8:	609a      	str	r2, [r3, #8]
}
 8005bea:	e025      	b.n	8005c38 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	4a1a      	ldr	r2, [pc, #104]	; (8005c58 <ADC_ConfigureBoostMode+0x20c>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d80a      	bhi.n	8005c0a <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c06:	609a      	str	r2, [r3, #8]
}
 8005c08:	e016      	b.n	8005c38 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	4a13      	ldr	r2, [pc, #76]	; (8005c5c <ADC_ConfigureBoostMode+0x210>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d80a      	bhi.n	8005c28 <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c24:	609a      	str	r2, [r3, #8]
}
 8005c26:	e007      	b.n	8005c38 <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	689a      	ldr	r2, [r3, #8]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8005c36:	609a      	str	r2, [r3, #8]
}
 8005c38:	bf00      	nop
 8005c3a:	3710      	adds	r7, #16
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}
 8005c40:	40022000 	.word	0x40022000
 8005c44:	40022100 	.word	0x40022100
 8005c48:	40022300 	.word	0x40022300
 8005c4c:	58026300 	.word	0x58026300
 8005c50:	01312d00 	.word	0x01312d00
 8005c54:	005f5e10 	.word	0x005f5e10
 8005c58:	00bebc20 	.word	0x00bebc20
 8005c5c:	017d7840 	.word	0x017d7840

08005c60 <LL_ADC_IsEnabled>:
{
 8005c60:	b480      	push	{r7}
 8005c62:	b083      	sub	sp, #12
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	f003 0301 	and.w	r3, r3, #1
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d101      	bne.n	8005c78 <LL_ADC_IsEnabled+0x18>
 8005c74:	2301      	movs	r3, #1
 8005c76:	e000      	b.n	8005c7a <LL_ADC_IsEnabled+0x1a>
 8005c78:	2300      	movs	r3, #0
}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	370c      	adds	r7, #12
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr

08005c86 <LL_ADC_REG_IsConversionOngoing>:
{
 8005c86:	b480      	push	{r7}
 8005c88:	b083      	sub	sp, #12
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	f003 0304 	and.w	r3, r3, #4
 8005c96:	2b04      	cmp	r3, #4
 8005c98:	d101      	bne.n	8005c9e <LL_ADC_REG_IsConversionOngoing+0x18>
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e000      	b.n	8005ca0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005c9e:	2300      	movs	r3, #0
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	370c      	adds	r7, #12
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005caa:	4770      	bx	lr

08005cac <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005cac:	b590      	push	{r4, r7, lr}
 8005cae:	b09f      	sub	sp, #124	; 0x7c
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
 8005cb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d101      	bne.n	8005cca <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005cc6:	2302      	movs	r3, #2
 8005cc8:	e0be      	b.n	8005e48 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a5c      	ldr	r2, [pc, #368]	; (8005e50 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d102      	bne.n	8005cea <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005ce4:	4b5b      	ldr	r3, [pc, #364]	; (8005e54 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005ce6:	60bb      	str	r3, [r7, #8]
 8005ce8:	e001      	b.n	8005cee <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005cea:	2300      	movs	r3, #0
 8005cec:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d10b      	bne.n	8005d0c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cf8:	f043 0220 	orr.w	r2, r3, #32
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2200      	movs	r2, #0
 8005d04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e09d      	b.n	8005e48 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f7ff ffb9 	bl	8005c86 <LL_ADC_REG_IsConversionOngoing>
 8005d14:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	f7ff ffb3 	bl	8005c86 <LL_ADC_REG_IsConversionOngoing>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d17f      	bne.n	8005e26 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005d26:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d17c      	bne.n	8005e26 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a47      	ldr	r2, [pc, #284]	; (8005e50 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d004      	beq.n	8005d40 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a46      	ldr	r2, [pc, #280]	; (8005e54 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d101      	bne.n	8005d44 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8005d40:	4b45      	ldr	r3, [pc, #276]	; (8005e58 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005d42:	e000      	b.n	8005d46 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8005d44:	4b45      	ldr	r3, [pc, #276]	; (8005e5c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005d46:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d039      	beq.n	8005dc4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8005d50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	431a      	orrs	r2, r3
 8005d5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d60:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a3a      	ldr	r2, [pc, #232]	; (8005e50 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d004      	beq.n	8005d76 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a38      	ldr	r2, [pc, #224]	; (8005e54 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d10e      	bne.n	8005d94 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005d76:	4836      	ldr	r0, [pc, #216]	; (8005e50 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005d78:	f7ff ff72 	bl	8005c60 <LL_ADC_IsEnabled>
 8005d7c:	4604      	mov	r4, r0
 8005d7e:	4835      	ldr	r0, [pc, #212]	; (8005e54 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005d80:	f7ff ff6e 	bl	8005c60 <LL_ADC_IsEnabled>
 8005d84:	4603      	mov	r3, r0
 8005d86:	4323      	orrs	r3, r4
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	bf0c      	ite	eq
 8005d8c:	2301      	moveq	r3, #1
 8005d8e:	2300      	movne	r3, #0
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	e008      	b.n	8005da6 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8005d94:	4832      	ldr	r0, [pc, #200]	; (8005e60 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8005d96:	f7ff ff63 	bl	8005c60 <LL_ADC_IsEnabled>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	bf0c      	ite	eq
 8005da0:	2301      	moveq	r3, #1
 8005da2:	2300      	movne	r3, #0
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d047      	beq.n	8005e3a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005daa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dac:	689a      	ldr	r2, [r3, #8]
 8005dae:	4b2d      	ldr	r3, [pc, #180]	; (8005e64 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005db0:	4013      	ands	r3, r2
 8005db2:	683a      	ldr	r2, [r7, #0]
 8005db4:	6811      	ldr	r1, [r2, #0]
 8005db6:	683a      	ldr	r2, [r7, #0]
 8005db8:	6892      	ldr	r2, [r2, #8]
 8005dba:	430a      	orrs	r2, r1
 8005dbc:	431a      	orrs	r2, r3
 8005dbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dc0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005dc2:	e03a      	b.n	8005e3a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8005dc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005dcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dce:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a1e      	ldr	r2, [pc, #120]	; (8005e50 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d004      	beq.n	8005de4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a1d      	ldr	r2, [pc, #116]	; (8005e54 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d10e      	bne.n	8005e02 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8005de4:	481a      	ldr	r0, [pc, #104]	; (8005e50 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005de6:	f7ff ff3b 	bl	8005c60 <LL_ADC_IsEnabled>
 8005dea:	4604      	mov	r4, r0
 8005dec:	4819      	ldr	r0, [pc, #100]	; (8005e54 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005dee:	f7ff ff37 	bl	8005c60 <LL_ADC_IsEnabled>
 8005df2:	4603      	mov	r3, r0
 8005df4:	4323      	orrs	r3, r4
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	bf0c      	ite	eq
 8005dfa:	2301      	moveq	r3, #1
 8005dfc:	2300      	movne	r3, #0
 8005dfe:	b2db      	uxtb	r3, r3
 8005e00:	e008      	b.n	8005e14 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8005e02:	4817      	ldr	r0, [pc, #92]	; (8005e60 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8005e04:	f7ff ff2c 	bl	8005c60 <LL_ADC_IsEnabled>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	bf0c      	ite	eq
 8005e0e:	2301      	moveq	r3, #1
 8005e10:	2300      	movne	r3, #0
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d010      	beq.n	8005e3a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005e18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e1a:	689a      	ldr	r2, [r3, #8]
 8005e1c:	4b11      	ldr	r3, [pc, #68]	; (8005e64 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005e1e:	4013      	ands	r3, r2
 8005e20:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005e22:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005e24:	e009      	b.n	8005e3a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e2a:	f043 0220 	orr.w	r2, r3, #32
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8005e38:	e000      	b.n	8005e3c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005e3a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005e44:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	377c      	adds	r7, #124	; 0x7c
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd90      	pop	{r4, r7, pc}
 8005e50:	40022000 	.word	0x40022000
 8005e54:	40022100 	.word	0x40022100
 8005e58:	40022300 	.word	0x40022300
 8005e5c:	58026300 	.word	0x58026300
 8005e60:	58026000 	.word	0x58026000
 8005e64:	fffff0e0 	.word	0xfffff0e0

08005e68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b085      	sub	sp, #20
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f003 0307 	and.w	r3, r3, #7
 8005e76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e78:	4b0b      	ldr	r3, [pc, #44]	; (8005ea8 <__NVIC_SetPriorityGrouping+0x40>)
 8005e7a:	68db      	ldr	r3, [r3, #12]
 8005e7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005e7e:	68ba      	ldr	r2, [r7, #8]
 8005e80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005e84:	4013      	ands	r3, r2
 8005e86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005e90:	4b06      	ldr	r3, [pc, #24]	; (8005eac <__NVIC_SetPriorityGrouping+0x44>)
 8005e92:	4313      	orrs	r3, r2
 8005e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005e96:	4a04      	ldr	r2, [pc, #16]	; (8005ea8 <__NVIC_SetPriorityGrouping+0x40>)
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	60d3      	str	r3, [r2, #12]
}
 8005e9c:	bf00      	nop
 8005e9e:	3714      	adds	r7, #20
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr
 8005ea8:	e000ed00 	.word	0xe000ed00
 8005eac:	05fa0000 	.word	0x05fa0000

08005eb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005eb4:	4b04      	ldr	r3, [pc, #16]	; (8005ec8 <__NVIC_GetPriorityGrouping+0x18>)
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	0a1b      	lsrs	r3, r3, #8
 8005eba:	f003 0307 	and.w	r3, r3, #7
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr
 8005ec8:	e000ed00 	.word	0xe000ed00

08005ecc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b083      	sub	sp, #12
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005ed6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	db0b      	blt.n	8005ef6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ede:	88fb      	ldrh	r3, [r7, #6]
 8005ee0:	f003 021f 	and.w	r2, r3, #31
 8005ee4:	4907      	ldr	r1, [pc, #28]	; (8005f04 <__NVIC_EnableIRQ+0x38>)
 8005ee6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005eea:	095b      	lsrs	r3, r3, #5
 8005eec:	2001      	movs	r0, #1
 8005eee:	fa00 f202 	lsl.w	r2, r0, r2
 8005ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005ef6:	bf00      	nop
 8005ef8:	370c      	adds	r7, #12
 8005efa:	46bd      	mov	sp, r7
 8005efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f00:	4770      	bx	lr
 8005f02:	bf00      	nop
 8005f04:	e000e100 	.word	0xe000e100

08005f08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b083      	sub	sp, #12
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	4603      	mov	r3, r0
 8005f10:	6039      	str	r1, [r7, #0]
 8005f12:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005f14:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	db0a      	blt.n	8005f32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	b2da      	uxtb	r2, r3
 8005f20:	490c      	ldr	r1, [pc, #48]	; (8005f54 <__NVIC_SetPriority+0x4c>)
 8005f22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005f26:	0112      	lsls	r2, r2, #4
 8005f28:	b2d2      	uxtb	r2, r2
 8005f2a:	440b      	add	r3, r1
 8005f2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005f30:	e00a      	b.n	8005f48 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	b2da      	uxtb	r2, r3
 8005f36:	4908      	ldr	r1, [pc, #32]	; (8005f58 <__NVIC_SetPriority+0x50>)
 8005f38:	88fb      	ldrh	r3, [r7, #6]
 8005f3a:	f003 030f 	and.w	r3, r3, #15
 8005f3e:	3b04      	subs	r3, #4
 8005f40:	0112      	lsls	r2, r2, #4
 8005f42:	b2d2      	uxtb	r2, r2
 8005f44:	440b      	add	r3, r1
 8005f46:	761a      	strb	r2, [r3, #24]
}
 8005f48:	bf00      	nop
 8005f4a:	370c      	adds	r7, #12
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr
 8005f54:	e000e100 	.word	0xe000e100
 8005f58:	e000ed00 	.word	0xe000ed00

08005f5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b089      	sub	sp, #36	; 0x24
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	60f8      	str	r0, [r7, #12]
 8005f64:	60b9      	str	r1, [r7, #8]
 8005f66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f003 0307 	and.w	r3, r3, #7
 8005f6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	f1c3 0307 	rsb	r3, r3, #7
 8005f76:	2b04      	cmp	r3, #4
 8005f78:	bf28      	it	cs
 8005f7a:	2304      	movcs	r3, #4
 8005f7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005f7e:	69fb      	ldr	r3, [r7, #28]
 8005f80:	3304      	adds	r3, #4
 8005f82:	2b06      	cmp	r3, #6
 8005f84:	d902      	bls.n	8005f8c <NVIC_EncodePriority+0x30>
 8005f86:	69fb      	ldr	r3, [r7, #28]
 8005f88:	3b03      	subs	r3, #3
 8005f8a:	e000      	b.n	8005f8e <NVIC_EncodePriority+0x32>
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f90:	f04f 32ff 	mov.w	r2, #4294967295
 8005f94:	69bb      	ldr	r3, [r7, #24]
 8005f96:	fa02 f303 	lsl.w	r3, r2, r3
 8005f9a:	43da      	mvns	r2, r3
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	401a      	ands	r2, r3
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005fa4:	f04f 31ff 	mov.w	r1, #4294967295
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	fa01 f303 	lsl.w	r3, r1, r3
 8005fae:	43d9      	mvns	r1, r3
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005fb4:	4313      	orrs	r3, r2
         );
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3724      	adds	r7, #36	; 0x24
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr

08005fc2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005fc2:	b580      	push	{r7, lr}
 8005fc4:	b082      	sub	sp, #8
 8005fc6:	af00      	add	r7, sp, #0
 8005fc8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f7ff ff4c 	bl	8005e68 <__NVIC_SetPriorityGrouping>
}
 8005fd0:	bf00      	nop
 8005fd2:	3708      	adds	r7, #8
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b086      	sub	sp, #24
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	4603      	mov	r3, r0
 8005fe0:	60b9      	str	r1, [r7, #8]
 8005fe2:	607a      	str	r2, [r7, #4]
 8005fe4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005fe6:	f7ff ff63 	bl	8005eb0 <__NVIC_GetPriorityGrouping>
 8005fea:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	68b9      	ldr	r1, [r7, #8]
 8005ff0:	6978      	ldr	r0, [r7, #20]
 8005ff2:	f7ff ffb3 	bl	8005f5c <NVIC_EncodePriority>
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005ffc:	4611      	mov	r1, r2
 8005ffe:	4618      	mov	r0, r3
 8006000:	f7ff ff82 	bl	8005f08 <__NVIC_SetPriority>
}
 8006004:	bf00      	nop
 8006006:	3718      	adds	r7, #24
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}

0800600c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
 8006012:	4603      	mov	r3, r0
 8006014:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006016:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800601a:	4618      	mov	r0, r3
 800601c:	f7ff ff56 	bl	8005ecc <__NVIC_EnableIRQ>
}
 8006020:	bf00      	nop
 8006022:	3708      	adds	r7, #8
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}

08006028 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b082      	sub	sp, #8
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d101      	bne.n	800603a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	e014      	b.n	8006064 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	791b      	ldrb	r3, [r3, #4]
 800603e:	b2db      	uxtb	r3, r3
 8006040:	2b00      	cmp	r3, #0
 8006042:	d105      	bne.n	8006050 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f7fa fd9c 	bl	8000b88 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2202      	movs	r2, #2
 8006054:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2200      	movs	r2, #0
 800605a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8006062:	2300      	movs	r3, #0
}
 8006064:	4618      	mov	r0, r3
 8006066:	3708      	adds	r7, #8
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b088      	sub	sp, #32
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	60b9      	str	r1, [r7, #8]
 8006076:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	795b      	ldrb	r3, [r3, #5]
 800607c:	2b01      	cmp	r3, #1
 800607e:	d101      	bne.n	8006084 <HAL_DAC_ConfigChannel+0x18>
 8006080:	2302      	movs	r3, #2
 8006082:	e11d      	b.n	80062c0 <HAL_DAC_ConfigChannel+0x254>
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2201      	movs	r2, #1
 8006088:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2202      	movs	r2, #2
 800608e:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	2b04      	cmp	r3, #4
 8006096:	d174      	bne.n	8006182 <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8006098:	f7fe fdfc 	bl	8004c94 <HAL_GetTick>
 800609c:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d134      	bne.n	800610e <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80060a4:	e011      	b.n	80060ca <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80060a6:	f7fe fdf5 	bl	8004c94 <HAL_GetTick>
 80060aa:	4602      	mov	r2, r0
 80060ac:	69bb      	ldr	r3, [r7, #24]
 80060ae:	1ad3      	subs	r3, r2, r3
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d90a      	bls.n	80060ca <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	691b      	ldr	r3, [r3, #16]
 80060b8:	f043 0208 	orr.w	r2, r3, #8
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2203      	movs	r2, #3
 80060c4:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80060c6:	2303      	movs	r3, #3
 80060c8:	e0fa      	b.n	80062c0 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060d0:	4b7d      	ldr	r3, [pc, #500]	; (80062c8 <HAL_DAC_ConfigChannel+0x25c>)
 80060d2:	4013      	ands	r3, r2
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d1e6      	bne.n	80060a6 <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 80060d8:	2001      	movs	r0, #1
 80060da:	f7fe fde7 	bl	8004cac <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68ba      	ldr	r2, [r7, #8]
 80060e4:	6992      	ldr	r2, [r2, #24]
 80060e6:	641a      	str	r2, [r3, #64]	; 0x40
 80060e8:	e01e      	b.n	8006128 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80060ea:	f7fe fdd3 	bl	8004c94 <HAL_GetTick>
 80060ee:	4602      	mov	r2, r0
 80060f0:	69bb      	ldr	r3, [r7, #24]
 80060f2:	1ad3      	subs	r3, r2, r3
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d90a      	bls.n	800610e <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	691b      	ldr	r3, [r3, #16]
 80060fc:	f043 0208 	orr.w	r2, r3, #8
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2203      	movs	r2, #3
 8006108:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800610a:	2303      	movs	r3, #3
 800610c:	e0d8      	b.n	80062c0 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006114:	2b00      	cmp	r3, #0
 8006116:	dbe8      	blt.n	80060ea <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 8006118:	2001      	movs	r0, #1
 800611a:	f7fe fdc7 	bl	8004cac <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	68ba      	ldr	r2, [r7, #8]
 8006124:	6992      	ldr	r2, [r2, #24]
 8006126:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f003 0310 	and.w	r3, r3, #16
 8006134:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8006138:	fa01 f303 	lsl.w	r3, r1, r3
 800613c:	43db      	mvns	r3, r3
 800613e:	ea02 0103 	and.w	r1, r2, r3
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	69da      	ldr	r2, [r3, #28]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f003 0310 	and.w	r3, r3, #16
 800614c:	409a      	lsls	r2, r3
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	430a      	orrs	r2, r1
 8006154:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	f003 0310 	and.w	r3, r3, #16
 8006162:	21ff      	movs	r1, #255	; 0xff
 8006164:	fa01 f303 	lsl.w	r3, r1, r3
 8006168:	43db      	mvns	r3, r3
 800616a:	ea02 0103 	and.w	r1, r2, r3
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	6a1a      	ldr	r2, [r3, #32]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	f003 0310 	and.w	r3, r3, #16
 8006178:	409a      	lsls	r2, r3
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	430a      	orrs	r2, r1
 8006180:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	2b01      	cmp	r3, #1
 8006188:	d11d      	bne.n	80061c6 <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006190:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	f003 0310 	and.w	r3, r3, #16
 8006198:	221f      	movs	r2, #31
 800619a:	fa02 f303 	lsl.w	r3, r2, r3
 800619e:	43db      	mvns	r3, r3
 80061a0:	697a      	ldr	r2, [r7, #20]
 80061a2:	4013      	ands	r3, r2
 80061a4:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	695b      	ldr	r3, [r3, #20]
 80061aa:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f003 0310 	and.w	r3, r3, #16
 80061b2:	693a      	ldr	r2, [r7, #16]
 80061b4:	fa02 f303 	lsl.w	r3, r2, r3
 80061b8:	697a      	ldr	r2, [r7, #20]
 80061ba:	4313      	orrs	r3, r2
 80061bc:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	697a      	ldr	r2, [r7, #20]
 80061c4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061cc:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f003 0310 	and.w	r3, r3, #16
 80061d4:	2207      	movs	r2, #7
 80061d6:	fa02 f303 	lsl.w	r3, r2, r3
 80061da:	43db      	mvns	r3, r3
 80061dc:	697a      	ldr	r2, [r7, #20]
 80061de:	4013      	ands	r3, r2
 80061e0:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	68db      	ldr	r3, [r3, #12]
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d102      	bne.n	80061f0 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 80061ea:	2300      	movs	r3, #0
 80061ec:	61fb      	str	r3, [r7, #28]
 80061ee:	e00f      	b.n	8006210 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	68db      	ldr	r3, [r3, #12]
 80061f4:	2b02      	cmp	r3, #2
 80061f6:	d102      	bne.n	80061fe <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80061f8:	2301      	movs	r3, #1
 80061fa:	61fb      	str	r3, [r7, #28]
 80061fc:	e008      	b.n	8006210 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d102      	bne.n	800620c <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8006206:	2301      	movs	r3, #1
 8006208:	61fb      	str	r3, [r7, #28]
 800620a:	e001      	b.n	8006210 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800620c:	2300      	movs	r3, #0
 800620e:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	4313      	orrs	r3, r2
 800621a:	69fa      	ldr	r2, [r7, #28]
 800621c:	4313      	orrs	r3, r2
 800621e:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f003 0310 	and.w	r3, r3, #16
 8006226:	693a      	ldr	r2, [r7, #16]
 8006228:	fa02 f303 	lsl.w	r3, r2, r3
 800622c:	697a      	ldr	r2, [r7, #20]
 800622e:	4313      	orrs	r3, r2
 8006230:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	697a      	ldr	r2, [r7, #20]
 8006238:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	6819      	ldr	r1, [r3, #0]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f003 0310 	and.w	r3, r3, #16
 8006246:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800624a:	fa02 f303 	lsl.w	r3, r2, r3
 800624e:	43da      	mvns	r2, r3
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	400a      	ands	r2, r1
 8006256:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f003 0310 	and.w	r3, r3, #16
 8006266:	f640 72fe 	movw	r2, #4094	; 0xffe
 800626a:	fa02 f303 	lsl.w	r3, r2, r3
 800626e:	43db      	mvns	r3, r3
 8006270:	697a      	ldr	r2, [r7, #20]
 8006272:	4013      	ands	r3, r2
 8006274:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	f003 0310 	and.w	r3, r3, #16
 8006282:	693a      	ldr	r2, [r7, #16]
 8006284:	fa02 f303 	lsl.w	r3, r2, r3
 8006288:	697a      	ldr	r2, [r7, #20]
 800628a:	4313      	orrs	r3, r2
 800628c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	697a      	ldr	r2, [r7, #20]
 8006294:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	6819      	ldr	r1, [r3, #0]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f003 0310 	and.w	r3, r3, #16
 80062a2:	22c0      	movs	r2, #192	; 0xc0
 80062a4:	fa02 f303 	lsl.w	r3, r2, r3
 80062a8:	43da      	mvns	r2, r3
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	400a      	ands	r2, r1
 80062b0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2201      	movs	r2, #1
 80062b6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2200      	movs	r2, #0
 80062bc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80062be:	2300      	movs	r3, #0
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3720      	adds	r7, #32
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}
 80062c8:	20008000 	.word	0x20008000

080062cc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b086      	sub	sp, #24
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80062d4:	f7fe fcde 	bl	8004c94 <HAL_GetTick>
 80062d8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d101      	bne.n	80062e4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	e2dc      	b.n	800689e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	2b02      	cmp	r3, #2
 80062ee:	d008      	beq.n	8006302 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2280      	movs	r2, #128	; 0x80
 80062f4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	e2cd      	b.n	800689e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a76      	ldr	r2, [pc, #472]	; (80064e0 <HAL_DMA_Abort+0x214>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d04a      	beq.n	80063a2 <HAL_DMA_Abort+0xd6>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a74      	ldr	r2, [pc, #464]	; (80064e4 <HAL_DMA_Abort+0x218>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d045      	beq.n	80063a2 <HAL_DMA_Abort+0xd6>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a73      	ldr	r2, [pc, #460]	; (80064e8 <HAL_DMA_Abort+0x21c>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d040      	beq.n	80063a2 <HAL_DMA_Abort+0xd6>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a71      	ldr	r2, [pc, #452]	; (80064ec <HAL_DMA_Abort+0x220>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d03b      	beq.n	80063a2 <HAL_DMA_Abort+0xd6>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a70      	ldr	r2, [pc, #448]	; (80064f0 <HAL_DMA_Abort+0x224>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d036      	beq.n	80063a2 <HAL_DMA_Abort+0xd6>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a6e      	ldr	r2, [pc, #440]	; (80064f4 <HAL_DMA_Abort+0x228>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d031      	beq.n	80063a2 <HAL_DMA_Abort+0xd6>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a6d      	ldr	r2, [pc, #436]	; (80064f8 <HAL_DMA_Abort+0x22c>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d02c      	beq.n	80063a2 <HAL_DMA_Abort+0xd6>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a6b      	ldr	r2, [pc, #428]	; (80064fc <HAL_DMA_Abort+0x230>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d027      	beq.n	80063a2 <HAL_DMA_Abort+0xd6>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a6a      	ldr	r2, [pc, #424]	; (8006500 <HAL_DMA_Abort+0x234>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d022      	beq.n	80063a2 <HAL_DMA_Abort+0xd6>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a68      	ldr	r2, [pc, #416]	; (8006504 <HAL_DMA_Abort+0x238>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d01d      	beq.n	80063a2 <HAL_DMA_Abort+0xd6>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a67      	ldr	r2, [pc, #412]	; (8006508 <HAL_DMA_Abort+0x23c>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d018      	beq.n	80063a2 <HAL_DMA_Abort+0xd6>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a65      	ldr	r2, [pc, #404]	; (800650c <HAL_DMA_Abort+0x240>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d013      	beq.n	80063a2 <HAL_DMA_Abort+0xd6>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a64      	ldr	r2, [pc, #400]	; (8006510 <HAL_DMA_Abort+0x244>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d00e      	beq.n	80063a2 <HAL_DMA_Abort+0xd6>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a62      	ldr	r2, [pc, #392]	; (8006514 <HAL_DMA_Abort+0x248>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d009      	beq.n	80063a2 <HAL_DMA_Abort+0xd6>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a61      	ldr	r2, [pc, #388]	; (8006518 <HAL_DMA_Abort+0x24c>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d004      	beq.n	80063a2 <HAL_DMA_Abort+0xd6>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a5f      	ldr	r2, [pc, #380]	; (800651c <HAL_DMA_Abort+0x250>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d101      	bne.n	80063a6 <HAL_DMA_Abort+0xda>
 80063a2:	2301      	movs	r3, #1
 80063a4:	e000      	b.n	80063a8 <HAL_DMA_Abort+0xdc>
 80063a6:	2300      	movs	r3, #0
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d013      	beq.n	80063d4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f022 021e 	bic.w	r2, r2, #30
 80063ba:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	695a      	ldr	r2, [r3, #20]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80063ca:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	617b      	str	r3, [r7, #20]
 80063d2:	e00a      	b.n	80063ea <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f022 020e 	bic.w	r2, r2, #14
 80063e2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a3c      	ldr	r2, [pc, #240]	; (80064e0 <HAL_DMA_Abort+0x214>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d072      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a3a      	ldr	r2, [pc, #232]	; (80064e4 <HAL_DMA_Abort+0x218>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d06d      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a39      	ldr	r2, [pc, #228]	; (80064e8 <HAL_DMA_Abort+0x21c>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d068      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a37      	ldr	r2, [pc, #220]	; (80064ec <HAL_DMA_Abort+0x220>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d063      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a36      	ldr	r2, [pc, #216]	; (80064f0 <HAL_DMA_Abort+0x224>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d05e      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a34      	ldr	r2, [pc, #208]	; (80064f4 <HAL_DMA_Abort+0x228>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d059      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a33      	ldr	r2, [pc, #204]	; (80064f8 <HAL_DMA_Abort+0x22c>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d054      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a31      	ldr	r2, [pc, #196]	; (80064fc <HAL_DMA_Abort+0x230>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d04f      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a30      	ldr	r2, [pc, #192]	; (8006500 <HAL_DMA_Abort+0x234>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d04a      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a2e      	ldr	r2, [pc, #184]	; (8006504 <HAL_DMA_Abort+0x238>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d045      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4a2d      	ldr	r2, [pc, #180]	; (8006508 <HAL_DMA_Abort+0x23c>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d040      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a2b      	ldr	r2, [pc, #172]	; (800650c <HAL_DMA_Abort+0x240>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d03b      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a2a      	ldr	r2, [pc, #168]	; (8006510 <HAL_DMA_Abort+0x244>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d036      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a28      	ldr	r2, [pc, #160]	; (8006514 <HAL_DMA_Abort+0x248>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d031      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a27      	ldr	r2, [pc, #156]	; (8006518 <HAL_DMA_Abort+0x24c>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d02c      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a25      	ldr	r2, [pc, #148]	; (800651c <HAL_DMA_Abort+0x250>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d027      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a24      	ldr	r2, [pc, #144]	; (8006520 <HAL_DMA_Abort+0x254>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d022      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a22      	ldr	r2, [pc, #136]	; (8006524 <HAL_DMA_Abort+0x258>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d01d      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a21      	ldr	r2, [pc, #132]	; (8006528 <HAL_DMA_Abort+0x25c>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d018      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a1f      	ldr	r2, [pc, #124]	; (800652c <HAL_DMA_Abort+0x260>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d013      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a1e      	ldr	r2, [pc, #120]	; (8006530 <HAL_DMA_Abort+0x264>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d00e      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a1c      	ldr	r2, [pc, #112]	; (8006534 <HAL_DMA_Abort+0x268>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d009      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a1b      	ldr	r2, [pc, #108]	; (8006538 <HAL_DMA_Abort+0x26c>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d004      	beq.n	80064da <HAL_DMA_Abort+0x20e>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a19      	ldr	r2, [pc, #100]	; (800653c <HAL_DMA_Abort+0x270>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d132      	bne.n	8006540 <HAL_DMA_Abort+0x274>
 80064da:	2301      	movs	r3, #1
 80064dc:	e031      	b.n	8006542 <HAL_DMA_Abort+0x276>
 80064de:	bf00      	nop
 80064e0:	40020010 	.word	0x40020010
 80064e4:	40020028 	.word	0x40020028
 80064e8:	40020040 	.word	0x40020040
 80064ec:	40020058 	.word	0x40020058
 80064f0:	40020070 	.word	0x40020070
 80064f4:	40020088 	.word	0x40020088
 80064f8:	400200a0 	.word	0x400200a0
 80064fc:	400200b8 	.word	0x400200b8
 8006500:	40020410 	.word	0x40020410
 8006504:	40020428 	.word	0x40020428
 8006508:	40020440 	.word	0x40020440
 800650c:	40020458 	.word	0x40020458
 8006510:	40020470 	.word	0x40020470
 8006514:	40020488 	.word	0x40020488
 8006518:	400204a0 	.word	0x400204a0
 800651c:	400204b8 	.word	0x400204b8
 8006520:	58025408 	.word	0x58025408
 8006524:	5802541c 	.word	0x5802541c
 8006528:	58025430 	.word	0x58025430
 800652c:	58025444 	.word	0x58025444
 8006530:	58025458 	.word	0x58025458
 8006534:	5802546c 	.word	0x5802546c
 8006538:	58025480 	.word	0x58025480
 800653c:	58025494 	.word	0x58025494
 8006540:	2300      	movs	r3, #0
 8006542:	2b00      	cmp	r3, #0
 8006544:	d007      	beq.n	8006556 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006550:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006554:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a6d      	ldr	r2, [pc, #436]	; (8006710 <HAL_DMA_Abort+0x444>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d04a      	beq.n	80065f6 <HAL_DMA_Abort+0x32a>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a6b      	ldr	r2, [pc, #428]	; (8006714 <HAL_DMA_Abort+0x448>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d045      	beq.n	80065f6 <HAL_DMA_Abort+0x32a>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a6a      	ldr	r2, [pc, #424]	; (8006718 <HAL_DMA_Abort+0x44c>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d040      	beq.n	80065f6 <HAL_DMA_Abort+0x32a>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a68      	ldr	r2, [pc, #416]	; (800671c <HAL_DMA_Abort+0x450>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d03b      	beq.n	80065f6 <HAL_DMA_Abort+0x32a>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a67      	ldr	r2, [pc, #412]	; (8006720 <HAL_DMA_Abort+0x454>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d036      	beq.n	80065f6 <HAL_DMA_Abort+0x32a>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a65      	ldr	r2, [pc, #404]	; (8006724 <HAL_DMA_Abort+0x458>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d031      	beq.n	80065f6 <HAL_DMA_Abort+0x32a>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a64      	ldr	r2, [pc, #400]	; (8006728 <HAL_DMA_Abort+0x45c>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d02c      	beq.n	80065f6 <HAL_DMA_Abort+0x32a>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a62      	ldr	r2, [pc, #392]	; (800672c <HAL_DMA_Abort+0x460>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d027      	beq.n	80065f6 <HAL_DMA_Abort+0x32a>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a61      	ldr	r2, [pc, #388]	; (8006730 <HAL_DMA_Abort+0x464>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d022      	beq.n	80065f6 <HAL_DMA_Abort+0x32a>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a5f      	ldr	r2, [pc, #380]	; (8006734 <HAL_DMA_Abort+0x468>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d01d      	beq.n	80065f6 <HAL_DMA_Abort+0x32a>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a5e      	ldr	r2, [pc, #376]	; (8006738 <HAL_DMA_Abort+0x46c>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d018      	beq.n	80065f6 <HAL_DMA_Abort+0x32a>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a5c      	ldr	r2, [pc, #368]	; (800673c <HAL_DMA_Abort+0x470>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d013      	beq.n	80065f6 <HAL_DMA_Abort+0x32a>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4a5b      	ldr	r2, [pc, #364]	; (8006740 <HAL_DMA_Abort+0x474>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d00e      	beq.n	80065f6 <HAL_DMA_Abort+0x32a>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a59      	ldr	r2, [pc, #356]	; (8006744 <HAL_DMA_Abort+0x478>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d009      	beq.n	80065f6 <HAL_DMA_Abort+0x32a>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a58      	ldr	r2, [pc, #352]	; (8006748 <HAL_DMA_Abort+0x47c>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d004      	beq.n	80065f6 <HAL_DMA_Abort+0x32a>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a56      	ldr	r2, [pc, #344]	; (800674c <HAL_DMA_Abort+0x480>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d108      	bne.n	8006608 <HAL_DMA_Abort+0x33c>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f022 0201 	bic.w	r2, r2, #1
 8006604:	601a      	str	r2, [r3, #0]
 8006606:	e007      	b.n	8006618 <HAL_DMA_Abort+0x34c>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f022 0201 	bic.w	r2, r2, #1
 8006616:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006618:	e013      	b.n	8006642 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800661a:	f7fe fb3b 	bl	8004c94 <HAL_GetTick>
 800661e:	4602      	mov	r2, r0
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	1ad3      	subs	r3, r2, r3
 8006624:	2b05      	cmp	r3, #5
 8006626:	d90c      	bls.n	8006642 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2220      	movs	r2, #32
 800662c:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2200      	movs	r2, #0
 8006632:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2203      	movs	r2, #3
 800663a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	e12d      	b.n	800689e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f003 0301 	and.w	r3, r3, #1
 800664a:	2b00      	cmp	r3, #0
 800664c:	d1e5      	bne.n	800661a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a2f      	ldr	r2, [pc, #188]	; (8006710 <HAL_DMA_Abort+0x444>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d04a      	beq.n	80066ee <HAL_DMA_Abort+0x422>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a2d      	ldr	r2, [pc, #180]	; (8006714 <HAL_DMA_Abort+0x448>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d045      	beq.n	80066ee <HAL_DMA_Abort+0x422>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a2c      	ldr	r2, [pc, #176]	; (8006718 <HAL_DMA_Abort+0x44c>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d040      	beq.n	80066ee <HAL_DMA_Abort+0x422>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a2a      	ldr	r2, [pc, #168]	; (800671c <HAL_DMA_Abort+0x450>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d03b      	beq.n	80066ee <HAL_DMA_Abort+0x422>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a29      	ldr	r2, [pc, #164]	; (8006720 <HAL_DMA_Abort+0x454>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d036      	beq.n	80066ee <HAL_DMA_Abort+0x422>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a27      	ldr	r2, [pc, #156]	; (8006724 <HAL_DMA_Abort+0x458>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d031      	beq.n	80066ee <HAL_DMA_Abort+0x422>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a26      	ldr	r2, [pc, #152]	; (8006728 <HAL_DMA_Abort+0x45c>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d02c      	beq.n	80066ee <HAL_DMA_Abort+0x422>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a24      	ldr	r2, [pc, #144]	; (800672c <HAL_DMA_Abort+0x460>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d027      	beq.n	80066ee <HAL_DMA_Abort+0x422>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a23      	ldr	r2, [pc, #140]	; (8006730 <HAL_DMA_Abort+0x464>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d022      	beq.n	80066ee <HAL_DMA_Abort+0x422>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a21      	ldr	r2, [pc, #132]	; (8006734 <HAL_DMA_Abort+0x468>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d01d      	beq.n	80066ee <HAL_DMA_Abort+0x422>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a20      	ldr	r2, [pc, #128]	; (8006738 <HAL_DMA_Abort+0x46c>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d018      	beq.n	80066ee <HAL_DMA_Abort+0x422>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a1e      	ldr	r2, [pc, #120]	; (800673c <HAL_DMA_Abort+0x470>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d013      	beq.n	80066ee <HAL_DMA_Abort+0x422>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4a1d      	ldr	r2, [pc, #116]	; (8006740 <HAL_DMA_Abort+0x474>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d00e      	beq.n	80066ee <HAL_DMA_Abort+0x422>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a1b      	ldr	r2, [pc, #108]	; (8006744 <HAL_DMA_Abort+0x478>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d009      	beq.n	80066ee <HAL_DMA_Abort+0x422>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a1a      	ldr	r2, [pc, #104]	; (8006748 <HAL_DMA_Abort+0x47c>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d004      	beq.n	80066ee <HAL_DMA_Abort+0x422>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a18      	ldr	r2, [pc, #96]	; (800674c <HAL_DMA_Abort+0x480>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d101      	bne.n	80066f2 <HAL_DMA_Abort+0x426>
 80066ee:	2301      	movs	r3, #1
 80066f0:	e000      	b.n	80066f4 <HAL_DMA_Abort+0x428>
 80066f2:	2300      	movs	r3, #0
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d02b      	beq.n	8006750 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066fc:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006702:	f003 031f 	and.w	r3, r3, #31
 8006706:	223f      	movs	r2, #63	; 0x3f
 8006708:	409a      	lsls	r2, r3
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	609a      	str	r2, [r3, #8]
 800670e:	e02a      	b.n	8006766 <HAL_DMA_Abort+0x49a>
 8006710:	40020010 	.word	0x40020010
 8006714:	40020028 	.word	0x40020028
 8006718:	40020040 	.word	0x40020040
 800671c:	40020058 	.word	0x40020058
 8006720:	40020070 	.word	0x40020070
 8006724:	40020088 	.word	0x40020088
 8006728:	400200a0 	.word	0x400200a0
 800672c:	400200b8 	.word	0x400200b8
 8006730:	40020410 	.word	0x40020410
 8006734:	40020428 	.word	0x40020428
 8006738:	40020440 	.word	0x40020440
 800673c:	40020458 	.word	0x40020458
 8006740:	40020470 	.word	0x40020470
 8006744:	40020488 	.word	0x40020488
 8006748:	400204a0 	.word	0x400204a0
 800674c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006754:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800675a:	f003 031f 	and.w	r3, r3, #31
 800675e:	2201      	movs	r2, #1
 8006760:	409a      	lsls	r2, r3
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a4f      	ldr	r2, [pc, #316]	; (80068a8 <HAL_DMA_Abort+0x5dc>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d072      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4a4d      	ldr	r2, [pc, #308]	; (80068ac <HAL_DMA_Abort+0x5e0>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d06d      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a4c      	ldr	r2, [pc, #304]	; (80068b0 <HAL_DMA_Abort+0x5e4>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d068      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a4a      	ldr	r2, [pc, #296]	; (80068b4 <HAL_DMA_Abort+0x5e8>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d063      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a49      	ldr	r2, [pc, #292]	; (80068b8 <HAL_DMA_Abort+0x5ec>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d05e      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	4a47      	ldr	r2, [pc, #284]	; (80068bc <HAL_DMA_Abort+0x5f0>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d059      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4a46      	ldr	r2, [pc, #280]	; (80068c0 <HAL_DMA_Abort+0x5f4>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d054      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a44      	ldr	r2, [pc, #272]	; (80068c4 <HAL_DMA_Abort+0x5f8>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d04f      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4a43      	ldr	r2, [pc, #268]	; (80068c8 <HAL_DMA_Abort+0x5fc>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d04a      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4a41      	ldr	r2, [pc, #260]	; (80068cc <HAL_DMA_Abort+0x600>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d045      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a40      	ldr	r2, [pc, #256]	; (80068d0 <HAL_DMA_Abort+0x604>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d040      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a3e      	ldr	r2, [pc, #248]	; (80068d4 <HAL_DMA_Abort+0x608>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d03b      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4a3d      	ldr	r2, [pc, #244]	; (80068d8 <HAL_DMA_Abort+0x60c>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d036      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a3b      	ldr	r2, [pc, #236]	; (80068dc <HAL_DMA_Abort+0x610>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d031      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a3a      	ldr	r2, [pc, #232]	; (80068e0 <HAL_DMA_Abort+0x614>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d02c      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a38      	ldr	r2, [pc, #224]	; (80068e4 <HAL_DMA_Abort+0x618>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d027      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a37      	ldr	r2, [pc, #220]	; (80068e8 <HAL_DMA_Abort+0x61c>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d022      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a35      	ldr	r2, [pc, #212]	; (80068ec <HAL_DMA_Abort+0x620>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d01d      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a34      	ldr	r2, [pc, #208]	; (80068f0 <HAL_DMA_Abort+0x624>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d018      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a32      	ldr	r2, [pc, #200]	; (80068f4 <HAL_DMA_Abort+0x628>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d013      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a31      	ldr	r2, [pc, #196]	; (80068f8 <HAL_DMA_Abort+0x62c>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d00e      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a2f      	ldr	r2, [pc, #188]	; (80068fc <HAL_DMA_Abort+0x630>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d009      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a2e      	ldr	r2, [pc, #184]	; (8006900 <HAL_DMA_Abort+0x634>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d004      	beq.n	8006856 <HAL_DMA_Abort+0x58a>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a2c      	ldr	r2, [pc, #176]	; (8006904 <HAL_DMA_Abort+0x638>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d101      	bne.n	800685a <HAL_DMA_Abort+0x58e>
 8006856:	2301      	movs	r3, #1
 8006858:	e000      	b.n	800685c <HAL_DMA_Abort+0x590>
 800685a:	2300      	movs	r3, #0
 800685c:	2b00      	cmp	r3, #0
 800685e:	d015      	beq.n	800688c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006864:	687a      	ldr	r2, [r7, #4]
 8006866:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006868:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800686e:	2b00      	cmp	r3, #0
 8006870:	d00c      	beq.n	800688c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800687c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006880:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006886:	687a      	ldr	r2, [r7, #4]
 8006888:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800688a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2200      	movs	r2, #0
 8006890:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }

  return HAL_OK;
 800689c:	2300      	movs	r3, #0
}
 800689e:	4618      	mov	r0, r3
 80068a0:	3718      	adds	r7, #24
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	40020010 	.word	0x40020010
 80068ac:	40020028 	.word	0x40020028
 80068b0:	40020040 	.word	0x40020040
 80068b4:	40020058 	.word	0x40020058
 80068b8:	40020070 	.word	0x40020070
 80068bc:	40020088 	.word	0x40020088
 80068c0:	400200a0 	.word	0x400200a0
 80068c4:	400200b8 	.word	0x400200b8
 80068c8:	40020410 	.word	0x40020410
 80068cc:	40020428 	.word	0x40020428
 80068d0:	40020440 	.word	0x40020440
 80068d4:	40020458 	.word	0x40020458
 80068d8:	40020470 	.word	0x40020470
 80068dc:	40020488 	.word	0x40020488
 80068e0:	400204a0 	.word	0x400204a0
 80068e4:	400204b8 	.word	0x400204b8
 80068e8:	58025408 	.word	0x58025408
 80068ec:	5802541c 	.word	0x5802541c
 80068f0:	58025430 	.word	0x58025430
 80068f4:	58025444 	.word	0x58025444
 80068f8:	58025458 	.word	0x58025458
 80068fc:	5802546c 	.word	0x5802546c
 8006900:	58025480 	.word	0x58025480
 8006904:	58025494 	.word	0x58025494

08006908 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b084      	sub	sp, #16
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d101      	bne.n	800691a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8006916:	2301      	movs	r3, #1
 8006918:	e205      	b.n	8006d26 <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006920:	b2db      	uxtb	r3, r3
 8006922:	2b02      	cmp	r3, #2
 8006924:	d004      	beq.n	8006930 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2280      	movs	r2, #128	; 0x80
 800692a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800692c:	2301      	movs	r3, #1
 800692e:	e1fa      	b.n	8006d26 <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a8c      	ldr	r2, [pc, #560]	; (8006b68 <HAL_DMA_Abort_IT+0x260>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d04a      	beq.n	80069d0 <HAL_DMA_Abort_IT+0xc8>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a8b      	ldr	r2, [pc, #556]	; (8006b6c <HAL_DMA_Abort_IT+0x264>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d045      	beq.n	80069d0 <HAL_DMA_Abort_IT+0xc8>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a89      	ldr	r2, [pc, #548]	; (8006b70 <HAL_DMA_Abort_IT+0x268>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d040      	beq.n	80069d0 <HAL_DMA_Abort_IT+0xc8>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4a88      	ldr	r2, [pc, #544]	; (8006b74 <HAL_DMA_Abort_IT+0x26c>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d03b      	beq.n	80069d0 <HAL_DMA_Abort_IT+0xc8>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a86      	ldr	r2, [pc, #536]	; (8006b78 <HAL_DMA_Abort_IT+0x270>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d036      	beq.n	80069d0 <HAL_DMA_Abort_IT+0xc8>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a85      	ldr	r2, [pc, #532]	; (8006b7c <HAL_DMA_Abort_IT+0x274>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d031      	beq.n	80069d0 <HAL_DMA_Abort_IT+0xc8>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a83      	ldr	r2, [pc, #524]	; (8006b80 <HAL_DMA_Abort_IT+0x278>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d02c      	beq.n	80069d0 <HAL_DMA_Abort_IT+0xc8>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	4a82      	ldr	r2, [pc, #520]	; (8006b84 <HAL_DMA_Abort_IT+0x27c>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d027      	beq.n	80069d0 <HAL_DMA_Abort_IT+0xc8>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a80      	ldr	r2, [pc, #512]	; (8006b88 <HAL_DMA_Abort_IT+0x280>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d022      	beq.n	80069d0 <HAL_DMA_Abort_IT+0xc8>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4a7f      	ldr	r2, [pc, #508]	; (8006b8c <HAL_DMA_Abort_IT+0x284>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d01d      	beq.n	80069d0 <HAL_DMA_Abort_IT+0xc8>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a7d      	ldr	r2, [pc, #500]	; (8006b90 <HAL_DMA_Abort_IT+0x288>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d018      	beq.n	80069d0 <HAL_DMA_Abort_IT+0xc8>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a7c      	ldr	r2, [pc, #496]	; (8006b94 <HAL_DMA_Abort_IT+0x28c>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d013      	beq.n	80069d0 <HAL_DMA_Abort_IT+0xc8>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a7a      	ldr	r2, [pc, #488]	; (8006b98 <HAL_DMA_Abort_IT+0x290>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d00e      	beq.n	80069d0 <HAL_DMA_Abort_IT+0xc8>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a79      	ldr	r2, [pc, #484]	; (8006b9c <HAL_DMA_Abort_IT+0x294>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d009      	beq.n	80069d0 <HAL_DMA_Abort_IT+0xc8>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a77      	ldr	r2, [pc, #476]	; (8006ba0 <HAL_DMA_Abort_IT+0x298>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d004      	beq.n	80069d0 <HAL_DMA_Abort_IT+0xc8>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a76      	ldr	r2, [pc, #472]	; (8006ba4 <HAL_DMA_Abort_IT+0x29c>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d101      	bne.n	80069d4 <HAL_DMA_Abort_IT+0xcc>
 80069d0:	2301      	movs	r3, #1
 80069d2:	e000      	b.n	80069d6 <HAL_DMA_Abort_IT+0xce>
 80069d4:	2300      	movs	r3, #0
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d065      	beq.n	8006aa6 <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2204      	movs	r2, #4
 80069de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a60      	ldr	r2, [pc, #384]	; (8006b68 <HAL_DMA_Abort_IT+0x260>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d04a      	beq.n	8006a82 <HAL_DMA_Abort_IT+0x17a>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a5e      	ldr	r2, [pc, #376]	; (8006b6c <HAL_DMA_Abort_IT+0x264>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d045      	beq.n	8006a82 <HAL_DMA_Abort_IT+0x17a>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a5d      	ldr	r2, [pc, #372]	; (8006b70 <HAL_DMA_Abort_IT+0x268>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d040      	beq.n	8006a82 <HAL_DMA_Abort_IT+0x17a>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a5b      	ldr	r2, [pc, #364]	; (8006b74 <HAL_DMA_Abort_IT+0x26c>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d03b      	beq.n	8006a82 <HAL_DMA_Abort_IT+0x17a>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a5a      	ldr	r2, [pc, #360]	; (8006b78 <HAL_DMA_Abort_IT+0x270>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d036      	beq.n	8006a82 <HAL_DMA_Abort_IT+0x17a>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a58      	ldr	r2, [pc, #352]	; (8006b7c <HAL_DMA_Abort_IT+0x274>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d031      	beq.n	8006a82 <HAL_DMA_Abort_IT+0x17a>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a57      	ldr	r2, [pc, #348]	; (8006b80 <HAL_DMA_Abort_IT+0x278>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d02c      	beq.n	8006a82 <HAL_DMA_Abort_IT+0x17a>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a55      	ldr	r2, [pc, #340]	; (8006b84 <HAL_DMA_Abort_IT+0x27c>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d027      	beq.n	8006a82 <HAL_DMA_Abort_IT+0x17a>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a54      	ldr	r2, [pc, #336]	; (8006b88 <HAL_DMA_Abort_IT+0x280>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d022      	beq.n	8006a82 <HAL_DMA_Abort_IT+0x17a>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a52      	ldr	r2, [pc, #328]	; (8006b8c <HAL_DMA_Abort_IT+0x284>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d01d      	beq.n	8006a82 <HAL_DMA_Abort_IT+0x17a>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a51      	ldr	r2, [pc, #324]	; (8006b90 <HAL_DMA_Abort_IT+0x288>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d018      	beq.n	8006a82 <HAL_DMA_Abort_IT+0x17a>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a4f      	ldr	r2, [pc, #316]	; (8006b94 <HAL_DMA_Abort_IT+0x28c>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d013      	beq.n	8006a82 <HAL_DMA_Abort_IT+0x17a>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4a4e      	ldr	r2, [pc, #312]	; (8006b98 <HAL_DMA_Abort_IT+0x290>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d00e      	beq.n	8006a82 <HAL_DMA_Abort_IT+0x17a>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a4c      	ldr	r2, [pc, #304]	; (8006b9c <HAL_DMA_Abort_IT+0x294>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d009      	beq.n	8006a82 <HAL_DMA_Abort_IT+0x17a>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a4b      	ldr	r2, [pc, #300]	; (8006ba0 <HAL_DMA_Abort_IT+0x298>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d004      	beq.n	8006a82 <HAL_DMA_Abort_IT+0x17a>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a49      	ldr	r2, [pc, #292]	; (8006ba4 <HAL_DMA_Abort_IT+0x29c>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d108      	bne.n	8006a94 <HAL_DMA_Abort_IT+0x18c>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	681a      	ldr	r2, [r3, #0]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f022 0201 	bic.w	r2, r2, #1
 8006a90:	601a      	str	r2, [r3, #0]
 8006a92:	e147      	b.n	8006d24 <HAL_DMA_Abort_IT+0x41c>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	681a      	ldr	r2, [r3, #0]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f022 0201 	bic.w	r2, r2, #1
 8006aa2:	601a      	str	r2, [r3, #0]
 8006aa4:	e13e      	b.n	8006d24 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f022 020e 	bic.w	r2, r2, #14
 8006ab4:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a2b      	ldr	r2, [pc, #172]	; (8006b68 <HAL_DMA_Abort_IT+0x260>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d04a      	beq.n	8006b56 <HAL_DMA_Abort_IT+0x24e>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a29      	ldr	r2, [pc, #164]	; (8006b6c <HAL_DMA_Abort_IT+0x264>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d045      	beq.n	8006b56 <HAL_DMA_Abort_IT+0x24e>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a28      	ldr	r2, [pc, #160]	; (8006b70 <HAL_DMA_Abort_IT+0x268>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d040      	beq.n	8006b56 <HAL_DMA_Abort_IT+0x24e>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a26      	ldr	r2, [pc, #152]	; (8006b74 <HAL_DMA_Abort_IT+0x26c>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d03b      	beq.n	8006b56 <HAL_DMA_Abort_IT+0x24e>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a25      	ldr	r2, [pc, #148]	; (8006b78 <HAL_DMA_Abort_IT+0x270>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d036      	beq.n	8006b56 <HAL_DMA_Abort_IT+0x24e>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a23      	ldr	r2, [pc, #140]	; (8006b7c <HAL_DMA_Abort_IT+0x274>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d031      	beq.n	8006b56 <HAL_DMA_Abort_IT+0x24e>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a22      	ldr	r2, [pc, #136]	; (8006b80 <HAL_DMA_Abort_IT+0x278>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d02c      	beq.n	8006b56 <HAL_DMA_Abort_IT+0x24e>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a20      	ldr	r2, [pc, #128]	; (8006b84 <HAL_DMA_Abort_IT+0x27c>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d027      	beq.n	8006b56 <HAL_DMA_Abort_IT+0x24e>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a1f      	ldr	r2, [pc, #124]	; (8006b88 <HAL_DMA_Abort_IT+0x280>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d022      	beq.n	8006b56 <HAL_DMA_Abort_IT+0x24e>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a1d      	ldr	r2, [pc, #116]	; (8006b8c <HAL_DMA_Abort_IT+0x284>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d01d      	beq.n	8006b56 <HAL_DMA_Abort_IT+0x24e>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a1c      	ldr	r2, [pc, #112]	; (8006b90 <HAL_DMA_Abort_IT+0x288>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d018      	beq.n	8006b56 <HAL_DMA_Abort_IT+0x24e>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a1a      	ldr	r2, [pc, #104]	; (8006b94 <HAL_DMA_Abort_IT+0x28c>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d013      	beq.n	8006b56 <HAL_DMA_Abort_IT+0x24e>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a19      	ldr	r2, [pc, #100]	; (8006b98 <HAL_DMA_Abort_IT+0x290>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d00e      	beq.n	8006b56 <HAL_DMA_Abort_IT+0x24e>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a17      	ldr	r2, [pc, #92]	; (8006b9c <HAL_DMA_Abort_IT+0x294>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d009      	beq.n	8006b56 <HAL_DMA_Abort_IT+0x24e>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a16      	ldr	r2, [pc, #88]	; (8006ba0 <HAL_DMA_Abort_IT+0x298>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d004      	beq.n	8006b56 <HAL_DMA_Abort_IT+0x24e>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a14      	ldr	r2, [pc, #80]	; (8006ba4 <HAL_DMA_Abort_IT+0x29c>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d128      	bne.n	8006ba8 <HAL_DMA_Abort_IT+0x2a0>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f022 0201 	bic.w	r2, r2, #1
 8006b64:	601a      	str	r2, [r3, #0]
 8006b66:	e027      	b.n	8006bb8 <HAL_DMA_Abort_IT+0x2b0>
 8006b68:	40020010 	.word	0x40020010
 8006b6c:	40020028 	.word	0x40020028
 8006b70:	40020040 	.word	0x40020040
 8006b74:	40020058 	.word	0x40020058
 8006b78:	40020070 	.word	0x40020070
 8006b7c:	40020088 	.word	0x40020088
 8006b80:	400200a0 	.word	0x400200a0
 8006b84:	400200b8 	.word	0x400200b8
 8006b88:	40020410 	.word	0x40020410
 8006b8c:	40020428 	.word	0x40020428
 8006b90:	40020440 	.word	0x40020440
 8006b94:	40020458 	.word	0x40020458
 8006b98:	40020470 	.word	0x40020470
 8006b9c:	40020488 	.word	0x40020488
 8006ba0:	400204a0 	.word	0x400204a0
 8006ba4:	400204b8 	.word	0x400204b8
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f022 0201 	bic.w	r2, r2, #1
 8006bb6:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a5c      	ldr	r2, [pc, #368]	; (8006d30 <HAL_DMA_Abort_IT+0x428>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d072      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4a5b      	ldr	r2, [pc, #364]	; (8006d34 <HAL_DMA_Abort_IT+0x42c>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d06d      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a59      	ldr	r2, [pc, #356]	; (8006d38 <HAL_DMA_Abort_IT+0x430>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d068      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4a58      	ldr	r2, [pc, #352]	; (8006d3c <HAL_DMA_Abort_IT+0x434>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d063      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4a56      	ldr	r2, [pc, #344]	; (8006d40 <HAL_DMA_Abort_IT+0x438>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d05e      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	4a55      	ldr	r2, [pc, #340]	; (8006d44 <HAL_DMA_Abort_IT+0x43c>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d059      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4a53      	ldr	r2, [pc, #332]	; (8006d48 <HAL_DMA_Abort_IT+0x440>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d054      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4a52      	ldr	r2, [pc, #328]	; (8006d4c <HAL_DMA_Abort_IT+0x444>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d04f      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4a50      	ldr	r2, [pc, #320]	; (8006d50 <HAL_DMA_Abort_IT+0x448>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d04a      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a4f      	ldr	r2, [pc, #316]	; (8006d54 <HAL_DMA_Abort_IT+0x44c>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d045      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4a4d      	ldr	r2, [pc, #308]	; (8006d58 <HAL_DMA_Abort_IT+0x450>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d040      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a4c      	ldr	r2, [pc, #304]	; (8006d5c <HAL_DMA_Abort_IT+0x454>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d03b      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4a4a      	ldr	r2, [pc, #296]	; (8006d60 <HAL_DMA_Abort_IT+0x458>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d036      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a49      	ldr	r2, [pc, #292]	; (8006d64 <HAL_DMA_Abort_IT+0x45c>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d031      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a47      	ldr	r2, [pc, #284]	; (8006d68 <HAL_DMA_Abort_IT+0x460>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d02c      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a46      	ldr	r2, [pc, #280]	; (8006d6c <HAL_DMA_Abort_IT+0x464>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d027      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a44      	ldr	r2, [pc, #272]	; (8006d70 <HAL_DMA_Abort_IT+0x468>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d022      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a43      	ldr	r2, [pc, #268]	; (8006d74 <HAL_DMA_Abort_IT+0x46c>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d01d      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a41      	ldr	r2, [pc, #260]	; (8006d78 <HAL_DMA_Abort_IT+0x470>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d018      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a40      	ldr	r2, [pc, #256]	; (8006d7c <HAL_DMA_Abort_IT+0x474>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d013      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a3e      	ldr	r2, [pc, #248]	; (8006d80 <HAL_DMA_Abort_IT+0x478>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d00e      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a3d      	ldr	r2, [pc, #244]	; (8006d84 <HAL_DMA_Abort_IT+0x47c>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d009      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a3b      	ldr	r2, [pc, #236]	; (8006d88 <HAL_DMA_Abort_IT+0x480>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d004      	beq.n	8006ca8 <HAL_DMA_Abort_IT+0x3a0>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a3a      	ldr	r2, [pc, #232]	; (8006d8c <HAL_DMA_Abort_IT+0x484>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d101      	bne.n	8006cac <HAL_DMA_Abort_IT+0x3a4>
 8006ca8:	2301      	movs	r3, #1
 8006caa:	e000      	b.n	8006cae <HAL_DMA_Abort_IT+0x3a6>
 8006cac:	2300      	movs	r3, #0
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d028      	beq.n	8006d04 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cb6:	681a      	ldr	r2, [r3, #0]
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cbc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006cc0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cc6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ccc:	f003 031f 	and.w	r3, r3, #31
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	409a      	lsls	r2, r3
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006cdc:	687a      	ldr	r2, [r7, #4]
 8006cde:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006ce0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d00c      	beq.n	8006d04 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006cee:	681a      	ldr	r2, [r3, #0]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006cf4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006cf8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cfe:	687a      	ldr	r2, [r7, #4]
 8006d00:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006d02:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2200      	movs	r2, #0
 8006d08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d003      	beq.n	8006d24 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006d24:	2300      	movs	r3, #0
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3710      	adds	r7, #16
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	40020010 	.word	0x40020010
 8006d34:	40020028 	.word	0x40020028
 8006d38:	40020040 	.word	0x40020040
 8006d3c:	40020058 	.word	0x40020058
 8006d40:	40020070 	.word	0x40020070
 8006d44:	40020088 	.word	0x40020088
 8006d48:	400200a0 	.word	0x400200a0
 8006d4c:	400200b8 	.word	0x400200b8
 8006d50:	40020410 	.word	0x40020410
 8006d54:	40020428 	.word	0x40020428
 8006d58:	40020440 	.word	0x40020440
 8006d5c:	40020458 	.word	0x40020458
 8006d60:	40020470 	.word	0x40020470
 8006d64:	40020488 	.word	0x40020488
 8006d68:	400204a0 	.word	0x400204a0
 8006d6c:	400204b8 	.word	0x400204b8
 8006d70:	58025408 	.word	0x58025408
 8006d74:	5802541c 	.word	0x5802541c
 8006d78:	58025430 	.word	0x58025430
 8006d7c:	58025444 	.word	0x58025444
 8006d80:	58025458 	.word	0x58025458
 8006d84:	5802546c 	.word	0x5802546c
 8006d88:	58025480 	.word	0x58025480
 8006d8c:	58025494 	.word	0x58025494

08006d90 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b089      	sub	sp, #36	; 0x24
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006d9e:	4b89      	ldr	r3, [pc, #548]	; (8006fc4 <HAL_GPIO_Init+0x234>)
 8006da0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006da2:	e194      	b.n	80070ce <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	2101      	movs	r1, #1
 8006daa:	69fb      	ldr	r3, [r7, #28]
 8006dac:	fa01 f303 	lsl.w	r3, r1, r3
 8006db0:	4013      	ands	r3, r2
 8006db2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	f000 8186 	beq.w	80070c8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	2b01      	cmp	r3, #1
 8006dc2:	d00b      	beq.n	8006ddc <HAL_GPIO_Init+0x4c>
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	2b02      	cmp	r3, #2
 8006dca:	d007      	beq.n	8006ddc <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006dd0:	2b11      	cmp	r3, #17
 8006dd2:	d003      	beq.n	8006ddc <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	2b12      	cmp	r3, #18
 8006dda:	d130      	bne.n	8006e3e <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	689b      	ldr	r3, [r3, #8]
 8006de0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006de2:	69fb      	ldr	r3, [r7, #28]
 8006de4:	005b      	lsls	r3, r3, #1
 8006de6:	2203      	movs	r2, #3
 8006de8:	fa02 f303 	lsl.w	r3, r2, r3
 8006dec:	43db      	mvns	r3, r3
 8006dee:	69ba      	ldr	r2, [r7, #24]
 8006df0:	4013      	ands	r3, r2
 8006df2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	68da      	ldr	r2, [r3, #12]
 8006df8:	69fb      	ldr	r3, [r7, #28]
 8006dfa:	005b      	lsls	r3, r3, #1
 8006dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8006e00:	69ba      	ldr	r2, [r7, #24]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	69ba      	ldr	r2, [r7, #24]
 8006e0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006e12:	2201      	movs	r2, #1
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	fa02 f303 	lsl.w	r3, r2, r3
 8006e1a:	43db      	mvns	r3, r3
 8006e1c:	69ba      	ldr	r2, [r7, #24]
 8006e1e:	4013      	ands	r3, r2
 8006e20:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	091b      	lsrs	r3, r3, #4
 8006e28:	f003 0201 	and.w	r2, r3, #1
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006e32:	69ba      	ldr	r2, [r7, #24]
 8006e34:	4313      	orrs	r3, r2
 8006e36:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	69ba      	ldr	r2, [r7, #24]
 8006e3c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	68db      	ldr	r3, [r3, #12]
 8006e42:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006e44:	69fb      	ldr	r3, [r7, #28]
 8006e46:	005b      	lsls	r3, r3, #1
 8006e48:	2203      	movs	r2, #3
 8006e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e4e:	43db      	mvns	r3, r3
 8006e50:	69ba      	ldr	r2, [r7, #24]
 8006e52:	4013      	ands	r3, r2
 8006e54:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	689a      	ldr	r2, [r3, #8]
 8006e5a:	69fb      	ldr	r3, [r7, #28]
 8006e5c:	005b      	lsls	r3, r3, #1
 8006e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8006e62:	69ba      	ldr	r2, [r7, #24]
 8006e64:	4313      	orrs	r3, r2
 8006e66:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	69ba      	ldr	r2, [r7, #24]
 8006e6c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	2b02      	cmp	r3, #2
 8006e74:	d003      	beq.n	8006e7e <HAL_GPIO_Init+0xee>
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	2b12      	cmp	r3, #18
 8006e7c:	d123      	bne.n	8006ec6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006e7e:	69fb      	ldr	r3, [r7, #28]
 8006e80:	08da      	lsrs	r2, r3, #3
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	3208      	adds	r2, #8
 8006e86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006e8c:	69fb      	ldr	r3, [r7, #28]
 8006e8e:	f003 0307 	and.w	r3, r3, #7
 8006e92:	009b      	lsls	r3, r3, #2
 8006e94:	220f      	movs	r2, #15
 8006e96:	fa02 f303 	lsl.w	r3, r2, r3
 8006e9a:	43db      	mvns	r3, r3
 8006e9c:	69ba      	ldr	r2, [r7, #24]
 8006e9e:	4013      	ands	r3, r2
 8006ea0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	691a      	ldr	r2, [r3, #16]
 8006ea6:	69fb      	ldr	r3, [r7, #28]
 8006ea8:	f003 0307 	and.w	r3, r3, #7
 8006eac:	009b      	lsls	r3, r3, #2
 8006eae:	fa02 f303 	lsl.w	r3, r2, r3
 8006eb2:	69ba      	ldr	r2, [r7, #24]
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006eb8:	69fb      	ldr	r3, [r7, #28]
 8006eba:	08da      	lsrs	r2, r3, #3
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	3208      	adds	r2, #8
 8006ec0:	69b9      	ldr	r1, [r7, #24]
 8006ec2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006ecc:	69fb      	ldr	r3, [r7, #28]
 8006ece:	005b      	lsls	r3, r3, #1
 8006ed0:	2203      	movs	r2, #3
 8006ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ed6:	43db      	mvns	r3, r3
 8006ed8:	69ba      	ldr	r2, [r7, #24]
 8006eda:	4013      	ands	r3, r2
 8006edc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	f003 0203 	and.w	r2, r3, #3
 8006ee6:	69fb      	ldr	r3, [r7, #28]
 8006ee8:	005b      	lsls	r3, r3, #1
 8006eea:	fa02 f303 	lsl.w	r3, r2, r3
 8006eee:	69ba      	ldr	r2, [r7, #24]
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	69ba      	ldr	r2, [r7, #24]
 8006ef8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	f000 80e0 	beq.w	80070c8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f08:	4b2f      	ldr	r3, [pc, #188]	; (8006fc8 <HAL_GPIO_Init+0x238>)
 8006f0a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006f0e:	4a2e      	ldr	r2, [pc, #184]	; (8006fc8 <HAL_GPIO_Init+0x238>)
 8006f10:	f043 0302 	orr.w	r3, r3, #2
 8006f14:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8006f18:	4b2b      	ldr	r3, [pc, #172]	; (8006fc8 <HAL_GPIO_Init+0x238>)
 8006f1a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006f1e:	f003 0302 	and.w	r3, r3, #2
 8006f22:	60fb      	str	r3, [r7, #12]
 8006f24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006f26:	4a29      	ldr	r2, [pc, #164]	; (8006fcc <HAL_GPIO_Init+0x23c>)
 8006f28:	69fb      	ldr	r3, [r7, #28]
 8006f2a:	089b      	lsrs	r3, r3, #2
 8006f2c:	3302      	adds	r3, #2
 8006f2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006f34:	69fb      	ldr	r3, [r7, #28]
 8006f36:	f003 0303 	and.w	r3, r3, #3
 8006f3a:	009b      	lsls	r3, r3, #2
 8006f3c:	220f      	movs	r2, #15
 8006f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f42:	43db      	mvns	r3, r3
 8006f44:	69ba      	ldr	r2, [r7, #24]
 8006f46:	4013      	ands	r3, r2
 8006f48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	4a20      	ldr	r2, [pc, #128]	; (8006fd0 <HAL_GPIO_Init+0x240>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d052      	beq.n	8006ff8 <HAL_GPIO_Init+0x268>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	4a1f      	ldr	r2, [pc, #124]	; (8006fd4 <HAL_GPIO_Init+0x244>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d031      	beq.n	8006fbe <HAL_GPIO_Init+0x22e>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	4a1e      	ldr	r2, [pc, #120]	; (8006fd8 <HAL_GPIO_Init+0x248>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d02b      	beq.n	8006fba <HAL_GPIO_Init+0x22a>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	4a1d      	ldr	r2, [pc, #116]	; (8006fdc <HAL_GPIO_Init+0x24c>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d025      	beq.n	8006fb6 <HAL_GPIO_Init+0x226>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	4a1c      	ldr	r2, [pc, #112]	; (8006fe0 <HAL_GPIO_Init+0x250>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d01f      	beq.n	8006fb2 <HAL_GPIO_Init+0x222>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	4a1b      	ldr	r2, [pc, #108]	; (8006fe4 <HAL_GPIO_Init+0x254>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d019      	beq.n	8006fae <HAL_GPIO_Init+0x21e>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	4a1a      	ldr	r2, [pc, #104]	; (8006fe8 <HAL_GPIO_Init+0x258>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d013      	beq.n	8006faa <HAL_GPIO_Init+0x21a>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	4a19      	ldr	r2, [pc, #100]	; (8006fec <HAL_GPIO_Init+0x25c>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d00d      	beq.n	8006fa6 <HAL_GPIO_Init+0x216>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	4a18      	ldr	r2, [pc, #96]	; (8006ff0 <HAL_GPIO_Init+0x260>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d007      	beq.n	8006fa2 <HAL_GPIO_Init+0x212>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	4a17      	ldr	r2, [pc, #92]	; (8006ff4 <HAL_GPIO_Init+0x264>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d101      	bne.n	8006f9e <HAL_GPIO_Init+0x20e>
 8006f9a:	2309      	movs	r3, #9
 8006f9c:	e02d      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006f9e:	230a      	movs	r3, #10
 8006fa0:	e02b      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006fa2:	2308      	movs	r3, #8
 8006fa4:	e029      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006fa6:	2307      	movs	r3, #7
 8006fa8:	e027      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006faa:	2306      	movs	r3, #6
 8006fac:	e025      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006fae:	2305      	movs	r3, #5
 8006fb0:	e023      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006fb2:	2304      	movs	r3, #4
 8006fb4:	e021      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006fb6:	2303      	movs	r3, #3
 8006fb8:	e01f      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006fba:	2302      	movs	r3, #2
 8006fbc:	e01d      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	e01b      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006fc2:	bf00      	nop
 8006fc4:	58000080 	.word	0x58000080
 8006fc8:	58024400 	.word	0x58024400
 8006fcc:	58000400 	.word	0x58000400
 8006fd0:	58020000 	.word	0x58020000
 8006fd4:	58020400 	.word	0x58020400
 8006fd8:	58020800 	.word	0x58020800
 8006fdc:	58020c00 	.word	0x58020c00
 8006fe0:	58021000 	.word	0x58021000
 8006fe4:	58021400 	.word	0x58021400
 8006fe8:	58021800 	.word	0x58021800
 8006fec:	58021c00 	.word	0x58021c00
 8006ff0:	58022000 	.word	0x58022000
 8006ff4:	58022400 	.word	0x58022400
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	69fa      	ldr	r2, [r7, #28]
 8006ffc:	f002 0203 	and.w	r2, r2, #3
 8007000:	0092      	lsls	r2, r2, #2
 8007002:	4093      	lsls	r3, r2
 8007004:	69ba      	ldr	r2, [r7, #24]
 8007006:	4313      	orrs	r3, r2
 8007008:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800700a:	4938      	ldr	r1, [pc, #224]	; (80070ec <HAL_GPIO_Init+0x35c>)
 800700c:	69fb      	ldr	r3, [r7, #28]
 800700e:	089b      	lsrs	r3, r3, #2
 8007010:	3302      	adds	r3, #2
 8007012:	69ba      	ldr	r2, [r7, #24]
 8007014:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	43db      	mvns	r3, r3
 8007022:	69ba      	ldr	r2, [r7, #24]
 8007024:	4013      	ands	r3, r2
 8007026:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007030:	2b00      	cmp	r3, #0
 8007032:	d003      	beq.n	800703c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8007034:	69ba      	ldr	r2, [r7, #24]
 8007036:	693b      	ldr	r3, [r7, #16]
 8007038:	4313      	orrs	r3, r2
 800703a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	69ba      	ldr	r2, [r7, #24]
 8007040:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007048:	693b      	ldr	r3, [r7, #16]
 800704a:	43db      	mvns	r3, r3
 800704c:	69ba      	ldr	r2, [r7, #24]
 800704e:	4013      	ands	r3, r2
 8007050:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800705a:	2b00      	cmp	r3, #0
 800705c:	d003      	beq.n	8007066 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800705e:	69ba      	ldr	r2, [r7, #24]
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	4313      	orrs	r3, r2
 8007064:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	69ba      	ldr	r2, [r7, #24]
 800706a:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800706c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	43db      	mvns	r3, r3
 8007078:	69ba      	ldr	r2, [r7, #24]
 800707a:	4013      	ands	r3, r2
 800707c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007086:	2b00      	cmp	r3, #0
 8007088:	d003      	beq.n	8007092 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 800708a:	69ba      	ldr	r2, [r7, #24]
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	4313      	orrs	r3, r2
 8007090:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007092:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007096:	69bb      	ldr	r3, [r7, #24]
 8007098:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800709a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80070a2:	693b      	ldr	r3, [r7, #16]
 80070a4:	43db      	mvns	r3, r3
 80070a6:	69ba      	ldr	r2, [r7, #24]
 80070a8:	4013      	ands	r3, r2
 80070aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d003      	beq.n	80070c0 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 80070b8:	69ba      	ldr	r2, [r7, #24]
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	4313      	orrs	r3, r2
 80070be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80070c0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80070c4:	69bb      	ldr	r3, [r7, #24]
 80070c6:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80070c8:	69fb      	ldr	r3, [r7, #28]
 80070ca:	3301      	adds	r3, #1
 80070cc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	681a      	ldr	r2, [r3, #0]
 80070d2:	69fb      	ldr	r3, [r7, #28]
 80070d4:	fa22 f303 	lsr.w	r3, r2, r3
 80070d8:	2b00      	cmp	r3, #0
 80070da:	f47f ae63 	bne.w	8006da4 <HAL_GPIO_Init+0x14>
  }
}
 80070de:	bf00      	nop
 80070e0:	bf00      	nop
 80070e2:	3724      	adds	r7, #36	; 0x24
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr
 80070ec:	58000400 	.word	0x58000400

080070f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b085      	sub	sp, #20
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	460b      	mov	r3, r1
 80070fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	691a      	ldr	r2, [r3, #16]
 8007100:	887b      	ldrh	r3, [r7, #2]
 8007102:	4013      	ands	r3, r2
 8007104:	2b00      	cmp	r3, #0
 8007106:	d002      	beq.n	800710e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007108:	2301      	movs	r3, #1
 800710a:	73fb      	strb	r3, [r7, #15]
 800710c:	e001      	b.n	8007112 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800710e:	2300      	movs	r3, #0
 8007110:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007112:	7bfb      	ldrb	r3, [r7, #15]
}
 8007114:	4618      	mov	r0, r3
 8007116:	3714      	adds	r7, #20
 8007118:	46bd      	mov	sp, r7
 800711a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711e:	4770      	bx	lr

08007120 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007120:	b480      	push	{r7}
 8007122:	b083      	sub	sp, #12
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
 8007128:	460b      	mov	r3, r1
 800712a:	807b      	strh	r3, [r7, #2]
 800712c:	4613      	mov	r3, r2
 800712e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007130:	787b      	ldrb	r3, [r7, #1]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d003      	beq.n	800713e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007136:	887a      	ldrh	r2, [r7, #2]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800713c:	e003      	b.n	8007146 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800713e:	887b      	ldrh	r3, [r7, #2]
 8007140:	041a      	lsls	r2, r3, #16
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	619a      	str	r2, [r3, #24]
}
 8007146:	bf00      	nop
 8007148:	370c      	adds	r7, #12
 800714a:	46bd      	mov	sp, r7
 800714c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007150:	4770      	bx	lr

08007152 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007152:	b480      	push	{r7}
 8007154:	b085      	sub	sp, #20
 8007156:	af00      	add	r7, sp, #0
 8007158:	6078      	str	r0, [r7, #4]
 800715a:	460b      	mov	r3, r1
 800715c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	695b      	ldr	r3, [r3, #20]
 8007162:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007164:	887a      	ldrh	r2, [r7, #2]
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	4013      	ands	r3, r2
 800716a:	041a      	lsls	r2, r3, #16
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	43d9      	mvns	r1, r3
 8007170:	887b      	ldrh	r3, [r7, #2]
 8007172:	400b      	ands	r3, r1
 8007174:	431a      	orrs	r2, r3
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	619a      	str	r2, [r3, #24]
}
 800717a:	bf00      	nop
 800717c:	3714      	adds	r7, #20
 800717e:	46bd      	mov	sp, r7
 8007180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007184:	4770      	bx	lr

08007186 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007186:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007188:	b08f      	sub	sp, #60	; 0x3c
 800718a:	af0a      	add	r7, sp, #40	; 0x28
 800718c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d101      	bne.n	8007198 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007194:	2301      	movs	r3, #1
 8007196:	e116      	b.n	80073c6 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80071a4:	b2db      	uxtb	r3, r3
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d106      	bne.n	80071b8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2200      	movs	r2, #0
 80071ae:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f00d fc8a 	bl	8014acc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2203      	movs	r2, #3
 80071bc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d102      	bne.n	80071d2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2200      	movs	r2, #0
 80071d0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4618      	mov	r0, r3
 80071d8:	f008 fff7 	bl	80101ca <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	603b      	str	r3, [r7, #0]
 80071e2:	687e      	ldr	r6, [r7, #4]
 80071e4:	466d      	mov	r5, sp
 80071e6:	f106 0410 	add.w	r4, r6, #16
 80071ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80071ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80071ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80071f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80071f2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80071f6:	e885 0003 	stmia.w	r5, {r0, r1}
 80071fa:	1d33      	adds	r3, r6, #4
 80071fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80071fe:	6838      	ldr	r0, [r7, #0]
 8007200:	f008 fec2 	bl	800ff88 <USB_CoreInit>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d005      	beq.n	8007216 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2202      	movs	r2, #2
 800720e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8007212:	2301      	movs	r3, #1
 8007214:	e0d7      	b.n	80073c6 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	2100      	movs	r1, #0
 800721c:	4618      	mov	r0, r3
 800721e:	f008 ffe5 	bl	80101ec <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007222:	2300      	movs	r3, #0
 8007224:	73fb      	strb	r3, [r7, #15]
 8007226:	e04a      	b.n	80072be <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007228:	7bfa      	ldrb	r2, [r7, #15]
 800722a:	6879      	ldr	r1, [r7, #4]
 800722c:	4613      	mov	r3, r2
 800722e:	00db      	lsls	r3, r3, #3
 8007230:	1a9b      	subs	r3, r3, r2
 8007232:	009b      	lsls	r3, r3, #2
 8007234:	440b      	add	r3, r1
 8007236:	333d      	adds	r3, #61	; 0x3d
 8007238:	2201      	movs	r2, #1
 800723a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800723c:	7bfa      	ldrb	r2, [r7, #15]
 800723e:	6879      	ldr	r1, [r7, #4]
 8007240:	4613      	mov	r3, r2
 8007242:	00db      	lsls	r3, r3, #3
 8007244:	1a9b      	subs	r3, r3, r2
 8007246:	009b      	lsls	r3, r3, #2
 8007248:	440b      	add	r3, r1
 800724a:	333c      	adds	r3, #60	; 0x3c
 800724c:	7bfa      	ldrb	r2, [r7, #15]
 800724e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007250:	7bfa      	ldrb	r2, [r7, #15]
 8007252:	7bfb      	ldrb	r3, [r7, #15]
 8007254:	b298      	uxth	r0, r3
 8007256:	6879      	ldr	r1, [r7, #4]
 8007258:	4613      	mov	r3, r2
 800725a:	00db      	lsls	r3, r3, #3
 800725c:	1a9b      	subs	r3, r3, r2
 800725e:	009b      	lsls	r3, r3, #2
 8007260:	440b      	add	r3, r1
 8007262:	3342      	adds	r3, #66	; 0x42
 8007264:	4602      	mov	r2, r0
 8007266:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007268:	7bfa      	ldrb	r2, [r7, #15]
 800726a:	6879      	ldr	r1, [r7, #4]
 800726c:	4613      	mov	r3, r2
 800726e:	00db      	lsls	r3, r3, #3
 8007270:	1a9b      	subs	r3, r3, r2
 8007272:	009b      	lsls	r3, r3, #2
 8007274:	440b      	add	r3, r1
 8007276:	333f      	adds	r3, #63	; 0x3f
 8007278:	2200      	movs	r2, #0
 800727a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800727c:	7bfa      	ldrb	r2, [r7, #15]
 800727e:	6879      	ldr	r1, [r7, #4]
 8007280:	4613      	mov	r3, r2
 8007282:	00db      	lsls	r3, r3, #3
 8007284:	1a9b      	subs	r3, r3, r2
 8007286:	009b      	lsls	r3, r3, #2
 8007288:	440b      	add	r3, r1
 800728a:	3344      	adds	r3, #68	; 0x44
 800728c:	2200      	movs	r2, #0
 800728e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007290:	7bfa      	ldrb	r2, [r7, #15]
 8007292:	6879      	ldr	r1, [r7, #4]
 8007294:	4613      	mov	r3, r2
 8007296:	00db      	lsls	r3, r3, #3
 8007298:	1a9b      	subs	r3, r3, r2
 800729a:	009b      	lsls	r3, r3, #2
 800729c:	440b      	add	r3, r1
 800729e:	3348      	adds	r3, #72	; 0x48
 80072a0:	2200      	movs	r2, #0
 80072a2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80072a4:	7bfa      	ldrb	r2, [r7, #15]
 80072a6:	6879      	ldr	r1, [r7, #4]
 80072a8:	4613      	mov	r3, r2
 80072aa:	00db      	lsls	r3, r3, #3
 80072ac:	1a9b      	subs	r3, r3, r2
 80072ae:	009b      	lsls	r3, r3, #2
 80072b0:	440b      	add	r3, r1
 80072b2:	3350      	adds	r3, #80	; 0x50
 80072b4:	2200      	movs	r2, #0
 80072b6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80072b8:	7bfb      	ldrb	r3, [r7, #15]
 80072ba:	3301      	adds	r3, #1
 80072bc:	73fb      	strb	r3, [r7, #15]
 80072be:	7bfa      	ldrb	r2, [r7, #15]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	685b      	ldr	r3, [r3, #4]
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d3af      	bcc.n	8007228 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80072c8:	2300      	movs	r3, #0
 80072ca:	73fb      	strb	r3, [r7, #15]
 80072cc:	e044      	b.n	8007358 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80072ce:	7bfa      	ldrb	r2, [r7, #15]
 80072d0:	6879      	ldr	r1, [r7, #4]
 80072d2:	4613      	mov	r3, r2
 80072d4:	00db      	lsls	r3, r3, #3
 80072d6:	1a9b      	subs	r3, r3, r2
 80072d8:	009b      	lsls	r3, r3, #2
 80072da:	440b      	add	r3, r1
 80072dc:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80072e0:	2200      	movs	r2, #0
 80072e2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80072e4:	7bfa      	ldrb	r2, [r7, #15]
 80072e6:	6879      	ldr	r1, [r7, #4]
 80072e8:	4613      	mov	r3, r2
 80072ea:	00db      	lsls	r3, r3, #3
 80072ec:	1a9b      	subs	r3, r3, r2
 80072ee:	009b      	lsls	r3, r3, #2
 80072f0:	440b      	add	r3, r1
 80072f2:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80072f6:	7bfa      	ldrb	r2, [r7, #15]
 80072f8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80072fa:	7bfa      	ldrb	r2, [r7, #15]
 80072fc:	6879      	ldr	r1, [r7, #4]
 80072fe:	4613      	mov	r3, r2
 8007300:	00db      	lsls	r3, r3, #3
 8007302:	1a9b      	subs	r3, r3, r2
 8007304:	009b      	lsls	r3, r3, #2
 8007306:	440b      	add	r3, r1
 8007308:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800730c:	2200      	movs	r2, #0
 800730e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007310:	7bfa      	ldrb	r2, [r7, #15]
 8007312:	6879      	ldr	r1, [r7, #4]
 8007314:	4613      	mov	r3, r2
 8007316:	00db      	lsls	r3, r3, #3
 8007318:	1a9b      	subs	r3, r3, r2
 800731a:	009b      	lsls	r3, r3, #2
 800731c:	440b      	add	r3, r1
 800731e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8007322:	2200      	movs	r2, #0
 8007324:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007326:	7bfa      	ldrb	r2, [r7, #15]
 8007328:	6879      	ldr	r1, [r7, #4]
 800732a:	4613      	mov	r3, r2
 800732c:	00db      	lsls	r3, r3, #3
 800732e:	1a9b      	subs	r3, r3, r2
 8007330:	009b      	lsls	r3, r3, #2
 8007332:	440b      	add	r3, r1
 8007334:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007338:	2200      	movs	r2, #0
 800733a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800733c:	7bfa      	ldrb	r2, [r7, #15]
 800733e:	6879      	ldr	r1, [r7, #4]
 8007340:	4613      	mov	r3, r2
 8007342:	00db      	lsls	r3, r3, #3
 8007344:	1a9b      	subs	r3, r3, r2
 8007346:	009b      	lsls	r3, r3, #2
 8007348:	440b      	add	r3, r1
 800734a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800734e:	2200      	movs	r2, #0
 8007350:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007352:	7bfb      	ldrb	r3, [r7, #15]
 8007354:	3301      	adds	r3, #1
 8007356:	73fb      	strb	r3, [r7, #15]
 8007358:	7bfa      	ldrb	r2, [r7, #15]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	429a      	cmp	r2, r3
 8007360:	d3b5      	bcc.n	80072ce <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	603b      	str	r3, [r7, #0]
 8007368:	687e      	ldr	r6, [r7, #4]
 800736a:	466d      	mov	r5, sp
 800736c:	f106 0410 	add.w	r4, r6, #16
 8007370:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007372:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007374:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007376:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007378:	e894 0003 	ldmia.w	r4, {r0, r1}
 800737c:	e885 0003 	stmia.w	r5, {r0, r1}
 8007380:	1d33      	adds	r3, r6, #4
 8007382:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007384:	6838      	ldr	r0, [r7, #0]
 8007386:	f008 ff5b 	bl	8010240 <USB_DevInit>
 800738a:	4603      	mov	r3, r0
 800738c:	2b00      	cmp	r3, #0
 800738e:	d005      	beq.n	800739c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2202      	movs	r2, #2
 8007394:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8007398:	2301      	movs	r3, #1
 800739a:	e014      	b.n	80073c6 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2200      	movs	r2, #0
 80073a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2201      	movs	r2, #1
 80073a8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b0:	2b01      	cmp	r3, #1
 80073b2:	d102      	bne.n	80073ba <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f001 f891 	bl	80084dc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4618      	mov	r0, r3
 80073c0:	f009 ffdb 	bl	801137a <USB_DevDisconnect>

  return HAL_OK;
 80073c4:	2300      	movs	r3, #0
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3714      	adds	r7, #20
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080073ce <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80073ce:	b580      	push	{r7, lr}
 80073d0:	b084      	sub	sp, #16
 80073d2:	af00      	add	r7, sp, #0
 80073d4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	d101      	bne.n	80073ea <HAL_PCD_Start+0x1c>
 80073e6:	2302      	movs	r3, #2
 80073e8:	e020      	b.n	800742c <HAL_PCD_Start+0x5e>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2201      	movs	r2, #1
 80073ee:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073f6:	2b01      	cmp	r3, #1
 80073f8:	d109      	bne.n	800740e <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80073fe:	2b01      	cmp	r3, #1
 8007400:	d005      	beq.n	800740e <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007406:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4618      	mov	r0, r3
 8007414:	f008 fec8 	bl	80101a8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4618      	mov	r0, r3
 800741e:	f009 ff8b 	bl	8011338 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2200      	movs	r2, #0
 8007426:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800742a:	2300      	movs	r3, #0
}
 800742c:	4618      	mov	r0, r3
 800742e:	3710      	adds	r7, #16
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}

08007434 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007434:	b590      	push	{r4, r7, lr}
 8007436:	b08d      	sub	sp, #52	; 0x34
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007442:	6a3b      	ldr	r3, [r7, #32]
 8007444:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4618      	mov	r0, r3
 800744c:	f00a f849 	bl	80114e2 <USB_GetMode>
 8007450:	4603      	mov	r3, r0
 8007452:	2b00      	cmp	r3, #0
 8007454:	f040 83ca 	bne.w	8007bec <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4618      	mov	r0, r3
 800745e:	f009 ffad 	bl	80113bc <USB_ReadInterrupts>
 8007462:	4603      	mov	r3, r0
 8007464:	2b00      	cmp	r3, #0
 8007466:	f000 83c0 	beq.w	8007bea <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4618      	mov	r0, r3
 8007470:	f009 ffa4 	bl	80113bc <USB_ReadInterrupts>
 8007474:	4603      	mov	r3, r0
 8007476:	f003 0302 	and.w	r3, r3, #2
 800747a:	2b02      	cmp	r3, #2
 800747c:	d107      	bne.n	800748e <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	695a      	ldr	r2, [r3, #20]
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f002 0202 	and.w	r2, r2, #2
 800748c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4618      	mov	r0, r3
 8007494:	f009 ff92 	bl	80113bc <USB_ReadInterrupts>
 8007498:	4603      	mov	r3, r0
 800749a:	f003 0310 	and.w	r3, r3, #16
 800749e:	2b10      	cmp	r3, #16
 80074a0:	d161      	bne.n	8007566 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	699a      	ldr	r2, [r3, #24]
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f022 0210 	bic.w	r2, r2, #16
 80074b0:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80074b2:	6a3b      	ldr	r3, [r7, #32]
 80074b4:	6a1b      	ldr	r3, [r3, #32]
 80074b6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80074b8:	69bb      	ldr	r3, [r7, #24]
 80074ba:	f003 020f 	and.w	r2, r3, #15
 80074be:	4613      	mov	r3, r2
 80074c0:	00db      	lsls	r3, r3, #3
 80074c2:	1a9b      	subs	r3, r3, r2
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80074ca:	687a      	ldr	r2, [r7, #4]
 80074cc:	4413      	add	r3, r2
 80074ce:	3304      	adds	r3, #4
 80074d0:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80074d2:	69bb      	ldr	r3, [r7, #24]
 80074d4:	0c5b      	lsrs	r3, r3, #17
 80074d6:	f003 030f 	and.w	r3, r3, #15
 80074da:	2b02      	cmp	r3, #2
 80074dc:	d124      	bne.n	8007528 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80074de:	69ba      	ldr	r2, [r7, #24]
 80074e0:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80074e4:	4013      	ands	r3, r2
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d035      	beq.n	8007556 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80074ee:	69bb      	ldr	r3, [r7, #24]
 80074f0:	091b      	lsrs	r3, r3, #4
 80074f2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80074f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	461a      	mov	r2, r3
 80074fc:	6a38      	ldr	r0, [r7, #32]
 80074fe:	f009 fdc9 	bl	8011094 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	68da      	ldr	r2, [r3, #12]
 8007506:	69bb      	ldr	r3, [r7, #24]
 8007508:	091b      	lsrs	r3, r3, #4
 800750a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800750e:	441a      	add	r2, r3
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	699a      	ldr	r2, [r3, #24]
 8007518:	69bb      	ldr	r3, [r7, #24]
 800751a:	091b      	lsrs	r3, r3, #4
 800751c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007520:	441a      	add	r2, r3
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	619a      	str	r2, [r3, #24]
 8007526:	e016      	b.n	8007556 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8007528:	69bb      	ldr	r3, [r7, #24]
 800752a:	0c5b      	lsrs	r3, r3, #17
 800752c:	f003 030f 	and.w	r3, r3, #15
 8007530:	2b06      	cmp	r3, #6
 8007532:	d110      	bne.n	8007556 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800753a:	2208      	movs	r2, #8
 800753c:	4619      	mov	r1, r3
 800753e:	6a38      	ldr	r0, [r7, #32]
 8007540:	f009 fda8 	bl	8011094 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007544:	697b      	ldr	r3, [r7, #20]
 8007546:	699a      	ldr	r2, [r3, #24]
 8007548:	69bb      	ldr	r3, [r7, #24]
 800754a:	091b      	lsrs	r3, r3, #4
 800754c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007550:	441a      	add	r2, r3
 8007552:	697b      	ldr	r3, [r7, #20]
 8007554:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	699a      	ldr	r2, [r3, #24]
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f042 0210 	orr.w	r2, r2, #16
 8007564:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4618      	mov	r0, r3
 800756c:	f009 ff26 	bl	80113bc <USB_ReadInterrupts>
 8007570:	4603      	mov	r3, r0
 8007572:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007576:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800757a:	d16e      	bne.n	800765a <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800757c:	2300      	movs	r3, #0
 800757e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4618      	mov	r0, r3
 8007586:	f009 ff2c 	bl	80113e2 <USB_ReadDevAllOutEpInterrupt>
 800758a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800758c:	e062      	b.n	8007654 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800758e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007590:	f003 0301 	and.w	r3, r3, #1
 8007594:	2b00      	cmp	r3, #0
 8007596:	d057      	beq.n	8007648 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800759e:	b2d2      	uxtb	r2, r2
 80075a0:	4611      	mov	r1, r2
 80075a2:	4618      	mov	r0, r3
 80075a4:	f009 ff51 	bl	801144a <USB_ReadDevOutEPInterrupt>
 80075a8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	f003 0301 	and.w	r3, r3, #1
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d00c      	beq.n	80075ce <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80075b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b6:	015a      	lsls	r2, r3, #5
 80075b8:	69fb      	ldr	r3, [r7, #28]
 80075ba:	4413      	add	r3, r2
 80075bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075c0:	461a      	mov	r2, r3
 80075c2:	2301      	movs	r3, #1
 80075c4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80075c6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 fddd 	bl	8008188 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	f003 0308 	and.w	r3, r3, #8
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d00c      	beq.n	80075f2 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80075d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075da:	015a      	lsls	r2, r3, #5
 80075dc:	69fb      	ldr	r3, [r7, #28]
 80075de:	4413      	add	r3, r2
 80075e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075e4:	461a      	mov	r2, r3
 80075e6:	2308      	movs	r3, #8
 80075e8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80075ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f000 fed7 	bl	80083a0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80075f2:	693b      	ldr	r3, [r7, #16]
 80075f4:	f003 0310 	and.w	r3, r3, #16
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d008      	beq.n	800760e <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80075fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075fe:	015a      	lsls	r2, r3, #5
 8007600:	69fb      	ldr	r3, [r7, #28]
 8007602:	4413      	add	r3, r2
 8007604:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007608:	461a      	mov	r2, r3
 800760a:	2310      	movs	r3, #16
 800760c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	f003 0320 	and.w	r3, r3, #32
 8007614:	2b00      	cmp	r3, #0
 8007616:	d008      	beq.n	800762a <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800761a:	015a      	lsls	r2, r3, #5
 800761c:	69fb      	ldr	r3, [r7, #28]
 800761e:	4413      	add	r3, r2
 8007620:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007624:	461a      	mov	r2, r3
 8007626:	2320      	movs	r3, #32
 8007628:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007630:	2b00      	cmp	r3, #0
 8007632:	d009      	beq.n	8007648 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8007634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007636:	015a      	lsls	r2, r3, #5
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	4413      	add	r3, r2
 800763c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007640:	461a      	mov	r2, r3
 8007642:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007646:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8007648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800764a:	3301      	adds	r3, #1
 800764c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800764e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007650:	085b      	lsrs	r3, r3, #1
 8007652:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8007654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007656:	2b00      	cmp	r3, #0
 8007658:	d199      	bne.n	800758e <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4618      	mov	r0, r3
 8007660:	f009 feac 	bl	80113bc <USB_ReadInterrupts>
 8007664:	4603      	mov	r3, r0
 8007666:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800766a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800766e:	f040 80c0 	bne.w	80077f2 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4618      	mov	r0, r3
 8007678:	f009 fecd 	bl	8011416 <USB_ReadDevAllInEpInterrupt>
 800767c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800767e:	2300      	movs	r3, #0
 8007680:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8007682:	e0b2      	b.n	80077ea <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8007684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007686:	f003 0301 	and.w	r3, r3, #1
 800768a:	2b00      	cmp	r3, #0
 800768c:	f000 80a7 	beq.w	80077de <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007696:	b2d2      	uxtb	r2, r2
 8007698:	4611      	mov	r1, r2
 800769a:	4618      	mov	r0, r3
 800769c:	f009 fef3 	bl	8011486 <USB_ReadDevInEPInterrupt>
 80076a0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	f003 0301 	and.w	r3, r3, #1
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d057      	beq.n	800775c <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80076ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ae:	f003 030f 	and.w	r3, r3, #15
 80076b2:	2201      	movs	r2, #1
 80076b4:	fa02 f303 	lsl.w	r3, r2, r3
 80076b8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80076ba:	69fb      	ldr	r3, [r7, #28]
 80076bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	43db      	mvns	r3, r3
 80076c6:	69f9      	ldr	r1, [r7, #28]
 80076c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80076cc:	4013      	ands	r3, r2
 80076ce:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80076d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d2:	015a      	lsls	r2, r3, #5
 80076d4:	69fb      	ldr	r3, [r7, #28]
 80076d6:	4413      	add	r3, r2
 80076d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076dc:	461a      	mov	r2, r3
 80076de:	2301      	movs	r3, #1
 80076e0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	691b      	ldr	r3, [r3, #16]
 80076e6:	2b01      	cmp	r3, #1
 80076e8:	d132      	bne.n	8007750 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80076ea:	6879      	ldr	r1, [r7, #4]
 80076ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076ee:	4613      	mov	r3, r2
 80076f0:	00db      	lsls	r3, r3, #3
 80076f2:	1a9b      	subs	r3, r3, r2
 80076f4:	009b      	lsls	r3, r3, #2
 80076f6:	440b      	add	r3, r1
 80076f8:	3348      	adds	r3, #72	; 0x48
 80076fa:	6819      	ldr	r1, [r3, #0]
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007700:	4613      	mov	r3, r2
 8007702:	00db      	lsls	r3, r3, #3
 8007704:	1a9b      	subs	r3, r3, r2
 8007706:	009b      	lsls	r3, r3, #2
 8007708:	4403      	add	r3, r0
 800770a:	3344      	adds	r3, #68	; 0x44
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4419      	add	r1, r3
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007714:	4613      	mov	r3, r2
 8007716:	00db      	lsls	r3, r3, #3
 8007718:	1a9b      	subs	r3, r3, r2
 800771a:	009b      	lsls	r3, r3, #2
 800771c:	4403      	add	r3, r0
 800771e:	3348      	adds	r3, #72	; 0x48
 8007720:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8007722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007724:	2b00      	cmp	r3, #0
 8007726:	d113      	bne.n	8007750 <HAL_PCD_IRQHandler+0x31c>
 8007728:	6879      	ldr	r1, [r7, #4]
 800772a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800772c:	4613      	mov	r3, r2
 800772e:	00db      	lsls	r3, r3, #3
 8007730:	1a9b      	subs	r3, r3, r2
 8007732:	009b      	lsls	r3, r3, #2
 8007734:	440b      	add	r3, r1
 8007736:	3350      	adds	r3, #80	; 0x50
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d108      	bne.n	8007750 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6818      	ldr	r0, [r3, #0]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007748:	461a      	mov	r2, r3
 800774a:	2101      	movs	r1, #1
 800774c:	f009 fefc 	bl	8011548 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8007750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007752:	b2db      	uxtb	r3, r3
 8007754:	4619      	mov	r1, r3
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f00d fa39 	bl	8014bce <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	f003 0308 	and.w	r3, r3, #8
 8007762:	2b00      	cmp	r3, #0
 8007764:	d008      	beq.n	8007778 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8007766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007768:	015a      	lsls	r2, r3, #5
 800776a:	69fb      	ldr	r3, [r7, #28]
 800776c:	4413      	add	r3, r2
 800776e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007772:	461a      	mov	r2, r3
 8007774:	2308      	movs	r3, #8
 8007776:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	f003 0310 	and.w	r3, r3, #16
 800777e:	2b00      	cmp	r3, #0
 8007780:	d008      	beq.n	8007794 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8007782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007784:	015a      	lsls	r2, r3, #5
 8007786:	69fb      	ldr	r3, [r7, #28]
 8007788:	4413      	add	r3, r2
 800778a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800778e:	461a      	mov	r2, r3
 8007790:	2310      	movs	r3, #16
 8007792:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800779a:	2b00      	cmp	r3, #0
 800779c:	d008      	beq.n	80077b0 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800779e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a0:	015a      	lsls	r2, r3, #5
 80077a2:	69fb      	ldr	r3, [r7, #28]
 80077a4:	4413      	add	r3, r2
 80077a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077aa:	461a      	mov	r2, r3
 80077ac:	2340      	movs	r3, #64	; 0x40
 80077ae:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80077b0:	693b      	ldr	r3, [r7, #16]
 80077b2:	f003 0302 	and.w	r3, r3, #2
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d008      	beq.n	80077cc <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80077ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077bc:	015a      	lsls	r2, r3, #5
 80077be:	69fb      	ldr	r3, [r7, #28]
 80077c0:	4413      	add	r3, r2
 80077c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077c6:	461a      	mov	r2, r3
 80077c8:	2302      	movs	r3, #2
 80077ca:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d003      	beq.n	80077de <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80077d6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	f000 fc48 	bl	800806e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80077de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e0:	3301      	adds	r3, #1
 80077e2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80077e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077e6:	085b      	lsrs	r3, r3, #1
 80077e8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80077ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	f47f af49 	bne.w	8007684 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	4618      	mov	r0, r3
 80077f8:	f009 fde0 	bl	80113bc <USB_ReadInterrupts>
 80077fc:	4603      	mov	r3, r0
 80077fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007802:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007806:	d122      	bne.n	800784e <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007808:	69fb      	ldr	r3, [r7, #28]
 800780a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	69fa      	ldr	r2, [r7, #28]
 8007812:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007816:	f023 0301 	bic.w	r3, r3, #1
 800781a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8007822:	2b01      	cmp	r3, #1
 8007824:	d108      	bne.n	8007838 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2200      	movs	r2, #0
 800782a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800782e:	2100      	movs	r1, #0
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f000 fe77 	bl	8008524 <HAL_PCDEx_LPM_Callback>
 8007836:	e002      	b.n	800783e <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f00d fa3f 	bl	8014cbc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	695a      	ldr	r2, [r3, #20]
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800784c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	4618      	mov	r0, r3
 8007854:	f009 fdb2 	bl	80113bc <USB_ReadInterrupts>
 8007858:	4603      	mov	r3, r0
 800785a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800785e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007862:	d112      	bne.n	800788a <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8007864:	69fb      	ldr	r3, [r7, #28]
 8007866:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	f003 0301 	and.w	r3, r3, #1
 8007870:	2b01      	cmp	r3, #1
 8007872:	d102      	bne.n	800787a <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007874:	6878      	ldr	r0, [r7, #4]
 8007876:	f00d f9fb 	bl	8014c70 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	695a      	ldr	r2, [r3, #20]
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8007888:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	4618      	mov	r0, r3
 8007890:	f009 fd94 	bl	80113bc <USB_ReadInterrupts>
 8007894:	4603      	mov	r3, r0
 8007896:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800789a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800789e:	d121      	bne.n	80078e4 <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	695a      	ldr	r2, [r3, #20]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 80078ae:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d111      	bne.n	80078de <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2201      	movs	r2, #1
 80078be:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078c8:	089b      	lsrs	r3, r3, #2
 80078ca:	f003 020f 	and.w	r2, r3, #15
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80078d4:	2101      	movs	r1, #1
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f000 fe24 	bl	8008524 <HAL_PCDEx_LPM_Callback>
 80078dc:	e002      	b.n	80078e4 <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f00d f9c6 	bl	8014c70 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4618      	mov	r0, r3
 80078ea:	f009 fd67 	bl	80113bc <USB_ReadInterrupts>
 80078ee:	4603      	mov	r3, r0
 80078f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80078f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078f8:	f040 80c7 	bne.w	8007a8a <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80078fc:	69fb      	ldr	r3, [r7, #28]
 80078fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	69fa      	ldr	r2, [r7, #28]
 8007906:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800790a:	f023 0301 	bic.w	r3, r3, #1
 800790e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	2110      	movs	r1, #16
 8007916:	4618      	mov	r0, r3
 8007918:	f008 fdf0 	bl	80104fc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800791c:	2300      	movs	r3, #0
 800791e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007920:	e056      	b.n	80079d0 <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8007922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007924:	015a      	lsls	r2, r3, #5
 8007926:	69fb      	ldr	r3, [r7, #28]
 8007928:	4413      	add	r3, r2
 800792a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800792e:	461a      	mov	r2, r3
 8007930:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007934:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007938:	015a      	lsls	r2, r3, #5
 800793a:	69fb      	ldr	r3, [r7, #28]
 800793c:	4413      	add	r3, r2
 800793e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007946:	0151      	lsls	r1, r2, #5
 8007948:	69fa      	ldr	r2, [r7, #28]
 800794a:	440a      	add	r2, r1
 800794c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007950:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007954:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007958:	015a      	lsls	r2, r3, #5
 800795a:	69fb      	ldr	r3, [r7, #28]
 800795c:	4413      	add	r3, r2
 800795e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007966:	0151      	lsls	r1, r2, #5
 8007968:	69fa      	ldr	r2, [r7, #28]
 800796a:	440a      	add	r2, r1
 800796c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007970:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007974:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007978:	015a      	lsls	r2, r3, #5
 800797a:	69fb      	ldr	r3, [r7, #28]
 800797c:	4413      	add	r3, r2
 800797e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007982:	461a      	mov	r2, r3
 8007984:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007988:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800798a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800798c:	015a      	lsls	r2, r3, #5
 800798e:	69fb      	ldr	r3, [r7, #28]
 8007990:	4413      	add	r3, r2
 8007992:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800799a:	0151      	lsls	r1, r2, #5
 800799c:	69fa      	ldr	r2, [r7, #28]
 800799e:	440a      	add	r2, r1
 80079a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80079a4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80079a8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80079aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079ac:	015a      	lsls	r2, r3, #5
 80079ae:	69fb      	ldr	r3, [r7, #28]
 80079b0:	4413      	add	r3, r2
 80079b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80079ba:	0151      	lsls	r1, r2, #5
 80079bc:	69fa      	ldr	r2, [r7, #28]
 80079be:	440a      	add	r2, r1
 80079c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80079c4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80079c8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80079ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079cc:	3301      	adds	r3, #1
 80079ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80079d6:	429a      	cmp	r2, r3
 80079d8:	d3a3      	bcc.n	8007922 <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80079da:	69fb      	ldr	r3, [r7, #28]
 80079dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079e0:	69db      	ldr	r3, [r3, #28]
 80079e2:	69fa      	ldr	r2, [r7, #28]
 80079e4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80079e8:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80079ec:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d016      	beq.n	8007a24 <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80079f6:	69fb      	ldr	r3, [r7, #28]
 80079f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a00:	69fa      	ldr	r2, [r7, #28]
 8007a02:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a06:	f043 030b 	orr.w	r3, r3, #11
 8007a0a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8007a0e:	69fb      	ldr	r3, [r7, #28]
 8007a10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a16:	69fa      	ldr	r2, [r7, #28]
 8007a18:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a1c:	f043 030b 	orr.w	r3, r3, #11
 8007a20:	6453      	str	r3, [r2, #68]	; 0x44
 8007a22:	e015      	b.n	8007a50 <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8007a24:	69fb      	ldr	r3, [r7, #28]
 8007a26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a2a:	695a      	ldr	r2, [r3, #20]
 8007a2c:	69fb      	ldr	r3, [r7, #28]
 8007a2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a32:	4619      	mov	r1, r3
 8007a34:	f242 032b 	movw	r3, #8235	; 0x202b
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8007a3c:	69fb      	ldr	r3, [r7, #28]
 8007a3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a42:	691b      	ldr	r3, [r3, #16]
 8007a44:	69fa      	ldr	r2, [r7, #28]
 8007a46:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a4a:	f043 030b 	orr.w	r3, r3, #11
 8007a4e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007a50:	69fb      	ldr	r3, [r7, #28]
 8007a52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	69fa      	ldr	r2, [r7, #28]
 8007a5a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a5e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007a62:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6818      	ldr	r0, [r3, #0]
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	691b      	ldr	r3, [r3, #16]
 8007a6c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007a74:	461a      	mov	r2, r3
 8007a76:	f009 fd67 	bl	8011548 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	695a      	ldr	r2, [r3, #20]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8007a88:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f009 fc94 	bl	80113bc <USB_ReadInterrupts>
 8007a94:	4603      	mov	r3, r0
 8007a96:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007a9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a9e:	d124      	bne.n	8007aea <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f009 fd2b 	bl	8011500 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f008 fd85 	bl	80105be <USB_GetDevSpeed>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	461a      	mov	r2, r3
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681c      	ldr	r4, [r3, #0]
 8007ac0:	f001 fcd6 	bl	8009470 <HAL_RCC_GetHCLKFreq>
 8007ac4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007aca:	b2db      	uxtb	r3, r3
 8007acc:	461a      	mov	r2, r3
 8007ace:	4620      	mov	r0, r4
 8007ad0:	f008 fac8 	bl	8010064 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8007ad4:	6878      	ldr	r0, [r7, #4]
 8007ad6:	f00d f8a2 	bl	8014c1e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	695a      	ldr	r2, [r3, #20]
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8007ae8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4618      	mov	r0, r3
 8007af0:	f009 fc64 	bl	80113bc <USB_ReadInterrupts>
 8007af4:	4603      	mov	r3, r0
 8007af6:	f003 0308 	and.w	r3, r3, #8
 8007afa:	2b08      	cmp	r3, #8
 8007afc:	d10a      	bne.n	8007b14 <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f00d f87f 	bl	8014c02 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	695a      	ldr	r2, [r3, #20]
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f002 0208 	and.w	r2, r2, #8
 8007b12:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f009 fc4f 	bl	80113bc <USB_ReadInterrupts>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007b24:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b28:	d10f      	bne.n	8007b4a <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8007b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	4619      	mov	r1, r3
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f00d f8e1 	bl	8014cfc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	695a      	ldr	r2, [r3, #20]
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8007b48:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f009 fc34 	bl	80113bc <USB_ReadInterrupts>
 8007b54:	4603      	mov	r3, r0
 8007b56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007b5a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007b5e:	d10f      	bne.n	8007b80 <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8007b60:	2300      	movs	r3, #0
 8007b62:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8007b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b66:	b2db      	uxtb	r3, r3
 8007b68:	4619      	mov	r1, r3
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f00d f8b4 	bl	8014cd8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	695a      	ldr	r2, [r3, #20]
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8007b7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4618      	mov	r0, r3
 8007b86:	f009 fc19 	bl	80113bc <USB_ReadInterrupts>
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007b90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b94:	d10a      	bne.n	8007bac <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f00d f8c2 	bl	8014d20 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	695a      	ldr	r2, [r3, #20]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8007baa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f009 fc03 	bl	80113bc <USB_ReadInterrupts>
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	f003 0304 	and.w	r3, r3, #4
 8007bbc:	2b04      	cmp	r3, #4
 8007bbe:	d115      	bne.n	8007bec <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	685b      	ldr	r3, [r3, #4]
 8007bc6:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007bc8:	69bb      	ldr	r3, [r7, #24]
 8007bca:	f003 0304 	and.w	r3, r3, #4
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d002      	beq.n	8007bd8 <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f00d f8b2 	bl	8014d3c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	6859      	ldr	r1, [r3, #4]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	69ba      	ldr	r2, [r7, #24]
 8007be4:	430a      	orrs	r2, r1
 8007be6:	605a      	str	r2, [r3, #4]
 8007be8:	e000      	b.n	8007bec <HAL_PCD_IRQHandler+0x7b8>
      return;
 8007bea:	bf00      	nop
    }
  }
}
 8007bec:	3734      	adds	r7, #52	; 0x34
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd90      	pop	{r4, r7, pc}

08007bf2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007bf2:	b580      	push	{r7, lr}
 8007bf4:	b082      	sub	sp, #8
 8007bf6:	af00      	add	r7, sp, #0
 8007bf8:	6078      	str	r0, [r7, #4]
 8007bfa:	460b      	mov	r3, r1
 8007bfc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d101      	bne.n	8007c0c <HAL_PCD_SetAddress+0x1a>
 8007c08:	2302      	movs	r3, #2
 8007c0a:	e013      	b.n	8007c34 <HAL_PCD_SetAddress+0x42>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2201      	movs	r2, #1
 8007c10:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	78fa      	ldrb	r2, [r7, #3]
 8007c18:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	78fa      	ldrb	r2, [r7, #3]
 8007c22:	4611      	mov	r1, r2
 8007c24:	4618      	mov	r0, r3
 8007c26:	f009 fb61 	bl	80112ec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8007c32:	2300      	movs	r3, #0
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3708      	adds	r7, #8
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}

08007c3c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b084      	sub	sp, #16
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
 8007c44:	4608      	mov	r0, r1
 8007c46:	4611      	mov	r1, r2
 8007c48:	461a      	mov	r2, r3
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	70fb      	strb	r3, [r7, #3]
 8007c4e:	460b      	mov	r3, r1
 8007c50:	803b      	strh	r3, [r7, #0]
 8007c52:	4613      	mov	r3, r2
 8007c54:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8007c56:	2300      	movs	r3, #0
 8007c58:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007c5a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	da0f      	bge.n	8007c82 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c62:	78fb      	ldrb	r3, [r7, #3]
 8007c64:	f003 020f 	and.w	r2, r3, #15
 8007c68:	4613      	mov	r3, r2
 8007c6a:	00db      	lsls	r3, r3, #3
 8007c6c:	1a9b      	subs	r3, r3, r2
 8007c6e:	009b      	lsls	r3, r3, #2
 8007c70:	3338      	adds	r3, #56	; 0x38
 8007c72:	687a      	ldr	r2, [r7, #4]
 8007c74:	4413      	add	r3, r2
 8007c76:	3304      	adds	r3, #4
 8007c78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2201      	movs	r2, #1
 8007c7e:	705a      	strb	r2, [r3, #1]
 8007c80:	e00f      	b.n	8007ca2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007c82:	78fb      	ldrb	r3, [r7, #3]
 8007c84:	f003 020f 	and.w	r2, r3, #15
 8007c88:	4613      	mov	r3, r2
 8007c8a:	00db      	lsls	r3, r3, #3
 8007c8c:	1a9b      	subs	r3, r3, r2
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007c94:	687a      	ldr	r2, [r7, #4]
 8007c96:	4413      	add	r3, r2
 8007c98:	3304      	adds	r3, #4
 8007c9a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007ca2:	78fb      	ldrb	r3, [r7, #3]
 8007ca4:	f003 030f 	and.w	r3, r3, #15
 8007ca8:	b2da      	uxtb	r2, r3
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8007cae:	883a      	ldrh	r2, [r7, #0]
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	78ba      	ldrb	r2, [r7, #2]
 8007cb8:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	785b      	ldrb	r3, [r3, #1]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d004      	beq.n	8007ccc <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	781b      	ldrb	r3, [r3, #0]
 8007cc6:	b29a      	uxth	r2, r3
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007ccc:	78bb      	ldrb	r3, [r7, #2]
 8007cce:	2b02      	cmp	r3, #2
 8007cd0:	d102      	bne.n	8007cd8 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d101      	bne.n	8007ce6 <HAL_PCD_EP_Open+0xaa>
 8007ce2:	2302      	movs	r3, #2
 8007ce4:	e00e      	b.n	8007d04 <HAL_PCD_EP_Open+0xc8>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2201      	movs	r2, #1
 8007cea:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	68f9      	ldr	r1, [r7, #12]
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f008 fc87 	bl	8010608 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8007d02:	7afb      	ldrb	r3, [r7, #11]
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	3710      	adds	r7, #16
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd80      	pop	{r7, pc}

08007d0c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b084      	sub	sp, #16
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
 8007d14:	460b      	mov	r3, r1
 8007d16:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007d18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	da0f      	bge.n	8007d40 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007d20:	78fb      	ldrb	r3, [r7, #3]
 8007d22:	f003 020f 	and.w	r2, r3, #15
 8007d26:	4613      	mov	r3, r2
 8007d28:	00db      	lsls	r3, r3, #3
 8007d2a:	1a9b      	subs	r3, r3, r2
 8007d2c:	009b      	lsls	r3, r3, #2
 8007d2e:	3338      	adds	r3, #56	; 0x38
 8007d30:	687a      	ldr	r2, [r7, #4]
 8007d32:	4413      	add	r3, r2
 8007d34:	3304      	adds	r3, #4
 8007d36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	705a      	strb	r2, [r3, #1]
 8007d3e:	e00f      	b.n	8007d60 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007d40:	78fb      	ldrb	r3, [r7, #3]
 8007d42:	f003 020f 	and.w	r2, r3, #15
 8007d46:	4613      	mov	r3, r2
 8007d48:	00db      	lsls	r3, r3, #3
 8007d4a:	1a9b      	subs	r3, r3, r2
 8007d4c:	009b      	lsls	r3, r3, #2
 8007d4e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007d52:	687a      	ldr	r2, [r7, #4]
 8007d54:	4413      	add	r3, r2
 8007d56:	3304      	adds	r3, #4
 8007d58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007d60:	78fb      	ldrb	r3, [r7, #3]
 8007d62:	f003 030f 	and.w	r3, r3, #15
 8007d66:	b2da      	uxtb	r2, r3
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007d72:	2b01      	cmp	r3, #1
 8007d74:	d101      	bne.n	8007d7a <HAL_PCD_EP_Close+0x6e>
 8007d76:	2302      	movs	r3, #2
 8007d78:	e00e      	b.n	8007d98 <HAL_PCD_EP_Close+0x8c>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	68f9      	ldr	r1, [r7, #12]
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f008 fcc5 	bl	8010718 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2200      	movs	r2, #0
 8007d92:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8007d96:	2300      	movs	r3, #0
}
 8007d98:	4618      	mov	r0, r3
 8007d9a:	3710      	adds	r7, #16
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	bd80      	pop	{r7, pc}

08007da0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b086      	sub	sp, #24
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	60f8      	str	r0, [r7, #12]
 8007da8:	607a      	str	r2, [r7, #4]
 8007daa:	603b      	str	r3, [r7, #0]
 8007dac:	460b      	mov	r3, r1
 8007dae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007db0:	7afb      	ldrb	r3, [r7, #11]
 8007db2:	f003 020f 	and.w	r2, r3, #15
 8007db6:	4613      	mov	r3, r2
 8007db8:	00db      	lsls	r3, r3, #3
 8007dba:	1a9b      	subs	r3, r3, r2
 8007dbc:	009b      	lsls	r3, r3, #2
 8007dbe:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007dc2:	68fa      	ldr	r2, [r7, #12]
 8007dc4:	4413      	add	r3, r2
 8007dc6:	3304      	adds	r3, #4
 8007dc8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	687a      	ldr	r2, [r7, #4]
 8007dce:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007dd0:	697b      	ldr	r3, [r7, #20]
 8007dd2:	683a      	ldr	r2, [r7, #0]
 8007dd4:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8007ddc:	697b      	ldr	r3, [r7, #20]
 8007dde:	2200      	movs	r2, #0
 8007de0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007de2:	7afb      	ldrb	r3, [r7, #11]
 8007de4:	f003 030f 	and.w	r3, r3, #15
 8007de8:	b2da      	uxtb	r2, r3
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	691b      	ldr	r3, [r3, #16]
 8007df2:	2b01      	cmp	r3, #1
 8007df4:	d102      	bne.n	8007dfc <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007df6:	687a      	ldr	r2, [r7, #4]
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007dfc:	7afb      	ldrb	r3, [r7, #11]
 8007dfe:	f003 030f 	and.w	r3, r3, #15
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d109      	bne.n	8007e1a <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	6818      	ldr	r0, [r3, #0]
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	691b      	ldr	r3, [r3, #16]
 8007e0e:	b2db      	uxtb	r3, r3
 8007e10:	461a      	mov	r2, r3
 8007e12:	6979      	ldr	r1, [r7, #20]
 8007e14:	f008 ffa8 	bl	8010d68 <USB_EP0StartXfer>
 8007e18:	e008      	b.n	8007e2c <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	6818      	ldr	r0, [r3, #0]
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	691b      	ldr	r3, [r3, #16]
 8007e22:	b2db      	uxtb	r3, r3
 8007e24:	461a      	mov	r2, r3
 8007e26:	6979      	ldr	r1, [r7, #20]
 8007e28:	f008 fd52 	bl	80108d0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8007e2c:	2300      	movs	r3, #0
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3718      	adds	r7, #24
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}

08007e36 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007e36:	b480      	push	{r7}
 8007e38:	b083      	sub	sp, #12
 8007e3a:	af00      	add	r7, sp, #0
 8007e3c:	6078      	str	r0, [r7, #4]
 8007e3e:	460b      	mov	r3, r1
 8007e40:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007e42:	78fb      	ldrb	r3, [r7, #3]
 8007e44:	f003 020f 	and.w	r2, r3, #15
 8007e48:	6879      	ldr	r1, [r7, #4]
 8007e4a:	4613      	mov	r3, r2
 8007e4c:	00db      	lsls	r3, r3, #3
 8007e4e:	1a9b      	subs	r3, r3, r2
 8007e50:	009b      	lsls	r3, r3, #2
 8007e52:	440b      	add	r3, r1
 8007e54:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8007e58:	681b      	ldr	r3, [r3, #0]
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	370c      	adds	r7, #12
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e64:	4770      	bx	lr

08007e66 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007e66:	b580      	push	{r7, lr}
 8007e68:	b086      	sub	sp, #24
 8007e6a:	af00      	add	r7, sp, #0
 8007e6c:	60f8      	str	r0, [r7, #12]
 8007e6e:	607a      	str	r2, [r7, #4]
 8007e70:	603b      	str	r3, [r7, #0]
 8007e72:	460b      	mov	r3, r1
 8007e74:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007e76:	7afb      	ldrb	r3, [r7, #11]
 8007e78:	f003 020f 	and.w	r2, r3, #15
 8007e7c:	4613      	mov	r3, r2
 8007e7e:	00db      	lsls	r3, r3, #3
 8007e80:	1a9b      	subs	r3, r3, r2
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	3338      	adds	r3, #56	; 0x38
 8007e86:	68fa      	ldr	r2, [r7, #12]
 8007e88:	4413      	add	r3, r2
 8007e8a:	3304      	adds	r3, #4
 8007e8c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	687a      	ldr	r2, [r7, #4]
 8007e92:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	683a      	ldr	r2, [r7, #0]
 8007e98:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007ea6:	7afb      	ldrb	r3, [r7, #11]
 8007ea8:	f003 030f 	and.w	r3, r3, #15
 8007eac:	b2da      	uxtb	r2, r3
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	691b      	ldr	r3, [r3, #16]
 8007eb6:	2b01      	cmp	r3, #1
 8007eb8:	d102      	bne.n	8007ec0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007eba:	687a      	ldr	r2, [r7, #4]
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007ec0:	7afb      	ldrb	r3, [r7, #11]
 8007ec2:	f003 030f 	and.w	r3, r3, #15
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d109      	bne.n	8007ede <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	6818      	ldr	r0, [r3, #0]
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	691b      	ldr	r3, [r3, #16]
 8007ed2:	b2db      	uxtb	r3, r3
 8007ed4:	461a      	mov	r2, r3
 8007ed6:	6979      	ldr	r1, [r7, #20]
 8007ed8:	f008 ff46 	bl	8010d68 <USB_EP0StartXfer>
 8007edc:	e008      	b.n	8007ef0 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	6818      	ldr	r0, [r3, #0]
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	691b      	ldr	r3, [r3, #16]
 8007ee6:	b2db      	uxtb	r3, r3
 8007ee8:	461a      	mov	r2, r3
 8007eea:	6979      	ldr	r1, [r7, #20]
 8007eec:	f008 fcf0 	bl	80108d0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8007ef0:	2300      	movs	r3, #0
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3718      	adds	r7, #24
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}

08007efa <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007efa:	b580      	push	{r7, lr}
 8007efc:	b084      	sub	sp, #16
 8007efe:	af00      	add	r7, sp, #0
 8007f00:	6078      	str	r0, [r7, #4]
 8007f02:	460b      	mov	r3, r1
 8007f04:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007f06:	78fb      	ldrb	r3, [r7, #3]
 8007f08:	f003 020f 	and.w	r2, r3, #15
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	685b      	ldr	r3, [r3, #4]
 8007f10:	429a      	cmp	r2, r3
 8007f12:	d901      	bls.n	8007f18 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007f14:	2301      	movs	r3, #1
 8007f16:	e050      	b.n	8007fba <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007f18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	da0f      	bge.n	8007f40 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007f20:	78fb      	ldrb	r3, [r7, #3]
 8007f22:	f003 020f 	and.w	r2, r3, #15
 8007f26:	4613      	mov	r3, r2
 8007f28:	00db      	lsls	r3, r3, #3
 8007f2a:	1a9b      	subs	r3, r3, r2
 8007f2c:	009b      	lsls	r3, r3, #2
 8007f2e:	3338      	adds	r3, #56	; 0x38
 8007f30:	687a      	ldr	r2, [r7, #4]
 8007f32:	4413      	add	r3, r2
 8007f34:	3304      	adds	r3, #4
 8007f36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	705a      	strb	r2, [r3, #1]
 8007f3e:	e00d      	b.n	8007f5c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007f40:	78fa      	ldrb	r2, [r7, #3]
 8007f42:	4613      	mov	r3, r2
 8007f44:	00db      	lsls	r3, r3, #3
 8007f46:	1a9b      	subs	r3, r3, r2
 8007f48:	009b      	lsls	r3, r3, #2
 8007f4a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007f4e:	687a      	ldr	r2, [r7, #4]
 8007f50:	4413      	add	r3, r2
 8007f52:	3304      	adds	r3, #4
 8007f54:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2201      	movs	r2, #1
 8007f60:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007f62:	78fb      	ldrb	r3, [r7, #3]
 8007f64:	f003 030f 	and.w	r3, r3, #15
 8007f68:	b2da      	uxtb	r2, r3
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007f74:	2b01      	cmp	r3, #1
 8007f76:	d101      	bne.n	8007f7c <HAL_PCD_EP_SetStall+0x82>
 8007f78:	2302      	movs	r3, #2
 8007f7a:	e01e      	b.n	8007fba <HAL_PCD_EP_SetStall+0xc0>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2201      	movs	r2, #1
 8007f80:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	68f9      	ldr	r1, [r7, #12]
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	f009 f8da 	bl	8011144 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007f90:	78fb      	ldrb	r3, [r7, #3]
 8007f92:	f003 030f 	and.w	r3, r3, #15
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d10a      	bne.n	8007fb0 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6818      	ldr	r0, [r3, #0]
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	691b      	ldr	r3, [r3, #16]
 8007fa2:	b2d9      	uxtb	r1, r3
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007faa:	461a      	mov	r2, r3
 8007fac:	f009 facc 	bl	8011548 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8007fb8:	2300      	movs	r3, #0
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3710      	adds	r7, #16
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}

08007fc2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007fc2:	b580      	push	{r7, lr}
 8007fc4:	b084      	sub	sp, #16
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	6078      	str	r0, [r7, #4]
 8007fca:	460b      	mov	r3, r1
 8007fcc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007fce:	78fb      	ldrb	r3, [r7, #3]
 8007fd0:	f003 020f 	and.w	r2, r3, #15
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	685b      	ldr	r3, [r3, #4]
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	d901      	bls.n	8007fe0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e042      	b.n	8008066 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007fe0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	da0f      	bge.n	8008008 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007fe8:	78fb      	ldrb	r3, [r7, #3]
 8007fea:	f003 020f 	and.w	r2, r3, #15
 8007fee:	4613      	mov	r3, r2
 8007ff0:	00db      	lsls	r3, r3, #3
 8007ff2:	1a9b      	subs	r3, r3, r2
 8007ff4:	009b      	lsls	r3, r3, #2
 8007ff6:	3338      	adds	r3, #56	; 0x38
 8007ff8:	687a      	ldr	r2, [r7, #4]
 8007ffa:	4413      	add	r3, r2
 8007ffc:	3304      	adds	r3, #4
 8007ffe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2201      	movs	r2, #1
 8008004:	705a      	strb	r2, [r3, #1]
 8008006:	e00f      	b.n	8008028 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008008:	78fb      	ldrb	r3, [r7, #3]
 800800a:	f003 020f 	and.w	r2, r3, #15
 800800e:	4613      	mov	r3, r2
 8008010:	00db      	lsls	r3, r3, #3
 8008012:	1a9b      	subs	r3, r3, r2
 8008014:	009b      	lsls	r3, r3, #2
 8008016:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	4413      	add	r3, r2
 800801e:	3304      	adds	r3, #4
 8008020:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	2200      	movs	r2, #0
 8008026:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2200      	movs	r2, #0
 800802c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800802e:	78fb      	ldrb	r3, [r7, #3]
 8008030:	f003 030f 	and.w	r3, r3, #15
 8008034:	b2da      	uxtb	r2, r3
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008040:	2b01      	cmp	r3, #1
 8008042:	d101      	bne.n	8008048 <HAL_PCD_EP_ClrStall+0x86>
 8008044:	2302      	movs	r3, #2
 8008046:	e00e      	b.n	8008066 <HAL_PCD_EP_ClrStall+0xa4>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2201      	movs	r2, #1
 800804c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	68f9      	ldr	r1, [r7, #12]
 8008056:	4618      	mov	r0, r3
 8008058:	f009 f8e2 	bl	8011220 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2200      	movs	r2, #0
 8008060:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008064:	2300      	movs	r3, #0
}
 8008066:	4618      	mov	r0, r3
 8008068:	3710      	adds	r7, #16
 800806a:	46bd      	mov	sp, r7
 800806c:	bd80      	pop	{r7, pc}

0800806e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800806e:	b580      	push	{r7, lr}
 8008070:	b08a      	sub	sp, #40	; 0x28
 8008072:	af02      	add	r7, sp, #8
 8008074:	6078      	str	r0, [r7, #4]
 8008076:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8008082:	683a      	ldr	r2, [r7, #0]
 8008084:	4613      	mov	r3, r2
 8008086:	00db      	lsls	r3, r3, #3
 8008088:	1a9b      	subs	r3, r3, r2
 800808a:	009b      	lsls	r3, r3, #2
 800808c:	3338      	adds	r3, #56	; 0x38
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	4413      	add	r3, r2
 8008092:	3304      	adds	r3, #4
 8008094:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	699a      	ldr	r2, [r3, #24]
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	695b      	ldr	r3, [r3, #20]
 800809e:	429a      	cmp	r2, r3
 80080a0:	d901      	bls.n	80080a6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80080a2:	2301      	movs	r3, #1
 80080a4:	e06c      	b.n	8008180 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	695a      	ldr	r2, [r3, #20]
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	699b      	ldr	r3, [r3, #24]
 80080ae:	1ad3      	subs	r3, r2, r3
 80080b0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	689b      	ldr	r3, [r3, #8]
 80080b6:	69fa      	ldr	r2, [r7, #28]
 80080b8:	429a      	cmp	r2, r3
 80080ba:	d902      	bls.n	80080c2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	689b      	ldr	r3, [r3, #8]
 80080c0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80080c2:	69fb      	ldr	r3, [r7, #28]
 80080c4:	3303      	adds	r3, #3
 80080c6:	089b      	lsrs	r3, r3, #2
 80080c8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80080ca:	e02b      	b.n	8008124 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	695a      	ldr	r2, [r3, #20]
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	699b      	ldr	r3, [r3, #24]
 80080d4:	1ad3      	subs	r3, r2, r3
 80080d6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	69fa      	ldr	r2, [r7, #28]
 80080de:	429a      	cmp	r2, r3
 80080e0:	d902      	bls.n	80080e8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80080e8:	69fb      	ldr	r3, [r7, #28]
 80080ea:	3303      	adds	r3, #3
 80080ec:	089b      	lsrs	r3, r3, #2
 80080ee:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	68d9      	ldr	r1, [r3, #12]
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	b2da      	uxtb	r2, r3
 80080f8:	69fb      	ldr	r3, [r7, #28]
 80080fa:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008100:	b2db      	uxtb	r3, r3
 8008102:	9300      	str	r3, [sp, #0]
 8008104:	4603      	mov	r3, r0
 8008106:	6978      	ldr	r0, [r7, #20]
 8008108:	f008 ff86 	bl	8011018 <USB_WritePacket>

    ep->xfer_buff  += len;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	68da      	ldr	r2, [r3, #12]
 8008110:	69fb      	ldr	r3, [r7, #28]
 8008112:	441a      	add	r2, r3
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	699a      	ldr	r2, [r3, #24]
 800811c:	69fb      	ldr	r3, [r7, #28]
 800811e:	441a      	add	r2, r3
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	015a      	lsls	r2, r3, #5
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	4413      	add	r3, r2
 800812c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008130:	699b      	ldr	r3, [r3, #24]
 8008132:	b29b      	uxth	r3, r3
 8008134:	69ba      	ldr	r2, [r7, #24]
 8008136:	429a      	cmp	r2, r3
 8008138:	d809      	bhi.n	800814e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	699a      	ldr	r2, [r3, #24]
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008142:	429a      	cmp	r2, r3
 8008144:	d203      	bcs.n	800814e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	695b      	ldr	r3, [r3, #20]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d1be      	bne.n	80080cc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	695a      	ldr	r2, [r3, #20]
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	699b      	ldr	r3, [r3, #24]
 8008156:	429a      	cmp	r2, r3
 8008158:	d811      	bhi.n	800817e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	f003 030f 	and.w	r3, r3, #15
 8008160:	2201      	movs	r2, #1
 8008162:	fa02 f303 	lsl.w	r3, r2, r3
 8008166:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800816e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	43db      	mvns	r3, r3
 8008174:	6939      	ldr	r1, [r7, #16]
 8008176:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800817a:	4013      	ands	r3, r2
 800817c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800817e:	2300      	movs	r3, #0
}
 8008180:	4618      	mov	r0, r3
 8008182:	3720      	adds	r7, #32
 8008184:	46bd      	mov	sp, r7
 8008186:	bd80      	pop	{r7, pc}

08008188 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b086      	sub	sp, #24
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800819c:	697b      	ldr	r3, [r7, #20]
 800819e:	333c      	adds	r3, #60	; 0x3c
 80081a0:	3304      	adds	r3, #4
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	015a      	lsls	r2, r3, #5
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	4413      	add	r3, r2
 80081ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081b2:	689b      	ldr	r3, [r3, #8]
 80081b4:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	691b      	ldr	r3, [r3, #16]
 80081ba:	2b01      	cmp	r3, #1
 80081bc:	f040 80a0 	bne.w	8008300 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	f003 0308 	and.w	r3, r3, #8
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d015      	beq.n	80081f6 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	4a72      	ldr	r2, [pc, #456]	; (8008398 <PCD_EP_OutXfrComplete_int+0x210>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	f240 80dd 	bls.w	800838e <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80081da:	2b00      	cmp	r3, #0
 80081dc:	f000 80d7 	beq.w	800838e <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	015a      	lsls	r2, r3, #5
 80081e4:	693b      	ldr	r3, [r7, #16]
 80081e6:	4413      	add	r3, r2
 80081e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081ec:	461a      	mov	r2, r3
 80081ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80081f2:	6093      	str	r3, [r2, #8]
 80081f4:	e0cb      	b.n	800838e <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	f003 0320 	and.w	r3, r3, #32
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d009      	beq.n	8008214 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	015a      	lsls	r2, r3, #5
 8008204:	693b      	ldr	r3, [r7, #16]
 8008206:	4413      	add	r3, r2
 8008208:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800820c:	461a      	mov	r2, r3
 800820e:	2320      	movs	r3, #32
 8008210:	6093      	str	r3, [r2, #8]
 8008212:	e0bc      	b.n	800838e <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800821a:	2b00      	cmp	r3, #0
 800821c:	f040 80b7 	bne.w	800838e <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	4a5d      	ldr	r2, [pc, #372]	; (8008398 <PCD_EP_OutXfrComplete_int+0x210>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d90f      	bls.n	8008248 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800822e:	2b00      	cmp	r3, #0
 8008230:	d00a      	beq.n	8008248 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	015a      	lsls	r2, r3, #5
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	4413      	add	r3, r2
 800823a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800823e:	461a      	mov	r2, r3
 8008240:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008244:	6093      	str	r3, [r2, #8]
 8008246:	e0a2      	b.n	800838e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8008248:	6879      	ldr	r1, [r7, #4]
 800824a:	683a      	ldr	r2, [r7, #0]
 800824c:	4613      	mov	r3, r2
 800824e:	00db      	lsls	r3, r3, #3
 8008250:	1a9b      	subs	r3, r3, r2
 8008252:	009b      	lsls	r3, r3, #2
 8008254:	440b      	add	r3, r1
 8008256:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800825a:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	0159      	lsls	r1, r3, #5
 8008260:	693b      	ldr	r3, [r7, #16]
 8008262:	440b      	add	r3, r1
 8008264:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008268:	691b      	ldr	r3, [r3, #16]
 800826a:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800826e:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8008270:	6878      	ldr	r0, [r7, #4]
 8008272:	683a      	ldr	r2, [r7, #0]
 8008274:	4613      	mov	r3, r2
 8008276:	00db      	lsls	r3, r3, #3
 8008278:	1a9b      	subs	r3, r3, r2
 800827a:	009b      	lsls	r3, r3, #2
 800827c:	4403      	add	r3, r0
 800827e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8008282:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8008284:	6879      	ldr	r1, [r7, #4]
 8008286:	683a      	ldr	r2, [r7, #0]
 8008288:	4613      	mov	r3, r2
 800828a:	00db      	lsls	r3, r3, #3
 800828c:	1a9b      	subs	r3, r3, r2
 800828e:	009b      	lsls	r3, r3, #2
 8008290:	440b      	add	r3, r1
 8008292:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008296:	6819      	ldr	r1, [r3, #0]
 8008298:	6878      	ldr	r0, [r7, #4]
 800829a:	683a      	ldr	r2, [r7, #0]
 800829c:	4613      	mov	r3, r2
 800829e:	00db      	lsls	r3, r3, #3
 80082a0:	1a9b      	subs	r3, r3, r2
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	4403      	add	r3, r0
 80082a6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4419      	add	r1, r3
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	683a      	ldr	r2, [r7, #0]
 80082b2:	4613      	mov	r3, r2
 80082b4:	00db      	lsls	r3, r3, #3
 80082b6:	1a9b      	subs	r3, r3, r2
 80082b8:	009b      	lsls	r3, r3, #2
 80082ba:	4403      	add	r3, r0
 80082bc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80082c0:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d114      	bne.n	80082f2 <PCD_EP_OutXfrComplete_int+0x16a>
 80082c8:	6879      	ldr	r1, [r7, #4]
 80082ca:	683a      	ldr	r2, [r7, #0]
 80082cc:	4613      	mov	r3, r2
 80082ce:	00db      	lsls	r3, r3, #3
 80082d0:	1a9b      	subs	r3, r3, r2
 80082d2:	009b      	lsls	r3, r3, #2
 80082d4:	440b      	add	r3, r1
 80082d6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d108      	bne.n	80082f2 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6818      	ldr	r0, [r3, #0]
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80082ea:	461a      	mov	r2, r3
 80082ec:	2101      	movs	r1, #1
 80082ee:	f009 f92b 	bl	8011548 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	b2db      	uxtb	r3, r3
 80082f6:	4619      	mov	r1, r3
 80082f8:	6878      	ldr	r0, [r7, #4]
 80082fa:	f00c fc4d 	bl	8014b98 <HAL_PCD_DataOutStageCallback>
 80082fe:	e046      	b.n	800838e <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	4a26      	ldr	r2, [pc, #152]	; (800839c <PCD_EP_OutXfrComplete_int+0x214>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d124      	bne.n	8008352 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800830e:	2b00      	cmp	r3, #0
 8008310:	d00a      	beq.n	8008328 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	015a      	lsls	r2, r3, #5
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	4413      	add	r3, r2
 800831a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800831e:	461a      	mov	r2, r3
 8008320:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008324:	6093      	str	r3, [r2, #8]
 8008326:	e032      	b.n	800838e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	f003 0320 	and.w	r3, r3, #32
 800832e:	2b00      	cmp	r3, #0
 8008330:	d008      	beq.n	8008344 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008332:	683b      	ldr	r3, [r7, #0]
 8008334:	015a      	lsls	r2, r3, #5
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	4413      	add	r3, r2
 800833a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800833e:	461a      	mov	r2, r3
 8008340:	2320      	movs	r3, #32
 8008342:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	b2db      	uxtb	r3, r3
 8008348:	4619      	mov	r1, r3
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f00c fc24 	bl	8014b98 <HAL_PCD_DataOutStageCallback>
 8008350:	e01d      	b.n	800838e <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d114      	bne.n	8008382 <PCD_EP_OutXfrComplete_int+0x1fa>
 8008358:	6879      	ldr	r1, [r7, #4]
 800835a:	683a      	ldr	r2, [r7, #0]
 800835c:	4613      	mov	r3, r2
 800835e:	00db      	lsls	r3, r3, #3
 8008360:	1a9b      	subs	r3, r3, r2
 8008362:	009b      	lsls	r3, r3, #2
 8008364:	440b      	add	r3, r1
 8008366:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d108      	bne.n	8008382 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6818      	ldr	r0, [r3, #0]
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800837a:	461a      	mov	r2, r3
 800837c:	2100      	movs	r1, #0
 800837e:	f009 f8e3 	bl	8011548 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	b2db      	uxtb	r3, r3
 8008386:	4619      	mov	r1, r3
 8008388:	6878      	ldr	r0, [r7, #4]
 800838a:	f00c fc05 	bl	8014b98 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800838e:	2300      	movs	r3, #0
}
 8008390:	4618      	mov	r0, r3
 8008392:	3718      	adds	r7, #24
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}
 8008398:	4f54300a 	.word	0x4f54300a
 800839c:	4f54310a 	.word	0x4f54310a

080083a0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b086      	sub	sp, #24
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
 80083a8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083b0:	697b      	ldr	r3, [r7, #20]
 80083b2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80083b4:	697b      	ldr	r3, [r7, #20]
 80083b6:	333c      	adds	r3, #60	; 0x3c
 80083b8:	3304      	adds	r3, #4
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	015a      	lsls	r2, r3, #5
 80083c2:	693b      	ldr	r3, [r7, #16]
 80083c4:	4413      	add	r3, r2
 80083c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083ca:	689b      	ldr	r3, [r3, #8]
 80083cc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	4a15      	ldr	r2, [pc, #84]	; (8008428 <PCD_EP_OutSetupPacket_int+0x88>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d90e      	bls.n	80083f4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d009      	beq.n	80083f4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	015a      	lsls	r2, r3, #5
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	4413      	add	r3, r2
 80083e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083ec:	461a      	mov	r2, r3
 80083ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80083f2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	f00c fbbd 	bl	8014b74 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	4a0a      	ldr	r2, [pc, #40]	; (8008428 <PCD_EP_OutSetupPacket_int+0x88>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d90c      	bls.n	800841c <PCD_EP_OutSetupPacket_int+0x7c>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	691b      	ldr	r3, [r3, #16]
 8008406:	2b01      	cmp	r3, #1
 8008408:	d108      	bne.n	800841c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6818      	ldr	r0, [r3, #0]
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008414:	461a      	mov	r2, r3
 8008416:	2101      	movs	r1, #1
 8008418:	f009 f896 	bl	8011548 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800841c:	2300      	movs	r3, #0
}
 800841e:	4618      	mov	r0, r3
 8008420:	3718      	adds	r7, #24
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}
 8008426:	bf00      	nop
 8008428:	4f54300a 	.word	0x4f54300a

0800842c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800842c:	b480      	push	{r7}
 800842e:	b085      	sub	sp, #20
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
 8008434:	460b      	mov	r3, r1
 8008436:	70fb      	strb	r3, [r7, #3]
 8008438:	4613      	mov	r3, r2
 800843a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008442:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8008444:	78fb      	ldrb	r3, [r7, #3]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d107      	bne.n	800845a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800844a:	883b      	ldrh	r3, [r7, #0]
 800844c:	0419      	lsls	r1, r3, #16
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	68ba      	ldr	r2, [r7, #8]
 8008454:	430a      	orrs	r2, r1
 8008456:	629a      	str	r2, [r3, #40]	; 0x28
 8008458:	e028      	b.n	80084ac <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008460:	0c1b      	lsrs	r3, r3, #16
 8008462:	68ba      	ldr	r2, [r7, #8]
 8008464:	4413      	add	r3, r2
 8008466:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008468:	2300      	movs	r3, #0
 800846a:	73fb      	strb	r3, [r7, #15]
 800846c:	e00d      	b.n	800848a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681a      	ldr	r2, [r3, #0]
 8008472:	7bfb      	ldrb	r3, [r7, #15]
 8008474:	3340      	adds	r3, #64	; 0x40
 8008476:	009b      	lsls	r3, r3, #2
 8008478:	4413      	add	r3, r2
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	0c1b      	lsrs	r3, r3, #16
 800847e:	68ba      	ldr	r2, [r7, #8]
 8008480:	4413      	add	r3, r2
 8008482:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008484:	7bfb      	ldrb	r3, [r7, #15]
 8008486:	3301      	adds	r3, #1
 8008488:	73fb      	strb	r3, [r7, #15]
 800848a:	7bfa      	ldrb	r2, [r7, #15]
 800848c:	78fb      	ldrb	r3, [r7, #3]
 800848e:	3b01      	subs	r3, #1
 8008490:	429a      	cmp	r2, r3
 8008492:	d3ec      	bcc.n	800846e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8008494:	883b      	ldrh	r3, [r7, #0]
 8008496:	0418      	lsls	r0, r3, #16
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6819      	ldr	r1, [r3, #0]
 800849c:	78fb      	ldrb	r3, [r7, #3]
 800849e:	3b01      	subs	r3, #1
 80084a0:	68ba      	ldr	r2, [r7, #8]
 80084a2:	4302      	orrs	r2, r0
 80084a4:	3340      	adds	r3, #64	; 0x40
 80084a6:	009b      	lsls	r3, r3, #2
 80084a8:	440b      	add	r3, r1
 80084aa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80084ac:	2300      	movs	r3, #0
}
 80084ae:	4618      	mov	r0, r3
 80084b0:	3714      	adds	r7, #20
 80084b2:	46bd      	mov	sp, r7
 80084b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b8:	4770      	bx	lr

080084ba <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80084ba:	b480      	push	{r7}
 80084bc:	b083      	sub	sp, #12
 80084be:	af00      	add	r7, sp, #0
 80084c0:	6078      	str	r0, [r7, #4]
 80084c2:	460b      	mov	r3, r1
 80084c4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	887a      	ldrh	r2, [r7, #2]
 80084cc:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80084ce:	2300      	movs	r3, #0
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	370c      	adds	r7, #12
 80084d4:	46bd      	mov	sp, r7
 80084d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084da:	4770      	bx	lr

080084dc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80084dc:	b480      	push	{r7}
 80084de:	b085      	sub	sp, #20
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2201      	movs	r2, #1
 80084ee:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2200      	movs	r2, #0
 80084f6:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	699b      	ldr	r3, [r3, #24]
 80084fe:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800850a:	4b05      	ldr	r3, [pc, #20]	; (8008520 <HAL_PCDEx_ActivateLPM+0x44>)
 800850c:	4313      	orrs	r3, r2
 800850e:	68fa      	ldr	r2, [r7, #12]
 8008510:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8008512:	2300      	movs	r3, #0
}
 8008514:	4618      	mov	r0, r3
 8008516:	3714      	adds	r7, #20
 8008518:	46bd      	mov	sp, r7
 800851a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851e:	4770      	bx	lr
 8008520:	10000003 	.word	0x10000003

08008524 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008524:	b480      	push	{r7}
 8008526:	b083      	sub	sp, #12
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
 800852c:	460b      	mov	r3, r1
 800852e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 800853c:	b480      	push	{r7}
 800853e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 8008540:	4b05      	ldr	r3, [pc, #20]	; (8008558 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	4a04      	ldr	r2, [pc, #16]	; (8008558 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008546:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800854a:	6013      	str	r3, [r2, #0]
}
 800854c:	bf00      	nop
 800854e:	46bd      	mov	sp, r7
 8008550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008554:	4770      	bx	lr
 8008556:	bf00      	nop
 8008558:	58024800 	.word	0x58024800

0800855c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b084      	sub	sp, #16
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8008564:	4b19      	ldr	r3, [pc, #100]	; (80085cc <HAL_PWREx_ConfigSupply+0x70>)
 8008566:	68db      	ldr	r3, [r3, #12]
 8008568:	f003 0304 	and.w	r3, r3, #4
 800856c:	2b04      	cmp	r3, #4
 800856e:	d00a      	beq.n	8008586 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008570:	4b16      	ldr	r3, [pc, #88]	; (80085cc <HAL_PWREx_ConfigSupply+0x70>)
 8008572:	68db      	ldr	r3, [r3, #12]
 8008574:	f003 0307 	and.w	r3, r3, #7
 8008578:	687a      	ldr	r2, [r7, #4]
 800857a:	429a      	cmp	r2, r3
 800857c:	d001      	beq.n	8008582 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800857e:	2301      	movs	r3, #1
 8008580:	e01f      	b.n	80085c2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8008582:	2300      	movs	r3, #0
 8008584:	e01d      	b.n	80085c2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8008586:	4b11      	ldr	r3, [pc, #68]	; (80085cc <HAL_PWREx_ConfigSupply+0x70>)
 8008588:	68db      	ldr	r3, [r3, #12]
 800858a:	f023 0207 	bic.w	r2, r3, #7
 800858e:	490f      	ldr	r1, [pc, #60]	; (80085cc <HAL_PWREx_ConfigSupply+0x70>)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	4313      	orrs	r3, r2
 8008594:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8008596:	f7fc fb7d 	bl	8004c94 <HAL_GetTick>
 800859a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800859c:	e009      	b.n	80085b2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800859e:	f7fc fb79 	bl	8004c94 <HAL_GetTick>
 80085a2:	4602      	mov	r2, r0
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	1ad3      	subs	r3, r2, r3
 80085a8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80085ac:	d901      	bls.n	80085b2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80085ae:	2301      	movs	r3, #1
 80085b0:	e007      	b.n	80085c2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80085b2:	4b06      	ldr	r3, [pc, #24]	; (80085cc <HAL_PWREx_ConfigSupply+0x70>)
 80085b4:	685b      	ldr	r3, [r3, #4]
 80085b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80085ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085be:	d1ee      	bne.n	800859e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80085c0:	2300      	movs	r3, #0
}
 80085c2:	4618      	mov	r0, r3
 80085c4:	3710      	adds	r7, #16
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}
 80085ca:	bf00      	nop
 80085cc:	58024800 	.word	0x58024800

080085d0 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80085d0:	b480      	push	{r7}
 80085d2:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80085d4:	4b05      	ldr	r3, [pc, #20]	; (80085ec <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80085d6:	68db      	ldr	r3, [r3, #12]
 80085d8:	4a04      	ldr	r2, [pc, #16]	; (80085ec <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80085da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80085de:	60d3      	str	r3, [r2, #12]
}
 80085e0:	bf00      	nop
 80085e2:	46bd      	mov	sp, r7
 80085e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e8:	4770      	bx	lr
 80085ea:	bf00      	nop
 80085ec:	58024800 	.word	0x58024800

080085f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b08c      	sub	sp, #48	; 0x30
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d101      	bne.n	8008602 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80085fe:	2301      	movs	r3, #1
 8008600:	e3ff      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f003 0301 	and.w	r3, r3, #1
 800860a:	2b00      	cmp	r3, #0
 800860c:	f000 8087 	beq.w	800871e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008610:	4b99      	ldr	r3, [pc, #612]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 8008612:	691b      	ldr	r3, [r3, #16]
 8008614:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008618:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800861a:	4b97      	ldr	r3, [pc, #604]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 800861c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800861e:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8008620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008622:	2b10      	cmp	r3, #16
 8008624:	d007      	beq.n	8008636 <HAL_RCC_OscConfig+0x46>
 8008626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008628:	2b18      	cmp	r3, #24
 800862a:	d110      	bne.n	800864e <HAL_RCC_OscConfig+0x5e>
 800862c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800862e:	f003 0303 	and.w	r3, r3, #3
 8008632:	2b02      	cmp	r3, #2
 8008634:	d10b      	bne.n	800864e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008636:	4b90      	ldr	r3, [pc, #576]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800863e:	2b00      	cmp	r3, #0
 8008640:	d06c      	beq.n	800871c <HAL_RCC_OscConfig+0x12c>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	685b      	ldr	r3, [r3, #4]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d168      	bne.n	800871c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800864a:	2301      	movs	r3, #1
 800864c:	e3d9      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008656:	d106      	bne.n	8008666 <HAL_RCC_OscConfig+0x76>
 8008658:	4b87      	ldr	r3, [pc, #540]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a86      	ldr	r2, [pc, #536]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 800865e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008662:	6013      	str	r3, [r2, #0]
 8008664:	e02e      	b.n	80086c4 <HAL_RCC_OscConfig+0xd4>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	685b      	ldr	r3, [r3, #4]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d10c      	bne.n	8008688 <HAL_RCC_OscConfig+0x98>
 800866e:	4b82      	ldr	r3, [pc, #520]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a81      	ldr	r2, [pc, #516]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 8008674:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008678:	6013      	str	r3, [r2, #0]
 800867a:	4b7f      	ldr	r3, [pc, #508]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a7e      	ldr	r2, [pc, #504]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 8008680:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008684:	6013      	str	r3, [r2, #0]
 8008686:	e01d      	b.n	80086c4 <HAL_RCC_OscConfig+0xd4>
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008690:	d10c      	bne.n	80086ac <HAL_RCC_OscConfig+0xbc>
 8008692:	4b79      	ldr	r3, [pc, #484]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	4a78      	ldr	r2, [pc, #480]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 8008698:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800869c:	6013      	str	r3, [r2, #0]
 800869e:	4b76      	ldr	r3, [pc, #472]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4a75      	ldr	r2, [pc, #468]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 80086a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80086a8:	6013      	str	r3, [r2, #0]
 80086aa:	e00b      	b.n	80086c4 <HAL_RCC_OscConfig+0xd4>
 80086ac:	4b72      	ldr	r3, [pc, #456]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4a71      	ldr	r2, [pc, #452]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 80086b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80086b6:	6013      	str	r3, [r2, #0]
 80086b8:	4b6f      	ldr	r3, [pc, #444]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a6e      	ldr	r2, [pc, #440]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 80086be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80086c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	685b      	ldr	r3, [r3, #4]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d013      	beq.n	80086f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086cc:	f7fc fae2 	bl	8004c94 <HAL_GetTick>
 80086d0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80086d2:	e008      	b.n	80086e6 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80086d4:	f7fc fade 	bl	8004c94 <HAL_GetTick>
 80086d8:	4602      	mov	r2, r0
 80086da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086dc:	1ad3      	subs	r3, r2, r3
 80086de:	2b64      	cmp	r3, #100	; 0x64
 80086e0:	d901      	bls.n	80086e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80086e2:	2303      	movs	r3, #3
 80086e4:	e38d      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80086e6:	4b64      	ldr	r3, [pc, #400]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d0f0      	beq.n	80086d4 <HAL_RCC_OscConfig+0xe4>
 80086f2:	e014      	b.n	800871e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086f4:	f7fc face 	bl	8004c94 <HAL_GetTick>
 80086f8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80086fa:	e008      	b.n	800870e <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80086fc:	f7fc faca 	bl	8004c94 <HAL_GetTick>
 8008700:	4602      	mov	r2, r0
 8008702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008704:	1ad3      	subs	r3, r2, r3
 8008706:	2b64      	cmp	r3, #100	; 0x64
 8008708:	d901      	bls.n	800870e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800870a:	2303      	movs	r3, #3
 800870c:	e379      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800870e:	4b5a      	ldr	r3, [pc, #360]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008716:	2b00      	cmp	r3, #0
 8008718:	d1f0      	bne.n	80086fc <HAL_RCC_OscConfig+0x10c>
 800871a:	e000      	b.n	800871e <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800871c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f003 0302 	and.w	r3, r3, #2
 8008726:	2b00      	cmp	r3, #0
 8008728:	f000 80ae 	beq.w	8008888 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800872c:	4b52      	ldr	r3, [pc, #328]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 800872e:	691b      	ldr	r3, [r3, #16]
 8008730:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008734:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008736:	4b50      	ldr	r3, [pc, #320]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 8008738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800873a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800873c:	6a3b      	ldr	r3, [r7, #32]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d007      	beq.n	8008752 <HAL_RCC_OscConfig+0x162>
 8008742:	6a3b      	ldr	r3, [r7, #32]
 8008744:	2b18      	cmp	r3, #24
 8008746:	d13a      	bne.n	80087be <HAL_RCC_OscConfig+0x1ce>
 8008748:	69fb      	ldr	r3, [r7, #28]
 800874a:	f003 0303 	and.w	r3, r3, #3
 800874e:	2b00      	cmp	r3, #0
 8008750:	d135      	bne.n	80087be <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008752:	4b49      	ldr	r3, [pc, #292]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f003 0304 	and.w	r3, r3, #4
 800875a:	2b00      	cmp	r3, #0
 800875c:	d005      	beq.n	800876a <HAL_RCC_OscConfig+0x17a>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	68db      	ldr	r3, [r3, #12]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d101      	bne.n	800876a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8008766:	2301      	movs	r3, #1
 8008768:	e34b      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800876a:	f7fc fac3 	bl	8004cf4 <HAL_GetREVID>
 800876e:	4603      	mov	r3, r0
 8008770:	f241 0203 	movw	r2, #4099	; 0x1003
 8008774:	4293      	cmp	r3, r2
 8008776:	d817      	bhi.n	80087a8 <HAL_RCC_OscConfig+0x1b8>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	691b      	ldr	r3, [r3, #16]
 800877c:	2b40      	cmp	r3, #64	; 0x40
 800877e:	d108      	bne.n	8008792 <HAL_RCC_OscConfig+0x1a2>
 8008780:	4b3d      	ldr	r3, [pc, #244]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 8008782:	685b      	ldr	r3, [r3, #4]
 8008784:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8008788:	4a3b      	ldr	r2, [pc, #236]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 800878a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800878e:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008790:	e07a      	b.n	8008888 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008792:	4b39      	ldr	r3, [pc, #228]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 8008794:	685b      	ldr	r3, [r3, #4]
 8008796:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	691b      	ldr	r3, [r3, #16]
 800879e:	031b      	lsls	r3, r3, #12
 80087a0:	4935      	ldr	r1, [pc, #212]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 80087a2:	4313      	orrs	r3, r2
 80087a4:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80087a6:	e06f      	b.n	8008888 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80087a8:	4b33      	ldr	r3, [pc, #204]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 80087aa:	685b      	ldr	r3, [r3, #4]
 80087ac:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	691b      	ldr	r3, [r3, #16]
 80087b4:	061b      	lsls	r3, r3, #24
 80087b6:	4930      	ldr	r1, [pc, #192]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 80087b8:	4313      	orrs	r3, r2
 80087ba:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80087bc:	e064      	b.n	8008888 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	68db      	ldr	r3, [r3, #12]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d045      	beq.n	8008852 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80087c6:	4b2c      	ldr	r3, [pc, #176]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f023 0219 	bic.w	r2, r3, #25
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	68db      	ldr	r3, [r3, #12]
 80087d2:	4929      	ldr	r1, [pc, #164]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 80087d4:	4313      	orrs	r3, r2
 80087d6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087d8:	f7fc fa5c 	bl	8004c94 <HAL_GetTick>
 80087dc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80087de:	e008      	b.n	80087f2 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80087e0:	f7fc fa58 	bl	8004c94 <HAL_GetTick>
 80087e4:	4602      	mov	r2, r0
 80087e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087e8:	1ad3      	subs	r3, r2, r3
 80087ea:	2b02      	cmp	r3, #2
 80087ec:	d901      	bls.n	80087f2 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 80087ee:	2303      	movs	r3, #3
 80087f0:	e307      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80087f2:	4b21      	ldr	r3, [pc, #132]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f003 0304 	and.w	r3, r3, #4
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d0f0      	beq.n	80087e0 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80087fe:	f7fc fa79 	bl	8004cf4 <HAL_GetREVID>
 8008802:	4603      	mov	r3, r0
 8008804:	f241 0203 	movw	r2, #4099	; 0x1003
 8008808:	4293      	cmp	r3, r2
 800880a:	d817      	bhi.n	800883c <HAL_RCC_OscConfig+0x24c>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	691b      	ldr	r3, [r3, #16]
 8008810:	2b40      	cmp	r3, #64	; 0x40
 8008812:	d108      	bne.n	8008826 <HAL_RCC_OscConfig+0x236>
 8008814:	4b18      	ldr	r3, [pc, #96]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 8008816:	685b      	ldr	r3, [r3, #4]
 8008818:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800881c:	4a16      	ldr	r2, [pc, #88]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 800881e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008822:	6053      	str	r3, [r2, #4]
 8008824:	e030      	b.n	8008888 <HAL_RCC_OscConfig+0x298>
 8008826:	4b14      	ldr	r3, [pc, #80]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	691b      	ldr	r3, [r3, #16]
 8008832:	031b      	lsls	r3, r3, #12
 8008834:	4910      	ldr	r1, [pc, #64]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 8008836:	4313      	orrs	r3, r2
 8008838:	604b      	str	r3, [r1, #4]
 800883a:	e025      	b.n	8008888 <HAL_RCC_OscConfig+0x298>
 800883c:	4b0e      	ldr	r3, [pc, #56]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 800883e:	685b      	ldr	r3, [r3, #4]
 8008840:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	691b      	ldr	r3, [r3, #16]
 8008848:	061b      	lsls	r3, r3, #24
 800884a:	490b      	ldr	r1, [pc, #44]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 800884c:	4313      	orrs	r3, r2
 800884e:	604b      	str	r3, [r1, #4]
 8008850:	e01a      	b.n	8008888 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008852:	4b09      	ldr	r3, [pc, #36]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a08      	ldr	r2, [pc, #32]	; (8008878 <HAL_RCC_OscConfig+0x288>)
 8008858:	f023 0301 	bic.w	r3, r3, #1
 800885c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800885e:	f7fc fa19 	bl	8004c94 <HAL_GetTick>
 8008862:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008864:	e00a      	b.n	800887c <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008866:	f7fc fa15 	bl	8004c94 <HAL_GetTick>
 800886a:	4602      	mov	r2, r0
 800886c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800886e:	1ad3      	subs	r3, r2, r3
 8008870:	2b02      	cmp	r3, #2
 8008872:	d903      	bls.n	800887c <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8008874:	2303      	movs	r3, #3
 8008876:	e2c4      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
 8008878:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800887c:	4ba4      	ldr	r3, [pc, #656]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f003 0304 	and.w	r3, r3, #4
 8008884:	2b00      	cmp	r3, #0
 8008886:	d1ee      	bne.n	8008866 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f003 0310 	and.w	r3, r3, #16
 8008890:	2b00      	cmp	r3, #0
 8008892:	f000 80a9 	beq.w	80089e8 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008896:	4b9e      	ldr	r3, [pc, #632]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 8008898:	691b      	ldr	r3, [r3, #16]
 800889a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800889e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80088a0:	4b9b      	ldr	r3, [pc, #620]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 80088a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088a4:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80088a6:	69bb      	ldr	r3, [r7, #24]
 80088a8:	2b08      	cmp	r3, #8
 80088aa:	d007      	beq.n	80088bc <HAL_RCC_OscConfig+0x2cc>
 80088ac:	69bb      	ldr	r3, [r7, #24]
 80088ae:	2b18      	cmp	r3, #24
 80088b0:	d13a      	bne.n	8008928 <HAL_RCC_OscConfig+0x338>
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	f003 0303 	and.w	r3, r3, #3
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	d135      	bne.n	8008928 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80088bc:	4b94      	ldr	r3, [pc, #592]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d005      	beq.n	80088d4 <HAL_RCC_OscConfig+0x2e4>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	69db      	ldr	r3, [r3, #28]
 80088cc:	2b80      	cmp	r3, #128	; 0x80
 80088ce:	d001      	beq.n	80088d4 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 80088d0:	2301      	movs	r3, #1
 80088d2:	e296      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80088d4:	f7fc fa0e 	bl	8004cf4 <HAL_GetREVID>
 80088d8:	4603      	mov	r3, r0
 80088da:	f241 0203 	movw	r2, #4099	; 0x1003
 80088de:	4293      	cmp	r3, r2
 80088e0:	d817      	bhi.n	8008912 <HAL_RCC_OscConfig+0x322>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6a1b      	ldr	r3, [r3, #32]
 80088e6:	2b20      	cmp	r3, #32
 80088e8:	d108      	bne.n	80088fc <HAL_RCC_OscConfig+0x30c>
 80088ea:	4b89      	ldr	r3, [pc, #548]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 80088ec:	685b      	ldr	r3, [r3, #4]
 80088ee:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80088f2:	4a87      	ldr	r2, [pc, #540]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 80088f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80088f8:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80088fa:	e075      	b.n	80089e8 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80088fc:	4b84      	ldr	r3, [pc, #528]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6a1b      	ldr	r3, [r3, #32]
 8008908:	069b      	lsls	r3, r3, #26
 800890a:	4981      	ldr	r1, [pc, #516]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 800890c:	4313      	orrs	r3, r2
 800890e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008910:	e06a      	b.n	80089e8 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008912:	4b7f      	ldr	r3, [pc, #508]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 8008914:	68db      	ldr	r3, [r3, #12]
 8008916:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6a1b      	ldr	r3, [r3, #32]
 800891e:	061b      	lsls	r3, r3, #24
 8008920:	497b      	ldr	r1, [pc, #492]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 8008922:	4313      	orrs	r3, r2
 8008924:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008926:	e05f      	b.n	80089e8 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	69db      	ldr	r3, [r3, #28]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d042      	beq.n	80089b6 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8008930:	4b77      	ldr	r3, [pc, #476]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	4a76      	ldr	r2, [pc, #472]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 8008936:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800893a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800893c:	f7fc f9aa 	bl	8004c94 <HAL_GetTick>
 8008940:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008942:	e008      	b.n	8008956 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8008944:	f7fc f9a6 	bl	8004c94 <HAL_GetTick>
 8008948:	4602      	mov	r2, r0
 800894a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800894c:	1ad3      	subs	r3, r2, r3
 800894e:	2b02      	cmp	r3, #2
 8008950:	d901      	bls.n	8008956 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8008952:	2303      	movs	r3, #3
 8008954:	e255      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008956:	4b6e      	ldr	r3, [pc, #440]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800895e:	2b00      	cmp	r3, #0
 8008960:	d0f0      	beq.n	8008944 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008962:	f7fc f9c7 	bl	8004cf4 <HAL_GetREVID>
 8008966:	4603      	mov	r3, r0
 8008968:	f241 0203 	movw	r2, #4099	; 0x1003
 800896c:	4293      	cmp	r3, r2
 800896e:	d817      	bhi.n	80089a0 <HAL_RCC_OscConfig+0x3b0>
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6a1b      	ldr	r3, [r3, #32]
 8008974:	2b20      	cmp	r3, #32
 8008976:	d108      	bne.n	800898a <HAL_RCC_OscConfig+0x39a>
 8008978:	4b65      	ldr	r3, [pc, #404]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8008980:	4a63      	ldr	r2, [pc, #396]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 8008982:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008986:	6053      	str	r3, [r2, #4]
 8008988:	e02e      	b.n	80089e8 <HAL_RCC_OscConfig+0x3f8>
 800898a:	4b61      	ldr	r3, [pc, #388]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6a1b      	ldr	r3, [r3, #32]
 8008996:	069b      	lsls	r3, r3, #26
 8008998:	495d      	ldr	r1, [pc, #372]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 800899a:	4313      	orrs	r3, r2
 800899c:	604b      	str	r3, [r1, #4]
 800899e:	e023      	b.n	80089e8 <HAL_RCC_OscConfig+0x3f8>
 80089a0:	4b5b      	ldr	r3, [pc, #364]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 80089a2:	68db      	ldr	r3, [r3, #12]
 80089a4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6a1b      	ldr	r3, [r3, #32]
 80089ac:	061b      	lsls	r3, r3, #24
 80089ae:	4958      	ldr	r1, [pc, #352]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 80089b0:	4313      	orrs	r3, r2
 80089b2:	60cb      	str	r3, [r1, #12]
 80089b4:	e018      	b.n	80089e8 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80089b6:	4b56      	ldr	r3, [pc, #344]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	4a55      	ldr	r2, [pc, #340]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 80089bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80089c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089c2:	f7fc f967 	bl	8004c94 <HAL_GetTick>
 80089c6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80089c8:	e008      	b.n	80089dc <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80089ca:	f7fc f963 	bl	8004c94 <HAL_GetTick>
 80089ce:	4602      	mov	r2, r0
 80089d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d2:	1ad3      	subs	r3, r2, r3
 80089d4:	2b02      	cmp	r3, #2
 80089d6:	d901      	bls.n	80089dc <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 80089d8:	2303      	movs	r3, #3
 80089da:	e212      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80089dc:	4b4c      	ldr	r3, [pc, #304]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d1f0      	bne.n	80089ca <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f003 0308 	and.w	r3, r3, #8
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d036      	beq.n	8008a62 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	695b      	ldr	r3, [r3, #20]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d019      	beq.n	8008a30 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80089fc:	4b44      	ldr	r3, [pc, #272]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 80089fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a00:	4a43      	ldr	r2, [pc, #268]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 8008a02:	f043 0301 	orr.w	r3, r3, #1
 8008a06:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a08:	f7fc f944 	bl	8004c94 <HAL_GetTick>
 8008a0c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008a0e:	e008      	b.n	8008a22 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008a10:	f7fc f940 	bl	8004c94 <HAL_GetTick>
 8008a14:	4602      	mov	r2, r0
 8008a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a18:	1ad3      	subs	r3, r2, r3
 8008a1a:	2b02      	cmp	r3, #2
 8008a1c:	d901      	bls.n	8008a22 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8008a1e:	2303      	movs	r3, #3
 8008a20:	e1ef      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008a22:	4b3b      	ldr	r3, [pc, #236]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 8008a24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a26:	f003 0302 	and.w	r3, r3, #2
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d0f0      	beq.n	8008a10 <HAL_RCC_OscConfig+0x420>
 8008a2e:	e018      	b.n	8008a62 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008a30:	4b37      	ldr	r3, [pc, #220]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 8008a32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a34:	4a36      	ldr	r2, [pc, #216]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 8008a36:	f023 0301 	bic.w	r3, r3, #1
 8008a3a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a3c:	f7fc f92a 	bl	8004c94 <HAL_GetTick>
 8008a40:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008a42:	e008      	b.n	8008a56 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008a44:	f7fc f926 	bl	8004c94 <HAL_GetTick>
 8008a48:	4602      	mov	r2, r0
 8008a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a4c:	1ad3      	subs	r3, r2, r3
 8008a4e:	2b02      	cmp	r3, #2
 8008a50:	d901      	bls.n	8008a56 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8008a52:	2303      	movs	r3, #3
 8008a54:	e1d5      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008a56:	4b2e      	ldr	r3, [pc, #184]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 8008a58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a5a:	f003 0302 	and.w	r3, r3, #2
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d1f0      	bne.n	8008a44 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f003 0320 	and.w	r3, r3, #32
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d036      	beq.n	8008adc <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	699b      	ldr	r3, [r3, #24]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d019      	beq.n	8008aaa <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008a76:	4b26      	ldr	r3, [pc, #152]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4a25      	ldr	r2, [pc, #148]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 8008a7c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008a80:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008a82:	f7fc f907 	bl	8004c94 <HAL_GetTick>
 8008a86:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008a88:	e008      	b.n	8008a9c <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8008a8a:	f7fc f903 	bl	8004c94 <HAL_GetTick>
 8008a8e:	4602      	mov	r2, r0
 8008a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a92:	1ad3      	subs	r3, r2, r3
 8008a94:	2b02      	cmp	r3, #2
 8008a96:	d901      	bls.n	8008a9c <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8008a98:	2303      	movs	r3, #3
 8008a9a:	e1b2      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008a9c:	4b1c      	ldr	r3, [pc, #112]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d0f0      	beq.n	8008a8a <HAL_RCC_OscConfig+0x49a>
 8008aa8:	e018      	b.n	8008adc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008aaa:	4b19      	ldr	r3, [pc, #100]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4a18      	ldr	r2, [pc, #96]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 8008ab0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008ab4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008ab6:	f7fc f8ed 	bl	8004c94 <HAL_GetTick>
 8008aba:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008abc:	e008      	b.n	8008ad0 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8008abe:	f7fc f8e9 	bl	8004c94 <HAL_GetTick>
 8008ac2:	4602      	mov	r2, r0
 8008ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ac6:	1ad3      	subs	r3, r2, r3
 8008ac8:	2b02      	cmp	r3, #2
 8008aca:	d901      	bls.n	8008ad0 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8008acc:	2303      	movs	r3, #3
 8008ace:	e198      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008ad0:	4b0f      	ldr	r3, [pc, #60]	; (8008b10 <HAL_RCC_OscConfig+0x520>)
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d1f0      	bne.n	8008abe <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f003 0304 	and.w	r3, r3, #4
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	f000 8085 	beq.w	8008bf4 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008aea:	4b0a      	ldr	r3, [pc, #40]	; (8008b14 <HAL_RCC_OscConfig+0x524>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	4a09      	ldr	r2, [pc, #36]	; (8008b14 <HAL_RCC_OscConfig+0x524>)
 8008af0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008af4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008af6:	f7fc f8cd 	bl	8004c94 <HAL_GetTick>
 8008afa:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008afc:	e00c      	b.n	8008b18 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008afe:	f7fc f8c9 	bl	8004c94 <HAL_GetTick>
 8008b02:	4602      	mov	r2, r0
 8008b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b06:	1ad3      	subs	r3, r2, r3
 8008b08:	2b64      	cmp	r3, #100	; 0x64
 8008b0a:	d905      	bls.n	8008b18 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8008b0c:	2303      	movs	r3, #3
 8008b0e:	e178      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
 8008b10:	58024400 	.word	0x58024400
 8008b14:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008b18:	4b96      	ldr	r3, [pc, #600]	; (8008d74 <HAL_RCC_OscConfig+0x784>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d0ec      	beq.n	8008afe <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	689b      	ldr	r3, [r3, #8]
 8008b28:	2b01      	cmp	r3, #1
 8008b2a:	d106      	bne.n	8008b3a <HAL_RCC_OscConfig+0x54a>
 8008b2c:	4b92      	ldr	r3, [pc, #584]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008b2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b30:	4a91      	ldr	r2, [pc, #580]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008b32:	f043 0301 	orr.w	r3, r3, #1
 8008b36:	6713      	str	r3, [r2, #112]	; 0x70
 8008b38:	e02d      	b.n	8008b96 <HAL_RCC_OscConfig+0x5a6>
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	689b      	ldr	r3, [r3, #8]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d10c      	bne.n	8008b5c <HAL_RCC_OscConfig+0x56c>
 8008b42:	4b8d      	ldr	r3, [pc, #564]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b46:	4a8c      	ldr	r2, [pc, #560]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008b48:	f023 0301 	bic.w	r3, r3, #1
 8008b4c:	6713      	str	r3, [r2, #112]	; 0x70
 8008b4e:	4b8a      	ldr	r3, [pc, #552]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b52:	4a89      	ldr	r2, [pc, #548]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008b54:	f023 0304 	bic.w	r3, r3, #4
 8008b58:	6713      	str	r3, [r2, #112]	; 0x70
 8008b5a:	e01c      	b.n	8008b96 <HAL_RCC_OscConfig+0x5a6>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	689b      	ldr	r3, [r3, #8]
 8008b60:	2b05      	cmp	r3, #5
 8008b62:	d10c      	bne.n	8008b7e <HAL_RCC_OscConfig+0x58e>
 8008b64:	4b84      	ldr	r3, [pc, #528]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b68:	4a83      	ldr	r2, [pc, #524]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008b6a:	f043 0304 	orr.w	r3, r3, #4
 8008b6e:	6713      	str	r3, [r2, #112]	; 0x70
 8008b70:	4b81      	ldr	r3, [pc, #516]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008b72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b74:	4a80      	ldr	r2, [pc, #512]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008b76:	f043 0301 	orr.w	r3, r3, #1
 8008b7a:	6713      	str	r3, [r2, #112]	; 0x70
 8008b7c:	e00b      	b.n	8008b96 <HAL_RCC_OscConfig+0x5a6>
 8008b7e:	4b7e      	ldr	r3, [pc, #504]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b82:	4a7d      	ldr	r2, [pc, #500]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008b84:	f023 0301 	bic.w	r3, r3, #1
 8008b88:	6713      	str	r3, [r2, #112]	; 0x70
 8008b8a:	4b7b      	ldr	r3, [pc, #492]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008b8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b8e:	4a7a      	ldr	r2, [pc, #488]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008b90:	f023 0304 	bic.w	r3, r3, #4
 8008b94:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	689b      	ldr	r3, [r3, #8]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d015      	beq.n	8008bca <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b9e:	f7fc f879 	bl	8004c94 <HAL_GetTick>
 8008ba2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008ba4:	e00a      	b.n	8008bbc <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008ba6:	f7fc f875 	bl	8004c94 <HAL_GetTick>
 8008baa:	4602      	mov	r2, r0
 8008bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bae:	1ad3      	subs	r3, r2, r3
 8008bb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d901      	bls.n	8008bbc <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8008bb8:	2303      	movs	r3, #3
 8008bba:	e122      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008bbc:	4b6e      	ldr	r3, [pc, #440]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008bbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bc0:	f003 0302 	and.w	r3, r3, #2
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d0ee      	beq.n	8008ba6 <HAL_RCC_OscConfig+0x5b6>
 8008bc8:	e014      	b.n	8008bf4 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bca:	f7fc f863 	bl	8004c94 <HAL_GetTick>
 8008bce:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008bd0:	e00a      	b.n	8008be8 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008bd2:	f7fc f85f 	bl	8004c94 <HAL_GetTick>
 8008bd6:	4602      	mov	r2, r0
 8008bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bda:	1ad3      	subs	r3, r2, r3
 8008bdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d901      	bls.n	8008be8 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8008be4:	2303      	movs	r3, #3
 8008be6:	e10c      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008be8:	4b63      	ldr	r3, [pc, #396]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008bea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bec:	f003 0302 	and.w	r3, r3, #2
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d1ee      	bne.n	8008bd2 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	f000 8101 	beq.w	8008e00 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008bfe:	4b5e      	ldr	r3, [pc, #376]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008c00:	691b      	ldr	r3, [r3, #16]
 8008c02:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008c06:	2b18      	cmp	r3, #24
 8008c08:	f000 80bc 	beq.w	8008d84 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c10:	2b02      	cmp	r3, #2
 8008c12:	f040 8095 	bne.w	8008d40 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c16:	4b58      	ldr	r3, [pc, #352]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	4a57      	ldr	r2, [pc, #348]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008c1c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008c20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c22:	f7fc f837 	bl	8004c94 <HAL_GetTick>
 8008c26:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008c28:	e008      	b.n	8008c3c <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008c2a:	f7fc f833 	bl	8004c94 <HAL_GetTick>
 8008c2e:	4602      	mov	r2, r0
 8008c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c32:	1ad3      	subs	r3, r2, r3
 8008c34:	2b02      	cmp	r3, #2
 8008c36:	d901      	bls.n	8008c3c <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8008c38:	2303      	movs	r3, #3
 8008c3a:	e0e2      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008c3c:	4b4e      	ldr	r3, [pc, #312]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d1f0      	bne.n	8008c2a <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008c48:	4b4b      	ldr	r3, [pc, #300]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008c4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008c4c:	4b4b      	ldr	r3, [pc, #300]	; (8008d7c <HAL_RCC_OscConfig+0x78c>)
 8008c4e:	4013      	ands	r3, r2
 8008c50:	687a      	ldr	r2, [r7, #4]
 8008c52:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8008c54:	687a      	ldr	r2, [r7, #4]
 8008c56:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008c58:	0112      	lsls	r2, r2, #4
 8008c5a:	430a      	orrs	r2, r1
 8008c5c:	4946      	ldr	r1, [pc, #280]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008c5e:	4313      	orrs	r3, r2
 8008c60:	628b      	str	r3, [r1, #40]	; 0x28
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c66:	3b01      	subs	r3, #1
 8008c68:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c70:	3b01      	subs	r3, #1
 8008c72:	025b      	lsls	r3, r3, #9
 8008c74:	b29b      	uxth	r3, r3
 8008c76:	431a      	orrs	r2, r3
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c7c:	3b01      	subs	r3, #1
 8008c7e:	041b      	lsls	r3, r3, #16
 8008c80:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008c84:	431a      	orrs	r2, r3
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c8a:	3b01      	subs	r3, #1
 8008c8c:	061b      	lsls	r3, r3, #24
 8008c8e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008c92:	4939      	ldr	r1, [pc, #228]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008c94:	4313      	orrs	r3, r2
 8008c96:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8008c98:	4b37      	ldr	r3, [pc, #220]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c9c:	4a36      	ldr	r2, [pc, #216]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008c9e:	f023 0301 	bic.w	r3, r3, #1
 8008ca2:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008ca4:	4b34      	ldr	r3, [pc, #208]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008ca6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008ca8:	4b35      	ldr	r3, [pc, #212]	; (8008d80 <HAL_RCC_OscConfig+0x790>)
 8008caa:	4013      	ands	r3, r2
 8008cac:	687a      	ldr	r2, [r7, #4]
 8008cae:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008cb0:	00d2      	lsls	r2, r2, #3
 8008cb2:	4931      	ldr	r1, [pc, #196]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008cb4:	4313      	orrs	r3, r2
 8008cb6:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008cb8:	4b2f      	ldr	r3, [pc, #188]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cbc:	f023 020c 	bic.w	r2, r3, #12
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cc4:	492c      	ldr	r1, [pc, #176]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008cca:	4b2b      	ldr	r3, [pc, #172]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cce:	f023 0202 	bic.w	r2, r3, #2
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cd6:	4928      	ldr	r1, [pc, #160]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008cd8:	4313      	orrs	r3, r2
 8008cda:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008cdc:	4b26      	ldr	r3, [pc, #152]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ce0:	4a25      	ldr	r2, [pc, #148]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008ce2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008ce6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ce8:	4b23      	ldr	r3, [pc, #140]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cec:	4a22      	ldr	r2, [pc, #136]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008cee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008cf2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008cf4:	4b20      	ldr	r3, [pc, #128]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cf8:	4a1f      	ldr	r2, [pc, #124]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008cfa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008cfe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8008d00:	4b1d      	ldr	r3, [pc, #116]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008d02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d04:	4a1c      	ldr	r2, [pc, #112]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008d06:	f043 0301 	orr.w	r3, r3, #1
 8008d0a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008d0c:	4b1a      	ldr	r3, [pc, #104]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	4a19      	ldr	r2, [pc, #100]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008d12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008d16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d18:	f7fb ffbc 	bl	8004c94 <HAL_GetTick>
 8008d1c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008d1e:	e008      	b.n	8008d32 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008d20:	f7fb ffb8 	bl	8004c94 <HAL_GetTick>
 8008d24:	4602      	mov	r2, r0
 8008d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d28:	1ad3      	subs	r3, r2, r3
 8008d2a:	2b02      	cmp	r3, #2
 8008d2c:	d901      	bls.n	8008d32 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8008d2e:	2303      	movs	r3, #3
 8008d30:	e067      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008d32:	4b11      	ldr	r3, [pc, #68]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d0f0      	beq.n	8008d20 <HAL_RCC_OscConfig+0x730>
 8008d3e:	e05f      	b.n	8008e00 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008d40:	4b0d      	ldr	r3, [pc, #52]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	4a0c      	ldr	r2, [pc, #48]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008d46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008d4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d4c:	f7fb ffa2 	bl	8004c94 <HAL_GetTick>
 8008d50:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008d52:	e008      	b.n	8008d66 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008d54:	f7fb ff9e 	bl	8004c94 <HAL_GetTick>
 8008d58:	4602      	mov	r2, r0
 8008d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d5c:	1ad3      	subs	r3, r2, r3
 8008d5e:	2b02      	cmp	r3, #2
 8008d60:	d901      	bls.n	8008d66 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8008d62:	2303      	movs	r3, #3
 8008d64:	e04d      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008d66:	4b04      	ldr	r3, [pc, #16]	; (8008d78 <HAL_RCC_OscConfig+0x788>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d1f0      	bne.n	8008d54 <HAL_RCC_OscConfig+0x764>
 8008d72:	e045      	b.n	8008e00 <HAL_RCC_OscConfig+0x810>
 8008d74:	58024800 	.word	0x58024800
 8008d78:	58024400 	.word	0x58024400
 8008d7c:	fffffc0c 	.word	0xfffffc0c
 8008d80:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008d84:	4b21      	ldr	r3, [pc, #132]	; (8008e0c <HAL_RCC_OscConfig+0x81c>)
 8008d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d88:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008d8a:	4b20      	ldr	r3, [pc, #128]	; (8008e0c <HAL_RCC_OscConfig+0x81c>)
 8008d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d8e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d94:	2b01      	cmp	r3, #1
 8008d96:	d031      	beq.n	8008dfc <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d98:	693b      	ldr	r3, [r7, #16]
 8008d9a:	f003 0203 	and.w	r2, r3, #3
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008da2:	429a      	cmp	r2, r3
 8008da4:	d12a      	bne.n	8008dfc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008da6:	693b      	ldr	r3, [r7, #16]
 8008da8:	091b      	lsrs	r3, r3, #4
 8008daa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008db2:	429a      	cmp	r2, r3
 8008db4:	d122      	bne.n	8008dfc <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dc0:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008dc2:	429a      	cmp	r2, r3
 8008dc4:	d11a      	bne.n	8008dfc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	0a5b      	lsrs	r3, r3, #9
 8008dca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dd2:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008dd4:	429a      	cmp	r2, r3
 8008dd6:	d111      	bne.n	8008dfc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	0c1b      	lsrs	r3, r3, #16
 8008ddc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008de4:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008de6:	429a      	cmp	r2, r3
 8008de8:	d108      	bne.n	8008dfc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	0e1b      	lsrs	r3, r3, #24
 8008dee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008df6:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008df8:	429a      	cmp	r2, r3
 8008dfa:	d001      	beq.n	8008e00 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	e000      	b.n	8008e02 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8008e00:	2300      	movs	r3, #0
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3730      	adds	r7, #48	; 0x30
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}
 8008e0a:	bf00      	nop
 8008e0c:	58024400 	.word	0x58024400

08008e10 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b086      	sub	sp, #24
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
 8008e18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d101      	bne.n	8008e24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008e20:	2301      	movs	r3, #1
 8008e22:	e19c      	b.n	800915e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008e24:	4b8a      	ldr	r3, [pc, #552]	; (8009050 <HAL_RCC_ClockConfig+0x240>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f003 030f 	and.w	r3, r3, #15
 8008e2c:	683a      	ldr	r2, [r7, #0]
 8008e2e:	429a      	cmp	r2, r3
 8008e30:	d910      	bls.n	8008e54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e32:	4b87      	ldr	r3, [pc, #540]	; (8009050 <HAL_RCC_ClockConfig+0x240>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f023 020f 	bic.w	r2, r3, #15
 8008e3a:	4985      	ldr	r1, [pc, #532]	; (8009050 <HAL_RCC_ClockConfig+0x240>)
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	4313      	orrs	r3, r2
 8008e40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e42:	4b83      	ldr	r3, [pc, #524]	; (8009050 <HAL_RCC_ClockConfig+0x240>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	f003 030f 	and.w	r3, r3, #15
 8008e4a:	683a      	ldr	r2, [r7, #0]
 8008e4c:	429a      	cmp	r2, r3
 8008e4e:	d001      	beq.n	8008e54 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008e50:	2301      	movs	r3, #1
 8008e52:	e184      	b.n	800915e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f003 0304 	and.w	r3, r3, #4
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d010      	beq.n	8008e82 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	691a      	ldr	r2, [r3, #16]
 8008e64:	4b7b      	ldr	r3, [pc, #492]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008e66:	699b      	ldr	r3, [r3, #24]
 8008e68:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008e6c:	429a      	cmp	r2, r3
 8008e6e:	d908      	bls.n	8008e82 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008e70:	4b78      	ldr	r3, [pc, #480]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008e72:	699b      	ldr	r3, [r3, #24]
 8008e74:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	691b      	ldr	r3, [r3, #16]
 8008e7c:	4975      	ldr	r1, [pc, #468]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008e7e:	4313      	orrs	r3, r2
 8008e80:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f003 0308 	and.w	r3, r3, #8
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d010      	beq.n	8008eb0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	695a      	ldr	r2, [r3, #20]
 8008e92:	4b70      	ldr	r3, [pc, #448]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008e94:	69db      	ldr	r3, [r3, #28]
 8008e96:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008e9a:	429a      	cmp	r2, r3
 8008e9c:	d908      	bls.n	8008eb0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008e9e:	4b6d      	ldr	r3, [pc, #436]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008ea0:	69db      	ldr	r3, [r3, #28]
 8008ea2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	695b      	ldr	r3, [r3, #20]
 8008eaa:	496a      	ldr	r1, [pc, #424]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008eac:	4313      	orrs	r3, r2
 8008eae:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f003 0310 	and.w	r3, r3, #16
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d010      	beq.n	8008ede <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	699a      	ldr	r2, [r3, #24]
 8008ec0:	4b64      	ldr	r3, [pc, #400]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008ec2:	69db      	ldr	r3, [r3, #28]
 8008ec4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008ec8:	429a      	cmp	r2, r3
 8008eca:	d908      	bls.n	8008ede <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008ecc:	4b61      	ldr	r3, [pc, #388]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008ece:	69db      	ldr	r3, [r3, #28]
 8008ed0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	699b      	ldr	r3, [r3, #24]
 8008ed8:	495e      	ldr	r1, [pc, #376]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008eda:	4313      	orrs	r3, r2
 8008edc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f003 0320 	and.w	r3, r3, #32
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d010      	beq.n	8008f0c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	69da      	ldr	r2, [r3, #28]
 8008eee:	4b59      	ldr	r3, [pc, #356]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008ef0:	6a1b      	ldr	r3, [r3, #32]
 8008ef2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008ef6:	429a      	cmp	r2, r3
 8008ef8:	d908      	bls.n	8008f0c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8008efa:	4b56      	ldr	r3, [pc, #344]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008efc:	6a1b      	ldr	r3, [r3, #32]
 8008efe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	69db      	ldr	r3, [r3, #28]
 8008f06:	4953      	ldr	r1, [pc, #332]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008f08:	4313      	orrs	r3, r2
 8008f0a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f003 0302 	and.w	r3, r3, #2
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d010      	beq.n	8008f3a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	68da      	ldr	r2, [r3, #12]
 8008f1c:	4b4d      	ldr	r3, [pc, #308]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008f1e:	699b      	ldr	r3, [r3, #24]
 8008f20:	f003 030f 	and.w	r3, r3, #15
 8008f24:	429a      	cmp	r2, r3
 8008f26:	d908      	bls.n	8008f3a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008f28:	4b4a      	ldr	r3, [pc, #296]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008f2a:	699b      	ldr	r3, [r3, #24]
 8008f2c:	f023 020f 	bic.w	r2, r3, #15
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	68db      	ldr	r3, [r3, #12]
 8008f34:	4947      	ldr	r1, [pc, #284]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008f36:	4313      	orrs	r3, r2
 8008f38:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f003 0301 	and.w	r3, r3, #1
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d055      	beq.n	8008ff2 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008f46:	4b43      	ldr	r3, [pc, #268]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008f48:	699b      	ldr	r3, [r3, #24]
 8008f4a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	689b      	ldr	r3, [r3, #8]
 8008f52:	4940      	ldr	r1, [pc, #256]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008f54:	4313      	orrs	r3, r2
 8008f56:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	685b      	ldr	r3, [r3, #4]
 8008f5c:	2b02      	cmp	r3, #2
 8008f5e:	d107      	bne.n	8008f70 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008f60:	4b3c      	ldr	r3, [pc, #240]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d121      	bne.n	8008fb0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	e0f6      	b.n	800915e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	2b03      	cmp	r3, #3
 8008f76:	d107      	bne.n	8008f88 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008f78:	4b36      	ldr	r3, [pc, #216]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d115      	bne.n	8008fb0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8008f84:	2301      	movs	r3, #1
 8008f86:	e0ea      	b.n	800915e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	2b01      	cmp	r3, #1
 8008f8e:	d107      	bne.n	8008fa0 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008f90:	4b30      	ldr	r3, [pc, #192]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d109      	bne.n	8008fb0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	e0de      	b.n	800915e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008fa0:	4b2c      	ldr	r3, [pc, #176]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f003 0304 	and.w	r3, r3, #4
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d101      	bne.n	8008fb0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8008fac:	2301      	movs	r3, #1
 8008fae:	e0d6      	b.n	800915e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008fb0:	4b28      	ldr	r3, [pc, #160]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008fb2:	691b      	ldr	r3, [r3, #16]
 8008fb4:	f023 0207 	bic.w	r2, r3, #7
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	685b      	ldr	r3, [r3, #4]
 8008fbc:	4925      	ldr	r1, [pc, #148]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008fbe:	4313      	orrs	r3, r2
 8008fc0:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008fc2:	f7fb fe67 	bl	8004c94 <HAL_GetTick>
 8008fc6:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008fc8:	e00a      	b.n	8008fe0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008fca:	f7fb fe63 	bl	8004c94 <HAL_GetTick>
 8008fce:	4602      	mov	r2, r0
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	1ad3      	subs	r3, r2, r3
 8008fd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d901      	bls.n	8008fe0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8008fdc:	2303      	movs	r3, #3
 8008fde:	e0be      	b.n	800915e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008fe0:	4b1c      	ldr	r3, [pc, #112]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8008fe2:	691b      	ldr	r3, [r3, #16]
 8008fe4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	685b      	ldr	r3, [r3, #4]
 8008fec:	00db      	lsls	r3, r3, #3
 8008fee:	429a      	cmp	r2, r3
 8008ff0:	d1eb      	bne.n	8008fca <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f003 0302 	and.w	r3, r3, #2
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d010      	beq.n	8009020 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	68da      	ldr	r2, [r3, #12]
 8009002:	4b14      	ldr	r3, [pc, #80]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8009004:	699b      	ldr	r3, [r3, #24]
 8009006:	f003 030f 	and.w	r3, r3, #15
 800900a:	429a      	cmp	r2, r3
 800900c:	d208      	bcs.n	8009020 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800900e:	4b11      	ldr	r3, [pc, #68]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 8009010:	699b      	ldr	r3, [r3, #24]
 8009012:	f023 020f 	bic.w	r2, r3, #15
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	68db      	ldr	r3, [r3, #12]
 800901a:	490e      	ldr	r1, [pc, #56]	; (8009054 <HAL_RCC_ClockConfig+0x244>)
 800901c:	4313      	orrs	r3, r2
 800901e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009020:	4b0b      	ldr	r3, [pc, #44]	; (8009050 <HAL_RCC_ClockConfig+0x240>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f003 030f 	and.w	r3, r3, #15
 8009028:	683a      	ldr	r2, [r7, #0]
 800902a:	429a      	cmp	r2, r3
 800902c:	d214      	bcs.n	8009058 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800902e:	4b08      	ldr	r3, [pc, #32]	; (8009050 <HAL_RCC_ClockConfig+0x240>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f023 020f 	bic.w	r2, r3, #15
 8009036:	4906      	ldr	r1, [pc, #24]	; (8009050 <HAL_RCC_ClockConfig+0x240>)
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	4313      	orrs	r3, r2
 800903c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800903e:	4b04      	ldr	r3, [pc, #16]	; (8009050 <HAL_RCC_ClockConfig+0x240>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f003 030f 	and.w	r3, r3, #15
 8009046:	683a      	ldr	r2, [r7, #0]
 8009048:	429a      	cmp	r2, r3
 800904a:	d005      	beq.n	8009058 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800904c:	2301      	movs	r3, #1
 800904e:	e086      	b.n	800915e <HAL_RCC_ClockConfig+0x34e>
 8009050:	52002000 	.word	0x52002000
 8009054:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f003 0304 	and.w	r3, r3, #4
 8009060:	2b00      	cmp	r3, #0
 8009062:	d010      	beq.n	8009086 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	691a      	ldr	r2, [r3, #16]
 8009068:	4b3f      	ldr	r3, [pc, #252]	; (8009168 <HAL_RCC_ClockConfig+0x358>)
 800906a:	699b      	ldr	r3, [r3, #24]
 800906c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009070:	429a      	cmp	r2, r3
 8009072:	d208      	bcs.n	8009086 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009074:	4b3c      	ldr	r3, [pc, #240]	; (8009168 <HAL_RCC_ClockConfig+0x358>)
 8009076:	699b      	ldr	r3, [r3, #24]
 8009078:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	691b      	ldr	r3, [r3, #16]
 8009080:	4939      	ldr	r1, [pc, #228]	; (8009168 <HAL_RCC_ClockConfig+0x358>)
 8009082:	4313      	orrs	r3, r2
 8009084:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f003 0308 	and.w	r3, r3, #8
 800908e:	2b00      	cmp	r3, #0
 8009090:	d010      	beq.n	80090b4 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	695a      	ldr	r2, [r3, #20]
 8009096:	4b34      	ldr	r3, [pc, #208]	; (8009168 <HAL_RCC_ClockConfig+0x358>)
 8009098:	69db      	ldr	r3, [r3, #28]
 800909a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800909e:	429a      	cmp	r2, r3
 80090a0:	d208      	bcs.n	80090b4 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80090a2:	4b31      	ldr	r3, [pc, #196]	; (8009168 <HAL_RCC_ClockConfig+0x358>)
 80090a4:	69db      	ldr	r3, [r3, #28]
 80090a6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	695b      	ldr	r3, [r3, #20]
 80090ae:	492e      	ldr	r1, [pc, #184]	; (8009168 <HAL_RCC_ClockConfig+0x358>)
 80090b0:	4313      	orrs	r3, r2
 80090b2:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f003 0310 	and.w	r3, r3, #16
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d010      	beq.n	80090e2 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	699a      	ldr	r2, [r3, #24]
 80090c4:	4b28      	ldr	r3, [pc, #160]	; (8009168 <HAL_RCC_ClockConfig+0x358>)
 80090c6:	69db      	ldr	r3, [r3, #28]
 80090c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80090cc:	429a      	cmp	r2, r3
 80090ce:	d208      	bcs.n	80090e2 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80090d0:	4b25      	ldr	r3, [pc, #148]	; (8009168 <HAL_RCC_ClockConfig+0x358>)
 80090d2:	69db      	ldr	r3, [r3, #28]
 80090d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	699b      	ldr	r3, [r3, #24]
 80090dc:	4922      	ldr	r1, [pc, #136]	; (8009168 <HAL_RCC_ClockConfig+0x358>)
 80090de:	4313      	orrs	r3, r2
 80090e0:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	f003 0320 	and.w	r3, r3, #32
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d010      	beq.n	8009110 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	69da      	ldr	r2, [r3, #28]
 80090f2:	4b1d      	ldr	r3, [pc, #116]	; (8009168 <HAL_RCC_ClockConfig+0x358>)
 80090f4:	6a1b      	ldr	r3, [r3, #32]
 80090f6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80090fa:	429a      	cmp	r2, r3
 80090fc:	d208      	bcs.n	8009110 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80090fe:	4b1a      	ldr	r3, [pc, #104]	; (8009168 <HAL_RCC_ClockConfig+0x358>)
 8009100:	6a1b      	ldr	r3, [r3, #32]
 8009102:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	69db      	ldr	r3, [r3, #28]
 800910a:	4917      	ldr	r1, [pc, #92]	; (8009168 <HAL_RCC_ClockConfig+0x358>)
 800910c:	4313      	orrs	r3, r2
 800910e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8009110:	f000 f834 	bl	800917c <HAL_RCC_GetSysClockFreq>
 8009114:	4602      	mov	r2, r0
 8009116:	4b14      	ldr	r3, [pc, #80]	; (8009168 <HAL_RCC_ClockConfig+0x358>)
 8009118:	699b      	ldr	r3, [r3, #24]
 800911a:	0a1b      	lsrs	r3, r3, #8
 800911c:	f003 030f 	and.w	r3, r3, #15
 8009120:	4912      	ldr	r1, [pc, #72]	; (800916c <HAL_RCC_ClockConfig+0x35c>)
 8009122:	5ccb      	ldrb	r3, [r1, r3]
 8009124:	f003 031f 	and.w	r3, r3, #31
 8009128:	fa22 f303 	lsr.w	r3, r2, r3
 800912c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800912e:	4b0e      	ldr	r3, [pc, #56]	; (8009168 <HAL_RCC_ClockConfig+0x358>)
 8009130:	699b      	ldr	r3, [r3, #24]
 8009132:	f003 030f 	and.w	r3, r3, #15
 8009136:	4a0d      	ldr	r2, [pc, #52]	; (800916c <HAL_RCC_ClockConfig+0x35c>)
 8009138:	5cd3      	ldrb	r3, [r2, r3]
 800913a:	f003 031f 	and.w	r3, r3, #31
 800913e:	693a      	ldr	r2, [r7, #16]
 8009140:	fa22 f303 	lsr.w	r3, r2, r3
 8009144:	4a0a      	ldr	r2, [pc, #40]	; (8009170 <HAL_RCC_ClockConfig+0x360>)
 8009146:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009148:	4a0a      	ldr	r2, [pc, #40]	; (8009174 <HAL_RCC_ClockConfig+0x364>)
 800914a:	693b      	ldr	r3, [r7, #16]
 800914c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800914e:	4b0a      	ldr	r3, [pc, #40]	; (8009178 <HAL_RCC_ClockConfig+0x368>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	4618      	mov	r0, r3
 8009154:	f7f9 f87c 	bl	8002250 <HAL_InitTick>
 8009158:	4603      	mov	r3, r0
 800915a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800915c:	7bfb      	ldrb	r3, [r7, #15]
}
 800915e:	4618      	mov	r0, r3
 8009160:	3718      	adds	r7, #24
 8009162:	46bd      	mov	sp, r7
 8009164:	bd80      	pop	{r7, pc}
 8009166:	bf00      	nop
 8009168:	58024400 	.word	0x58024400
 800916c:	0801824c 	.word	0x0801824c
 8009170:	24000048 	.word	0x24000048
 8009174:	24000044 	.word	0x24000044
 8009178:	240000dc 	.word	0x240000dc

0800917c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800917c:	b480      	push	{r7}
 800917e:	b089      	sub	sp, #36	; 0x24
 8009180:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009182:	4bb3      	ldr	r3, [pc, #716]	; (8009450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009184:	691b      	ldr	r3, [r3, #16]
 8009186:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800918a:	2b18      	cmp	r3, #24
 800918c:	f200 8155 	bhi.w	800943a <HAL_RCC_GetSysClockFreq+0x2be>
 8009190:	a201      	add	r2, pc, #4	; (adr r2, 8009198 <HAL_RCC_GetSysClockFreq+0x1c>)
 8009192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009196:	bf00      	nop
 8009198:	080091fd 	.word	0x080091fd
 800919c:	0800943b 	.word	0x0800943b
 80091a0:	0800943b 	.word	0x0800943b
 80091a4:	0800943b 	.word	0x0800943b
 80091a8:	0800943b 	.word	0x0800943b
 80091ac:	0800943b 	.word	0x0800943b
 80091b0:	0800943b 	.word	0x0800943b
 80091b4:	0800943b 	.word	0x0800943b
 80091b8:	08009223 	.word	0x08009223
 80091bc:	0800943b 	.word	0x0800943b
 80091c0:	0800943b 	.word	0x0800943b
 80091c4:	0800943b 	.word	0x0800943b
 80091c8:	0800943b 	.word	0x0800943b
 80091cc:	0800943b 	.word	0x0800943b
 80091d0:	0800943b 	.word	0x0800943b
 80091d4:	0800943b 	.word	0x0800943b
 80091d8:	08009229 	.word	0x08009229
 80091dc:	0800943b 	.word	0x0800943b
 80091e0:	0800943b 	.word	0x0800943b
 80091e4:	0800943b 	.word	0x0800943b
 80091e8:	0800943b 	.word	0x0800943b
 80091ec:	0800943b 	.word	0x0800943b
 80091f0:	0800943b 	.word	0x0800943b
 80091f4:	0800943b 	.word	0x0800943b
 80091f8:	0800922f 	.word	0x0800922f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091fc:	4b94      	ldr	r3, [pc, #592]	; (8009450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f003 0320 	and.w	r3, r3, #32
 8009204:	2b00      	cmp	r3, #0
 8009206:	d009      	beq.n	800921c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009208:	4b91      	ldr	r3, [pc, #580]	; (8009450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	08db      	lsrs	r3, r3, #3
 800920e:	f003 0303 	and.w	r3, r3, #3
 8009212:	4a90      	ldr	r2, [pc, #576]	; (8009454 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009214:	fa22 f303 	lsr.w	r3, r2, r3
 8009218:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800921a:	e111      	b.n	8009440 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800921c:	4b8d      	ldr	r3, [pc, #564]	; (8009454 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800921e:	61bb      	str	r3, [r7, #24]
    break;
 8009220:	e10e      	b.n	8009440 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8009222:	4b8d      	ldr	r3, [pc, #564]	; (8009458 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009224:	61bb      	str	r3, [r7, #24]
    break;
 8009226:	e10b      	b.n	8009440 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8009228:	4b8c      	ldr	r3, [pc, #560]	; (800945c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800922a:	61bb      	str	r3, [r7, #24]
    break;
 800922c:	e108      	b.n	8009440 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800922e:	4b88      	ldr	r3, [pc, #544]	; (8009450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009230:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009232:	f003 0303 	and.w	r3, r3, #3
 8009236:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8009238:	4b85      	ldr	r3, [pc, #532]	; (8009450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800923a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800923c:	091b      	lsrs	r3, r3, #4
 800923e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009242:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009244:	4b82      	ldr	r3, [pc, #520]	; (8009450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009248:	f003 0301 	and.w	r3, r3, #1
 800924c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800924e:	4b80      	ldr	r3, [pc, #512]	; (8009450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009252:	08db      	lsrs	r3, r3, #3
 8009254:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009258:	68fa      	ldr	r2, [r7, #12]
 800925a:	fb02 f303 	mul.w	r3, r2, r3
 800925e:	ee07 3a90 	vmov	s15, r3
 8009262:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009266:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800926a:	693b      	ldr	r3, [r7, #16]
 800926c:	2b00      	cmp	r3, #0
 800926e:	f000 80e1 	beq.w	8009434 <HAL_RCC_GetSysClockFreq+0x2b8>
 8009272:	697b      	ldr	r3, [r7, #20]
 8009274:	2b02      	cmp	r3, #2
 8009276:	f000 8083 	beq.w	8009380 <HAL_RCC_GetSysClockFreq+0x204>
 800927a:	697b      	ldr	r3, [r7, #20]
 800927c:	2b02      	cmp	r3, #2
 800927e:	f200 80a1 	bhi.w	80093c4 <HAL_RCC_GetSysClockFreq+0x248>
 8009282:	697b      	ldr	r3, [r7, #20]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d003      	beq.n	8009290 <HAL_RCC_GetSysClockFreq+0x114>
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	2b01      	cmp	r3, #1
 800928c:	d056      	beq.n	800933c <HAL_RCC_GetSysClockFreq+0x1c0>
 800928e:	e099      	b.n	80093c4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009290:	4b6f      	ldr	r3, [pc, #444]	; (8009450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f003 0320 	and.w	r3, r3, #32
 8009298:	2b00      	cmp	r3, #0
 800929a:	d02d      	beq.n	80092f8 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800929c:	4b6c      	ldr	r3, [pc, #432]	; (8009450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	08db      	lsrs	r3, r3, #3
 80092a2:	f003 0303 	and.w	r3, r3, #3
 80092a6:	4a6b      	ldr	r2, [pc, #428]	; (8009454 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80092a8:	fa22 f303 	lsr.w	r3, r2, r3
 80092ac:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	ee07 3a90 	vmov	s15, r3
 80092b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092b8:	693b      	ldr	r3, [r7, #16]
 80092ba:	ee07 3a90 	vmov	s15, r3
 80092be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092c6:	4b62      	ldr	r3, [pc, #392]	; (8009450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80092c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092ce:	ee07 3a90 	vmov	s15, r3
 80092d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80092da:	eddf 5a61 	vldr	s11, [pc, #388]	; 8009460 <HAL_RCC_GetSysClockFreq+0x2e4>
 80092de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80092ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092f2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80092f6:	e087      	b.n	8009408 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80092f8:	693b      	ldr	r3, [r7, #16]
 80092fa:	ee07 3a90 	vmov	s15, r3
 80092fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009302:	eddf 6a58 	vldr	s13, [pc, #352]	; 8009464 <HAL_RCC_GetSysClockFreq+0x2e8>
 8009306:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800930a:	4b51      	ldr	r3, [pc, #324]	; (8009450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800930c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800930e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009312:	ee07 3a90 	vmov	s15, r3
 8009316:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800931a:	ed97 6a02 	vldr	s12, [r7, #8]
 800931e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8009460 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009322:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009326:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800932a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800932e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009332:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009336:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800933a:	e065      	b.n	8009408 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800933c:	693b      	ldr	r3, [r7, #16]
 800933e:	ee07 3a90 	vmov	s15, r3
 8009342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009346:	eddf 6a48 	vldr	s13, [pc, #288]	; 8009468 <HAL_RCC_GetSysClockFreq+0x2ec>
 800934a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800934e:	4b40      	ldr	r3, [pc, #256]	; (8009450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009356:	ee07 3a90 	vmov	s15, r3
 800935a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800935e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009362:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8009460 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009366:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800936a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800936e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009372:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009376:	ee67 7a27 	vmul.f32	s15, s14, s15
 800937a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800937e:	e043      	b.n	8009408 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009380:	693b      	ldr	r3, [r7, #16]
 8009382:	ee07 3a90 	vmov	s15, r3
 8009386:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800938a:	eddf 6a38 	vldr	s13, [pc, #224]	; 800946c <HAL_RCC_GetSysClockFreq+0x2f0>
 800938e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009392:	4b2f      	ldr	r3, [pc, #188]	; (8009450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009396:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800939a:	ee07 3a90 	vmov	s15, r3
 800939e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80093a6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8009460 <HAL_RCC_GetSysClockFreq+0x2e4>
 80093aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80093b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80093c2:	e021      	b.n	8009408 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80093c4:	693b      	ldr	r3, [r7, #16]
 80093c6:	ee07 3a90 	vmov	s15, r3
 80093ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093ce:	eddf 6a26 	vldr	s13, [pc, #152]	; 8009468 <HAL_RCC_GetSysClockFreq+0x2ec>
 80093d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093d6:	4b1e      	ldr	r3, [pc, #120]	; (8009450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80093d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093de:	ee07 3a90 	vmov	s15, r3
 80093e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80093ea:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8009460 <HAL_RCC_GetSysClockFreq+0x2e4>
 80093ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80093fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009402:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009406:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8009408:	4b11      	ldr	r3, [pc, #68]	; (8009450 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800940a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800940c:	0a5b      	lsrs	r3, r3, #9
 800940e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009412:	3301      	adds	r3, #1
 8009414:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	ee07 3a90 	vmov	s15, r3
 800941c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009420:	edd7 6a07 	vldr	s13, [r7, #28]
 8009424:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009428:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800942c:	ee17 3a90 	vmov	r3, s15
 8009430:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8009432:	e005      	b.n	8009440 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8009434:	2300      	movs	r3, #0
 8009436:	61bb      	str	r3, [r7, #24]
    break;
 8009438:	e002      	b.n	8009440 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800943a:	4b07      	ldr	r3, [pc, #28]	; (8009458 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800943c:	61bb      	str	r3, [r7, #24]
    break;
 800943e:	bf00      	nop
  }

  return sysclockfreq;
 8009440:	69bb      	ldr	r3, [r7, #24]
}
 8009442:	4618      	mov	r0, r3
 8009444:	3724      	adds	r7, #36	; 0x24
 8009446:	46bd      	mov	sp, r7
 8009448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944c:	4770      	bx	lr
 800944e:	bf00      	nop
 8009450:	58024400 	.word	0x58024400
 8009454:	03d09000 	.word	0x03d09000
 8009458:	003d0900 	.word	0x003d0900
 800945c:	017d7840 	.word	0x017d7840
 8009460:	46000000 	.word	0x46000000
 8009464:	4c742400 	.word	0x4c742400
 8009468:	4a742400 	.word	0x4a742400
 800946c:	4bbebc20 	.word	0x4bbebc20

08009470 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b082      	sub	sp, #8
 8009474:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8009476:	f7ff fe81 	bl	800917c <HAL_RCC_GetSysClockFreq>
 800947a:	4602      	mov	r2, r0
 800947c:	4b10      	ldr	r3, [pc, #64]	; (80094c0 <HAL_RCC_GetHCLKFreq+0x50>)
 800947e:	699b      	ldr	r3, [r3, #24]
 8009480:	0a1b      	lsrs	r3, r3, #8
 8009482:	f003 030f 	and.w	r3, r3, #15
 8009486:	490f      	ldr	r1, [pc, #60]	; (80094c4 <HAL_RCC_GetHCLKFreq+0x54>)
 8009488:	5ccb      	ldrb	r3, [r1, r3]
 800948a:	f003 031f 	and.w	r3, r3, #31
 800948e:	fa22 f303 	lsr.w	r3, r2, r3
 8009492:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009494:	4b0a      	ldr	r3, [pc, #40]	; (80094c0 <HAL_RCC_GetHCLKFreq+0x50>)
 8009496:	699b      	ldr	r3, [r3, #24]
 8009498:	f003 030f 	and.w	r3, r3, #15
 800949c:	4a09      	ldr	r2, [pc, #36]	; (80094c4 <HAL_RCC_GetHCLKFreq+0x54>)
 800949e:	5cd3      	ldrb	r3, [r2, r3]
 80094a0:	f003 031f 	and.w	r3, r3, #31
 80094a4:	687a      	ldr	r2, [r7, #4]
 80094a6:	fa22 f303 	lsr.w	r3, r2, r3
 80094aa:	4a07      	ldr	r2, [pc, #28]	; (80094c8 <HAL_RCC_GetHCLKFreq+0x58>)
 80094ac:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80094ae:	4a07      	ldr	r2, [pc, #28]	; (80094cc <HAL_RCC_GetHCLKFreq+0x5c>)
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80094b4:	4b04      	ldr	r3, [pc, #16]	; (80094c8 <HAL_RCC_GetHCLKFreq+0x58>)
 80094b6:	681b      	ldr	r3, [r3, #0]
}
 80094b8:	4618      	mov	r0, r3
 80094ba:	3708      	adds	r7, #8
 80094bc:	46bd      	mov	sp, r7
 80094be:	bd80      	pop	{r7, pc}
 80094c0:	58024400 	.word	0x58024400
 80094c4:	0801824c 	.word	0x0801824c
 80094c8:	24000048 	.word	0x24000048
 80094cc:	24000044 	.word	0x24000044

080094d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80094d4:	f7ff ffcc 	bl	8009470 <HAL_RCC_GetHCLKFreq>
 80094d8:	4602      	mov	r2, r0
 80094da:	4b06      	ldr	r3, [pc, #24]	; (80094f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80094dc:	69db      	ldr	r3, [r3, #28]
 80094de:	091b      	lsrs	r3, r3, #4
 80094e0:	f003 0307 	and.w	r3, r3, #7
 80094e4:	4904      	ldr	r1, [pc, #16]	; (80094f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80094e6:	5ccb      	ldrb	r3, [r1, r3]
 80094e8:	f003 031f 	and.w	r3, r3, #31
 80094ec:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	bd80      	pop	{r7, pc}
 80094f4:	58024400 	.word	0x58024400
 80094f8:	0801824c 	.word	0x0801824c

080094fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8009500:	f7ff ffb6 	bl	8009470 <HAL_RCC_GetHCLKFreq>
 8009504:	4602      	mov	r2, r0
 8009506:	4b06      	ldr	r3, [pc, #24]	; (8009520 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009508:	69db      	ldr	r3, [r3, #28]
 800950a:	0a1b      	lsrs	r3, r3, #8
 800950c:	f003 0307 	and.w	r3, r3, #7
 8009510:	4904      	ldr	r1, [pc, #16]	; (8009524 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009512:	5ccb      	ldrb	r3, [r1, r3]
 8009514:	f003 031f 	and.w	r3, r3, #31
 8009518:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800951c:	4618      	mov	r0, r3
 800951e:	bd80      	pop	{r7, pc}
 8009520:	58024400 	.word	0x58024400
 8009524:	0801824c 	.word	0x0801824c

08009528 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009528:	b480      	push	{r7}
 800952a:	b083      	sub	sp, #12
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]
 8009530:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	223f      	movs	r2, #63	; 0x3f
 8009536:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009538:	4b1a      	ldr	r3, [pc, #104]	; (80095a4 <HAL_RCC_GetClockConfig+0x7c>)
 800953a:	691b      	ldr	r3, [r3, #16]
 800953c:	f003 0207 	and.w	r2, r3, #7
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8009544:	4b17      	ldr	r3, [pc, #92]	; (80095a4 <HAL_RCC_GetClockConfig+0x7c>)
 8009546:	699b      	ldr	r3, [r3, #24]
 8009548:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8009550:	4b14      	ldr	r3, [pc, #80]	; (80095a4 <HAL_RCC_GetClockConfig+0x7c>)
 8009552:	699b      	ldr	r3, [r3, #24]
 8009554:	f003 020f 	and.w	r2, r3, #15
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800955c:	4b11      	ldr	r3, [pc, #68]	; (80095a4 <HAL_RCC_GetClockConfig+0x7c>)
 800955e:	699b      	ldr	r3, [r3, #24]
 8009560:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8009568:	4b0e      	ldr	r3, [pc, #56]	; (80095a4 <HAL_RCC_GetClockConfig+0x7c>)
 800956a:	69db      	ldr	r3, [r3, #28]
 800956c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8009574:	4b0b      	ldr	r3, [pc, #44]	; (80095a4 <HAL_RCC_GetClockConfig+0x7c>)
 8009576:	69db      	ldr	r3, [r3, #28]
 8009578:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8009580:	4b08      	ldr	r3, [pc, #32]	; (80095a4 <HAL_RCC_GetClockConfig+0x7c>)
 8009582:	6a1b      	ldr	r3, [r3, #32]
 8009584:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800958c:	4b06      	ldr	r3, [pc, #24]	; (80095a8 <HAL_RCC_GetClockConfig+0x80>)
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f003 020f 	and.w	r2, r3, #15
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	601a      	str	r2, [r3, #0]
}
 8009598:	bf00      	nop
 800959a:	370c      	adds	r7, #12
 800959c:	46bd      	mov	sp, r7
 800959e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a2:	4770      	bx	lr
 80095a4:	58024400 	.word	0x58024400
 80095a8:	52002000 	.word	0x52002000

080095ac <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b086      	sub	sp, #24
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80095b4:	2300      	movs	r3, #0
 80095b6:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80095b8:	2300      	movs	r3, #0
 80095ba:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d03f      	beq.n	8009648 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80095cc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80095d0:	d02a      	beq.n	8009628 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80095d2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80095d6:	d824      	bhi.n	8009622 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80095d8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80095dc:	d018      	beq.n	8009610 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80095de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80095e2:	d81e      	bhi.n	8009622 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d003      	beq.n	80095f0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80095e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80095ec:	d007      	beq.n	80095fe <HAL_RCCEx_PeriphCLKConfig+0x52>
 80095ee:	e018      	b.n	8009622 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095f0:	4bab      	ldr	r3, [pc, #684]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80095f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095f4:	4aaa      	ldr	r2, [pc, #680]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80095f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80095fa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80095fc:	e015      	b.n	800962a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	3304      	adds	r3, #4
 8009602:	2102      	movs	r1, #2
 8009604:	4618      	mov	r0, r3
 8009606:	f001 fff3 	bl	800b5f0 <RCCEx_PLL2_Config>
 800960a:	4603      	mov	r3, r0
 800960c:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800960e:	e00c      	b.n	800962a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	3324      	adds	r3, #36	; 0x24
 8009614:	2102      	movs	r1, #2
 8009616:	4618      	mov	r0, r3
 8009618:	f002 f89c 	bl	800b754 <RCCEx_PLL3_Config>
 800961c:	4603      	mov	r3, r0
 800961e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8009620:	e003      	b.n	800962a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009622:	2301      	movs	r3, #1
 8009624:	75fb      	strb	r3, [r7, #23]
      break;
 8009626:	e000      	b.n	800962a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8009628:	bf00      	nop
    }

    if(ret == HAL_OK)
 800962a:	7dfb      	ldrb	r3, [r7, #23]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d109      	bne.n	8009644 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8009630:	4b9b      	ldr	r3, [pc, #620]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009632:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009634:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800963c:	4998      	ldr	r1, [pc, #608]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800963e:	4313      	orrs	r3, r2
 8009640:	650b      	str	r3, [r1, #80]	; 0x50
 8009642:	e001      	b.n	8009648 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009644:	7dfb      	ldrb	r3, [r7, #23]
 8009646:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009650:	2b00      	cmp	r3, #0
 8009652:	d03d      	beq.n	80096d0 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009658:	2b04      	cmp	r3, #4
 800965a:	d826      	bhi.n	80096aa <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800965c:	a201      	add	r2, pc, #4	; (adr r2, 8009664 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800965e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009662:	bf00      	nop
 8009664:	08009679 	.word	0x08009679
 8009668:	08009687 	.word	0x08009687
 800966c:	08009699 	.word	0x08009699
 8009670:	080096b1 	.word	0x080096b1
 8009674:	080096b1 	.word	0x080096b1
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009678:	4b89      	ldr	r3, [pc, #548]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800967a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800967c:	4a88      	ldr	r2, [pc, #544]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800967e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009682:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009684:	e015      	b.n	80096b2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	3304      	adds	r3, #4
 800968a:	2100      	movs	r1, #0
 800968c:	4618      	mov	r0, r3
 800968e:	f001 ffaf 	bl	800b5f0 <RCCEx_PLL2_Config>
 8009692:	4603      	mov	r3, r0
 8009694:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009696:	e00c      	b.n	80096b2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	3324      	adds	r3, #36	; 0x24
 800969c:	2100      	movs	r1, #0
 800969e:	4618      	mov	r0, r3
 80096a0:	f002 f858 	bl	800b754 <RCCEx_PLL3_Config>
 80096a4:	4603      	mov	r3, r0
 80096a6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80096a8:	e003      	b.n	80096b2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80096aa:	2301      	movs	r3, #1
 80096ac:	75fb      	strb	r3, [r7, #23]
      break;
 80096ae:	e000      	b.n	80096b2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80096b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80096b2:	7dfb      	ldrb	r3, [r7, #23]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d109      	bne.n	80096cc <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80096b8:	4b79      	ldr	r3, [pc, #484]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80096ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096bc:	f023 0207 	bic.w	r2, r3, #7
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096c4:	4976      	ldr	r1, [pc, #472]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80096c6:	4313      	orrs	r3, r2
 80096c8:	650b      	str	r3, [r1, #80]	; 0x50
 80096ca:	e001      	b.n	80096d0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096cc:	7dfb      	ldrb	r3, [r7, #23]
 80096ce:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d042      	beq.n	8009762 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80096e4:	d02b      	beq.n	800973e <HAL_RCCEx_PeriphCLKConfig+0x192>
 80096e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80096ea:	d825      	bhi.n	8009738 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80096ec:	2bc0      	cmp	r3, #192	; 0xc0
 80096ee:	d028      	beq.n	8009742 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80096f0:	2bc0      	cmp	r3, #192	; 0xc0
 80096f2:	d821      	bhi.n	8009738 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80096f4:	2b80      	cmp	r3, #128	; 0x80
 80096f6:	d016      	beq.n	8009726 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80096f8:	2b80      	cmp	r3, #128	; 0x80
 80096fa:	d81d      	bhi.n	8009738 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d002      	beq.n	8009706 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8009700:	2b40      	cmp	r3, #64	; 0x40
 8009702:	d007      	beq.n	8009714 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8009704:	e018      	b.n	8009738 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009706:	4b66      	ldr	r3, [pc, #408]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800970a:	4a65      	ldr	r2, [pc, #404]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800970c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009710:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8009712:	e017      	b.n	8009744 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	3304      	adds	r3, #4
 8009718:	2100      	movs	r1, #0
 800971a:	4618      	mov	r0, r3
 800971c:	f001 ff68 	bl	800b5f0 <RCCEx_PLL2_Config>
 8009720:	4603      	mov	r3, r0
 8009722:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8009724:	e00e      	b.n	8009744 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	3324      	adds	r3, #36	; 0x24
 800972a:	2100      	movs	r1, #0
 800972c:	4618      	mov	r0, r3
 800972e:	f002 f811 	bl	800b754 <RCCEx_PLL3_Config>
 8009732:	4603      	mov	r3, r0
 8009734:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8009736:	e005      	b.n	8009744 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009738:	2301      	movs	r3, #1
 800973a:	75fb      	strb	r3, [r7, #23]
      break;
 800973c:	e002      	b.n	8009744 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800973e:	bf00      	nop
 8009740:	e000      	b.n	8009744 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8009742:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009744:	7dfb      	ldrb	r3, [r7, #23]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d109      	bne.n	800975e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800974a:	4b55      	ldr	r3, [pc, #340]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800974c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800974e:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009756:	4952      	ldr	r1, [pc, #328]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009758:	4313      	orrs	r3, r2
 800975a:	650b      	str	r3, [r1, #80]	; 0x50
 800975c:	e001      	b.n	8009762 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800975e:	7dfb      	ldrb	r3, [r7, #23]
 8009760:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800976a:	2b00      	cmp	r3, #0
 800976c:	d049      	beq.n	8009802 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8009774:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009778:	d030      	beq.n	80097dc <HAL_RCCEx_PeriphCLKConfig+0x230>
 800977a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800977e:	d82a      	bhi.n	80097d6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8009780:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009784:	d02c      	beq.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8009786:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800978a:	d824      	bhi.n	80097d6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800978c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009790:	d018      	beq.n	80097c4 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8009792:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009796:	d81e      	bhi.n	80097d6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8009798:	2b00      	cmp	r3, #0
 800979a:	d003      	beq.n	80097a4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800979c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80097a0:	d007      	beq.n	80097b2 <HAL_RCCEx_PeriphCLKConfig+0x206>
 80097a2:	e018      	b.n	80097d6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80097a4:	4b3e      	ldr	r3, [pc, #248]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80097a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097a8:	4a3d      	ldr	r2, [pc, #244]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80097aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80097ae:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80097b0:	e017      	b.n	80097e2 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	3304      	adds	r3, #4
 80097b6:	2100      	movs	r1, #0
 80097b8:	4618      	mov	r0, r3
 80097ba:	f001 ff19 	bl	800b5f0 <RCCEx_PLL2_Config>
 80097be:	4603      	mov	r3, r0
 80097c0:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80097c2:	e00e      	b.n	80097e2 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	3324      	adds	r3, #36	; 0x24
 80097c8:	2100      	movs	r1, #0
 80097ca:	4618      	mov	r0, r3
 80097cc:	f001 ffc2 	bl	800b754 <RCCEx_PLL3_Config>
 80097d0:	4603      	mov	r3, r0
 80097d2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80097d4:	e005      	b.n	80097e2 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80097d6:	2301      	movs	r3, #1
 80097d8:	75fb      	strb	r3, [r7, #23]
      break;
 80097da:	e002      	b.n	80097e2 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80097dc:	bf00      	nop
 80097de:	e000      	b.n	80097e2 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80097e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80097e2:	7dfb      	ldrb	r3, [r7, #23]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d10a      	bne.n	80097fe <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80097e8:	4b2d      	ldr	r3, [pc, #180]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80097ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80097ec:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80097f6:	492a      	ldr	r1, [pc, #168]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80097f8:	4313      	orrs	r3, r2
 80097fa:	658b      	str	r3, [r1, #88]	; 0x58
 80097fc:	e001      	b.n	8009802 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097fe:	7dfb      	ldrb	r3, [r7, #23]
 8009800:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800980a:	2b00      	cmp	r3, #0
 800980c:	d04c      	beq.n	80098a8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8009814:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009818:	d030      	beq.n	800987c <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800981a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800981e:	d82a      	bhi.n	8009876 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8009820:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009824:	d02c      	beq.n	8009880 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8009826:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800982a:	d824      	bhi.n	8009876 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800982c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009830:	d018      	beq.n	8009864 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8009832:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009836:	d81e      	bhi.n	8009876 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8009838:	2b00      	cmp	r3, #0
 800983a:	d003      	beq.n	8009844 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800983c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009840:	d007      	beq.n	8009852 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8009842:	e018      	b.n	8009876 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009844:	4b16      	ldr	r3, [pc, #88]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009848:	4a15      	ldr	r2, [pc, #84]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800984a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800984e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009850:	e017      	b.n	8009882 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	3304      	adds	r3, #4
 8009856:	2100      	movs	r1, #0
 8009858:	4618      	mov	r0, r3
 800985a:	f001 fec9 	bl	800b5f0 <RCCEx_PLL2_Config>
 800985e:	4603      	mov	r3, r0
 8009860:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8009862:	e00e      	b.n	8009882 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	3324      	adds	r3, #36	; 0x24
 8009868:	2100      	movs	r1, #0
 800986a:	4618      	mov	r0, r3
 800986c:	f001 ff72 	bl	800b754 <RCCEx_PLL3_Config>
 8009870:	4603      	mov	r3, r0
 8009872:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009874:	e005      	b.n	8009882 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8009876:	2301      	movs	r3, #1
 8009878:	75fb      	strb	r3, [r7, #23]
      break;
 800987a:	e002      	b.n	8009882 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 800987c:	bf00      	nop
 800987e:	e000      	b.n	8009882 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8009880:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009882:	7dfb      	ldrb	r3, [r7, #23]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d10d      	bne.n	80098a4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009888:	4b05      	ldr	r3, [pc, #20]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800988a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800988c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8009896:	4902      	ldr	r1, [pc, #8]	; (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009898:	4313      	orrs	r3, r2
 800989a:	658b      	str	r3, [r1, #88]	; 0x58
 800989c:	e004      	b.n	80098a8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 800989e:	bf00      	nop
 80098a0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098a4:	7dfb      	ldrb	r3, [r7, #23]
 80098a6:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d032      	beq.n	800991a <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80098b8:	2b30      	cmp	r3, #48	; 0x30
 80098ba:	d01c      	beq.n	80098f6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80098bc:	2b30      	cmp	r3, #48	; 0x30
 80098be:	d817      	bhi.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0x344>
 80098c0:	2b20      	cmp	r3, #32
 80098c2:	d00c      	beq.n	80098de <HAL_RCCEx_PeriphCLKConfig+0x332>
 80098c4:	2b20      	cmp	r3, #32
 80098c6:	d813      	bhi.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0x344>
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d016      	beq.n	80098fa <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80098cc:	2b10      	cmp	r3, #16
 80098ce:	d10f      	bne.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80098d0:	4baf      	ldr	r3, [pc, #700]	; (8009b90 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80098d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098d4:	4aae      	ldr	r2, [pc, #696]	; (8009b90 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80098d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80098da:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80098dc:	e00e      	b.n	80098fc <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	3304      	adds	r3, #4
 80098e2:	2102      	movs	r1, #2
 80098e4:	4618      	mov	r0, r3
 80098e6:	f001 fe83 	bl	800b5f0 <RCCEx_PLL2_Config>
 80098ea:	4603      	mov	r3, r0
 80098ec:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80098ee:	e005      	b.n	80098fc <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80098f0:	2301      	movs	r3, #1
 80098f2:	75fb      	strb	r3, [r7, #23]
      break;
 80098f4:	e002      	b.n	80098fc <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 80098f6:	bf00      	nop
 80098f8:	e000      	b.n	80098fc <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 80098fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80098fc:	7dfb      	ldrb	r3, [r7, #23]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d109      	bne.n	8009916 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009902:	4ba3      	ldr	r3, [pc, #652]	; (8009b90 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009906:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800990e:	49a0      	ldr	r1, [pc, #640]	; (8009b90 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009910:	4313      	orrs	r3, r2
 8009912:	64cb      	str	r3, [r1, #76]	; 0x4c
 8009914:	e001      	b.n	800991a <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009916:	7dfb      	ldrb	r3, [r7, #23]
 8009918:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009922:	2b00      	cmp	r3, #0
 8009924:	d047      	beq.n	80099b6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800992a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800992e:	d030      	beq.n	8009992 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8009930:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009934:	d82a      	bhi.n	800998c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8009936:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800993a:	d02c      	beq.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 800993c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009940:	d824      	bhi.n	800998c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8009942:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009946:	d018      	beq.n	800997a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8009948:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800994c:	d81e      	bhi.n	800998c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800994e:	2b00      	cmp	r3, #0
 8009950:	d003      	beq.n	800995a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8009952:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009956:	d007      	beq.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8009958:	e018      	b.n	800998c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800995a:	4b8d      	ldr	r3, [pc, #564]	; (8009b90 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800995c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800995e:	4a8c      	ldr	r2, [pc, #560]	; (8009b90 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009960:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009964:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8009966:	e017      	b.n	8009998 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	3304      	adds	r3, #4
 800996c:	2100      	movs	r1, #0
 800996e:	4618      	mov	r0, r3
 8009970:	f001 fe3e 	bl	800b5f0 <RCCEx_PLL2_Config>
 8009974:	4603      	mov	r3, r0
 8009976:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8009978:	e00e      	b.n	8009998 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	3324      	adds	r3, #36	; 0x24
 800997e:	2100      	movs	r1, #0
 8009980:	4618      	mov	r0, r3
 8009982:	f001 fee7 	bl	800b754 <RCCEx_PLL3_Config>
 8009986:	4603      	mov	r3, r0
 8009988:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800998a:	e005      	b.n	8009998 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800998c:	2301      	movs	r3, #1
 800998e:	75fb      	strb	r3, [r7, #23]
      break;
 8009990:	e002      	b.n	8009998 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8009992:	bf00      	nop
 8009994:	e000      	b.n	8009998 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8009996:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009998:	7dfb      	ldrb	r3, [r7, #23]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d109      	bne.n	80099b2 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800999e:	4b7c      	ldr	r3, [pc, #496]	; (8009b90 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80099a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80099a2:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80099aa:	4979      	ldr	r1, [pc, #484]	; (8009b90 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80099ac:	4313      	orrs	r3, r2
 80099ae:	650b      	str	r3, [r1, #80]	; 0x50
 80099b0:	e001      	b.n	80099b6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099b2:	7dfb      	ldrb	r3, [r7, #23]
 80099b4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d049      	beq.n	8009a56 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80099c6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80099ca:	d02e      	beq.n	8009a2a <HAL_RCCEx_PeriphCLKConfig+0x47e>
 80099cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80099d0:	d828      	bhi.n	8009a24 <HAL_RCCEx_PeriphCLKConfig+0x478>
 80099d2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80099d6:	d02a      	beq.n	8009a2e <HAL_RCCEx_PeriphCLKConfig+0x482>
 80099d8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80099dc:	d822      	bhi.n	8009a24 <HAL_RCCEx_PeriphCLKConfig+0x478>
 80099de:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80099e2:	d026      	beq.n	8009a32 <HAL_RCCEx_PeriphCLKConfig+0x486>
 80099e4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80099e8:	d81c      	bhi.n	8009a24 <HAL_RCCEx_PeriphCLKConfig+0x478>
 80099ea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80099ee:	d010      	beq.n	8009a12 <HAL_RCCEx_PeriphCLKConfig+0x466>
 80099f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80099f4:	d816      	bhi.n	8009a24 <HAL_RCCEx_PeriphCLKConfig+0x478>
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d01d      	beq.n	8009a36 <HAL_RCCEx_PeriphCLKConfig+0x48a>
 80099fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80099fe:	d111      	bne.n	8009a24 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	3304      	adds	r3, #4
 8009a04:	2101      	movs	r1, #1
 8009a06:	4618      	mov	r0, r3
 8009a08:	f001 fdf2 	bl	800b5f0 <RCCEx_PLL2_Config>
 8009a0c:	4603      	mov	r3, r0
 8009a0e:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8009a10:	e012      	b.n	8009a38 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	3324      	adds	r3, #36	; 0x24
 8009a16:	2101      	movs	r1, #1
 8009a18:	4618      	mov	r0, r3
 8009a1a:	f001 fe9b 	bl	800b754 <RCCEx_PLL3_Config>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8009a22:	e009      	b.n	8009a38 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009a24:	2301      	movs	r3, #1
 8009a26:	75fb      	strb	r3, [r7, #23]
      break;
 8009a28:	e006      	b.n	8009a38 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8009a2a:	bf00      	nop
 8009a2c:	e004      	b.n	8009a38 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8009a2e:	bf00      	nop
 8009a30:	e002      	b.n	8009a38 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8009a32:	bf00      	nop
 8009a34:	e000      	b.n	8009a38 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8009a36:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009a38:	7dfb      	ldrb	r3, [r7, #23]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d109      	bne.n	8009a52 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009a3e:	4b54      	ldr	r3, [pc, #336]	; (8009b90 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009a40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a42:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a4a:	4951      	ldr	r1, [pc, #324]	; (8009b90 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009a4c:	4313      	orrs	r3, r2
 8009a4e:	650b      	str	r3, [r1, #80]	; 0x50
 8009a50:	e001      	b.n	8009a56 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a52:	7dfb      	ldrb	r3, [r7, #23]
 8009a54:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d04b      	beq.n	8009afa <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8009a68:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009a6c:	d02e      	beq.n	8009acc <HAL_RCCEx_PeriphCLKConfig+0x520>
 8009a6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009a72:	d828      	bhi.n	8009ac6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8009a74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a78:	d02a      	beq.n	8009ad0 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8009a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a7e:	d822      	bhi.n	8009ac6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8009a80:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009a84:	d026      	beq.n	8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8009a86:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009a8a:	d81c      	bhi.n	8009ac6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8009a8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009a90:	d010      	beq.n	8009ab4 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8009a92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009a96:	d816      	bhi.n	8009ac6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d01d      	beq.n	8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8009a9c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009aa0:	d111      	bne.n	8009ac6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	3304      	adds	r3, #4
 8009aa6:	2101      	movs	r1, #1
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	f001 fda1 	bl	800b5f0 <RCCEx_PLL2_Config>
 8009aae:	4603      	mov	r3, r0
 8009ab0:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8009ab2:	e012      	b.n	8009ada <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	3324      	adds	r3, #36	; 0x24
 8009ab8:	2101      	movs	r1, #1
 8009aba:	4618      	mov	r0, r3
 8009abc:	f001 fe4a 	bl	800b754 <RCCEx_PLL3_Config>
 8009ac0:	4603      	mov	r3, r0
 8009ac2:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8009ac4:	e009      	b.n	8009ada <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	75fb      	strb	r3, [r7, #23]
      break;
 8009aca:	e006      	b.n	8009ada <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8009acc:	bf00      	nop
 8009ace:	e004      	b.n	8009ada <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8009ad0:	bf00      	nop
 8009ad2:	e002      	b.n	8009ada <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8009ad4:	bf00      	nop
 8009ad6:	e000      	b.n	8009ada <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8009ad8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009ada:	7dfb      	ldrb	r3, [r7, #23]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d10a      	bne.n	8009af6 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009ae0:	4b2b      	ldr	r3, [pc, #172]	; (8009b90 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009ae2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ae4:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8009aee:	4928      	ldr	r1, [pc, #160]	; (8009b90 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009af0:	4313      	orrs	r3, r2
 8009af2:	658b      	str	r3, [r1, #88]	; 0x58
 8009af4:	e001      	b.n	8009afa <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009af6:	7dfb      	ldrb	r3, [r7, #23]
 8009af8:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d02f      	beq.n	8009b66 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009b0a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009b0e:	d00e      	beq.n	8009b2e <HAL_RCCEx_PeriphCLKConfig+0x582>
 8009b10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009b14:	d814      	bhi.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d015      	beq.n	8009b46 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8009b1a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009b1e:	d10f      	bne.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009b20:	4b1b      	ldr	r3, [pc, #108]	; (8009b90 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b24:	4a1a      	ldr	r2, [pc, #104]	; (8009b90 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009b26:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009b2a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8009b2c:	e00c      	b.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	3304      	adds	r3, #4
 8009b32:	2101      	movs	r1, #1
 8009b34:	4618      	mov	r0, r3
 8009b36:	f001 fd5b 	bl	800b5f0 <RCCEx_PLL2_Config>
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8009b3e:	e003      	b.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009b40:	2301      	movs	r3, #1
 8009b42:	75fb      	strb	r3, [r7, #23]
      break;
 8009b44:	e000      	b.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8009b46:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009b48:	7dfb      	ldrb	r3, [r7, #23]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d109      	bne.n	8009b62 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009b4e:	4b10      	ldr	r3, [pc, #64]	; (8009b90 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009b50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b52:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009b5a:	490d      	ldr	r1, [pc, #52]	; (8009b90 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009b5c:	4313      	orrs	r3, r2
 8009b5e:	650b      	str	r3, [r1, #80]	; 0x50
 8009b60:	e001      	b.n	8009b66 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b62:	7dfb      	ldrb	r3, [r7, #23]
 8009b64:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d033      	beq.n	8009bda <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b76:	2b03      	cmp	r3, #3
 8009b78:	d81c      	bhi.n	8009bb4 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8009b7a:	a201      	add	r2, pc, #4	; (adr r2, 8009b80 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8009b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b80:	08009bbb 	.word	0x08009bbb
 8009b84:	08009b95 	.word	0x08009b95
 8009b88:	08009ba3 	.word	0x08009ba3
 8009b8c:	08009bbb 	.word	0x08009bbb
 8009b90:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009b94:	4bb8      	ldr	r3, [pc, #736]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b98:	4ab7      	ldr	r2, [pc, #732]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009b9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009b9e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8009ba0:	e00c      	b.n	8009bbc <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	3304      	adds	r3, #4
 8009ba6:	2102      	movs	r1, #2
 8009ba8:	4618      	mov	r0, r3
 8009baa:	f001 fd21 	bl	800b5f0 <RCCEx_PLL2_Config>
 8009bae:	4603      	mov	r3, r0
 8009bb0:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8009bb2:	e003      	b.n	8009bbc <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	75fb      	strb	r3, [r7, #23]
      break;
 8009bb8:	e000      	b.n	8009bbc <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8009bba:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009bbc:	7dfb      	ldrb	r3, [r7, #23]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d109      	bne.n	8009bd6 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009bc2:	4bad      	ldr	r3, [pc, #692]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009bc6:	f023 0203 	bic.w	r2, r3, #3
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009bce:	49aa      	ldr	r1, [pc, #680]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009bd0:	4313      	orrs	r3, r2
 8009bd2:	64cb      	str	r3, [r1, #76]	; 0x4c
 8009bd4:	e001      	b.n	8009bda <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009bd6:	7dfb      	ldrb	r3, [r7, #23]
 8009bd8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	f000 8086 	beq.w	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009be8:	4ba4      	ldr	r3, [pc, #656]	; (8009e7c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4aa3      	ldr	r2, [pc, #652]	; (8009e7c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8009bee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009bf2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009bf4:	f7fb f84e 	bl	8004c94 <HAL_GetTick>
 8009bf8:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009bfa:	e009      	b.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009bfc:	f7fb f84a 	bl	8004c94 <HAL_GetTick>
 8009c00:	4602      	mov	r2, r0
 8009c02:	693b      	ldr	r3, [r7, #16]
 8009c04:	1ad3      	subs	r3, r2, r3
 8009c06:	2b64      	cmp	r3, #100	; 0x64
 8009c08:	d902      	bls.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8009c0a:	2303      	movs	r3, #3
 8009c0c:	75fb      	strb	r3, [r7, #23]
        break;
 8009c0e:	e005      	b.n	8009c1c <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009c10:	4b9a      	ldr	r3, [pc, #616]	; (8009e7c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d0ef      	beq.n	8009bfc <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8009c1c:	7dfb      	ldrb	r3, [r7, #23]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d166      	bne.n	8009cf0 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009c22:	4b95      	ldr	r3, [pc, #596]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009c24:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009c2c:	4053      	eors	r3, r2
 8009c2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d013      	beq.n	8009c5e <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009c36:	4b90      	ldr	r3, [pc, #576]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009c38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c3e:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009c40:	4b8d      	ldr	r3, [pc, #564]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009c42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c44:	4a8c      	ldr	r2, [pc, #560]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009c46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009c4a:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009c4c:	4b8a      	ldr	r3, [pc, #552]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009c4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c50:	4a89      	ldr	r2, [pc, #548]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009c52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009c56:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009c58:	4a87      	ldr	r2, [pc, #540]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009c64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009c68:	d115      	bne.n	8009c96 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c6a:	f7fb f813 	bl	8004c94 <HAL_GetTick>
 8009c6e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009c70:	e00b      	b.n	8009c8a <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009c72:	f7fb f80f 	bl	8004c94 <HAL_GetTick>
 8009c76:	4602      	mov	r2, r0
 8009c78:	693b      	ldr	r3, [r7, #16]
 8009c7a:	1ad3      	subs	r3, r2, r3
 8009c7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d902      	bls.n	8009c8a <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8009c84:	2303      	movs	r3, #3
 8009c86:	75fb      	strb	r3, [r7, #23]
            break;
 8009c88:	e005      	b.n	8009c96 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009c8a:	4b7b      	ldr	r3, [pc, #492]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009c8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c8e:	f003 0302 	and.w	r3, r3, #2
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d0ed      	beq.n	8009c72 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8009c96:	7dfb      	ldrb	r3, [r7, #23]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d126      	bne.n	8009cea <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009ca2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009ca6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009caa:	d10d      	bne.n	8009cc8 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8009cac:	4b72      	ldr	r3, [pc, #456]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009cae:	691b      	ldr	r3, [r3, #16]
 8009cb0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009cba:	0919      	lsrs	r1, r3, #4
 8009cbc:	4b70      	ldr	r3, [pc, #448]	; (8009e80 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8009cbe:	400b      	ands	r3, r1
 8009cc0:	496d      	ldr	r1, [pc, #436]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009cc2:	4313      	orrs	r3, r2
 8009cc4:	610b      	str	r3, [r1, #16]
 8009cc6:	e005      	b.n	8009cd4 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8009cc8:	4b6b      	ldr	r3, [pc, #428]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009cca:	691b      	ldr	r3, [r3, #16]
 8009ccc:	4a6a      	ldr	r2, [pc, #424]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009cce:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8009cd2:	6113      	str	r3, [r2, #16]
 8009cd4:	4b68      	ldr	r3, [pc, #416]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009cd6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009cde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009ce2:	4965      	ldr	r1, [pc, #404]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009ce4:	4313      	orrs	r3, r2
 8009ce6:	670b      	str	r3, [r1, #112]	; 0x70
 8009ce8:	e004      	b.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009cea:	7dfb      	ldrb	r3, [r7, #23]
 8009cec:	75bb      	strb	r3, [r7, #22]
 8009cee:	e001      	b.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009cf0:	7dfb      	ldrb	r3, [r7, #23]
 8009cf2:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	f003 0301 	and.w	r3, r3, #1
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d07e      	beq.n	8009dfe <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009d04:	2b28      	cmp	r3, #40	; 0x28
 8009d06:	d867      	bhi.n	8009dd8 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8009d08:	a201      	add	r2, pc, #4	; (adr r2, 8009d10 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8009d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d0e:	bf00      	nop
 8009d10:	08009ddf 	.word	0x08009ddf
 8009d14:	08009dd9 	.word	0x08009dd9
 8009d18:	08009dd9 	.word	0x08009dd9
 8009d1c:	08009dd9 	.word	0x08009dd9
 8009d20:	08009dd9 	.word	0x08009dd9
 8009d24:	08009dd9 	.word	0x08009dd9
 8009d28:	08009dd9 	.word	0x08009dd9
 8009d2c:	08009dd9 	.word	0x08009dd9
 8009d30:	08009db5 	.word	0x08009db5
 8009d34:	08009dd9 	.word	0x08009dd9
 8009d38:	08009dd9 	.word	0x08009dd9
 8009d3c:	08009dd9 	.word	0x08009dd9
 8009d40:	08009dd9 	.word	0x08009dd9
 8009d44:	08009dd9 	.word	0x08009dd9
 8009d48:	08009dd9 	.word	0x08009dd9
 8009d4c:	08009dd9 	.word	0x08009dd9
 8009d50:	08009dc7 	.word	0x08009dc7
 8009d54:	08009dd9 	.word	0x08009dd9
 8009d58:	08009dd9 	.word	0x08009dd9
 8009d5c:	08009dd9 	.word	0x08009dd9
 8009d60:	08009dd9 	.word	0x08009dd9
 8009d64:	08009dd9 	.word	0x08009dd9
 8009d68:	08009dd9 	.word	0x08009dd9
 8009d6c:	08009dd9 	.word	0x08009dd9
 8009d70:	08009ddf 	.word	0x08009ddf
 8009d74:	08009dd9 	.word	0x08009dd9
 8009d78:	08009dd9 	.word	0x08009dd9
 8009d7c:	08009dd9 	.word	0x08009dd9
 8009d80:	08009dd9 	.word	0x08009dd9
 8009d84:	08009dd9 	.word	0x08009dd9
 8009d88:	08009dd9 	.word	0x08009dd9
 8009d8c:	08009dd9 	.word	0x08009dd9
 8009d90:	08009ddf 	.word	0x08009ddf
 8009d94:	08009dd9 	.word	0x08009dd9
 8009d98:	08009dd9 	.word	0x08009dd9
 8009d9c:	08009dd9 	.word	0x08009dd9
 8009da0:	08009dd9 	.word	0x08009dd9
 8009da4:	08009dd9 	.word	0x08009dd9
 8009da8:	08009dd9 	.word	0x08009dd9
 8009dac:	08009dd9 	.word	0x08009dd9
 8009db0:	08009ddf 	.word	0x08009ddf
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	3304      	adds	r3, #4
 8009db8:	2101      	movs	r1, #1
 8009dba:	4618      	mov	r0, r3
 8009dbc:	f001 fc18 	bl	800b5f0 <RCCEx_PLL2_Config>
 8009dc0:	4603      	mov	r3, r0
 8009dc2:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8009dc4:	e00c      	b.n	8009de0 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	3324      	adds	r3, #36	; 0x24
 8009dca:	2101      	movs	r1, #1
 8009dcc:	4618      	mov	r0, r3
 8009dce:	f001 fcc1 	bl	800b754 <RCCEx_PLL3_Config>
 8009dd2:	4603      	mov	r3, r0
 8009dd4:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8009dd6:	e003      	b.n	8009de0 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009dd8:	2301      	movs	r3, #1
 8009dda:	75fb      	strb	r3, [r7, #23]
      break;
 8009ddc:	e000      	b.n	8009de0 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8009dde:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009de0:	7dfb      	ldrb	r3, [r7, #23]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d109      	bne.n	8009dfa <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009de6:	4b24      	ldr	r3, [pc, #144]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009de8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009dea:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009df2:	4921      	ldr	r1, [pc, #132]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009df4:	4313      	orrs	r3, r2
 8009df6:	654b      	str	r3, [r1, #84]	; 0x54
 8009df8:	e001      	b.n	8009dfe <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009dfa:	7dfb      	ldrb	r3, [r7, #23]
 8009dfc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	f003 0302 	and.w	r3, r3, #2
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d03e      	beq.n	8009e88 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e0e:	2b05      	cmp	r3, #5
 8009e10:	d820      	bhi.n	8009e54 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8009e12:	a201      	add	r2, pc, #4	; (adr r2, 8009e18 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8009e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e18:	08009e5b 	.word	0x08009e5b
 8009e1c:	08009e31 	.word	0x08009e31
 8009e20:	08009e43 	.word	0x08009e43
 8009e24:	08009e5b 	.word	0x08009e5b
 8009e28:	08009e5b 	.word	0x08009e5b
 8009e2c:	08009e5b 	.word	0x08009e5b
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	3304      	adds	r3, #4
 8009e34:	2101      	movs	r1, #1
 8009e36:	4618      	mov	r0, r3
 8009e38:	f001 fbda 	bl	800b5f0 <RCCEx_PLL2_Config>
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8009e40:	e00c      	b.n	8009e5c <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	3324      	adds	r3, #36	; 0x24
 8009e46:	2101      	movs	r1, #1
 8009e48:	4618      	mov	r0, r3
 8009e4a:	f001 fc83 	bl	800b754 <RCCEx_PLL3_Config>
 8009e4e:	4603      	mov	r3, r0
 8009e50:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8009e52:	e003      	b.n	8009e5c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009e54:	2301      	movs	r3, #1
 8009e56:	75fb      	strb	r3, [r7, #23]
      break;
 8009e58:	e000      	b.n	8009e5c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 8009e5a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009e5c:	7dfb      	ldrb	r3, [r7, #23]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d110      	bne.n	8009e84 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009e62:	4b05      	ldr	r3, [pc, #20]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009e64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e66:	f023 0207 	bic.w	r2, r3, #7
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e6e:	4902      	ldr	r1, [pc, #8]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009e70:	4313      	orrs	r3, r2
 8009e72:	654b      	str	r3, [r1, #84]	; 0x54
 8009e74:	e008      	b.n	8009e88 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8009e76:	bf00      	nop
 8009e78:	58024400 	.word	0x58024400
 8009e7c:	58024800 	.word	0x58024800
 8009e80:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e84:	7dfb      	ldrb	r3, [r7, #23]
 8009e86:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	f003 0304 	and.w	r3, r3, #4
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d039      	beq.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e9a:	2b05      	cmp	r3, #5
 8009e9c:	d820      	bhi.n	8009ee0 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8009e9e:	a201      	add	r2, pc, #4	; (adr r2, 8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8009ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ea4:	08009ee7 	.word	0x08009ee7
 8009ea8:	08009ebd 	.word	0x08009ebd
 8009eac:	08009ecf 	.word	0x08009ecf
 8009eb0:	08009ee7 	.word	0x08009ee7
 8009eb4:	08009ee7 	.word	0x08009ee7
 8009eb8:	08009ee7 	.word	0x08009ee7
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	3304      	adds	r3, #4
 8009ec0:	2101      	movs	r1, #1
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	f001 fb94 	bl	800b5f0 <RCCEx_PLL2_Config>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8009ecc:	e00c      	b.n	8009ee8 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	3324      	adds	r3, #36	; 0x24
 8009ed2:	2101      	movs	r1, #1
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	f001 fc3d 	bl	800b754 <RCCEx_PLL3_Config>
 8009eda:	4603      	mov	r3, r0
 8009edc:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8009ede:	e003      	b.n	8009ee8 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009ee0:	2301      	movs	r3, #1
 8009ee2:	75fb      	strb	r3, [r7, #23]
      break;
 8009ee4:	e000      	b.n	8009ee8 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8009ee6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009ee8:	7dfb      	ldrb	r3, [r7, #23]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d10a      	bne.n	8009f04 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009eee:	4bb7      	ldr	r3, [pc, #732]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009ef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ef2:	f023 0207 	bic.w	r2, r3, #7
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009efc:	49b3      	ldr	r1, [pc, #716]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009efe:	4313      	orrs	r3, r2
 8009f00:	658b      	str	r3, [r1, #88]	; 0x58
 8009f02:	e001      	b.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f04:	7dfb      	ldrb	r3, [r7, #23]
 8009f06:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	f003 0320 	and.w	r3, r3, #32
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d04b      	beq.n	8009fac <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009f1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009f1e:	d02e      	beq.n	8009f7e <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8009f20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009f24:	d828      	bhi.n	8009f78 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8009f26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f2a:	d02a      	beq.n	8009f82 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8009f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f30:	d822      	bhi.n	8009f78 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8009f32:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009f36:	d026      	beq.n	8009f86 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8009f38:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009f3c:	d81c      	bhi.n	8009f78 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8009f3e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009f42:	d010      	beq.n	8009f66 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8009f44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009f48:	d816      	bhi.n	8009f78 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d01d      	beq.n	8009f8a <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8009f4e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009f52:	d111      	bne.n	8009f78 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	3304      	adds	r3, #4
 8009f58:	2100      	movs	r1, #0
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	f001 fb48 	bl	800b5f0 <RCCEx_PLL2_Config>
 8009f60:	4603      	mov	r3, r0
 8009f62:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8009f64:	e012      	b.n	8009f8c <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	3324      	adds	r3, #36	; 0x24
 8009f6a:	2102      	movs	r1, #2
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	f001 fbf1 	bl	800b754 <RCCEx_PLL3_Config>
 8009f72:	4603      	mov	r3, r0
 8009f74:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8009f76:	e009      	b.n	8009f8c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009f78:	2301      	movs	r3, #1
 8009f7a:	75fb      	strb	r3, [r7, #23]
      break;
 8009f7c:	e006      	b.n	8009f8c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8009f7e:	bf00      	nop
 8009f80:	e004      	b.n	8009f8c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8009f82:	bf00      	nop
 8009f84:	e002      	b.n	8009f8c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8009f86:	bf00      	nop
 8009f88:	e000      	b.n	8009f8c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8009f8a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009f8c:	7dfb      	ldrb	r3, [r7, #23]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d10a      	bne.n	8009fa8 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009f92:	4b8e      	ldr	r3, [pc, #568]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009f94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f96:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009fa0:	498a      	ldr	r1, [pc, #552]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009fa2:	4313      	orrs	r3, r2
 8009fa4:	654b      	str	r3, [r1, #84]	; 0x54
 8009fa6:	e001      	b.n	8009fac <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fa8:	7dfb      	ldrb	r3, [r7, #23]
 8009faa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d04b      	beq.n	800a050 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009fbe:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8009fc2:	d02e      	beq.n	800a022 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8009fc4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8009fc8:	d828      	bhi.n	800a01c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8009fca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fce:	d02a      	beq.n	800a026 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8009fd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fd4:	d822      	bhi.n	800a01c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8009fd6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009fda:	d026      	beq.n	800a02a <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8009fdc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009fe0:	d81c      	bhi.n	800a01c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8009fe2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009fe6:	d010      	beq.n	800a00a <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8009fe8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009fec:	d816      	bhi.n	800a01c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d01d      	beq.n	800a02e <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8009ff2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009ff6:	d111      	bne.n	800a01c <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	3304      	adds	r3, #4
 8009ffc:	2100      	movs	r1, #0
 8009ffe:	4618      	mov	r0, r3
 800a000:	f001 faf6 	bl	800b5f0 <RCCEx_PLL2_Config>
 800a004:	4603      	mov	r3, r0
 800a006:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800a008:	e012      	b.n	800a030 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	3324      	adds	r3, #36	; 0x24
 800a00e:	2102      	movs	r1, #2
 800a010:	4618      	mov	r0, r3
 800a012:	f001 fb9f 	bl	800b754 <RCCEx_PLL3_Config>
 800a016:	4603      	mov	r3, r0
 800a018:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800a01a:	e009      	b.n	800a030 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a01c:	2301      	movs	r3, #1
 800a01e:	75fb      	strb	r3, [r7, #23]
      break;
 800a020:	e006      	b.n	800a030 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800a022:	bf00      	nop
 800a024:	e004      	b.n	800a030 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800a026:	bf00      	nop
 800a028:	e002      	b.n	800a030 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800a02a:	bf00      	nop
 800a02c:	e000      	b.n	800a030 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800a02e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a030:	7dfb      	ldrb	r3, [r7, #23]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d10a      	bne.n	800a04c <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a036:	4b65      	ldr	r3, [pc, #404]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800a038:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a03a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a044:	4961      	ldr	r1, [pc, #388]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800a046:	4313      	orrs	r3, r2
 800a048:	658b      	str	r3, [r1, #88]	; 0x58
 800a04a:	e001      	b.n	800a050 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a04c:	7dfb      	ldrb	r3, [r7, #23]
 800a04e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d04b      	beq.n	800a0f4 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a062:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800a066:	d02e      	beq.n	800a0c6 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 800a068:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800a06c:	d828      	bhi.n	800a0c0 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800a06e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a072:	d02a      	beq.n	800a0ca <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 800a074:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a078:	d822      	bhi.n	800a0c0 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800a07a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800a07e:	d026      	beq.n	800a0ce <HAL_RCCEx_PeriphCLKConfig+0xb22>
 800a080:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800a084:	d81c      	bhi.n	800a0c0 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800a086:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a08a:	d010      	beq.n	800a0ae <HAL_RCCEx_PeriphCLKConfig+0xb02>
 800a08c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a090:	d816      	bhi.n	800a0c0 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800a092:	2b00      	cmp	r3, #0
 800a094:	d01d      	beq.n	800a0d2 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800a096:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a09a:	d111      	bne.n	800a0c0 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	3304      	adds	r3, #4
 800a0a0:	2100      	movs	r1, #0
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	f001 faa4 	bl	800b5f0 <RCCEx_PLL2_Config>
 800a0a8:	4603      	mov	r3, r0
 800a0aa:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800a0ac:	e012      	b.n	800a0d4 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	3324      	adds	r3, #36	; 0x24
 800a0b2:	2102      	movs	r1, #2
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	f001 fb4d 	bl	800b754 <RCCEx_PLL3_Config>
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800a0be:	e009      	b.n	800a0d4 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	75fb      	strb	r3, [r7, #23]
      break;
 800a0c4:	e006      	b.n	800a0d4 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800a0c6:	bf00      	nop
 800a0c8:	e004      	b.n	800a0d4 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800a0ca:	bf00      	nop
 800a0cc:	e002      	b.n	800a0d4 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800a0ce:	bf00      	nop
 800a0d0:	e000      	b.n	800a0d4 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800a0d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a0d4:	7dfb      	ldrb	r3, [r7, #23]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d10a      	bne.n	800a0f0 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a0da:	4b3c      	ldr	r3, [pc, #240]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800a0dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a0de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a0e8:	4938      	ldr	r1, [pc, #224]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800a0ea:	4313      	orrs	r3, r2
 800a0ec:	658b      	str	r3, [r1, #88]	; 0x58
 800a0ee:	e001      	b.n	800a0f4 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0f0:	7dfb      	ldrb	r3, [r7, #23]
 800a0f2:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	f003 0308 	and.w	r3, r3, #8
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d01a      	beq.n	800a136 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a106:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a10a:	d10a      	bne.n	800a122 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	3324      	adds	r3, #36	; 0x24
 800a110:	2102      	movs	r1, #2
 800a112:	4618      	mov	r0, r3
 800a114:	f001 fb1e 	bl	800b754 <RCCEx_PLL3_Config>
 800a118:	4603      	mov	r3, r0
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d001      	beq.n	800a122 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 800a11e:	2301      	movs	r3, #1
 800a120:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800a122:	4b2a      	ldr	r3, [pc, #168]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800a124:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a126:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a130:	4926      	ldr	r1, [pc, #152]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800a132:	4313      	orrs	r3, r2
 800a134:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f003 0310 	and.w	r3, r3, #16
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d01a      	beq.n	800a178 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a148:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a14c:	d10a      	bne.n	800a164 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	3324      	adds	r3, #36	; 0x24
 800a152:	2102      	movs	r1, #2
 800a154:	4618      	mov	r0, r3
 800a156:	f001 fafd 	bl	800b754 <RCCEx_PLL3_Config>
 800a15a:	4603      	mov	r3, r0
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d001      	beq.n	800a164 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 800a160:	2301      	movs	r3, #1
 800a162:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a164:	4b19      	ldr	r3, [pc, #100]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800a166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a168:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a172:	4916      	ldr	r1, [pc, #88]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800a174:	4313      	orrs	r3, r2
 800a176:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a180:	2b00      	cmp	r3, #0
 800a182:	d036      	beq.n	800a1f2 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800a18a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a18e:	d01f      	beq.n	800a1d0 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800a190:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a194:	d817      	bhi.n	800a1c6 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 800a196:	2b00      	cmp	r3, #0
 800a198:	d003      	beq.n	800a1a2 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 800a19a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a19e:	d009      	beq.n	800a1b4 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 800a1a0:	e011      	b.n	800a1c6 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	3304      	adds	r3, #4
 800a1a6:	2100      	movs	r1, #0
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	f001 fa21 	bl	800b5f0 <RCCEx_PLL2_Config>
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800a1b2:	e00e      	b.n	800a1d2 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	3324      	adds	r3, #36	; 0x24
 800a1b8:	2102      	movs	r1, #2
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f001 faca 	bl	800b754 <RCCEx_PLL3_Config>
 800a1c0:	4603      	mov	r3, r0
 800a1c2:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800a1c4:	e005      	b.n	800a1d2 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a1c6:	2301      	movs	r3, #1
 800a1c8:	75fb      	strb	r3, [r7, #23]
      break;
 800a1ca:	e002      	b.n	800a1d2 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 800a1cc:	58024400 	.word	0x58024400
      break;
 800a1d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a1d2:	7dfb      	ldrb	r3, [r7, #23]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d10a      	bne.n	800a1ee <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a1d8:	4b93      	ldr	r3, [pc, #588]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a1da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a1dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800a1e6:	4990      	ldr	r1, [pc, #576]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a1e8:	4313      	orrs	r3, r2
 800a1ea:	658b      	str	r3, [r1, #88]	; 0x58
 800a1ec:	e001      	b.n	800a1f2 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1ee:	7dfb      	ldrb	r3, [r7, #23]
 800a1f0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d033      	beq.n	800a266 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a204:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a208:	d01c      	beq.n	800a244 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 800a20a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a20e:	d816      	bhi.n	800a23e <HAL_RCCEx_PeriphCLKConfig+0xc92>
 800a210:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a214:	d003      	beq.n	800a21e <HAL_RCCEx_PeriphCLKConfig+0xc72>
 800a216:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a21a:	d007      	beq.n	800a22c <HAL_RCCEx_PeriphCLKConfig+0xc80>
 800a21c:	e00f      	b.n	800a23e <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a21e:	4b82      	ldr	r3, [pc, #520]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a222:	4a81      	ldr	r2, [pc, #516]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a224:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a228:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800a22a:	e00c      	b.n	800a246 <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	3324      	adds	r3, #36	; 0x24
 800a230:	2101      	movs	r1, #1
 800a232:	4618      	mov	r0, r3
 800a234:	f001 fa8e 	bl	800b754 <RCCEx_PLL3_Config>
 800a238:	4603      	mov	r3, r0
 800a23a:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800a23c:	e003      	b.n	800a246 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a23e:	2301      	movs	r3, #1
 800a240:	75fb      	strb	r3, [r7, #23]
      break;
 800a242:	e000      	b.n	800a246 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 800a244:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a246:	7dfb      	ldrb	r3, [r7, #23]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d10a      	bne.n	800a262 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a24c:	4b76      	ldr	r3, [pc, #472]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a24e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a250:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a25a:	4973      	ldr	r1, [pc, #460]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a25c:	4313      	orrs	r3, r2
 800a25e:	654b      	str	r3, [r1, #84]	; 0x54
 800a260:	e001      	b.n	800a266 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a262:	7dfb      	ldrb	r3, [r7, #23]
 800a264:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d029      	beq.n	800a2c6 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a276:	2b00      	cmp	r3, #0
 800a278:	d003      	beq.n	800a282 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 800a27a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a27e:	d007      	beq.n	800a290 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 800a280:	e00f      	b.n	800a2a2 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a282:	4b69      	ldr	r3, [pc, #420]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a286:	4a68      	ldr	r2, [pc, #416]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a288:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a28c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800a28e:	e00b      	b.n	800a2a8 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	3304      	adds	r3, #4
 800a294:	2102      	movs	r1, #2
 800a296:	4618      	mov	r0, r3
 800a298:	f001 f9aa 	bl	800b5f0 <RCCEx_PLL2_Config>
 800a29c:	4603      	mov	r3, r0
 800a29e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800a2a0:	e002      	b.n	800a2a8 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 800a2a2:	2301      	movs	r3, #1
 800a2a4:	75fb      	strb	r3, [r7, #23]
      break;
 800a2a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a2a8:	7dfb      	ldrb	r3, [r7, #23]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d109      	bne.n	800a2c2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a2ae:	4b5e      	ldr	r3, [pc, #376]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a2b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2b2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2ba:	495b      	ldr	r1, [pc, #364]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a2bc:	4313      	orrs	r3, r2
 800a2be:	64cb      	str	r3, [r1, #76]	; 0x4c
 800a2c0:	e001      	b.n	800a2c6 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2c2:	7dfb      	ldrb	r3, [r7, #23]
 800a2c4:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d00a      	beq.n	800a2e8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	3324      	adds	r3, #36	; 0x24
 800a2d6:	2102      	movs	r1, #2
 800a2d8:	4618      	mov	r0, r3
 800a2da:	f001 fa3b 	bl	800b754 <RCCEx_PLL3_Config>
 800a2de:	4603      	mov	r3, r0
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d001      	beq.n	800a2e8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d030      	beq.n	800a356 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a2f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a2fc:	d017      	beq.n	800a32e <HAL_RCCEx_PeriphCLKConfig+0xd82>
 800a2fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a302:	d811      	bhi.n	800a328 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800a304:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a308:	d013      	beq.n	800a332 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800a30a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a30e:	d80b      	bhi.n	800a328 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800a310:	2b00      	cmp	r3, #0
 800a312:	d010      	beq.n	800a336 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800a314:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a318:	d106      	bne.n	800a328 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a31a:	4b43      	ldr	r3, [pc, #268]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a31c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a31e:	4a42      	ldr	r2, [pc, #264]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a320:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a324:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800a326:	e007      	b.n	800a338 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a328:	2301      	movs	r3, #1
 800a32a:	75fb      	strb	r3, [r7, #23]
      break;
 800a32c:	e004      	b.n	800a338 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800a32e:	bf00      	nop
 800a330:	e002      	b.n	800a338 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800a332:	bf00      	nop
 800a334:	e000      	b.n	800a338 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800a336:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a338:	7dfb      	ldrb	r3, [r7, #23]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d109      	bne.n	800a352 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a33e:	4b3a      	ldr	r3, [pc, #232]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a340:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a342:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a34a:	4937      	ldr	r1, [pc, #220]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a34c:	4313      	orrs	r3, r2
 800a34e:	654b      	str	r3, [r1, #84]	; 0x54
 800a350:	e001      	b.n	800a356 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a352:	7dfb      	ldrb	r3, [r7, #23]
 800a354:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d008      	beq.n	800a374 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a362:	4b31      	ldr	r3, [pc, #196]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a364:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a366:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a36e:	492e      	ldr	r1, [pc, #184]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a370:	4313      	orrs	r3, r2
 800a372:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d009      	beq.n	800a394 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800a380:	4b29      	ldr	r3, [pc, #164]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a382:	691b      	ldr	r3, [r3, #16]
 800a384:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a38e:	4926      	ldr	r1, [pc, #152]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a390:	4313      	orrs	r3, r2
 800a392:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d008      	beq.n	800a3b2 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a3a0:	4b21      	ldr	r3, [pc, #132]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a3a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3a4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a3ac:	491e      	ldr	r1, [pc, #120]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a3ae:	4313      	orrs	r3, r2
 800a3b0:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d00d      	beq.n	800a3da <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a3be:	4b1a      	ldr	r3, [pc, #104]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a3c0:	691b      	ldr	r3, [r3, #16]
 800a3c2:	4a19      	ldr	r2, [pc, #100]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a3c4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a3c8:	6113      	str	r3, [r2, #16]
 800a3ca:	4b17      	ldr	r3, [pc, #92]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a3cc:	691a      	ldr	r2, [r3, #16]
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800a3d4:	4914      	ldr	r1, [pc, #80]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	da08      	bge.n	800a3f4 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a3e2:	4b11      	ldr	r3, [pc, #68]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a3e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a3e6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3ee:	490e      	ldr	r1, [pc, #56]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a3f0:	4313      	orrs	r3, r2
 800a3f2:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d009      	beq.n	800a414 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a400:	4b09      	ldr	r3, [pc, #36]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a402:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a404:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a40e:	4906      	ldr	r1, [pc, #24]	; (800a428 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a410:	4313      	orrs	r3, r2
 800a412:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800a414:	7dbb      	ldrb	r3, [r7, #22]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d101      	bne.n	800a41e <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 800a41a:	2300      	movs	r3, #0
 800a41c:	e000      	b.n	800a420 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 800a41e:	2301      	movs	r3, #1
}
 800a420:	4618      	mov	r0, r3
 800a422:	3718      	adds	r7, #24
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}
 800a428:	58024400 	.word	0x58024400

0800a42c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b090      	sub	sp, #64	; 0x40
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a43a:	f040 8095 	bne.w	800a568 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 800a43e:	4bae      	ldr	r3, [pc, #696]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a440:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a442:	f003 0307 	and.w	r3, r3, #7
 800a446:	633b      	str	r3, [r7, #48]	; 0x30
 800a448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a44a:	2b04      	cmp	r3, #4
 800a44c:	f200 8088 	bhi.w	800a560 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800a450:	a201      	add	r2, pc, #4	; (adr r2, 800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 800a452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a456:	bf00      	nop
 800a458:	0800a46d 	.word	0x0800a46d
 800a45c:	0800a495 	.word	0x0800a495
 800a460:	0800a4bd 	.word	0x0800a4bd
 800a464:	0800a559 	.word	0x0800a559
 800a468:	0800a4e5 	.word	0x0800a4e5

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a46c:	4ba2      	ldr	r3, [pc, #648]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a474:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a478:	d108      	bne.n	800a48c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a47a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a47e:	4618      	mov	r0, r3
 800a480:	f000 ff64 	bl	800b34c <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 800a484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a486:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a488:	f000 bc95 	b.w	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a48c:	2300      	movs	r3, #0
 800a48e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a490:	f000 bc91 	b.w	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a494:	4b98      	ldr	r3, [pc, #608]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a49c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a4a0:	d108      	bne.n	800a4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a4a2:	f107 0318 	add.w	r3, r7, #24
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	f000 fca8 	bl	800adfc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a4ac:	69bb      	ldr	r3, [r7, #24]
 800a4ae:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a4b0:	f000 bc81 	b.w	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a4b8:	f000 bc7d 	b.w	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a4bc:	4b8e      	ldr	r3, [pc, #568]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a4c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a4c8:	d108      	bne.n	800a4dc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a4ca:	f107 030c 	add.w	r3, r7, #12
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	f000 fde8 	bl	800b0a4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a4d8:	f000 bc6d 	b.w	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a4dc:	2300      	movs	r3, #0
 800a4de:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a4e0:	f000 bc69 	b.w	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a4e4:	4b84      	ldr	r3, [pc, #528]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a4e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a4e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a4ec:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a4ee:	4b82      	ldr	r3, [pc, #520]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	f003 0304 	and.w	r3, r3, #4
 800a4f6:	2b04      	cmp	r3, #4
 800a4f8:	d10c      	bne.n	800a514 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800a4fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d109      	bne.n	800a514 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a500:	4b7d      	ldr	r3, [pc, #500]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	08db      	lsrs	r3, r3, #3
 800a506:	f003 0303 	and.w	r3, r3, #3
 800a50a:	4a7c      	ldr	r2, [pc, #496]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 800a50c:	fa22 f303 	lsr.w	r3, r2, r3
 800a510:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a512:	e01f      	b.n	800a554 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a514:	4b78      	ldr	r3, [pc, #480]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a51c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a520:	d106      	bne.n	800a530 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 800a522:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a524:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a528:	d102      	bne.n	800a530 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a52a:	4b75      	ldr	r3, [pc, #468]	; (800a700 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a52c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a52e:	e011      	b.n	800a554 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a530:	4b71      	ldr	r3, [pc, #452]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a538:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a53c:	d106      	bne.n	800a54c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 800a53e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a540:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a544:	d102      	bne.n	800a54c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a546:	4b6f      	ldr	r3, [pc, #444]	; (800a704 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800a548:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a54a:	e003      	b.n	800a554 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a54c:	2300      	movs	r3, #0
 800a54e:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a550:	f000 bc31 	b.w	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a554:	f000 bc2f 	b.w	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a558:	4b6b      	ldr	r3, [pc, #428]	; (800a708 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800a55a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a55c:	f000 bc2b 	b.w	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 800a560:	2300      	movs	r3, #0
 800a562:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a564:	f000 bc27 	b.w	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a56e:	f040 8095 	bne.w	800a69c <HAL_RCCEx_GetPeriphCLKFreq+0x270>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800a572:	4b61      	ldr	r3, [pc, #388]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a574:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a576:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800a57a:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800a57c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a57e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a582:	d04d      	beq.n	800a620 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 800a584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a586:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a58a:	f200 8084 	bhi.w	800a696 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800a58e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a590:	2bc0      	cmp	r3, #192	; 0xc0
 800a592:	d07d      	beq.n	800a690 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 800a594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a596:	2bc0      	cmp	r3, #192	; 0xc0
 800a598:	d87d      	bhi.n	800a696 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800a59a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a59c:	2b80      	cmp	r3, #128	; 0x80
 800a59e:	d02d      	beq.n	800a5fc <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 800a5a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5a2:	2b80      	cmp	r3, #128	; 0x80
 800a5a4:	d877      	bhi.n	800a696 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800a5a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d003      	beq.n	800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 800a5ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5ae:	2b40      	cmp	r3, #64	; 0x40
 800a5b0:	d012      	beq.n	800a5d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800a5b2:	e070      	b.n	800a696 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a5b4:	4b50      	ldr	r3, [pc, #320]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a5bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a5c0:	d107      	bne.n	800a5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a5c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	f000 fec0 	bl	800b34c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a5cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5ce:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a5d0:	e3f1      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a5d6:	e3ee      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a5d8:	4b47      	ldr	r3, [pc, #284]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a5e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a5e4:	d107      	bne.n	800a5f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a5e6:	f107 0318 	add.w	r3, r7, #24
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f000 fc06 	bl	800adfc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a5f0:	69bb      	ldr	r3, [r7, #24]
 800a5f2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a5f4:	e3df      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a5fa:	e3dc      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a5fc:	4b3e      	ldr	r3, [pc, #248]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a604:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a608:	d107      	bne.n	800a61a <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a60a:	f107 030c 	add.w	r3, r7, #12
 800a60e:	4618      	mov	r0, r3
 800a610:	f000 fd48 	bl	800b0a4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a618:	e3cd      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a61a:	2300      	movs	r3, #0
 800a61c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a61e:	e3ca      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a620:	4b35      	ldr	r3, [pc, #212]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a622:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a624:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a628:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a62a:	4b33      	ldr	r3, [pc, #204]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f003 0304 	and.w	r3, r3, #4
 800a632:	2b04      	cmp	r3, #4
 800a634:	d10c      	bne.n	800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 800a636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d109      	bne.n	800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a63c:	4b2e      	ldr	r3, [pc, #184]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	08db      	lsrs	r3, r3, #3
 800a642:	f003 0303 	and.w	r3, r3, #3
 800a646:	4a2d      	ldr	r2, [pc, #180]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 800a648:	fa22 f303 	lsr.w	r3, r2, r3
 800a64c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a64e:	e01e      	b.n	800a68e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a650:	4b29      	ldr	r3, [pc, #164]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a658:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a65c:	d106      	bne.n	800a66c <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 800a65e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a660:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a664:	d102      	bne.n	800a66c <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a666:	4b26      	ldr	r3, [pc, #152]	; (800a700 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a668:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a66a:	e010      	b.n	800a68e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a66c:	4b22      	ldr	r3, [pc, #136]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a674:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a678:	d106      	bne.n	800a688 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 800a67a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a67c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a680:	d102      	bne.n	800a688 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a682:	4b20      	ldr	r3, [pc, #128]	; (800a704 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800a684:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a686:	e002      	b.n	800a68e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a688:	2300      	movs	r3, #0
 800a68a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a68c:	e393      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a68e:	e392      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a690:	4b1d      	ldr	r3, [pc, #116]	; (800a708 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800a692:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a694:	e38f      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 800a696:	2300      	movs	r3, #0
 800a698:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a69a:	e38c      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a6a2:	f040 80a7 	bne.w	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 800a6a6:	4b14      	ldr	r3, [pc, #80]	; (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a6a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a6aa:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800a6ae:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800a6b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6b2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a6b6:	d05f      	beq.n	800a778 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800a6b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6ba:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a6be:	f200 8096 	bhi.w	800a7ee <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800a6c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6c4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a6c8:	f000 808e 	beq.w	800a7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 800a6cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6ce:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a6d2:	f200 808c 	bhi.w	800a7ee <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800a6d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a6dc:	d03a      	beq.n	800a754 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 800a6de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a6e4:	f200 8083 	bhi.w	800a7ee <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800a6e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d00e      	beq.n	800a70c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 800a6ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a6f4:	d01c      	beq.n	800a730 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 800a6f6:	e07a      	b.n	800a7ee <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800a6f8:	58024400 	.word	0x58024400
 800a6fc:	03d09000 	.word	0x03d09000
 800a700:	003d0900 	.word	0x003d0900
 800a704:	017d7840 	.word	0x017d7840
 800a708:	00bb8000 	.word	0x00bb8000
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a70c:	4baa      	ldr	r3, [pc, #680]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a714:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a718:	d107      	bne.n	800a72a <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a71a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a71e:	4618      	mov	r0, r3
 800a720:	f000 fe14 	bl	800b34c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a726:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a728:	e345      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a72a:	2300      	movs	r3, #0
 800a72c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a72e:	e342      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a730:	4ba1      	ldr	r3, [pc, #644]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a738:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a73c:	d107      	bne.n	800a74e <HAL_RCCEx_GetPeriphCLKFreq+0x322>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a73e:	f107 0318 	add.w	r3, r7, #24
 800a742:	4618      	mov	r0, r3
 800a744:	f000 fb5a 	bl	800adfc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a748:	69bb      	ldr	r3, [r7, #24]
 800a74a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a74c:	e333      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a74e:	2300      	movs	r3, #0
 800a750:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a752:	e330      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a754:	4b98      	ldr	r3, [pc, #608]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a75c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a760:	d107      	bne.n	800a772 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a762:	f107 030c 	add.w	r3, r7, #12
 800a766:	4618      	mov	r0, r3
 800a768:	f000 fc9c 	bl	800b0a4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a770:	e321      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a772:	2300      	movs	r3, #0
 800a774:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a776:	e31e      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a778:	4b8f      	ldr	r3, [pc, #572]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a77a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a77c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a780:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a782:	4b8d      	ldr	r3, [pc, #564]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	f003 0304 	and.w	r3, r3, #4
 800a78a:	2b04      	cmp	r3, #4
 800a78c:	d10c      	bne.n	800a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 800a78e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a790:	2b00      	cmp	r3, #0
 800a792:	d109      	bne.n	800a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a794:	4b88      	ldr	r3, [pc, #544]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	08db      	lsrs	r3, r3, #3
 800a79a:	f003 0303 	and.w	r3, r3, #3
 800a79e:	4a87      	ldr	r2, [pc, #540]	; (800a9bc <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a7a0:	fa22 f303 	lsr.w	r3, r2, r3
 800a7a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a7a6:	e01e      	b.n	800a7e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a7a8:	4b83      	ldr	r3, [pc, #524]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a7b4:	d106      	bne.n	800a7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
 800a7b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a7bc:	d102      	bne.n	800a7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a7be:	4b80      	ldr	r3, [pc, #512]	; (800a9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a7c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a7c2:	e010      	b.n	800a7e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a7c4:	4b7c      	ldr	r3, [pc, #496]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7cc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a7d0:	d106      	bne.n	800a7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
 800a7d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a7d8:	d102      	bne.n	800a7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a7da:	4b7a      	ldr	r3, [pc, #488]	; (800a9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800a7dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a7de:	e002      	b.n	800a7e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a7e4:	e2e7      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a7e6:	e2e6      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a7e8:	4b77      	ldr	r3, [pc, #476]	; (800a9c8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800a7ea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a7ec:	e2e3      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 800a7ee:	2300      	movs	r3, #0
 800a7f0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a7f2:	e2e0      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a7fa:	f040 809c 	bne.w	800a936 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 800a7fe:	4b6e      	ldr	r3, [pc, #440]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a802:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800a806:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800a808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a80a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a80e:	d054      	beq.n	800a8ba <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 800a810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a812:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a816:	f200 808b 	bhi.w	800a930 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 800a81a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a81c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a820:	f000 8083 	beq.w	800a92a <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 800a824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a826:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a82a:	f200 8081 	bhi.w	800a930 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 800a82e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a830:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a834:	d02f      	beq.n	800a896 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 800a836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a838:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a83c:	d878      	bhi.n	800a930 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 800a83e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a840:	2b00      	cmp	r3, #0
 800a842:	d004      	beq.n	800a84e <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 800a844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a846:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a84a:	d012      	beq.n	800a872 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 800a84c:	e070      	b.n	800a930 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a84e:	4b5a      	ldr	r3, [pc, #360]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a856:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a85a:	d107      	bne.n	800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a85c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a860:	4618      	mov	r0, r3
 800a862:	f000 fd73 	bl	800b34c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a868:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a86a:	e2a4      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a86c:	2300      	movs	r3, #0
 800a86e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a870:	e2a1      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a872:	4b51      	ldr	r3, [pc, #324]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a87a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a87e:	d107      	bne.n	800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a880:	f107 0318 	add.w	r3, r7, #24
 800a884:	4618      	mov	r0, r3
 800a886:	f000 fab9 	bl	800adfc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a88a:	69bb      	ldr	r3, [r7, #24]
 800a88c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 800a88e:	e292      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a890:	2300      	movs	r3, #0
 800a892:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a894:	e28f      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a896:	4b48      	ldr	r3, [pc, #288]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a89e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a8a2:	d107      	bne.n	800a8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a8a4:	f107 030c 	add.w	r3, r7, #12
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	f000 fbfb 	bl	800b0a4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a8b2:	e280      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a8b8:	e27d      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a8ba:	4b3f      	ldr	r3, [pc, #252]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a8bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8be:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a8c2:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a8c4:	4b3c      	ldr	r3, [pc, #240]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f003 0304 	and.w	r3, r3, #4
 800a8cc:	2b04      	cmp	r3, #4
 800a8ce:	d10c      	bne.n	800a8ea <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 800a8d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d109      	bne.n	800a8ea <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a8d6:	4b38      	ldr	r3, [pc, #224]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	08db      	lsrs	r3, r3, #3
 800a8dc:	f003 0303 	and.w	r3, r3, #3
 800a8e0:	4a36      	ldr	r2, [pc, #216]	; (800a9bc <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a8e2:	fa22 f303 	lsr.w	r3, r2, r3
 800a8e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a8e8:	e01e      	b.n	800a928 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a8ea:	4b33      	ldr	r3, [pc, #204]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a8f6:	d106      	bne.n	800a906 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 800a8f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a8fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a8fe:	d102      	bne.n	800a906 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a900:	4b2f      	ldr	r3, [pc, #188]	; (800a9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a902:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a904:	e010      	b.n	800a928 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a906:	4b2c      	ldr	r3, [pc, #176]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a90e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a912:	d106      	bne.n	800a922 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 800a914:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a916:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a91a:	d102      	bne.n	800a922 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a91c:	4b29      	ldr	r3, [pc, #164]	; (800a9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800a91e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a920:	e002      	b.n	800a928 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a922:	2300      	movs	r3, #0
 800a924:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a926:	e246      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a928:	e245      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a92a:	4b27      	ldr	r3, [pc, #156]	; (800a9c8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800a92c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a92e:	e242      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 800a930:	2300      	movs	r3, #0
 800a932:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a934:	e23f      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a93c:	f040 80a8 	bne.w	800aa90 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 800a940:	4b1d      	ldr	r3, [pc, #116]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a942:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a944:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800a948:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800a94a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a94c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a950:	d060      	beq.n	800aa14 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 800a952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a954:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a958:	f200 8097 	bhi.w	800aa8a <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 800a95c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a95e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a962:	f000 808f 	beq.w	800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 800a966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a968:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a96c:	f200 808d 	bhi.w	800aa8a <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 800a970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a972:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a976:	d03b      	beq.n	800a9f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
 800a978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a97a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a97e:	f200 8084 	bhi.w	800aa8a <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 800a982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a984:	2b00      	cmp	r3, #0
 800a986:	d004      	beq.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 800a988:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a98a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a98e:	d01d      	beq.n	800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
 800a990:	e07b      	b.n	800aa8a <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a992:	4b09      	ldr	r3, [pc, #36]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a99a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a99e:	d107      	bne.n	800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a9a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	f000 fcd1 	bl	800b34c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a9aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9ac:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a9ae:	e202      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a9b4:	e1ff      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a9b6:	bf00      	nop
 800a9b8:	58024400 	.word	0x58024400
 800a9bc:	03d09000 	.word	0x03d09000
 800a9c0:	003d0900 	.word	0x003d0900
 800a9c4:	017d7840 	.word	0x017d7840
 800a9c8:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a9cc:	4ba3      	ldr	r3, [pc, #652]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a9d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a9d8:	d107      	bne.n	800a9ea <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a9da:	f107 0318 	add.w	r3, r7, #24
 800a9de:	4618      	mov	r0, r3
 800a9e0:	f000 fa0c 	bl	800adfc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a9e4:	69bb      	ldr	r3, [r7, #24]
 800a9e6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a9e8:	e1e5      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a9ee:	e1e2      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a9f0:	4b9a      	ldr	r3, [pc, #616]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a9f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a9fc:	d107      	bne.n	800aa0e <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a9fe:	f107 030c 	add.w	r3, r7, #12
 800aa02:	4618      	mov	r0, r3
 800aa04:	f000 fb4e 	bl	800b0a4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800aa0c:	e1d3      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aa12:	e1d0      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800aa14:	4b91      	ldr	r3, [pc, #580]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800aa16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aa18:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800aa1c:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aa1e:	4b8f      	ldr	r3, [pc, #572]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f003 0304 	and.w	r3, r3, #4
 800aa26:	2b04      	cmp	r3, #4
 800aa28:	d10c      	bne.n	800aa44 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 800aa2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d109      	bne.n	800aa44 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800aa30:	4b8a      	ldr	r3, [pc, #552]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	08db      	lsrs	r3, r3, #3
 800aa36:	f003 0303 	and.w	r3, r3, #3
 800aa3a:	4a89      	ldr	r2, [pc, #548]	; (800ac60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800aa3c:	fa22 f303 	lsr.w	r3, r2, r3
 800aa40:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aa42:	e01e      	b.n	800aa82 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aa44:	4b85      	ldr	r3, [pc, #532]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aa50:	d106      	bne.n	800aa60 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
 800aa52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa54:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800aa58:	d102      	bne.n	800aa60 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800aa5a:	4b82      	ldr	r3, [pc, #520]	; (800ac64 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800aa5c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aa5e:	e010      	b.n	800aa82 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aa60:	4b7e      	ldr	r3, [pc, #504]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa68:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aa6c:	d106      	bne.n	800aa7c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800aa6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa70:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aa74:	d102      	bne.n	800aa7c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800aa76:	4b7c      	ldr	r3, [pc, #496]	; (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800aa78:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aa7a:	e002      	b.n	800aa82 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800aa80:	e199      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800aa82:	e198      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800aa84:	4b79      	ldr	r3, [pc, #484]	; (800ac6c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800aa86:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aa88:	e195      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aa8e:	e192      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800aa96:	d173      	bne.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 800aa98:	4b70      	ldr	r3, [pc, #448]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800aa9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa9c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800aaa0:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800aaa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aaa4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aaa8:	d02f      	beq.n	800ab0a <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 800aaaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aaac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aab0:	d863      	bhi.n	800ab7a <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 800aab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d004      	beq.n	800aac2 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 800aab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aaba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aabe:	d012      	beq.n	800aae6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
 800aac0:	e05b      	b.n	800ab7a <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aac2:	4b66      	ldr	r3, [pc, #408]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800aaca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800aace:	d107      	bne.n	800aae0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aad0:	f107 0318 	add.w	r3, r7, #24
 800aad4:	4618      	mov	r0, r3
 800aad6:	f000 f991 	bl	800adfc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800aada:	69bb      	ldr	r3, [r7, #24]
 800aadc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800aade:	e16a      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800aae0:	2300      	movs	r3, #0
 800aae2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aae4:	e167      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aae6:	4b5d      	ldr	r3, [pc, #372]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800aaee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aaf2:	d107      	bne.n	800ab04 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aaf4:	f107 030c 	add.w	r3, r7, #12
 800aaf8:	4618      	mov	r0, r3
 800aafa:	f000 fad3 	bl	800b0a4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800aafe:	697b      	ldr	r3, [r7, #20]
 800ab00:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800ab02:	e158      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800ab04:	2300      	movs	r3, #0
 800ab06:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ab08:	e155      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800ab0a:	4b54      	ldr	r3, [pc, #336]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800ab0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab0e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ab12:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ab14:	4b51      	ldr	r3, [pc, #324]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	f003 0304 	and.w	r3, r3, #4
 800ab1c:	2b04      	cmp	r3, #4
 800ab1e:	d10c      	bne.n	800ab3a <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
 800ab20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d109      	bne.n	800ab3a <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800ab26:	4b4d      	ldr	r3, [pc, #308]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	08db      	lsrs	r3, r3, #3
 800ab2c:	f003 0303 	and.w	r3, r3, #3
 800ab30:	4a4b      	ldr	r2, [pc, #300]	; (800ac60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800ab32:	fa22 f303 	lsr.w	r3, r2, r3
 800ab36:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ab38:	e01e      	b.n	800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ab3a:	4b48      	ldr	r3, [pc, #288]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ab46:	d106      	bne.n	800ab56 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 800ab48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab4a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ab4e:	d102      	bne.n	800ab56 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800ab50:	4b44      	ldr	r3, [pc, #272]	; (800ac64 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800ab52:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ab54:	e010      	b.n	800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ab56:	4b41      	ldr	r3, [pc, #260]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ab5e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ab62:	d106      	bne.n	800ab72 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 800ab64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab66:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ab6a:	d102      	bne.n	800ab72 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800ab6c:	4b3e      	ldr	r3, [pc, #248]	; (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800ab6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ab70:	e002      	b.n	800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800ab72:	2300      	movs	r3, #0
 800ab74:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800ab76:	e11e      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ab78:	e11d      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ab7e:	e11a      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ab86:	d133      	bne.n	800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800ab88:	4b34      	ldr	r3, [pc, #208]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800ab8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ab90:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800ab92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d004      	beq.n	800aba2 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
 800ab98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ab9e:	d012      	beq.n	800abc6 <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 800aba0:	e023      	b.n	800abea <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aba2:	4b2e      	ldr	r3, [pc, #184]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800abaa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800abae:	d107      	bne.n	800abc0 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800abb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800abb4:	4618      	mov	r0, r3
 800abb6:	f000 fbc9 	bl	800b34c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800abba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abbc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800abbe:	e0fa      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800abc0:	2300      	movs	r3, #0
 800abc2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800abc4:	e0f7      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800abc6:	4b25      	ldr	r3, [pc, #148]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800abce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800abd2:	d107      	bne.n	800abe4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800abd4:	f107 0318 	add.w	r3, r7, #24
 800abd8:	4618      	mov	r0, r3
 800abda:	f000 f90f 	bl	800adfc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800abde:	6a3b      	ldr	r3, [r7, #32]
 800abe0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800abe2:	e0e8      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800abe4:	2300      	movs	r3, #0
 800abe6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800abe8:	e0e5      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 800abea:	2300      	movs	r3, #0
 800abec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800abee:	e0e2      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800abf6:	f040 808f 	bne.w	800ad18 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 800abfa:	4b18      	ldr	r3, [pc, #96]	; (800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800abfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800abfe:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800ac02:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800ac04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac06:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ac0a:	d075      	beq.n	800acf8 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>
 800ac0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ac12:	d87e      	bhi.n	800ad12 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800ac14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ac1a:	d060      	beq.n	800acde <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 800ac1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ac22:	d876      	bhi.n	800ad12 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800ac24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac26:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800ac2a:	d045      	beq.n	800acb8 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
 800ac2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac2e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800ac32:	d86e      	bhi.n	800ad12 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800ac34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac36:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ac3a:	d02b      	beq.n	800ac94 <HAL_RCCEx_GetPeriphCLKFreq+0x868>
 800ac3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac3e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ac42:	d866      	bhi.n	800ad12 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800ac44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d004      	beq.n	800ac54 <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 800ac4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac4c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ac50:	d00e      	beq.n	800ac70 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 800ac52:	e05e      	b.n	800ad12 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800ac54:	f000 f8bc 	bl	800add0 <HAL_RCCEx_GetD3PCLK1Freq>
 800ac58:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 800ac5a:	e0ac      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ac5c:	58024400 	.word	0x58024400
 800ac60:	03d09000 	.word	0x03d09000
 800ac64:	003d0900 	.word	0x003d0900
 800ac68:	017d7840 	.word	0x017d7840
 800ac6c:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ac70:	4b53      	ldr	r3, [pc, #332]	; (800adc0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ac78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ac7c:	d107      	bne.n	800ac8e <HAL_RCCEx_GetPeriphCLKFreq+0x862>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ac7e:	f107 0318 	add.w	r3, r7, #24
 800ac82:	4618      	mov	r0, r3
 800ac84:	f000 f8ba 	bl	800adfc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ac88:	69fb      	ldr	r3, [r7, #28]
 800ac8a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800ac8c:	e093      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ac8e:	2300      	movs	r3, #0
 800ac90:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ac92:	e090      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ac94:	4b4a      	ldr	r3, [pc, #296]	; (800adc0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ac9c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aca0:	d107      	bne.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aca2:	f107 030c 	add.w	r3, r7, #12
 800aca6:	4618      	mov	r0, r3
 800aca8:	f000 f9fc 	bl	800b0a4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800acac:	693b      	ldr	r3, [r7, #16]
 800acae:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800acb0:	e081      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800acb2:	2300      	movs	r3, #0
 800acb4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800acb6:	e07e      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800acb8:	4b41      	ldr	r3, [pc, #260]	; (800adc0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	f003 0304 	and.w	r3, r3, #4
 800acc0:	2b04      	cmp	r3, #4
 800acc2:	d109      	bne.n	800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800acc4:	4b3e      	ldr	r3, [pc, #248]	; (800adc0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	08db      	lsrs	r3, r3, #3
 800acca:	f003 0303 	and.w	r3, r3, #3
 800acce:	4a3d      	ldr	r2, [pc, #244]	; (800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800acd0:	fa22 f303 	lsr.w	r3, r2, r3
 800acd4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800acd6:	e06e      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800acd8:	2300      	movs	r3, #0
 800acda:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800acdc:	e06b      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800acde:	4b38      	ldr	r3, [pc, #224]	; (800adc0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ace6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800acea:	d102      	bne.n	800acf2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
         {
          frequency = CSI_VALUE;
 800acec:	4b36      	ldr	r3, [pc, #216]	; (800adc8 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800acee:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800acf0:	e061      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800acf2:	2300      	movs	r3, #0
 800acf4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800acf6:	e05e      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800acf8:	4b31      	ldr	r3, [pc, #196]	; (800adc0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad00:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ad04:	d102      	bne.n	800ad0c <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
         {
          frequency = HSE_VALUE;
 800ad06:	4b31      	ldr	r3, [pc, #196]	; (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800ad08:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800ad0a:	e054      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ad10:	e051      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 800ad12:	2300      	movs	r3, #0
 800ad14:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ad16:	e04e      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ad1e:	d148      	bne.n	800adb2 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 800ad20:	4b27      	ldr	r3, [pc, #156]	; (800adc0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ad22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad24:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ad28:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800ad2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ad30:	d02a      	beq.n	800ad88 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800ad32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ad38:	d838      	bhi.n	800adac <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800ad3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d004      	beq.n	800ad4a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800ad40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad42:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ad46:	d00d      	beq.n	800ad64 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800ad48:	e030      	b.n	800adac <HAL_RCCEx_GetPeriphCLKFreq+0x980>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ad4a:	4b1d      	ldr	r3, [pc, #116]	; (800adc0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad52:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ad56:	d102      	bne.n	800ad5e <HAL_RCCEx_GetPeriphCLKFreq+0x932>
         {
          frequency = HSE_VALUE;
 800ad58:	4b1c      	ldr	r3, [pc, #112]	; (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800ad5a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800ad5c:	e02b      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ad5e:	2300      	movs	r3, #0
 800ad60:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ad62:	e028      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ad64:	4b16      	ldr	r3, [pc, #88]	; (800adc0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ad6c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ad70:	d107      	bne.n	800ad82 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ad72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ad76:	4618      	mov	r0, r3
 800ad78:	f000 fae8 	bl	800b34c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ad7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad7e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800ad80:	e019      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ad82:	2300      	movs	r3, #0
 800ad84:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ad86:	e016      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ad88:	4b0d      	ldr	r3, [pc, #52]	; (800adc0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ad90:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ad94:	d107      	bne.n	800ada6 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad96:	f107 0318 	add.w	r3, r7, #24
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	f000 f82e 	bl	800adfc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ada0:	69fb      	ldr	r3, [r7, #28]
 800ada2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800ada4:	e007      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ada6:	2300      	movs	r3, #0
 800ada8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800adaa:	e004      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 800adac:	2300      	movs	r3, #0
 800adae:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800adb0:	e001      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else
    {
      frequency = 0;
 800adb2:	2300      	movs	r3, #0
 800adb4:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 800adb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800adb8:	4618      	mov	r0, r3
 800adba:	3740      	adds	r7, #64	; 0x40
 800adbc:	46bd      	mov	sp, r7
 800adbe:	bd80      	pop	{r7, pc}
 800adc0:	58024400 	.word	0x58024400
 800adc4:	03d09000 	.word	0x03d09000
 800adc8:	003d0900 	.word	0x003d0900
 800adcc:	017d7840 	.word	0x017d7840

0800add0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800add0:	b580      	push	{r7, lr}
 800add2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800add4:	f7fe fb4c 	bl	8009470 <HAL_RCC_GetHCLKFreq>
 800add8:	4602      	mov	r2, r0
 800adda:	4b06      	ldr	r3, [pc, #24]	; (800adf4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800addc:	6a1b      	ldr	r3, [r3, #32]
 800adde:	091b      	lsrs	r3, r3, #4
 800ade0:	f003 0307 	and.w	r3, r3, #7
 800ade4:	4904      	ldr	r1, [pc, #16]	; (800adf8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800ade6:	5ccb      	ldrb	r3, [r1, r3]
 800ade8:	f003 031f 	and.w	r3, r3, #31
 800adec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800adf0:	4618      	mov	r0, r3
 800adf2:	bd80      	pop	{r7, pc}
 800adf4:	58024400 	.word	0x58024400
 800adf8:	0801824c 	.word	0x0801824c

0800adfc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800adfc:	b480      	push	{r7}
 800adfe:	b089      	sub	sp, #36	; 0x24
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ae04:	4ba1      	ldr	r3, [pc, #644]	; (800b08c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae08:	f003 0303 	and.w	r3, r3, #3
 800ae0c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800ae0e:	4b9f      	ldr	r3, [pc, #636]	; (800b08c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae12:	0b1b      	lsrs	r3, r3, #12
 800ae14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ae18:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800ae1a:	4b9c      	ldr	r3, [pc, #624]	; (800b08c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae1e:	091b      	lsrs	r3, r3, #4
 800ae20:	f003 0301 	and.w	r3, r3, #1
 800ae24:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800ae26:	4b99      	ldr	r3, [pc, #612]	; (800b08c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae2a:	08db      	lsrs	r3, r3, #3
 800ae2c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ae30:	693a      	ldr	r2, [r7, #16]
 800ae32:	fb02 f303 	mul.w	r3, r2, r3
 800ae36:	ee07 3a90 	vmov	s15, r3
 800ae3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae3e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800ae42:	697b      	ldr	r3, [r7, #20]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	f000 8111 	beq.w	800b06c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800ae4a:	69bb      	ldr	r3, [r7, #24]
 800ae4c:	2b02      	cmp	r3, #2
 800ae4e:	f000 8083 	beq.w	800af58 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800ae52:	69bb      	ldr	r3, [r7, #24]
 800ae54:	2b02      	cmp	r3, #2
 800ae56:	f200 80a1 	bhi.w	800af9c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800ae5a:	69bb      	ldr	r3, [r7, #24]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d003      	beq.n	800ae68 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800ae60:	69bb      	ldr	r3, [r7, #24]
 800ae62:	2b01      	cmp	r3, #1
 800ae64:	d056      	beq.n	800af14 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800ae66:	e099      	b.n	800af9c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ae68:	4b88      	ldr	r3, [pc, #544]	; (800b08c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	f003 0320 	and.w	r3, r3, #32
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d02d      	beq.n	800aed0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800ae74:	4b85      	ldr	r3, [pc, #532]	; (800b08c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	08db      	lsrs	r3, r3, #3
 800ae7a:	f003 0303 	and.w	r3, r3, #3
 800ae7e:	4a84      	ldr	r2, [pc, #528]	; (800b090 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800ae80:	fa22 f303 	lsr.w	r3, r2, r3
 800ae84:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800ae86:	68bb      	ldr	r3, [r7, #8]
 800ae88:	ee07 3a90 	vmov	s15, r3
 800ae8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae90:	697b      	ldr	r3, [r7, #20]
 800ae92:	ee07 3a90 	vmov	s15, r3
 800ae96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae9e:	4b7b      	ldr	r3, [pc, #492]	; (800b08c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aea6:	ee07 3a90 	vmov	s15, r3
 800aeaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aeae:	ed97 6a03 	vldr	s12, [r7, #12]
 800aeb2:	eddf 5a78 	vldr	s11, [pc, #480]	; 800b094 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800aeb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aeba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aebe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aec2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aeca:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800aece:	e087      	b.n	800afe0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800aed0:	697b      	ldr	r3, [r7, #20]
 800aed2:	ee07 3a90 	vmov	s15, r3
 800aed6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aeda:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800b098 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800aede:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aee2:	4b6a      	ldr	r3, [pc, #424]	; (800b08c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aee4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aeea:	ee07 3a90 	vmov	s15, r3
 800aeee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aef2:	ed97 6a03 	vldr	s12, [r7, #12]
 800aef6:	eddf 5a67 	vldr	s11, [pc, #412]	; 800b094 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800aefa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aefe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af02:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800af06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af0e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800af12:	e065      	b.n	800afe0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800af14:	697b      	ldr	r3, [r7, #20]
 800af16:	ee07 3a90 	vmov	s15, r3
 800af1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af1e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800b09c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800af22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af26:	4b59      	ldr	r3, [pc, #356]	; (800b08c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af2e:	ee07 3a90 	vmov	s15, r3
 800af32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af36:	ed97 6a03 	vldr	s12, [r7, #12]
 800af3a:	eddf 5a56 	vldr	s11, [pc, #344]	; 800b094 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800af3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af46:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800af4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af52:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800af56:	e043      	b.n	800afe0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800af58:	697b      	ldr	r3, [r7, #20]
 800af5a:	ee07 3a90 	vmov	s15, r3
 800af5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af62:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800b0a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800af66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af6a:	4b48      	ldr	r3, [pc, #288]	; (800b08c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af72:	ee07 3a90 	vmov	s15, r3
 800af76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af7a:	ed97 6a03 	vldr	s12, [r7, #12]
 800af7e:	eddf 5a45 	vldr	s11, [pc, #276]	; 800b094 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800af82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af8a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800af8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af92:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af96:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800af9a:	e021      	b.n	800afe0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800af9c:	697b      	ldr	r3, [r7, #20]
 800af9e:	ee07 3a90 	vmov	s15, r3
 800afa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afa6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800b09c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800afaa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afae:	4b37      	ldr	r3, [pc, #220]	; (800b08c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afb6:	ee07 3a90 	vmov	s15, r3
 800afba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afbe:	ed97 6a03 	vldr	s12, [r7, #12]
 800afc2:	eddf 5a34 	vldr	s11, [pc, #208]	; 800b094 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800afc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800afca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800afce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800afd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800afd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afda:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800afde:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800afe0:	4b2a      	ldr	r3, [pc, #168]	; (800b08c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afe4:	0a5b      	lsrs	r3, r3, #9
 800afe6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800afea:	ee07 3a90 	vmov	s15, r3
 800afee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aff2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800aff6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800affa:	edd7 6a07 	vldr	s13, [r7, #28]
 800affe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b002:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b006:	ee17 2a90 	vmov	r2, s15
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800b00e:	4b1f      	ldr	r3, [pc, #124]	; (800b08c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b012:	0c1b      	lsrs	r3, r3, #16
 800b014:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b018:	ee07 3a90 	vmov	s15, r3
 800b01c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b020:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b024:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b028:	edd7 6a07 	vldr	s13, [r7, #28]
 800b02c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b030:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b034:	ee17 2a90 	vmov	r2, s15
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800b03c:	4b13      	ldr	r3, [pc, #76]	; (800b08c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b03e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b040:	0e1b      	lsrs	r3, r3, #24
 800b042:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b046:	ee07 3a90 	vmov	s15, r3
 800b04a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b04e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b052:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b056:	edd7 6a07 	vldr	s13, [r7, #28]
 800b05a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b05e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b062:	ee17 2a90 	vmov	r2, s15
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b06a:	e008      	b.n	800b07e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	2200      	movs	r2, #0
 800b070:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	2200      	movs	r2, #0
 800b076:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	2200      	movs	r2, #0
 800b07c:	609a      	str	r2, [r3, #8]
}
 800b07e:	bf00      	nop
 800b080:	3724      	adds	r7, #36	; 0x24
 800b082:	46bd      	mov	sp, r7
 800b084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b088:	4770      	bx	lr
 800b08a:	bf00      	nop
 800b08c:	58024400 	.word	0x58024400
 800b090:	03d09000 	.word	0x03d09000
 800b094:	46000000 	.word	0x46000000
 800b098:	4c742400 	.word	0x4c742400
 800b09c:	4a742400 	.word	0x4a742400
 800b0a0:	4bbebc20 	.word	0x4bbebc20

0800b0a4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	b089      	sub	sp, #36	; 0x24
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b0ac:	4ba1      	ldr	r3, [pc, #644]	; (800b334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b0ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0b0:	f003 0303 	and.w	r3, r3, #3
 800b0b4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800b0b6:	4b9f      	ldr	r3, [pc, #636]	; (800b334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b0b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0ba:	0d1b      	lsrs	r3, r3, #20
 800b0bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b0c0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b0c2:	4b9c      	ldr	r3, [pc, #624]	; (800b334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b0c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0c6:	0a1b      	lsrs	r3, r3, #8
 800b0c8:	f003 0301 	and.w	r3, r3, #1
 800b0cc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800b0ce:	4b99      	ldr	r3, [pc, #612]	; (800b334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b0d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b0d2:	08db      	lsrs	r3, r3, #3
 800b0d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b0d8:	693a      	ldr	r2, [r7, #16]
 800b0da:	fb02 f303 	mul.w	r3, r2, r3
 800b0de:	ee07 3a90 	vmov	s15, r3
 800b0e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0e6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b0ea:	697b      	ldr	r3, [r7, #20]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	f000 8111 	beq.w	800b314 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b0f2:	69bb      	ldr	r3, [r7, #24]
 800b0f4:	2b02      	cmp	r3, #2
 800b0f6:	f000 8083 	beq.w	800b200 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b0fa:	69bb      	ldr	r3, [r7, #24]
 800b0fc:	2b02      	cmp	r3, #2
 800b0fe:	f200 80a1 	bhi.w	800b244 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b102:	69bb      	ldr	r3, [r7, #24]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d003      	beq.n	800b110 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b108:	69bb      	ldr	r3, [r7, #24]
 800b10a:	2b01      	cmp	r3, #1
 800b10c:	d056      	beq.n	800b1bc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b10e:	e099      	b.n	800b244 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b110:	4b88      	ldr	r3, [pc, #544]	; (800b334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	f003 0320 	and.w	r3, r3, #32
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d02d      	beq.n	800b178 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b11c:	4b85      	ldr	r3, [pc, #532]	; (800b334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	08db      	lsrs	r3, r3, #3
 800b122:	f003 0303 	and.w	r3, r3, #3
 800b126:	4a84      	ldr	r2, [pc, #528]	; (800b338 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b128:	fa22 f303 	lsr.w	r3, r2, r3
 800b12c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800b12e:	68bb      	ldr	r3, [r7, #8]
 800b130:	ee07 3a90 	vmov	s15, r3
 800b134:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b138:	697b      	ldr	r3, [r7, #20]
 800b13a:	ee07 3a90 	vmov	s15, r3
 800b13e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b142:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b146:	4b7b      	ldr	r3, [pc, #492]	; (800b334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b14a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b14e:	ee07 3a90 	vmov	s15, r3
 800b152:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b156:	ed97 6a03 	vldr	s12, [r7, #12]
 800b15a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800b33c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b15e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b162:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b166:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b16a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b16e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b172:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800b176:	e087      	b.n	800b288 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800b178:	697b      	ldr	r3, [r7, #20]
 800b17a:	ee07 3a90 	vmov	s15, r3
 800b17e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b182:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800b340 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b186:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b18a:	4b6a      	ldr	r3, [pc, #424]	; (800b334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b18c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b18e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b192:	ee07 3a90 	vmov	s15, r3
 800b196:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b19a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b19e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800b33c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b1a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b1ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1b6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b1ba:	e065      	b.n	800b288 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800b1bc:	697b      	ldr	r3, [r7, #20]
 800b1be:	ee07 3a90 	vmov	s15, r3
 800b1c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1c6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800b344 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b1ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1ce:	4b59      	ldr	r3, [pc, #356]	; (800b334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b1d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1d6:	ee07 3a90 	vmov	s15, r3
 800b1da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1de:	ed97 6a03 	vldr	s12, [r7, #12]
 800b1e2:	eddf 5a56 	vldr	s11, [pc, #344]	; 800b33c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b1e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b1f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1fa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b1fe:	e043      	b.n	800b288 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800b200:	697b      	ldr	r3, [r7, #20]
 800b202:	ee07 3a90 	vmov	s15, r3
 800b206:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b20a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800b348 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b20e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b212:	4b48      	ldr	r3, [pc, #288]	; (800b334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b216:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b21a:	ee07 3a90 	vmov	s15, r3
 800b21e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b222:	ed97 6a03 	vldr	s12, [r7, #12]
 800b226:	eddf 5a45 	vldr	s11, [pc, #276]	; 800b33c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b22a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b22e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b232:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b236:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b23a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b23e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b242:	e021      	b.n	800b288 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800b244:	697b      	ldr	r3, [r7, #20]
 800b246:	ee07 3a90 	vmov	s15, r3
 800b24a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b24e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800b344 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b252:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b256:	4b37      	ldr	r3, [pc, #220]	; (800b334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b25a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b25e:	ee07 3a90 	vmov	s15, r3
 800b262:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b266:	ed97 6a03 	vldr	s12, [r7, #12]
 800b26a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800b33c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b26e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b272:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b276:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b27a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b27e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b282:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b286:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800b288:	4b2a      	ldr	r3, [pc, #168]	; (800b334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b28a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b28c:	0a5b      	lsrs	r3, r3, #9
 800b28e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b292:	ee07 3a90 	vmov	s15, r3
 800b296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b29a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b29e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b2a2:	edd7 6a07 	vldr	s13, [r7, #28]
 800b2a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b2aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b2ae:	ee17 2a90 	vmov	r2, s15
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800b2b6:	4b1f      	ldr	r3, [pc, #124]	; (800b334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b2b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2ba:	0c1b      	lsrs	r3, r3, #16
 800b2bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b2c0:	ee07 3a90 	vmov	s15, r3
 800b2c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b2cc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b2d0:	edd7 6a07 	vldr	s13, [r7, #28]
 800b2d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b2d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b2dc:	ee17 2a90 	vmov	r2, s15
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800b2e4:	4b13      	ldr	r3, [pc, #76]	; (800b334 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b2e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2e8:	0e1b      	lsrs	r3, r3, #24
 800b2ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b2ee:	ee07 3a90 	vmov	s15, r3
 800b2f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b2fa:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b2fe:	edd7 6a07 	vldr	s13, [r7, #28]
 800b302:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b306:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b30a:	ee17 2a90 	vmov	r2, s15
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b312:	e008      	b.n	800b326 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	2200      	movs	r2, #0
 800b318:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	2200      	movs	r2, #0
 800b31e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	2200      	movs	r2, #0
 800b324:	609a      	str	r2, [r3, #8]
}
 800b326:	bf00      	nop
 800b328:	3724      	adds	r7, #36	; 0x24
 800b32a:	46bd      	mov	sp, r7
 800b32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b330:	4770      	bx	lr
 800b332:	bf00      	nop
 800b334:	58024400 	.word	0x58024400
 800b338:	03d09000 	.word	0x03d09000
 800b33c:	46000000 	.word	0x46000000
 800b340:	4c742400 	.word	0x4c742400
 800b344:	4a742400 	.word	0x4a742400
 800b348:	4bbebc20 	.word	0x4bbebc20

0800b34c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 800b34c:	b480      	push	{r7}
 800b34e:	b089      	sub	sp, #36	; 0x24
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b354:	4ba0      	ldr	r3, [pc, #640]	; (800b5d8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b358:	f003 0303 	and.w	r3, r3, #3
 800b35c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800b35e:	4b9e      	ldr	r3, [pc, #632]	; (800b5d8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b362:	091b      	lsrs	r3, r3, #4
 800b364:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b368:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b36a:	4b9b      	ldr	r3, [pc, #620]	; (800b5d8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b36c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b36e:	f003 0301 	and.w	r3, r3, #1
 800b372:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800b374:	4b98      	ldr	r3, [pc, #608]	; (800b5d8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b376:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b378:	08db      	lsrs	r3, r3, #3
 800b37a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b37e:	693a      	ldr	r2, [r7, #16]
 800b380:	fb02 f303 	mul.w	r3, r2, r3
 800b384:	ee07 3a90 	vmov	s15, r3
 800b388:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b38c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b390:	697b      	ldr	r3, [r7, #20]
 800b392:	2b00      	cmp	r3, #0
 800b394:	f000 8111 	beq.w	800b5ba <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b398:	69bb      	ldr	r3, [r7, #24]
 800b39a:	2b02      	cmp	r3, #2
 800b39c:	f000 8083 	beq.w	800b4a6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b3a0:	69bb      	ldr	r3, [r7, #24]
 800b3a2:	2b02      	cmp	r3, #2
 800b3a4:	f200 80a1 	bhi.w	800b4ea <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b3a8:	69bb      	ldr	r3, [r7, #24]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d003      	beq.n	800b3b6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b3ae:	69bb      	ldr	r3, [r7, #24]
 800b3b0:	2b01      	cmp	r3, #1
 800b3b2:	d056      	beq.n	800b462 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b3b4:	e099      	b.n	800b4ea <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b3b6:	4b88      	ldr	r3, [pc, #544]	; (800b5d8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f003 0320 	and.w	r3, r3, #32
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d02d      	beq.n	800b41e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b3c2:	4b85      	ldr	r3, [pc, #532]	; (800b5d8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	08db      	lsrs	r3, r3, #3
 800b3c8:	f003 0303 	and.w	r3, r3, #3
 800b3cc:	4a83      	ldr	r2, [pc, #524]	; (800b5dc <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b3ce:	fa22 f303 	lsr.w	r3, r2, r3
 800b3d2:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	ee07 3a90 	vmov	s15, r3
 800b3da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3de:	697b      	ldr	r3, [r7, #20]
 800b3e0:	ee07 3a90 	vmov	s15, r3
 800b3e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3ec:	4b7a      	ldr	r3, [pc, #488]	; (800b5d8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b3ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3f4:	ee07 3a90 	vmov	s15, r3
 800b3f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3fc:	ed97 6a03 	vldr	s12, [r7, #12]
 800b400:	eddf 5a77 	vldr	s11, [pc, #476]	; 800b5e0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b404:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b408:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b40c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b410:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b414:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b418:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800b41c:	e087      	b.n	800b52e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b41e:	697b      	ldr	r3, [r7, #20]
 800b420:	ee07 3a90 	vmov	s15, r3
 800b424:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b428:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800b5e4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b42c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b430:	4b69      	ldr	r3, [pc, #420]	; (800b5d8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b434:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b438:	ee07 3a90 	vmov	s15, r3
 800b43c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b440:	ed97 6a03 	vldr	s12, [r7, #12]
 800b444:	eddf 5a66 	vldr	s11, [pc, #408]	; 800b5e0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b448:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b44c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b450:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b454:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b458:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b45c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b460:	e065      	b.n	800b52e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b462:	697b      	ldr	r3, [r7, #20]
 800b464:	ee07 3a90 	vmov	s15, r3
 800b468:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b46c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800b5e8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b470:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b474:	4b58      	ldr	r3, [pc, #352]	; (800b5d8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b478:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b47c:	ee07 3a90 	vmov	s15, r3
 800b480:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b484:	ed97 6a03 	vldr	s12, [r7, #12]
 800b488:	eddf 5a55 	vldr	s11, [pc, #340]	; 800b5e0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b48c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b490:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b494:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b498:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b49c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4a0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b4a4:	e043      	b.n	800b52e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b4a6:	697b      	ldr	r3, [r7, #20]
 800b4a8:	ee07 3a90 	vmov	s15, r3
 800b4ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4b0:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800b5ec <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b4b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b4b8:	4b47      	ldr	r3, [pc, #284]	; (800b5d8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b4ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4c0:	ee07 3a90 	vmov	s15, r3
 800b4c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4c8:	ed97 6a03 	vldr	s12, [r7, #12]
 800b4cc:	eddf 5a44 	vldr	s11, [pc, #272]	; 800b5e0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b4d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b4d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4d8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b4dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4e4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b4e8:	e021      	b.n	800b52e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b4ea:	697b      	ldr	r3, [r7, #20]
 800b4ec:	ee07 3a90 	vmov	s15, r3
 800b4f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4f4:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800b5e4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b4f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b4fc:	4b36      	ldr	r3, [pc, #216]	; (800b5d8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b4fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b500:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b504:	ee07 3a90 	vmov	s15, r3
 800b508:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b50c:	ed97 6a03 	vldr	s12, [r7, #12]
 800b510:	eddf 5a33 	vldr	s11, [pc, #204]	; 800b5e0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b514:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b518:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b51c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b520:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b524:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b528:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b52c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800b52e:	4b2a      	ldr	r3, [pc, #168]	; (800b5d8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b532:	0a5b      	lsrs	r3, r3, #9
 800b534:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b538:	ee07 3a90 	vmov	s15, r3
 800b53c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b540:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b544:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b548:	edd7 6a07 	vldr	s13, [r7, #28]
 800b54c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b550:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b554:	ee17 2a90 	vmov	r2, s15
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800b55c:	4b1e      	ldr	r3, [pc, #120]	; (800b5d8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b55e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b560:	0c1b      	lsrs	r3, r3, #16
 800b562:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b566:	ee07 3a90 	vmov	s15, r3
 800b56a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b56e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b572:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b576:	edd7 6a07 	vldr	s13, [r7, #28]
 800b57a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b57e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b582:	ee17 2a90 	vmov	r2, s15
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 800b58a:	4b13      	ldr	r3, [pc, #76]	; (800b5d8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b58c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b58e:	0e1b      	lsrs	r3, r3, #24
 800b590:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b594:	ee07 3a90 	vmov	s15, r3
 800b598:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b59c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b5a0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b5a4:	edd7 6a07 	vldr	s13, [r7, #28]
 800b5a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b5ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b5b0:	ee17 2a90 	vmov	r2, s15
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b5b8:	e008      	b.n	800b5cc <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	2200      	movs	r2, #0
 800b5be:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	609a      	str	r2, [r3, #8]
}
 800b5cc:	bf00      	nop
 800b5ce:	3724      	adds	r7, #36	; 0x24
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d6:	4770      	bx	lr
 800b5d8:	58024400 	.word	0x58024400
 800b5dc:	03d09000 	.word	0x03d09000
 800b5e0:	46000000 	.word	0x46000000
 800b5e4:	4c742400 	.word	0x4c742400
 800b5e8:	4a742400 	.word	0x4a742400
 800b5ec:	4bbebc20 	.word	0x4bbebc20

0800b5f0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b084      	sub	sp, #16
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
 800b5f8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b5fe:	4b53      	ldr	r3, [pc, #332]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b602:	f003 0303 	and.w	r3, r3, #3
 800b606:	2b03      	cmp	r3, #3
 800b608:	d101      	bne.n	800b60e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b60a:	2301      	movs	r3, #1
 800b60c:	e099      	b.n	800b742 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b60e:	4b4f      	ldr	r3, [pc, #316]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	4a4e      	ldr	r2, [pc, #312]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b614:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800b618:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b61a:	f7f9 fb3b 	bl	8004c94 <HAL_GetTick>
 800b61e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b620:	e008      	b.n	800b634 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800b622:	f7f9 fb37 	bl	8004c94 <HAL_GetTick>
 800b626:	4602      	mov	r2, r0
 800b628:	68bb      	ldr	r3, [r7, #8]
 800b62a:	1ad3      	subs	r3, r2, r3
 800b62c:	2b02      	cmp	r3, #2
 800b62e:	d901      	bls.n	800b634 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b630:	2303      	movs	r3, #3
 800b632:	e086      	b.n	800b742 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b634:	4b45      	ldr	r3, [pc, #276]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d1f0      	bne.n	800b622 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b640:	4b42      	ldr	r3, [pc, #264]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b644:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	031b      	lsls	r3, r3, #12
 800b64e:	493f      	ldr	r1, [pc, #252]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b650:	4313      	orrs	r3, r2
 800b652:	628b      	str	r3, [r1, #40]	; 0x28
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	685b      	ldr	r3, [r3, #4]
 800b658:	3b01      	subs	r3, #1
 800b65a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	689b      	ldr	r3, [r3, #8]
 800b662:	3b01      	subs	r3, #1
 800b664:	025b      	lsls	r3, r3, #9
 800b666:	b29b      	uxth	r3, r3
 800b668:	431a      	orrs	r2, r3
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	68db      	ldr	r3, [r3, #12]
 800b66e:	3b01      	subs	r3, #1
 800b670:	041b      	lsls	r3, r3, #16
 800b672:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800b676:	431a      	orrs	r2, r3
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	691b      	ldr	r3, [r3, #16]
 800b67c:	3b01      	subs	r3, #1
 800b67e:	061b      	lsls	r3, r3, #24
 800b680:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800b684:	4931      	ldr	r1, [pc, #196]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b686:	4313      	orrs	r3, r2
 800b688:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b68a:	4b30      	ldr	r3, [pc, #192]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b68c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b68e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	695b      	ldr	r3, [r3, #20]
 800b696:	492d      	ldr	r1, [pc, #180]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b698:	4313      	orrs	r3, r2
 800b69a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b69c:	4b2b      	ldr	r3, [pc, #172]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b69e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6a0:	f023 0220 	bic.w	r2, r3, #32
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	699b      	ldr	r3, [r3, #24]
 800b6a8:	4928      	ldr	r1, [pc, #160]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b6aa:	4313      	orrs	r3, r2
 800b6ac:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b6ae:	4b27      	ldr	r3, [pc, #156]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b6b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6b2:	4a26      	ldr	r2, [pc, #152]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b6b4:	f023 0310 	bic.w	r3, r3, #16
 800b6b8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b6ba:	4b24      	ldr	r3, [pc, #144]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b6bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b6be:	4b24      	ldr	r3, [pc, #144]	; (800b750 <RCCEx_PLL2_Config+0x160>)
 800b6c0:	4013      	ands	r3, r2
 800b6c2:	687a      	ldr	r2, [r7, #4]
 800b6c4:	69d2      	ldr	r2, [r2, #28]
 800b6c6:	00d2      	lsls	r2, r2, #3
 800b6c8:	4920      	ldr	r1, [pc, #128]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b6ca:	4313      	orrs	r3, r2
 800b6cc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b6ce:	4b1f      	ldr	r3, [pc, #124]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b6d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6d2:	4a1e      	ldr	r2, [pc, #120]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b6d4:	f043 0310 	orr.w	r3, r3, #16
 800b6d8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d106      	bne.n	800b6ee <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b6e0:	4b1a      	ldr	r3, [pc, #104]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b6e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6e4:	4a19      	ldr	r2, [pc, #100]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b6e6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b6ea:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b6ec:	e00f      	b.n	800b70e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	2b01      	cmp	r3, #1
 800b6f2:	d106      	bne.n	800b702 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b6f4:	4b15      	ldr	r3, [pc, #84]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b6f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6f8:	4a14      	ldr	r2, [pc, #80]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b6fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b6fe:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b700:	e005      	b.n	800b70e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b702:	4b12      	ldr	r3, [pc, #72]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b706:	4a11      	ldr	r2, [pc, #68]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b708:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b70c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b70e:	4b0f      	ldr	r3, [pc, #60]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	4a0e      	ldr	r2, [pc, #56]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b714:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b718:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b71a:	f7f9 fabb 	bl	8004c94 <HAL_GetTick>
 800b71e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b720:	e008      	b.n	800b734 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800b722:	f7f9 fab7 	bl	8004c94 <HAL_GetTick>
 800b726:	4602      	mov	r2, r0
 800b728:	68bb      	ldr	r3, [r7, #8]
 800b72a:	1ad3      	subs	r3, r2, r3
 800b72c:	2b02      	cmp	r3, #2
 800b72e:	d901      	bls.n	800b734 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b730:	2303      	movs	r3, #3
 800b732:	e006      	b.n	800b742 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b734:	4b05      	ldr	r3, [pc, #20]	; (800b74c <RCCEx_PLL2_Config+0x15c>)
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d0f0      	beq.n	800b722 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b740:	7bfb      	ldrb	r3, [r7, #15]
}
 800b742:	4618      	mov	r0, r3
 800b744:	3710      	adds	r7, #16
 800b746:	46bd      	mov	sp, r7
 800b748:	bd80      	pop	{r7, pc}
 800b74a:	bf00      	nop
 800b74c:	58024400 	.word	0x58024400
 800b750:	ffff0007 	.word	0xffff0007

0800b754 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b084      	sub	sp, #16
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
 800b75c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b75e:	2300      	movs	r3, #0
 800b760:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b762:	4b53      	ldr	r3, [pc, #332]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b766:	f003 0303 	and.w	r3, r3, #3
 800b76a:	2b03      	cmp	r3, #3
 800b76c:	d101      	bne.n	800b772 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b76e:	2301      	movs	r3, #1
 800b770:	e099      	b.n	800b8a6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b772:	4b4f      	ldr	r3, [pc, #316]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	4a4e      	ldr	r2, [pc, #312]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b778:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b77c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b77e:	f7f9 fa89 	bl	8004c94 <HAL_GetTick>
 800b782:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b784:	e008      	b.n	800b798 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800b786:	f7f9 fa85 	bl	8004c94 <HAL_GetTick>
 800b78a:	4602      	mov	r2, r0
 800b78c:	68bb      	ldr	r3, [r7, #8]
 800b78e:	1ad3      	subs	r3, r2, r3
 800b790:	2b02      	cmp	r3, #2
 800b792:	d901      	bls.n	800b798 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b794:	2303      	movs	r3, #3
 800b796:	e086      	b.n	800b8a6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b798:	4b45      	ldr	r3, [pc, #276]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d1f0      	bne.n	800b786 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b7a4:	4b42      	ldr	r3, [pc, #264]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b7a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7a8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	051b      	lsls	r3, r3, #20
 800b7b2:	493f      	ldr	r1, [pc, #252]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b7b4:	4313      	orrs	r3, r2
 800b7b6:	628b      	str	r3, [r1, #40]	; 0x28
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	685b      	ldr	r3, [r3, #4]
 800b7bc:	3b01      	subs	r3, #1
 800b7be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	689b      	ldr	r3, [r3, #8]
 800b7c6:	3b01      	subs	r3, #1
 800b7c8:	025b      	lsls	r3, r3, #9
 800b7ca:	b29b      	uxth	r3, r3
 800b7cc:	431a      	orrs	r2, r3
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	68db      	ldr	r3, [r3, #12]
 800b7d2:	3b01      	subs	r3, #1
 800b7d4:	041b      	lsls	r3, r3, #16
 800b7d6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800b7da:	431a      	orrs	r2, r3
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	691b      	ldr	r3, [r3, #16]
 800b7e0:	3b01      	subs	r3, #1
 800b7e2:	061b      	lsls	r3, r3, #24
 800b7e4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800b7e8:	4931      	ldr	r1, [pc, #196]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b7ea:	4313      	orrs	r3, r2
 800b7ec:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b7ee:	4b30      	ldr	r3, [pc, #192]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b7f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7f2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	695b      	ldr	r3, [r3, #20]
 800b7fa:	492d      	ldr	r1, [pc, #180]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b7fc:	4313      	orrs	r3, r2
 800b7fe:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b800:	4b2b      	ldr	r3, [pc, #172]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b804:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	699b      	ldr	r3, [r3, #24]
 800b80c:	4928      	ldr	r1, [pc, #160]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b80e:	4313      	orrs	r3, r2
 800b810:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b812:	4b27      	ldr	r3, [pc, #156]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b816:	4a26      	ldr	r2, [pc, #152]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b818:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b81c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b81e:	4b24      	ldr	r3, [pc, #144]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b820:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b822:	4b24      	ldr	r3, [pc, #144]	; (800b8b4 <RCCEx_PLL3_Config+0x160>)
 800b824:	4013      	ands	r3, r2
 800b826:	687a      	ldr	r2, [r7, #4]
 800b828:	69d2      	ldr	r2, [r2, #28]
 800b82a:	00d2      	lsls	r2, r2, #3
 800b82c:	4920      	ldr	r1, [pc, #128]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b82e:	4313      	orrs	r3, r2
 800b830:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b832:	4b1f      	ldr	r3, [pc, #124]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b836:	4a1e      	ldr	r2, [pc, #120]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b838:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b83c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800b83e:	683b      	ldr	r3, [r7, #0]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d106      	bne.n	800b852 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b844:	4b1a      	ldr	r3, [pc, #104]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b848:	4a19      	ldr	r2, [pc, #100]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b84a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b84e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b850:	e00f      	b.n	800b872 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	2b01      	cmp	r3, #1
 800b856:	d106      	bne.n	800b866 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b858:	4b15      	ldr	r3, [pc, #84]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b85a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b85c:	4a14      	ldr	r2, [pc, #80]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b85e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b862:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b864:	e005      	b.n	800b872 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b866:	4b12      	ldr	r3, [pc, #72]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b86a:	4a11      	ldr	r2, [pc, #68]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b86c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b870:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b872:	4b0f      	ldr	r3, [pc, #60]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	4a0e      	ldr	r2, [pc, #56]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b87c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b87e:	f7f9 fa09 	bl	8004c94 <HAL_GetTick>
 800b882:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b884:	e008      	b.n	800b898 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800b886:	f7f9 fa05 	bl	8004c94 <HAL_GetTick>
 800b88a:	4602      	mov	r2, r0
 800b88c:	68bb      	ldr	r3, [r7, #8]
 800b88e:	1ad3      	subs	r3, r2, r3
 800b890:	2b02      	cmp	r3, #2
 800b892:	d901      	bls.n	800b898 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b894:	2303      	movs	r3, #3
 800b896:	e006      	b.n	800b8a6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b898:	4b05      	ldr	r3, [pc, #20]	; (800b8b0 <RCCEx_PLL3_Config+0x15c>)
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d0f0      	beq.n	800b886 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b8a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	3710      	adds	r7, #16
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	bd80      	pop	{r7, pc}
 800b8ae:	bf00      	nop
 800b8b0:	58024400 	.word	0x58024400
 800b8b4:	ffff0007 	.word	0xffff0007

0800b8b8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b084      	sub	sp, #16
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b8c0:	2301      	movs	r3, #1
 800b8c2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d067      	beq.n	800b99a <HAL_RTC_Init+0xe2>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800b8d0:	b2db      	uxtb	r3, r3
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d106      	bne.n	800b8e4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	2200      	movs	r2, #0
 800b8da:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800b8de:	6878      	ldr	r0, [r7, #4]
 800b8e0:	f7f6 fad4 	bl	8001e8c <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2202      	movs	r2, #2
 800b8e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	22ca      	movs	r2, #202	; 0xca
 800b8f2:	625a      	str	r2, [r3, #36]	; 0x24
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	2253      	movs	r2, #83	; 0x53
 800b8fa:	625a      	str	r2, [r3, #36]	; 0x24

   /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800b8fc:	6878      	ldr	r0, [r7, #4]
 800b8fe:	f000 f923 	bl	800bb48 <RTC_EnterInitMode>
 800b902:	4603      	mov	r3, r0
 800b904:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 800b906:	7bfb      	ldrb	r3, [r7, #15]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d13b      	bne.n	800b984 <HAL_RTC_Init+0xcc>
#if defined(RTC_CR_TAMPOE)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else  /* RTC_CR_TAMPOE */
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	6899      	ldr	r1, [r3, #8]
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681a      	ldr	r2, [r3, #0]
 800b916:	4b23      	ldr	r3, [pc, #140]	; (800b9a4 <HAL_RTC_Init+0xec>)
 800b918:	400b      	ands	r3, r1
 800b91a:	6093      	str	r3, [r2, #8]
#endif /* RTC_CR_TAMPOE */

      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	6899      	ldr	r1, [r3, #8]
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	685a      	ldr	r2, [r3, #4]
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	691b      	ldr	r3, [r3, #16]
 800b92a:	431a      	orrs	r2, r3
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	699b      	ldr	r3, [r3, #24]
 800b930:	431a      	orrs	r2, r3
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	430a      	orrs	r2, r1
 800b938:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	689b      	ldr	r3, [r3, #8]
 800b93e:	0419      	lsls	r1, r3, #16
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	68da      	ldr	r2, [r3, #12]
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	430a      	orrs	r2, r1
 800b94a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800b94c:	6878      	ldr	r0, [r7, #4]
 800b94e:	f000 f92b 	bl	800bba8 <RTC_ExitInitMode>
 800b952:	4603      	mov	r3, r0
 800b954:	73fb      	strb	r3, [r7, #15]

      if(status == HAL_OK)
 800b956:	7bfb      	ldrb	r3, [r7, #15]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d113      	bne.n	800b984 <HAL_RTC_Init+0xcc>
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif /* RTC_CR_TAMPALRM_TYPE && RTC_CR_OUT2EN && RTC_CR_TAMPALRM_PU */

#if defined(RTC_OR_ALARMOUTTYPE) && defined(RTC_OR_OUT_RMP)
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	f022 0203 	bic.w	r2, r2, #3
 800b96a:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	69da      	ldr	r2, [r3, #28]
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	695b      	ldr	r3, [r3, #20]
 800b97a:	431a      	orrs	r2, r3
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	430a      	orrs	r2, r1
 800b982:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* ALARMOUTTYPE && RTC_OR_OUT_RMP */
      }
    }
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	22ff      	movs	r2, #255	; 0xff
 800b98a:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 800b98c:	7bfb      	ldrb	r3, [r7, #15]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d103      	bne.n	800b99a <HAL_RTC_Init+0xe2>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	2201      	movs	r2, #1
 800b996:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 800b99a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b99c:	4618      	mov	r0, r3
 800b99e:	3710      	adds	r7, #16
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	bd80      	pop	{r7, pc}
 800b9a4:	ff8fffbf 	.word	0xff8fffbf

0800b9a8 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b086      	sub	sp, #24
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	60f8      	str	r0, [r7, #12]
 800b9b0:	60b9      	str	r1, [r7, #8]
 800b9b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b9ba:	68bb      	ldr	r3, [r7, #8]
 800b9bc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	691b      	ldr	r3, [r3, #16]
 800b9c4:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800b9c8:	68bb      	ldr	r3, [r7, #8]
 800b9ca:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	681a      	ldr	r2, [r3, #0]
 800b9d2:	4b22      	ldr	r3, [pc, #136]	; (800ba5c <HAL_RTC_GetTime+0xb4>)
 800b9d4:	4013      	ands	r3, r2
 800b9d6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800b9d8:	697b      	ldr	r3, [r7, #20]
 800b9da:	0c1b      	lsrs	r3, r3, #16
 800b9dc:	b2db      	uxtb	r3, r3
 800b9de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b9e2:	b2da      	uxtb	r2, r3
 800b9e4:	68bb      	ldr	r3, [r7, #8]
 800b9e6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800b9e8:	697b      	ldr	r3, [r7, #20]
 800b9ea:	0a1b      	lsrs	r3, r3, #8
 800b9ec:	b2db      	uxtb	r3, r3
 800b9ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b9f2:	b2da      	uxtb	r2, r3
 800b9f4:	68bb      	ldr	r3, [r7, #8]
 800b9f6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 800b9f8:	697b      	ldr	r3, [r7, #20]
 800b9fa:	b2db      	uxtb	r3, r3
 800b9fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba00:	b2da      	uxtb	r2, r3
 800ba02:	68bb      	ldr	r3, [r7, #8]
 800ba04:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800ba06:	697b      	ldr	r3, [r7, #20]
 800ba08:	0d9b      	lsrs	r3, r3, #22
 800ba0a:	b2db      	uxtb	r3, r3
 800ba0c:	f003 0301 	and.w	r3, r3, #1
 800ba10:	b2da      	uxtb	r2, r3
 800ba12:	68bb      	ldr	r3, [r7, #8]
 800ba14:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d11a      	bne.n	800ba52 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	781b      	ldrb	r3, [r3, #0]
 800ba20:	4618      	mov	r0, r3
 800ba22:	f000 f8ff 	bl	800bc24 <RTC_Bcd2ToByte>
 800ba26:	4603      	mov	r3, r0
 800ba28:	461a      	mov	r2, r3
 800ba2a:	68bb      	ldr	r3, [r7, #8]
 800ba2c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800ba2e:	68bb      	ldr	r3, [r7, #8]
 800ba30:	785b      	ldrb	r3, [r3, #1]
 800ba32:	4618      	mov	r0, r3
 800ba34:	f000 f8f6 	bl	800bc24 <RTC_Bcd2ToByte>
 800ba38:	4603      	mov	r3, r0
 800ba3a:	461a      	mov	r2, r3
 800ba3c:	68bb      	ldr	r3, [r7, #8]
 800ba3e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800ba40:	68bb      	ldr	r3, [r7, #8]
 800ba42:	789b      	ldrb	r3, [r3, #2]
 800ba44:	4618      	mov	r0, r3
 800ba46:	f000 f8ed 	bl	800bc24 <RTC_Bcd2ToByte>
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	461a      	mov	r2, r3
 800ba4e:	68bb      	ldr	r3, [r7, #8]
 800ba50:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800ba52:	2300      	movs	r3, #0
}
 800ba54:	4618      	mov	r0, r3
 800ba56:	3718      	adds	r7, #24
 800ba58:	46bd      	mov	sp, r7
 800ba5a:	bd80      	pop	{r7, pc}
 800ba5c:	007f7f7f 	.word	0x007f7f7f

0800ba60 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800ba60:	b580      	push	{r7, lr}
 800ba62:	b086      	sub	sp, #24
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	60f8      	str	r0, [r7, #12]
 800ba68:	60b9      	str	r1, [r7, #8]
 800ba6a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	685a      	ldr	r2, [r3, #4]
 800ba72:	4b21      	ldr	r3, [pc, #132]	; (800baf8 <HAL_RTC_GetDate+0x98>)
 800ba74:	4013      	ands	r3, r2
 800ba76:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800ba78:	697b      	ldr	r3, [r7, #20]
 800ba7a:	0c1b      	lsrs	r3, r3, #16
 800ba7c:	b2da      	uxtb	r2, r3
 800ba7e:	68bb      	ldr	r3, [r7, #8]
 800ba80:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800ba82:	697b      	ldr	r3, [r7, #20]
 800ba84:	0a1b      	lsrs	r3, r3, #8
 800ba86:	b2db      	uxtb	r3, r3
 800ba88:	f003 031f 	and.w	r3, r3, #31
 800ba8c:	b2da      	uxtb	r2, r3
 800ba8e:	68bb      	ldr	r3, [r7, #8]
 800ba90:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800ba92:	697b      	ldr	r3, [r7, #20]
 800ba94:	b2db      	uxtb	r3, r3
 800ba96:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ba9a:	b2da      	uxtb	r2, r3
 800ba9c:	68bb      	ldr	r3, [r7, #8]
 800ba9e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800baa0:	697b      	ldr	r3, [r7, #20]
 800baa2:	0b5b      	lsrs	r3, r3, #13
 800baa4:	b2db      	uxtb	r3, r3
 800baa6:	f003 0307 	and.w	r3, r3, #7
 800baaa:	b2da      	uxtb	r2, r3
 800baac:	68bb      	ldr	r3, [r7, #8]
 800baae:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d11a      	bne.n	800baec <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800bab6:	68bb      	ldr	r3, [r7, #8]
 800bab8:	78db      	ldrb	r3, [r3, #3]
 800baba:	4618      	mov	r0, r3
 800babc:	f000 f8b2 	bl	800bc24 <RTC_Bcd2ToByte>
 800bac0:	4603      	mov	r3, r0
 800bac2:	461a      	mov	r2, r3
 800bac4:	68bb      	ldr	r3, [r7, #8]
 800bac6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800bac8:	68bb      	ldr	r3, [r7, #8]
 800baca:	785b      	ldrb	r3, [r3, #1]
 800bacc:	4618      	mov	r0, r3
 800bace:	f000 f8a9 	bl	800bc24 <RTC_Bcd2ToByte>
 800bad2:	4603      	mov	r3, r0
 800bad4:	461a      	mov	r2, r3
 800bad6:	68bb      	ldr	r3, [r7, #8]
 800bad8:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800bada:	68bb      	ldr	r3, [r7, #8]
 800badc:	789b      	ldrb	r3, [r3, #2]
 800bade:	4618      	mov	r0, r3
 800bae0:	f000 f8a0 	bl	800bc24 <RTC_Bcd2ToByte>
 800bae4:	4603      	mov	r3, r0
 800bae6:	461a      	mov	r2, r3
 800bae8:	68bb      	ldr	r3, [r7, #8]
 800baea:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800baec:	2300      	movs	r3, #0
}
 800baee:	4618      	mov	r0, r3
 800baf0:	3718      	adds	r7, #24
 800baf2:	46bd      	mov	sp, r7
 800baf4:	bd80      	pop	{r7, pc}
 800baf6:	bf00      	nop
 800baf8:	00ffff3f 	.word	0x00ffff3f

0800bafc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b084      	sub	sp, #16
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	6078      	str	r0, [r7, #4]
  /* Clear RSF flag */
#if defined(RTC_ICSR_RSF)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	68da      	ldr	r2, [r3, #12]
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800bb12:	60da      	str	r2, [r3, #12]
#endif /* RTC_ISR_RSF */

  tickstart = HAL_GetTick();
 800bb14:	f7f9 f8be 	bl	8004c94 <HAL_GetTick>
 800bb18:	60f8      	str	r0, [r7, #12]
  /* Wait the registers to be synchronised */
#if defined(RTC_ICSR_RSF)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800bb1a:	e009      	b.n	800bb30 <HAL_RTC_WaitForSynchro+0x34>
#endif /* RTC_ISR_RSF */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800bb1c:	f7f9 f8ba 	bl	8004c94 <HAL_GetTick>
 800bb20:	4602      	mov	r2, r0
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	1ad3      	subs	r3, r2, r3
 800bb26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bb2a:	d901      	bls.n	800bb30 <HAL_RTC_WaitForSynchro+0x34>
      {
        return HAL_TIMEOUT;
 800bb2c:	2303      	movs	r3, #3
 800bb2e:	e007      	b.n	800bb40 <HAL_RTC_WaitForSynchro+0x44>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	68db      	ldr	r3, [r3, #12]
 800bb36:	f003 0320 	and.w	r3, r3, #32
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d0ee      	beq.n	800bb1c <HAL_RTC_WaitForSynchro+0x20>
      }
    }

  return HAL_OK;
 800bb3e:	2300      	movs	r3, #0
}
 800bb40:	4618      	mov	r0, r3
 800bb42:	3710      	adds	r7, #16
 800bb44:	46bd      	mov	sp, r7
 800bb46:	bd80      	pop	{r7, pc}

0800bb48 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b084      	sub	sp, #16
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bb50:	2300      	movs	r3, #0
 800bb52:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#endif /* RTC_ICSR_INITF */
#if defined(RTC_ISR_INITF)
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	68db      	ldr	r3, [r3, #12]
 800bb5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d11d      	bne.n	800bb9e <RTC_EnterInitMode+0x56>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	f04f 32ff 	mov.w	r2, #4294967295
 800bb6a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800bb6c:	f7f9 f892 	bl	8004c94 <HAL_GetTick>
 800bb70:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800bb72:	e00d      	b.n	800bb90 <RTC_EnterInitMode+0x48>
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800bb74:	f7f9 f88e 	bl	8004c94 <HAL_GetTick>
 800bb78:	4602      	mov	r2, r0
 800bb7a:	68bb      	ldr	r3, [r7, #8]
 800bb7c:	1ad3      	subs	r3, r2, r3
 800bb7e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bb82:	d905      	bls.n	800bb90 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800bb84:	2303      	movs	r3, #3
 800bb86:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	2203      	movs	r2, #3
 800bb8c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	68db      	ldr	r3, [r3, #12]
 800bb96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d0ea      	beq.n	800bb74 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* RTC_ISR_INITF */

  return status;
 800bb9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bba0:	4618      	mov	r0, r3
 800bba2:	3710      	adds	r7, #16
 800bba4:	46bd      	mov	sp, r7
 800bba6:	bd80      	pop	{r7, pc}

0800bba8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b084      	sub	sp, #16
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	73fb      	strb	r3, [r7, #15]
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);

#elif defined(RTC_ISR_INITF)

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
 800bbb4:	4b1a      	ldr	r3, [pc, #104]	; (800bc20 <RTC_ExitInitMode+0x78>)
 800bbb6:	68db      	ldr	r3, [r3, #12]
 800bbb8:	4a19      	ldr	r2, [pc, #100]	; (800bc20 <RTC_ExitInitMode+0x78>)
 800bbba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bbbe:	60d3      	str	r3, [r2, #12]

#endif /* RTC_ISR_INITF */
  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800bbc0:	4b17      	ldr	r3, [pc, #92]	; (800bc20 <RTC_ExitInitMode+0x78>)
 800bbc2:	689b      	ldr	r3, [r3, #8]
 800bbc4:	f003 0320 	and.w	r3, r3, #32
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d10c      	bne.n	800bbe6 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800bbcc:	6878      	ldr	r0, [r7, #4]
 800bbce:	f7ff ff95 	bl	800bafc <HAL_RTC_WaitForSynchro>
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d01e      	beq.n	800bc16 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	2203      	movs	r2, #3
 800bbdc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800bbe0:	2303      	movs	r3, #3
 800bbe2:	73fb      	strb	r3, [r7, #15]
 800bbe4:	e017      	b.n	800bc16 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800bbe6:	4b0e      	ldr	r3, [pc, #56]	; (800bc20 <RTC_ExitInitMode+0x78>)
 800bbe8:	689b      	ldr	r3, [r3, #8]
 800bbea:	4a0d      	ldr	r2, [pc, #52]	; (800bc20 <RTC_ExitInitMode+0x78>)
 800bbec:	f023 0320 	bic.w	r3, r3, #32
 800bbf0:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800bbf2:	6878      	ldr	r0, [r7, #4]
 800bbf4:	f7ff ff82 	bl	800bafc <HAL_RTC_WaitForSynchro>
 800bbf8:	4603      	mov	r3, r0
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d005      	beq.n	800bc0a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	2203      	movs	r2, #3
 800bc02:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800bc06:	2303      	movs	r3, #3
 800bc08:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800bc0a:	4b05      	ldr	r3, [pc, #20]	; (800bc20 <RTC_ExitInitMode+0x78>)
 800bc0c:	689b      	ldr	r3, [r3, #8]
 800bc0e:	4a04      	ldr	r2, [pc, #16]	; (800bc20 <RTC_ExitInitMode+0x78>)
 800bc10:	f043 0320 	orr.w	r3, r3, #32
 800bc14:	6093      	str	r3, [r2, #8]
  }

  return status;
 800bc16:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc18:	4618      	mov	r0, r3
 800bc1a:	3710      	adds	r7, #16
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	bd80      	pop	{r7, pc}
 800bc20:	58004000 	.word	0x58004000

0800bc24 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800bc24:	b480      	push	{r7}
 800bc26:	b085      	sub	sp, #20
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800bc2e:	79fb      	ldrb	r3, [r7, #7]
 800bc30:	091b      	lsrs	r3, r3, #4
 800bc32:	b2db      	uxtb	r3, r3
 800bc34:	461a      	mov	r2, r3
 800bc36:	0092      	lsls	r2, r2, #2
 800bc38:	4413      	add	r3, r2
 800bc3a:	005b      	lsls	r3, r3, #1
 800bc3c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800bc3e:	79fb      	ldrb	r3, [r7, #7]
 800bc40:	f003 030f 	and.w	r3, r3, #15
 800bc44:	b2da      	uxtb	r2, r3
 800bc46:	7bfb      	ldrb	r3, [r7, #15]
 800bc48:	4413      	add	r3, r2
 800bc4a:	b2db      	uxtb	r3, r3
}
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	3714      	adds	r7, #20
 800bc50:	46bd      	mov	sp, r7
 800bc52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc56:	4770      	bx	lr

0800bc58 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b084      	sub	sp, #16
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_length;
#else
  uint32_t crc_length = 0UL;
 800bc60:	2300      	movs	r3, #0
 800bc62:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d101      	bne.n	800bc6e <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 800bc6a:	2301      	movs	r3, #1
 800bc6c:	e0eb      	b.n	800be46 <HAL_SPI_Init+0x1ee>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	2200      	movs	r2, #0
 800bc72:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	4a75      	ldr	r2, [pc, #468]	; (800be50 <HAL_SPI_Init+0x1f8>)
 800bc7a:	4293      	cmp	r3, r2
 800bc7c:	d00f      	beq.n	800bc9e <HAL_SPI_Init+0x46>
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	4a74      	ldr	r2, [pc, #464]	; (800be54 <HAL_SPI_Init+0x1fc>)
 800bc84:	4293      	cmp	r3, r2
 800bc86:	d00a      	beq.n	800bc9e <HAL_SPI_Init+0x46>
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	4a72      	ldr	r2, [pc, #456]	; (800be58 <HAL_SPI_Init+0x200>)
 800bc8e:	4293      	cmp	r3, r2
 800bc90:	d005      	beq.n	800bc9e <HAL_SPI_Init+0x46>
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	68db      	ldr	r3, [r3, #12]
 800bc96:	2b0f      	cmp	r3, #15
 800bc98:	d901      	bls.n	800bc9e <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 800bc9a:	2301      	movs	r3, #1
 800bc9c:	e0d3      	b.n	800be46 <HAL_SPI_Init+0x1ee>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800bc9e:	6878      	ldr	r0, [r7, #4]
 800bca0:	f001 f87a 	bl	800cd98 <SPI_GetPacketSize>
 800bca4:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	4a69      	ldr	r2, [pc, #420]	; (800be50 <HAL_SPI_Init+0x1f8>)
 800bcac:	4293      	cmp	r3, r2
 800bcae:	d00c      	beq.n	800bcca <HAL_SPI_Init+0x72>
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	4a67      	ldr	r2, [pc, #412]	; (800be54 <HAL_SPI_Init+0x1fc>)
 800bcb6:	4293      	cmp	r3, r2
 800bcb8:	d007      	beq.n	800bcca <HAL_SPI_Init+0x72>
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	4a66      	ldr	r2, [pc, #408]	; (800be58 <HAL_SPI_Init+0x200>)
 800bcc0:	4293      	cmp	r3, r2
 800bcc2:	d002      	beq.n	800bcca <HAL_SPI_Init+0x72>
 800bcc4:	68bb      	ldr	r3, [r7, #8]
 800bcc6:	2b08      	cmp	r3, #8
 800bcc8:	d811      	bhi.n	800bcee <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800bcce:	4a60      	ldr	r2, [pc, #384]	; (800be50 <HAL_SPI_Init+0x1f8>)
 800bcd0:	4293      	cmp	r3, r2
 800bcd2:	d009      	beq.n	800bce8 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	4a5e      	ldr	r2, [pc, #376]	; (800be54 <HAL_SPI_Init+0x1fc>)
 800bcda:	4293      	cmp	r3, r2
 800bcdc:	d004      	beq.n	800bce8 <HAL_SPI_Init+0x90>
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	4a5d      	ldr	r2, [pc, #372]	; (800be58 <HAL_SPI_Init+0x200>)
 800bce4:	4293      	cmp	r3, r2
 800bce6:	d104      	bne.n	800bcf2 <HAL_SPI_Init+0x9a>
 800bce8:	68bb      	ldr	r3, [r7, #8]
 800bcea:	2b10      	cmp	r3, #16
 800bcec:	d901      	bls.n	800bcf2 <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 800bcee:	2301      	movs	r3, #1
 800bcf0:	e0a9      	b.n	800be46 <HAL_SPI_Init+0x1ee>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800bcf8:	b2db      	uxtb	r3, r3
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d106      	bne.n	800bd0c <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	2200      	movs	r2, #0
 800bd02:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bd06:	6878      	ldr	r0, [r7, #4]
 800bd08:	f7f6 f9bc 	bl	8002084 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	2202      	movs	r2, #2
 800bd10:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	681a      	ldr	r2, [r3, #0]
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	f022 0201 	bic.w	r2, r2, #1
 800bd22:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	699b      	ldr	r3, [r3, #24]
 800bd28:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bd2c:	d119      	bne.n	800bd62 <HAL_SPI_Init+0x10a>
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	685b      	ldr	r3, [r3, #4]
 800bd32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bd36:	d103      	bne.n	800bd40 <HAL_SPI_Init+0xe8>
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d008      	beq.n	800bd52 <HAL_SPI_Init+0xfa>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	685b      	ldr	r3, [r3, #4]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d10c      	bne.n	800bd62 <HAL_SPI_Init+0x10a>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd4c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bd50:	d107      	bne.n	800bd62 <HAL_SPI_Init+0x10a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	681a      	ldr	r2, [r3, #0]
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800bd60:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	69da      	ldr	r2, [r3, #28]
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd6a:	431a      	orrs	r2, r3
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	431a      	orrs	r2, r3
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd74:	ea42 0103 	orr.w	r1, r2, r3
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	68da      	ldr	r2, [r3, #12]
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	430a      	orrs	r2, r1
 800bd82:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd8c:	431a      	orrs	r2, r3
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd92:	431a      	orrs	r2, r3
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	699b      	ldr	r3, [r3, #24]
 800bd98:	431a      	orrs	r2, r3
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	691b      	ldr	r3, [r3, #16]
 800bd9e:	431a      	orrs	r2, r3
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	695b      	ldr	r3, [r3, #20]
 800bda4:	431a      	orrs	r2, r3
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	6a1b      	ldr	r3, [r3, #32]
 800bdaa:	431a      	orrs	r2, r3
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	685b      	ldr	r3, [r3, #4]
 800bdb0:	431a      	orrs	r2, r3
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bdb6:	431a      	orrs	r2, r3
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	689b      	ldr	r3, [r3, #8]
 800bdbc:	431a      	orrs	r2, r3
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bdc2:	ea42 0103 	orr.w	r1, r2, r3
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	430a      	orrs	r2, r1
 800bdd0:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	685b      	ldr	r3, [r3, #4]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d113      	bne.n	800be02 <HAL_SPI_Init+0x1aa>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	689b      	ldr	r3, [r3, #8]
 800bde0:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bdec:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	689b      	ldr	r3, [r3, #8]
 800bdf4:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800be00:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	f022 0201 	bic.w	r2, r2, #1
 800be10:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	685b      	ldr	r3, [r3, #4]
 800be16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d00a      	beq.n	800be34 <HAL_SPI_Init+0x1dc>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	68db      	ldr	r3, [r3, #12]
 800be24:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	430a      	orrs	r2, r1
 800be32:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	2200      	movs	r2, #0
 800be38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	2201      	movs	r2, #1
 800be40:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800be44:	2300      	movs	r3, #0
}
 800be46:	4618      	mov	r0, r3
 800be48:	3710      	adds	r7, #16
 800be4a:	46bd      	mov	sp, r7
 800be4c:	bd80      	pop	{r7, pc}
 800be4e:	bf00      	nop
 800be50:	40013000 	.word	0x40013000
 800be54:	40003800 	.word	0x40003800
 800be58:	40003c00 	.word	0x40003c00

0800be5c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b08a      	sub	sp, #40	; 0x28
 800be60:	af02      	add	r7, sp, #8
 800be62:	60f8      	str	r0, [r7, #12]
 800be64:	60b9      	str	r1, [r7, #8]
 800be66:	603b      	str	r3, [r7, #0]
 800be68:	4613      	mov	r3, r2
 800be6a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	3320      	adds	r3, #32
 800be72:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800be74:	2300      	movs	r3, #0
 800be76:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800be7e:	2b01      	cmp	r3, #1
 800be80:	d101      	bne.n	800be86 <HAL_SPI_Transmit+0x2a>
 800be82:	2302      	movs	r3, #2
 800be84:	e1d7      	b.n	800c236 <HAL_SPI_Transmit+0x3da>
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	2201      	movs	r2, #1
 800be8a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800be8e:	f7f8 ff01 	bl	8004c94 <HAL_GetTick>
 800be92:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800be9a:	b2db      	uxtb	r3, r3
 800be9c:	2b01      	cmp	r3, #1
 800be9e:	d007      	beq.n	800beb0 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800bea0:	2302      	movs	r3, #2
 800bea2:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	2200      	movs	r2, #0
 800bea8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800beac:	7efb      	ldrb	r3, [r7, #27]
 800beae:	e1c2      	b.n	800c236 <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 800beb0:	68bb      	ldr	r3, [r7, #8]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d002      	beq.n	800bebc <HAL_SPI_Transmit+0x60>
 800beb6:	88fb      	ldrh	r3, [r7, #6]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d107      	bne.n	800becc <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800bebc:	2301      	movs	r3, #1
 800bebe:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	2200      	movs	r2, #0
 800bec4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800bec8:	7efb      	ldrb	r3, [r7, #27]
 800beca:	e1b4      	b.n	800c236 <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	2203      	movs	r2, #3
 800bed0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	2200      	movs	r2, #0
 800bed8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	68ba      	ldr	r2, [r7, #8]
 800bee0:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	88fa      	ldrh	r2, [r7, #6]
 800bee6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	88fa      	ldrh	r2, [r7, #6]
 800beee:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	2200      	movs	r2, #0
 800bef6:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	2200      	movs	r2, #0
 800befc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	2200      	movs	r2, #0
 800bf04:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	2200      	movs	r2, #0
 800bf12:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	689b      	ldr	r3, [r3, #8]
 800bf18:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800bf1c:	d107      	bne.n	800bf2e <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	681a      	ldr	r2, [r3, #0]
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bf2c:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	685a      	ldr	r2, [r3, #4]
 800bf34:	4b96      	ldr	r3, [pc, #600]	; (800c190 <HAL_SPI_Transmit+0x334>)
 800bf36:	4013      	ands	r3, r2
 800bf38:	88f9      	ldrh	r1, [r7, #6]
 800bf3a:	68fa      	ldr	r2, [r7, #12]
 800bf3c:	6812      	ldr	r2, [r2, #0]
 800bf3e:	430b      	orrs	r3, r1
 800bf40:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	681a      	ldr	r2, [r3, #0]
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	f042 0201 	orr.w	r2, r2, #1
 800bf50:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	685b      	ldr	r3, [r3, #4]
 800bf56:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bf5a:	d107      	bne.n	800bf6c <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	681a      	ldr	r2, [r3, #0]
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bf6a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	68db      	ldr	r3, [r3, #12]
 800bf70:	2b0f      	cmp	r3, #15
 800bf72:	d947      	bls.n	800c004 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800bf74:	e03f      	b.n	800bff6 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	695b      	ldr	r3, [r3, #20]
 800bf7c:	f003 0302 	and.w	r3, r3, #2
 800bf80:	2b02      	cmp	r3, #2
 800bf82:	d114      	bne.n	800bfae <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	6812      	ldr	r2, [r2, #0]
 800bf8e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bf94:	1d1a      	adds	r2, r3, #4
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800bfa0:	b29b      	uxth	r3, r3
 800bfa2:	3b01      	subs	r3, #1
 800bfa4:	b29a      	uxth	r2, r3
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800bfac:	e023      	b.n	800bff6 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bfae:	f7f8 fe71 	bl	8004c94 <HAL_GetTick>
 800bfb2:	4602      	mov	r2, r0
 800bfb4:	697b      	ldr	r3, [r7, #20]
 800bfb6:	1ad3      	subs	r3, r2, r3
 800bfb8:	683a      	ldr	r2, [r7, #0]
 800bfba:	429a      	cmp	r2, r3
 800bfbc:	d803      	bhi.n	800bfc6 <HAL_SPI_Transmit+0x16a>
 800bfbe:	683b      	ldr	r3, [r7, #0]
 800bfc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfc4:	d102      	bne.n	800bfcc <HAL_SPI_Transmit+0x170>
 800bfc6:	683b      	ldr	r3, [r7, #0]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d114      	bne.n	800bff6 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800bfcc:	68f8      	ldr	r0, [r7, #12]
 800bfce:	f000 fe15 	bl	800cbfc <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bfe0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	2201      	movs	r2, #1
 800bfee:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800bff2:	2301      	movs	r3, #1
 800bff4:	e11f      	b.n	800c236 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800bffc:	b29b      	uxth	r3, r3
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d1b9      	bne.n	800bf76 <HAL_SPI_Transmit+0x11a>
 800c002:	e0f2      	b.n	800c1ea <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	68db      	ldr	r3, [r3, #12]
 800c008:	2b07      	cmp	r3, #7
 800c00a:	f240 80e7 	bls.w	800c1dc <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800c00e:	e05d      	b.n	800c0cc <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	695b      	ldr	r3, [r3, #20]
 800c016:	f003 0302 	and.w	r3, r3, #2
 800c01a:	2b02      	cmp	r3, #2
 800c01c:	d132      	bne.n	800c084 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c024:	b29b      	uxth	r3, r3
 800c026:	2b01      	cmp	r3, #1
 800c028:	d918      	bls.n	800c05c <HAL_SPI_Transmit+0x200>
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d014      	beq.n	800c05c <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	6812      	ldr	r2, [r2, #0]
 800c03c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c042:	1d1a      	adds	r2, r3, #4
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c04e:	b29b      	uxth	r3, r3
 800c050:	3b02      	subs	r3, #2
 800c052:	b29a      	uxth	r2, r3
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800c05a:	e037      	b.n	800c0cc <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c060:	881a      	ldrh	r2, [r3, #0]
 800c062:	69fb      	ldr	r3, [r7, #28]
 800c064:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c06a:	1c9a      	adds	r2, r3, #2
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c076:	b29b      	uxth	r3, r3
 800c078:	3b01      	subs	r3, #1
 800c07a:	b29a      	uxth	r2, r3
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800c082:	e023      	b.n	800c0cc <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c084:	f7f8 fe06 	bl	8004c94 <HAL_GetTick>
 800c088:	4602      	mov	r2, r0
 800c08a:	697b      	ldr	r3, [r7, #20]
 800c08c:	1ad3      	subs	r3, r2, r3
 800c08e:	683a      	ldr	r2, [r7, #0]
 800c090:	429a      	cmp	r2, r3
 800c092:	d803      	bhi.n	800c09c <HAL_SPI_Transmit+0x240>
 800c094:	683b      	ldr	r3, [r7, #0]
 800c096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c09a:	d102      	bne.n	800c0a2 <HAL_SPI_Transmit+0x246>
 800c09c:	683b      	ldr	r3, [r7, #0]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d114      	bne.n	800c0cc <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c0a2:	68f8      	ldr	r0, [r7, #12]
 800c0a4:	f000 fdaa 	bl	800cbfc <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c0b6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	2201      	movs	r2, #1
 800c0c4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	e0b4      	b.n	800c236 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c0d2:	b29b      	uxth	r3, r3
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d19b      	bne.n	800c010 <HAL_SPI_Transmit+0x1b4>
 800c0d8:	e087      	b.n	800c1ea <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	695b      	ldr	r3, [r3, #20]
 800c0e0:	f003 0302 	and.w	r3, r3, #2
 800c0e4:	2b02      	cmp	r3, #2
 800c0e6:	d155      	bne.n	800c194 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c0ee:	b29b      	uxth	r3, r3
 800c0f0:	2b03      	cmp	r3, #3
 800c0f2:	d918      	bls.n	800c126 <HAL_SPI_Transmit+0x2ca>
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c0f8:	2b40      	cmp	r3, #64	; 0x40
 800c0fa:	d914      	bls.n	800c126 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	6812      	ldr	r2, [r2, #0]
 800c106:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c10c:	1d1a      	adds	r2, r3, #4
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c118:	b29b      	uxth	r3, r3
 800c11a:	3b04      	subs	r3, #4
 800c11c:	b29a      	uxth	r2, r3
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800c124:	e05a      	b.n	800c1dc <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c12c:	b29b      	uxth	r3, r3
 800c12e:	2b01      	cmp	r3, #1
 800c130:	d917      	bls.n	800c162 <HAL_SPI_Transmit+0x306>
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c136:	2b00      	cmp	r3, #0
 800c138:	d013      	beq.n	800c162 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c13e:	881a      	ldrh	r2, [r3, #0]
 800c140:	69fb      	ldr	r3, [r7, #28]
 800c142:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c148:	1c9a      	adds	r2, r3, #2
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c154:	b29b      	uxth	r3, r3
 800c156:	3b02      	subs	r3, #2
 800c158:	b29a      	uxth	r2, r3
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800c160:	e03c      	b.n	800c1dc <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	3320      	adds	r3, #32
 800c16c:	7812      	ldrb	r2, [r2, #0]
 800c16e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c174:	1c5a      	adds	r2, r3, #1
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c180:	b29b      	uxth	r3, r3
 800c182:	3b01      	subs	r3, #1
 800c184:	b29a      	uxth	r2, r3
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800c18c:	e026      	b.n	800c1dc <HAL_SPI_Transmit+0x380>
 800c18e:	bf00      	nop
 800c190:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c194:	f7f8 fd7e 	bl	8004c94 <HAL_GetTick>
 800c198:	4602      	mov	r2, r0
 800c19a:	697b      	ldr	r3, [r7, #20]
 800c19c:	1ad3      	subs	r3, r2, r3
 800c19e:	683a      	ldr	r2, [r7, #0]
 800c1a0:	429a      	cmp	r2, r3
 800c1a2:	d803      	bhi.n	800c1ac <HAL_SPI_Transmit+0x350>
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1aa:	d102      	bne.n	800c1b2 <HAL_SPI_Transmit+0x356>
 800c1ac:	683b      	ldr	r3, [r7, #0]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d114      	bne.n	800c1dc <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c1b2:	68f8      	ldr	r0, [r7, #12]
 800c1b4:	f000 fd22 	bl	800cbfc <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	2200      	movs	r2, #0
 800c1bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c1c6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	2201      	movs	r2, #1
 800c1d4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800c1d8:	2301      	movs	r3, #1
 800c1da:	e02c      	b.n	800c236 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c1e2:	b29b      	uxth	r3, r3
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	f47f af78 	bne.w	800c0da <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	9300      	str	r3, [sp, #0]
 800c1ee:	697b      	ldr	r3, [r7, #20]
 800c1f0:	2200      	movs	r2, #0
 800c1f2:	2108      	movs	r1, #8
 800c1f4:	68f8      	ldr	r0, [r7, #12]
 800c1f6:	f000 fda1 	bl	800cd3c <SPI_WaitOnFlagUntilTimeout>
 800c1fa:	4603      	mov	r3, r0
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d007      	beq.n	800c210 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c206:	f043 0220 	orr.w	r2, r3, #32
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800c210:	68f8      	ldr	r0, [r7, #12]
 800c212:	f000 fcf3 	bl	800cbfc <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	2200      	movs	r2, #0
 800c21a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	2201      	movs	r2, #1
 800c222:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d001      	beq.n	800c234 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 800c230:	2301      	movs	r3, #1
 800c232:	e000      	b.n	800c236 <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 800c234:	7efb      	ldrb	r3, [r7, #27]
}
 800c236:	4618      	mov	r0, r3
 800c238:	3720      	adds	r7, #32
 800c23a:	46bd      	mov	sp, r7
 800c23c:	bd80      	pop	{r7, pc}
 800c23e:	bf00      	nop

0800c240 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b08a      	sub	sp, #40	; 0x28
 800c244:	af02      	add	r7, sp, #8
 800c246:	60f8      	str	r0, [r7, #12]
 800c248:	60b9      	str	r1, [r7, #8]
 800c24a:	603b      	str	r3, [r7, #0]
 800c24c:	4613      	mov	r3, r2
 800c24e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c250:	2300      	movs	r3, #0
 800c252:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	3330      	adds	r3, #48	; 0x30
 800c25a:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	685b      	ldr	r3, [r3, #4]
 800c260:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c264:	d112      	bne.n	800c28c <HAL_SPI_Receive+0x4c>
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	689b      	ldr	r3, [r3, #8]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d10e      	bne.n	800c28c <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	2204      	movs	r2, #4
 800c272:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800c276:	88fa      	ldrh	r2, [r7, #6]
 800c278:	683b      	ldr	r3, [r7, #0]
 800c27a:	9300      	str	r3, [sp, #0]
 800c27c:	4613      	mov	r3, r2
 800c27e:	68ba      	ldr	r2, [r7, #8]
 800c280:	68b9      	ldr	r1, [r7, #8]
 800c282:	68f8      	ldr	r0, [r7, #12]
 800c284:	f000 f9ce 	bl	800c624 <HAL_SPI_TransmitReceive>
 800c288:	4603      	mov	r3, r0
 800c28a:	e1c7      	b.n	800c61c <HAL_SPI_Receive+0x3dc>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c292:	2b01      	cmp	r3, #1
 800c294:	d101      	bne.n	800c29a <HAL_SPI_Receive+0x5a>
 800c296:	2302      	movs	r3, #2
 800c298:	e1c0      	b.n	800c61c <HAL_SPI_Receive+0x3dc>
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	2201      	movs	r2, #1
 800c29e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c2a2:	f7f8 fcf7 	bl	8004c94 <HAL_GetTick>
 800c2a6:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800c2ae:	b2db      	uxtb	r3, r3
 800c2b0:	2b01      	cmp	r3, #1
 800c2b2:	d007      	beq.n	800c2c4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 800c2b4:	2302      	movs	r3, #2
 800c2b6:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800c2c0:	7ffb      	ldrb	r3, [r7, #31]
 800c2c2:	e1ab      	b.n	800c61c <HAL_SPI_Receive+0x3dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800c2c4:	68bb      	ldr	r3, [r7, #8]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d002      	beq.n	800c2d0 <HAL_SPI_Receive+0x90>
 800c2ca:	88fb      	ldrh	r3, [r7, #6]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d107      	bne.n	800c2e0 <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 800c2d0:	2301      	movs	r3, #1
 800c2d2:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	2200      	movs	r2, #0
 800c2d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800c2dc:	7ffb      	ldrb	r3, [r7, #31]
 800c2de:	e19d      	b.n	800c61c <HAL_SPI_Receive+0x3dc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	2204      	movs	r2, #4
 800c2e4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	2200      	movs	r2, #0
 800c2ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	68ba      	ldr	r2, [r7, #8]
 800c2f4:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	88fa      	ldrh	r2, [r7, #6]
 800c2fa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	88fa      	ldrh	r2, [r7, #6]
 800c302:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	2200      	movs	r2, #0
 800c30a:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	2200      	movs	r2, #0
 800c310:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	2200      	movs	r2, #0
 800c318:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	2200      	movs	r2, #0
 800c320:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	2200      	movs	r2, #0
 800c326:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	689b      	ldr	r3, [r3, #8]
 800c32c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800c330:	d107      	bne.n	800c342 <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	681a      	ldr	r2, [r3, #0]
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c340:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	685a      	ldr	r2, [r3, #4]
 800c348:	4b94      	ldr	r3, [pc, #592]	; (800c59c <HAL_SPI_Receive+0x35c>)
 800c34a:	4013      	ands	r3, r2
 800c34c:	88f9      	ldrh	r1, [r7, #6]
 800c34e:	68fa      	ldr	r2, [r7, #12]
 800c350:	6812      	ldr	r2, [r2, #0]
 800c352:	430b      	orrs	r3, r1
 800c354:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	681a      	ldr	r2, [r3, #0]
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	f042 0201 	orr.w	r2, r2, #1
 800c364:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	685b      	ldr	r3, [r3, #4]
 800c36a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c36e:	d107      	bne.n	800c380 <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	681a      	ldr	r2, [r3, #0]
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c37e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	68db      	ldr	r3, [r3, #12]
 800c384:	2b0f      	cmp	r3, #15
 800c386:	d948      	bls.n	800c41a <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800c388:	e040      	b.n	800c40c <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	695a      	ldr	r2, [r3, #20]
 800c390:	f248 0308 	movw	r3, #32776	; 0x8008
 800c394:	4013      	ands	r3, r2
 800c396:	2b00      	cmp	r3, #0
 800c398:	d014      	beq.n	800c3c4 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	681a      	ldr	r2, [r3, #0]
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c3a2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c3a4:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c3aa:	1d1a      	adds	r2, r3, #4
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c3b6:	b29b      	uxth	r3, r3
 800c3b8:	3b01      	subs	r3, #1
 800c3ba:	b29a      	uxth	r2, r3
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800c3c2:	e023      	b.n	800c40c <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c3c4:	f7f8 fc66 	bl	8004c94 <HAL_GetTick>
 800c3c8:	4602      	mov	r2, r0
 800c3ca:	697b      	ldr	r3, [r7, #20]
 800c3cc:	1ad3      	subs	r3, r2, r3
 800c3ce:	683a      	ldr	r2, [r7, #0]
 800c3d0:	429a      	cmp	r2, r3
 800c3d2:	d803      	bhi.n	800c3dc <HAL_SPI_Receive+0x19c>
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3da:	d102      	bne.n	800c3e2 <HAL_SPI_Receive+0x1a2>
 800c3dc:	683b      	ldr	r3, [r7, #0]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d114      	bne.n	800c40c <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c3e2:	68f8      	ldr	r0, [r7, #12]
 800c3e4:	f000 fc0a 	bl	800cbfc <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	2200      	movs	r2, #0
 800c3ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c3f6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	2201      	movs	r2, #1
 800c404:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800c408:	2301      	movs	r3, #1
 800c40a:	e107      	b.n	800c61c <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c412:	b29b      	uxth	r3, r3
 800c414:	2b00      	cmp	r3, #0
 800c416:	d1b8      	bne.n	800c38a <HAL_SPI_Receive+0x14a>
 800c418:	e0ed      	b.n	800c5f6 <HAL_SPI_Receive+0x3b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	68db      	ldr	r3, [r3, #12]
 800c41e:	2b07      	cmp	r3, #7
 800c420:	f240 80e2 	bls.w	800c5e8 <HAL_SPI_Receive+0x3a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800c424:	e05b      	b.n	800c4de <HAL_SPI_Receive+0x29e>
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	695b      	ldr	r3, [r3, #20]
 800c42c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800c430:	2b00      	cmp	r3, #0
 800c432:	d030      	beq.n	800c496 <HAL_SPI_Receive+0x256>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	695b      	ldr	r3, [r3, #20]
 800c43a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d014      	beq.n	800c46c <HAL_SPI_Receive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	681a      	ldr	r2, [r3, #0]
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c44a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c44c:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c452:	1d1a      	adds	r2, r3, #4
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c45e:	b29b      	uxth	r3, r3
 800c460:	3b02      	subs	r3, #2
 800c462:	b29a      	uxth	r2, r3
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800c46a:	e038      	b.n	800c4de <HAL_SPI_Receive+0x29e>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c470:	69ba      	ldr	r2, [r7, #24]
 800c472:	8812      	ldrh	r2, [r2, #0]
 800c474:	b292      	uxth	r2, r2
 800c476:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c47c:	1c9a      	adds	r2, r3, #2
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c488:	b29b      	uxth	r3, r3
 800c48a:	3b01      	subs	r3, #1
 800c48c:	b29a      	uxth	r2, r3
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800c494:	e023      	b.n	800c4de <HAL_SPI_Receive+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c496:	f7f8 fbfd 	bl	8004c94 <HAL_GetTick>
 800c49a:	4602      	mov	r2, r0
 800c49c:	697b      	ldr	r3, [r7, #20]
 800c49e:	1ad3      	subs	r3, r2, r3
 800c4a0:	683a      	ldr	r2, [r7, #0]
 800c4a2:	429a      	cmp	r2, r3
 800c4a4:	d803      	bhi.n	800c4ae <HAL_SPI_Receive+0x26e>
 800c4a6:	683b      	ldr	r3, [r7, #0]
 800c4a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4ac:	d102      	bne.n	800c4b4 <HAL_SPI_Receive+0x274>
 800c4ae:	683b      	ldr	r3, [r7, #0]
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d114      	bne.n	800c4de <HAL_SPI_Receive+0x29e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c4b4:	68f8      	ldr	r0, [r7, #12]
 800c4b6:	f000 fba1 	bl	800cbfc <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	2200      	movs	r2, #0
 800c4be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c4c8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	2201      	movs	r2, #1
 800c4d6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800c4da:	2301      	movs	r3, #1
 800c4dc:	e09e      	b.n	800c61c <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c4e4:	b29b      	uxth	r3, r3
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d19d      	bne.n	800c426 <HAL_SPI_Receive+0x1e6>
 800c4ea:	e084      	b.n	800c5f6 <HAL_SPI_Receive+0x3b6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	695b      	ldr	r3, [r3, #20]
 800c4f2:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d052      	beq.n	800c5a0 <HAL_SPI_Receive+0x360>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	695b      	ldr	r3, [r3, #20]
 800c500:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c504:	2b00      	cmp	r3, #0
 800c506:	d014      	beq.n	800c532 <HAL_SPI_Receive+0x2f2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	681a      	ldr	r2, [r3, #0]
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c510:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c512:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c518:	1d1a      	adds	r2, r3, #4
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c524:	b29b      	uxth	r3, r3
 800c526:	3b04      	subs	r3, #4
 800c528:	b29a      	uxth	r2, r3
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800c530:	e05a      	b.n	800c5e8 <HAL_SPI_Receive+0x3a8>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	695b      	ldr	r3, [r3, #20]
 800c538:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 800c53c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c540:	d914      	bls.n	800c56c <HAL_SPI_Receive+0x32c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c546:	69ba      	ldr	r2, [r7, #24]
 800c548:	8812      	ldrh	r2, [r2, #0]
 800c54a:	b292      	uxth	r2, r2
 800c54c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c552:	1c9a      	adds	r2, r3, #2
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c55e:	b29b      	uxth	r3, r3
 800c560:	3b02      	subs	r3, #2
 800c562:	b29a      	uxth	r2, r3
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800c56a:	e03d      	b.n	800c5e8 <HAL_SPI_Receive+0x3a8>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c578:	7812      	ldrb	r2, [r2, #0]
 800c57a:	b2d2      	uxtb	r2, r2
 800c57c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c582:	1c5a      	adds	r2, r3, #1
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c58e:	b29b      	uxth	r3, r3
 800c590:	3b01      	subs	r3, #1
 800c592:	b29a      	uxth	r2, r3
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800c59a:	e025      	b.n	800c5e8 <HAL_SPI_Receive+0x3a8>
 800c59c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c5a0:	f7f8 fb78 	bl	8004c94 <HAL_GetTick>
 800c5a4:	4602      	mov	r2, r0
 800c5a6:	697b      	ldr	r3, [r7, #20]
 800c5a8:	1ad3      	subs	r3, r2, r3
 800c5aa:	683a      	ldr	r2, [r7, #0]
 800c5ac:	429a      	cmp	r2, r3
 800c5ae:	d803      	bhi.n	800c5b8 <HAL_SPI_Receive+0x378>
 800c5b0:	683b      	ldr	r3, [r7, #0]
 800c5b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5b6:	d102      	bne.n	800c5be <HAL_SPI_Receive+0x37e>
 800c5b8:	683b      	ldr	r3, [r7, #0]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d114      	bne.n	800c5e8 <HAL_SPI_Receive+0x3a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c5be:	68f8      	ldr	r0, [r7, #12]
 800c5c0:	f000 fb1c 	bl	800cbfc <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	2200      	movs	r2, #0
 800c5c8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c5d2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	2201      	movs	r2, #1
 800c5e0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800c5e4:	2301      	movs	r3, #1
 800c5e6:	e019      	b.n	800c61c <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c5ee:	b29b      	uxth	r3, r3
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	f47f af7b 	bne.w	800c4ec <HAL_SPI_Receive+0x2ac>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800c5f6:	68f8      	ldr	r0, [r7, #12]
 800c5f8:	f000 fb00 	bl	800cbfc <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	2200      	movs	r2, #0
 800c600:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	2201      	movs	r2, #1
 800c608:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c612:	2b00      	cmp	r3, #0
 800c614:	d001      	beq.n	800c61a <HAL_SPI_Receive+0x3da>
  {
    return HAL_ERROR;
 800c616:	2301      	movs	r3, #1
 800c618:	e000      	b.n	800c61c <HAL_SPI_Receive+0x3dc>
  }
  return errorcode;
 800c61a:	7ffb      	ldrb	r3, [r7, #31]
}
 800c61c:	4618      	mov	r0, r3
 800c61e:	3720      	adds	r7, #32
 800c620:	46bd      	mov	sp, r7
 800c622:	bd80      	pop	{r7, pc}

0800c624 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800c624:	b580      	push	{r7, lr}
 800c626:	b08e      	sub	sp, #56	; 0x38
 800c628:	af02      	add	r7, sp, #8
 800c62a:	60f8      	str	r0, [r7, #12]
 800c62c:	60b9      	str	r1, [r7, #8]
 800c62e:	607a      	str	r2, [r7, #4]
 800c630:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c632:	2300      	movs	r3, #0
 800c634:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	3320      	adds	r3, #32
 800c63e:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	3330      	adds	r3, #48	; 0x30
 800c646:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c64e:	2b01      	cmp	r3, #1
 800c650:	d101      	bne.n	800c656 <HAL_SPI_TransmitReceive+0x32>
 800c652:	2302      	movs	r3, #2
 800c654:	e2ce      	b.n	800cbf4 <HAL_SPI_TransmitReceive+0x5d0>
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	2201      	movs	r2, #1
 800c65a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c65e:	f7f8 fb19 	bl	8004c94 <HAL_GetTick>
 800c662:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 800c664:	887b      	ldrh	r3, [r7, #2]
 800c666:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 800c668:	887b      	ldrh	r3, [r7, #2]
 800c66a:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800c672:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	685b      	ldr	r3, [r3, #4]
 800c678:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c67a:	7efb      	ldrb	r3, [r7, #27]
 800c67c:	2b01      	cmp	r3, #1
 800c67e:	d014      	beq.n	800c6aa <HAL_SPI_TransmitReceive+0x86>
 800c680:	697b      	ldr	r3, [r7, #20]
 800c682:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c686:	d106      	bne.n	800c696 <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	689b      	ldr	r3, [r3, #8]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d102      	bne.n	800c696 <HAL_SPI_TransmitReceive+0x72>
 800c690:	7efb      	ldrb	r3, [r7, #27]
 800c692:	2b04      	cmp	r3, #4
 800c694:	d009      	beq.n	800c6aa <HAL_SPI_TransmitReceive+0x86>
  {
    errorcode = HAL_BUSY;
 800c696:	2302      	movs	r3, #2
 800c698:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	2200      	movs	r2, #0
 800c6a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800c6a4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c6a8:	e2a4      	b.n	800cbf4 <HAL_SPI_TransmitReceive+0x5d0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800c6aa:	68bb      	ldr	r3, [r7, #8]
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d005      	beq.n	800c6bc <HAL_SPI_TransmitReceive+0x98>
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d002      	beq.n	800c6bc <HAL_SPI_TransmitReceive+0x98>
 800c6b6:	887b      	ldrh	r3, [r7, #2]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d109      	bne.n	800c6d0 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 800c6bc:	2301      	movs	r3, #1
 800c6be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	2200      	movs	r2, #0
 800c6c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800c6ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c6ce:	e291      	b.n	800cbf4 <HAL_SPI_TransmitReceive+0x5d0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800c6d6:	b2db      	uxtb	r3, r3
 800c6d8:	2b04      	cmp	r3, #4
 800c6da:	d003      	beq.n	800c6e4 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	2205      	movs	r2, #5
 800c6e0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	687a      	ldr	r2, [r7, #4]
 800c6f0:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	887a      	ldrh	r2, [r7, #2]
 800c6f6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	887a      	ldrh	r2, [r7, #2]
 800c6fe:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	68ba      	ldr	r2, [r7, #8]
 800c706:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	887a      	ldrh	r2, [r7, #2]
 800c70c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	887a      	ldrh	r2, [r7, #2]
 800c714:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	2200      	movs	r2, #0
 800c71c:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	2200      	movs	r2, #0
 800c722:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	685a      	ldr	r2, [r3, #4]
 800c72a:	4b9f      	ldr	r3, [pc, #636]	; (800c9a8 <HAL_SPI_TransmitReceive+0x384>)
 800c72c:	4013      	ands	r3, r2
 800c72e:	8879      	ldrh	r1, [r7, #2]
 800c730:	68fa      	ldr	r2, [r7, #12]
 800c732:	6812      	ldr	r2, [r2, #0]
 800c734:	430b      	orrs	r3, r1
 800c736:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	681a      	ldr	r2, [r3, #0]
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f042 0201 	orr.w	r2, r2, #1
 800c746:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	685b      	ldr	r3, [r3, #4]
 800c74c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c750:	d107      	bne.n	800c762 <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	681a      	ldr	r2, [r3, #0]
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c760:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	68db      	ldr	r3, [r3, #12]
 800c766:	2b0f      	cmp	r3, #15
 800c768:	d970      	bls.n	800c84c <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800c76a:	e068      	b.n	800c83e <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	695b      	ldr	r3, [r3, #20]
 800c772:	f003 0302 	and.w	r3, r3, #2
 800c776:	2b02      	cmp	r3, #2
 800c778:	d11a      	bne.n	800c7b0 <HAL_SPI_TransmitReceive+0x18c>
 800c77a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d017      	beq.n	800c7b0 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	6812      	ldr	r2, [r2, #0]
 800c78a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c790:	1d1a      	adds	r2, r3, #4
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c79c:	b29b      	uxth	r3, r3
 800c79e:	3b01      	subs	r3, #1
 800c7a0:	b29a      	uxth	r2, r3
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c7ae:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	695a      	ldr	r2, [r3, #20]
 800c7b6:	f248 0308 	movw	r3, #32776	; 0x8008
 800c7ba:	4013      	ands	r3, r2
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d01a      	beq.n	800c7f6 <HAL_SPI_TransmitReceive+0x1d2>
 800c7c0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d017      	beq.n	800c7f6 <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	681a      	ldr	r2, [r3, #0]
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c7ce:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c7d0:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c7d6:	1d1a      	adds	r2, r3, #4
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c7e2:	b29b      	uxth	r3, r3
 800c7e4:	3b01      	subs	r3, #1
 800c7e6:	b29a      	uxth	r2, r3
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c7f4:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c7f6:	f7f8 fa4d 	bl	8004c94 <HAL_GetTick>
 800c7fa:	4602      	mov	r2, r0
 800c7fc:	69fb      	ldr	r3, [r7, #28]
 800c7fe:	1ad3      	subs	r3, r2, r3
 800c800:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c802:	429a      	cmp	r2, r3
 800c804:	d803      	bhi.n	800c80e <HAL_SPI_TransmitReceive+0x1ea>
 800c806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c80c:	d102      	bne.n	800c814 <HAL_SPI_TransmitReceive+0x1f0>
 800c80e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c810:	2b00      	cmp	r3, #0
 800c812:	d114      	bne.n	800c83e <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800c814:	68f8      	ldr	r0, [r7, #12]
 800c816:	f000 f9f1 	bl	800cbfc <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	2200      	movs	r2, #0
 800c81e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c828:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	2201      	movs	r2, #1
 800c836:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800c83a:	2301      	movs	r3, #1
 800c83c:	e1da      	b.n	800cbf4 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800c83e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c840:	2b00      	cmp	r3, #0
 800c842:	d193      	bne.n	800c76c <HAL_SPI_TransmitReceive+0x148>
 800c844:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800c846:	2b00      	cmp	r3, #0
 800c848:	d190      	bne.n	800c76c <HAL_SPI_TransmitReceive+0x148>
 800c84a:	e1ac      	b.n	800cba6 <HAL_SPI_TransmitReceive+0x582>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	68db      	ldr	r3, [r3, #12]
 800c850:	2b07      	cmp	r3, #7
 800c852:	f240 81a0 	bls.w	800cb96 <HAL_SPI_TransmitReceive+0x572>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800c856:	e0a9      	b.n	800c9ac <HAL_SPI_TransmitReceive+0x388>
    {
      /* Check TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	695b      	ldr	r3, [r3, #20]
 800c85e:	f003 0302 	and.w	r3, r3, #2
 800c862:	2b02      	cmp	r3, #2
 800c864:	d139      	bne.n	800c8da <HAL_SPI_TransmitReceive+0x2b6>
 800c866:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d036      	beq.n	800c8da <HAL_SPI_TransmitReceive+0x2b6>
      {
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800c86c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c86e:	2b01      	cmp	r3, #1
 800c870:	d91c      	bls.n	800c8ac <HAL_SPI_TransmitReceive+0x288>
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c876:	2b00      	cmp	r3, #0
 800c878:	d018      	beq.n	800c8ac <HAL_SPI_TransmitReceive+0x288>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	6812      	ldr	r2, [r2, #0]
 800c884:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c88a:	1d1a      	adds	r2, r3, #4
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c896:	b29b      	uxth	r3, r3
 800c898:	3b02      	subs	r3, #2
 800c89a:	b29a      	uxth	r2, r3
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c8a8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800c8aa:	e016      	b.n	800c8da <HAL_SPI_TransmitReceive+0x2b6>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c8b0:	881a      	ldrh	r2, [r3, #0]
 800c8b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8b4:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c8ba:	1c9a      	adds	r2, r3, #2
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c8c6:	b29b      	uxth	r3, r3
 800c8c8:	3b01      	subs	r3, #1
 800c8ca:	b29a      	uxth	r2, r3
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c8d8:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Check RXWNE/FRLVL flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	695b      	ldr	r3, [r3, #20]
 800c8e0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d03a      	beq.n	800c95e <HAL_SPI_TransmitReceive+0x33a>
 800c8e8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d037      	beq.n	800c95e <HAL_SPI_TransmitReceive+0x33a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	695b      	ldr	r3, [r3, #20]
 800c8f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d018      	beq.n	800c92e <HAL_SPI_TransmitReceive+0x30a>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	681a      	ldr	r2, [r3, #0]
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c904:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c906:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c90c:	1d1a      	adds	r2, r3, #4
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c918:	b29b      	uxth	r3, r3
 800c91a:	3b02      	subs	r3, #2
 800c91c:	b29a      	uxth	r2, r3
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c92a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800c92c:	e017      	b.n	800c95e <HAL_SPI_TransmitReceive+0x33a>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c932:	6a3a      	ldr	r2, [r7, #32]
 800c934:	8812      	ldrh	r2, [r2, #0]
 800c936:	b292      	uxth	r2, r2
 800c938:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c93e:	1c9a      	adds	r2, r3, #2
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c94a:	b29b      	uxth	r3, r3
 800c94c:	3b01      	subs	r3, #1
 800c94e:	b29a      	uxth	r2, r3
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c95c:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c95e:	f7f8 f999 	bl	8004c94 <HAL_GetTick>
 800c962:	4602      	mov	r2, r0
 800c964:	69fb      	ldr	r3, [r7, #28]
 800c966:	1ad3      	subs	r3, r2, r3
 800c968:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c96a:	429a      	cmp	r2, r3
 800c96c:	d803      	bhi.n	800c976 <HAL_SPI_TransmitReceive+0x352>
 800c96e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c970:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c974:	d102      	bne.n	800c97c <HAL_SPI_TransmitReceive+0x358>
 800c976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d117      	bne.n	800c9ac <HAL_SPI_TransmitReceive+0x388>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800c97c:	68f8      	ldr	r0, [r7, #12]
 800c97e:	f000 f93d 	bl	800cbfc <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	2200      	movs	r2, #0
 800c986:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c990:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	2201      	movs	r2, #1
 800c99e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800c9a2:	2301      	movs	r3, #1
 800c9a4:	e126      	b.n	800cbf4 <HAL_SPI_TransmitReceive+0x5d0>
 800c9a6:	bf00      	nop
 800c9a8:	ffff0000 	.word	0xffff0000
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800c9ac:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	f47f af52 	bne.w	800c858 <HAL_SPI_TransmitReceive+0x234>
 800c9b4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	f47f af4e 	bne.w	800c858 <HAL_SPI_TransmitReceive+0x234>
 800c9bc:	e0f3      	b.n	800cba6 <HAL_SPI_TransmitReceive+0x582>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	695b      	ldr	r3, [r3, #20]
 800c9c4:	f003 0302 	and.w	r3, r3, #2
 800c9c8:	2b02      	cmp	r3, #2
 800c9ca:	d15a      	bne.n	800ca82 <HAL_SPI_TransmitReceive+0x45e>
 800c9cc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d057      	beq.n	800ca82 <HAL_SPI_TransmitReceive+0x45e>
      {
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800c9d2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c9d4:	2b03      	cmp	r3, #3
 800c9d6:	d91c      	bls.n	800ca12 <HAL_SPI_TransmitReceive+0x3ee>
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c9dc:	2b40      	cmp	r3, #64	; 0x40
 800c9de:	d918      	bls.n	800ca12 <HAL_SPI_TransmitReceive+0x3ee>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	6812      	ldr	r2, [r2, #0]
 800c9ea:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c9f0:	1d1a      	adds	r2, r3, #4
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c9fc:	b29b      	uxth	r3, r3
 800c9fe:	3b04      	subs	r3, #4
 800ca00:	b29a      	uxth	r2, r3
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ca0e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800ca10:	e037      	b.n	800ca82 <HAL_SPI_TransmitReceive+0x45e>
        }
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800ca12:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ca14:	2b01      	cmp	r3, #1
 800ca16:	d91b      	bls.n	800ca50 <HAL_SPI_TransmitReceive+0x42c>
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d017      	beq.n	800ca50 <HAL_SPI_TransmitReceive+0x42c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ca24:	881a      	ldrh	r2, [r3, #0]
 800ca26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca28:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ca2e:	1c9a      	adds	r2, r3, #2
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ca3a:	b29b      	uxth	r3, r3
 800ca3c:	3b02      	subs	r3, #2
 800ca3e:	b29a      	uxth	r2, r3
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ca4c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800ca4e:	e018      	b.n	800ca82 <HAL_SPI_TransmitReceive+0x45e>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	3320      	adds	r3, #32
 800ca5a:	7812      	ldrb	r2, [r2, #0]
 800ca5c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ca62:	1c5a      	adds	r2, r3, #1
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ca6e:	b29b      	uxth	r3, r3
 800ca70:	3b01      	subs	r3, #1
 800ca72:	b29a      	uxth	r2, r3
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ca80:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Wait until RXWNE/FRLVL flag is reset */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	695b      	ldr	r3, [r3, #20]
 800ca88:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d05e      	beq.n	800cb4e <HAL_SPI_TransmitReceive+0x52a>
 800ca90:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d05b      	beq.n	800cb4e <HAL_SPI_TransmitReceive+0x52a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	695b      	ldr	r3, [r3, #20]
 800ca9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d018      	beq.n	800cad6 <HAL_SPI_TransmitReceive+0x4b2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	681a      	ldr	r2, [r3, #0]
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800caac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800caae:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cab4:	1d1a      	adds	r2, r3, #4
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800cac0:	b29b      	uxth	r3, r3
 800cac2:	3b04      	subs	r3, #4
 800cac4:	b29a      	uxth	r2, r3
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800cad2:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800cad4:	e03b      	b.n	800cb4e <HAL_SPI_TransmitReceive+0x52a>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	695b      	ldr	r3, [r3, #20]
 800cadc:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 800cae0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cae4:	d918      	bls.n	800cb18 <HAL_SPI_TransmitReceive+0x4f4>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800caea:	6a3a      	ldr	r2, [r7, #32]
 800caec:	8812      	ldrh	r2, [r2, #0]
 800caee:	b292      	uxth	r2, r2
 800caf0:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800caf6:	1c9a      	adds	r2, r3, #2
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800cb02:	b29b      	uxth	r3, r3
 800cb04:	3b02      	subs	r3, #2
 800cb06:	b29a      	uxth	r2, r3
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800cb14:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800cb16:	e01a      	b.n	800cb4e <HAL_SPI_TransmitReceive+0x52a>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cb24:	7812      	ldrb	r2, [r2, #0]
 800cb26:	b2d2      	uxtb	r2, r2
 800cb28:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cb2e:	1c5a      	adds	r2, r3, #1
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800cb3a:	b29b      	uxth	r3, r3
 800cb3c:	3b01      	subs	r3, #1
 800cb3e:	b29a      	uxth	r2, r3
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800cb4c:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cb4e:	f7f8 f8a1 	bl	8004c94 <HAL_GetTick>
 800cb52:	4602      	mov	r2, r0
 800cb54:	69fb      	ldr	r3, [r7, #28]
 800cb56:	1ad3      	subs	r3, r2, r3
 800cb58:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cb5a:	429a      	cmp	r2, r3
 800cb5c:	d803      	bhi.n	800cb66 <HAL_SPI_TransmitReceive+0x542>
 800cb5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb64:	d102      	bne.n	800cb6c <HAL_SPI_TransmitReceive+0x548>
 800cb66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d114      	bne.n	800cb96 <HAL_SPI_TransmitReceive+0x572>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800cb6c:	68f8      	ldr	r0, [r7, #12]
 800cb6e:	f000 f845 	bl	800cbfc <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	2200      	movs	r2, #0
 800cb76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cb80:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	2201      	movs	r2, #1
 800cb8e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800cb92:	2301      	movs	r3, #1
 800cb94:	e02e      	b.n	800cbf4 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800cb96:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	f47f af10 	bne.w	800c9be <HAL_SPI_TransmitReceive+0x39a>
 800cb9e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	f47f af0c 	bne.w	800c9be <HAL_SPI_TransmitReceive+0x39a>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800cba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cba8:	9300      	str	r3, [sp, #0]
 800cbaa:	69fb      	ldr	r3, [r7, #28]
 800cbac:	2200      	movs	r2, #0
 800cbae:	2108      	movs	r1, #8
 800cbb0:	68f8      	ldr	r0, [r7, #12]
 800cbb2:	f000 f8c3 	bl	800cd3c <SPI_WaitOnFlagUntilTimeout>
 800cbb6:	4603      	mov	r3, r0
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d007      	beq.n	800cbcc <HAL_SPI_TransmitReceive+0x5a8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cbc2:	f043 0220 	orr.w	r2, r3, #32
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800cbcc:	68f8      	ldr	r0, [r7, #12]
 800cbce:	f000 f815 	bl	800cbfc <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	2200      	movs	r2, #0
 800cbd6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	2201      	movs	r2, #1
 800cbde:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d001      	beq.n	800cbf0 <HAL_SPI_TransmitReceive+0x5cc>
  {
    return HAL_ERROR;
 800cbec:	2301      	movs	r3, #1
 800cbee:	e001      	b.n	800cbf4 <HAL_SPI_TransmitReceive+0x5d0>
  }
  return errorcode;
 800cbf0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800cbf4:	4618      	mov	r0, r3
 800cbf6:	3730      	adds	r7, #48	; 0x30
 800cbf8:	46bd      	mov	sp, r7
 800cbfa:	bd80      	pop	{r7, pc}

0800cbfc <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800cbfc:	b480      	push	{r7}
 800cbfe:	b085      	sub	sp, #20
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	695b      	ldr	r3, [r3, #20]
 800cc0a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	699a      	ldr	r2, [r3, #24]
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	f042 0208 	orr.w	r2, r2, #8
 800cc1a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	699a      	ldr	r2, [r3, #24]
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	f042 0210 	orr.w	r2, r2, #16
 800cc2a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	681a      	ldr	r2, [r3, #0]
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	f022 0201 	bic.w	r2, r2, #1
 800cc3a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	6919      	ldr	r1, [r3, #16]
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	681a      	ldr	r2, [r3, #0]
 800cc46:	4b3c      	ldr	r3, [pc, #240]	; (800cd38 <SPI_CloseTransfer+0x13c>)
 800cc48:	400b      	ands	r3, r1
 800cc4a:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	689a      	ldr	r2, [r3, #8]
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800cc5a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800cc62:	b2db      	uxtb	r3, r3
 800cc64:	2b04      	cmp	r3, #4
 800cc66:	d014      	beq.n	800cc92 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	f003 0320 	and.w	r3, r3, #32
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d00f      	beq.n	800cc92 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cc78:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	699a      	ldr	r2, [r3, #24]
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	f042 0220 	orr.w	r2, r2, #32
 800cc90:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800cc98:	b2db      	uxtb	r3, r3
 800cc9a:	2b03      	cmp	r3, #3
 800cc9c:	d014      	beq.n	800ccc8 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d00f      	beq.n	800ccc8 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ccae:	f043 0204 	orr.w	r2, r3, #4
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	699a      	ldr	r2, [r3, #24]
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ccc6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d00f      	beq.n	800ccf2 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ccd8:	f043 0201 	orr.w	r2, r3, #1
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	699a      	ldr	r2, [r3, #24]
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ccf0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d00f      	beq.n	800cd1c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cd02:	f043 0208 	orr.w	r2, r3, #8
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	699a      	ldr	r2, [r3, #24]
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cd1a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	2200      	movs	r2, #0
 800cd20:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	2200      	movs	r2, #0
 800cd28:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800cd2c:	bf00      	nop
 800cd2e:	3714      	adds	r7, #20
 800cd30:	46bd      	mov	sp, r7
 800cd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd36:	4770      	bx	lr
 800cd38:	fffffc90 	.word	0xfffffc90

0800cd3c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800cd3c:	b580      	push	{r7, lr}
 800cd3e:	b084      	sub	sp, #16
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	60f8      	str	r0, [r7, #12]
 800cd44:	60b9      	str	r1, [r7, #8]
 800cd46:	603b      	str	r3, [r7, #0]
 800cd48:	4613      	mov	r3, r2
 800cd4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800cd4c:	e010      	b.n	800cd70 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cd4e:	f7f7 ffa1 	bl	8004c94 <HAL_GetTick>
 800cd52:	4602      	mov	r2, r0
 800cd54:	683b      	ldr	r3, [r7, #0]
 800cd56:	1ad3      	subs	r3, r2, r3
 800cd58:	69ba      	ldr	r2, [r7, #24]
 800cd5a:	429a      	cmp	r2, r3
 800cd5c:	d803      	bhi.n	800cd66 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800cd5e:	69bb      	ldr	r3, [r7, #24]
 800cd60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd64:	d102      	bne.n	800cd6c <SPI_WaitOnFlagUntilTimeout+0x30>
 800cd66:	69bb      	ldr	r3, [r7, #24]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d101      	bne.n	800cd70 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800cd6c:	2303      	movs	r3, #3
 800cd6e:	e00f      	b.n	800cd90 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	695a      	ldr	r2, [r3, #20]
 800cd76:	68bb      	ldr	r3, [r7, #8]
 800cd78:	4013      	ands	r3, r2
 800cd7a:	68ba      	ldr	r2, [r7, #8]
 800cd7c:	429a      	cmp	r2, r3
 800cd7e:	bf0c      	ite	eq
 800cd80:	2301      	moveq	r3, #1
 800cd82:	2300      	movne	r3, #0
 800cd84:	b2db      	uxtb	r3, r3
 800cd86:	461a      	mov	r2, r3
 800cd88:	79fb      	ldrb	r3, [r7, #7]
 800cd8a:	429a      	cmp	r2, r3
 800cd8c:	d0df      	beq.n	800cd4e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800cd8e:	2300      	movs	r3, #0
}
 800cd90:	4618      	mov	r0, r3
 800cd92:	3710      	adds	r7, #16
 800cd94:	46bd      	mov	sp, r7
 800cd96:	bd80      	pop	{r7, pc}

0800cd98 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800cd98:	b480      	push	{r7}
 800cd9a:	b085      	sub	sp, #20
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cda4:	095b      	lsrs	r3, r3, #5
 800cda6:	3301      	adds	r3, #1
 800cda8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	68db      	ldr	r3, [r3, #12]
 800cdae:	3301      	adds	r3, #1
 800cdb0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800cdb2:	68bb      	ldr	r3, [r7, #8]
 800cdb4:	3307      	adds	r3, #7
 800cdb6:	08db      	lsrs	r3, r3, #3
 800cdb8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800cdba:	68bb      	ldr	r3, [r7, #8]
 800cdbc:	68fa      	ldr	r2, [r7, #12]
 800cdbe:	fb02 f303 	mul.w	r3, r2, r3
}
 800cdc2:	4618      	mov	r0, r3
 800cdc4:	3714      	adds	r7, #20
 800cdc6:	46bd      	mov	sp, r7
 800cdc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdcc:	4770      	bx	lr

0800cdce <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cdce:	b580      	push	{r7, lr}
 800cdd0:	b082      	sub	sp, #8
 800cdd2:	af00      	add	r7, sp, #0
 800cdd4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d101      	bne.n	800cde0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cddc:	2301      	movs	r3, #1
 800cdde:	e049      	b.n	800ce74 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cde6:	b2db      	uxtb	r3, r3
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d106      	bne.n	800cdfa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	2200      	movs	r2, #0
 800cdf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cdf4:	6878      	ldr	r0, [r7, #4]
 800cdf6:	f000 f841 	bl	800ce7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	2202      	movs	r2, #2
 800cdfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	681a      	ldr	r2, [r3, #0]
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	3304      	adds	r3, #4
 800ce0a:	4619      	mov	r1, r3
 800ce0c:	4610      	mov	r0, r2
 800ce0e:	f000 fb5d 	bl	800d4cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	2201      	movs	r2, #1
 800ce16:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	2201      	movs	r2, #1
 800ce1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	2201      	movs	r2, #1
 800ce26:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	2201      	movs	r2, #1
 800ce2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	2201      	movs	r2, #1
 800ce36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	2201      	movs	r2, #1
 800ce3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	2201      	movs	r2, #1
 800ce46:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	2201      	movs	r2, #1
 800ce4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	2201      	movs	r2, #1
 800ce56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	2201      	movs	r2, #1
 800ce5e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	2201      	movs	r2, #1
 800ce66:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	2201      	movs	r2, #1
 800ce6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ce72:	2300      	movs	r3, #0
}
 800ce74:	4618      	mov	r0, r3
 800ce76:	3708      	adds	r7, #8
 800ce78:	46bd      	mov	sp, r7
 800ce7a:	bd80      	pop	{r7, pc}

0800ce7c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800ce7c:	b480      	push	{r7}
 800ce7e:	b083      	sub	sp, #12
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800ce84:	bf00      	nop
 800ce86:	370c      	adds	r7, #12
 800ce88:	46bd      	mov	sp, r7
 800ce8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce8e:	4770      	bx	lr

0800ce90 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ce90:	b480      	push	{r7}
 800ce92:	b085      	sub	sp, #20
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ce9e:	b2db      	uxtb	r3, r3
 800cea0:	2b01      	cmp	r3, #1
 800cea2:	d001      	beq.n	800cea8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cea4:	2301      	movs	r3, #1
 800cea6:	e04f      	b.n	800cf48 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	2202      	movs	r2, #2
 800ceac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	68da      	ldr	r2, [r3, #12]
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	f042 0201 	orr.w	r2, r2, #1
 800cebe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	4a23      	ldr	r2, [pc, #140]	; (800cf54 <HAL_TIM_Base_Start_IT+0xc4>)
 800cec6:	4293      	cmp	r3, r2
 800cec8:	d01d      	beq.n	800cf06 <HAL_TIM_Base_Start_IT+0x76>
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ced2:	d018      	beq.n	800cf06 <HAL_TIM_Base_Start_IT+0x76>
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	4a1f      	ldr	r2, [pc, #124]	; (800cf58 <HAL_TIM_Base_Start_IT+0xc8>)
 800ceda:	4293      	cmp	r3, r2
 800cedc:	d013      	beq.n	800cf06 <HAL_TIM_Base_Start_IT+0x76>
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	4a1e      	ldr	r2, [pc, #120]	; (800cf5c <HAL_TIM_Base_Start_IT+0xcc>)
 800cee4:	4293      	cmp	r3, r2
 800cee6:	d00e      	beq.n	800cf06 <HAL_TIM_Base_Start_IT+0x76>
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	4a1c      	ldr	r2, [pc, #112]	; (800cf60 <HAL_TIM_Base_Start_IT+0xd0>)
 800ceee:	4293      	cmp	r3, r2
 800cef0:	d009      	beq.n	800cf06 <HAL_TIM_Base_Start_IT+0x76>
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	4a1b      	ldr	r2, [pc, #108]	; (800cf64 <HAL_TIM_Base_Start_IT+0xd4>)
 800cef8:	4293      	cmp	r3, r2
 800cefa:	d004      	beq.n	800cf06 <HAL_TIM_Base_Start_IT+0x76>
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	4a19      	ldr	r2, [pc, #100]	; (800cf68 <HAL_TIM_Base_Start_IT+0xd8>)
 800cf02:	4293      	cmp	r3, r2
 800cf04:	d115      	bne.n	800cf32 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	689a      	ldr	r2, [r3, #8]
 800cf0c:	4b17      	ldr	r3, [pc, #92]	; (800cf6c <HAL_TIM_Base_Start_IT+0xdc>)
 800cf0e:	4013      	ands	r3, r2
 800cf10:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	2b06      	cmp	r3, #6
 800cf16:	d015      	beq.n	800cf44 <HAL_TIM_Base_Start_IT+0xb4>
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cf1e:	d011      	beq.n	800cf44 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	681a      	ldr	r2, [r3, #0]
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	f042 0201 	orr.w	r2, r2, #1
 800cf2e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf30:	e008      	b.n	800cf44 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	681a      	ldr	r2, [r3, #0]
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	f042 0201 	orr.w	r2, r2, #1
 800cf40:	601a      	str	r2, [r3, #0]
 800cf42:	e000      	b.n	800cf46 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf44:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cf46:	2300      	movs	r3, #0
}
 800cf48:	4618      	mov	r0, r3
 800cf4a:	3714      	adds	r7, #20
 800cf4c:	46bd      	mov	sp, r7
 800cf4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf52:	4770      	bx	lr
 800cf54:	40010000 	.word	0x40010000
 800cf58:	40000400 	.word	0x40000400
 800cf5c:	40000800 	.word	0x40000800
 800cf60:	40000c00 	.word	0x40000c00
 800cf64:	40010400 	.word	0x40010400
 800cf68:	40001800 	.word	0x40001800
 800cf6c:	00010007 	.word	0x00010007

0800cf70 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b082      	sub	sp, #8
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d101      	bne.n	800cf82 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800cf7e:	2301      	movs	r3, #1
 800cf80:	e049      	b.n	800d016 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cf88:	b2db      	uxtb	r3, r3
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d106      	bne.n	800cf9c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	2200      	movs	r2, #0
 800cf92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cf96:	6878      	ldr	r0, [r7, #4]
 800cf98:	f7f5 fbc8 	bl	800272c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	2202      	movs	r2, #2
 800cfa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	681a      	ldr	r2, [r3, #0]
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	3304      	adds	r3, #4
 800cfac:	4619      	mov	r1, r3
 800cfae:	4610      	mov	r0, r2
 800cfb0:	f000 fa8c 	bl	800d4cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	2201      	movs	r2, #1
 800cfb8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	2201      	movs	r2, #1
 800cfc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	2201      	movs	r2, #1
 800cfc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	2201      	movs	r2, #1
 800cfd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	2201      	movs	r2, #1
 800cfd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	2201      	movs	r2, #1
 800cfe0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	2201      	movs	r2, #1
 800cfe8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	2201      	movs	r2, #1
 800cff0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	2201      	movs	r2, #1
 800cff8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	2201      	movs	r2, #1
 800d000:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	2201      	movs	r2, #1
 800d008:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	2201      	movs	r2, #1
 800d010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d014:	2300      	movs	r3, #0
}
 800d016:	4618      	mov	r0, r3
 800d018:	3708      	adds	r7, #8
 800d01a:	46bd      	mov	sp, r7
 800d01c:	bd80      	pop	{r7, pc}

0800d01e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d01e:	b580      	push	{r7, lr}
 800d020:	b082      	sub	sp, #8
 800d022:	af00      	add	r7, sp, #0
 800d024:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	691b      	ldr	r3, [r3, #16]
 800d02c:	f003 0302 	and.w	r3, r3, #2
 800d030:	2b02      	cmp	r3, #2
 800d032:	d122      	bne.n	800d07a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	68db      	ldr	r3, [r3, #12]
 800d03a:	f003 0302 	and.w	r3, r3, #2
 800d03e:	2b02      	cmp	r3, #2
 800d040:	d11b      	bne.n	800d07a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	f06f 0202 	mvn.w	r2, #2
 800d04a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	2201      	movs	r2, #1
 800d050:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	699b      	ldr	r3, [r3, #24]
 800d058:	f003 0303 	and.w	r3, r3, #3
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d003      	beq.n	800d068 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d060:	6878      	ldr	r0, [r7, #4]
 800d062:	f000 fa15 	bl	800d490 <HAL_TIM_IC_CaptureCallback>
 800d066:	e005      	b.n	800d074 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d068:	6878      	ldr	r0, [r7, #4]
 800d06a:	f000 fa07 	bl	800d47c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d06e:	6878      	ldr	r0, [r7, #4]
 800d070:	f000 fa18 	bl	800d4a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	2200      	movs	r2, #0
 800d078:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	691b      	ldr	r3, [r3, #16]
 800d080:	f003 0304 	and.w	r3, r3, #4
 800d084:	2b04      	cmp	r3, #4
 800d086:	d122      	bne.n	800d0ce <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	68db      	ldr	r3, [r3, #12]
 800d08e:	f003 0304 	and.w	r3, r3, #4
 800d092:	2b04      	cmp	r3, #4
 800d094:	d11b      	bne.n	800d0ce <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	f06f 0204 	mvn.w	r2, #4
 800d09e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	2202      	movs	r2, #2
 800d0a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	699b      	ldr	r3, [r3, #24]
 800d0ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d003      	beq.n	800d0bc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d0b4:	6878      	ldr	r0, [r7, #4]
 800d0b6:	f000 f9eb 	bl	800d490 <HAL_TIM_IC_CaptureCallback>
 800d0ba:	e005      	b.n	800d0c8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d0bc:	6878      	ldr	r0, [r7, #4]
 800d0be:	f000 f9dd 	bl	800d47c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d0c2:	6878      	ldr	r0, [r7, #4]
 800d0c4:	f000 f9ee 	bl	800d4a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	691b      	ldr	r3, [r3, #16]
 800d0d4:	f003 0308 	and.w	r3, r3, #8
 800d0d8:	2b08      	cmp	r3, #8
 800d0da:	d122      	bne.n	800d122 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	68db      	ldr	r3, [r3, #12]
 800d0e2:	f003 0308 	and.w	r3, r3, #8
 800d0e6:	2b08      	cmp	r3, #8
 800d0e8:	d11b      	bne.n	800d122 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	f06f 0208 	mvn.w	r2, #8
 800d0f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	2204      	movs	r2, #4
 800d0f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	69db      	ldr	r3, [r3, #28]
 800d100:	f003 0303 	and.w	r3, r3, #3
 800d104:	2b00      	cmp	r3, #0
 800d106:	d003      	beq.n	800d110 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d108:	6878      	ldr	r0, [r7, #4]
 800d10a:	f000 f9c1 	bl	800d490 <HAL_TIM_IC_CaptureCallback>
 800d10e:	e005      	b.n	800d11c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d110:	6878      	ldr	r0, [r7, #4]
 800d112:	f000 f9b3 	bl	800d47c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d116:	6878      	ldr	r0, [r7, #4]
 800d118:	f000 f9c4 	bl	800d4a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	2200      	movs	r2, #0
 800d120:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	691b      	ldr	r3, [r3, #16]
 800d128:	f003 0310 	and.w	r3, r3, #16
 800d12c:	2b10      	cmp	r3, #16
 800d12e:	d122      	bne.n	800d176 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	68db      	ldr	r3, [r3, #12]
 800d136:	f003 0310 	and.w	r3, r3, #16
 800d13a:	2b10      	cmp	r3, #16
 800d13c:	d11b      	bne.n	800d176 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	f06f 0210 	mvn.w	r2, #16
 800d146:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	2208      	movs	r2, #8
 800d14c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	69db      	ldr	r3, [r3, #28]
 800d154:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d003      	beq.n	800d164 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d15c:	6878      	ldr	r0, [r7, #4]
 800d15e:	f000 f997 	bl	800d490 <HAL_TIM_IC_CaptureCallback>
 800d162:	e005      	b.n	800d170 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d164:	6878      	ldr	r0, [r7, #4]
 800d166:	f000 f989 	bl	800d47c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d16a:	6878      	ldr	r0, [r7, #4]
 800d16c:	f000 f99a 	bl	800d4a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	2200      	movs	r2, #0
 800d174:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	691b      	ldr	r3, [r3, #16]
 800d17c:	f003 0301 	and.w	r3, r3, #1
 800d180:	2b01      	cmp	r3, #1
 800d182:	d10e      	bne.n	800d1a2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	68db      	ldr	r3, [r3, #12]
 800d18a:	f003 0301 	and.w	r3, r3, #1
 800d18e:	2b01      	cmp	r3, #1
 800d190:	d107      	bne.n	800d1a2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	f06f 0201 	mvn.w	r2, #1
 800d19a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d19c:	6878      	ldr	r0, [r7, #4]
 800d19e:	f7f4 fe21 	bl	8001de4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	691b      	ldr	r3, [r3, #16]
 800d1a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d1ac:	2b80      	cmp	r3, #128	; 0x80
 800d1ae:	d10e      	bne.n	800d1ce <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	68db      	ldr	r3, [r3, #12]
 800d1b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d1ba:	2b80      	cmp	r3, #128	; 0x80
 800d1bc:	d107      	bne.n	800d1ce <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d1c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d1c8:	6878      	ldr	r0, [r7, #4]
 800d1ca:	f000 feb1 	bl	800df30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	691b      	ldr	r3, [r3, #16]
 800d1d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d1d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d1dc:	d10e      	bne.n	800d1fc <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	68db      	ldr	r3, [r3, #12]
 800d1e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d1e8:	2b80      	cmp	r3, #128	; 0x80
 800d1ea:	d107      	bne.n	800d1fc <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800d1f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d1f6:	6878      	ldr	r0, [r7, #4]
 800d1f8:	f000 fea4 	bl	800df44 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	691b      	ldr	r3, [r3, #16]
 800d202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d206:	2b40      	cmp	r3, #64	; 0x40
 800d208:	d10e      	bne.n	800d228 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	68db      	ldr	r3, [r3, #12]
 800d210:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d214:	2b40      	cmp	r3, #64	; 0x40
 800d216:	d107      	bne.n	800d228 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d222:	6878      	ldr	r0, [r7, #4]
 800d224:	f000 f948 	bl	800d4b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	691b      	ldr	r3, [r3, #16]
 800d22e:	f003 0320 	and.w	r3, r3, #32
 800d232:	2b20      	cmp	r3, #32
 800d234:	d10e      	bne.n	800d254 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	68db      	ldr	r3, [r3, #12]
 800d23c:	f003 0320 	and.w	r3, r3, #32
 800d240:	2b20      	cmp	r3, #32
 800d242:	d107      	bne.n	800d254 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	f06f 0220 	mvn.w	r2, #32
 800d24c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d24e:	6878      	ldr	r0, [r7, #4]
 800d250:	f000 fe64 	bl	800df1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d254:	bf00      	nop
 800d256:	3708      	adds	r7, #8
 800d258:	46bd      	mov	sp, r7
 800d25a:	bd80      	pop	{r7, pc}

0800d25c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d25c:	b580      	push	{r7, lr}
 800d25e:	b084      	sub	sp, #16
 800d260:	af00      	add	r7, sp, #0
 800d262:	60f8      	str	r0, [r7, #12]
 800d264:	60b9      	str	r1, [r7, #8]
 800d266:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d26e:	2b01      	cmp	r3, #1
 800d270:	d101      	bne.n	800d276 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800d272:	2302      	movs	r3, #2
 800d274:	e0fd      	b.n	800d472 <HAL_TIM_PWM_ConfigChannel+0x216>
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	2201      	movs	r2, #1
 800d27a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	2b14      	cmp	r3, #20
 800d282:	f200 80f0 	bhi.w	800d466 <HAL_TIM_PWM_ConfigChannel+0x20a>
 800d286:	a201      	add	r2, pc, #4	; (adr r2, 800d28c <HAL_TIM_PWM_ConfigChannel+0x30>)
 800d288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d28c:	0800d2e1 	.word	0x0800d2e1
 800d290:	0800d467 	.word	0x0800d467
 800d294:	0800d467 	.word	0x0800d467
 800d298:	0800d467 	.word	0x0800d467
 800d29c:	0800d321 	.word	0x0800d321
 800d2a0:	0800d467 	.word	0x0800d467
 800d2a4:	0800d467 	.word	0x0800d467
 800d2a8:	0800d467 	.word	0x0800d467
 800d2ac:	0800d363 	.word	0x0800d363
 800d2b0:	0800d467 	.word	0x0800d467
 800d2b4:	0800d467 	.word	0x0800d467
 800d2b8:	0800d467 	.word	0x0800d467
 800d2bc:	0800d3a3 	.word	0x0800d3a3
 800d2c0:	0800d467 	.word	0x0800d467
 800d2c4:	0800d467 	.word	0x0800d467
 800d2c8:	0800d467 	.word	0x0800d467
 800d2cc:	0800d3e5 	.word	0x0800d3e5
 800d2d0:	0800d467 	.word	0x0800d467
 800d2d4:	0800d467 	.word	0x0800d467
 800d2d8:	0800d467 	.word	0x0800d467
 800d2dc:	0800d425 	.word	0x0800d425
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	68b9      	ldr	r1, [r7, #8]
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	f000 f98a 	bl	800d600 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	699a      	ldr	r2, [r3, #24]
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	f042 0208 	orr.w	r2, r2, #8
 800d2fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	699a      	ldr	r2, [r3, #24]
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	f022 0204 	bic.w	r2, r2, #4
 800d30a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	6999      	ldr	r1, [r3, #24]
 800d312:	68bb      	ldr	r3, [r7, #8]
 800d314:	691a      	ldr	r2, [r3, #16]
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	430a      	orrs	r2, r1
 800d31c:	619a      	str	r2, [r3, #24]
      break;
 800d31e:	e0a3      	b.n	800d468 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	68b9      	ldr	r1, [r7, #8]
 800d326:	4618      	mov	r0, r3
 800d328:	f000 f9fa 	bl	800d720 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	699a      	ldr	r2, [r3, #24]
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d33a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	699a      	ldr	r2, [r3, #24]
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d34a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	6999      	ldr	r1, [r3, #24]
 800d352:	68bb      	ldr	r3, [r7, #8]
 800d354:	691b      	ldr	r3, [r3, #16]
 800d356:	021a      	lsls	r2, r3, #8
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	430a      	orrs	r2, r1
 800d35e:	619a      	str	r2, [r3, #24]
      break;
 800d360:	e082      	b.n	800d468 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	68b9      	ldr	r1, [r7, #8]
 800d368:	4618      	mov	r0, r3
 800d36a:	f000 fa63 	bl	800d834 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	69da      	ldr	r2, [r3, #28]
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	f042 0208 	orr.w	r2, r2, #8
 800d37c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	69da      	ldr	r2, [r3, #28]
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	f022 0204 	bic.w	r2, r2, #4
 800d38c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	69d9      	ldr	r1, [r3, #28]
 800d394:	68bb      	ldr	r3, [r7, #8]
 800d396:	691a      	ldr	r2, [r3, #16]
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	430a      	orrs	r2, r1
 800d39e:	61da      	str	r2, [r3, #28]
      break;
 800d3a0:	e062      	b.n	800d468 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	68b9      	ldr	r1, [r7, #8]
 800d3a8:	4618      	mov	r0, r3
 800d3aa:	f000 fac9 	bl	800d940 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	69da      	ldr	r2, [r3, #28]
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d3bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	69da      	ldr	r2, [r3, #28]
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d3cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	69d9      	ldr	r1, [r3, #28]
 800d3d4:	68bb      	ldr	r3, [r7, #8]
 800d3d6:	691b      	ldr	r3, [r3, #16]
 800d3d8:	021a      	lsls	r2, r3, #8
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	430a      	orrs	r2, r1
 800d3e0:	61da      	str	r2, [r3, #28]
      break;
 800d3e2:	e041      	b.n	800d468 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	68b9      	ldr	r1, [r7, #8]
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	f000 fb10 	bl	800da10 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	f042 0208 	orr.w	r2, r2, #8
 800d3fe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	f022 0204 	bic.w	r2, r2, #4
 800d40e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d416:	68bb      	ldr	r3, [r7, #8]
 800d418:	691a      	ldr	r2, [r3, #16]
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	430a      	orrs	r2, r1
 800d420:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d422:	e021      	b.n	800d468 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	68b9      	ldr	r1, [r7, #8]
 800d42a:	4618      	mov	r0, r3
 800d42c:	f000 fb52 	bl	800dad4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d43e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d44e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d456:	68bb      	ldr	r3, [r7, #8]
 800d458:	691b      	ldr	r3, [r3, #16]
 800d45a:	021a      	lsls	r2, r3, #8
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	430a      	orrs	r2, r1
 800d462:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d464:	e000      	b.n	800d468 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800d466:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	2200      	movs	r2, #0
 800d46c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d470:	2300      	movs	r3, #0
}
 800d472:	4618      	mov	r0, r3
 800d474:	3710      	adds	r7, #16
 800d476:	46bd      	mov	sp, r7
 800d478:	bd80      	pop	{r7, pc}
 800d47a:	bf00      	nop

0800d47c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d47c:	b480      	push	{r7}
 800d47e:	b083      	sub	sp, #12
 800d480:	af00      	add	r7, sp, #0
 800d482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d484:	bf00      	nop
 800d486:	370c      	adds	r7, #12
 800d488:	46bd      	mov	sp, r7
 800d48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48e:	4770      	bx	lr

0800d490 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d490:	b480      	push	{r7}
 800d492:	b083      	sub	sp, #12
 800d494:	af00      	add	r7, sp, #0
 800d496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d498:	bf00      	nop
 800d49a:	370c      	adds	r7, #12
 800d49c:	46bd      	mov	sp, r7
 800d49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a2:	4770      	bx	lr

0800d4a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d4a4:	b480      	push	{r7}
 800d4a6:	b083      	sub	sp, #12
 800d4a8:	af00      	add	r7, sp, #0
 800d4aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d4ac:	bf00      	nop
 800d4ae:	370c      	adds	r7, #12
 800d4b0:	46bd      	mov	sp, r7
 800d4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b6:	4770      	bx	lr

0800d4b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d4b8:	b480      	push	{r7}
 800d4ba:	b083      	sub	sp, #12
 800d4bc:	af00      	add	r7, sp, #0
 800d4be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d4c0:	bf00      	nop
 800d4c2:	370c      	adds	r7, #12
 800d4c4:	46bd      	mov	sp, r7
 800d4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ca:	4770      	bx	lr

0800d4cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d4cc:	b480      	push	{r7}
 800d4ce:	b085      	sub	sp, #20
 800d4d0:	af00      	add	r7, sp, #0
 800d4d2:	6078      	str	r0, [r7, #4]
 800d4d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	4a40      	ldr	r2, [pc, #256]	; (800d5e0 <TIM_Base_SetConfig+0x114>)
 800d4e0:	4293      	cmp	r3, r2
 800d4e2:	d013      	beq.n	800d50c <TIM_Base_SetConfig+0x40>
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d4ea:	d00f      	beq.n	800d50c <TIM_Base_SetConfig+0x40>
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	4a3d      	ldr	r2, [pc, #244]	; (800d5e4 <TIM_Base_SetConfig+0x118>)
 800d4f0:	4293      	cmp	r3, r2
 800d4f2:	d00b      	beq.n	800d50c <TIM_Base_SetConfig+0x40>
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	4a3c      	ldr	r2, [pc, #240]	; (800d5e8 <TIM_Base_SetConfig+0x11c>)
 800d4f8:	4293      	cmp	r3, r2
 800d4fa:	d007      	beq.n	800d50c <TIM_Base_SetConfig+0x40>
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	4a3b      	ldr	r2, [pc, #236]	; (800d5ec <TIM_Base_SetConfig+0x120>)
 800d500:	4293      	cmp	r3, r2
 800d502:	d003      	beq.n	800d50c <TIM_Base_SetConfig+0x40>
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	4a3a      	ldr	r2, [pc, #232]	; (800d5f0 <TIM_Base_SetConfig+0x124>)
 800d508:	4293      	cmp	r3, r2
 800d50a:	d108      	bne.n	800d51e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d512:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d514:	683b      	ldr	r3, [r7, #0]
 800d516:	685b      	ldr	r3, [r3, #4]
 800d518:	68fa      	ldr	r2, [r7, #12]
 800d51a:	4313      	orrs	r3, r2
 800d51c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	4a2f      	ldr	r2, [pc, #188]	; (800d5e0 <TIM_Base_SetConfig+0x114>)
 800d522:	4293      	cmp	r3, r2
 800d524:	d01f      	beq.n	800d566 <TIM_Base_SetConfig+0x9a>
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d52c:	d01b      	beq.n	800d566 <TIM_Base_SetConfig+0x9a>
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	4a2c      	ldr	r2, [pc, #176]	; (800d5e4 <TIM_Base_SetConfig+0x118>)
 800d532:	4293      	cmp	r3, r2
 800d534:	d017      	beq.n	800d566 <TIM_Base_SetConfig+0x9a>
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	4a2b      	ldr	r2, [pc, #172]	; (800d5e8 <TIM_Base_SetConfig+0x11c>)
 800d53a:	4293      	cmp	r3, r2
 800d53c:	d013      	beq.n	800d566 <TIM_Base_SetConfig+0x9a>
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	4a2a      	ldr	r2, [pc, #168]	; (800d5ec <TIM_Base_SetConfig+0x120>)
 800d542:	4293      	cmp	r3, r2
 800d544:	d00f      	beq.n	800d566 <TIM_Base_SetConfig+0x9a>
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	4a29      	ldr	r2, [pc, #164]	; (800d5f0 <TIM_Base_SetConfig+0x124>)
 800d54a:	4293      	cmp	r3, r2
 800d54c:	d00b      	beq.n	800d566 <TIM_Base_SetConfig+0x9a>
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	4a28      	ldr	r2, [pc, #160]	; (800d5f4 <TIM_Base_SetConfig+0x128>)
 800d552:	4293      	cmp	r3, r2
 800d554:	d007      	beq.n	800d566 <TIM_Base_SetConfig+0x9a>
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	4a27      	ldr	r2, [pc, #156]	; (800d5f8 <TIM_Base_SetConfig+0x12c>)
 800d55a:	4293      	cmp	r3, r2
 800d55c:	d003      	beq.n	800d566 <TIM_Base_SetConfig+0x9a>
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	4a26      	ldr	r2, [pc, #152]	; (800d5fc <TIM_Base_SetConfig+0x130>)
 800d562:	4293      	cmp	r3, r2
 800d564:	d108      	bne.n	800d578 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d56c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d56e:	683b      	ldr	r3, [r7, #0]
 800d570:	68db      	ldr	r3, [r3, #12]
 800d572:	68fa      	ldr	r2, [r7, #12]
 800d574:	4313      	orrs	r3, r2
 800d576:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d57e:	683b      	ldr	r3, [r7, #0]
 800d580:	695b      	ldr	r3, [r3, #20]
 800d582:	4313      	orrs	r3, r2
 800d584:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	68fa      	ldr	r2, [r7, #12]
 800d58a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d58c:	683b      	ldr	r3, [r7, #0]
 800d58e:	689a      	ldr	r2, [r3, #8]
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d594:	683b      	ldr	r3, [r7, #0]
 800d596:	681a      	ldr	r2, [r3, #0]
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	4a10      	ldr	r2, [pc, #64]	; (800d5e0 <TIM_Base_SetConfig+0x114>)
 800d5a0:	4293      	cmp	r3, r2
 800d5a2:	d00f      	beq.n	800d5c4 <TIM_Base_SetConfig+0xf8>
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	4a12      	ldr	r2, [pc, #72]	; (800d5f0 <TIM_Base_SetConfig+0x124>)
 800d5a8:	4293      	cmp	r3, r2
 800d5aa:	d00b      	beq.n	800d5c4 <TIM_Base_SetConfig+0xf8>
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	4a11      	ldr	r2, [pc, #68]	; (800d5f4 <TIM_Base_SetConfig+0x128>)
 800d5b0:	4293      	cmp	r3, r2
 800d5b2:	d007      	beq.n	800d5c4 <TIM_Base_SetConfig+0xf8>
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	4a10      	ldr	r2, [pc, #64]	; (800d5f8 <TIM_Base_SetConfig+0x12c>)
 800d5b8:	4293      	cmp	r3, r2
 800d5ba:	d003      	beq.n	800d5c4 <TIM_Base_SetConfig+0xf8>
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	4a0f      	ldr	r2, [pc, #60]	; (800d5fc <TIM_Base_SetConfig+0x130>)
 800d5c0:	4293      	cmp	r3, r2
 800d5c2:	d103      	bne.n	800d5cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d5c4:	683b      	ldr	r3, [r7, #0]
 800d5c6:	691a      	ldr	r2, [r3, #16]
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	2201      	movs	r2, #1
 800d5d0:	615a      	str	r2, [r3, #20]
}
 800d5d2:	bf00      	nop
 800d5d4:	3714      	adds	r7, #20
 800d5d6:	46bd      	mov	sp, r7
 800d5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5dc:	4770      	bx	lr
 800d5de:	bf00      	nop
 800d5e0:	40010000 	.word	0x40010000
 800d5e4:	40000400 	.word	0x40000400
 800d5e8:	40000800 	.word	0x40000800
 800d5ec:	40000c00 	.word	0x40000c00
 800d5f0:	40010400 	.word	0x40010400
 800d5f4:	40014000 	.word	0x40014000
 800d5f8:	40014400 	.word	0x40014400
 800d5fc:	40014800 	.word	0x40014800

0800d600 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d600:	b480      	push	{r7}
 800d602:	b087      	sub	sp, #28
 800d604:	af00      	add	r7, sp, #0
 800d606:	6078      	str	r0, [r7, #4]
 800d608:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	6a1b      	ldr	r3, [r3, #32]
 800d60e:	f023 0201 	bic.w	r2, r3, #1
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	6a1b      	ldr	r3, [r3, #32]
 800d61a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	685b      	ldr	r3, [r3, #4]
 800d620:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	699b      	ldr	r3, [r3, #24]
 800d626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d628:	68fa      	ldr	r2, [r7, #12]
 800d62a:	4b37      	ldr	r3, [pc, #220]	; (800d708 <TIM_OC1_SetConfig+0x108>)
 800d62c:	4013      	ands	r3, r2
 800d62e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	f023 0303 	bic.w	r3, r3, #3
 800d636:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d638:	683b      	ldr	r3, [r7, #0]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	68fa      	ldr	r2, [r7, #12]
 800d63e:	4313      	orrs	r3, r2
 800d640:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d642:	697b      	ldr	r3, [r7, #20]
 800d644:	f023 0302 	bic.w	r3, r3, #2
 800d648:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d64a:	683b      	ldr	r3, [r7, #0]
 800d64c:	689b      	ldr	r3, [r3, #8]
 800d64e:	697a      	ldr	r2, [r7, #20]
 800d650:	4313      	orrs	r3, r2
 800d652:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	4a2d      	ldr	r2, [pc, #180]	; (800d70c <TIM_OC1_SetConfig+0x10c>)
 800d658:	4293      	cmp	r3, r2
 800d65a:	d00f      	beq.n	800d67c <TIM_OC1_SetConfig+0x7c>
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	4a2c      	ldr	r2, [pc, #176]	; (800d710 <TIM_OC1_SetConfig+0x110>)
 800d660:	4293      	cmp	r3, r2
 800d662:	d00b      	beq.n	800d67c <TIM_OC1_SetConfig+0x7c>
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	4a2b      	ldr	r2, [pc, #172]	; (800d714 <TIM_OC1_SetConfig+0x114>)
 800d668:	4293      	cmp	r3, r2
 800d66a:	d007      	beq.n	800d67c <TIM_OC1_SetConfig+0x7c>
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	4a2a      	ldr	r2, [pc, #168]	; (800d718 <TIM_OC1_SetConfig+0x118>)
 800d670:	4293      	cmp	r3, r2
 800d672:	d003      	beq.n	800d67c <TIM_OC1_SetConfig+0x7c>
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	4a29      	ldr	r2, [pc, #164]	; (800d71c <TIM_OC1_SetConfig+0x11c>)
 800d678:	4293      	cmp	r3, r2
 800d67a:	d10c      	bne.n	800d696 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d67c:	697b      	ldr	r3, [r7, #20]
 800d67e:	f023 0308 	bic.w	r3, r3, #8
 800d682:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d684:	683b      	ldr	r3, [r7, #0]
 800d686:	68db      	ldr	r3, [r3, #12]
 800d688:	697a      	ldr	r2, [r7, #20]
 800d68a:	4313      	orrs	r3, r2
 800d68c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d68e:	697b      	ldr	r3, [r7, #20]
 800d690:	f023 0304 	bic.w	r3, r3, #4
 800d694:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	4a1c      	ldr	r2, [pc, #112]	; (800d70c <TIM_OC1_SetConfig+0x10c>)
 800d69a:	4293      	cmp	r3, r2
 800d69c:	d00f      	beq.n	800d6be <TIM_OC1_SetConfig+0xbe>
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	4a1b      	ldr	r2, [pc, #108]	; (800d710 <TIM_OC1_SetConfig+0x110>)
 800d6a2:	4293      	cmp	r3, r2
 800d6a4:	d00b      	beq.n	800d6be <TIM_OC1_SetConfig+0xbe>
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	4a1a      	ldr	r2, [pc, #104]	; (800d714 <TIM_OC1_SetConfig+0x114>)
 800d6aa:	4293      	cmp	r3, r2
 800d6ac:	d007      	beq.n	800d6be <TIM_OC1_SetConfig+0xbe>
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	4a19      	ldr	r2, [pc, #100]	; (800d718 <TIM_OC1_SetConfig+0x118>)
 800d6b2:	4293      	cmp	r3, r2
 800d6b4:	d003      	beq.n	800d6be <TIM_OC1_SetConfig+0xbe>
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	4a18      	ldr	r2, [pc, #96]	; (800d71c <TIM_OC1_SetConfig+0x11c>)
 800d6ba:	4293      	cmp	r3, r2
 800d6bc:	d111      	bne.n	800d6e2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d6be:	693b      	ldr	r3, [r7, #16]
 800d6c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d6c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d6c6:	693b      	ldr	r3, [r7, #16]
 800d6c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d6cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d6ce:	683b      	ldr	r3, [r7, #0]
 800d6d0:	695b      	ldr	r3, [r3, #20]
 800d6d2:	693a      	ldr	r2, [r7, #16]
 800d6d4:	4313      	orrs	r3, r2
 800d6d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d6d8:	683b      	ldr	r3, [r7, #0]
 800d6da:	699b      	ldr	r3, [r3, #24]
 800d6dc:	693a      	ldr	r2, [r7, #16]
 800d6de:	4313      	orrs	r3, r2
 800d6e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	693a      	ldr	r2, [r7, #16]
 800d6e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	68fa      	ldr	r2, [r7, #12]
 800d6ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d6ee:	683b      	ldr	r3, [r7, #0]
 800d6f0:	685a      	ldr	r2, [r3, #4]
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	697a      	ldr	r2, [r7, #20]
 800d6fa:	621a      	str	r2, [r3, #32]
}
 800d6fc:	bf00      	nop
 800d6fe:	371c      	adds	r7, #28
 800d700:	46bd      	mov	sp, r7
 800d702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d706:	4770      	bx	lr
 800d708:	fffeff8f 	.word	0xfffeff8f
 800d70c:	40010000 	.word	0x40010000
 800d710:	40010400 	.word	0x40010400
 800d714:	40014000 	.word	0x40014000
 800d718:	40014400 	.word	0x40014400
 800d71c:	40014800 	.word	0x40014800

0800d720 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d720:	b480      	push	{r7}
 800d722:	b087      	sub	sp, #28
 800d724:	af00      	add	r7, sp, #0
 800d726:	6078      	str	r0, [r7, #4]
 800d728:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	6a1b      	ldr	r3, [r3, #32]
 800d72e:	f023 0210 	bic.w	r2, r3, #16
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	6a1b      	ldr	r3, [r3, #32]
 800d73a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	685b      	ldr	r3, [r3, #4]
 800d740:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	699b      	ldr	r3, [r3, #24]
 800d746:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d748:	68fa      	ldr	r2, [r7, #12]
 800d74a:	4b34      	ldr	r3, [pc, #208]	; (800d81c <TIM_OC2_SetConfig+0xfc>)
 800d74c:	4013      	ands	r3, r2
 800d74e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d756:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d758:	683b      	ldr	r3, [r7, #0]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	021b      	lsls	r3, r3, #8
 800d75e:	68fa      	ldr	r2, [r7, #12]
 800d760:	4313      	orrs	r3, r2
 800d762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d764:	697b      	ldr	r3, [r7, #20]
 800d766:	f023 0320 	bic.w	r3, r3, #32
 800d76a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d76c:	683b      	ldr	r3, [r7, #0]
 800d76e:	689b      	ldr	r3, [r3, #8]
 800d770:	011b      	lsls	r3, r3, #4
 800d772:	697a      	ldr	r2, [r7, #20]
 800d774:	4313      	orrs	r3, r2
 800d776:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	4a29      	ldr	r2, [pc, #164]	; (800d820 <TIM_OC2_SetConfig+0x100>)
 800d77c:	4293      	cmp	r3, r2
 800d77e:	d003      	beq.n	800d788 <TIM_OC2_SetConfig+0x68>
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	4a28      	ldr	r2, [pc, #160]	; (800d824 <TIM_OC2_SetConfig+0x104>)
 800d784:	4293      	cmp	r3, r2
 800d786:	d10d      	bne.n	800d7a4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d788:	697b      	ldr	r3, [r7, #20]
 800d78a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d78e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d790:	683b      	ldr	r3, [r7, #0]
 800d792:	68db      	ldr	r3, [r3, #12]
 800d794:	011b      	lsls	r3, r3, #4
 800d796:	697a      	ldr	r2, [r7, #20]
 800d798:	4313      	orrs	r3, r2
 800d79a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d79c:	697b      	ldr	r3, [r7, #20]
 800d79e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d7a2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	4a1e      	ldr	r2, [pc, #120]	; (800d820 <TIM_OC2_SetConfig+0x100>)
 800d7a8:	4293      	cmp	r3, r2
 800d7aa:	d00f      	beq.n	800d7cc <TIM_OC2_SetConfig+0xac>
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	4a1d      	ldr	r2, [pc, #116]	; (800d824 <TIM_OC2_SetConfig+0x104>)
 800d7b0:	4293      	cmp	r3, r2
 800d7b2:	d00b      	beq.n	800d7cc <TIM_OC2_SetConfig+0xac>
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	4a1c      	ldr	r2, [pc, #112]	; (800d828 <TIM_OC2_SetConfig+0x108>)
 800d7b8:	4293      	cmp	r3, r2
 800d7ba:	d007      	beq.n	800d7cc <TIM_OC2_SetConfig+0xac>
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	4a1b      	ldr	r2, [pc, #108]	; (800d82c <TIM_OC2_SetConfig+0x10c>)
 800d7c0:	4293      	cmp	r3, r2
 800d7c2:	d003      	beq.n	800d7cc <TIM_OC2_SetConfig+0xac>
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	4a1a      	ldr	r2, [pc, #104]	; (800d830 <TIM_OC2_SetConfig+0x110>)
 800d7c8:	4293      	cmp	r3, r2
 800d7ca:	d113      	bne.n	800d7f4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d7cc:	693b      	ldr	r3, [r7, #16]
 800d7ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d7d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d7d4:	693b      	ldr	r3, [r7, #16]
 800d7d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d7da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d7dc:	683b      	ldr	r3, [r7, #0]
 800d7de:	695b      	ldr	r3, [r3, #20]
 800d7e0:	009b      	lsls	r3, r3, #2
 800d7e2:	693a      	ldr	r2, [r7, #16]
 800d7e4:	4313      	orrs	r3, r2
 800d7e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d7e8:	683b      	ldr	r3, [r7, #0]
 800d7ea:	699b      	ldr	r3, [r3, #24]
 800d7ec:	009b      	lsls	r3, r3, #2
 800d7ee:	693a      	ldr	r2, [r7, #16]
 800d7f0:	4313      	orrs	r3, r2
 800d7f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	693a      	ldr	r2, [r7, #16]
 800d7f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	68fa      	ldr	r2, [r7, #12]
 800d7fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d800:	683b      	ldr	r3, [r7, #0]
 800d802:	685a      	ldr	r2, [r3, #4]
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	697a      	ldr	r2, [r7, #20]
 800d80c:	621a      	str	r2, [r3, #32]
}
 800d80e:	bf00      	nop
 800d810:	371c      	adds	r7, #28
 800d812:	46bd      	mov	sp, r7
 800d814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d818:	4770      	bx	lr
 800d81a:	bf00      	nop
 800d81c:	feff8fff 	.word	0xfeff8fff
 800d820:	40010000 	.word	0x40010000
 800d824:	40010400 	.word	0x40010400
 800d828:	40014000 	.word	0x40014000
 800d82c:	40014400 	.word	0x40014400
 800d830:	40014800 	.word	0x40014800

0800d834 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d834:	b480      	push	{r7}
 800d836:	b087      	sub	sp, #28
 800d838:	af00      	add	r7, sp, #0
 800d83a:	6078      	str	r0, [r7, #4]
 800d83c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	6a1b      	ldr	r3, [r3, #32]
 800d842:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	6a1b      	ldr	r3, [r3, #32]
 800d84e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	685b      	ldr	r3, [r3, #4]
 800d854:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	69db      	ldr	r3, [r3, #28]
 800d85a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d862:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	f023 0303 	bic.w	r3, r3, #3
 800d86a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d86c:	683b      	ldr	r3, [r7, #0]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	68fa      	ldr	r2, [r7, #12]
 800d872:	4313      	orrs	r3, r2
 800d874:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d876:	697b      	ldr	r3, [r7, #20]
 800d878:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d87c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d87e:	683b      	ldr	r3, [r7, #0]
 800d880:	689b      	ldr	r3, [r3, #8]
 800d882:	021b      	lsls	r3, r3, #8
 800d884:	697a      	ldr	r2, [r7, #20]
 800d886:	4313      	orrs	r3, r2
 800d888:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	4a27      	ldr	r2, [pc, #156]	; (800d92c <TIM_OC3_SetConfig+0xf8>)
 800d88e:	4293      	cmp	r3, r2
 800d890:	d003      	beq.n	800d89a <TIM_OC3_SetConfig+0x66>
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	4a26      	ldr	r2, [pc, #152]	; (800d930 <TIM_OC3_SetConfig+0xfc>)
 800d896:	4293      	cmp	r3, r2
 800d898:	d10d      	bne.n	800d8b6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d89a:	697b      	ldr	r3, [r7, #20]
 800d89c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d8a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d8a2:	683b      	ldr	r3, [r7, #0]
 800d8a4:	68db      	ldr	r3, [r3, #12]
 800d8a6:	021b      	lsls	r3, r3, #8
 800d8a8:	697a      	ldr	r2, [r7, #20]
 800d8aa:	4313      	orrs	r3, r2
 800d8ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d8ae:	697b      	ldr	r3, [r7, #20]
 800d8b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d8b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	4a1c      	ldr	r2, [pc, #112]	; (800d92c <TIM_OC3_SetConfig+0xf8>)
 800d8ba:	4293      	cmp	r3, r2
 800d8bc:	d00f      	beq.n	800d8de <TIM_OC3_SetConfig+0xaa>
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	4a1b      	ldr	r2, [pc, #108]	; (800d930 <TIM_OC3_SetConfig+0xfc>)
 800d8c2:	4293      	cmp	r3, r2
 800d8c4:	d00b      	beq.n	800d8de <TIM_OC3_SetConfig+0xaa>
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	4a1a      	ldr	r2, [pc, #104]	; (800d934 <TIM_OC3_SetConfig+0x100>)
 800d8ca:	4293      	cmp	r3, r2
 800d8cc:	d007      	beq.n	800d8de <TIM_OC3_SetConfig+0xaa>
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	4a19      	ldr	r2, [pc, #100]	; (800d938 <TIM_OC3_SetConfig+0x104>)
 800d8d2:	4293      	cmp	r3, r2
 800d8d4:	d003      	beq.n	800d8de <TIM_OC3_SetConfig+0xaa>
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	4a18      	ldr	r2, [pc, #96]	; (800d93c <TIM_OC3_SetConfig+0x108>)
 800d8da:	4293      	cmp	r3, r2
 800d8dc:	d113      	bne.n	800d906 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d8de:	693b      	ldr	r3, [r7, #16]
 800d8e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d8e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d8e6:	693b      	ldr	r3, [r7, #16]
 800d8e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d8ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d8ee:	683b      	ldr	r3, [r7, #0]
 800d8f0:	695b      	ldr	r3, [r3, #20]
 800d8f2:	011b      	lsls	r3, r3, #4
 800d8f4:	693a      	ldr	r2, [r7, #16]
 800d8f6:	4313      	orrs	r3, r2
 800d8f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d8fa:	683b      	ldr	r3, [r7, #0]
 800d8fc:	699b      	ldr	r3, [r3, #24]
 800d8fe:	011b      	lsls	r3, r3, #4
 800d900:	693a      	ldr	r2, [r7, #16]
 800d902:	4313      	orrs	r3, r2
 800d904:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	693a      	ldr	r2, [r7, #16]
 800d90a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	68fa      	ldr	r2, [r7, #12]
 800d910:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d912:	683b      	ldr	r3, [r7, #0]
 800d914:	685a      	ldr	r2, [r3, #4]
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	697a      	ldr	r2, [r7, #20]
 800d91e:	621a      	str	r2, [r3, #32]
}
 800d920:	bf00      	nop
 800d922:	371c      	adds	r7, #28
 800d924:	46bd      	mov	sp, r7
 800d926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d92a:	4770      	bx	lr
 800d92c:	40010000 	.word	0x40010000
 800d930:	40010400 	.word	0x40010400
 800d934:	40014000 	.word	0x40014000
 800d938:	40014400 	.word	0x40014400
 800d93c:	40014800 	.word	0x40014800

0800d940 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d940:	b480      	push	{r7}
 800d942:	b087      	sub	sp, #28
 800d944:	af00      	add	r7, sp, #0
 800d946:	6078      	str	r0, [r7, #4]
 800d948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	6a1b      	ldr	r3, [r3, #32]
 800d94e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	6a1b      	ldr	r3, [r3, #32]
 800d95a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	685b      	ldr	r3, [r3, #4]
 800d960:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	69db      	ldr	r3, [r3, #28]
 800d966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d96e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d976:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d978:	683b      	ldr	r3, [r7, #0]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	021b      	lsls	r3, r3, #8
 800d97e:	68fa      	ldr	r2, [r7, #12]
 800d980:	4313      	orrs	r3, r2
 800d982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d984:	693b      	ldr	r3, [r7, #16]
 800d986:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d98a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d98c:	683b      	ldr	r3, [r7, #0]
 800d98e:	689b      	ldr	r3, [r3, #8]
 800d990:	031b      	lsls	r3, r3, #12
 800d992:	693a      	ldr	r2, [r7, #16]
 800d994:	4313      	orrs	r3, r2
 800d996:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	4a18      	ldr	r2, [pc, #96]	; (800d9fc <TIM_OC4_SetConfig+0xbc>)
 800d99c:	4293      	cmp	r3, r2
 800d99e:	d00f      	beq.n	800d9c0 <TIM_OC4_SetConfig+0x80>
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	4a17      	ldr	r2, [pc, #92]	; (800da00 <TIM_OC4_SetConfig+0xc0>)
 800d9a4:	4293      	cmp	r3, r2
 800d9a6:	d00b      	beq.n	800d9c0 <TIM_OC4_SetConfig+0x80>
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	4a16      	ldr	r2, [pc, #88]	; (800da04 <TIM_OC4_SetConfig+0xc4>)
 800d9ac:	4293      	cmp	r3, r2
 800d9ae:	d007      	beq.n	800d9c0 <TIM_OC4_SetConfig+0x80>
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	4a15      	ldr	r2, [pc, #84]	; (800da08 <TIM_OC4_SetConfig+0xc8>)
 800d9b4:	4293      	cmp	r3, r2
 800d9b6:	d003      	beq.n	800d9c0 <TIM_OC4_SetConfig+0x80>
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	4a14      	ldr	r2, [pc, #80]	; (800da0c <TIM_OC4_SetConfig+0xcc>)
 800d9bc:	4293      	cmp	r3, r2
 800d9be:	d109      	bne.n	800d9d4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d9c0:	697b      	ldr	r3, [r7, #20]
 800d9c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d9c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d9c8:	683b      	ldr	r3, [r7, #0]
 800d9ca:	695b      	ldr	r3, [r3, #20]
 800d9cc:	019b      	lsls	r3, r3, #6
 800d9ce:	697a      	ldr	r2, [r7, #20]
 800d9d0:	4313      	orrs	r3, r2
 800d9d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	697a      	ldr	r2, [r7, #20]
 800d9d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	68fa      	ldr	r2, [r7, #12]
 800d9de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d9e0:	683b      	ldr	r3, [r7, #0]
 800d9e2:	685a      	ldr	r2, [r3, #4]
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	693a      	ldr	r2, [r7, #16]
 800d9ec:	621a      	str	r2, [r3, #32]
}
 800d9ee:	bf00      	nop
 800d9f0:	371c      	adds	r7, #28
 800d9f2:	46bd      	mov	sp, r7
 800d9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f8:	4770      	bx	lr
 800d9fa:	bf00      	nop
 800d9fc:	40010000 	.word	0x40010000
 800da00:	40010400 	.word	0x40010400
 800da04:	40014000 	.word	0x40014000
 800da08:	40014400 	.word	0x40014400
 800da0c:	40014800 	.word	0x40014800

0800da10 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800da10:	b480      	push	{r7}
 800da12:	b087      	sub	sp, #28
 800da14:	af00      	add	r7, sp, #0
 800da16:	6078      	str	r0, [r7, #4]
 800da18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	6a1b      	ldr	r3, [r3, #32]
 800da1e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	6a1b      	ldr	r3, [r3, #32]
 800da2a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	685b      	ldr	r3, [r3, #4]
 800da30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800da36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800da3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800da40:	683b      	ldr	r3, [r7, #0]
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	68fa      	ldr	r2, [r7, #12]
 800da46:	4313      	orrs	r3, r2
 800da48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800da4a:	693b      	ldr	r3, [r7, #16]
 800da4c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800da50:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800da52:	683b      	ldr	r3, [r7, #0]
 800da54:	689b      	ldr	r3, [r3, #8]
 800da56:	041b      	lsls	r3, r3, #16
 800da58:	693a      	ldr	r2, [r7, #16]
 800da5a:	4313      	orrs	r3, r2
 800da5c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	4a17      	ldr	r2, [pc, #92]	; (800dac0 <TIM_OC5_SetConfig+0xb0>)
 800da62:	4293      	cmp	r3, r2
 800da64:	d00f      	beq.n	800da86 <TIM_OC5_SetConfig+0x76>
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	4a16      	ldr	r2, [pc, #88]	; (800dac4 <TIM_OC5_SetConfig+0xb4>)
 800da6a:	4293      	cmp	r3, r2
 800da6c:	d00b      	beq.n	800da86 <TIM_OC5_SetConfig+0x76>
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	4a15      	ldr	r2, [pc, #84]	; (800dac8 <TIM_OC5_SetConfig+0xb8>)
 800da72:	4293      	cmp	r3, r2
 800da74:	d007      	beq.n	800da86 <TIM_OC5_SetConfig+0x76>
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	4a14      	ldr	r2, [pc, #80]	; (800dacc <TIM_OC5_SetConfig+0xbc>)
 800da7a:	4293      	cmp	r3, r2
 800da7c:	d003      	beq.n	800da86 <TIM_OC5_SetConfig+0x76>
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	4a13      	ldr	r2, [pc, #76]	; (800dad0 <TIM_OC5_SetConfig+0xc0>)
 800da82:	4293      	cmp	r3, r2
 800da84:	d109      	bne.n	800da9a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800da86:	697b      	ldr	r3, [r7, #20]
 800da88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800da8c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800da8e:	683b      	ldr	r3, [r7, #0]
 800da90:	695b      	ldr	r3, [r3, #20]
 800da92:	021b      	lsls	r3, r3, #8
 800da94:	697a      	ldr	r2, [r7, #20]
 800da96:	4313      	orrs	r3, r2
 800da98:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	697a      	ldr	r2, [r7, #20]
 800da9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	68fa      	ldr	r2, [r7, #12]
 800daa4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800daa6:	683b      	ldr	r3, [r7, #0]
 800daa8:	685a      	ldr	r2, [r3, #4]
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	693a      	ldr	r2, [r7, #16]
 800dab2:	621a      	str	r2, [r3, #32]
}
 800dab4:	bf00      	nop
 800dab6:	371c      	adds	r7, #28
 800dab8:	46bd      	mov	sp, r7
 800daba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dabe:	4770      	bx	lr
 800dac0:	40010000 	.word	0x40010000
 800dac4:	40010400 	.word	0x40010400
 800dac8:	40014000 	.word	0x40014000
 800dacc:	40014400 	.word	0x40014400
 800dad0:	40014800 	.word	0x40014800

0800dad4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800dad4:	b480      	push	{r7}
 800dad6:	b087      	sub	sp, #28
 800dad8:	af00      	add	r7, sp, #0
 800dada:	6078      	str	r0, [r7, #4]
 800dadc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	6a1b      	ldr	r3, [r3, #32]
 800dae2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	6a1b      	ldr	r3, [r3, #32]
 800daee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	685b      	ldr	r3, [r3, #4]
 800daf4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dafa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800db02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800db04:	683b      	ldr	r3, [r7, #0]
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	021b      	lsls	r3, r3, #8
 800db0a:	68fa      	ldr	r2, [r7, #12]
 800db0c:	4313      	orrs	r3, r2
 800db0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800db10:	693b      	ldr	r3, [r7, #16]
 800db12:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800db16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800db18:	683b      	ldr	r3, [r7, #0]
 800db1a:	689b      	ldr	r3, [r3, #8]
 800db1c:	051b      	lsls	r3, r3, #20
 800db1e:	693a      	ldr	r2, [r7, #16]
 800db20:	4313      	orrs	r3, r2
 800db22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	4a18      	ldr	r2, [pc, #96]	; (800db88 <TIM_OC6_SetConfig+0xb4>)
 800db28:	4293      	cmp	r3, r2
 800db2a:	d00f      	beq.n	800db4c <TIM_OC6_SetConfig+0x78>
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	4a17      	ldr	r2, [pc, #92]	; (800db8c <TIM_OC6_SetConfig+0xb8>)
 800db30:	4293      	cmp	r3, r2
 800db32:	d00b      	beq.n	800db4c <TIM_OC6_SetConfig+0x78>
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	4a16      	ldr	r2, [pc, #88]	; (800db90 <TIM_OC6_SetConfig+0xbc>)
 800db38:	4293      	cmp	r3, r2
 800db3a:	d007      	beq.n	800db4c <TIM_OC6_SetConfig+0x78>
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	4a15      	ldr	r2, [pc, #84]	; (800db94 <TIM_OC6_SetConfig+0xc0>)
 800db40:	4293      	cmp	r3, r2
 800db42:	d003      	beq.n	800db4c <TIM_OC6_SetConfig+0x78>
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	4a14      	ldr	r2, [pc, #80]	; (800db98 <TIM_OC6_SetConfig+0xc4>)
 800db48:	4293      	cmp	r3, r2
 800db4a:	d109      	bne.n	800db60 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800db4c:	697b      	ldr	r3, [r7, #20]
 800db4e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800db52:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800db54:	683b      	ldr	r3, [r7, #0]
 800db56:	695b      	ldr	r3, [r3, #20]
 800db58:	029b      	lsls	r3, r3, #10
 800db5a:	697a      	ldr	r2, [r7, #20]
 800db5c:	4313      	orrs	r3, r2
 800db5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	697a      	ldr	r2, [r7, #20]
 800db64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	68fa      	ldr	r2, [r7, #12]
 800db6a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800db6c:	683b      	ldr	r3, [r7, #0]
 800db6e:	685a      	ldr	r2, [r3, #4]
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	693a      	ldr	r2, [r7, #16]
 800db78:	621a      	str	r2, [r3, #32]
}
 800db7a:	bf00      	nop
 800db7c:	371c      	adds	r7, #28
 800db7e:	46bd      	mov	sp, r7
 800db80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db84:	4770      	bx	lr
 800db86:	bf00      	nop
 800db88:	40010000 	.word	0x40010000
 800db8c:	40010400 	.word	0x40010400
 800db90:	40014000 	.word	0x40014000
 800db94:	40014400 	.word	0x40014400
 800db98:	40014800 	.word	0x40014800

0800db9c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800db9c:	b580      	push	{r7, lr}
 800db9e:	b084      	sub	sp, #16
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	6078      	str	r0, [r7, #4]
 800dba4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800dba6:	683b      	ldr	r3, [r7, #0]
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	d109      	bne.n	800dbc0 <HAL_TIMEx_PWMN_Start+0x24>
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dbb2:	b2db      	uxtb	r3, r3
 800dbb4:	2b01      	cmp	r3, #1
 800dbb6:	bf14      	ite	ne
 800dbb8:	2301      	movne	r3, #1
 800dbba:	2300      	moveq	r3, #0
 800dbbc:	b2db      	uxtb	r3, r3
 800dbbe:	e022      	b.n	800dc06 <HAL_TIMEx_PWMN_Start+0x6a>
 800dbc0:	683b      	ldr	r3, [r7, #0]
 800dbc2:	2b04      	cmp	r3, #4
 800dbc4:	d109      	bne.n	800dbda <HAL_TIMEx_PWMN_Start+0x3e>
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dbcc:	b2db      	uxtb	r3, r3
 800dbce:	2b01      	cmp	r3, #1
 800dbd0:	bf14      	ite	ne
 800dbd2:	2301      	movne	r3, #1
 800dbd4:	2300      	moveq	r3, #0
 800dbd6:	b2db      	uxtb	r3, r3
 800dbd8:	e015      	b.n	800dc06 <HAL_TIMEx_PWMN_Start+0x6a>
 800dbda:	683b      	ldr	r3, [r7, #0]
 800dbdc:	2b08      	cmp	r3, #8
 800dbde:	d109      	bne.n	800dbf4 <HAL_TIMEx_PWMN_Start+0x58>
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800dbe6:	b2db      	uxtb	r3, r3
 800dbe8:	2b01      	cmp	r3, #1
 800dbea:	bf14      	ite	ne
 800dbec:	2301      	movne	r3, #1
 800dbee:	2300      	moveq	r3, #0
 800dbf0:	b2db      	uxtb	r3, r3
 800dbf2:	e008      	b.n	800dc06 <HAL_TIMEx_PWMN_Start+0x6a>
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800dbfa:	b2db      	uxtb	r3, r3
 800dbfc:	2b01      	cmp	r3, #1
 800dbfe:	bf14      	ite	ne
 800dc00:	2301      	movne	r3, #1
 800dc02:	2300      	moveq	r3, #0
 800dc04:	b2db      	uxtb	r3, r3
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d001      	beq.n	800dc0e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800dc0a:	2301      	movs	r3, #1
 800dc0c:	e06e      	b.n	800dcec <HAL_TIMEx_PWMN_Start+0x150>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800dc0e:	683b      	ldr	r3, [r7, #0]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d104      	bne.n	800dc1e <HAL_TIMEx_PWMN_Start+0x82>
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	2202      	movs	r2, #2
 800dc18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dc1c:	e013      	b.n	800dc46 <HAL_TIMEx_PWMN_Start+0xaa>
 800dc1e:	683b      	ldr	r3, [r7, #0]
 800dc20:	2b04      	cmp	r3, #4
 800dc22:	d104      	bne.n	800dc2e <HAL_TIMEx_PWMN_Start+0x92>
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	2202      	movs	r2, #2
 800dc28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800dc2c:	e00b      	b.n	800dc46 <HAL_TIMEx_PWMN_Start+0xaa>
 800dc2e:	683b      	ldr	r3, [r7, #0]
 800dc30:	2b08      	cmp	r3, #8
 800dc32:	d104      	bne.n	800dc3e <HAL_TIMEx_PWMN_Start+0xa2>
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	2202      	movs	r2, #2
 800dc38:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800dc3c:	e003      	b.n	800dc46 <HAL_TIMEx_PWMN_Start+0xaa>
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	2202      	movs	r2, #2
 800dc42:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	2204      	movs	r2, #4
 800dc4c:	6839      	ldr	r1, [r7, #0]
 800dc4e:	4618      	mov	r0, r3
 800dc50:	f000 f982 	bl	800df58 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800dc62:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	4a22      	ldr	r2, [pc, #136]	; (800dcf4 <HAL_TIMEx_PWMN_Start+0x158>)
 800dc6a:	4293      	cmp	r3, r2
 800dc6c:	d01d      	beq.n	800dcaa <HAL_TIMEx_PWMN_Start+0x10e>
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dc76:	d018      	beq.n	800dcaa <HAL_TIMEx_PWMN_Start+0x10e>
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	4a1e      	ldr	r2, [pc, #120]	; (800dcf8 <HAL_TIMEx_PWMN_Start+0x15c>)
 800dc7e:	4293      	cmp	r3, r2
 800dc80:	d013      	beq.n	800dcaa <HAL_TIMEx_PWMN_Start+0x10e>
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	4a1d      	ldr	r2, [pc, #116]	; (800dcfc <HAL_TIMEx_PWMN_Start+0x160>)
 800dc88:	4293      	cmp	r3, r2
 800dc8a:	d00e      	beq.n	800dcaa <HAL_TIMEx_PWMN_Start+0x10e>
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	4a1b      	ldr	r2, [pc, #108]	; (800dd00 <HAL_TIMEx_PWMN_Start+0x164>)
 800dc92:	4293      	cmp	r3, r2
 800dc94:	d009      	beq.n	800dcaa <HAL_TIMEx_PWMN_Start+0x10e>
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	4a1a      	ldr	r2, [pc, #104]	; (800dd04 <HAL_TIMEx_PWMN_Start+0x168>)
 800dc9c:	4293      	cmp	r3, r2
 800dc9e:	d004      	beq.n	800dcaa <HAL_TIMEx_PWMN_Start+0x10e>
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	4a18      	ldr	r2, [pc, #96]	; (800dd08 <HAL_TIMEx_PWMN_Start+0x16c>)
 800dca6:	4293      	cmp	r3, r2
 800dca8:	d115      	bne.n	800dcd6 <HAL_TIMEx_PWMN_Start+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	689a      	ldr	r2, [r3, #8]
 800dcb0:	4b16      	ldr	r3, [pc, #88]	; (800dd0c <HAL_TIMEx_PWMN_Start+0x170>)
 800dcb2:	4013      	ands	r3, r2
 800dcb4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	2b06      	cmp	r3, #6
 800dcba:	d015      	beq.n	800dce8 <HAL_TIMEx_PWMN_Start+0x14c>
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dcc2:	d011      	beq.n	800dce8 <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	681a      	ldr	r2, [r3, #0]
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	f042 0201 	orr.w	r2, r2, #1
 800dcd2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dcd4:	e008      	b.n	800dce8 <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	681a      	ldr	r2, [r3, #0]
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	f042 0201 	orr.w	r2, r2, #1
 800dce4:	601a      	str	r2, [r3, #0]
 800dce6:	e000      	b.n	800dcea <HAL_TIMEx_PWMN_Start+0x14e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dce8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800dcea:	2300      	movs	r3, #0
}
 800dcec:	4618      	mov	r0, r3
 800dcee:	3710      	adds	r7, #16
 800dcf0:	46bd      	mov	sp, r7
 800dcf2:	bd80      	pop	{r7, pc}
 800dcf4:	40010000 	.word	0x40010000
 800dcf8:	40000400 	.word	0x40000400
 800dcfc:	40000800 	.word	0x40000800
 800dd00:	40000c00 	.word	0x40000c00
 800dd04:	40010400 	.word	0x40010400
 800dd08:	40001800 	.word	0x40001800
 800dd0c:	00010007 	.word	0x00010007

0800dd10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dd10:	b480      	push	{r7}
 800dd12:	b085      	sub	sp, #20
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	6078      	str	r0, [r7, #4]
 800dd18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dd20:	2b01      	cmp	r3, #1
 800dd22:	d101      	bne.n	800dd28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dd24:	2302      	movs	r3, #2
 800dd26:	e068      	b.n	800ddfa <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	2201      	movs	r2, #1
 800dd2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	2202      	movs	r2, #2
 800dd34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	685b      	ldr	r3, [r3, #4]
 800dd3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	689b      	ldr	r3, [r3, #8]
 800dd46:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	4a2e      	ldr	r2, [pc, #184]	; (800de08 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800dd4e:	4293      	cmp	r3, r2
 800dd50:	d004      	beq.n	800dd5c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	4a2d      	ldr	r2, [pc, #180]	; (800de0c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800dd58:	4293      	cmp	r3, r2
 800dd5a:	d108      	bne.n	800dd6e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800dd62:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800dd64:	683b      	ldr	r3, [r7, #0]
 800dd66:	685b      	ldr	r3, [r3, #4]
 800dd68:	68fa      	ldr	r2, [r7, #12]
 800dd6a:	4313      	orrs	r3, r2
 800dd6c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dd74:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dd76:	683b      	ldr	r3, [r7, #0]
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	68fa      	ldr	r2, [r7, #12]
 800dd7c:	4313      	orrs	r3, r2
 800dd7e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	68fa      	ldr	r2, [r7, #12]
 800dd86:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	4a1e      	ldr	r2, [pc, #120]	; (800de08 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800dd8e:	4293      	cmp	r3, r2
 800dd90:	d01d      	beq.n	800ddce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dd9a:	d018      	beq.n	800ddce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	4a1b      	ldr	r2, [pc, #108]	; (800de10 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800dda2:	4293      	cmp	r3, r2
 800dda4:	d013      	beq.n	800ddce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	4a1a      	ldr	r2, [pc, #104]	; (800de14 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ddac:	4293      	cmp	r3, r2
 800ddae:	d00e      	beq.n	800ddce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	4a18      	ldr	r2, [pc, #96]	; (800de18 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800ddb6:	4293      	cmp	r3, r2
 800ddb8:	d009      	beq.n	800ddce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	4a13      	ldr	r2, [pc, #76]	; (800de0c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800ddc0:	4293      	cmp	r3, r2
 800ddc2:	d004      	beq.n	800ddce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	4a14      	ldr	r2, [pc, #80]	; (800de1c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800ddca:	4293      	cmp	r3, r2
 800ddcc:	d10c      	bne.n	800dde8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ddce:	68bb      	ldr	r3, [r7, #8]
 800ddd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ddd4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ddd6:	683b      	ldr	r3, [r7, #0]
 800ddd8:	689b      	ldr	r3, [r3, #8]
 800ddda:	68ba      	ldr	r2, [r7, #8]
 800dddc:	4313      	orrs	r3, r2
 800ddde:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	68ba      	ldr	r2, [r7, #8]
 800dde6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	2201      	movs	r2, #1
 800ddec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	2200      	movs	r2, #0
 800ddf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ddf8:	2300      	movs	r3, #0
}
 800ddfa:	4618      	mov	r0, r3
 800ddfc:	3714      	adds	r7, #20
 800ddfe:	46bd      	mov	sp, r7
 800de00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de04:	4770      	bx	lr
 800de06:	bf00      	nop
 800de08:	40010000 	.word	0x40010000
 800de0c:	40010400 	.word	0x40010400
 800de10:	40000400 	.word	0x40000400
 800de14:	40000800 	.word	0x40000800
 800de18:	40000c00 	.word	0x40000c00
 800de1c:	40001800 	.word	0x40001800

0800de20 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800de20:	b480      	push	{r7}
 800de22:	b085      	sub	sp, #20
 800de24:	af00      	add	r7, sp, #0
 800de26:	6078      	str	r0, [r7, #4]
 800de28:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800de2a:	2300      	movs	r3, #0
 800de2c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800de34:	2b01      	cmp	r3, #1
 800de36:	d101      	bne.n	800de3c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800de38:	2302      	movs	r3, #2
 800de3a:	e065      	b.n	800df08 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	2201      	movs	r2, #1
 800de40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800de4a:	683b      	ldr	r3, [r7, #0]
 800de4c:	68db      	ldr	r3, [r3, #12]
 800de4e:	4313      	orrs	r3, r2
 800de50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800de58:	683b      	ldr	r3, [r7, #0]
 800de5a:	689b      	ldr	r3, [r3, #8]
 800de5c:	4313      	orrs	r3, r2
 800de5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800de66:	683b      	ldr	r3, [r7, #0]
 800de68:	685b      	ldr	r3, [r3, #4]
 800de6a:	4313      	orrs	r3, r2
 800de6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800de74:	683b      	ldr	r3, [r7, #0]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	4313      	orrs	r3, r2
 800de7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800de82:	683b      	ldr	r3, [r7, #0]
 800de84:	691b      	ldr	r3, [r3, #16]
 800de86:	4313      	orrs	r3, r2
 800de88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800de90:	683b      	ldr	r3, [r7, #0]
 800de92:	695b      	ldr	r3, [r3, #20]
 800de94:	4313      	orrs	r3, r2
 800de96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dea2:	4313      	orrs	r3, r2
 800dea4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800dea6:	68fb      	ldr	r3, [r7, #12]
 800dea8:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800deac:	683b      	ldr	r3, [r7, #0]
 800deae:	699b      	ldr	r3, [r3, #24]
 800deb0:	041b      	lsls	r3, r3, #16
 800deb2:	4313      	orrs	r3, r2
 800deb4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	4a16      	ldr	r2, [pc, #88]	; (800df14 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800debc:	4293      	cmp	r3, r2
 800debe:	d004      	beq.n	800deca <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	4a14      	ldr	r2, [pc, #80]	; (800df18 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800dec6:	4293      	cmp	r3, r2
 800dec8:	d115      	bne.n	800def6 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800ded0:	683b      	ldr	r3, [r7, #0]
 800ded2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ded4:	051b      	lsls	r3, r3, #20
 800ded6:	4313      	orrs	r3, r2
 800ded8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800dee0:	683b      	ldr	r3, [r7, #0]
 800dee2:	69db      	ldr	r3, [r3, #28]
 800dee4:	4313      	orrs	r3, r2
 800dee6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800deee:	683b      	ldr	r3, [r7, #0]
 800def0:	6a1b      	ldr	r3, [r3, #32]
 800def2:	4313      	orrs	r3, r2
 800def4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	68fa      	ldr	r2, [r7, #12]
 800defc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	2200      	movs	r2, #0
 800df02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800df06:	2300      	movs	r3, #0
}
 800df08:	4618      	mov	r0, r3
 800df0a:	3714      	adds	r7, #20
 800df0c:	46bd      	mov	sp, r7
 800df0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df12:	4770      	bx	lr
 800df14:	40010000 	.word	0x40010000
 800df18:	40010400 	.word	0x40010400

0800df1c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800df1c:	b480      	push	{r7}
 800df1e:	b083      	sub	sp, #12
 800df20:	af00      	add	r7, sp, #0
 800df22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800df24:	bf00      	nop
 800df26:	370c      	adds	r7, #12
 800df28:	46bd      	mov	sp, r7
 800df2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df2e:	4770      	bx	lr

0800df30 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800df30:	b480      	push	{r7}
 800df32:	b083      	sub	sp, #12
 800df34:	af00      	add	r7, sp, #0
 800df36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800df38:	bf00      	nop
 800df3a:	370c      	adds	r7, #12
 800df3c:	46bd      	mov	sp, r7
 800df3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df42:	4770      	bx	lr

0800df44 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800df44:	b480      	push	{r7}
 800df46:	b083      	sub	sp, #12
 800df48:	af00      	add	r7, sp, #0
 800df4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800df4c:	bf00      	nop
 800df4e:	370c      	adds	r7, #12
 800df50:	46bd      	mov	sp, r7
 800df52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df56:	4770      	bx	lr

0800df58 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800df58:	b480      	push	{r7}
 800df5a:	b087      	sub	sp, #28
 800df5c:	af00      	add	r7, sp, #0
 800df5e:	60f8      	str	r0, [r7, #12]
 800df60:	60b9      	str	r1, [r7, #8]
 800df62:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800df64:	68bb      	ldr	r3, [r7, #8]
 800df66:	f003 031f 	and.w	r3, r3, #31
 800df6a:	2204      	movs	r2, #4
 800df6c:	fa02 f303 	lsl.w	r3, r2, r3
 800df70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	6a1a      	ldr	r2, [r3, #32]
 800df76:	697b      	ldr	r3, [r7, #20]
 800df78:	43db      	mvns	r3, r3
 800df7a:	401a      	ands	r2, r3
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	6a1a      	ldr	r2, [r3, #32]
 800df84:	68bb      	ldr	r3, [r7, #8]
 800df86:	f003 031f 	and.w	r3, r3, #31
 800df8a:	6879      	ldr	r1, [r7, #4]
 800df8c:	fa01 f303 	lsl.w	r3, r1, r3
 800df90:	431a      	orrs	r2, r3
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	621a      	str	r2, [r3, #32]
}
 800df96:	bf00      	nop
 800df98:	371c      	adds	r7, #28
 800df9a:	46bd      	mov	sp, r7
 800df9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa0:	4770      	bx	lr

0800dfa2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800dfa2:	b580      	push	{r7, lr}
 800dfa4:	b082      	sub	sp, #8
 800dfa6:	af00      	add	r7, sp, #0
 800dfa8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d101      	bne.n	800dfb4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800dfb0:	2301      	movs	r3, #1
 800dfb2:	e042      	b.n	800e03a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d106      	bne.n	800dfcc <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	2200      	movs	r2, #0
 800dfc2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800dfc6:	6878      	ldr	r0, [r7, #4]
 800dfc8:	f7f4 fcf2 	bl	80029b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	2224      	movs	r2, #36	; 0x24
 800dfd0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	681a      	ldr	r2, [r3, #0]
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	f022 0201 	bic.w	r2, r2, #1
 800dfe2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800dfe4:	6878      	ldr	r0, [r7, #4]
 800dfe6:	f000 fbe3 	bl	800e7b0 <UART_SetConfig>
 800dfea:	4603      	mov	r3, r0
 800dfec:	2b01      	cmp	r3, #1
 800dfee:	d101      	bne.n	800dff4 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800dff0:	2301      	movs	r3, #1
 800dff2:	e022      	b.n	800e03a <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d002      	beq.n	800e002 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800dffc:	6878      	ldr	r0, [r7, #4]
 800dffe:	f001 f937 	bl	800f270 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	685a      	ldr	r2, [r3, #4]
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e010:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	689a      	ldr	r2, [r3, #8]
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e020:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	681a      	ldr	r2, [r3, #0]
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	f042 0201 	orr.w	r2, r2, #1
 800e030:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e032:	6878      	ldr	r0, [r7, #4]
 800e034:	f001 f9be 	bl	800f3b4 <UART_CheckIdleState>
 800e038:	4603      	mov	r3, r0
}
 800e03a:	4618      	mov	r0, r3
 800e03c:	3708      	adds	r7, #8
 800e03e:	46bd      	mov	sp, r7
 800e040:	bd80      	pop	{r7, pc}

0800e042 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e042:	b580      	push	{r7, lr}
 800e044:	b08a      	sub	sp, #40	; 0x28
 800e046:	af02      	add	r7, sp, #8
 800e048:	60f8      	str	r0, [r7, #12]
 800e04a:	60b9      	str	r1, [r7, #8]
 800e04c:	603b      	str	r3, [r7, #0]
 800e04e:	4613      	mov	r3, r2
 800e050:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e058:	2b20      	cmp	r3, #32
 800e05a:	f040 8083 	bne.w	800e164 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800e05e:	68bb      	ldr	r3, [r7, #8]
 800e060:	2b00      	cmp	r3, #0
 800e062:	d002      	beq.n	800e06a <HAL_UART_Transmit+0x28>
 800e064:	88fb      	ldrh	r3, [r7, #6]
 800e066:	2b00      	cmp	r3, #0
 800e068:	d101      	bne.n	800e06e <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800e06a:	2301      	movs	r3, #1
 800e06c:	e07b      	b.n	800e166 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e074:	2b01      	cmp	r3, #1
 800e076:	d101      	bne.n	800e07c <HAL_UART_Transmit+0x3a>
 800e078:	2302      	movs	r3, #2
 800e07a:	e074      	b.n	800e166 <HAL_UART_Transmit+0x124>
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	2201      	movs	r2, #1
 800e080:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	2200      	movs	r2, #0
 800e088:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	2221      	movs	r2, #33	; 0x21
 800e090:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e094:	f7f6 fdfe 	bl	8004c94 <HAL_GetTick>
 800e098:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	88fa      	ldrh	r2, [r7, #6]
 800e09e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	88fa      	ldrh	r2, [r7, #6]
 800e0a6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	689b      	ldr	r3, [r3, #8]
 800e0ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e0b2:	d108      	bne.n	800e0c6 <HAL_UART_Transmit+0x84>
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	691b      	ldr	r3, [r3, #16]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d104      	bne.n	800e0c6 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800e0bc:	2300      	movs	r3, #0
 800e0be:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800e0c0:	68bb      	ldr	r3, [r7, #8]
 800e0c2:	61bb      	str	r3, [r7, #24]
 800e0c4:	e003      	b.n	800e0ce <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800e0c6:	68bb      	ldr	r3, [r7, #8]
 800e0c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e0ca:	2300      	movs	r3, #0
 800e0cc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	2200      	movs	r2, #0
 800e0d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800e0d6:	e02c      	b.n	800e132 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e0d8:	683b      	ldr	r3, [r7, #0]
 800e0da:	9300      	str	r3, [sp, #0]
 800e0dc:	697b      	ldr	r3, [r7, #20]
 800e0de:	2200      	movs	r2, #0
 800e0e0:	2180      	movs	r1, #128	; 0x80
 800e0e2:	68f8      	ldr	r0, [r7, #12]
 800e0e4:	f001 f9b1 	bl	800f44a <UART_WaitOnFlagUntilTimeout>
 800e0e8:	4603      	mov	r3, r0
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d001      	beq.n	800e0f2 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800e0ee:	2303      	movs	r3, #3
 800e0f0:	e039      	b.n	800e166 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800e0f2:	69fb      	ldr	r3, [r7, #28]
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d10b      	bne.n	800e110 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e0f8:	69bb      	ldr	r3, [r7, #24]
 800e0fa:	881b      	ldrh	r3, [r3, #0]
 800e0fc:	461a      	mov	r2, r3
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e106:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800e108:	69bb      	ldr	r3, [r7, #24]
 800e10a:	3302      	adds	r3, #2
 800e10c:	61bb      	str	r3, [r7, #24]
 800e10e:	e007      	b.n	800e120 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800e110:	69fb      	ldr	r3, [r7, #28]
 800e112:	781a      	ldrb	r2, [r3, #0]
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800e11a:	69fb      	ldr	r3, [r7, #28]
 800e11c:	3301      	adds	r3, #1
 800e11e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800e126:	b29b      	uxth	r3, r3
 800e128:	3b01      	subs	r3, #1
 800e12a:	b29a      	uxth	r2, r3
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800e138:	b29b      	uxth	r3, r3
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d1cc      	bne.n	800e0d8 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e13e:	683b      	ldr	r3, [r7, #0]
 800e140:	9300      	str	r3, [sp, #0]
 800e142:	697b      	ldr	r3, [r7, #20]
 800e144:	2200      	movs	r2, #0
 800e146:	2140      	movs	r1, #64	; 0x40
 800e148:	68f8      	ldr	r0, [r7, #12]
 800e14a:	f001 f97e 	bl	800f44a <UART_WaitOnFlagUntilTimeout>
 800e14e:	4603      	mov	r3, r0
 800e150:	2b00      	cmp	r3, #0
 800e152:	d001      	beq.n	800e158 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800e154:	2303      	movs	r3, #3
 800e156:	e006      	b.n	800e166 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	2220      	movs	r2, #32
 800e15c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800e160:	2300      	movs	r3, #0
 800e162:	e000      	b.n	800e166 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800e164:	2302      	movs	r3, #2
  }
}
 800e166:	4618      	mov	r0, r3
 800e168:	3720      	adds	r7, #32
 800e16a:	46bd      	mov	sp, r7
 800e16c:	bd80      	pop	{r7, pc}
	...

0800e170 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e170:	b580      	push	{r7, lr}
 800e172:	b084      	sub	sp, #16
 800e174:	af00      	add	r7, sp, #0
 800e176:	60f8      	str	r0, [r7, #12]
 800e178:	60b9      	str	r1, [r7, #8]
 800e17a:	4613      	mov	r3, r2
 800e17c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e184:	2b20      	cmp	r3, #32
 800e186:	d131      	bne.n	800e1ec <HAL_UART_Receive_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800e188:	68bb      	ldr	r3, [r7, #8]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d002      	beq.n	800e194 <HAL_UART_Receive_IT+0x24>
 800e18e:	88fb      	ldrh	r3, [r7, #6]
 800e190:	2b00      	cmp	r3, #0
 800e192:	d101      	bne.n	800e198 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800e194:	2301      	movs	r3, #1
 800e196:	e02a      	b.n	800e1ee <HAL_UART_Receive_IT+0x7e>
    }

    __HAL_LOCK(huart);
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e19e:	2b01      	cmp	r3, #1
 800e1a0:	d101      	bne.n	800e1a6 <HAL_UART_Receive_IT+0x36>
 800e1a2:	2302      	movs	r3, #2
 800e1a4:	e023      	b.n	800e1ee <HAL_UART_Receive_IT+0x7e>
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	2201      	movs	r2, #1
 800e1aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	2200      	movs	r2, #0
 800e1b2:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	4a0f      	ldr	r2, [pc, #60]	; (800e1f8 <HAL_UART_Receive_IT+0x88>)
 800e1ba:	4293      	cmp	r3, r2
 800e1bc:	d00e      	beq.n	800e1dc <HAL_UART_Receive_IT+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	681b      	ldr	r3, [r3, #0]
 800e1c2:	685b      	ldr	r3, [r3, #4]
 800e1c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d007      	beq.n	800e1dc <HAL_UART_Receive_IT+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	681a      	ldr	r2, [r3, #0]
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800e1da:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800e1dc:	88fb      	ldrh	r3, [r7, #6]
 800e1de:	461a      	mov	r2, r3
 800e1e0:	68b9      	ldr	r1, [r7, #8]
 800e1e2:	68f8      	ldr	r0, [r7, #12]
 800e1e4:	f001 f9b2 	bl	800f54c <UART_Start_Receive_IT>
 800e1e8:	4603      	mov	r3, r0
 800e1ea:	e000      	b.n	800e1ee <HAL_UART_Receive_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800e1ec:	2302      	movs	r3, #2
  }
}
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	3710      	adds	r7, #16
 800e1f2:	46bd      	mov	sp, r7
 800e1f4:	bd80      	pop	{r7, pc}
 800e1f6:	bf00      	nop
 800e1f8:	58000c00 	.word	0x58000c00

0800e1fc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e1fc:	b580      	push	{r7, lr}
 800e1fe:	b088      	sub	sp, #32
 800e200:	af00      	add	r7, sp, #0
 800e202:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	69db      	ldr	r3, [r3, #28]
 800e20a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	689b      	ldr	r3, [r3, #8]
 800e21a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e21c:	69fa      	ldr	r2, [r7, #28]
 800e21e:	f640 030f 	movw	r3, #2063	; 0x80f
 800e222:	4013      	ands	r3, r2
 800e224:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800e226:	693b      	ldr	r3, [r7, #16]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d118      	bne.n	800e25e <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e22c:	69fb      	ldr	r3, [r7, #28]
 800e22e:	f003 0320 	and.w	r3, r3, #32
 800e232:	2b00      	cmp	r3, #0
 800e234:	d013      	beq.n	800e25e <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e236:	69bb      	ldr	r3, [r7, #24]
 800e238:	f003 0320 	and.w	r3, r3, #32
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d104      	bne.n	800e24a <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e240:	697b      	ldr	r3, [r7, #20]
 800e242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e246:	2b00      	cmp	r3, #0
 800e248:	d009      	beq.n	800e25e <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e24e:	2b00      	cmp	r3, #0
 800e250:	f000 8282 	beq.w	800e758 <HAL_UART_IRQHandler+0x55c>
      {
        huart->RxISR(huart);
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e258:	6878      	ldr	r0, [r7, #4]
 800e25a:	4798      	blx	r3
      }
      return;
 800e25c:	e27c      	b.n	800e758 <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e25e:	693b      	ldr	r3, [r7, #16]
 800e260:	2b00      	cmp	r3, #0
 800e262:	f000 80ef 	beq.w	800e444 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e266:	697a      	ldr	r2, [r7, #20]
 800e268:	4b73      	ldr	r3, [pc, #460]	; (800e438 <HAL_UART_IRQHandler+0x23c>)
 800e26a:	4013      	ands	r3, r2
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d105      	bne.n	800e27c <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e270:	69ba      	ldr	r2, [r7, #24]
 800e272:	4b72      	ldr	r3, [pc, #456]	; (800e43c <HAL_UART_IRQHandler+0x240>)
 800e274:	4013      	ands	r3, r2
 800e276:	2b00      	cmp	r3, #0
 800e278:	f000 80e4 	beq.w	800e444 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e27c:	69fb      	ldr	r3, [r7, #28]
 800e27e:	f003 0301 	and.w	r3, r3, #1
 800e282:	2b00      	cmp	r3, #0
 800e284:	d010      	beq.n	800e2a8 <HAL_UART_IRQHandler+0xac>
 800e286:	69bb      	ldr	r3, [r7, #24]
 800e288:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d00b      	beq.n	800e2a8 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	2201      	movs	r2, #1
 800e296:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e29e:	f043 0201 	orr.w	r2, r3, #1
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e2a8:	69fb      	ldr	r3, [r7, #28]
 800e2aa:	f003 0302 	and.w	r3, r3, #2
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d010      	beq.n	800e2d4 <HAL_UART_IRQHandler+0xd8>
 800e2b2:	697b      	ldr	r3, [r7, #20]
 800e2b4:	f003 0301 	and.w	r3, r3, #1
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d00b      	beq.n	800e2d4 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	2202      	movs	r2, #2
 800e2c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e2ca:	f043 0204 	orr.w	r2, r3, #4
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e2d4:	69fb      	ldr	r3, [r7, #28]
 800e2d6:	f003 0304 	and.w	r3, r3, #4
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d010      	beq.n	800e300 <HAL_UART_IRQHandler+0x104>
 800e2de:	697b      	ldr	r3, [r7, #20]
 800e2e0:	f003 0301 	and.w	r3, r3, #1
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d00b      	beq.n	800e300 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	2204      	movs	r2, #4
 800e2ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e2f6:	f043 0202 	orr.w	r2, r3, #2
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e300:	69fb      	ldr	r3, [r7, #28]
 800e302:	f003 0308 	and.w	r3, r3, #8
 800e306:	2b00      	cmp	r3, #0
 800e308:	d015      	beq.n	800e336 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e30a:	69bb      	ldr	r3, [r7, #24]
 800e30c:	f003 0320 	and.w	r3, r3, #32
 800e310:	2b00      	cmp	r3, #0
 800e312:	d104      	bne.n	800e31e <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e314:	697a      	ldr	r2, [r7, #20]
 800e316:	4b48      	ldr	r3, [pc, #288]	; (800e438 <HAL_UART_IRQHandler+0x23c>)
 800e318:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d00b      	beq.n	800e336 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	2208      	movs	r2, #8
 800e324:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e32c:	f043 0208 	orr.w	r2, r3, #8
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e336:	69fb      	ldr	r3, [r7, #28]
 800e338:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d011      	beq.n	800e364 <HAL_UART_IRQHandler+0x168>
 800e340:	69bb      	ldr	r3, [r7, #24]
 800e342:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e346:	2b00      	cmp	r3, #0
 800e348:	d00c      	beq.n	800e364 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e352:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e35a:	f043 0220 	orr.w	r2, r3, #32
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	f000 81f6 	beq.w	800e75c <HAL_UART_IRQHandler+0x560>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e370:	69fb      	ldr	r3, [r7, #28]
 800e372:	f003 0320 	and.w	r3, r3, #32
 800e376:	2b00      	cmp	r3, #0
 800e378:	d011      	beq.n	800e39e <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e37a:	69bb      	ldr	r3, [r7, #24]
 800e37c:	f003 0320 	and.w	r3, r3, #32
 800e380:	2b00      	cmp	r3, #0
 800e382:	d104      	bne.n	800e38e <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e384:	697b      	ldr	r3, [r7, #20]
 800e386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d007      	beq.n	800e39e <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e392:	2b00      	cmp	r3, #0
 800e394:	d003      	beq.n	800e39e <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e39a:	6878      	ldr	r0, [r7, #4]
 800e39c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e3a4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	689b      	ldr	r3, [r3, #8]
 800e3ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e3b0:	2b40      	cmp	r3, #64	; 0x40
 800e3b2:	d004      	beq.n	800e3be <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d031      	beq.n	800e422 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e3be:	6878      	ldr	r0, [r7, #4]
 800e3c0:	f001 f982 	bl	800f6c8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	689b      	ldr	r3, [r3, #8]
 800e3ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e3ce:	2b40      	cmp	r3, #64	; 0x40
 800e3d0:	d123      	bne.n	800e41a <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	689a      	ldr	r2, [r3, #8]
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e3e0:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d013      	beq.n	800e412 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e3ee:	4a14      	ldr	r2, [pc, #80]	; (800e440 <HAL_UART_IRQHandler+0x244>)
 800e3f0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e3f6:	4618      	mov	r0, r3
 800e3f8:	f7f8 fa86 	bl	8006908 <HAL_DMA_Abort_IT>
 800e3fc:	4603      	mov	r3, r0
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d017      	beq.n	800e432 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e406:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e408:	687a      	ldr	r2, [r7, #4]
 800e40a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800e40c:	4610      	mov	r0, r2
 800e40e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e410:	e00f      	b.n	800e432 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e412:	6878      	ldr	r0, [r7, #4]
 800e414:	f000 f9b6 	bl	800e784 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e418:	e00b      	b.n	800e432 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e41a:	6878      	ldr	r0, [r7, #4]
 800e41c:	f000 f9b2 	bl	800e784 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e420:	e007      	b.n	800e432 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e422:	6878      	ldr	r0, [r7, #4]
 800e424:	f000 f9ae 	bl	800e784 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	2200      	movs	r2, #0
 800e42c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800e430:	e194      	b.n	800e75c <HAL_UART_IRQHandler+0x560>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e432:	bf00      	nop
    return;
 800e434:	e192      	b.n	800e75c <HAL_UART_IRQHandler+0x560>
 800e436:	bf00      	nop
 800e438:	10000001 	.word	0x10000001
 800e43c:	04000120 	.word	0x04000120
 800e440:	0800f72d 	.word	0x0800f72d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e448:	2b01      	cmp	r3, #1
 800e44a:	f040 810f 	bne.w	800e66c <HAL_UART_IRQHandler+0x470>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e44e:	69fb      	ldr	r3, [r7, #28]
 800e450:	f003 0310 	and.w	r3, r3, #16
 800e454:	2b00      	cmp	r3, #0
 800e456:	f000 8109 	beq.w	800e66c <HAL_UART_IRQHandler+0x470>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e45a:	69bb      	ldr	r3, [r7, #24]
 800e45c:	f003 0310 	and.w	r3, r3, #16
 800e460:	2b00      	cmp	r3, #0
 800e462:	f000 8103 	beq.w	800e66c <HAL_UART_IRQHandler+0x470>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	2210      	movs	r2, #16
 800e46c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	689b      	ldr	r3, [r3, #8]
 800e474:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e478:	2b40      	cmp	r3, #64	; 0x40
 800e47a:	f040 80bb 	bne.w	800e5f4 <HAL_UART_IRQHandler+0x3f8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	4a96      	ldr	r2, [pc, #600]	; (800e6e0 <HAL_UART_IRQHandler+0x4e4>)
 800e486:	4293      	cmp	r3, r2
 800e488:	d059      	beq.n	800e53e <HAL_UART_IRQHandler+0x342>
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	4a94      	ldr	r2, [pc, #592]	; (800e6e4 <HAL_UART_IRQHandler+0x4e8>)
 800e492:	4293      	cmp	r3, r2
 800e494:	d053      	beq.n	800e53e <HAL_UART_IRQHandler+0x342>
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	4a92      	ldr	r2, [pc, #584]	; (800e6e8 <HAL_UART_IRQHandler+0x4ec>)
 800e49e:	4293      	cmp	r3, r2
 800e4a0:	d04d      	beq.n	800e53e <HAL_UART_IRQHandler+0x342>
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	4a90      	ldr	r2, [pc, #576]	; (800e6ec <HAL_UART_IRQHandler+0x4f0>)
 800e4aa:	4293      	cmp	r3, r2
 800e4ac:	d047      	beq.n	800e53e <HAL_UART_IRQHandler+0x342>
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	4a8e      	ldr	r2, [pc, #568]	; (800e6f0 <HAL_UART_IRQHandler+0x4f4>)
 800e4b6:	4293      	cmp	r3, r2
 800e4b8:	d041      	beq.n	800e53e <HAL_UART_IRQHandler+0x342>
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	4a8c      	ldr	r2, [pc, #560]	; (800e6f4 <HAL_UART_IRQHandler+0x4f8>)
 800e4c2:	4293      	cmp	r3, r2
 800e4c4:	d03b      	beq.n	800e53e <HAL_UART_IRQHandler+0x342>
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	4a8a      	ldr	r2, [pc, #552]	; (800e6f8 <HAL_UART_IRQHandler+0x4fc>)
 800e4ce:	4293      	cmp	r3, r2
 800e4d0:	d035      	beq.n	800e53e <HAL_UART_IRQHandler+0x342>
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	4a88      	ldr	r2, [pc, #544]	; (800e6fc <HAL_UART_IRQHandler+0x500>)
 800e4da:	4293      	cmp	r3, r2
 800e4dc:	d02f      	beq.n	800e53e <HAL_UART_IRQHandler+0x342>
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	4a86      	ldr	r2, [pc, #536]	; (800e700 <HAL_UART_IRQHandler+0x504>)
 800e4e6:	4293      	cmp	r3, r2
 800e4e8:	d029      	beq.n	800e53e <HAL_UART_IRQHandler+0x342>
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	4a84      	ldr	r2, [pc, #528]	; (800e704 <HAL_UART_IRQHandler+0x508>)
 800e4f2:	4293      	cmp	r3, r2
 800e4f4:	d023      	beq.n	800e53e <HAL_UART_IRQHandler+0x342>
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	4a82      	ldr	r2, [pc, #520]	; (800e708 <HAL_UART_IRQHandler+0x50c>)
 800e4fe:	4293      	cmp	r3, r2
 800e500:	d01d      	beq.n	800e53e <HAL_UART_IRQHandler+0x342>
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	4a80      	ldr	r2, [pc, #512]	; (800e70c <HAL_UART_IRQHandler+0x510>)
 800e50a:	4293      	cmp	r3, r2
 800e50c:	d017      	beq.n	800e53e <HAL_UART_IRQHandler+0x342>
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	4a7e      	ldr	r2, [pc, #504]	; (800e710 <HAL_UART_IRQHandler+0x514>)
 800e516:	4293      	cmp	r3, r2
 800e518:	d011      	beq.n	800e53e <HAL_UART_IRQHandler+0x342>
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e51e:	681b      	ldr	r3, [r3, #0]
 800e520:	4a7c      	ldr	r2, [pc, #496]	; (800e714 <HAL_UART_IRQHandler+0x518>)
 800e522:	4293      	cmp	r3, r2
 800e524:	d00b      	beq.n	800e53e <HAL_UART_IRQHandler+0x342>
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	4a7a      	ldr	r2, [pc, #488]	; (800e718 <HAL_UART_IRQHandler+0x51c>)
 800e52e:	4293      	cmp	r3, r2
 800e530:	d005      	beq.n	800e53e <HAL_UART_IRQHandler+0x342>
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	4a78      	ldr	r2, [pc, #480]	; (800e71c <HAL_UART_IRQHandler+0x520>)
 800e53a:	4293      	cmp	r3, r2
 800e53c:	d105      	bne.n	800e54a <HAL_UART_IRQHandler+0x34e>
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	685b      	ldr	r3, [r3, #4]
 800e546:	b29b      	uxth	r3, r3
 800e548:	e004      	b.n	800e554 <HAL_UART_IRQHandler+0x358>
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	685b      	ldr	r3, [r3, #4]
 800e552:	b29b      	uxth	r3, r3
 800e554:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 800e556:	893b      	ldrh	r3, [r7, #8]
 800e558:	2b00      	cmp	r3, #0
 800e55a:	f000 8101 	beq.w	800e760 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e564:	893a      	ldrh	r2, [r7, #8]
 800e566:	429a      	cmp	r2, r3
 800e568:	f080 80fa 	bcs.w	800e760 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	893a      	ldrh	r2, [r7, #8]
 800e570:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e578:	69db      	ldr	r3, [r3, #28]
 800e57a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e57e:	d02b      	beq.n	800e5d8 <HAL_UART_IRQHandler+0x3dc>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	681a      	ldr	r2, [r3, #0]
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e58e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	689a      	ldr	r2, [r3, #8]
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	f022 0201 	bic.w	r2, r2, #1
 800e59e:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	689a      	ldr	r2, [r3, #8]
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e5ae:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	2220      	movs	r2, #32
 800e5b4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	2200      	movs	r2, #0
 800e5bc:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	681a      	ldr	r2, [r3, #0]
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	f022 0210 	bic.w	r2, r2, #16
 800e5cc:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e5d2:	4618      	mov	r0, r3
 800e5d4:	f7f7 fe7a 	bl	80062cc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e5e4:	b29b      	uxth	r3, r3
 800e5e6:	1ad3      	subs	r3, r2, r3
 800e5e8:	b29b      	uxth	r3, r3
 800e5ea:	4619      	mov	r1, r3
 800e5ec:	6878      	ldr	r0, [r7, #4]
 800e5ee:	f000 f8d3 	bl	800e798 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e5f2:	e0b5      	b.n	800e760 <HAL_UART_IRQHandler+0x564>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e600:	b29b      	uxth	r3, r3
 800e602:	1ad3      	subs	r3, r2, r3
 800e604:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e60c:	b29b      	uxth	r3, r3
 800e60e:	2b00      	cmp	r3, #0
 800e610:	f000 80a8 	beq.w	800e764 <HAL_UART_IRQHandler+0x568>
          && (nb_rx_data > 0U))
 800e614:	897b      	ldrh	r3, [r7, #10]
 800e616:	2b00      	cmp	r3, #0
 800e618:	f000 80a4 	beq.w	800e764 <HAL_UART_IRQHandler+0x568>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	681a      	ldr	r2, [r3, #0]
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e62a:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	6899      	ldr	r1, [r3, #8]
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	681a      	ldr	r2, [r3, #0]
 800e636:	4b3a      	ldr	r3, [pc, #232]	; (800e720 <HAL_UART_IRQHandler+0x524>)
 800e638:	400b      	ands	r3, r1
 800e63a:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	2220      	movs	r2, #32
 800e640:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	2200      	movs	r2, #0
 800e648:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	2200      	movs	r2, #0
 800e64e:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	681a      	ldr	r2, [r3, #0]
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	f022 0210 	bic.w	r2, r2, #16
 800e65e:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e660:	897b      	ldrh	r3, [r7, #10]
 800e662:	4619      	mov	r1, r3
 800e664:	6878      	ldr	r0, [r7, #4]
 800e666:	f000 f897 	bl	800e798 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e66a:	e07b      	b.n	800e764 <HAL_UART_IRQHandler+0x568>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e66c:	69fb      	ldr	r3, [r7, #28]
 800e66e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e672:	2b00      	cmp	r3, #0
 800e674:	d00d      	beq.n	800e692 <HAL_UART_IRQHandler+0x496>
 800e676:	697b      	ldr	r3, [r7, #20]
 800e678:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d008      	beq.n	800e692 <HAL_UART_IRQHandler+0x496>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800e688:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e68a:	6878      	ldr	r0, [r7, #4]
 800e68c:	f001 fb5a 	bl	800fd44 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e690:	e06b      	b.n	800e76a <HAL_UART_IRQHandler+0x56e>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e692:	69fb      	ldr	r3, [r7, #28]
 800e694:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d012      	beq.n	800e6c2 <HAL_UART_IRQHandler+0x4c6>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e69c:	69bb      	ldr	r3, [r7, #24]
 800e69e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d104      	bne.n	800e6b0 <HAL_UART_IRQHandler+0x4b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e6a6:	697b      	ldr	r3, [r7, #20]
 800e6a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d008      	beq.n	800e6c2 <HAL_UART_IRQHandler+0x4c6>
  {
    if (huart->TxISR != NULL)
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d057      	beq.n	800e768 <HAL_UART_IRQHandler+0x56c>
    {
      huart->TxISR(huart);
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e6bc:	6878      	ldr	r0, [r7, #4]
 800e6be:	4798      	blx	r3
    }
    return;
 800e6c0:	e052      	b.n	800e768 <HAL_UART_IRQHandler+0x56c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e6c2:	69fb      	ldr	r3, [r7, #28]
 800e6c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d02b      	beq.n	800e724 <HAL_UART_IRQHandler+0x528>
 800e6cc:	69bb      	ldr	r3, [r7, #24]
 800e6ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d026      	beq.n	800e724 <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 800e6d6:	6878      	ldr	r0, [r7, #4]
 800e6d8:	f001 f83e 	bl	800f758 <UART_EndTransmit_IT>
    return;
 800e6dc:	e045      	b.n	800e76a <HAL_UART_IRQHandler+0x56e>
 800e6de:	bf00      	nop
 800e6e0:	40020010 	.word	0x40020010
 800e6e4:	40020028 	.word	0x40020028
 800e6e8:	40020040 	.word	0x40020040
 800e6ec:	40020058 	.word	0x40020058
 800e6f0:	40020070 	.word	0x40020070
 800e6f4:	40020088 	.word	0x40020088
 800e6f8:	400200a0 	.word	0x400200a0
 800e6fc:	400200b8 	.word	0x400200b8
 800e700:	40020410 	.word	0x40020410
 800e704:	40020428 	.word	0x40020428
 800e708:	40020440 	.word	0x40020440
 800e70c:	40020458 	.word	0x40020458
 800e710:	40020470 	.word	0x40020470
 800e714:	40020488 	.word	0x40020488
 800e718:	400204a0 	.word	0x400204a0
 800e71c:	400204b8 	.word	0x400204b8
 800e720:	effffffe 	.word	0xeffffffe
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e724:	69fb      	ldr	r3, [r7, #28]
 800e726:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d008      	beq.n	800e740 <HAL_UART_IRQHandler+0x544>
 800e72e:	69bb      	ldr	r3, [r7, #24]
 800e730:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e734:	2b00      	cmp	r3, #0
 800e736:	d003      	beq.n	800e740 <HAL_UART_IRQHandler+0x544>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e738:	6878      	ldr	r0, [r7, #4]
 800e73a:	f001 fb17 	bl	800fd6c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e73e:	e014      	b.n	800e76a <HAL_UART_IRQHandler+0x56e>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e740:	69fb      	ldr	r3, [r7, #28]
 800e742:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e746:	2b00      	cmp	r3, #0
 800e748:	d00f      	beq.n	800e76a <HAL_UART_IRQHandler+0x56e>
 800e74a:	69bb      	ldr	r3, [r7, #24]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	da0c      	bge.n	800e76a <HAL_UART_IRQHandler+0x56e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e750:	6878      	ldr	r0, [r7, #4]
 800e752:	f001 fb01 	bl	800fd58 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e756:	e008      	b.n	800e76a <HAL_UART_IRQHandler+0x56e>
      return;
 800e758:	bf00      	nop
 800e75a:	e006      	b.n	800e76a <HAL_UART_IRQHandler+0x56e>
    return;
 800e75c:	bf00      	nop
 800e75e:	e004      	b.n	800e76a <HAL_UART_IRQHandler+0x56e>
      return;
 800e760:	bf00      	nop
 800e762:	e002      	b.n	800e76a <HAL_UART_IRQHandler+0x56e>
      return;
 800e764:	bf00      	nop
 800e766:	e000      	b.n	800e76a <HAL_UART_IRQHandler+0x56e>
    return;
 800e768:	bf00      	nop
  }
}
 800e76a:	3720      	adds	r7, #32
 800e76c:	46bd      	mov	sp, r7
 800e76e:	bd80      	pop	{r7, pc}

0800e770 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e770:	b480      	push	{r7}
 800e772:	b083      	sub	sp, #12
 800e774:	af00      	add	r7, sp, #0
 800e776:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800e778:	bf00      	nop
 800e77a:	370c      	adds	r7, #12
 800e77c:	46bd      	mov	sp, r7
 800e77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e782:	4770      	bx	lr

0800e784 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e784:	b480      	push	{r7}
 800e786:	b083      	sub	sp, #12
 800e788:	af00      	add	r7, sp, #0
 800e78a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e78c:	bf00      	nop
 800e78e:	370c      	adds	r7, #12
 800e790:	46bd      	mov	sp, r7
 800e792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e796:	4770      	bx	lr

0800e798 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e798:	b480      	push	{r7}
 800e79a:	b083      	sub	sp, #12
 800e79c:	af00      	add	r7, sp, #0
 800e79e:	6078      	str	r0, [r7, #4]
 800e7a0:	460b      	mov	r3, r1
 800e7a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e7a4:	bf00      	nop
 800e7a6:	370c      	adds	r7, #12
 800e7a8:	46bd      	mov	sp, r7
 800e7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ae:	4770      	bx	lr

0800e7b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e7b0:	b5b0      	push	{r4, r5, r7, lr}
 800e7b2:	b08e      	sub	sp, #56	; 0x38
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e7b8:	2300      	movs	r3, #0
 800e7ba:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	689a      	ldr	r2, [r3, #8]
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	691b      	ldr	r3, [r3, #16]
 800e7c6:	431a      	orrs	r2, r3
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	695b      	ldr	r3, [r3, #20]
 800e7cc:	431a      	orrs	r2, r3
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	69db      	ldr	r3, [r3, #28]
 800e7d2:	4313      	orrs	r3, r2
 800e7d4:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	681a      	ldr	r2, [r3, #0]
 800e7dc:	4bbf      	ldr	r3, [pc, #764]	; (800eadc <UART_SetConfig+0x32c>)
 800e7de:	4013      	ands	r3, r2
 800e7e0:	687a      	ldr	r2, [r7, #4]
 800e7e2:	6812      	ldr	r2, [r2, #0]
 800e7e4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e7e6:	430b      	orrs	r3, r1
 800e7e8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	685b      	ldr	r3, [r3, #4]
 800e7f0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	68da      	ldr	r2, [r3, #12]
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	430a      	orrs	r2, r1
 800e7fe:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	699b      	ldr	r3, [r3, #24]
 800e804:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	4ab5      	ldr	r2, [pc, #724]	; (800eae0 <UART_SetConfig+0x330>)
 800e80c:	4293      	cmp	r3, r2
 800e80e:	d004      	beq.n	800e81a <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	6a1b      	ldr	r3, [r3, #32]
 800e814:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e816:	4313      	orrs	r3, r2
 800e818:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	689a      	ldr	r2, [r3, #8]
 800e820:	4bb0      	ldr	r3, [pc, #704]	; (800eae4 <UART_SetConfig+0x334>)
 800e822:	4013      	ands	r3, r2
 800e824:	687a      	ldr	r2, [r7, #4]
 800e826:	6812      	ldr	r2, [r2, #0]
 800e828:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e82a:	430b      	orrs	r3, r1
 800e82c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e834:	f023 010f 	bic.w	r1, r3, #15
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	430a      	orrs	r2, r1
 800e842:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	4aa7      	ldr	r2, [pc, #668]	; (800eae8 <UART_SetConfig+0x338>)
 800e84a:	4293      	cmp	r3, r2
 800e84c:	d176      	bne.n	800e93c <UART_SetConfig+0x18c>
 800e84e:	4ba7      	ldr	r3, [pc, #668]	; (800eaec <UART_SetConfig+0x33c>)
 800e850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e852:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e856:	2b28      	cmp	r3, #40	; 0x28
 800e858:	d86c      	bhi.n	800e934 <UART_SetConfig+0x184>
 800e85a:	a201      	add	r2, pc, #4	; (adr r2, 800e860 <UART_SetConfig+0xb0>)
 800e85c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e860:	0800e905 	.word	0x0800e905
 800e864:	0800e935 	.word	0x0800e935
 800e868:	0800e935 	.word	0x0800e935
 800e86c:	0800e935 	.word	0x0800e935
 800e870:	0800e935 	.word	0x0800e935
 800e874:	0800e935 	.word	0x0800e935
 800e878:	0800e935 	.word	0x0800e935
 800e87c:	0800e935 	.word	0x0800e935
 800e880:	0800e90d 	.word	0x0800e90d
 800e884:	0800e935 	.word	0x0800e935
 800e888:	0800e935 	.word	0x0800e935
 800e88c:	0800e935 	.word	0x0800e935
 800e890:	0800e935 	.word	0x0800e935
 800e894:	0800e935 	.word	0x0800e935
 800e898:	0800e935 	.word	0x0800e935
 800e89c:	0800e935 	.word	0x0800e935
 800e8a0:	0800e915 	.word	0x0800e915
 800e8a4:	0800e935 	.word	0x0800e935
 800e8a8:	0800e935 	.word	0x0800e935
 800e8ac:	0800e935 	.word	0x0800e935
 800e8b0:	0800e935 	.word	0x0800e935
 800e8b4:	0800e935 	.word	0x0800e935
 800e8b8:	0800e935 	.word	0x0800e935
 800e8bc:	0800e935 	.word	0x0800e935
 800e8c0:	0800e91d 	.word	0x0800e91d
 800e8c4:	0800e935 	.word	0x0800e935
 800e8c8:	0800e935 	.word	0x0800e935
 800e8cc:	0800e935 	.word	0x0800e935
 800e8d0:	0800e935 	.word	0x0800e935
 800e8d4:	0800e935 	.word	0x0800e935
 800e8d8:	0800e935 	.word	0x0800e935
 800e8dc:	0800e935 	.word	0x0800e935
 800e8e0:	0800e925 	.word	0x0800e925
 800e8e4:	0800e935 	.word	0x0800e935
 800e8e8:	0800e935 	.word	0x0800e935
 800e8ec:	0800e935 	.word	0x0800e935
 800e8f0:	0800e935 	.word	0x0800e935
 800e8f4:	0800e935 	.word	0x0800e935
 800e8f8:	0800e935 	.word	0x0800e935
 800e8fc:	0800e935 	.word	0x0800e935
 800e900:	0800e92d 	.word	0x0800e92d
 800e904:	2301      	movs	r3, #1
 800e906:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e90a:	e222      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800e90c:	2304      	movs	r3, #4
 800e90e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e912:	e21e      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800e914:	2308      	movs	r3, #8
 800e916:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e91a:	e21a      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800e91c:	2310      	movs	r3, #16
 800e91e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e922:	e216      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800e924:	2320      	movs	r3, #32
 800e926:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e92a:	e212      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800e92c:	2340      	movs	r3, #64	; 0x40
 800e92e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e932:	e20e      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800e934:	2380      	movs	r3, #128	; 0x80
 800e936:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e93a:	e20a      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	4a6b      	ldr	r2, [pc, #428]	; (800eaf0 <UART_SetConfig+0x340>)
 800e942:	4293      	cmp	r3, r2
 800e944:	d130      	bne.n	800e9a8 <UART_SetConfig+0x1f8>
 800e946:	4b69      	ldr	r3, [pc, #420]	; (800eaec <UART_SetConfig+0x33c>)
 800e948:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e94a:	f003 0307 	and.w	r3, r3, #7
 800e94e:	2b05      	cmp	r3, #5
 800e950:	d826      	bhi.n	800e9a0 <UART_SetConfig+0x1f0>
 800e952:	a201      	add	r2, pc, #4	; (adr r2, 800e958 <UART_SetConfig+0x1a8>)
 800e954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e958:	0800e971 	.word	0x0800e971
 800e95c:	0800e979 	.word	0x0800e979
 800e960:	0800e981 	.word	0x0800e981
 800e964:	0800e989 	.word	0x0800e989
 800e968:	0800e991 	.word	0x0800e991
 800e96c:	0800e999 	.word	0x0800e999
 800e970:	2300      	movs	r3, #0
 800e972:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e976:	e1ec      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800e978:	2304      	movs	r3, #4
 800e97a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e97e:	e1e8      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800e980:	2308      	movs	r3, #8
 800e982:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e986:	e1e4      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800e988:	2310      	movs	r3, #16
 800e98a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e98e:	e1e0      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800e990:	2320      	movs	r3, #32
 800e992:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e996:	e1dc      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800e998:	2340      	movs	r3, #64	; 0x40
 800e99a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e99e:	e1d8      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800e9a0:	2380      	movs	r3, #128	; 0x80
 800e9a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e9a6:	e1d4      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	4a51      	ldr	r2, [pc, #324]	; (800eaf4 <UART_SetConfig+0x344>)
 800e9ae:	4293      	cmp	r3, r2
 800e9b0:	d130      	bne.n	800ea14 <UART_SetConfig+0x264>
 800e9b2:	4b4e      	ldr	r3, [pc, #312]	; (800eaec <UART_SetConfig+0x33c>)
 800e9b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e9b6:	f003 0307 	and.w	r3, r3, #7
 800e9ba:	2b05      	cmp	r3, #5
 800e9bc:	d826      	bhi.n	800ea0c <UART_SetConfig+0x25c>
 800e9be:	a201      	add	r2, pc, #4	; (adr r2, 800e9c4 <UART_SetConfig+0x214>)
 800e9c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9c4:	0800e9dd 	.word	0x0800e9dd
 800e9c8:	0800e9e5 	.word	0x0800e9e5
 800e9cc:	0800e9ed 	.word	0x0800e9ed
 800e9d0:	0800e9f5 	.word	0x0800e9f5
 800e9d4:	0800e9fd 	.word	0x0800e9fd
 800e9d8:	0800ea05 	.word	0x0800ea05
 800e9dc:	2300      	movs	r3, #0
 800e9de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e9e2:	e1b6      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800e9e4:	2304      	movs	r3, #4
 800e9e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e9ea:	e1b2      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800e9ec:	2308      	movs	r3, #8
 800e9ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e9f2:	e1ae      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800e9f4:	2310      	movs	r3, #16
 800e9f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e9fa:	e1aa      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800e9fc:	2320      	movs	r3, #32
 800e9fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ea02:	e1a6      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ea04:	2340      	movs	r3, #64	; 0x40
 800ea06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ea0a:	e1a2      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ea0c:	2380      	movs	r3, #128	; 0x80
 800ea0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ea12:	e19e      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	4a37      	ldr	r2, [pc, #220]	; (800eaf8 <UART_SetConfig+0x348>)
 800ea1a:	4293      	cmp	r3, r2
 800ea1c:	d130      	bne.n	800ea80 <UART_SetConfig+0x2d0>
 800ea1e:	4b33      	ldr	r3, [pc, #204]	; (800eaec <UART_SetConfig+0x33c>)
 800ea20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ea22:	f003 0307 	and.w	r3, r3, #7
 800ea26:	2b05      	cmp	r3, #5
 800ea28:	d826      	bhi.n	800ea78 <UART_SetConfig+0x2c8>
 800ea2a:	a201      	add	r2, pc, #4	; (adr r2, 800ea30 <UART_SetConfig+0x280>)
 800ea2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea30:	0800ea49 	.word	0x0800ea49
 800ea34:	0800ea51 	.word	0x0800ea51
 800ea38:	0800ea59 	.word	0x0800ea59
 800ea3c:	0800ea61 	.word	0x0800ea61
 800ea40:	0800ea69 	.word	0x0800ea69
 800ea44:	0800ea71 	.word	0x0800ea71
 800ea48:	2300      	movs	r3, #0
 800ea4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ea4e:	e180      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ea50:	2304      	movs	r3, #4
 800ea52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ea56:	e17c      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ea58:	2308      	movs	r3, #8
 800ea5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ea5e:	e178      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ea60:	2310      	movs	r3, #16
 800ea62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ea66:	e174      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ea68:	2320      	movs	r3, #32
 800ea6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ea6e:	e170      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ea70:	2340      	movs	r3, #64	; 0x40
 800ea72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ea76:	e16c      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ea78:	2380      	movs	r3, #128	; 0x80
 800ea7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ea7e:	e168      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	4a1d      	ldr	r2, [pc, #116]	; (800eafc <UART_SetConfig+0x34c>)
 800ea86:	4293      	cmp	r3, r2
 800ea88:	d142      	bne.n	800eb10 <UART_SetConfig+0x360>
 800ea8a:	4b18      	ldr	r3, [pc, #96]	; (800eaec <UART_SetConfig+0x33c>)
 800ea8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ea8e:	f003 0307 	and.w	r3, r3, #7
 800ea92:	2b05      	cmp	r3, #5
 800ea94:	d838      	bhi.n	800eb08 <UART_SetConfig+0x358>
 800ea96:	a201      	add	r2, pc, #4	; (adr r2, 800ea9c <UART_SetConfig+0x2ec>)
 800ea98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea9c:	0800eab5 	.word	0x0800eab5
 800eaa0:	0800eabd 	.word	0x0800eabd
 800eaa4:	0800eac5 	.word	0x0800eac5
 800eaa8:	0800eacd 	.word	0x0800eacd
 800eaac:	0800ead5 	.word	0x0800ead5
 800eab0:	0800eb01 	.word	0x0800eb01
 800eab4:	2300      	movs	r3, #0
 800eab6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800eaba:	e14a      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800eabc:	2304      	movs	r3, #4
 800eabe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800eac2:	e146      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800eac4:	2308      	movs	r3, #8
 800eac6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800eaca:	e142      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800eacc:	2310      	movs	r3, #16
 800eace:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ead2:	e13e      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ead4:	2320      	movs	r3, #32
 800ead6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800eada:	e13a      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800eadc:	cfff69f3 	.word	0xcfff69f3
 800eae0:	58000c00 	.word	0x58000c00
 800eae4:	11fff4ff 	.word	0x11fff4ff
 800eae8:	40011000 	.word	0x40011000
 800eaec:	58024400 	.word	0x58024400
 800eaf0:	40004400 	.word	0x40004400
 800eaf4:	40004800 	.word	0x40004800
 800eaf8:	40004c00 	.word	0x40004c00
 800eafc:	40005000 	.word	0x40005000
 800eb00:	2340      	movs	r3, #64	; 0x40
 800eb02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800eb06:	e124      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800eb08:	2380      	movs	r3, #128	; 0x80
 800eb0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800eb0e:	e120      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	4acc      	ldr	r2, [pc, #816]	; (800ee48 <UART_SetConfig+0x698>)
 800eb16:	4293      	cmp	r3, r2
 800eb18:	d176      	bne.n	800ec08 <UART_SetConfig+0x458>
 800eb1a:	4bcc      	ldr	r3, [pc, #816]	; (800ee4c <UART_SetConfig+0x69c>)
 800eb1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eb1e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800eb22:	2b28      	cmp	r3, #40	; 0x28
 800eb24:	d86c      	bhi.n	800ec00 <UART_SetConfig+0x450>
 800eb26:	a201      	add	r2, pc, #4	; (adr r2, 800eb2c <UART_SetConfig+0x37c>)
 800eb28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb2c:	0800ebd1 	.word	0x0800ebd1
 800eb30:	0800ec01 	.word	0x0800ec01
 800eb34:	0800ec01 	.word	0x0800ec01
 800eb38:	0800ec01 	.word	0x0800ec01
 800eb3c:	0800ec01 	.word	0x0800ec01
 800eb40:	0800ec01 	.word	0x0800ec01
 800eb44:	0800ec01 	.word	0x0800ec01
 800eb48:	0800ec01 	.word	0x0800ec01
 800eb4c:	0800ebd9 	.word	0x0800ebd9
 800eb50:	0800ec01 	.word	0x0800ec01
 800eb54:	0800ec01 	.word	0x0800ec01
 800eb58:	0800ec01 	.word	0x0800ec01
 800eb5c:	0800ec01 	.word	0x0800ec01
 800eb60:	0800ec01 	.word	0x0800ec01
 800eb64:	0800ec01 	.word	0x0800ec01
 800eb68:	0800ec01 	.word	0x0800ec01
 800eb6c:	0800ebe1 	.word	0x0800ebe1
 800eb70:	0800ec01 	.word	0x0800ec01
 800eb74:	0800ec01 	.word	0x0800ec01
 800eb78:	0800ec01 	.word	0x0800ec01
 800eb7c:	0800ec01 	.word	0x0800ec01
 800eb80:	0800ec01 	.word	0x0800ec01
 800eb84:	0800ec01 	.word	0x0800ec01
 800eb88:	0800ec01 	.word	0x0800ec01
 800eb8c:	0800ebe9 	.word	0x0800ebe9
 800eb90:	0800ec01 	.word	0x0800ec01
 800eb94:	0800ec01 	.word	0x0800ec01
 800eb98:	0800ec01 	.word	0x0800ec01
 800eb9c:	0800ec01 	.word	0x0800ec01
 800eba0:	0800ec01 	.word	0x0800ec01
 800eba4:	0800ec01 	.word	0x0800ec01
 800eba8:	0800ec01 	.word	0x0800ec01
 800ebac:	0800ebf1 	.word	0x0800ebf1
 800ebb0:	0800ec01 	.word	0x0800ec01
 800ebb4:	0800ec01 	.word	0x0800ec01
 800ebb8:	0800ec01 	.word	0x0800ec01
 800ebbc:	0800ec01 	.word	0x0800ec01
 800ebc0:	0800ec01 	.word	0x0800ec01
 800ebc4:	0800ec01 	.word	0x0800ec01
 800ebc8:	0800ec01 	.word	0x0800ec01
 800ebcc:	0800ebf9 	.word	0x0800ebf9
 800ebd0:	2301      	movs	r3, #1
 800ebd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ebd6:	e0bc      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ebd8:	2304      	movs	r3, #4
 800ebda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ebde:	e0b8      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ebe0:	2308      	movs	r3, #8
 800ebe2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ebe6:	e0b4      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ebe8:	2310      	movs	r3, #16
 800ebea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ebee:	e0b0      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ebf0:	2320      	movs	r3, #32
 800ebf2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ebf6:	e0ac      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ebf8:	2340      	movs	r3, #64	; 0x40
 800ebfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ebfe:	e0a8      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ec00:	2380      	movs	r3, #128	; 0x80
 800ec02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ec06:	e0a4      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	4a90      	ldr	r2, [pc, #576]	; (800ee50 <UART_SetConfig+0x6a0>)
 800ec0e:	4293      	cmp	r3, r2
 800ec10:	d130      	bne.n	800ec74 <UART_SetConfig+0x4c4>
 800ec12:	4b8e      	ldr	r3, [pc, #568]	; (800ee4c <UART_SetConfig+0x69c>)
 800ec14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ec16:	f003 0307 	and.w	r3, r3, #7
 800ec1a:	2b05      	cmp	r3, #5
 800ec1c:	d826      	bhi.n	800ec6c <UART_SetConfig+0x4bc>
 800ec1e:	a201      	add	r2, pc, #4	; (adr r2, 800ec24 <UART_SetConfig+0x474>)
 800ec20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec24:	0800ec3d 	.word	0x0800ec3d
 800ec28:	0800ec45 	.word	0x0800ec45
 800ec2c:	0800ec4d 	.word	0x0800ec4d
 800ec30:	0800ec55 	.word	0x0800ec55
 800ec34:	0800ec5d 	.word	0x0800ec5d
 800ec38:	0800ec65 	.word	0x0800ec65
 800ec3c:	2300      	movs	r3, #0
 800ec3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ec42:	e086      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ec44:	2304      	movs	r3, #4
 800ec46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ec4a:	e082      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ec4c:	2308      	movs	r3, #8
 800ec4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ec52:	e07e      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ec54:	2310      	movs	r3, #16
 800ec56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ec5a:	e07a      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ec5c:	2320      	movs	r3, #32
 800ec5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ec62:	e076      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ec64:	2340      	movs	r3, #64	; 0x40
 800ec66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ec6a:	e072      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ec6c:	2380      	movs	r3, #128	; 0x80
 800ec6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ec72:	e06e      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	4a76      	ldr	r2, [pc, #472]	; (800ee54 <UART_SetConfig+0x6a4>)
 800ec7a:	4293      	cmp	r3, r2
 800ec7c:	d130      	bne.n	800ece0 <UART_SetConfig+0x530>
 800ec7e:	4b73      	ldr	r3, [pc, #460]	; (800ee4c <UART_SetConfig+0x69c>)
 800ec80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ec82:	f003 0307 	and.w	r3, r3, #7
 800ec86:	2b05      	cmp	r3, #5
 800ec88:	d826      	bhi.n	800ecd8 <UART_SetConfig+0x528>
 800ec8a:	a201      	add	r2, pc, #4	; (adr r2, 800ec90 <UART_SetConfig+0x4e0>)
 800ec8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec90:	0800eca9 	.word	0x0800eca9
 800ec94:	0800ecb1 	.word	0x0800ecb1
 800ec98:	0800ecb9 	.word	0x0800ecb9
 800ec9c:	0800ecc1 	.word	0x0800ecc1
 800eca0:	0800ecc9 	.word	0x0800ecc9
 800eca4:	0800ecd1 	.word	0x0800ecd1
 800eca8:	2300      	movs	r3, #0
 800ecaa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ecae:	e050      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ecb0:	2304      	movs	r3, #4
 800ecb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ecb6:	e04c      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ecb8:	2308      	movs	r3, #8
 800ecba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ecbe:	e048      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ecc0:	2310      	movs	r3, #16
 800ecc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ecc6:	e044      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ecc8:	2320      	movs	r3, #32
 800ecca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ecce:	e040      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ecd0:	2340      	movs	r3, #64	; 0x40
 800ecd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ecd6:	e03c      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ecd8:	2380      	movs	r3, #128	; 0x80
 800ecda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ecde:	e038      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	4a5c      	ldr	r2, [pc, #368]	; (800ee58 <UART_SetConfig+0x6a8>)
 800ece6:	4293      	cmp	r3, r2
 800ece8:	d130      	bne.n	800ed4c <UART_SetConfig+0x59c>
 800ecea:	4b58      	ldr	r3, [pc, #352]	; (800ee4c <UART_SetConfig+0x69c>)
 800ecec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ecee:	f003 0307 	and.w	r3, r3, #7
 800ecf2:	2b05      	cmp	r3, #5
 800ecf4:	d826      	bhi.n	800ed44 <UART_SetConfig+0x594>
 800ecf6:	a201      	add	r2, pc, #4	; (adr r2, 800ecfc <UART_SetConfig+0x54c>)
 800ecf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecfc:	0800ed15 	.word	0x0800ed15
 800ed00:	0800ed1d 	.word	0x0800ed1d
 800ed04:	0800ed25 	.word	0x0800ed25
 800ed08:	0800ed2d 	.word	0x0800ed2d
 800ed0c:	0800ed35 	.word	0x0800ed35
 800ed10:	0800ed3d 	.word	0x0800ed3d
 800ed14:	2302      	movs	r3, #2
 800ed16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ed1a:	e01a      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ed1c:	2304      	movs	r3, #4
 800ed1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ed22:	e016      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ed24:	2308      	movs	r3, #8
 800ed26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ed2a:	e012      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ed2c:	2310      	movs	r3, #16
 800ed2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ed32:	e00e      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ed34:	2320      	movs	r3, #32
 800ed36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ed3a:	e00a      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ed3c:	2340      	movs	r3, #64	; 0x40
 800ed3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ed42:	e006      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ed44:	2380      	movs	r3, #128	; 0x80
 800ed46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ed4a:	e002      	b.n	800ed52 <UART_SetConfig+0x5a2>
 800ed4c:	2380      	movs	r3, #128	; 0x80
 800ed4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	4a40      	ldr	r2, [pc, #256]	; (800ee58 <UART_SetConfig+0x6a8>)
 800ed58:	4293      	cmp	r3, r2
 800ed5a:	f040 80ef 	bne.w	800ef3c <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ed5e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ed62:	2b20      	cmp	r3, #32
 800ed64:	dc46      	bgt.n	800edf4 <UART_SetConfig+0x644>
 800ed66:	2b02      	cmp	r3, #2
 800ed68:	f2c0 8081 	blt.w	800ee6e <UART_SetConfig+0x6be>
 800ed6c:	3b02      	subs	r3, #2
 800ed6e:	2b1e      	cmp	r3, #30
 800ed70:	d87d      	bhi.n	800ee6e <UART_SetConfig+0x6be>
 800ed72:	a201      	add	r2, pc, #4	; (adr r2, 800ed78 <UART_SetConfig+0x5c8>)
 800ed74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed78:	0800edfb 	.word	0x0800edfb
 800ed7c:	0800ee6f 	.word	0x0800ee6f
 800ed80:	0800ee03 	.word	0x0800ee03
 800ed84:	0800ee6f 	.word	0x0800ee6f
 800ed88:	0800ee6f 	.word	0x0800ee6f
 800ed8c:	0800ee6f 	.word	0x0800ee6f
 800ed90:	0800ee13 	.word	0x0800ee13
 800ed94:	0800ee6f 	.word	0x0800ee6f
 800ed98:	0800ee6f 	.word	0x0800ee6f
 800ed9c:	0800ee6f 	.word	0x0800ee6f
 800eda0:	0800ee6f 	.word	0x0800ee6f
 800eda4:	0800ee6f 	.word	0x0800ee6f
 800eda8:	0800ee6f 	.word	0x0800ee6f
 800edac:	0800ee6f 	.word	0x0800ee6f
 800edb0:	0800ee23 	.word	0x0800ee23
 800edb4:	0800ee6f 	.word	0x0800ee6f
 800edb8:	0800ee6f 	.word	0x0800ee6f
 800edbc:	0800ee6f 	.word	0x0800ee6f
 800edc0:	0800ee6f 	.word	0x0800ee6f
 800edc4:	0800ee6f 	.word	0x0800ee6f
 800edc8:	0800ee6f 	.word	0x0800ee6f
 800edcc:	0800ee6f 	.word	0x0800ee6f
 800edd0:	0800ee6f 	.word	0x0800ee6f
 800edd4:	0800ee6f 	.word	0x0800ee6f
 800edd8:	0800ee6f 	.word	0x0800ee6f
 800eddc:	0800ee6f 	.word	0x0800ee6f
 800ede0:	0800ee6f 	.word	0x0800ee6f
 800ede4:	0800ee6f 	.word	0x0800ee6f
 800ede8:	0800ee6f 	.word	0x0800ee6f
 800edec:	0800ee6f 	.word	0x0800ee6f
 800edf0:	0800ee61 	.word	0x0800ee61
 800edf4:	2b40      	cmp	r3, #64	; 0x40
 800edf6:	d036      	beq.n	800ee66 <UART_SetConfig+0x6b6>
 800edf8:	e039      	b.n	800ee6e <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800edfa:	f7fb ffe9 	bl	800add0 <HAL_RCCEx_GetD3PCLK1Freq>
 800edfe:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800ee00:	e03b      	b.n	800ee7a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ee02:	f107 0314 	add.w	r3, r7, #20
 800ee06:	4618      	mov	r0, r3
 800ee08:	f7fb fff8 	bl	800adfc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ee0c:	69bb      	ldr	r3, [r7, #24]
 800ee0e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ee10:	e033      	b.n	800ee7a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ee12:	f107 0308 	add.w	r3, r7, #8
 800ee16:	4618      	mov	r0, r3
 800ee18:	f7fc f944 	bl	800b0a4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ee20:	e02b      	b.n	800ee7a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ee22:	4b0a      	ldr	r3, [pc, #40]	; (800ee4c <UART_SetConfig+0x69c>)
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	f003 0320 	and.w	r3, r3, #32
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d009      	beq.n	800ee42 <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ee2e:	4b07      	ldr	r3, [pc, #28]	; (800ee4c <UART_SetConfig+0x69c>)
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	08db      	lsrs	r3, r3, #3
 800ee34:	f003 0303 	and.w	r3, r3, #3
 800ee38:	4a08      	ldr	r2, [pc, #32]	; (800ee5c <UART_SetConfig+0x6ac>)
 800ee3a:	fa22 f303 	lsr.w	r3, r2, r3
 800ee3e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ee40:	e01b      	b.n	800ee7a <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 800ee42:	4b06      	ldr	r3, [pc, #24]	; (800ee5c <UART_SetConfig+0x6ac>)
 800ee44:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ee46:	e018      	b.n	800ee7a <UART_SetConfig+0x6ca>
 800ee48:	40011400 	.word	0x40011400
 800ee4c:	58024400 	.word	0x58024400
 800ee50:	40007800 	.word	0x40007800
 800ee54:	40007c00 	.word	0x40007c00
 800ee58:	58000c00 	.word	0x58000c00
 800ee5c:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ee60:	4bc4      	ldr	r3, [pc, #784]	; (800f174 <UART_SetConfig+0x9c4>)
 800ee62:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ee64:	e009      	b.n	800ee7a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ee66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ee6a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ee6c:	e005      	b.n	800ee7a <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 800ee6e:	2300      	movs	r3, #0
 800ee70:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800ee72:	2301      	movs	r3, #1
 800ee74:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800ee78:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ee7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	f000 81da 	beq.w	800f236 <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ee86:	4abc      	ldr	r2, [pc, #752]	; (800f178 <UART_SetConfig+0x9c8>)
 800ee88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ee8c:	461a      	mov	r2, r3
 800ee8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee90:	fbb3 f3f2 	udiv	r3, r3, r2
 800ee94:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	685a      	ldr	r2, [r3, #4]
 800ee9a:	4613      	mov	r3, r2
 800ee9c:	005b      	lsls	r3, r3, #1
 800ee9e:	4413      	add	r3, r2
 800eea0:	6a3a      	ldr	r2, [r7, #32]
 800eea2:	429a      	cmp	r2, r3
 800eea4:	d305      	bcc.n	800eeb2 <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	685b      	ldr	r3, [r3, #4]
 800eeaa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800eeac:	6a3a      	ldr	r2, [r7, #32]
 800eeae:	429a      	cmp	r2, r3
 800eeb0:	d903      	bls.n	800eeba <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 800eeb2:	2301      	movs	r3, #1
 800eeb4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800eeb8:	e1bd      	b.n	800f236 <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800eeba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eebc:	4618      	mov	r0, r3
 800eebe:	f04f 0100 	mov.w	r1, #0
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eec6:	4aac      	ldr	r2, [pc, #688]	; (800f178 <UART_SetConfig+0x9c8>)
 800eec8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eecc:	b29a      	uxth	r2, r3
 800eece:	f04f 0300 	mov.w	r3, #0
 800eed2:	f7f1 fa5d 	bl	8000390 <__aeabi_uldivmod>
 800eed6:	4602      	mov	r2, r0
 800eed8:	460b      	mov	r3, r1
 800eeda:	4610      	mov	r0, r2
 800eedc:	4619      	mov	r1, r3
 800eede:	f04f 0200 	mov.w	r2, #0
 800eee2:	f04f 0300 	mov.w	r3, #0
 800eee6:	020b      	lsls	r3, r1, #8
 800eee8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800eeec:	0202      	lsls	r2, r0, #8
 800eeee:	6879      	ldr	r1, [r7, #4]
 800eef0:	6849      	ldr	r1, [r1, #4]
 800eef2:	0849      	lsrs	r1, r1, #1
 800eef4:	4608      	mov	r0, r1
 800eef6:	f04f 0100 	mov.w	r1, #0
 800eefa:	1814      	adds	r4, r2, r0
 800eefc:	eb43 0501 	adc.w	r5, r3, r1
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	685b      	ldr	r3, [r3, #4]
 800ef04:	461a      	mov	r2, r3
 800ef06:	f04f 0300 	mov.w	r3, #0
 800ef0a:	4620      	mov	r0, r4
 800ef0c:	4629      	mov	r1, r5
 800ef0e:	f7f1 fa3f 	bl	8000390 <__aeabi_uldivmod>
 800ef12:	4602      	mov	r2, r0
 800ef14:	460b      	mov	r3, r1
 800ef16:	4613      	mov	r3, r2
 800ef18:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ef1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef1c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ef20:	d308      	bcc.n	800ef34 <UART_SetConfig+0x784>
 800ef22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef24:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ef28:	d204      	bcs.n	800ef34 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	681b      	ldr	r3, [r3, #0]
 800ef2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ef30:	60da      	str	r2, [r3, #12]
 800ef32:	e180      	b.n	800f236 <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 800ef34:	2301      	movs	r3, #1
 800ef36:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800ef3a:	e17c      	b.n	800f236 <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	69db      	ldr	r3, [r3, #28]
 800ef40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ef44:	f040 80bf 	bne.w	800f0c6 <UART_SetConfig+0x916>
  {
    switch (clocksource)
 800ef48:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ef4c:	2b20      	cmp	r3, #32
 800ef4e:	dc49      	bgt.n	800efe4 <UART_SetConfig+0x834>
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	db7c      	blt.n	800f04e <UART_SetConfig+0x89e>
 800ef54:	2b20      	cmp	r3, #32
 800ef56:	d87a      	bhi.n	800f04e <UART_SetConfig+0x89e>
 800ef58:	a201      	add	r2, pc, #4	; (adr r2, 800ef60 <UART_SetConfig+0x7b0>)
 800ef5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef5e:	bf00      	nop
 800ef60:	0800efeb 	.word	0x0800efeb
 800ef64:	0800eff3 	.word	0x0800eff3
 800ef68:	0800f04f 	.word	0x0800f04f
 800ef6c:	0800f04f 	.word	0x0800f04f
 800ef70:	0800effb 	.word	0x0800effb
 800ef74:	0800f04f 	.word	0x0800f04f
 800ef78:	0800f04f 	.word	0x0800f04f
 800ef7c:	0800f04f 	.word	0x0800f04f
 800ef80:	0800f00b 	.word	0x0800f00b
 800ef84:	0800f04f 	.word	0x0800f04f
 800ef88:	0800f04f 	.word	0x0800f04f
 800ef8c:	0800f04f 	.word	0x0800f04f
 800ef90:	0800f04f 	.word	0x0800f04f
 800ef94:	0800f04f 	.word	0x0800f04f
 800ef98:	0800f04f 	.word	0x0800f04f
 800ef9c:	0800f04f 	.word	0x0800f04f
 800efa0:	0800f01b 	.word	0x0800f01b
 800efa4:	0800f04f 	.word	0x0800f04f
 800efa8:	0800f04f 	.word	0x0800f04f
 800efac:	0800f04f 	.word	0x0800f04f
 800efb0:	0800f04f 	.word	0x0800f04f
 800efb4:	0800f04f 	.word	0x0800f04f
 800efb8:	0800f04f 	.word	0x0800f04f
 800efbc:	0800f04f 	.word	0x0800f04f
 800efc0:	0800f04f 	.word	0x0800f04f
 800efc4:	0800f04f 	.word	0x0800f04f
 800efc8:	0800f04f 	.word	0x0800f04f
 800efcc:	0800f04f 	.word	0x0800f04f
 800efd0:	0800f04f 	.word	0x0800f04f
 800efd4:	0800f04f 	.word	0x0800f04f
 800efd8:	0800f04f 	.word	0x0800f04f
 800efdc:	0800f04f 	.word	0x0800f04f
 800efe0:	0800f041 	.word	0x0800f041
 800efe4:	2b40      	cmp	r3, #64	; 0x40
 800efe6:	d02e      	beq.n	800f046 <UART_SetConfig+0x896>
 800efe8:	e031      	b.n	800f04e <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800efea:	f7fa fa71 	bl	80094d0 <HAL_RCC_GetPCLK1Freq>
 800efee:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800eff0:	e033      	b.n	800f05a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eff2:	f7fa fa83 	bl	80094fc <HAL_RCC_GetPCLK2Freq>
 800eff6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800eff8:	e02f      	b.n	800f05a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800effa:	f107 0314 	add.w	r3, r7, #20
 800effe:	4618      	mov	r0, r3
 800f000:	f7fb fefc 	bl	800adfc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f004:	69bb      	ldr	r3, [r7, #24]
 800f006:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800f008:	e027      	b.n	800f05a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f00a:	f107 0308 	add.w	r3, r7, #8
 800f00e:	4618      	mov	r0, r3
 800f010:	f7fc f848 	bl	800b0a4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800f018:	e01f      	b.n	800f05a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f01a:	4b58      	ldr	r3, [pc, #352]	; (800f17c <UART_SetConfig+0x9cc>)
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	f003 0320 	and.w	r3, r3, #32
 800f022:	2b00      	cmp	r3, #0
 800f024:	d009      	beq.n	800f03a <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f026:	4b55      	ldr	r3, [pc, #340]	; (800f17c <UART_SetConfig+0x9cc>)
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	08db      	lsrs	r3, r3, #3
 800f02c:	f003 0303 	and.w	r3, r3, #3
 800f030:	4a53      	ldr	r2, [pc, #332]	; (800f180 <UART_SetConfig+0x9d0>)
 800f032:	fa22 f303 	lsr.w	r3, r2, r3
 800f036:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f038:	e00f      	b.n	800f05a <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 800f03a:	4b51      	ldr	r3, [pc, #324]	; (800f180 <UART_SetConfig+0x9d0>)
 800f03c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800f03e:	e00c      	b.n	800f05a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f040:	4b4c      	ldr	r3, [pc, #304]	; (800f174 <UART_SetConfig+0x9c4>)
 800f042:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800f044:	e009      	b.n	800f05a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f046:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f04a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800f04c:	e005      	b.n	800f05a <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 800f04e:	2300      	movs	r3, #0
 800f050:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800f052:	2301      	movs	r3, #1
 800f054:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800f058:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f05a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	f000 80ea 	beq.w	800f236 <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f066:	4a44      	ldr	r2, [pc, #272]	; (800f178 <UART_SetConfig+0x9c8>)
 800f068:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f06c:	461a      	mov	r2, r3
 800f06e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f070:	fbb3 f3f2 	udiv	r3, r3, r2
 800f074:	005a      	lsls	r2, r3, #1
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	685b      	ldr	r3, [r3, #4]
 800f07a:	085b      	lsrs	r3, r3, #1
 800f07c:	441a      	add	r2, r3
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	685b      	ldr	r3, [r3, #4]
 800f082:	fbb2 f3f3 	udiv	r3, r2, r3
 800f086:	b29b      	uxth	r3, r3
 800f088:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f08a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f08c:	2b0f      	cmp	r3, #15
 800f08e:	d916      	bls.n	800f0be <UART_SetConfig+0x90e>
 800f090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f092:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f096:	d212      	bcs.n	800f0be <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f09a:	b29b      	uxth	r3, r3
 800f09c:	f023 030f 	bic.w	r3, r3, #15
 800f0a0:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f0a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0a4:	085b      	lsrs	r3, r3, #1
 800f0a6:	b29b      	uxth	r3, r3
 800f0a8:	f003 0307 	and.w	r3, r3, #7
 800f0ac:	b29a      	uxth	r2, r3
 800f0ae:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800f0b0:	4313      	orrs	r3, r2
 800f0b2:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800f0ba:	60da      	str	r2, [r3, #12]
 800f0bc:	e0bb      	b.n	800f236 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800f0be:	2301      	movs	r3, #1
 800f0c0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800f0c4:	e0b7      	b.n	800f236 <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f0c6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800f0ca:	2b20      	cmp	r3, #32
 800f0cc:	dc4a      	bgt.n	800f164 <UART_SetConfig+0x9b4>
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	f2c0 8086 	blt.w	800f1e0 <UART_SetConfig+0xa30>
 800f0d4:	2b20      	cmp	r3, #32
 800f0d6:	f200 8083 	bhi.w	800f1e0 <UART_SetConfig+0xa30>
 800f0da:	a201      	add	r2, pc, #4	; (adr r2, 800f0e0 <UART_SetConfig+0x930>)
 800f0dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0e0:	0800f16b 	.word	0x0800f16b
 800f0e4:	0800f185 	.word	0x0800f185
 800f0e8:	0800f1e1 	.word	0x0800f1e1
 800f0ec:	0800f1e1 	.word	0x0800f1e1
 800f0f0:	0800f18d 	.word	0x0800f18d
 800f0f4:	0800f1e1 	.word	0x0800f1e1
 800f0f8:	0800f1e1 	.word	0x0800f1e1
 800f0fc:	0800f1e1 	.word	0x0800f1e1
 800f100:	0800f19d 	.word	0x0800f19d
 800f104:	0800f1e1 	.word	0x0800f1e1
 800f108:	0800f1e1 	.word	0x0800f1e1
 800f10c:	0800f1e1 	.word	0x0800f1e1
 800f110:	0800f1e1 	.word	0x0800f1e1
 800f114:	0800f1e1 	.word	0x0800f1e1
 800f118:	0800f1e1 	.word	0x0800f1e1
 800f11c:	0800f1e1 	.word	0x0800f1e1
 800f120:	0800f1ad 	.word	0x0800f1ad
 800f124:	0800f1e1 	.word	0x0800f1e1
 800f128:	0800f1e1 	.word	0x0800f1e1
 800f12c:	0800f1e1 	.word	0x0800f1e1
 800f130:	0800f1e1 	.word	0x0800f1e1
 800f134:	0800f1e1 	.word	0x0800f1e1
 800f138:	0800f1e1 	.word	0x0800f1e1
 800f13c:	0800f1e1 	.word	0x0800f1e1
 800f140:	0800f1e1 	.word	0x0800f1e1
 800f144:	0800f1e1 	.word	0x0800f1e1
 800f148:	0800f1e1 	.word	0x0800f1e1
 800f14c:	0800f1e1 	.word	0x0800f1e1
 800f150:	0800f1e1 	.word	0x0800f1e1
 800f154:	0800f1e1 	.word	0x0800f1e1
 800f158:	0800f1e1 	.word	0x0800f1e1
 800f15c:	0800f1e1 	.word	0x0800f1e1
 800f160:	0800f1d3 	.word	0x0800f1d3
 800f164:	2b40      	cmp	r3, #64	; 0x40
 800f166:	d037      	beq.n	800f1d8 <UART_SetConfig+0xa28>
 800f168:	e03a      	b.n	800f1e0 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f16a:	f7fa f9b1 	bl	80094d0 <HAL_RCC_GetPCLK1Freq>
 800f16e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800f170:	e03c      	b.n	800f1ec <UART_SetConfig+0xa3c>
 800f172:	bf00      	nop
 800f174:	003d0900 	.word	0x003d0900
 800f178:	08023504 	.word	0x08023504
 800f17c:	58024400 	.word	0x58024400
 800f180:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f184:	f7fa f9ba 	bl	80094fc <HAL_RCC_GetPCLK2Freq>
 800f188:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800f18a:	e02f      	b.n	800f1ec <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f18c:	f107 0314 	add.w	r3, r7, #20
 800f190:	4618      	mov	r0, r3
 800f192:	f7fb fe33 	bl	800adfc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f196:	69bb      	ldr	r3, [r7, #24]
 800f198:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800f19a:	e027      	b.n	800f1ec <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f19c:	f107 0308 	add.w	r3, r7, #8
 800f1a0:	4618      	mov	r0, r3
 800f1a2:	f7fb ff7f 	bl	800b0a4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800f1aa:	e01f      	b.n	800f1ec <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f1ac:	4b2c      	ldr	r3, [pc, #176]	; (800f260 <UART_SetConfig+0xab0>)
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	f003 0320 	and.w	r3, r3, #32
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d009      	beq.n	800f1cc <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f1b8:	4b29      	ldr	r3, [pc, #164]	; (800f260 <UART_SetConfig+0xab0>)
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	08db      	lsrs	r3, r3, #3
 800f1be:	f003 0303 	and.w	r3, r3, #3
 800f1c2:	4a28      	ldr	r2, [pc, #160]	; (800f264 <UART_SetConfig+0xab4>)
 800f1c4:	fa22 f303 	lsr.w	r3, r2, r3
 800f1c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f1ca:	e00f      	b.n	800f1ec <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 800f1cc:	4b25      	ldr	r3, [pc, #148]	; (800f264 <UART_SetConfig+0xab4>)
 800f1ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800f1d0:	e00c      	b.n	800f1ec <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f1d2:	4b25      	ldr	r3, [pc, #148]	; (800f268 <UART_SetConfig+0xab8>)
 800f1d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800f1d6:	e009      	b.n	800f1ec <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f1d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f1dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800f1de:	e005      	b.n	800f1ec <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 800f1e0:	2300      	movs	r3, #0
 800f1e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800f1e4:	2301      	movs	r3, #1
 800f1e6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800f1ea:	bf00      	nop
    }

    if (pclk != 0U)
 800f1ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d021      	beq.n	800f236 <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f1f6:	4a1d      	ldr	r2, [pc, #116]	; (800f26c <UART_SetConfig+0xabc>)
 800f1f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f1fc:	461a      	mov	r2, r3
 800f1fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f200:	fbb3 f2f2 	udiv	r2, r3, r2
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	685b      	ldr	r3, [r3, #4]
 800f208:	085b      	lsrs	r3, r3, #1
 800f20a:	441a      	add	r2, r3
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	685b      	ldr	r3, [r3, #4]
 800f210:	fbb2 f3f3 	udiv	r3, r2, r3
 800f214:	b29b      	uxth	r3, r3
 800f216:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f21a:	2b0f      	cmp	r3, #15
 800f21c:	d908      	bls.n	800f230 <UART_SetConfig+0xa80>
 800f21e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f220:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f224:	d204      	bcs.n	800f230 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f22c:	60da      	str	r2, [r3, #12]
 800f22e:	e002      	b.n	800f236 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800f230:	2301      	movs	r3, #1
 800f232:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	2201      	movs	r2, #1
 800f23a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	2201      	movs	r2, #1
 800f242:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	2200      	movs	r2, #0
 800f24a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	2200      	movs	r2, #0
 800f250:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800f252:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800f256:	4618      	mov	r0, r3
 800f258:	3738      	adds	r7, #56	; 0x38
 800f25a:	46bd      	mov	sp, r7
 800f25c:	bdb0      	pop	{r4, r5, r7, pc}
 800f25e:	bf00      	nop
 800f260:	58024400 	.word	0x58024400
 800f264:	03d09000 	.word	0x03d09000
 800f268:	003d0900 	.word	0x003d0900
 800f26c:	08023504 	.word	0x08023504

0800f270 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f270:	b480      	push	{r7}
 800f272:	b083      	sub	sp, #12
 800f274:	af00      	add	r7, sp, #0
 800f276:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f27c:	f003 0301 	and.w	r3, r3, #1
 800f280:	2b00      	cmp	r3, #0
 800f282:	d00a      	beq.n	800f29a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	685b      	ldr	r3, [r3, #4]
 800f28a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	430a      	orrs	r2, r1
 800f298:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f29e:	f003 0302 	and.w	r3, r3, #2
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d00a      	beq.n	800f2bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	681b      	ldr	r3, [r3, #0]
 800f2aa:	685b      	ldr	r3, [r3, #4]
 800f2ac:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	430a      	orrs	r2, r1
 800f2ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f2c0:	f003 0304 	and.w	r3, r3, #4
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d00a      	beq.n	800f2de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	681b      	ldr	r3, [r3, #0]
 800f2cc:	685b      	ldr	r3, [r3, #4]
 800f2ce:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	430a      	orrs	r2, r1
 800f2dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f2e2:	f003 0308 	and.w	r3, r3, #8
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d00a      	beq.n	800f300 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	681b      	ldr	r3, [r3, #0]
 800f2ee:	685b      	ldr	r3, [r3, #4]
 800f2f0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	430a      	orrs	r2, r1
 800f2fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f304:	f003 0310 	and.w	r3, r3, #16
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d00a      	beq.n	800f322 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	681b      	ldr	r3, [r3, #0]
 800f310:	689b      	ldr	r3, [r3, #8]
 800f312:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	430a      	orrs	r2, r1
 800f320:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f326:	f003 0320 	and.w	r3, r3, #32
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d00a      	beq.n	800f344 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	689b      	ldr	r3, [r3, #8]
 800f334:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	430a      	orrs	r2, r1
 800f342:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f348:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d01a      	beq.n	800f386 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	685b      	ldr	r3, [r3, #4]
 800f356:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	430a      	orrs	r2, r1
 800f364:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f36a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f36e:	d10a      	bne.n	800f386 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	681b      	ldr	r3, [r3, #0]
 800f374:	685b      	ldr	r3, [r3, #4]
 800f376:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	430a      	orrs	r2, r1
 800f384:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f38a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d00a      	beq.n	800f3a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	685b      	ldr	r3, [r3, #4]
 800f398:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	430a      	orrs	r2, r1
 800f3a6:	605a      	str	r2, [r3, #4]
  }
}
 800f3a8:	bf00      	nop
 800f3aa:	370c      	adds	r7, #12
 800f3ac:	46bd      	mov	sp, r7
 800f3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3b2:	4770      	bx	lr

0800f3b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f3b4:	b580      	push	{r7, lr}
 800f3b6:	b086      	sub	sp, #24
 800f3b8:	af02      	add	r7, sp, #8
 800f3ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	2200      	movs	r2, #0
 800f3c0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f3c4:	f7f5 fc66 	bl	8004c94 <HAL_GetTick>
 800f3c8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	f003 0308 	and.w	r3, r3, #8
 800f3d4:	2b08      	cmp	r3, #8
 800f3d6:	d10e      	bne.n	800f3f6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f3d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f3dc:	9300      	str	r3, [sp, #0]
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	2200      	movs	r2, #0
 800f3e2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f3e6:	6878      	ldr	r0, [r7, #4]
 800f3e8:	f000 f82f 	bl	800f44a <UART_WaitOnFlagUntilTimeout>
 800f3ec:	4603      	mov	r3, r0
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d001      	beq.n	800f3f6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f3f2:	2303      	movs	r3, #3
 800f3f4:	e025      	b.n	800f442 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	681b      	ldr	r3, [r3, #0]
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	f003 0304 	and.w	r3, r3, #4
 800f400:	2b04      	cmp	r3, #4
 800f402:	d10e      	bne.n	800f422 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f404:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f408:	9300      	str	r3, [sp, #0]
 800f40a:	68fb      	ldr	r3, [r7, #12]
 800f40c:	2200      	movs	r2, #0
 800f40e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800f412:	6878      	ldr	r0, [r7, #4]
 800f414:	f000 f819 	bl	800f44a <UART_WaitOnFlagUntilTimeout>
 800f418:	4603      	mov	r3, r0
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d001      	beq.n	800f422 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f41e:	2303      	movs	r3, #3
 800f420:	e00f      	b.n	800f442 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	2220      	movs	r2, #32
 800f426:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	2220      	movs	r2, #32
 800f42e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	2200      	movs	r2, #0
 800f436:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	2200      	movs	r2, #0
 800f43c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f440:	2300      	movs	r3, #0
}
 800f442:	4618      	mov	r0, r3
 800f444:	3710      	adds	r7, #16
 800f446:	46bd      	mov	sp, r7
 800f448:	bd80      	pop	{r7, pc}

0800f44a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f44a:	b580      	push	{r7, lr}
 800f44c:	b084      	sub	sp, #16
 800f44e:	af00      	add	r7, sp, #0
 800f450:	60f8      	str	r0, [r7, #12]
 800f452:	60b9      	str	r1, [r7, #8]
 800f454:	603b      	str	r3, [r7, #0]
 800f456:	4613      	mov	r3, r2
 800f458:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f45a:	e062      	b.n	800f522 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f45c:	69bb      	ldr	r3, [r7, #24]
 800f45e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f462:	d05e      	beq.n	800f522 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f464:	f7f5 fc16 	bl	8004c94 <HAL_GetTick>
 800f468:	4602      	mov	r2, r0
 800f46a:	683b      	ldr	r3, [r7, #0]
 800f46c:	1ad3      	subs	r3, r2, r3
 800f46e:	69ba      	ldr	r2, [r7, #24]
 800f470:	429a      	cmp	r2, r3
 800f472:	d302      	bcc.n	800f47a <UART_WaitOnFlagUntilTimeout+0x30>
 800f474:	69bb      	ldr	r3, [r7, #24]
 800f476:	2b00      	cmp	r3, #0
 800f478:	d11d      	bne.n	800f4b6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	681b      	ldr	r3, [r3, #0]
 800f47e:	681a      	ldr	r2, [r3, #0]
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800f488:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f48a:	68fb      	ldr	r3, [r7, #12]
 800f48c:	681b      	ldr	r3, [r3, #0]
 800f48e:	689a      	ldr	r2, [r3, #8]
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	f022 0201 	bic.w	r2, r2, #1
 800f498:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800f49a:	68fb      	ldr	r3, [r7, #12]
 800f49c:	2220      	movs	r2, #32
 800f49e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800f4a2:	68fb      	ldr	r3, [r7, #12]
 800f4a4:	2220      	movs	r2, #32
 800f4a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	2200      	movs	r2, #0
 800f4ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800f4b2:	2303      	movs	r3, #3
 800f4b4:	e045      	b.n	800f542 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	f003 0304 	and.w	r3, r3, #4
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d02e      	beq.n	800f522 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f4c4:	68fb      	ldr	r3, [r7, #12]
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	69db      	ldr	r3, [r3, #28]
 800f4ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f4ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f4d2:	d126      	bne.n	800f522 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f4dc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	681a      	ldr	r2, [r3, #0]
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800f4ec:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f4ee:	68fb      	ldr	r3, [r7, #12]
 800f4f0:	681b      	ldr	r3, [r3, #0]
 800f4f2:	689a      	ldr	r2, [r3, #8]
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	681b      	ldr	r3, [r3, #0]
 800f4f8:	f022 0201 	bic.w	r2, r2, #1
 800f4fc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800f4fe:	68fb      	ldr	r3, [r7, #12]
 800f500:	2220      	movs	r2, #32
 800f502:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800f506:	68fb      	ldr	r3, [r7, #12]
 800f508:	2220      	movs	r2, #32
 800f50a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	2220      	movs	r2, #32
 800f512:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	2200      	movs	r2, #0
 800f51a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800f51e:	2303      	movs	r3, #3
 800f520:	e00f      	b.n	800f542 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	69da      	ldr	r2, [r3, #28]
 800f528:	68bb      	ldr	r3, [r7, #8]
 800f52a:	4013      	ands	r3, r2
 800f52c:	68ba      	ldr	r2, [r7, #8]
 800f52e:	429a      	cmp	r2, r3
 800f530:	bf0c      	ite	eq
 800f532:	2301      	moveq	r3, #1
 800f534:	2300      	movne	r3, #0
 800f536:	b2db      	uxtb	r3, r3
 800f538:	461a      	mov	r2, r3
 800f53a:	79fb      	ldrb	r3, [r7, #7]
 800f53c:	429a      	cmp	r2, r3
 800f53e:	d08d      	beq.n	800f45c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f540:	2300      	movs	r3, #0
}
 800f542:	4618      	mov	r0, r3
 800f544:	3710      	adds	r7, #16
 800f546:	46bd      	mov	sp, r7
 800f548:	bd80      	pop	{r7, pc}
	...

0800f54c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f54c:	b480      	push	{r7}
 800f54e:	b085      	sub	sp, #20
 800f550:	af00      	add	r7, sp, #0
 800f552:	60f8      	str	r0, [r7, #12]
 800f554:	60b9      	str	r1, [r7, #8]
 800f556:	4613      	mov	r3, r2
 800f558:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800f55a:	68fb      	ldr	r3, [r7, #12]
 800f55c:	68ba      	ldr	r2, [r7, #8]
 800f55e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	88fa      	ldrh	r2, [r7, #6]
 800f564:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800f568:	68fb      	ldr	r3, [r7, #12]
 800f56a:	88fa      	ldrh	r2, [r7, #6]
 800f56c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800f570:	68fb      	ldr	r3, [r7, #12]
 800f572:	2200      	movs	r2, #0
 800f574:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800f576:	68fb      	ldr	r3, [r7, #12]
 800f578:	689b      	ldr	r3, [r3, #8]
 800f57a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f57e:	d10e      	bne.n	800f59e <UART_Start_Receive_IT+0x52>
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	691b      	ldr	r3, [r3, #16]
 800f584:	2b00      	cmp	r3, #0
 800f586:	d105      	bne.n	800f594 <UART_Start_Receive_IT+0x48>
 800f588:	68fb      	ldr	r3, [r7, #12]
 800f58a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800f58e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f592:	e02d      	b.n	800f5f0 <UART_Start_Receive_IT+0xa4>
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	22ff      	movs	r2, #255	; 0xff
 800f598:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f59c:	e028      	b.n	800f5f0 <UART_Start_Receive_IT+0xa4>
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	689b      	ldr	r3, [r3, #8]
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d10d      	bne.n	800f5c2 <UART_Start_Receive_IT+0x76>
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	691b      	ldr	r3, [r3, #16]
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	d104      	bne.n	800f5b8 <UART_Start_Receive_IT+0x6c>
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	22ff      	movs	r2, #255	; 0xff
 800f5b2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f5b6:	e01b      	b.n	800f5f0 <UART_Start_Receive_IT+0xa4>
 800f5b8:	68fb      	ldr	r3, [r7, #12]
 800f5ba:	227f      	movs	r2, #127	; 0x7f
 800f5bc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f5c0:	e016      	b.n	800f5f0 <UART_Start_Receive_IT+0xa4>
 800f5c2:	68fb      	ldr	r3, [r7, #12]
 800f5c4:	689b      	ldr	r3, [r3, #8]
 800f5c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f5ca:	d10d      	bne.n	800f5e8 <UART_Start_Receive_IT+0x9c>
 800f5cc:	68fb      	ldr	r3, [r7, #12]
 800f5ce:	691b      	ldr	r3, [r3, #16]
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	d104      	bne.n	800f5de <UART_Start_Receive_IT+0x92>
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	227f      	movs	r2, #127	; 0x7f
 800f5d8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f5dc:	e008      	b.n	800f5f0 <UART_Start_Receive_IT+0xa4>
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	223f      	movs	r2, #63	; 0x3f
 800f5e2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f5e6:	e003      	b.n	800f5f0 <UART_Start_Receive_IT+0xa4>
 800f5e8:	68fb      	ldr	r3, [r7, #12]
 800f5ea:	2200      	movs	r2, #0
 800f5ec:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f5f0:	68fb      	ldr	r3, [r7, #12]
 800f5f2:	2200      	movs	r2, #0
 800f5f4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	2222      	movs	r2, #34	; 0x22
 800f5fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	681b      	ldr	r3, [r3, #0]
 800f604:	689a      	ldr	r2, [r3, #8]
 800f606:	68fb      	ldr	r3, [r7, #12]
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	f042 0201 	orr.w	r2, r2, #1
 800f60e:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800f610:	68fb      	ldr	r3, [r7, #12]
 800f612:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f614:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f618:	d12a      	bne.n	800f670 <UART_Start_Receive_IT+0x124>
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800f620:	88fa      	ldrh	r2, [r7, #6]
 800f622:	429a      	cmp	r2, r3
 800f624:	d324      	bcc.n	800f670 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	689b      	ldr	r3, [r3, #8]
 800f62a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f62e:	d107      	bne.n	800f640 <UART_Start_Receive_IT+0xf4>
 800f630:	68fb      	ldr	r3, [r7, #12]
 800f632:	691b      	ldr	r3, [r3, #16]
 800f634:	2b00      	cmp	r3, #0
 800f636:	d103      	bne.n	800f640 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	4a1f      	ldr	r2, [pc, #124]	; (800f6b8 <UART_Start_Receive_IT+0x16c>)
 800f63c:	671a      	str	r2, [r3, #112]	; 0x70
 800f63e:	e002      	b.n	800f646 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800f640:	68fb      	ldr	r3, [r7, #12]
 800f642:	4a1e      	ldr	r2, [pc, #120]	; (800f6bc <UART_Start_Receive_IT+0x170>)
 800f644:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	2200      	movs	r2, #0
 800f64a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	681b      	ldr	r3, [r3, #0]
 800f652:	681a      	ldr	r2, [r3, #0]
 800f654:	68fb      	ldr	r3, [r7, #12]
 800f656:	681b      	ldr	r3, [r3, #0]
 800f658:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f65c:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	689a      	ldr	r2, [r3, #8]
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	681b      	ldr	r3, [r3, #0]
 800f668:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800f66c:	609a      	str	r2, [r3, #8]
 800f66e:	e01b      	b.n	800f6a8 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f670:	68fb      	ldr	r3, [r7, #12]
 800f672:	689b      	ldr	r3, [r3, #8]
 800f674:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f678:	d107      	bne.n	800f68a <UART_Start_Receive_IT+0x13e>
 800f67a:	68fb      	ldr	r3, [r7, #12]
 800f67c:	691b      	ldr	r3, [r3, #16]
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d103      	bne.n	800f68a <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	4a0e      	ldr	r2, [pc, #56]	; (800f6c0 <UART_Start_Receive_IT+0x174>)
 800f686:	671a      	str	r2, [r3, #112]	; 0x70
 800f688:	e002      	b.n	800f690 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	4a0d      	ldr	r2, [pc, #52]	; (800f6c4 <UART_Start_Receive_IT+0x178>)
 800f68e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800f690:	68fb      	ldr	r3, [r7, #12]
 800f692:	2200      	movs	r2, #0
 800f694:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800f698:	68fb      	ldr	r3, [r7, #12]
 800f69a:	681b      	ldr	r3, [r3, #0]
 800f69c:	681a      	ldr	r2, [r3, #0]
 800f69e:	68fb      	ldr	r3, [r7, #12]
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800f6a6:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800f6a8:	2300      	movs	r3, #0
}
 800f6aa:	4618      	mov	r0, r3
 800f6ac:	3714      	adds	r7, #20
 800f6ae:	46bd      	mov	sp, r7
 800f6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6b4:	4770      	bx	lr
 800f6b6:	bf00      	nop
 800f6b8:	0800fb41 	.word	0x0800fb41
 800f6bc:	0800f93d 	.word	0x0800f93d
 800f6c0:	0800f865 	.word	0x0800f865
 800f6c4:	0800f78d 	.word	0x0800f78d

0800f6c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f6c8:	b480      	push	{r7}
 800f6ca:	b083      	sub	sp, #12
 800f6cc:	af00      	add	r7, sp, #0
 800f6ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	681b      	ldr	r3, [r3, #0]
 800f6d4:	681a      	ldr	r2, [r3, #0]
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800f6de:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	6899      	ldr	r1, [r3, #8]
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	681a      	ldr	r2, [r3, #0]
 800f6ea:	4b0f      	ldr	r3, [pc, #60]	; (800f728 <UART_EndRxTransfer+0x60>)
 800f6ec:	400b      	ands	r3, r1
 800f6ee:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f6f4:	2b01      	cmp	r3, #1
 800f6f6:	d107      	bne.n	800f708 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	681b      	ldr	r3, [r3, #0]
 800f6fc:	681a      	ldr	r2, [r3, #0]
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	f022 0210 	bic.w	r2, r2, #16
 800f706:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	2220      	movs	r2, #32
 800f70c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	2200      	movs	r2, #0
 800f714:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	2200      	movs	r2, #0
 800f71a:	671a      	str	r2, [r3, #112]	; 0x70
}
 800f71c:	bf00      	nop
 800f71e:	370c      	adds	r7, #12
 800f720:	46bd      	mov	sp, r7
 800f722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f726:	4770      	bx	lr
 800f728:	effffffe 	.word	0xeffffffe

0800f72c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f72c:	b580      	push	{r7, lr}
 800f72e:	b084      	sub	sp, #16
 800f730:	af00      	add	r7, sp, #0
 800f732:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f738:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	2200      	movs	r2, #0
 800f73e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800f742:	68fb      	ldr	r3, [r7, #12]
 800f744:	2200      	movs	r2, #0
 800f746:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f74a:	68f8      	ldr	r0, [r7, #12]
 800f74c:	f7ff f81a 	bl	800e784 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f750:	bf00      	nop
 800f752:	3710      	adds	r7, #16
 800f754:	46bd      	mov	sp, r7
 800f756:	bd80      	pop	{r7, pc}

0800f758 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f758:	b580      	push	{r7, lr}
 800f75a:	b082      	sub	sp, #8
 800f75c:	af00      	add	r7, sp, #0
 800f75e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	681b      	ldr	r3, [r3, #0]
 800f764:	681a      	ldr	r2, [r3, #0]
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f76e:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	2220      	movs	r2, #32
 800f774:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	2200      	movs	r2, #0
 800f77c:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f77e:	6878      	ldr	r0, [r7, #4]
 800f780:	f7fe fff6 	bl	800e770 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f784:	bf00      	nop
 800f786:	3708      	adds	r7, #8
 800f788:	46bd      	mov	sp, r7
 800f78a:	bd80      	pop	{r7, pc}

0800f78c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f78c:	b580      	push	{r7, lr}
 800f78e:	b084      	sub	sp, #16
 800f790:	af00      	add	r7, sp, #0
 800f792:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f79a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f7a2:	2b22      	cmp	r3, #34	; 0x22
 800f7a4:	d152      	bne.n	800f84c <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7ac:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f7ae:	89bb      	ldrh	r3, [r7, #12]
 800f7b0:	b2d9      	uxtb	r1, r3
 800f7b2:	89fb      	ldrh	r3, [r7, #14]
 800f7b4:	b2da      	uxtb	r2, r3
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f7ba:	400a      	ands	r2, r1
 800f7bc:	b2d2      	uxtb	r2, r2
 800f7be:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f7c4:	1c5a      	adds	r2, r3, #1
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f7d0:	b29b      	uxth	r3, r3
 800f7d2:	3b01      	subs	r3, #1
 800f7d4:	b29a      	uxth	r2, r3
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f7e2:	b29b      	uxth	r3, r3
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d139      	bne.n	800f85c <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	681a      	ldr	r2, [r3, #0]
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800f7f6:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	689a      	ldr	r2, [r3, #8]
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	f022 0201 	bic.w	r2, r2, #1
 800f806:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	2220      	movs	r2, #32
 800f80c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	2200      	movs	r2, #0
 800f814:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f81a:	2b01      	cmp	r3, #1
 800f81c:	d10f      	bne.n	800f83e <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	681b      	ldr	r3, [r3, #0]
 800f822:	681a      	ldr	r2, [r3, #0]
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	681b      	ldr	r3, [r3, #0]
 800f828:	f022 0210 	bic.w	r2, r2, #16
 800f82c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f834:	4619      	mov	r1, r3
 800f836:	6878      	ldr	r0, [r7, #4]
 800f838:	f7fe ffae 	bl	800e798 <HAL_UARTEx_RxEventCallback>
 800f83c:	e002      	b.n	800f844 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800f83e:	6878      	ldr	r0, [r7, #4]
 800f840:	f7f1 ffec 	bl	800181c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	2200      	movs	r2, #0
 800f848:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f84a:	e007      	b.n	800f85c <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	681b      	ldr	r3, [r3, #0]
 800f850:	699a      	ldr	r2, [r3, #24]
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	681b      	ldr	r3, [r3, #0]
 800f856:	f042 0208 	orr.w	r2, r2, #8
 800f85a:	619a      	str	r2, [r3, #24]
}
 800f85c:	bf00      	nop
 800f85e:	3710      	adds	r7, #16
 800f860:	46bd      	mov	sp, r7
 800f862:	bd80      	pop	{r7, pc}

0800f864 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f864:	b580      	push	{r7, lr}
 800f866:	b084      	sub	sp, #16
 800f868:	af00      	add	r7, sp, #0
 800f86a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f872:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f87a:	2b22      	cmp	r3, #34	; 0x22
 800f87c:	d152      	bne.n	800f924 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f884:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f88a:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800f88c:	89ba      	ldrh	r2, [r7, #12]
 800f88e:	89fb      	ldrh	r3, [r7, #14]
 800f890:	4013      	ands	r3, r2
 800f892:	b29a      	uxth	r2, r3
 800f894:	68bb      	ldr	r3, [r7, #8]
 800f896:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f89c:	1c9a      	adds	r2, r3, #2
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f8a8:	b29b      	uxth	r3, r3
 800f8aa:	3b01      	subs	r3, #1
 800f8ac:	b29a      	uxth	r2, r3
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f8ba:	b29b      	uxth	r3, r3
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	d139      	bne.n	800f934 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	681b      	ldr	r3, [r3, #0]
 800f8c4:	681a      	ldr	r2, [r3, #0]
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800f8ce:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	689a      	ldr	r2, [r3, #8]
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	f022 0201 	bic.w	r2, r2, #1
 800f8de:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	2220      	movs	r2, #32
 800f8e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	2200      	movs	r2, #0
 800f8ec:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f8f2:	2b01      	cmp	r3, #1
 800f8f4:	d10f      	bne.n	800f916 <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	681a      	ldr	r2, [r3, #0]
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	681b      	ldr	r3, [r3, #0]
 800f900:	f022 0210 	bic.w	r2, r2, #16
 800f904:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f90c:	4619      	mov	r1, r3
 800f90e:	6878      	ldr	r0, [r7, #4]
 800f910:	f7fe ff42 	bl	800e798 <HAL_UARTEx_RxEventCallback>
 800f914:	e002      	b.n	800f91c <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800f916:	6878      	ldr	r0, [r7, #4]
 800f918:	f7f1 ff80 	bl	800181c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	2200      	movs	r2, #0
 800f920:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f922:	e007      	b.n	800f934 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	681b      	ldr	r3, [r3, #0]
 800f928:	699a      	ldr	r2, [r3, #24]
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	681b      	ldr	r3, [r3, #0]
 800f92e:	f042 0208 	orr.w	r2, r2, #8
 800f932:	619a      	str	r2, [r3, #24]
}
 800f934:	bf00      	nop
 800f936:	3710      	adds	r7, #16
 800f938:	46bd      	mov	sp, r7
 800f93a:	bd80      	pop	{r7, pc}

0800f93c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f93c:	b580      	push	{r7, lr}
 800f93e:	b088      	sub	sp, #32
 800f940:	af00      	add	r7, sp, #0
 800f942:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f94a:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	681b      	ldr	r3, [r3, #0]
 800f950:	69db      	ldr	r3, [r3, #28]
 800f952:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	681b      	ldr	r3, [r3, #0]
 800f95a:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	689b      	ldr	r3, [r3, #8]
 800f962:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f96a:	2b22      	cmp	r3, #34	; 0x22
 800f96c:	f040 80d8 	bne.w	800fb20 <UART_RxISR_8BIT_FIFOEN+0x1e4>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800f976:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f978:	e0a8      	b.n	800facc <UART_RxISR_8BIT_FIFOEN+0x190>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f980:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f982:	89bb      	ldrh	r3, [r7, #12]
 800f984:	b2d9      	uxtb	r1, r3
 800f986:	8b7b      	ldrh	r3, [r7, #26]
 800f988:	b2da      	uxtb	r2, r3
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f98e:	400a      	ands	r2, r1
 800f990:	b2d2      	uxtb	r2, r2
 800f992:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f998:	1c5a      	adds	r2, r3, #1
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f9a4:	b29b      	uxth	r3, r3
 800f9a6:	3b01      	subs	r3, #1
 800f9a8:	b29a      	uxth	r2, r3
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	69db      	ldr	r3, [r3, #28]
 800f9b6:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800f9b8:	69fb      	ldr	r3, [r7, #28]
 800f9ba:	f003 0307 	and.w	r3, r3, #7
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d04d      	beq.n	800fa5e <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f9c2:	69fb      	ldr	r3, [r7, #28]
 800f9c4:	f003 0301 	and.w	r3, r3, #1
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d010      	beq.n	800f9ee <UART_RxISR_8BIT_FIFOEN+0xb2>
 800f9cc:	697b      	ldr	r3, [r7, #20]
 800f9ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d00b      	beq.n	800f9ee <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	2201      	movs	r2, #1
 800f9dc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f9e4:	f043 0201 	orr.w	r2, r3, #1
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f9ee:	69fb      	ldr	r3, [r7, #28]
 800f9f0:	f003 0302 	and.w	r3, r3, #2
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d010      	beq.n	800fa1a <UART_RxISR_8BIT_FIFOEN+0xde>
 800f9f8:	693b      	ldr	r3, [r7, #16]
 800f9fa:	f003 0301 	and.w	r3, r3, #1
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	d00b      	beq.n	800fa1a <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	2202      	movs	r2, #2
 800fa08:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fa10:	f043 0204 	orr.w	r2, r3, #4
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fa1a:	69fb      	ldr	r3, [r7, #28]
 800fa1c:	f003 0304 	and.w	r3, r3, #4
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d010      	beq.n	800fa46 <UART_RxISR_8BIT_FIFOEN+0x10a>
 800fa24:	693b      	ldr	r3, [r7, #16]
 800fa26:	f003 0301 	and.w	r3, r3, #1
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d00b      	beq.n	800fa46 <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	2204      	movs	r2, #4
 800fa34:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fa3c:	f043 0202 	orr.w	r2, r3, #2
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	d006      	beq.n	800fa5e <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fa50:	6878      	ldr	r0, [r7, #4]
 800fa52:	f7fe fe97 	bl	800e784 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	2200      	movs	r2, #0
 800fa5a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fa64:	b29b      	uxth	r3, r3
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	d130      	bne.n	800facc <UART_RxISR_8BIT_FIFOEN+0x190>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	681a      	ldr	r2, [r3, #0]
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	681b      	ldr	r3, [r3, #0]
 800fa74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800fa78:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	6899      	ldr	r1, [r3, #8]
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	681a      	ldr	r2, [r3, #0]
 800fa84:	4b2c      	ldr	r3, [pc, #176]	; (800fb38 <UART_RxISR_8BIT_FIFOEN+0x1fc>)
 800fa86:	400b      	ands	r3, r1
 800fa88:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	2220      	movs	r2, #32
 800fa8e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	2200      	movs	r2, #0
 800fa96:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fa9c:	2b01      	cmp	r3, #1
 800fa9e:	d10f      	bne.n	800fac0 <UART_RxISR_8BIT_FIFOEN+0x184>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	681b      	ldr	r3, [r3, #0]
 800faa4:	681a      	ldr	r2, [r3, #0]
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	681b      	ldr	r3, [r3, #0]
 800faaa:	f022 0210 	bic.w	r2, r2, #16
 800faae:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fab6:	4619      	mov	r1, r3
 800fab8:	6878      	ldr	r0, [r7, #4]
 800faba:	f7fe fe6d 	bl	800e798 <HAL_UARTEx_RxEventCallback>
 800fabe:	e002      	b.n	800fac6 <UART_RxISR_8BIT_FIFOEN+0x18a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800fac0:	6878      	ldr	r0, [r7, #4]
 800fac2:	f7f1 feab 	bl	800181c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	2200      	movs	r2, #0
 800faca:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800facc:	89fb      	ldrh	r3, [r7, #14]
 800face:	2b00      	cmp	r3, #0
 800fad0:	d005      	beq.n	800fade <UART_RxISR_8BIT_FIFOEN+0x1a2>
 800fad2:	69fb      	ldr	r3, [r7, #28]
 800fad4:	f003 0320 	and.w	r3, r3, #32
 800fad8:	2b00      	cmp	r3, #0
 800fada:	f47f af4e 	bne.w	800f97a <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fae4:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800fae6:	897b      	ldrh	r3, [r7, #10]
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d021      	beq.n	800fb30 <UART_RxISR_8BIT_FIFOEN+0x1f4>
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800faf2:	897a      	ldrh	r2, [r7, #10]
 800faf4:	429a      	cmp	r2, r3
 800faf6:	d21b      	bcs.n	800fb30 <UART_RxISR_8BIT_FIFOEN+0x1f4>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	689a      	ldr	r2, [r3, #8]
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800fb06:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	4a0c      	ldr	r2, [pc, #48]	; (800fb3c <UART_RxISR_8BIT_FIFOEN+0x200>)
 800fb0c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	681b      	ldr	r3, [r3, #0]
 800fb12:	681a      	ldr	r2, [r3, #0]
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	681b      	ldr	r3, [r3, #0]
 800fb18:	f042 0220 	orr.w	r2, r2, #32
 800fb1c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fb1e:	e007      	b.n	800fb30 <UART_RxISR_8BIT_FIFOEN+0x1f4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	681b      	ldr	r3, [r3, #0]
 800fb24:	699a      	ldr	r2, [r3, #24]
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	f042 0208 	orr.w	r2, r2, #8
 800fb2e:	619a      	str	r2, [r3, #24]
}
 800fb30:	bf00      	nop
 800fb32:	3720      	adds	r7, #32
 800fb34:	46bd      	mov	sp, r7
 800fb36:	bd80      	pop	{r7, pc}
 800fb38:	effffffe 	.word	0xeffffffe
 800fb3c:	0800f78d 	.word	0x0800f78d

0800fb40 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800fb40:	b580      	push	{r7, lr}
 800fb42:	b08a      	sub	sp, #40	; 0x28
 800fb44:	af00      	add	r7, sp, #0
 800fb46:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800fb4e:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	69db      	ldr	r3, [r3, #28]
 800fb56:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	681b      	ldr	r3, [r3, #0]
 800fb5e:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	689b      	ldr	r3, [r3, #8]
 800fb66:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fb6e:	2b22      	cmp	r3, #34	; 0x22
 800fb70:	f040 80d8 	bne.w	800fd24 <UART_RxISR_16BIT_FIFOEN+0x1e4>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800fb7a:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fb7c:	e0a8      	b.n	800fcd0 <UART_RxISR_16BIT_FIFOEN+0x190>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fb84:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fb8a:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 800fb8c:	8aba      	ldrh	r2, [r7, #20]
 800fb8e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fb90:	4013      	ands	r3, r2
 800fb92:	b29a      	uxth	r2, r3
 800fb94:	693b      	ldr	r3, [r7, #16]
 800fb96:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fb9c:	1c9a      	adds	r2, r3, #2
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fba8:	b29b      	uxth	r3, r3
 800fbaa:	3b01      	subs	r3, #1
 800fbac:	b29a      	uxth	r2, r3
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	69db      	ldr	r3, [r3, #28]
 800fbba:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800fbbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbbe:	f003 0307 	and.w	r3, r3, #7
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	d04d      	beq.n	800fc62 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fbc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbc8:	f003 0301 	and.w	r3, r3, #1
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d010      	beq.n	800fbf2 <UART_RxISR_16BIT_FIFOEN+0xb2>
 800fbd0:	69fb      	ldr	r3, [r7, #28]
 800fbd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d00b      	beq.n	800fbf2 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	681b      	ldr	r3, [r3, #0]
 800fbde:	2201      	movs	r2, #1
 800fbe0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fbe8:	f043 0201 	orr.w	r2, r3, #1
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fbf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbf4:	f003 0302 	and.w	r3, r3, #2
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d010      	beq.n	800fc1e <UART_RxISR_16BIT_FIFOEN+0xde>
 800fbfc:	69bb      	ldr	r3, [r7, #24]
 800fbfe:	f003 0301 	and.w	r3, r3, #1
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d00b      	beq.n	800fc1e <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	681b      	ldr	r3, [r3, #0]
 800fc0a:	2202      	movs	r2, #2
 800fc0c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fc14:	f043 0204 	orr.w	r2, r3, #4
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fc1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc20:	f003 0304 	and.w	r3, r3, #4
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d010      	beq.n	800fc4a <UART_RxISR_16BIT_FIFOEN+0x10a>
 800fc28:	69bb      	ldr	r3, [r7, #24]
 800fc2a:	f003 0301 	and.w	r3, r3, #1
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	d00b      	beq.n	800fc4a <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	681b      	ldr	r3, [r3, #0]
 800fc36:	2204      	movs	r2, #4
 800fc38:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fc40:	f043 0202 	orr.w	r2, r3, #2
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d006      	beq.n	800fc62 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fc54:	6878      	ldr	r0, [r7, #4]
 800fc56:	f7fe fd95 	bl	800e784 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	2200      	movs	r2, #0
 800fc5e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fc68:	b29b      	uxth	r3, r3
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	d130      	bne.n	800fcd0 <UART_RxISR_16BIT_FIFOEN+0x190>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	681b      	ldr	r3, [r3, #0]
 800fc72:	681a      	ldr	r2, [r3, #0]
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800fc7c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	681b      	ldr	r3, [r3, #0]
 800fc82:	6899      	ldr	r1, [r3, #8]
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	681a      	ldr	r2, [r3, #0]
 800fc88:	4b2c      	ldr	r3, [pc, #176]	; (800fd3c <UART_RxISR_16BIT_FIFOEN+0x1fc>)
 800fc8a:	400b      	ands	r3, r1
 800fc8c:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	2220      	movs	r2, #32
 800fc92:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	2200      	movs	r2, #0
 800fc9a:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fca0:	2b01      	cmp	r3, #1
 800fca2:	d10f      	bne.n	800fcc4 <UART_RxISR_16BIT_FIFOEN+0x184>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	681b      	ldr	r3, [r3, #0]
 800fca8:	681a      	ldr	r2, [r3, #0]
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	f022 0210 	bic.w	r2, r2, #16
 800fcb2:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fcba:	4619      	mov	r1, r3
 800fcbc:	6878      	ldr	r0, [r7, #4]
 800fcbe:	f7fe fd6b 	bl	800e798 <HAL_UARTEx_RxEventCallback>
 800fcc2:	e002      	b.n	800fcca <UART_RxISR_16BIT_FIFOEN+0x18a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800fcc4:	6878      	ldr	r0, [r7, #4]
 800fcc6:	f7f1 fda9 	bl	800181c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	2200      	movs	r2, #0
 800fcce:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fcd0:	8afb      	ldrh	r3, [r7, #22]
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d005      	beq.n	800fce2 <UART_RxISR_16BIT_FIFOEN+0x1a2>
 800fcd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fcd8:	f003 0320 	and.w	r3, r3, #32
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	f47f af4e 	bne.w	800fb7e <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fce8:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800fcea:	89fb      	ldrh	r3, [r7, #14]
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d021      	beq.n	800fd34 <UART_RxISR_16BIT_FIFOEN+0x1f4>
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800fcf6:	89fa      	ldrh	r2, [r7, #14]
 800fcf8:	429a      	cmp	r2, r3
 800fcfa:	d21b      	bcs.n	800fd34 <UART_RxISR_16BIT_FIFOEN+0x1f4>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	681b      	ldr	r3, [r3, #0]
 800fd00:	689a      	ldr	r2, [r3, #8]
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	681b      	ldr	r3, [r3, #0]
 800fd06:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800fd0a:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	4a0c      	ldr	r2, [pc, #48]	; (800fd40 <UART_RxISR_16BIT_FIFOEN+0x200>)
 800fd10:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	681a      	ldr	r2, [r3, #0]
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	f042 0220 	orr.w	r2, r2, #32
 800fd20:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fd22:	e007      	b.n	800fd34 <UART_RxISR_16BIT_FIFOEN+0x1f4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	699a      	ldr	r2, [r3, #24]
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	681b      	ldr	r3, [r3, #0]
 800fd2e:	f042 0208 	orr.w	r2, r2, #8
 800fd32:	619a      	str	r2, [r3, #24]
}
 800fd34:	bf00      	nop
 800fd36:	3728      	adds	r7, #40	; 0x28
 800fd38:	46bd      	mov	sp, r7
 800fd3a:	bd80      	pop	{r7, pc}
 800fd3c:	effffffe 	.word	0xeffffffe
 800fd40:	0800f865 	.word	0x0800f865

0800fd44 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800fd44:	b480      	push	{r7}
 800fd46:	b083      	sub	sp, #12
 800fd48:	af00      	add	r7, sp, #0
 800fd4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800fd4c:	bf00      	nop
 800fd4e:	370c      	adds	r7, #12
 800fd50:	46bd      	mov	sp, r7
 800fd52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd56:	4770      	bx	lr

0800fd58 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800fd58:	b480      	push	{r7}
 800fd5a:	b083      	sub	sp, #12
 800fd5c:	af00      	add	r7, sp, #0
 800fd5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800fd60:	bf00      	nop
 800fd62:	370c      	adds	r7, #12
 800fd64:	46bd      	mov	sp, r7
 800fd66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd6a:	4770      	bx	lr

0800fd6c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800fd6c:	b480      	push	{r7}
 800fd6e:	b083      	sub	sp, #12
 800fd70:	af00      	add	r7, sp, #0
 800fd72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800fd74:	bf00      	nop
 800fd76:	370c      	adds	r7, #12
 800fd78:	46bd      	mov	sp, r7
 800fd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd7e:	4770      	bx	lr

0800fd80 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800fd80:	b480      	push	{r7}
 800fd82:	b085      	sub	sp, #20
 800fd84:	af00      	add	r7, sp, #0
 800fd86:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fd8e:	2b01      	cmp	r3, #1
 800fd90:	d101      	bne.n	800fd96 <HAL_UARTEx_DisableFifoMode+0x16>
 800fd92:	2302      	movs	r3, #2
 800fd94:	e027      	b.n	800fde6 <HAL_UARTEx_DisableFifoMode+0x66>
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	2201      	movs	r2, #1
 800fd9a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	2224      	movs	r2, #36	; 0x24
 800fda2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	681b      	ldr	r3, [r3, #0]
 800fdac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	681a      	ldr	r2, [r3, #0]
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	681b      	ldr	r3, [r3, #0]
 800fdb8:	f022 0201 	bic.w	r2, r2, #1
 800fdbc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800fdc4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	2200      	movs	r2, #0
 800fdca:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	68fa      	ldr	r2, [r7, #12]
 800fdd2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	2220      	movs	r2, #32
 800fdd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	2200      	movs	r2, #0
 800fde0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800fde4:	2300      	movs	r3, #0
}
 800fde6:	4618      	mov	r0, r3
 800fde8:	3714      	adds	r7, #20
 800fdea:	46bd      	mov	sp, r7
 800fdec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdf0:	4770      	bx	lr

0800fdf2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fdf2:	b580      	push	{r7, lr}
 800fdf4:	b084      	sub	sp, #16
 800fdf6:	af00      	add	r7, sp, #0
 800fdf8:	6078      	str	r0, [r7, #4]
 800fdfa:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fe02:	2b01      	cmp	r3, #1
 800fe04:	d101      	bne.n	800fe0a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800fe06:	2302      	movs	r3, #2
 800fe08:	e02d      	b.n	800fe66 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	2201      	movs	r2, #1
 800fe0e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	2224      	movs	r2, #36	; 0x24
 800fe16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	681b      	ldr	r3, [r3, #0]
 800fe20:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	681a      	ldr	r2, [r3, #0]
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	681b      	ldr	r3, [r3, #0]
 800fe2c:	f022 0201 	bic.w	r2, r2, #1
 800fe30:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	689b      	ldr	r3, [r3, #8]
 800fe38:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	683a      	ldr	r2, [r7, #0]
 800fe42:	430a      	orrs	r2, r1
 800fe44:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fe46:	6878      	ldr	r0, [r7, #4]
 800fe48:	f000 f850 	bl	800feec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	681b      	ldr	r3, [r3, #0]
 800fe50:	68fa      	ldr	r2, [r7, #12]
 800fe52:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	2220      	movs	r2, #32
 800fe58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	2200      	movs	r2, #0
 800fe60:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800fe64:	2300      	movs	r3, #0
}
 800fe66:	4618      	mov	r0, r3
 800fe68:	3710      	adds	r7, #16
 800fe6a:	46bd      	mov	sp, r7
 800fe6c:	bd80      	pop	{r7, pc}

0800fe6e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fe6e:	b580      	push	{r7, lr}
 800fe70:	b084      	sub	sp, #16
 800fe72:	af00      	add	r7, sp, #0
 800fe74:	6078      	str	r0, [r7, #4]
 800fe76:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fe7e:	2b01      	cmp	r3, #1
 800fe80:	d101      	bne.n	800fe86 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800fe82:	2302      	movs	r3, #2
 800fe84:	e02d      	b.n	800fee2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	2201      	movs	r2, #1
 800fe8a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	2224      	movs	r2, #36	; 0x24
 800fe92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	681a      	ldr	r2, [r3, #0]
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	681b      	ldr	r3, [r3, #0]
 800fea8:	f022 0201 	bic.w	r2, r2, #1
 800feac:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	681b      	ldr	r3, [r3, #0]
 800feb2:	689b      	ldr	r3, [r3, #8]
 800feb4:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	683a      	ldr	r2, [r7, #0]
 800febe:	430a      	orrs	r2, r1
 800fec0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fec2:	6878      	ldr	r0, [r7, #4]
 800fec4:	f000 f812 	bl	800feec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	68fa      	ldr	r2, [r7, #12]
 800fece:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	2220      	movs	r2, #32
 800fed4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	2200      	movs	r2, #0
 800fedc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800fee0:	2300      	movs	r3, #0
}
 800fee2:	4618      	mov	r0, r3
 800fee4:	3710      	adds	r7, #16
 800fee6:	46bd      	mov	sp, r7
 800fee8:	bd80      	pop	{r7, pc}
	...

0800feec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800feec:	b480      	push	{r7}
 800feee:	b085      	sub	sp, #20
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d108      	bne.n	800ff0e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	2201      	movs	r2, #1
 800ff00:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	2201      	movs	r2, #1
 800ff08:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ff0c:	e031      	b.n	800ff72 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ff0e:	2310      	movs	r3, #16
 800ff10:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ff12:	2310      	movs	r3, #16
 800ff14:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	689b      	ldr	r3, [r3, #8]
 800ff1c:	0e5b      	lsrs	r3, r3, #25
 800ff1e:	b2db      	uxtb	r3, r3
 800ff20:	f003 0307 	and.w	r3, r3, #7
 800ff24:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	681b      	ldr	r3, [r3, #0]
 800ff2a:	689b      	ldr	r3, [r3, #8]
 800ff2c:	0f5b      	lsrs	r3, r3, #29
 800ff2e:	b2db      	uxtb	r3, r3
 800ff30:	f003 0307 	and.w	r3, r3, #7
 800ff34:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ff36:	7bbb      	ldrb	r3, [r7, #14]
 800ff38:	7b3a      	ldrb	r2, [r7, #12]
 800ff3a:	4911      	ldr	r1, [pc, #68]	; (800ff80 <UARTEx_SetNbDataToProcess+0x94>)
 800ff3c:	5c8a      	ldrb	r2, [r1, r2]
 800ff3e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ff42:	7b3a      	ldrb	r2, [r7, #12]
 800ff44:	490f      	ldr	r1, [pc, #60]	; (800ff84 <UARTEx_SetNbDataToProcess+0x98>)
 800ff46:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ff48:	fb93 f3f2 	sdiv	r3, r3, r2
 800ff4c:	b29a      	uxth	r2, r3
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ff54:	7bfb      	ldrb	r3, [r7, #15]
 800ff56:	7b7a      	ldrb	r2, [r7, #13]
 800ff58:	4909      	ldr	r1, [pc, #36]	; (800ff80 <UARTEx_SetNbDataToProcess+0x94>)
 800ff5a:	5c8a      	ldrb	r2, [r1, r2]
 800ff5c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ff60:	7b7a      	ldrb	r2, [r7, #13]
 800ff62:	4908      	ldr	r1, [pc, #32]	; (800ff84 <UARTEx_SetNbDataToProcess+0x98>)
 800ff64:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ff66:	fb93 f3f2 	sdiv	r3, r3, r2
 800ff6a:	b29a      	uxth	r2, r3
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800ff72:	bf00      	nop
 800ff74:	3714      	adds	r7, #20
 800ff76:	46bd      	mov	sp, r7
 800ff78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff7c:	4770      	bx	lr
 800ff7e:	bf00      	nop
 800ff80:	0802351c 	.word	0x0802351c
 800ff84:	08023524 	.word	0x08023524

0800ff88 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ff88:	b084      	sub	sp, #16
 800ff8a:	b580      	push	{r7, lr}
 800ff8c:	b084      	sub	sp, #16
 800ff8e:	af00      	add	r7, sp, #0
 800ff90:	6078      	str	r0, [r7, #4]
 800ff92:	f107 001c 	add.w	r0, r7, #28
 800ff96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ff9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff9c:	2b01      	cmp	r3, #1
 800ff9e:	d120      	bne.n	800ffe2 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ffa4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	68da      	ldr	r2, [r3, #12]
 800ffb0:	4b2a      	ldr	r3, [pc, #168]	; (801005c <USB_CoreInit+0xd4>)
 800ffb2:	4013      	ands	r3, r2
 800ffb4:	687a      	ldr	r2, [r7, #4]
 800ffb6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	68db      	ldr	r3, [r3, #12]
 800ffbc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800ffc4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ffc6:	2b01      	cmp	r3, #1
 800ffc8:	d105      	bne.n	800ffd6 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	68db      	ldr	r3, [r3, #12]
 800ffce:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ffd6:	6878      	ldr	r0, [r7, #4]
 800ffd8:	f001 fb14 	bl	8011604 <USB_CoreReset>
 800ffdc:	4603      	mov	r3, r0
 800ffde:	73fb      	strb	r3, [r7, #15]
 800ffe0:	e01a      	b.n	8010018 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	68db      	ldr	r3, [r3, #12]
 800ffe6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ffee:	6878      	ldr	r0, [r7, #4]
 800fff0:	f001 fb08 	bl	8011604 <USB_CoreReset>
 800fff4:	4603      	mov	r3, r0
 800fff6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800fff8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d106      	bne.n	801000c <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010002:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	639a      	str	r2, [r3, #56]	; 0x38
 801000a:	e005      	b.n	8010018 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010010:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8010018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801001a:	2b01      	cmp	r3, #1
 801001c:	d116      	bne.n	801004c <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010022:	b29a      	uxth	r2, r3
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801002c:	4b0c      	ldr	r3, [pc, #48]	; (8010060 <USB_CoreInit+0xd8>)
 801002e:	4313      	orrs	r3, r2
 8010030:	687a      	ldr	r2, [r7, #4]
 8010032:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	689b      	ldr	r3, [r3, #8]
 8010038:	f043 0206 	orr.w	r2, r3, #6
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	689b      	ldr	r3, [r3, #8]
 8010044:	f043 0220 	orr.w	r2, r3, #32
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801004c:	7bfb      	ldrb	r3, [r7, #15]
}
 801004e:	4618      	mov	r0, r3
 8010050:	3710      	adds	r7, #16
 8010052:	46bd      	mov	sp, r7
 8010054:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010058:	b004      	add	sp, #16
 801005a:	4770      	bx	lr
 801005c:	ffbdffbf 	.word	0xffbdffbf
 8010060:	03ee0000 	.word	0x03ee0000

08010064 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8010064:	b480      	push	{r7}
 8010066:	b087      	sub	sp, #28
 8010068:	af00      	add	r7, sp, #0
 801006a:	60f8      	str	r0, [r7, #12]
 801006c:	60b9      	str	r1, [r7, #8]
 801006e:	4613      	mov	r3, r2
 8010070:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8010072:	79fb      	ldrb	r3, [r7, #7]
 8010074:	2b02      	cmp	r3, #2
 8010076:	d165      	bne.n	8010144 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8010078:	68bb      	ldr	r3, [r7, #8]
 801007a:	4a41      	ldr	r2, [pc, #260]	; (8010180 <USB_SetTurnaroundTime+0x11c>)
 801007c:	4293      	cmp	r3, r2
 801007e:	d906      	bls.n	801008e <USB_SetTurnaroundTime+0x2a>
 8010080:	68bb      	ldr	r3, [r7, #8]
 8010082:	4a40      	ldr	r2, [pc, #256]	; (8010184 <USB_SetTurnaroundTime+0x120>)
 8010084:	4293      	cmp	r3, r2
 8010086:	d202      	bcs.n	801008e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8010088:	230f      	movs	r3, #15
 801008a:	617b      	str	r3, [r7, #20]
 801008c:	e062      	b.n	8010154 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 801008e:	68bb      	ldr	r3, [r7, #8]
 8010090:	4a3c      	ldr	r2, [pc, #240]	; (8010184 <USB_SetTurnaroundTime+0x120>)
 8010092:	4293      	cmp	r3, r2
 8010094:	d306      	bcc.n	80100a4 <USB_SetTurnaroundTime+0x40>
 8010096:	68bb      	ldr	r3, [r7, #8]
 8010098:	4a3b      	ldr	r2, [pc, #236]	; (8010188 <USB_SetTurnaroundTime+0x124>)
 801009a:	4293      	cmp	r3, r2
 801009c:	d202      	bcs.n	80100a4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 801009e:	230e      	movs	r3, #14
 80100a0:	617b      	str	r3, [r7, #20]
 80100a2:	e057      	b.n	8010154 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80100a4:	68bb      	ldr	r3, [r7, #8]
 80100a6:	4a38      	ldr	r2, [pc, #224]	; (8010188 <USB_SetTurnaroundTime+0x124>)
 80100a8:	4293      	cmp	r3, r2
 80100aa:	d306      	bcc.n	80100ba <USB_SetTurnaroundTime+0x56>
 80100ac:	68bb      	ldr	r3, [r7, #8]
 80100ae:	4a37      	ldr	r2, [pc, #220]	; (801018c <USB_SetTurnaroundTime+0x128>)
 80100b0:	4293      	cmp	r3, r2
 80100b2:	d202      	bcs.n	80100ba <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80100b4:	230d      	movs	r3, #13
 80100b6:	617b      	str	r3, [r7, #20]
 80100b8:	e04c      	b.n	8010154 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80100ba:	68bb      	ldr	r3, [r7, #8]
 80100bc:	4a33      	ldr	r2, [pc, #204]	; (801018c <USB_SetTurnaroundTime+0x128>)
 80100be:	4293      	cmp	r3, r2
 80100c0:	d306      	bcc.n	80100d0 <USB_SetTurnaroundTime+0x6c>
 80100c2:	68bb      	ldr	r3, [r7, #8]
 80100c4:	4a32      	ldr	r2, [pc, #200]	; (8010190 <USB_SetTurnaroundTime+0x12c>)
 80100c6:	4293      	cmp	r3, r2
 80100c8:	d802      	bhi.n	80100d0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80100ca:	230c      	movs	r3, #12
 80100cc:	617b      	str	r3, [r7, #20]
 80100ce:	e041      	b.n	8010154 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80100d0:	68bb      	ldr	r3, [r7, #8]
 80100d2:	4a2f      	ldr	r2, [pc, #188]	; (8010190 <USB_SetTurnaroundTime+0x12c>)
 80100d4:	4293      	cmp	r3, r2
 80100d6:	d906      	bls.n	80100e6 <USB_SetTurnaroundTime+0x82>
 80100d8:	68bb      	ldr	r3, [r7, #8]
 80100da:	4a2e      	ldr	r2, [pc, #184]	; (8010194 <USB_SetTurnaroundTime+0x130>)
 80100dc:	4293      	cmp	r3, r2
 80100de:	d802      	bhi.n	80100e6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80100e0:	230b      	movs	r3, #11
 80100e2:	617b      	str	r3, [r7, #20]
 80100e4:	e036      	b.n	8010154 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80100e6:	68bb      	ldr	r3, [r7, #8]
 80100e8:	4a2a      	ldr	r2, [pc, #168]	; (8010194 <USB_SetTurnaroundTime+0x130>)
 80100ea:	4293      	cmp	r3, r2
 80100ec:	d906      	bls.n	80100fc <USB_SetTurnaroundTime+0x98>
 80100ee:	68bb      	ldr	r3, [r7, #8]
 80100f0:	4a29      	ldr	r2, [pc, #164]	; (8010198 <USB_SetTurnaroundTime+0x134>)
 80100f2:	4293      	cmp	r3, r2
 80100f4:	d802      	bhi.n	80100fc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80100f6:	230a      	movs	r3, #10
 80100f8:	617b      	str	r3, [r7, #20]
 80100fa:	e02b      	b.n	8010154 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80100fc:	68bb      	ldr	r3, [r7, #8]
 80100fe:	4a26      	ldr	r2, [pc, #152]	; (8010198 <USB_SetTurnaroundTime+0x134>)
 8010100:	4293      	cmp	r3, r2
 8010102:	d906      	bls.n	8010112 <USB_SetTurnaroundTime+0xae>
 8010104:	68bb      	ldr	r3, [r7, #8]
 8010106:	4a25      	ldr	r2, [pc, #148]	; (801019c <USB_SetTurnaroundTime+0x138>)
 8010108:	4293      	cmp	r3, r2
 801010a:	d202      	bcs.n	8010112 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 801010c:	2309      	movs	r3, #9
 801010e:	617b      	str	r3, [r7, #20]
 8010110:	e020      	b.n	8010154 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8010112:	68bb      	ldr	r3, [r7, #8]
 8010114:	4a21      	ldr	r2, [pc, #132]	; (801019c <USB_SetTurnaroundTime+0x138>)
 8010116:	4293      	cmp	r3, r2
 8010118:	d306      	bcc.n	8010128 <USB_SetTurnaroundTime+0xc4>
 801011a:	68bb      	ldr	r3, [r7, #8]
 801011c:	4a20      	ldr	r2, [pc, #128]	; (80101a0 <USB_SetTurnaroundTime+0x13c>)
 801011e:	4293      	cmp	r3, r2
 8010120:	d802      	bhi.n	8010128 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8010122:	2308      	movs	r3, #8
 8010124:	617b      	str	r3, [r7, #20]
 8010126:	e015      	b.n	8010154 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8010128:	68bb      	ldr	r3, [r7, #8]
 801012a:	4a1d      	ldr	r2, [pc, #116]	; (80101a0 <USB_SetTurnaroundTime+0x13c>)
 801012c:	4293      	cmp	r3, r2
 801012e:	d906      	bls.n	801013e <USB_SetTurnaroundTime+0xda>
 8010130:	68bb      	ldr	r3, [r7, #8]
 8010132:	4a1c      	ldr	r2, [pc, #112]	; (80101a4 <USB_SetTurnaroundTime+0x140>)
 8010134:	4293      	cmp	r3, r2
 8010136:	d202      	bcs.n	801013e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8010138:	2307      	movs	r3, #7
 801013a:	617b      	str	r3, [r7, #20]
 801013c:	e00a      	b.n	8010154 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 801013e:	2306      	movs	r3, #6
 8010140:	617b      	str	r3, [r7, #20]
 8010142:	e007      	b.n	8010154 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8010144:	79fb      	ldrb	r3, [r7, #7]
 8010146:	2b00      	cmp	r3, #0
 8010148:	d102      	bne.n	8010150 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 801014a:	2309      	movs	r3, #9
 801014c:	617b      	str	r3, [r7, #20]
 801014e:	e001      	b.n	8010154 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8010150:	2309      	movs	r3, #9
 8010152:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8010154:	68fb      	ldr	r3, [r7, #12]
 8010156:	68db      	ldr	r3, [r3, #12]
 8010158:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8010160:	68fb      	ldr	r3, [r7, #12]
 8010162:	68da      	ldr	r2, [r3, #12]
 8010164:	697b      	ldr	r3, [r7, #20]
 8010166:	029b      	lsls	r3, r3, #10
 8010168:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 801016c:	431a      	orrs	r2, r3
 801016e:	68fb      	ldr	r3, [r7, #12]
 8010170:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8010172:	2300      	movs	r3, #0
}
 8010174:	4618      	mov	r0, r3
 8010176:	371c      	adds	r7, #28
 8010178:	46bd      	mov	sp, r7
 801017a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801017e:	4770      	bx	lr
 8010180:	00d8acbf 	.word	0x00d8acbf
 8010184:	00e4e1c0 	.word	0x00e4e1c0
 8010188:	00f42400 	.word	0x00f42400
 801018c:	01067380 	.word	0x01067380
 8010190:	011a499f 	.word	0x011a499f
 8010194:	01312cff 	.word	0x01312cff
 8010198:	014ca43f 	.word	0x014ca43f
 801019c:	016e3600 	.word	0x016e3600
 80101a0:	01a6ab1f 	.word	0x01a6ab1f
 80101a4:	01e84800 	.word	0x01e84800

080101a8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80101a8:	b480      	push	{r7}
 80101aa:	b083      	sub	sp, #12
 80101ac:	af00      	add	r7, sp, #0
 80101ae:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	689b      	ldr	r3, [r3, #8]
 80101b4:	f043 0201 	orr.w	r2, r3, #1
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80101bc:	2300      	movs	r3, #0
}
 80101be:	4618      	mov	r0, r3
 80101c0:	370c      	adds	r7, #12
 80101c2:	46bd      	mov	sp, r7
 80101c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101c8:	4770      	bx	lr

080101ca <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80101ca:	b480      	push	{r7}
 80101cc:	b083      	sub	sp, #12
 80101ce:	af00      	add	r7, sp, #0
 80101d0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	689b      	ldr	r3, [r3, #8]
 80101d6:	f023 0201 	bic.w	r2, r3, #1
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80101de:	2300      	movs	r3, #0
}
 80101e0:	4618      	mov	r0, r3
 80101e2:	370c      	adds	r7, #12
 80101e4:	46bd      	mov	sp, r7
 80101e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ea:	4770      	bx	lr

080101ec <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80101ec:	b580      	push	{r7, lr}
 80101ee:	b082      	sub	sp, #8
 80101f0:	af00      	add	r7, sp, #0
 80101f2:	6078      	str	r0, [r7, #4]
 80101f4:	460b      	mov	r3, r1
 80101f6:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	68db      	ldr	r3, [r3, #12]
 80101fc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8010204:	78fb      	ldrb	r3, [r7, #3]
 8010206:	2b01      	cmp	r3, #1
 8010208:	d106      	bne.n	8010218 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	68db      	ldr	r3, [r3, #12]
 801020e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	60da      	str	r2, [r3, #12]
 8010216:	e00b      	b.n	8010230 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8010218:	78fb      	ldrb	r3, [r7, #3]
 801021a:	2b00      	cmp	r3, #0
 801021c:	d106      	bne.n	801022c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	68db      	ldr	r3, [r3, #12]
 8010222:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	60da      	str	r2, [r3, #12]
 801022a:	e001      	b.n	8010230 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 801022c:	2301      	movs	r3, #1
 801022e:	e003      	b.n	8010238 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8010230:	2032      	movs	r0, #50	; 0x32
 8010232:	f7f4 fd3b 	bl	8004cac <HAL_Delay>

  return HAL_OK;
 8010236:	2300      	movs	r3, #0
}
 8010238:	4618      	mov	r0, r3
 801023a:	3708      	adds	r7, #8
 801023c:	46bd      	mov	sp, r7
 801023e:	bd80      	pop	{r7, pc}

08010240 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8010240:	b084      	sub	sp, #16
 8010242:	b580      	push	{r7, lr}
 8010244:	b086      	sub	sp, #24
 8010246:	af00      	add	r7, sp, #0
 8010248:	6078      	str	r0, [r7, #4]
 801024a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 801024e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8010252:	2300      	movs	r3, #0
 8010254:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 801025a:	2300      	movs	r3, #0
 801025c:	613b      	str	r3, [r7, #16]
 801025e:	e009      	b.n	8010274 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8010260:	687a      	ldr	r2, [r7, #4]
 8010262:	693b      	ldr	r3, [r7, #16]
 8010264:	3340      	adds	r3, #64	; 0x40
 8010266:	009b      	lsls	r3, r3, #2
 8010268:	4413      	add	r3, r2
 801026a:	2200      	movs	r2, #0
 801026c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 801026e:	693b      	ldr	r3, [r7, #16]
 8010270:	3301      	adds	r3, #1
 8010272:	613b      	str	r3, [r7, #16]
 8010274:	693b      	ldr	r3, [r7, #16]
 8010276:	2b0e      	cmp	r3, #14
 8010278:	d9f2      	bls.n	8010260 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801027a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801027c:	2b00      	cmp	r3, #0
 801027e:	d11c      	bne.n	80102ba <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010286:	685b      	ldr	r3, [r3, #4]
 8010288:	68fa      	ldr	r2, [r7, #12]
 801028a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801028e:	f043 0302 	orr.w	r3, r3, #2
 8010292:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010298:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	681b      	ldr	r3, [r3, #0]
 80102a4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	601a      	str	r2, [r3, #0]
 80102b8:	e005      	b.n	80102c6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80102be:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80102c6:	68fb      	ldr	r3, [r7, #12]
 80102c8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80102cc:	461a      	mov	r2, r3
 80102ce:	2300      	movs	r3, #0
 80102d0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80102d2:	68fb      	ldr	r3, [r7, #12]
 80102d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80102d8:	4619      	mov	r1, r3
 80102da:	68fb      	ldr	r3, [r7, #12]
 80102dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80102e0:	461a      	mov	r2, r3
 80102e2:	680b      	ldr	r3, [r1, #0]
 80102e4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80102e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102e8:	2b01      	cmp	r3, #1
 80102ea:	d10c      	bne.n	8010306 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80102ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d104      	bne.n	80102fc <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80102f2:	2100      	movs	r1, #0
 80102f4:	6878      	ldr	r0, [r7, #4]
 80102f6:	f000 f949 	bl	801058c <USB_SetDevSpeed>
 80102fa:	e008      	b.n	801030e <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80102fc:	2101      	movs	r1, #1
 80102fe:	6878      	ldr	r0, [r7, #4]
 8010300:	f000 f944 	bl	801058c <USB_SetDevSpeed>
 8010304:	e003      	b.n	801030e <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8010306:	2103      	movs	r1, #3
 8010308:	6878      	ldr	r0, [r7, #4]
 801030a:	f000 f93f 	bl	801058c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 801030e:	2110      	movs	r1, #16
 8010310:	6878      	ldr	r0, [r7, #4]
 8010312:	f000 f8f3 	bl	80104fc <USB_FlushTxFifo>
 8010316:	4603      	mov	r3, r0
 8010318:	2b00      	cmp	r3, #0
 801031a:	d001      	beq.n	8010320 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 801031c:	2301      	movs	r3, #1
 801031e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8010320:	6878      	ldr	r0, [r7, #4]
 8010322:	f000 f911 	bl	8010548 <USB_FlushRxFifo>
 8010326:	4603      	mov	r3, r0
 8010328:	2b00      	cmp	r3, #0
 801032a:	d001      	beq.n	8010330 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 801032c:	2301      	movs	r3, #1
 801032e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8010330:	68fb      	ldr	r3, [r7, #12]
 8010332:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010336:	461a      	mov	r2, r3
 8010338:	2300      	movs	r3, #0
 801033a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 801033c:	68fb      	ldr	r3, [r7, #12]
 801033e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010342:	461a      	mov	r2, r3
 8010344:	2300      	movs	r3, #0
 8010346:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8010348:	68fb      	ldr	r3, [r7, #12]
 801034a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801034e:	461a      	mov	r2, r3
 8010350:	2300      	movs	r3, #0
 8010352:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010354:	2300      	movs	r3, #0
 8010356:	613b      	str	r3, [r7, #16]
 8010358:	e043      	b.n	80103e2 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801035a:	693b      	ldr	r3, [r7, #16]
 801035c:	015a      	lsls	r2, r3, #5
 801035e:	68fb      	ldr	r3, [r7, #12]
 8010360:	4413      	add	r3, r2
 8010362:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801036c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010370:	d118      	bne.n	80103a4 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8010372:	693b      	ldr	r3, [r7, #16]
 8010374:	2b00      	cmp	r3, #0
 8010376:	d10a      	bne.n	801038e <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8010378:	693b      	ldr	r3, [r7, #16]
 801037a:	015a      	lsls	r2, r3, #5
 801037c:	68fb      	ldr	r3, [r7, #12]
 801037e:	4413      	add	r3, r2
 8010380:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010384:	461a      	mov	r2, r3
 8010386:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801038a:	6013      	str	r3, [r2, #0]
 801038c:	e013      	b.n	80103b6 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 801038e:	693b      	ldr	r3, [r7, #16]
 8010390:	015a      	lsls	r2, r3, #5
 8010392:	68fb      	ldr	r3, [r7, #12]
 8010394:	4413      	add	r3, r2
 8010396:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801039a:	461a      	mov	r2, r3
 801039c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80103a0:	6013      	str	r3, [r2, #0]
 80103a2:	e008      	b.n	80103b6 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80103a4:	693b      	ldr	r3, [r7, #16]
 80103a6:	015a      	lsls	r2, r3, #5
 80103a8:	68fb      	ldr	r3, [r7, #12]
 80103aa:	4413      	add	r3, r2
 80103ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80103b0:	461a      	mov	r2, r3
 80103b2:	2300      	movs	r3, #0
 80103b4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80103b6:	693b      	ldr	r3, [r7, #16]
 80103b8:	015a      	lsls	r2, r3, #5
 80103ba:	68fb      	ldr	r3, [r7, #12]
 80103bc:	4413      	add	r3, r2
 80103be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80103c2:	461a      	mov	r2, r3
 80103c4:	2300      	movs	r3, #0
 80103c6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80103c8:	693b      	ldr	r3, [r7, #16]
 80103ca:	015a      	lsls	r2, r3, #5
 80103cc:	68fb      	ldr	r3, [r7, #12]
 80103ce:	4413      	add	r3, r2
 80103d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80103d4:	461a      	mov	r2, r3
 80103d6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80103da:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80103dc:	693b      	ldr	r3, [r7, #16]
 80103de:	3301      	adds	r3, #1
 80103e0:	613b      	str	r3, [r7, #16]
 80103e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103e4:	693a      	ldr	r2, [r7, #16]
 80103e6:	429a      	cmp	r2, r3
 80103e8:	d3b7      	bcc.n	801035a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80103ea:	2300      	movs	r3, #0
 80103ec:	613b      	str	r3, [r7, #16]
 80103ee:	e043      	b.n	8010478 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80103f0:	693b      	ldr	r3, [r7, #16]
 80103f2:	015a      	lsls	r2, r3, #5
 80103f4:	68fb      	ldr	r3, [r7, #12]
 80103f6:	4413      	add	r3, r2
 80103f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010402:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010406:	d118      	bne.n	801043a <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8010408:	693b      	ldr	r3, [r7, #16]
 801040a:	2b00      	cmp	r3, #0
 801040c:	d10a      	bne.n	8010424 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 801040e:	693b      	ldr	r3, [r7, #16]
 8010410:	015a      	lsls	r2, r3, #5
 8010412:	68fb      	ldr	r3, [r7, #12]
 8010414:	4413      	add	r3, r2
 8010416:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801041a:	461a      	mov	r2, r3
 801041c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8010420:	6013      	str	r3, [r2, #0]
 8010422:	e013      	b.n	801044c <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8010424:	693b      	ldr	r3, [r7, #16]
 8010426:	015a      	lsls	r2, r3, #5
 8010428:	68fb      	ldr	r3, [r7, #12]
 801042a:	4413      	add	r3, r2
 801042c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010430:	461a      	mov	r2, r3
 8010432:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8010436:	6013      	str	r3, [r2, #0]
 8010438:	e008      	b.n	801044c <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 801043a:	693b      	ldr	r3, [r7, #16]
 801043c:	015a      	lsls	r2, r3, #5
 801043e:	68fb      	ldr	r3, [r7, #12]
 8010440:	4413      	add	r3, r2
 8010442:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010446:	461a      	mov	r2, r3
 8010448:	2300      	movs	r3, #0
 801044a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 801044c:	693b      	ldr	r3, [r7, #16]
 801044e:	015a      	lsls	r2, r3, #5
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	4413      	add	r3, r2
 8010454:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010458:	461a      	mov	r2, r3
 801045a:	2300      	movs	r3, #0
 801045c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 801045e:	693b      	ldr	r3, [r7, #16]
 8010460:	015a      	lsls	r2, r3, #5
 8010462:	68fb      	ldr	r3, [r7, #12]
 8010464:	4413      	add	r3, r2
 8010466:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801046a:	461a      	mov	r2, r3
 801046c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8010470:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010472:	693b      	ldr	r3, [r7, #16]
 8010474:	3301      	adds	r3, #1
 8010476:	613b      	str	r3, [r7, #16]
 8010478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801047a:	693a      	ldr	r2, [r7, #16]
 801047c:	429a      	cmp	r2, r3
 801047e:	d3b7      	bcc.n	80103f0 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8010480:	68fb      	ldr	r3, [r7, #12]
 8010482:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010486:	691b      	ldr	r3, [r3, #16]
 8010488:	68fa      	ldr	r2, [r7, #12]
 801048a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801048e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010492:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	2200      	movs	r2, #0
 8010498:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80104a0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80104a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d105      	bne.n	80104b4 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	699b      	ldr	r3, [r3, #24]
 80104ac:	f043 0210 	orr.w	r2, r3, #16
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	699a      	ldr	r2, [r3, #24]
 80104b8:	4b0e      	ldr	r3, [pc, #56]	; (80104f4 <USB_DevInit+0x2b4>)
 80104ba:	4313      	orrs	r3, r2
 80104bc:	687a      	ldr	r2, [r7, #4]
 80104be:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80104c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d005      	beq.n	80104d2 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	699b      	ldr	r3, [r3, #24]
 80104ca:	f043 0208 	orr.w	r2, r3, #8
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80104d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80104d4:	2b01      	cmp	r3, #1
 80104d6:	d105      	bne.n	80104e4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	699a      	ldr	r2, [r3, #24]
 80104dc:	4b06      	ldr	r3, [pc, #24]	; (80104f8 <USB_DevInit+0x2b8>)
 80104de:	4313      	orrs	r3, r2
 80104e0:	687a      	ldr	r2, [r7, #4]
 80104e2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80104e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80104e6:	4618      	mov	r0, r3
 80104e8:	3718      	adds	r7, #24
 80104ea:	46bd      	mov	sp, r7
 80104ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80104f0:	b004      	add	sp, #16
 80104f2:	4770      	bx	lr
 80104f4:	803c3800 	.word	0x803c3800
 80104f8:	40000004 	.word	0x40000004

080104fc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80104fc:	b480      	push	{r7}
 80104fe:	b085      	sub	sp, #20
 8010500:	af00      	add	r7, sp, #0
 8010502:	6078      	str	r0, [r7, #4]
 8010504:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8010506:	2300      	movs	r3, #0
 8010508:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 801050a:	683b      	ldr	r3, [r7, #0]
 801050c:	019b      	lsls	r3, r3, #6
 801050e:	f043 0220 	orr.w	r2, r3, #32
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8010516:	68fb      	ldr	r3, [r7, #12]
 8010518:	3301      	adds	r3, #1
 801051a:	60fb      	str	r3, [r7, #12]
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	4a09      	ldr	r2, [pc, #36]	; (8010544 <USB_FlushTxFifo+0x48>)
 8010520:	4293      	cmp	r3, r2
 8010522:	d901      	bls.n	8010528 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8010524:	2303      	movs	r3, #3
 8010526:	e006      	b.n	8010536 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	691b      	ldr	r3, [r3, #16]
 801052c:	f003 0320 	and.w	r3, r3, #32
 8010530:	2b20      	cmp	r3, #32
 8010532:	d0f0      	beq.n	8010516 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8010534:	2300      	movs	r3, #0
}
 8010536:	4618      	mov	r0, r3
 8010538:	3714      	adds	r7, #20
 801053a:	46bd      	mov	sp, r7
 801053c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010540:	4770      	bx	lr
 8010542:	bf00      	nop
 8010544:	00030d40 	.word	0x00030d40

08010548 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8010548:	b480      	push	{r7}
 801054a:	b085      	sub	sp, #20
 801054c:	af00      	add	r7, sp, #0
 801054e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8010550:	2300      	movs	r3, #0
 8010552:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	2210      	movs	r2, #16
 8010558:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 801055a:	68fb      	ldr	r3, [r7, #12]
 801055c:	3301      	adds	r3, #1
 801055e:	60fb      	str	r3, [r7, #12]
 8010560:	68fb      	ldr	r3, [r7, #12]
 8010562:	4a09      	ldr	r2, [pc, #36]	; (8010588 <USB_FlushRxFifo+0x40>)
 8010564:	4293      	cmp	r3, r2
 8010566:	d901      	bls.n	801056c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8010568:	2303      	movs	r3, #3
 801056a:	e006      	b.n	801057a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	691b      	ldr	r3, [r3, #16]
 8010570:	f003 0310 	and.w	r3, r3, #16
 8010574:	2b10      	cmp	r3, #16
 8010576:	d0f0      	beq.n	801055a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8010578:	2300      	movs	r3, #0
}
 801057a:	4618      	mov	r0, r3
 801057c:	3714      	adds	r7, #20
 801057e:	46bd      	mov	sp, r7
 8010580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010584:	4770      	bx	lr
 8010586:	bf00      	nop
 8010588:	00030d40 	.word	0x00030d40

0801058c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 801058c:	b480      	push	{r7}
 801058e:	b085      	sub	sp, #20
 8010590:	af00      	add	r7, sp, #0
 8010592:	6078      	str	r0, [r7, #4]
 8010594:	460b      	mov	r3, r1
 8010596:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 801059c:	68fb      	ldr	r3, [r7, #12]
 801059e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80105a2:	681a      	ldr	r2, [r3, #0]
 80105a4:	78fb      	ldrb	r3, [r7, #3]
 80105a6:	68f9      	ldr	r1, [r7, #12]
 80105a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80105ac:	4313      	orrs	r3, r2
 80105ae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80105b0:	2300      	movs	r3, #0
}
 80105b2:	4618      	mov	r0, r3
 80105b4:	3714      	adds	r7, #20
 80105b6:	46bd      	mov	sp, r7
 80105b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105bc:	4770      	bx	lr

080105be <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80105be:	b480      	push	{r7}
 80105c0:	b087      	sub	sp, #28
 80105c2:	af00      	add	r7, sp, #0
 80105c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80105ca:	693b      	ldr	r3, [r7, #16]
 80105cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80105d0:	689b      	ldr	r3, [r3, #8]
 80105d2:	f003 0306 	and.w	r3, r3, #6
 80105d6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80105d8:	68fb      	ldr	r3, [r7, #12]
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d102      	bne.n	80105e4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80105de:	2300      	movs	r3, #0
 80105e0:	75fb      	strb	r3, [r7, #23]
 80105e2:	e00a      	b.n	80105fa <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80105e4:	68fb      	ldr	r3, [r7, #12]
 80105e6:	2b02      	cmp	r3, #2
 80105e8:	d002      	beq.n	80105f0 <USB_GetDevSpeed+0x32>
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	2b06      	cmp	r3, #6
 80105ee:	d102      	bne.n	80105f6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80105f0:	2302      	movs	r3, #2
 80105f2:	75fb      	strb	r3, [r7, #23]
 80105f4:	e001      	b.n	80105fa <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80105f6:	230f      	movs	r3, #15
 80105f8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80105fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80105fc:	4618      	mov	r0, r3
 80105fe:	371c      	adds	r7, #28
 8010600:	46bd      	mov	sp, r7
 8010602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010606:	4770      	bx	lr

08010608 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010608:	b480      	push	{r7}
 801060a:	b085      	sub	sp, #20
 801060c:	af00      	add	r7, sp, #0
 801060e:	6078      	str	r0, [r7, #4]
 8010610:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010616:	683b      	ldr	r3, [r7, #0]
 8010618:	781b      	ldrb	r3, [r3, #0]
 801061a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801061c:	683b      	ldr	r3, [r7, #0]
 801061e:	785b      	ldrb	r3, [r3, #1]
 8010620:	2b01      	cmp	r3, #1
 8010622:	d139      	bne.n	8010698 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8010624:	68fb      	ldr	r3, [r7, #12]
 8010626:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801062a:	69da      	ldr	r2, [r3, #28]
 801062c:	683b      	ldr	r3, [r7, #0]
 801062e:	781b      	ldrb	r3, [r3, #0]
 8010630:	f003 030f 	and.w	r3, r3, #15
 8010634:	2101      	movs	r1, #1
 8010636:	fa01 f303 	lsl.w	r3, r1, r3
 801063a:	b29b      	uxth	r3, r3
 801063c:	68f9      	ldr	r1, [r7, #12]
 801063e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010642:	4313      	orrs	r3, r2
 8010644:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8010646:	68bb      	ldr	r3, [r7, #8]
 8010648:	015a      	lsls	r2, r3, #5
 801064a:	68fb      	ldr	r3, [r7, #12]
 801064c:	4413      	add	r3, r2
 801064e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010652:	681b      	ldr	r3, [r3, #0]
 8010654:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010658:	2b00      	cmp	r3, #0
 801065a:	d153      	bne.n	8010704 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801065c:	68bb      	ldr	r3, [r7, #8]
 801065e:	015a      	lsls	r2, r3, #5
 8010660:	68fb      	ldr	r3, [r7, #12]
 8010662:	4413      	add	r3, r2
 8010664:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010668:	681a      	ldr	r2, [r3, #0]
 801066a:	683b      	ldr	r3, [r7, #0]
 801066c:	689b      	ldr	r3, [r3, #8]
 801066e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8010672:	683b      	ldr	r3, [r7, #0]
 8010674:	78db      	ldrb	r3, [r3, #3]
 8010676:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010678:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801067a:	68bb      	ldr	r3, [r7, #8]
 801067c:	059b      	lsls	r3, r3, #22
 801067e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010680:	431a      	orrs	r2, r3
 8010682:	68bb      	ldr	r3, [r7, #8]
 8010684:	0159      	lsls	r1, r3, #5
 8010686:	68fb      	ldr	r3, [r7, #12]
 8010688:	440b      	add	r3, r1
 801068a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801068e:	4619      	mov	r1, r3
 8010690:	4b20      	ldr	r3, [pc, #128]	; (8010714 <USB_ActivateEndpoint+0x10c>)
 8010692:	4313      	orrs	r3, r2
 8010694:	600b      	str	r3, [r1, #0]
 8010696:	e035      	b.n	8010704 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801069e:	69da      	ldr	r2, [r3, #28]
 80106a0:	683b      	ldr	r3, [r7, #0]
 80106a2:	781b      	ldrb	r3, [r3, #0]
 80106a4:	f003 030f 	and.w	r3, r3, #15
 80106a8:	2101      	movs	r1, #1
 80106aa:	fa01 f303 	lsl.w	r3, r1, r3
 80106ae:	041b      	lsls	r3, r3, #16
 80106b0:	68f9      	ldr	r1, [r7, #12]
 80106b2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80106b6:	4313      	orrs	r3, r2
 80106b8:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80106ba:	68bb      	ldr	r3, [r7, #8]
 80106bc:	015a      	lsls	r2, r3, #5
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	4413      	add	r3, r2
 80106c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	d119      	bne.n	8010704 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80106d0:	68bb      	ldr	r3, [r7, #8]
 80106d2:	015a      	lsls	r2, r3, #5
 80106d4:	68fb      	ldr	r3, [r7, #12]
 80106d6:	4413      	add	r3, r2
 80106d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80106dc:	681a      	ldr	r2, [r3, #0]
 80106de:	683b      	ldr	r3, [r7, #0]
 80106e0:	689b      	ldr	r3, [r3, #8]
 80106e2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80106e6:	683b      	ldr	r3, [r7, #0]
 80106e8:	78db      	ldrb	r3, [r3, #3]
 80106ea:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80106ec:	430b      	orrs	r3, r1
 80106ee:	431a      	orrs	r2, r3
 80106f0:	68bb      	ldr	r3, [r7, #8]
 80106f2:	0159      	lsls	r1, r3, #5
 80106f4:	68fb      	ldr	r3, [r7, #12]
 80106f6:	440b      	add	r3, r1
 80106f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80106fc:	4619      	mov	r1, r3
 80106fe:	4b05      	ldr	r3, [pc, #20]	; (8010714 <USB_ActivateEndpoint+0x10c>)
 8010700:	4313      	orrs	r3, r2
 8010702:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8010704:	2300      	movs	r3, #0
}
 8010706:	4618      	mov	r0, r3
 8010708:	3714      	adds	r7, #20
 801070a:	46bd      	mov	sp, r7
 801070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010710:	4770      	bx	lr
 8010712:	bf00      	nop
 8010714:	10008000 	.word	0x10008000

08010718 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010718:	b480      	push	{r7}
 801071a:	b085      	sub	sp, #20
 801071c:	af00      	add	r7, sp, #0
 801071e:	6078      	str	r0, [r7, #4]
 8010720:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010726:	683b      	ldr	r3, [r7, #0]
 8010728:	781b      	ldrb	r3, [r3, #0]
 801072a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 801072c:	683b      	ldr	r3, [r7, #0]
 801072e:	785b      	ldrb	r3, [r3, #1]
 8010730:	2b01      	cmp	r3, #1
 8010732:	d161      	bne.n	80107f8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8010734:	68bb      	ldr	r3, [r7, #8]
 8010736:	015a      	lsls	r2, r3, #5
 8010738:	68fb      	ldr	r3, [r7, #12]
 801073a:	4413      	add	r3, r2
 801073c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010740:	681b      	ldr	r3, [r3, #0]
 8010742:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010746:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801074a:	d11f      	bne.n	801078c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 801074c:	68bb      	ldr	r3, [r7, #8]
 801074e:	015a      	lsls	r2, r3, #5
 8010750:	68fb      	ldr	r3, [r7, #12]
 8010752:	4413      	add	r3, r2
 8010754:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010758:	681b      	ldr	r3, [r3, #0]
 801075a:	68ba      	ldr	r2, [r7, #8]
 801075c:	0151      	lsls	r1, r2, #5
 801075e:	68fa      	ldr	r2, [r7, #12]
 8010760:	440a      	add	r2, r1
 8010762:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010766:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 801076a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 801076c:	68bb      	ldr	r3, [r7, #8]
 801076e:	015a      	lsls	r2, r3, #5
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	4413      	add	r3, r2
 8010774:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	68ba      	ldr	r2, [r7, #8]
 801077c:	0151      	lsls	r1, r2, #5
 801077e:	68fa      	ldr	r2, [r7, #12]
 8010780:	440a      	add	r2, r1
 8010782:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010786:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801078a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 801078c:	68fb      	ldr	r3, [r7, #12]
 801078e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010792:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8010794:	683b      	ldr	r3, [r7, #0]
 8010796:	781b      	ldrb	r3, [r3, #0]
 8010798:	f003 030f 	and.w	r3, r3, #15
 801079c:	2101      	movs	r1, #1
 801079e:	fa01 f303 	lsl.w	r3, r1, r3
 80107a2:	b29b      	uxth	r3, r3
 80107a4:	43db      	mvns	r3, r3
 80107a6:	68f9      	ldr	r1, [r7, #12]
 80107a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80107ac:	4013      	ands	r3, r2
 80107ae:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80107b0:	68fb      	ldr	r3, [r7, #12]
 80107b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80107b6:	69da      	ldr	r2, [r3, #28]
 80107b8:	683b      	ldr	r3, [r7, #0]
 80107ba:	781b      	ldrb	r3, [r3, #0]
 80107bc:	f003 030f 	and.w	r3, r3, #15
 80107c0:	2101      	movs	r1, #1
 80107c2:	fa01 f303 	lsl.w	r3, r1, r3
 80107c6:	b29b      	uxth	r3, r3
 80107c8:	43db      	mvns	r3, r3
 80107ca:	68f9      	ldr	r1, [r7, #12]
 80107cc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80107d0:	4013      	ands	r3, r2
 80107d2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80107d4:	68bb      	ldr	r3, [r7, #8]
 80107d6:	015a      	lsls	r2, r3, #5
 80107d8:	68fb      	ldr	r3, [r7, #12]
 80107da:	4413      	add	r3, r2
 80107dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80107e0:	681a      	ldr	r2, [r3, #0]
 80107e2:	68bb      	ldr	r3, [r7, #8]
 80107e4:	0159      	lsls	r1, r3, #5
 80107e6:	68fb      	ldr	r3, [r7, #12]
 80107e8:	440b      	add	r3, r1
 80107ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80107ee:	4619      	mov	r1, r3
 80107f0:	4b35      	ldr	r3, [pc, #212]	; (80108c8 <USB_DeactivateEndpoint+0x1b0>)
 80107f2:	4013      	ands	r3, r2
 80107f4:	600b      	str	r3, [r1, #0]
 80107f6:	e060      	b.n	80108ba <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80107f8:	68bb      	ldr	r3, [r7, #8]
 80107fa:	015a      	lsls	r2, r3, #5
 80107fc:	68fb      	ldr	r3, [r7, #12]
 80107fe:	4413      	add	r3, r2
 8010800:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801080a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801080e:	d11f      	bne.n	8010850 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8010810:	68bb      	ldr	r3, [r7, #8]
 8010812:	015a      	lsls	r2, r3, #5
 8010814:	68fb      	ldr	r3, [r7, #12]
 8010816:	4413      	add	r3, r2
 8010818:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801081c:	681b      	ldr	r3, [r3, #0]
 801081e:	68ba      	ldr	r2, [r7, #8]
 8010820:	0151      	lsls	r1, r2, #5
 8010822:	68fa      	ldr	r2, [r7, #12]
 8010824:	440a      	add	r2, r1
 8010826:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801082a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 801082e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8010830:	68bb      	ldr	r3, [r7, #8]
 8010832:	015a      	lsls	r2, r3, #5
 8010834:	68fb      	ldr	r3, [r7, #12]
 8010836:	4413      	add	r3, r2
 8010838:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801083c:	681b      	ldr	r3, [r3, #0]
 801083e:	68ba      	ldr	r2, [r7, #8]
 8010840:	0151      	lsls	r1, r2, #5
 8010842:	68fa      	ldr	r2, [r7, #12]
 8010844:	440a      	add	r2, r1
 8010846:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801084a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801084e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8010850:	68fb      	ldr	r3, [r7, #12]
 8010852:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010856:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8010858:	683b      	ldr	r3, [r7, #0]
 801085a:	781b      	ldrb	r3, [r3, #0]
 801085c:	f003 030f 	and.w	r3, r3, #15
 8010860:	2101      	movs	r1, #1
 8010862:	fa01 f303 	lsl.w	r3, r1, r3
 8010866:	041b      	lsls	r3, r3, #16
 8010868:	43db      	mvns	r3, r3
 801086a:	68f9      	ldr	r1, [r7, #12]
 801086c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010870:	4013      	ands	r3, r2
 8010872:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801087a:	69da      	ldr	r2, [r3, #28]
 801087c:	683b      	ldr	r3, [r7, #0]
 801087e:	781b      	ldrb	r3, [r3, #0]
 8010880:	f003 030f 	and.w	r3, r3, #15
 8010884:	2101      	movs	r1, #1
 8010886:	fa01 f303 	lsl.w	r3, r1, r3
 801088a:	041b      	lsls	r3, r3, #16
 801088c:	43db      	mvns	r3, r3
 801088e:	68f9      	ldr	r1, [r7, #12]
 8010890:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010894:	4013      	ands	r3, r2
 8010896:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8010898:	68bb      	ldr	r3, [r7, #8]
 801089a:	015a      	lsls	r2, r3, #5
 801089c:	68fb      	ldr	r3, [r7, #12]
 801089e:	4413      	add	r3, r2
 80108a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80108a4:	681a      	ldr	r2, [r3, #0]
 80108a6:	68bb      	ldr	r3, [r7, #8]
 80108a8:	0159      	lsls	r1, r3, #5
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	440b      	add	r3, r1
 80108ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80108b2:	4619      	mov	r1, r3
 80108b4:	4b05      	ldr	r3, [pc, #20]	; (80108cc <USB_DeactivateEndpoint+0x1b4>)
 80108b6:	4013      	ands	r3, r2
 80108b8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80108ba:	2300      	movs	r3, #0
}
 80108bc:	4618      	mov	r0, r3
 80108be:	3714      	adds	r7, #20
 80108c0:	46bd      	mov	sp, r7
 80108c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108c6:	4770      	bx	lr
 80108c8:	ec337800 	.word	0xec337800
 80108cc:	eff37800 	.word	0xeff37800

080108d0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80108d0:	b580      	push	{r7, lr}
 80108d2:	b08a      	sub	sp, #40	; 0x28
 80108d4:	af02      	add	r7, sp, #8
 80108d6:	60f8      	str	r0, [r7, #12]
 80108d8:	60b9      	str	r1, [r7, #8]
 80108da:	4613      	mov	r3, r2
 80108dc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80108de:	68fb      	ldr	r3, [r7, #12]
 80108e0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80108e2:	68bb      	ldr	r3, [r7, #8]
 80108e4:	781b      	ldrb	r3, [r3, #0]
 80108e6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80108e8:	68bb      	ldr	r3, [r7, #8]
 80108ea:	785b      	ldrb	r3, [r3, #1]
 80108ec:	2b01      	cmp	r3, #1
 80108ee:	f040 8163 	bne.w	8010bb8 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80108f2:	68bb      	ldr	r3, [r7, #8]
 80108f4:	695b      	ldr	r3, [r3, #20]
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	d132      	bne.n	8010960 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80108fa:	69bb      	ldr	r3, [r7, #24]
 80108fc:	015a      	lsls	r2, r3, #5
 80108fe:	69fb      	ldr	r3, [r7, #28]
 8010900:	4413      	add	r3, r2
 8010902:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010906:	691a      	ldr	r2, [r3, #16]
 8010908:	69bb      	ldr	r3, [r7, #24]
 801090a:	0159      	lsls	r1, r3, #5
 801090c:	69fb      	ldr	r3, [r7, #28]
 801090e:	440b      	add	r3, r1
 8010910:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010914:	4619      	mov	r1, r3
 8010916:	4ba5      	ldr	r3, [pc, #660]	; (8010bac <USB_EPStartXfer+0x2dc>)
 8010918:	4013      	ands	r3, r2
 801091a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801091c:	69bb      	ldr	r3, [r7, #24]
 801091e:	015a      	lsls	r2, r3, #5
 8010920:	69fb      	ldr	r3, [r7, #28]
 8010922:	4413      	add	r3, r2
 8010924:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010928:	691b      	ldr	r3, [r3, #16]
 801092a:	69ba      	ldr	r2, [r7, #24]
 801092c:	0151      	lsls	r1, r2, #5
 801092e:	69fa      	ldr	r2, [r7, #28]
 8010930:	440a      	add	r2, r1
 8010932:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010936:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801093a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801093c:	69bb      	ldr	r3, [r7, #24]
 801093e:	015a      	lsls	r2, r3, #5
 8010940:	69fb      	ldr	r3, [r7, #28]
 8010942:	4413      	add	r3, r2
 8010944:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010948:	691a      	ldr	r2, [r3, #16]
 801094a:	69bb      	ldr	r3, [r7, #24]
 801094c:	0159      	lsls	r1, r3, #5
 801094e:	69fb      	ldr	r3, [r7, #28]
 8010950:	440b      	add	r3, r1
 8010952:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010956:	4619      	mov	r1, r3
 8010958:	4b95      	ldr	r3, [pc, #596]	; (8010bb0 <USB_EPStartXfer+0x2e0>)
 801095a:	4013      	ands	r3, r2
 801095c:	610b      	str	r3, [r1, #16]
 801095e:	e074      	b.n	8010a4a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010960:	69bb      	ldr	r3, [r7, #24]
 8010962:	015a      	lsls	r2, r3, #5
 8010964:	69fb      	ldr	r3, [r7, #28]
 8010966:	4413      	add	r3, r2
 8010968:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801096c:	691a      	ldr	r2, [r3, #16]
 801096e:	69bb      	ldr	r3, [r7, #24]
 8010970:	0159      	lsls	r1, r3, #5
 8010972:	69fb      	ldr	r3, [r7, #28]
 8010974:	440b      	add	r3, r1
 8010976:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801097a:	4619      	mov	r1, r3
 801097c:	4b8c      	ldr	r3, [pc, #560]	; (8010bb0 <USB_EPStartXfer+0x2e0>)
 801097e:	4013      	ands	r3, r2
 8010980:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010982:	69bb      	ldr	r3, [r7, #24]
 8010984:	015a      	lsls	r2, r3, #5
 8010986:	69fb      	ldr	r3, [r7, #28]
 8010988:	4413      	add	r3, r2
 801098a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801098e:	691a      	ldr	r2, [r3, #16]
 8010990:	69bb      	ldr	r3, [r7, #24]
 8010992:	0159      	lsls	r1, r3, #5
 8010994:	69fb      	ldr	r3, [r7, #28]
 8010996:	440b      	add	r3, r1
 8010998:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801099c:	4619      	mov	r1, r3
 801099e:	4b83      	ldr	r3, [pc, #524]	; (8010bac <USB_EPStartXfer+0x2dc>)
 80109a0:	4013      	ands	r3, r2
 80109a2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80109a4:	69bb      	ldr	r3, [r7, #24]
 80109a6:	015a      	lsls	r2, r3, #5
 80109a8:	69fb      	ldr	r3, [r7, #28]
 80109aa:	4413      	add	r3, r2
 80109ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80109b0:	691a      	ldr	r2, [r3, #16]
 80109b2:	68bb      	ldr	r3, [r7, #8]
 80109b4:	6959      	ldr	r1, [r3, #20]
 80109b6:	68bb      	ldr	r3, [r7, #8]
 80109b8:	689b      	ldr	r3, [r3, #8]
 80109ba:	440b      	add	r3, r1
 80109bc:	1e59      	subs	r1, r3, #1
 80109be:	68bb      	ldr	r3, [r7, #8]
 80109c0:	689b      	ldr	r3, [r3, #8]
 80109c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80109c6:	04d9      	lsls	r1, r3, #19
 80109c8:	4b7a      	ldr	r3, [pc, #488]	; (8010bb4 <USB_EPStartXfer+0x2e4>)
 80109ca:	400b      	ands	r3, r1
 80109cc:	69b9      	ldr	r1, [r7, #24]
 80109ce:	0148      	lsls	r0, r1, #5
 80109d0:	69f9      	ldr	r1, [r7, #28]
 80109d2:	4401      	add	r1, r0
 80109d4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80109d8:	4313      	orrs	r3, r2
 80109da:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80109dc:	69bb      	ldr	r3, [r7, #24]
 80109de:	015a      	lsls	r2, r3, #5
 80109e0:	69fb      	ldr	r3, [r7, #28]
 80109e2:	4413      	add	r3, r2
 80109e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80109e8:	691a      	ldr	r2, [r3, #16]
 80109ea:	68bb      	ldr	r3, [r7, #8]
 80109ec:	695b      	ldr	r3, [r3, #20]
 80109ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80109f2:	69b9      	ldr	r1, [r7, #24]
 80109f4:	0148      	lsls	r0, r1, #5
 80109f6:	69f9      	ldr	r1, [r7, #28]
 80109f8:	4401      	add	r1, r0
 80109fa:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80109fe:	4313      	orrs	r3, r2
 8010a00:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8010a02:	68bb      	ldr	r3, [r7, #8]
 8010a04:	78db      	ldrb	r3, [r3, #3]
 8010a06:	2b01      	cmp	r3, #1
 8010a08:	d11f      	bne.n	8010a4a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8010a0a:	69bb      	ldr	r3, [r7, #24]
 8010a0c:	015a      	lsls	r2, r3, #5
 8010a0e:	69fb      	ldr	r3, [r7, #28]
 8010a10:	4413      	add	r3, r2
 8010a12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010a16:	691b      	ldr	r3, [r3, #16]
 8010a18:	69ba      	ldr	r2, [r7, #24]
 8010a1a:	0151      	lsls	r1, r2, #5
 8010a1c:	69fa      	ldr	r2, [r7, #28]
 8010a1e:	440a      	add	r2, r1
 8010a20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010a24:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8010a28:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8010a2a:	69bb      	ldr	r3, [r7, #24]
 8010a2c:	015a      	lsls	r2, r3, #5
 8010a2e:	69fb      	ldr	r3, [r7, #28]
 8010a30:	4413      	add	r3, r2
 8010a32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010a36:	691b      	ldr	r3, [r3, #16]
 8010a38:	69ba      	ldr	r2, [r7, #24]
 8010a3a:	0151      	lsls	r1, r2, #5
 8010a3c:	69fa      	ldr	r2, [r7, #28]
 8010a3e:	440a      	add	r2, r1
 8010a40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010a44:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8010a48:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8010a4a:	79fb      	ldrb	r3, [r7, #7]
 8010a4c:	2b01      	cmp	r3, #1
 8010a4e:	d14b      	bne.n	8010ae8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8010a50:	68bb      	ldr	r3, [r7, #8]
 8010a52:	691b      	ldr	r3, [r3, #16]
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d009      	beq.n	8010a6c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8010a58:	69bb      	ldr	r3, [r7, #24]
 8010a5a:	015a      	lsls	r2, r3, #5
 8010a5c:	69fb      	ldr	r3, [r7, #28]
 8010a5e:	4413      	add	r3, r2
 8010a60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010a64:	461a      	mov	r2, r3
 8010a66:	68bb      	ldr	r3, [r7, #8]
 8010a68:	691b      	ldr	r3, [r3, #16]
 8010a6a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8010a6c:	68bb      	ldr	r3, [r7, #8]
 8010a6e:	78db      	ldrb	r3, [r3, #3]
 8010a70:	2b01      	cmp	r3, #1
 8010a72:	d128      	bne.n	8010ac6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010a74:	69fb      	ldr	r3, [r7, #28]
 8010a76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010a7a:	689b      	ldr	r3, [r3, #8]
 8010a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d110      	bne.n	8010aa6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8010a84:	69bb      	ldr	r3, [r7, #24]
 8010a86:	015a      	lsls	r2, r3, #5
 8010a88:	69fb      	ldr	r3, [r7, #28]
 8010a8a:	4413      	add	r3, r2
 8010a8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010a90:	681b      	ldr	r3, [r3, #0]
 8010a92:	69ba      	ldr	r2, [r7, #24]
 8010a94:	0151      	lsls	r1, r2, #5
 8010a96:	69fa      	ldr	r2, [r7, #28]
 8010a98:	440a      	add	r2, r1
 8010a9a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010a9e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8010aa2:	6013      	str	r3, [r2, #0]
 8010aa4:	e00f      	b.n	8010ac6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8010aa6:	69bb      	ldr	r3, [r7, #24]
 8010aa8:	015a      	lsls	r2, r3, #5
 8010aaa:	69fb      	ldr	r3, [r7, #28]
 8010aac:	4413      	add	r3, r2
 8010aae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010ab2:	681b      	ldr	r3, [r3, #0]
 8010ab4:	69ba      	ldr	r2, [r7, #24]
 8010ab6:	0151      	lsls	r1, r2, #5
 8010ab8:	69fa      	ldr	r2, [r7, #28]
 8010aba:	440a      	add	r2, r1
 8010abc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010ac0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010ac4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010ac6:	69bb      	ldr	r3, [r7, #24]
 8010ac8:	015a      	lsls	r2, r3, #5
 8010aca:	69fb      	ldr	r3, [r7, #28]
 8010acc:	4413      	add	r3, r2
 8010ace:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010ad2:	681b      	ldr	r3, [r3, #0]
 8010ad4:	69ba      	ldr	r2, [r7, #24]
 8010ad6:	0151      	lsls	r1, r2, #5
 8010ad8:	69fa      	ldr	r2, [r7, #28]
 8010ada:	440a      	add	r2, r1
 8010adc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010ae0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010ae4:	6013      	str	r3, [r2, #0]
 8010ae6:	e133      	b.n	8010d50 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010ae8:	69bb      	ldr	r3, [r7, #24]
 8010aea:	015a      	lsls	r2, r3, #5
 8010aec:	69fb      	ldr	r3, [r7, #28]
 8010aee:	4413      	add	r3, r2
 8010af0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010af4:	681b      	ldr	r3, [r3, #0]
 8010af6:	69ba      	ldr	r2, [r7, #24]
 8010af8:	0151      	lsls	r1, r2, #5
 8010afa:	69fa      	ldr	r2, [r7, #28]
 8010afc:	440a      	add	r2, r1
 8010afe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010b02:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010b06:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010b08:	68bb      	ldr	r3, [r7, #8]
 8010b0a:	78db      	ldrb	r3, [r3, #3]
 8010b0c:	2b01      	cmp	r3, #1
 8010b0e:	d015      	beq.n	8010b3c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8010b10:	68bb      	ldr	r3, [r7, #8]
 8010b12:	695b      	ldr	r3, [r3, #20]
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	f000 811b 	beq.w	8010d50 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8010b1a:	69fb      	ldr	r3, [r7, #28]
 8010b1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010b20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010b22:	68bb      	ldr	r3, [r7, #8]
 8010b24:	781b      	ldrb	r3, [r3, #0]
 8010b26:	f003 030f 	and.w	r3, r3, #15
 8010b2a:	2101      	movs	r1, #1
 8010b2c:	fa01 f303 	lsl.w	r3, r1, r3
 8010b30:	69f9      	ldr	r1, [r7, #28]
 8010b32:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010b36:	4313      	orrs	r3, r2
 8010b38:	634b      	str	r3, [r1, #52]	; 0x34
 8010b3a:	e109      	b.n	8010d50 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010b3c:	69fb      	ldr	r3, [r7, #28]
 8010b3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010b42:	689b      	ldr	r3, [r3, #8]
 8010b44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	d110      	bne.n	8010b6e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8010b4c:	69bb      	ldr	r3, [r7, #24]
 8010b4e:	015a      	lsls	r2, r3, #5
 8010b50:	69fb      	ldr	r3, [r7, #28]
 8010b52:	4413      	add	r3, r2
 8010b54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010b58:	681b      	ldr	r3, [r3, #0]
 8010b5a:	69ba      	ldr	r2, [r7, #24]
 8010b5c:	0151      	lsls	r1, r2, #5
 8010b5e:	69fa      	ldr	r2, [r7, #28]
 8010b60:	440a      	add	r2, r1
 8010b62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010b66:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8010b6a:	6013      	str	r3, [r2, #0]
 8010b6c:	e00f      	b.n	8010b8e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8010b6e:	69bb      	ldr	r3, [r7, #24]
 8010b70:	015a      	lsls	r2, r3, #5
 8010b72:	69fb      	ldr	r3, [r7, #28]
 8010b74:	4413      	add	r3, r2
 8010b76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010b7a:	681b      	ldr	r3, [r3, #0]
 8010b7c:	69ba      	ldr	r2, [r7, #24]
 8010b7e:	0151      	lsls	r1, r2, #5
 8010b80:	69fa      	ldr	r2, [r7, #28]
 8010b82:	440a      	add	r2, r1
 8010b84:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010b88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010b8c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8010b8e:	68bb      	ldr	r3, [r7, #8]
 8010b90:	68d9      	ldr	r1, [r3, #12]
 8010b92:	68bb      	ldr	r3, [r7, #8]
 8010b94:	781a      	ldrb	r2, [r3, #0]
 8010b96:	68bb      	ldr	r3, [r7, #8]
 8010b98:	695b      	ldr	r3, [r3, #20]
 8010b9a:	b298      	uxth	r0, r3
 8010b9c:	79fb      	ldrb	r3, [r7, #7]
 8010b9e:	9300      	str	r3, [sp, #0]
 8010ba0:	4603      	mov	r3, r0
 8010ba2:	68f8      	ldr	r0, [r7, #12]
 8010ba4:	f000 fa38 	bl	8011018 <USB_WritePacket>
 8010ba8:	e0d2      	b.n	8010d50 <USB_EPStartXfer+0x480>
 8010baa:	bf00      	nop
 8010bac:	e007ffff 	.word	0xe007ffff
 8010bb0:	fff80000 	.word	0xfff80000
 8010bb4:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8010bb8:	69bb      	ldr	r3, [r7, #24]
 8010bba:	015a      	lsls	r2, r3, #5
 8010bbc:	69fb      	ldr	r3, [r7, #28]
 8010bbe:	4413      	add	r3, r2
 8010bc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010bc4:	691a      	ldr	r2, [r3, #16]
 8010bc6:	69bb      	ldr	r3, [r7, #24]
 8010bc8:	0159      	lsls	r1, r3, #5
 8010bca:	69fb      	ldr	r3, [r7, #28]
 8010bcc:	440b      	add	r3, r1
 8010bce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010bd2:	4619      	mov	r1, r3
 8010bd4:	4b61      	ldr	r3, [pc, #388]	; (8010d5c <USB_EPStartXfer+0x48c>)
 8010bd6:	4013      	ands	r3, r2
 8010bd8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8010bda:	69bb      	ldr	r3, [r7, #24]
 8010bdc:	015a      	lsls	r2, r3, #5
 8010bde:	69fb      	ldr	r3, [r7, #28]
 8010be0:	4413      	add	r3, r2
 8010be2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010be6:	691a      	ldr	r2, [r3, #16]
 8010be8:	69bb      	ldr	r3, [r7, #24]
 8010bea:	0159      	lsls	r1, r3, #5
 8010bec:	69fb      	ldr	r3, [r7, #28]
 8010bee:	440b      	add	r3, r1
 8010bf0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010bf4:	4619      	mov	r1, r3
 8010bf6:	4b5a      	ldr	r3, [pc, #360]	; (8010d60 <USB_EPStartXfer+0x490>)
 8010bf8:	4013      	ands	r3, r2
 8010bfa:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 8010bfc:	68bb      	ldr	r3, [r7, #8]
 8010bfe:	695b      	ldr	r3, [r3, #20]
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d123      	bne.n	8010c4c <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8010c04:	69bb      	ldr	r3, [r7, #24]
 8010c06:	015a      	lsls	r2, r3, #5
 8010c08:	69fb      	ldr	r3, [r7, #28]
 8010c0a:	4413      	add	r3, r2
 8010c0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010c10:	691a      	ldr	r2, [r3, #16]
 8010c12:	68bb      	ldr	r3, [r7, #8]
 8010c14:	689b      	ldr	r3, [r3, #8]
 8010c16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010c1a:	69b9      	ldr	r1, [r7, #24]
 8010c1c:	0148      	lsls	r0, r1, #5
 8010c1e:	69f9      	ldr	r1, [r7, #28]
 8010c20:	4401      	add	r1, r0
 8010c22:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010c26:	4313      	orrs	r3, r2
 8010c28:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010c2a:	69bb      	ldr	r3, [r7, #24]
 8010c2c:	015a      	lsls	r2, r3, #5
 8010c2e:	69fb      	ldr	r3, [r7, #28]
 8010c30:	4413      	add	r3, r2
 8010c32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010c36:	691b      	ldr	r3, [r3, #16]
 8010c38:	69ba      	ldr	r2, [r7, #24]
 8010c3a:	0151      	lsls	r1, r2, #5
 8010c3c:	69fa      	ldr	r2, [r7, #28]
 8010c3e:	440a      	add	r2, r1
 8010c40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010c44:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010c48:	6113      	str	r3, [r2, #16]
 8010c4a:	e033      	b.n	8010cb4 <USB_EPStartXfer+0x3e4>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8010c4c:	68bb      	ldr	r3, [r7, #8]
 8010c4e:	695a      	ldr	r2, [r3, #20]
 8010c50:	68bb      	ldr	r3, [r7, #8]
 8010c52:	689b      	ldr	r3, [r3, #8]
 8010c54:	4413      	add	r3, r2
 8010c56:	1e5a      	subs	r2, r3, #1
 8010c58:	68bb      	ldr	r3, [r7, #8]
 8010c5a:	689b      	ldr	r3, [r3, #8]
 8010c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8010c60:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8010c62:	69bb      	ldr	r3, [r7, #24]
 8010c64:	015a      	lsls	r2, r3, #5
 8010c66:	69fb      	ldr	r3, [r7, #28]
 8010c68:	4413      	add	r3, r2
 8010c6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010c6e:	691a      	ldr	r2, [r3, #16]
 8010c70:	8afb      	ldrh	r3, [r7, #22]
 8010c72:	04d9      	lsls	r1, r3, #19
 8010c74:	4b3b      	ldr	r3, [pc, #236]	; (8010d64 <USB_EPStartXfer+0x494>)
 8010c76:	400b      	ands	r3, r1
 8010c78:	69b9      	ldr	r1, [r7, #24]
 8010c7a:	0148      	lsls	r0, r1, #5
 8010c7c:	69f9      	ldr	r1, [r7, #28]
 8010c7e:	4401      	add	r1, r0
 8010c80:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010c84:	4313      	orrs	r3, r2
 8010c86:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8010c88:	69bb      	ldr	r3, [r7, #24]
 8010c8a:	015a      	lsls	r2, r3, #5
 8010c8c:	69fb      	ldr	r3, [r7, #28]
 8010c8e:	4413      	add	r3, r2
 8010c90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010c94:	691a      	ldr	r2, [r3, #16]
 8010c96:	68bb      	ldr	r3, [r7, #8]
 8010c98:	689b      	ldr	r3, [r3, #8]
 8010c9a:	8af9      	ldrh	r1, [r7, #22]
 8010c9c:	fb01 f303 	mul.w	r3, r1, r3
 8010ca0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010ca4:	69b9      	ldr	r1, [r7, #24]
 8010ca6:	0148      	lsls	r0, r1, #5
 8010ca8:	69f9      	ldr	r1, [r7, #28]
 8010caa:	4401      	add	r1, r0
 8010cac:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010cb0:	4313      	orrs	r3, r2
 8010cb2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8010cb4:	79fb      	ldrb	r3, [r7, #7]
 8010cb6:	2b01      	cmp	r3, #1
 8010cb8:	d10d      	bne.n	8010cd6 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8010cba:	68bb      	ldr	r3, [r7, #8]
 8010cbc:	68db      	ldr	r3, [r3, #12]
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d009      	beq.n	8010cd6 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8010cc2:	68bb      	ldr	r3, [r7, #8]
 8010cc4:	68d9      	ldr	r1, [r3, #12]
 8010cc6:	69bb      	ldr	r3, [r7, #24]
 8010cc8:	015a      	lsls	r2, r3, #5
 8010cca:	69fb      	ldr	r3, [r7, #28]
 8010ccc:	4413      	add	r3, r2
 8010cce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010cd2:	460a      	mov	r2, r1
 8010cd4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8010cd6:	68bb      	ldr	r3, [r7, #8]
 8010cd8:	78db      	ldrb	r3, [r3, #3]
 8010cda:	2b01      	cmp	r3, #1
 8010cdc:	d128      	bne.n	8010d30 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010cde:	69fb      	ldr	r3, [r7, #28]
 8010ce0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010ce4:	689b      	ldr	r3, [r3, #8]
 8010ce6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d110      	bne.n	8010d10 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8010cee:	69bb      	ldr	r3, [r7, #24]
 8010cf0:	015a      	lsls	r2, r3, #5
 8010cf2:	69fb      	ldr	r3, [r7, #28]
 8010cf4:	4413      	add	r3, r2
 8010cf6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	69ba      	ldr	r2, [r7, #24]
 8010cfe:	0151      	lsls	r1, r2, #5
 8010d00:	69fa      	ldr	r2, [r7, #28]
 8010d02:	440a      	add	r2, r1
 8010d04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010d08:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8010d0c:	6013      	str	r3, [r2, #0]
 8010d0e:	e00f      	b.n	8010d30 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8010d10:	69bb      	ldr	r3, [r7, #24]
 8010d12:	015a      	lsls	r2, r3, #5
 8010d14:	69fb      	ldr	r3, [r7, #28]
 8010d16:	4413      	add	r3, r2
 8010d18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010d1c:	681b      	ldr	r3, [r3, #0]
 8010d1e:	69ba      	ldr	r2, [r7, #24]
 8010d20:	0151      	lsls	r1, r2, #5
 8010d22:	69fa      	ldr	r2, [r7, #28]
 8010d24:	440a      	add	r2, r1
 8010d26:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010d2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010d2e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8010d30:	69bb      	ldr	r3, [r7, #24]
 8010d32:	015a      	lsls	r2, r3, #5
 8010d34:	69fb      	ldr	r3, [r7, #28]
 8010d36:	4413      	add	r3, r2
 8010d38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010d3c:	681b      	ldr	r3, [r3, #0]
 8010d3e:	69ba      	ldr	r2, [r7, #24]
 8010d40:	0151      	lsls	r1, r2, #5
 8010d42:	69fa      	ldr	r2, [r7, #28]
 8010d44:	440a      	add	r2, r1
 8010d46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010d4a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010d4e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010d50:	2300      	movs	r3, #0
}
 8010d52:	4618      	mov	r0, r3
 8010d54:	3720      	adds	r7, #32
 8010d56:	46bd      	mov	sp, r7
 8010d58:	bd80      	pop	{r7, pc}
 8010d5a:	bf00      	nop
 8010d5c:	fff80000 	.word	0xfff80000
 8010d60:	e007ffff 	.word	0xe007ffff
 8010d64:	1ff80000 	.word	0x1ff80000

08010d68 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8010d68:	b480      	push	{r7}
 8010d6a:	b087      	sub	sp, #28
 8010d6c:	af00      	add	r7, sp, #0
 8010d6e:	60f8      	str	r0, [r7, #12]
 8010d70:	60b9      	str	r1, [r7, #8]
 8010d72:	4613      	mov	r3, r2
 8010d74:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010d76:	68fb      	ldr	r3, [r7, #12]
 8010d78:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8010d7a:	68bb      	ldr	r3, [r7, #8]
 8010d7c:	781b      	ldrb	r3, [r3, #0]
 8010d7e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8010d80:	68bb      	ldr	r3, [r7, #8]
 8010d82:	785b      	ldrb	r3, [r3, #1]
 8010d84:	2b01      	cmp	r3, #1
 8010d86:	f040 80cd 	bne.w	8010f24 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8010d8a:	68bb      	ldr	r3, [r7, #8]
 8010d8c:	695b      	ldr	r3, [r3, #20]
 8010d8e:	2b00      	cmp	r3, #0
 8010d90:	d132      	bne.n	8010df8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010d92:	693b      	ldr	r3, [r7, #16]
 8010d94:	015a      	lsls	r2, r3, #5
 8010d96:	697b      	ldr	r3, [r7, #20]
 8010d98:	4413      	add	r3, r2
 8010d9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010d9e:	691a      	ldr	r2, [r3, #16]
 8010da0:	693b      	ldr	r3, [r7, #16]
 8010da2:	0159      	lsls	r1, r3, #5
 8010da4:	697b      	ldr	r3, [r7, #20]
 8010da6:	440b      	add	r3, r1
 8010da8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010dac:	4619      	mov	r1, r3
 8010dae:	4b98      	ldr	r3, [pc, #608]	; (8011010 <USB_EP0StartXfer+0x2a8>)
 8010db0:	4013      	ands	r3, r2
 8010db2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8010db4:	693b      	ldr	r3, [r7, #16]
 8010db6:	015a      	lsls	r2, r3, #5
 8010db8:	697b      	ldr	r3, [r7, #20]
 8010dba:	4413      	add	r3, r2
 8010dbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010dc0:	691b      	ldr	r3, [r3, #16]
 8010dc2:	693a      	ldr	r2, [r7, #16]
 8010dc4:	0151      	lsls	r1, r2, #5
 8010dc6:	697a      	ldr	r2, [r7, #20]
 8010dc8:	440a      	add	r2, r1
 8010dca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010dce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010dd2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010dd4:	693b      	ldr	r3, [r7, #16]
 8010dd6:	015a      	lsls	r2, r3, #5
 8010dd8:	697b      	ldr	r3, [r7, #20]
 8010dda:	4413      	add	r3, r2
 8010ddc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010de0:	691a      	ldr	r2, [r3, #16]
 8010de2:	693b      	ldr	r3, [r7, #16]
 8010de4:	0159      	lsls	r1, r3, #5
 8010de6:	697b      	ldr	r3, [r7, #20]
 8010de8:	440b      	add	r3, r1
 8010dea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010dee:	4619      	mov	r1, r3
 8010df0:	4b88      	ldr	r3, [pc, #544]	; (8011014 <USB_EP0StartXfer+0x2ac>)
 8010df2:	4013      	ands	r3, r2
 8010df4:	610b      	str	r3, [r1, #16]
 8010df6:	e04e      	b.n	8010e96 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010df8:	693b      	ldr	r3, [r7, #16]
 8010dfa:	015a      	lsls	r2, r3, #5
 8010dfc:	697b      	ldr	r3, [r7, #20]
 8010dfe:	4413      	add	r3, r2
 8010e00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010e04:	691a      	ldr	r2, [r3, #16]
 8010e06:	693b      	ldr	r3, [r7, #16]
 8010e08:	0159      	lsls	r1, r3, #5
 8010e0a:	697b      	ldr	r3, [r7, #20]
 8010e0c:	440b      	add	r3, r1
 8010e0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010e12:	4619      	mov	r1, r3
 8010e14:	4b7f      	ldr	r3, [pc, #508]	; (8011014 <USB_EP0StartXfer+0x2ac>)
 8010e16:	4013      	ands	r3, r2
 8010e18:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010e1a:	693b      	ldr	r3, [r7, #16]
 8010e1c:	015a      	lsls	r2, r3, #5
 8010e1e:	697b      	ldr	r3, [r7, #20]
 8010e20:	4413      	add	r3, r2
 8010e22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010e26:	691a      	ldr	r2, [r3, #16]
 8010e28:	693b      	ldr	r3, [r7, #16]
 8010e2a:	0159      	lsls	r1, r3, #5
 8010e2c:	697b      	ldr	r3, [r7, #20]
 8010e2e:	440b      	add	r3, r1
 8010e30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010e34:	4619      	mov	r1, r3
 8010e36:	4b76      	ldr	r3, [pc, #472]	; (8011010 <USB_EP0StartXfer+0x2a8>)
 8010e38:	4013      	ands	r3, r2
 8010e3a:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 8010e3c:	68bb      	ldr	r3, [r7, #8]
 8010e3e:	695a      	ldr	r2, [r3, #20]
 8010e40:	68bb      	ldr	r3, [r7, #8]
 8010e42:	689b      	ldr	r3, [r3, #8]
 8010e44:	429a      	cmp	r2, r3
 8010e46:	d903      	bls.n	8010e50 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8010e48:	68bb      	ldr	r3, [r7, #8]
 8010e4a:	689a      	ldr	r2, [r3, #8]
 8010e4c:	68bb      	ldr	r3, [r7, #8]
 8010e4e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8010e50:	693b      	ldr	r3, [r7, #16]
 8010e52:	015a      	lsls	r2, r3, #5
 8010e54:	697b      	ldr	r3, [r7, #20]
 8010e56:	4413      	add	r3, r2
 8010e58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010e5c:	691b      	ldr	r3, [r3, #16]
 8010e5e:	693a      	ldr	r2, [r7, #16]
 8010e60:	0151      	lsls	r1, r2, #5
 8010e62:	697a      	ldr	r2, [r7, #20]
 8010e64:	440a      	add	r2, r1
 8010e66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010e6a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010e6e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8010e70:	693b      	ldr	r3, [r7, #16]
 8010e72:	015a      	lsls	r2, r3, #5
 8010e74:	697b      	ldr	r3, [r7, #20]
 8010e76:	4413      	add	r3, r2
 8010e78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010e7c:	691a      	ldr	r2, [r3, #16]
 8010e7e:	68bb      	ldr	r3, [r7, #8]
 8010e80:	695b      	ldr	r3, [r3, #20]
 8010e82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010e86:	6939      	ldr	r1, [r7, #16]
 8010e88:	0148      	lsls	r0, r1, #5
 8010e8a:	6979      	ldr	r1, [r7, #20]
 8010e8c:	4401      	add	r1, r0
 8010e8e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8010e92:	4313      	orrs	r3, r2
 8010e94:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8010e96:	79fb      	ldrb	r3, [r7, #7]
 8010e98:	2b01      	cmp	r3, #1
 8010e9a:	d11e      	bne.n	8010eda <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8010e9c:	68bb      	ldr	r3, [r7, #8]
 8010e9e:	691b      	ldr	r3, [r3, #16]
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d009      	beq.n	8010eb8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8010ea4:	693b      	ldr	r3, [r7, #16]
 8010ea6:	015a      	lsls	r2, r3, #5
 8010ea8:	697b      	ldr	r3, [r7, #20]
 8010eaa:	4413      	add	r3, r2
 8010eac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010eb0:	461a      	mov	r2, r3
 8010eb2:	68bb      	ldr	r3, [r7, #8]
 8010eb4:	691b      	ldr	r3, [r3, #16]
 8010eb6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010eb8:	693b      	ldr	r3, [r7, #16]
 8010eba:	015a      	lsls	r2, r3, #5
 8010ebc:	697b      	ldr	r3, [r7, #20]
 8010ebe:	4413      	add	r3, r2
 8010ec0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	693a      	ldr	r2, [r7, #16]
 8010ec8:	0151      	lsls	r1, r2, #5
 8010eca:	697a      	ldr	r2, [r7, #20]
 8010ecc:	440a      	add	r2, r1
 8010ece:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010ed2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010ed6:	6013      	str	r3, [r2, #0]
 8010ed8:	e092      	b.n	8011000 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010eda:	693b      	ldr	r3, [r7, #16]
 8010edc:	015a      	lsls	r2, r3, #5
 8010ede:	697b      	ldr	r3, [r7, #20]
 8010ee0:	4413      	add	r3, r2
 8010ee2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	693a      	ldr	r2, [r7, #16]
 8010eea:	0151      	lsls	r1, r2, #5
 8010eec:	697a      	ldr	r2, [r7, #20]
 8010eee:	440a      	add	r2, r1
 8010ef0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010ef4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010ef8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8010efa:	68bb      	ldr	r3, [r7, #8]
 8010efc:	695b      	ldr	r3, [r3, #20]
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d07e      	beq.n	8011000 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8010f02:	697b      	ldr	r3, [r7, #20]
 8010f04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010f08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010f0a:	68bb      	ldr	r3, [r7, #8]
 8010f0c:	781b      	ldrb	r3, [r3, #0]
 8010f0e:	f003 030f 	and.w	r3, r3, #15
 8010f12:	2101      	movs	r1, #1
 8010f14:	fa01 f303 	lsl.w	r3, r1, r3
 8010f18:	6979      	ldr	r1, [r7, #20]
 8010f1a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010f1e:	4313      	orrs	r3, r2
 8010f20:	634b      	str	r3, [r1, #52]	; 0x34
 8010f22:	e06d      	b.n	8011000 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8010f24:	693b      	ldr	r3, [r7, #16]
 8010f26:	015a      	lsls	r2, r3, #5
 8010f28:	697b      	ldr	r3, [r7, #20]
 8010f2a:	4413      	add	r3, r2
 8010f2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010f30:	691a      	ldr	r2, [r3, #16]
 8010f32:	693b      	ldr	r3, [r7, #16]
 8010f34:	0159      	lsls	r1, r3, #5
 8010f36:	697b      	ldr	r3, [r7, #20]
 8010f38:	440b      	add	r3, r1
 8010f3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010f3e:	4619      	mov	r1, r3
 8010f40:	4b34      	ldr	r3, [pc, #208]	; (8011014 <USB_EP0StartXfer+0x2ac>)
 8010f42:	4013      	ands	r3, r2
 8010f44:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8010f46:	693b      	ldr	r3, [r7, #16]
 8010f48:	015a      	lsls	r2, r3, #5
 8010f4a:	697b      	ldr	r3, [r7, #20]
 8010f4c:	4413      	add	r3, r2
 8010f4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010f52:	691a      	ldr	r2, [r3, #16]
 8010f54:	693b      	ldr	r3, [r7, #16]
 8010f56:	0159      	lsls	r1, r3, #5
 8010f58:	697b      	ldr	r3, [r7, #20]
 8010f5a:	440b      	add	r3, r1
 8010f5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010f60:	4619      	mov	r1, r3
 8010f62:	4b2b      	ldr	r3, [pc, #172]	; (8011010 <USB_EP0StartXfer+0x2a8>)
 8010f64:	4013      	ands	r3, r2
 8010f66:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 8010f68:	68bb      	ldr	r3, [r7, #8]
 8010f6a:	695b      	ldr	r3, [r3, #20]
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	d003      	beq.n	8010f78 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8010f70:	68bb      	ldr	r3, [r7, #8]
 8010f72:	689a      	ldr	r2, [r3, #8]
 8010f74:	68bb      	ldr	r3, [r7, #8]
 8010f76:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010f78:	693b      	ldr	r3, [r7, #16]
 8010f7a:	015a      	lsls	r2, r3, #5
 8010f7c:	697b      	ldr	r3, [r7, #20]
 8010f7e:	4413      	add	r3, r2
 8010f80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010f84:	691b      	ldr	r3, [r3, #16]
 8010f86:	693a      	ldr	r2, [r7, #16]
 8010f88:	0151      	lsls	r1, r2, #5
 8010f8a:	697a      	ldr	r2, [r7, #20]
 8010f8c:	440a      	add	r2, r1
 8010f8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010f92:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010f96:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8010f98:	693b      	ldr	r3, [r7, #16]
 8010f9a:	015a      	lsls	r2, r3, #5
 8010f9c:	697b      	ldr	r3, [r7, #20]
 8010f9e:	4413      	add	r3, r2
 8010fa0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010fa4:	691a      	ldr	r2, [r3, #16]
 8010fa6:	68bb      	ldr	r3, [r7, #8]
 8010fa8:	689b      	ldr	r3, [r3, #8]
 8010faa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010fae:	6939      	ldr	r1, [r7, #16]
 8010fb0:	0148      	lsls	r0, r1, #5
 8010fb2:	6979      	ldr	r1, [r7, #20]
 8010fb4:	4401      	add	r1, r0
 8010fb6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010fba:	4313      	orrs	r3, r2
 8010fbc:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8010fbe:	79fb      	ldrb	r3, [r7, #7]
 8010fc0:	2b01      	cmp	r3, #1
 8010fc2:	d10d      	bne.n	8010fe0 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8010fc4:	68bb      	ldr	r3, [r7, #8]
 8010fc6:	68db      	ldr	r3, [r3, #12]
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	d009      	beq.n	8010fe0 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8010fcc:	68bb      	ldr	r3, [r7, #8]
 8010fce:	68d9      	ldr	r1, [r3, #12]
 8010fd0:	693b      	ldr	r3, [r7, #16]
 8010fd2:	015a      	lsls	r2, r3, #5
 8010fd4:	697b      	ldr	r3, [r7, #20]
 8010fd6:	4413      	add	r3, r2
 8010fd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010fdc:	460a      	mov	r2, r1
 8010fde:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8010fe0:	693b      	ldr	r3, [r7, #16]
 8010fe2:	015a      	lsls	r2, r3, #5
 8010fe4:	697b      	ldr	r3, [r7, #20]
 8010fe6:	4413      	add	r3, r2
 8010fe8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010fec:	681b      	ldr	r3, [r3, #0]
 8010fee:	693a      	ldr	r2, [r7, #16]
 8010ff0:	0151      	lsls	r1, r2, #5
 8010ff2:	697a      	ldr	r2, [r7, #20]
 8010ff4:	440a      	add	r2, r1
 8010ff6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010ffa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010ffe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8011000:	2300      	movs	r3, #0
}
 8011002:	4618      	mov	r0, r3
 8011004:	371c      	adds	r7, #28
 8011006:	46bd      	mov	sp, r7
 8011008:	f85d 7b04 	ldr.w	r7, [sp], #4
 801100c:	4770      	bx	lr
 801100e:	bf00      	nop
 8011010:	e007ffff 	.word	0xe007ffff
 8011014:	fff80000 	.word	0xfff80000

08011018 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8011018:	b480      	push	{r7}
 801101a:	b089      	sub	sp, #36	; 0x24
 801101c:	af00      	add	r7, sp, #0
 801101e:	60f8      	str	r0, [r7, #12]
 8011020:	60b9      	str	r1, [r7, #8]
 8011022:	4611      	mov	r1, r2
 8011024:	461a      	mov	r2, r3
 8011026:	460b      	mov	r3, r1
 8011028:	71fb      	strb	r3, [r7, #7]
 801102a:	4613      	mov	r3, r2
 801102c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801102e:	68fb      	ldr	r3, [r7, #12]
 8011030:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8011032:	68bb      	ldr	r3, [r7, #8]
 8011034:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8011036:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801103a:	2b00      	cmp	r3, #0
 801103c:	d123      	bne.n	8011086 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 801103e:	88bb      	ldrh	r3, [r7, #4]
 8011040:	3303      	adds	r3, #3
 8011042:	089b      	lsrs	r3, r3, #2
 8011044:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8011046:	2300      	movs	r3, #0
 8011048:	61bb      	str	r3, [r7, #24]
 801104a:	e018      	b.n	801107e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 801104c:	79fb      	ldrb	r3, [r7, #7]
 801104e:	031a      	lsls	r2, r3, #12
 8011050:	697b      	ldr	r3, [r7, #20]
 8011052:	4413      	add	r3, r2
 8011054:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011058:	461a      	mov	r2, r3
 801105a:	69fb      	ldr	r3, [r7, #28]
 801105c:	681b      	ldr	r3, [r3, #0]
 801105e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8011060:	69fb      	ldr	r3, [r7, #28]
 8011062:	3301      	adds	r3, #1
 8011064:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011066:	69fb      	ldr	r3, [r7, #28]
 8011068:	3301      	adds	r3, #1
 801106a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801106c:	69fb      	ldr	r3, [r7, #28]
 801106e:	3301      	adds	r3, #1
 8011070:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011072:	69fb      	ldr	r3, [r7, #28]
 8011074:	3301      	adds	r3, #1
 8011076:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8011078:	69bb      	ldr	r3, [r7, #24]
 801107a:	3301      	adds	r3, #1
 801107c:	61bb      	str	r3, [r7, #24]
 801107e:	69ba      	ldr	r2, [r7, #24]
 8011080:	693b      	ldr	r3, [r7, #16]
 8011082:	429a      	cmp	r2, r3
 8011084:	d3e2      	bcc.n	801104c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8011086:	2300      	movs	r3, #0
}
 8011088:	4618      	mov	r0, r3
 801108a:	3724      	adds	r7, #36	; 0x24
 801108c:	46bd      	mov	sp, r7
 801108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011092:	4770      	bx	lr

08011094 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8011094:	b480      	push	{r7}
 8011096:	b08b      	sub	sp, #44	; 0x2c
 8011098:	af00      	add	r7, sp, #0
 801109a:	60f8      	str	r0, [r7, #12]
 801109c:	60b9      	str	r1, [r7, #8]
 801109e:	4613      	mov	r3, r2
 80110a0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80110a2:	68fb      	ldr	r3, [r7, #12]
 80110a4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80110a6:	68bb      	ldr	r3, [r7, #8]
 80110a8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80110aa:	88fb      	ldrh	r3, [r7, #6]
 80110ac:	089b      	lsrs	r3, r3, #2
 80110ae:	b29b      	uxth	r3, r3
 80110b0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80110b2:	88fb      	ldrh	r3, [r7, #6]
 80110b4:	f003 0303 	and.w	r3, r3, #3
 80110b8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80110ba:	2300      	movs	r3, #0
 80110bc:	623b      	str	r3, [r7, #32]
 80110be:	e014      	b.n	80110ea <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80110c0:	69bb      	ldr	r3, [r7, #24]
 80110c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80110c6:	681a      	ldr	r2, [r3, #0]
 80110c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110ca:	601a      	str	r2, [r3, #0]
    pDest++;
 80110cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110ce:	3301      	adds	r3, #1
 80110d0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80110d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110d4:	3301      	adds	r3, #1
 80110d6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80110d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110da:	3301      	adds	r3, #1
 80110dc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80110de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110e0:	3301      	adds	r3, #1
 80110e2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80110e4:	6a3b      	ldr	r3, [r7, #32]
 80110e6:	3301      	adds	r3, #1
 80110e8:	623b      	str	r3, [r7, #32]
 80110ea:	6a3a      	ldr	r2, [r7, #32]
 80110ec:	697b      	ldr	r3, [r7, #20]
 80110ee:	429a      	cmp	r2, r3
 80110f0:	d3e6      	bcc.n	80110c0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80110f2:	8bfb      	ldrh	r3, [r7, #30]
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d01e      	beq.n	8011136 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80110f8:	2300      	movs	r3, #0
 80110fa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80110fc:	69bb      	ldr	r3, [r7, #24]
 80110fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011102:	461a      	mov	r2, r3
 8011104:	f107 0310 	add.w	r3, r7, #16
 8011108:	6812      	ldr	r2, [r2, #0]
 801110a:	601a      	str	r2, [r3, #0]
	
    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 801110c:	693a      	ldr	r2, [r7, #16]
 801110e:	6a3b      	ldr	r3, [r7, #32]
 8011110:	b2db      	uxtb	r3, r3
 8011112:	00db      	lsls	r3, r3, #3
 8011114:	fa22 f303 	lsr.w	r3, r2, r3
 8011118:	b2da      	uxtb	r2, r3
 801111a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801111c:	701a      	strb	r2, [r3, #0]
      i++;
 801111e:	6a3b      	ldr	r3, [r7, #32]
 8011120:	3301      	adds	r3, #1
 8011122:	623b      	str	r3, [r7, #32]
      pDest++;
 8011124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011126:	3301      	adds	r3, #1
 8011128:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 801112a:	8bfb      	ldrh	r3, [r7, #30]
 801112c:	3b01      	subs	r3, #1
 801112e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8011130:	8bfb      	ldrh	r3, [r7, #30]
 8011132:	2b00      	cmp	r3, #0
 8011134:	d1ea      	bne.n	801110c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8011136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8011138:	4618      	mov	r0, r3
 801113a:	372c      	adds	r7, #44	; 0x2c
 801113c:	46bd      	mov	sp, r7
 801113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011142:	4770      	bx	lr

08011144 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8011144:	b480      	push	{r7}
 8011146:	b085      	sub	sp, #20
 8011148:	af00      	add	r7, sp, #0
 801114a:	6078      	str	r0, [r7, #4]
 801114c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8011152:	683b      	ldr	r3, [r7, #0]
 8011154:	781b      	ldrb	r3, [r3, #0]
 8011156:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8011158:	683b      	ldr	r3, [r7, #0]
 801115a:	785b      	ldrb	r3, [r3, #1]
 801115c:	2b01      	cmp	r3, #1
 801115e:	d12c      	bne.n	80111ba <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8011160:	68bb      	ldr	r3, [r7, #8]
 8011162:	015a      	lsls	r2, r3, #5
 8011164:	68fb      	ldr	r3, [r7, #12]
 8011166:	4413      	add	r3, r2
 8011168:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801116c:	681b      	ldr	r3, [r3, #0]
 801116e:	2b00      	cmp	r3, #0
 8011170:	db12      	blt.n	8011198 <USB_EPSetStall+0x54>
 8011172:	68bb      	ldr	r3, [r7, #8]
 8011174:	2b00      	cmp	r3, #0
 8011176:	d00f      	beq.n	8011198 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8011178:	68bb      	ldr	r3, [r7, #8]
 801117a:	015a      	lsls	r2, r3, #5
 801117c:	68fb      	ldr	r3, [r7, #12]
 801117e:	4413      	add	r3, r2
 8011180:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011184:	681b      	ldr	r3, [r3, #0]
 8011186:	68ba      	ldr	r2, [r7, #8]
 8011188:	0151      	lsls	r1, r2, #5
 801118a:	68fa      	ldr	r2, [r7, #12]
 801118c:	440a      	add	r2, r1
 801118e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011192:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8011196:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8011198:	68bb      	ldr	r3, [r7, #8]
 801119a:	015a      	lsls	r2, r3, #5
 801119c:	68fb      	ldr	r3, [r7, #12]
 801119e:	4413      	add	r3, r2
 80111a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80111a4:	681b      	ldr	r3, [r3, #0]
 80111a6:	68ba      	ldr	r2, [r7, #8]
 80111a8:	0151      	lsls	r1, r2, #5
 80111aa:	68fa      	ldr	r2, [r7, #12]
 80111ac:	440a      	add	r2, r1
 80111ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80111b2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80111b6:	6013      	str	r3, [r2, #0]
 80111b8:	e02b      	b.n	8011212 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80111ba:	68bb      	ldr	r3, [r7, #8]
 80111bc:	015a      	lsls	r2, r3, #5
 80111be:	68fb      	ldr	r3, [r7, #12]
 80111c0:	4413      	add	r3, r2
 80111c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80111c6:	681b      	ldr	r3, [r3, #0]
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	db12      	blt.n	80111f2 <USB_EPSetStall+0xae>
 80111cc:	68bb      	ldr	r3, [r7, #8]
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	d00f      	beq.n	80111f2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80111d2:	68bb      	ldr	r3, [r7, #8]
 80111d4:	015a      	lsls	r2, r3, #5
 80111d6:	68fb      	ldr	r3, [r7, #12]
 80111d8:	4413      	add	r3, r2
 80111da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80111de:	681b      	ldr	r3, [r3, #0]
 80111e0:	68ba      	ldr	r2, [r7, #8]
 80111e2:	0151      	lsls	r1, r2, #5
 80111e4:	68fa      	ldr	r2, [r7, #12]
 80111e6:	440a      	add	r2, r1
 80111e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80111ec:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80111f0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80111f2:	68bb      	ldr	r3, [r7, #8]
 80111f4:	015a      	lsls	r2, r3, #5
 80111f6:	68fb      	ldr	r3, [r7, #12]
 80111f8:	4413      	add	r3, r2
 80111fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80111fe:	681b      	ldr	r3, [r3, #0]
 8011200:	68ba      	ldr	r2, [r7, #8]
 8011202:	0151      	lsls	r1, r2, #5
 8011204:	68fa      	ldr	r2, [r7, #12]
 8011206:	440a      	add	r2, r1
 8011208:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801120c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8011210:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8011212:	2300      	movs	r3, #0
}
 8011214:	4618      	mov	r0, r3
 8011216:	3714      	adds	r7, #20
 8011218:	46bd      	mov	sp, r7
 801121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801121e:	4770      	bx	lr

08011220 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8011220:	b480      	push	{r7}
 8011222:	b085      	sub	sp, #20
 8011224:	af00      	add	r7, sp, #0
 8011226:	6078      	str	r0, [r7, #4]
 8011228:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801122e:	683b      	ldr	r3, [r7, #0]
 8011230:	781b      	ldrb	r3, [r3, #0]
 8011232:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8011234:	683b      	ldr	r3, [r7, #0]
 8011236:	785b      	ldrb	r3, [r3, #1]
 8011238:	2b01      	cmp	r3, #1
 801123a:	d128      	bne.n	801128e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 801123c:	68bb      	ldr	r3, [r7, #8]
 801123e:	015a      	lsls	r2, r3, #5
 8011240:	68fb      	ldr	r3, [r7, #12]
 8011242:	4413      	add	r3, r2
 8011244:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011248:	681b      	ldr	r3, [r3, #0]
 801124a:	68ba      	ldr	r2, [r7, #8]
 801124c:	0151      	lsls	r1, r2, #5
 801124e:	68fa      	ldr	r2, [r7, #12]
 8011250:	440a      	add	r2, r1
 8011252:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011256:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801125a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801125c:	683b      	ldr	r3, [r7, #0]
 801125e:	78db      	ldrb	r3, [r3, #3]
 8011260:	2b03      	cmp	r3, #3
 8011262:	d003      	beq.n	801126c <USB_EPClearStall+0x4c>
 8011264:	683b      	ldr	r3, [r7, #0]
 8011266:	78db      	ldrb	r3, [r3, #3]
 8011268:	2b02      	cmp	r3, #2
 801126a:	d138      	bne.n	80112de <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801126c:	68bb      	ldr	r3, [r7, #8]
 801126e:	015a      	lsls	r2, r3, #5
 8011270:	68fb      	ldr	r3, [r7, #12]
 8011272:	4413      	add	r3, r2
 8011274:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011278:	681b      	ldr	r3, [r3, #0]
 801127a:	68ba      	ldr	r2, [r7, #8]
 801127c:	0151      	lsls	r1, r2, #5
 801127e:	68fa      	ldr	r2, [r7, #12]
 8011280:	440a      	add	r2, r1
 8011282:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011286:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801128a:	6013      	str	r3, [r2, #0]
 801128c:	e027      	b.n	80112de <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 801128e:	68bb      	ldr	r3, [r7, #8]
 8011290:	015a      	lsls	r2, r3, #5
 8011292:	68fb      	ldr	r3, [r7, #12]
 8011294:	4413      	add	r3, r2
 8011296:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801129a:	681b      	ldr	r3, [r3, #0]
 801129c:	68ba      	ldr	r2, [r7, #8]
 801129e:	0151      	lsls	r1, r2, #5
 80112a0:	68fa      	ldr	r2, [r7, #12]
 80112a2:	440a      	add	r2, r1
 80112a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80112a8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80112ac:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80112ae:	683b      	ldr	r3, [r7, #0]
 80112b0:	78db      	ldrb	r3, [r3, #3]
 80112b2:	2b03      	cmp	r3, #3
 80112b4:	d003      	beq.n	80112be <USB_EPClearStall+0x9e>
 80112b6:	683b      	ldr	r3, [r7, #0]
 80112b8:	78db      	ldrb	r3, [r3, #3]
 80112ba:	2b02      	cmp	r3, #2
 80112bc:	d10f      	bne.n	80112de <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80112be:	68bb      	ldr	r3, [r7, #8]
 80112c0:	015a      	lsls	r2, r3, #5
 80112c2:	68fb      	ldr	r3, [r7, #12]
 80112c4:	4413      	add	r3, r2
 80112c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80112ca:	681b      	ldr	r3, [r3, #0]
 80112cc:	68ba      	ldr	r2, [r7, #8]
 80112ce:	0151      	lsls	r1, r2, #5
 80112d0:	68fa      	ldr	r2, [r7, #12]
 80112d2:	440a      	add	r2, r1
 80112d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80112d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80112dc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80112de:	2300      	movs	r3, #0
}
 80112e0:	4618      	mov	r0, r3
 80112e2:	3714      	adds	r7, #20
 80112e4:	46bd      	mov	sp, r7
 80112e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112ea:	4770      	bx	lr

080112ec <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80112ec:	b480      	push	{r7}
 80112ee:	b085      	sub	sp, #20
 80112f0:	af00      	add	r7, sp, #0
 80112f2:	6078      	str	r0, [r7, #4]
 80112f4:	460b      	mov	r3, r1
 80112f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80112fc:	68fb      	ldr	r3, [r7, #12]
 80112fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011302:	681b      	ldr	r3, [r3, #0]
 8011304:	68fa      	ldr	r2, [r7, #12]
 8011306:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801130a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 801130e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8011310:	68fb      	ldr	r3, [r7, #12]
 8011312:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011316:	681a      	ldr	r2, [r3, #0]
 8011318:	78fb      	ldrb	r3, [r7, #3]
 801131a:	011b      	lsls	r3, r3, #4
 801131c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8011320:	68f9      	ldr	r1, [r7, #12]
 8011322:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011326:	4313      	orrs	r3, r2
 8011328:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 801132a:	2300      	movs	r3, #0
}
 801132c:	4618      	mov	r0, r3
 801132e:	3714      	adds	r7, #20
 8011330:	46bd      	mov	sp, r7
 8011332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011336:	4770      	bx	lr

08011338 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8011338:	b480      	push	{r7}
 801133a:	b085      	sub	sp, #20
 801133c:	af00      	add	r7, sp, #0
 801133e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8011344:	68fb      	ldr	r3, [r7, #12]
 8011346:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801134a:	681b      	ldr	r3, [r3, #0]
 801134c:	68fa      	ldr	r2, [r7, #12]
 801134e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8011352:	f023 0303 	bic.w	r3, r3, #3
 8011356:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8011358:	68fb      	ldr	r3, [r7, #12]
 801135a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801135e:	685b      	ldr	r3, [r3, #4]
 8011360:	68fa      	ldr	r2, [r7, #12]
 8011362:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8011366:	f023 0302 	bic.w	r3, r3, #2
 801136a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801136c:	2300      	movs	r3, #0
}
 801136e:	4618      	mov	r0, r3
 8011370:	3714      	adds	r7, #20
 8011372:	46bd      	mov	sp, r7
 8011374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011378:	4770      	bx	lr

0801137a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 801137a:	b480      	push	{r7}
 801137c:	b085      	sub	sp, #20
 801137e:	af00      	add	r7, sp, #0
 8011380:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8011386:	68fb      	ldr	r3, [r7, #12]
 8011388:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801138c:	681b      	ldr	r3, [r3, #0]
 801138e:	68fa      	ldr	r2, [r7, #12]
 8011390:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8011394:	f023 0303 	bic.w	r3, r3, #3
 8011398:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801139a:	68fb      	ldr	r3, [r7, #12]
 801139c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80113a0:	685b      	ldr	r3, [r3, #4]
 80113a2:	68fa      	ldr	r2, [r7, #12]
 80113a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80113a8:	f043 0302 	orr.w	r3, r3, #2
 80113ac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80113ae:	2300      	movs	r3, #0
}
 80113b0:	4618      	mov	r0, r3
 80113b2:	3714      	adds	r7, #20
 80113b4:	46bd      	mov	sp, r7
 80113b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ba:	4770      	bx	lr

080113bc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80113bc:	b480      	push	{r7}
 80113be:	b085      	sub	sp, #20
 80113c0:	af00      	add	r7, sp, #0
 80113c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	695b      	ldr	r3, [r3, #20]
 80113c8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	699b      	ldr	r3, [r3, #24]
 80113ce:	68fa      	ldr	r2, [r7, #12]
 80113d0:	4013      	ands	r3, r2
 80113d2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80113d4:	68fb      	ldr	r3, [r7, #12]
}
 80113d6:	4618      	mov	r0, r3
 80113d8:	3714      	adds	r7, #20
 80113da:	46bd      	mov	sp, r7
 80113dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113e0:	4770      	bx	lr

080113e2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80113e2:	b480      	push	{r7}
 80113e4:	b085      	sub	sp, #20
 80113e6:	af00      	add	r7, sp, #0
 80113e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80113ee:	68fb      	ldr	r3, [r7, #12]
 80113f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80113f4:	699b      	ldr	r3, [r3, #24]
 80113f6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80113fe:	69db      	ldr	r3, [r3, #28]
 8011400:	68ba      	ldr	r2, [r7, #8]
 8011402:	4013      	ands	r3, r2
 8011404:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8011406:	68bb      	ldr	r3, [r7, #8]
 8011408:	0c1b      	lsrs	r3, r3, #16
}
 801140a:	4618      	mov	r0, r3
 801140c:	3714      	adds	r7, #20
 801140e:	46bd      	mov	sp, r7
 8011410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011414:	4770      	bx	lr

08011416 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8011416:	b480      	push	{r7}
 8011418:	b085      	sub	sp, #20
 801141a:	af00      	add	r7, sp, #0
 801141c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8011422:	68fb      	ldr	r3, [r7, #12]
 8011424:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011428:	699b      	ldr	r3, [r3, #24]
 801142a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801142c:	68fb      	ldr	r3, [r7, #12]
 801142e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011432:	69db      	ldr	r3, [r3, #28]
 8011434:	68ba      	ldr	r2, [r7, #8]
 8011436:	4013      	ands	r3, r2
 8011438:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 801143a:	68bb      	ldr	r3, [r7, #8]
 801143c:	b29b      	uxth	r3, r3
}
 801143e:	4618      	mov	r0, r3
 8011440:	3714      	adds	r7, #20
 8011442:	46bd      	mov	sp, r7
 8011444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011448:	4770      	bx	lr

0801144a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801144a:	b480      	push	{r7}
 801144c:	b085      	sub	sp, #20
 801144e:	af00      	add	r7, sp, #0
 8011450:	6078      	str	r0, [r7, #4]
 8011452:	460b      	mov	r3, r1
 8011454:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 801145a:	78fb      	ldrb	r3, [r7, #3]
 801145c:	015a      	lsls	r2, r3, #5
 801145e:	68fb      	ldr	r3, [r7, #12]
 8011460:	4413      	add	r3, r2
 8011462:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011466:	689b      	ldr	r3, [r3, #8]
 8011468:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 801146a:	68fb      	ldr	r3, [r7, #12]
 801146c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011470:	695b      	ldr	r3, [r3, #20]
 8011472:	68ba      	ldr	r2, [r7, #8]
 8011474:	4013      	ands	r3, r2
 8011476:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8011478:	68bb      	ldr	r3, [r7, #8]
}
 801147a:	4618      	mov	r0, r3
 801147c:	3714      	adds	r7, #20
 801147e:	46bd      	mov	sp, r7
 8011480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011484:	4770      	bx	lr

08011486 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8011486:	b480      	push	{r7}
 8011488:	b087      	sub	sp, #28
 801148a:	af00      	add	r7, sp, #0
 801148c:	6078      	str	r0, [r7, #4]
 801148e:	460b      	mov	r3, r1
 8011490:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8011496:	697b      	ldr	r3, [r7, #20]
 8011498:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801149c:	691b      	ldr	r3, [r3, #16]
 801149e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80114a0:	697b      	ldr	r3, [r7, #20]
 80114a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80114a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80114a8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80114aa:	78fb      	ldrb	r3, [r7, #3]
 80114ac:	f003 030f 	and.w	r3, r3, #15
 80114b0:	68fa      	ldr	r2, [r7, #12]
 80114b2:	fa22 f303 	lsr.w	r3, r2, r3
 80114b6:	01db      	lsls	r3, r3, #7
 80114b8:	b2db      	uxtb	r3, r3
 80114ba:	693a      	ldr	r2, [r7, #16]
 80114bc:	4313      	orrs	r3, r2
 80114be:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80114c0:	78fb      	ldrb	r3, [r7, #3]
 80114c2:	015a      	lsls	r2, r3, #5
 80114c4:	697b      	ldr	r3, [r7, #20]
 80114c6:	4413      	add	r3, r2
 80114c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80114cc:	689b      	ldr	r3, [r3, #8]
 80114ce:	693a      	ldr	r2, [r7, #16]
 80114d0:	4013      	ands	r3, r2
 80114d2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80114d4:	68bb      	ldr	r3, [r7, #8]
}
 80114d6:	4618      	mov	r0, r3
 80114d8:	371c      	adds	r7, #28
 80114da:	46bd      	mov	sp, r7
 80114dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114e0:	4770      	bx	lr

080114e2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80114e2:	b480      	push	{r7}
 80114e4:	b083      	sub	sp, #12
 80114e6:	af00      	add	r7, sp, #0
 80114e8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	695b      	ldr	r3, [r3, #20]
 80114ee:	f003 0301 	and.w	r3, r3, #1
}
 80114f2:	4618      	mov	r0, r3
 80114f4:	370c      	adds	r7, #12
 80114f6:	46bd      	mov	sp, r7
 80114f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114fc:	4770      	bx	lr
	...

08011500 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8011500:	b480      	push	{r7}
 8011502:	b085      	sub	sp, #20
 8011504:	af00      	add	r7, sp, #0
 8011506:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801150c:	68fb      	ldr	r3, [r7, #12]
 801150e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011512:	681a      	ldr	r2, [r3, #0]
 8011514:	68fb      	ldr	r3, [r7, #12]
 8011516:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801151a:	4619      	mov	r1, r3
 801151c:	4b09      	ldr	r3, [pc, #36]	; (8011544 <USB_ActivateSetup+0x44>)
 801151e:	4013      	ands	r3, r2
 8011520:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8011522:	68fb      	ldr	r3, [r7, #12]
 8011524:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011528:	685b      	ldr	r3, [r3, #4]
 801152a:	68fa      	ldr	r2, [r7, #12]
 801152c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8011530:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011534:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8011536:	2300      	movs	r3, #0
}
 8011538:	4618      	mov	r0, r3
 801153a:	3714      	adds	r7, #20
 801153c:	46bd      	mov	sp, r7
 801153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011542:	4770      	bx	lr
 8011544:	fffff800 	.word	0xfffff800

08011548 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8011548:	b480      	push	{r7}
 801154a:	b087      	sub	sp, #28
 801154c:	af00      	add	r7, sp, #0
 801154e:	60f8      	str	r0, [r7, #12]
 8011550:	460b      	mov	r3, r1
 8011552:	607a      	str	r2, [r7, #4]
 8011554:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011556:	68fb      	ldr	r3, [r7, #12]
 8011558:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 801155a:	68fb      	ldr	r3, [r7, #12]
 801155c:	333c      	adds	r3, #60	; 0x3c
 801155e:	3304      	adds	r3, #4
 8011560:	681b      	ldr	r3, [r3, #0]
 8011562:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8011564:	693b      	ldr	r3, [r7, #16]
 8011566:	4a26      	ldr	r2, [pc, #152]	; (8011600 <USB_EP0_OutStart+0xb8>)
 8011568:	4293      	cmp	r3, r2
 801156a:	d90a      	bls.n	8011582 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801156c:	697b      	ldr	r3, [r7, #20]
 801156e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8011578:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801157c:	d101      	bne.n	8011582 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 801157e:	2300      	movs	r3, #0
 8011580:	e037      	b.n	80115f2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8011582:	697b      	ldr	r3, [r7, #20]
 8011584:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011588:	461a      	mov	r2, r3
 801158a:	2300      	movs	r3, #0
 801158c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801158e:	697b      	ldr	r3, [r7, #20]
 8011590:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011594:	691b      	ldr	r3, [r3, #16]
 8011596:	697a      	ldr	r2, [r7, #20]
 8011598:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801159c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80115a0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80115a2:	697b      	ldr	r3, [r7, #20]
 80115a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80115a8:	691b      	ldr	r3, [r3, #16]
 80115aa:	697a      	ldr	r2, [r7, #20]
 80115ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80115b0:	f043 0318 	orr.w	r3, r3, #24
 80115b4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80115b6:	697b      	ldr	r3, [r7, #20]
 80115b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80115bc:	691b      	ldr	r3, [r3, #16]
 80115be:	697a      	ldr	r2, [r7, #20]
 80115c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80115c4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80115c8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80115ca:	7afb      	ldrb	r3, [r7, #11]
 80115cc:	2b01      	cmp	r3, #1
 80115ce:	d10f      	bne.n	80115f0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80115d0:	697b      	ldr	r3, [r7, #20]
 80115d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80115d6:	461a      	mov	r2, r3
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80115dc:	697b      	ldr	r3, [r7, #20]
 80115de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80115e2:	681b      	ldr	r3, [r3, #0]
 80115e4:	697a      	ldr	r2, [r7, #20]
 80115e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80115ea:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80115ee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80115f0:	2300      	movs	r3, #0
}
 80115f2:	4618      	mov	r0, r3
 80115f4:	371c      	adds	r7, #28
 80115f6:	46bd      	mov	sp, r7
 80115f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115fc:	4770      	bx	lr
 80115fe:	bf00      	nop
 8011600:	4f54300a 	.word	0x4f54300a

08011604 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8011604:	b480      	push	{r7}
 8011606:	b085      	sub	sp, #20
 8011608:	af00      	add	r7, sp, #0
 801160a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 801160c:	2300      	movs	r3, #0
 801160e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8011610:	68fb      	ldr	r3, [r7, #12]
 8011612:	3301      	adds	r3, #1
 8011614:	60fb      	str	r3, [r7, #12]
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	4a13      	ldr	r2, [pc, #76]	; (8011668 <USB_CoreReset+0x64>)
 801161a:	4293      	cmp	r3, r2
 801161c:	d901      	bls.n	8011622 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801161e:	2303      	movs	r3, #3
 8011620:	e01b      	b.n	801165a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	691b      	ldr	r3, [r3, #16]
 8011626:	2b00      	cmp	r3, #0
 8011628:	daf2      	bge.n	8011610 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 801162a:	2300      	movs	r3, #0
 801162c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	691b      	ldr	r3, [r3, #16]
 8011632:	f043 0201 	orr.w	r2, r3, #1
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	3301      	adds	r3, #1
 801163e:	60fb      	str	r3, [r7, #12]
 8011640:	68fb      	ldr	r3, [r7, #12]
 8011642:	4a09      	ldr	r2, [pc, #36]	; (8011668 <USB_CoreReset+0x64>)
 8011644:	4293      	cmp	r3, r2
 8011646:	d901      	bls.n	801164c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8011648:	2303      	movs	r3, #3
 801164a:	e006      	b.n	801165a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	691b      	ldr	r3, [r3, #16]
 8011650:	f003 0301 	and.w	r3, r3, #1
 8011654:	2b01      	cmp	r3, #1
 8011656:	d0f0      	beq.n	801163a <USB_CoreReset+0x36>

  return HAL_OK;
 8011658:	2300      	movs	r3, #0
}
 801165a:	4618      	mov	r0, r3
 801165c:	3714      	adds	r7, #20
 801165e:	46bd      	mov	sp, r7
 8011660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011664:	4770      	bx	lr
 8011666:	bf00      	nop
 8011668:	00030d40 	.word	0x00030d40

0801166c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801166c:	b580      	push	{r7, lr}
 801166e:	b084      	sub	sp, #16
 8011670:	af00      	add	r7, sp, #0
 8011672:	6078      	str	r0, [r7, #4]
 8011674:	460b      	mov	r3, r1
 8011676:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8011678:	f44f 7007 	mov.w	r0, #540	; 0x21c
 801167c:	f003 fcfa 	bl	8015074 <USBD_static_malloc>
 8011680:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8011682:	68fb      	ldr	r3, [r7, #12]
 8011684:	2b00      	cmp	r3, #0
 8011686:	d105      	bne.n	8011694 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	2200      	movs	r2, #0
 801168c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8011690:	2302      	movs	r3, #2
 8011692:	e066      	b.n	8011762 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	68fa      	ldr	r2, [r7, #12]
 8011698:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	7c1b      	ldrb	r3, [r3, #16]
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	d119      	bne.n	80116d8 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80116a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80116a8:	2202      	movs	r2, #2
 80116aa:	2181      	movs	r1, #129	; 0x81
 80116ac:	6878      	ldr	r0, [r7, #4]
 80116ae:	f003 fbbe 	bl	8014e2e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	2201      	movs	r2, #1
 80116b6:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80116b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80116bc:	2202      	movs	r2, #2
 80116be:	2101      	movs	r1, #1
 80116c0:	6878      	ldr	r0, [r7, #4]
 80116c2:	f003 fbb4 	bl	8014e2e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	2201      	movs	r2, #1
 80116ca:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	2210      	movs	r2, #16
 80116d2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80116d6:	e016      	b.n	8011706 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80116d8:	2340      	movs	r3, #64	; 0x40
 80116da:	2202      	movs	r2, #2
 80116dc:	2181      	movs	r1, #129	; 0x81
 80116de:	6878      	ldr	r0, [r7, #4]
 80116e0:	f003 fba5 	bl	8014e2e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	2201      	movs	r2, #1
 80116e8:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80116ea:	2340      	movs	r3, #64	; 0x40
 80116ec:	2202      	movs	r2, #2
 80116ee:	2101      	movs	r1, #1
 80116f0:	6878      	ldr	r0, [r7, #4]
 80116f2:	f003 fb9c 	bl	8014e2e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	2201      	movs	r2, #1
 80116fa:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	2210      	movs	r2, #16
 8011702:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8011706:	2308      	movs	r3, #8
 8011708:	2203      	movs	r2, #3
 801170a:	2182      	movs	r1, #130	; 0x82
 801170c:	6878      	ldr	r0, [r7, #4]
 801170e:	f003 fb8e 	bl	8014e2e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	2201      	movs	r2, #1
 8011716:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011720:	681b      	ldr	r3, [r3, #0]
 8011722:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8011724:	68fb      	ldr	r3, [r7, #12]
 8011726:	2200      	movs	r2, #0
 8011728:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 801172c:	68fb      	ldr	r3, [r7, #12]
 801172e:	2200      	movs	r2, #0
 8011730:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	7c1b      	ldrb	r3, [r3, #16]
 8011738:	2b00      	cmp	r3, #0
 801173a:	d109      	bne.n	8011750 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801173c:	68fb      	ldr	r3, [r7, #12]
 801173e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011742:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011746:	2101      	movs	r1, #1
 8011748:	6878      	ldr	r0, [r7, #4]
 801174a:	f003 fc5f 	bl	801500c <USBD_LL_PrepareReceive>
 801174e:	e007      	b.n	8011760 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011750:	68fb      	ldr	r3, [r7, #12]
 8011752:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011756:	2340      	movs	r3, #64	; 0x40
 8011758:	2101      	movs	r1, #1
 801175a:	6878      	ldr	r0, [r7, #4]
 801175c:	f003 fc56 	bl	801500c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011760:	2300      	movs	r3, #0
}
 8011762:	4618      	mov	r0, r3
 8011764:	3710      	adds	r7, #16
 8011766:	46bd      	mov	sp, r7
 8011768:	bd80      	pop	{r7, pc}

0801176a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801176a:	b580      	push	{r7, lr}
 801176c:	b082      	sub	sp, #8
 801176e:	af00      	add	r7, sp, #0
 8011770:	6078      	str	r0, [r7, #4]
 8011772:	460b      	mov	r3, r1
 8011774:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8011776:	2181      	movs	r1, #129	; 0x81
 8011778:	6878      	ldr	r0, [r7, #4]
 801177a:	f003 fb7e 	bl	8014e7a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	2200      	movs	r2, #0
 8011782:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8011784:	2101      	movs	r1, #1
 8011786:	6878      	ldr	r0, [r7, #4]
 8011788:	f003 fb77 	bl	8014e7a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	2200      	movs	r2, #0
 8011790:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8011794:	2182      	movs	r1, #130	; 0x82
 8011796:	6878      	ldr	r0, [r7, #4]
 8011798:	f003 fb6f 	bl	8014e7a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	2200      	movs	r2, #0
 80117a0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80117a4:	687b      	ldr	r3, [r7, #4]
 80117a6:	2200      	movs	r2, #0
 80117a8:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d00e      	beq.n	80117d4 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80117bc:	685b      	ldr	r3, [r3, #4]
 80117be:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80117c6:	4618      	mov	r0, r3
 80117c8:	f003 fc62 	bl	8015090 <USBD_static_free>
    pdev->pClassData = NULL;
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	2200      	movs	r2, #0
 80117d0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80117d4:	2300      	movs	r3, #0
}
 80117d6:	4618      	mov	r0, r3
 80117d8:	3708      	adds	r7, #8
 80117da:	46bd      	mov	sp, r7
 80117dc:	bd80      	pop	{r7, pc}
	...

080117e0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80117e0:	b580      	push	{r7, lr}
 80117e2:	b086      	sub	sp, #24
 80117e4:	af00      	add	r7, sp, #0
 80117e6:	6078      	str	r0, [r7, #4]
 80117e8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80117f0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80117f2:	2300      	movs	r3, #0
 80117f4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80117f6:	2300      	movs	r3, #0
 80117f8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80117fa:	2300      	movs	r3, #0
 80117fc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80117fe:	693b      	ldr	r3, [r7, #16]
 8011800:	2b00      	cmp	r3, #0
 8011802:	d101      	bne.n	8011808 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8011804:	2303      	movs	r3, #3
 8011806:	e0af      	b.n	8011968 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011808:	683b      	ldr	r3, [r7, #0]
 801180a:	781b      	ldrb	r3, [r3, #0]
 801180c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011810:	2b00      	cmp	r3, #0
 8011812:	d03f      	beq.n	8011894 <USBD_CDC_Setup+0xb4>
 8011814:	2b20      	cmp	r3, #32
 8011816:	f040 809f 	bne.w	8011958 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801181a:	683b      	ldr	r3, [r7, #0]
 801181c:	88db      	ldrh	r3, [r3, #6]
 801181e:	2b00      	cmp	r3, #0
 8011820:	d02e      	beq.n	8011880 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8011822:	683b      	ldr	r3, [r7, #0]
 8011824:	781b      	ldrb	r3, [r3, #0]
 8011826:	b25b      	sxtb	r3, r3
 8011828:	2b00      	cmp	r3, #0
 801182a:	da16      	bge.n	801185a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011832:	689b      	ldr	r3, [r3, #8]
 8011834:	683a      	ldr	r2, [r7, #0]
 8011836:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8011838:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801183a:	683a      	ldr	r2, [r7, #0]
 801183c:	88d2      	ldrh	r2, [r2, #6]
 801183e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8011840:	683b      	ldr	r3, [r7, #0]
 8011842:	88db      	ldrh	r3, [r3, #6]
 8011844:	2b07      	cmp	r3, #7
 8011846:	bf28      	it	cs
 8011848:	2307      	movcs	r3, #7
 801184a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801184c:	693b      	ldr	r3, [r7, #16]
 801184e:	89fa      	ldrh	r2, [r7, #14]
 8011850:	4619      	mov	r1, r3
 8011852:	6878      	ldr	r0, [r7, #4]
 8011854:	f001 fb19 	bl	8012e8a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8011858:	e085      	b.n	8011966 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 801185a:	683b      	ldr	r3, [r7, #0]
 801185c:	785a      	ldrb	r2, [r3, #1]
 801185e:	693b      	ldr	r3, [r7, #16]
 8011860:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8011864:	683b      	ldr	r3, [r7, #0]
 8011866:	88db      	ldrh	r3, [r3, #6]
 8011868:	b2da      	uxtb	r2, r3
 801186a:	693b      	ldr	r3, [r7, #16]
 801186c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8011870:	6939      	ldr	r1, [r7, #16]
 8011872:	683b      	ldr	r3, [r7, #0]
 8011874:	88db      	ldrh	r3, [r3, #6]
 8011876:	461a      	mov	r2, r3
 8011878:	6878      	ldr	r0, [r7, #4]
 801187a:	f001 fb32 	bl	8012ee2 <USBD_CtlPrepareRx>
      break;
 801187e:	e072      	b.n	8011966 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011886:	689b      	ldr	r3, [r3, #8]
 8011888:	683a      	ldr	r2, [r7, #0]
 801188a:	7850      	ldrb	r0, [r2, #1]
 801188c:	2200      	movs	r2, #0
 801188e:	6839      	ldr	r1, [r7, #0]
 8011890:	4798      	blx	r3
      break;
 8011892:	e068      	b.n	8011966 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011894:	683b      	ldr	r3, [r7, #0]
 8011896:	785b      	ldrb	r3, [r3, #1]
 8011898:	2b0b      	cmp	r3, #11
 801189a:	d852      	bhi.n	8011942 <USBD_CDC_Setup+0x162>
 801189c:	a201      	add	r2, pc, #4	; (adr r2, 80118a4 <USBD_CDC_Setup+0xc4>)
 801189e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80118a2:	bf00      	nop
 80118a4:	080118d5 	.word	0x080118d5
 80118a8:	08011951 	.word	0x08011951
 80118ac:	08011943 	.word	0x08011943
 80118b0:	08011943 	.word	0x08011943
 80118b4:	08011943 	.word	0x08011943
 80118b8:	08011943 	.word	0x08011943
 80118bc:	08011943 	.word	0x08011943
 80118c0:	08011943 	.word	0x08011943
 80118c4:	08011943 	.word	0x08011943
 80118c8:	08011943 	.word	0x08011943
 80118cc:	080118ff 	.word	0x080118ff
 80118d0:	08011929 	.word	0x08011929
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80118da:	b2db      	uxtb	r3, r3
 80118dc:	2b03      	cmp	r3, #3
 80118de:	d107      	bne.n	80118f0 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80118e0:	f107 030a 	add.w	r3, r7, #10
 80118e4:	2202      	movs	r2, #2
 80118e6:	4619      	mov	r1, r3
 80118e8:	6878      	ldr	r0, [r7, #4]
 80118ea:	f001 face 	bl	8012e8a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80118ee:	e032      	b.n	8011956 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80118f0:	6839      	ldr	r1, [r7, #0]
 80118f2:	6878      	ldr	r0, [r7, #4]
 80118f4:	f001 fa58 	bl	8012da8 <USBD_CtlError>
            ret = USBD_FAIL;
 80118f8:	2303      	movs	r3, #3
 80118fa:	75fb      	strb	r3, [r7, #23]
          break;
 80118fc:	e02b      	b.n	8011956 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011904:	b2db      	uxtb	r3, r3
 8011906:	2b03      	cmp	r3, #3
 8011908:	d107      	bne.n	801191a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801190a:	f107 030d 	add.w	r3, r7, #13
 801190e:	2201      	movs	r2, #1
 8011910:	4619      	mov	r1, r3
 8011912:	6878      	ldr	r0, [r7, #4]
 8011914:	f001 fab9 	bl	8012e8a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011918:	e01d      	b.n	8011956 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 801191a:	6839      	ldr	r1, [r7, #0]
 801191c:	6878      	ldr	r0, [r7, #4]
 801191e:	f001 fa43 	bl	8012da8 <USBD_CtlError>
            ret = USBD_FAIL;
 8011922:	2303      	movs	r3, #3
 8011924:	75fb      	strb	r3, [r7, #23]
          break;
 8011926:	e016      	b.n	8011956 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801192e:	b2db      	uxtb	r3, r3
 8011930:	2b03      	cmp	r3, #3
 8011932:	d00f      	beq.n	8011954 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8011934:	6839      	ldr	r1, [r7, #0]
 8011936:	6878      	ldr	r0, [r7, #4]
 8011938:	f001 fa36 	bl	8012da8 <USBD_CtlError>
            ret = USBD_FAIL;
 801193c:	2303      	movs	r3, #3
 801193e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8011940:	e008      	b.n	8011954 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8011942:	6839      	ldr	r1, [r7, #0]
 8011944:	6878      	ldr	r0, [r7, #4]
 8011946:	f001 fa2f 	bl	8012da8 <USBD_CtlError>
          ret = USBD_FAIL;
 801194a:	2303      	movs	r3, #3
 801194c:	75fb      	strb	r3, [r7, #23]
          break;
 801194e:	e002      	b.n	8011956 <USBD_CDC_Setup+0x176>
          break;
 8011950:	bf00      	nop
 8011952:	e008      	b.n	8011966 <USBD_CDC_Setup+0x186>
          break;
 8011954:	bf00      	nop
      }
      break;
 8011956:	e006      	b.n	8011966 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8011958:	6839      	ldr	r1, [r7, #0]
 801195a:	6878      	ldr	r0, [r7, #4]
 801195c:	f001 fa24 	bl	8012da8 <USBD_CtlError>
      ret = USBD_FAIL;
 8011960:	2303      	movs	r3, #3
 8011962:	75fb      	strb	r3, [r7, #23]
      break;
 8011964:	bf00      	nop
  }

  return (uint8_t)ret;
 8011966:	7dfb      	ldrb	r3, [r7, #23]
}
 8011968:	4618      	mov	r0, r3
 801196a:	3718      	adds	r7, #24
 801196c:	46bd      	mov	sp, r7
 801196e:	bd80      	pop	{r7, pc}

08011970 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011970:	b580      	push	{r7, lr}
 8011972:	b084      	sub	sp, #16
 8011974:	af00      	add	r7, sp, #0
 8011976:	6078      	str	r0, [r7, #4]
 8011978:	460b      	mov	r3, r1
 801197a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011982:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801198a:	2b00      	cmp	r3, #0
 801198c:	d101      	bne.n	8011992 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801198e:	2303      	movs	r3, #3
 8011990:	e04f      	b.n	8011a32 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011998:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 801199a:	78fa      	ldrb	r2, [r7, #3]
 801199c:	6879      	ldr	r1, [r7, #4]
 801199e:	4613      	mov	r3, r2
 80119a0:	009b      	lsls	r3, r3, #2
 80119a2:	4413      	add	r3, r2
 80119a4:	009b      	lsls	r3, r3, #2
 80119a6:	440b      	add	r3, r1
 80119a8:	3318      	adds	r3, #24
 80119aa:	681b      	ldr	r3, [r3, #0]
 80119ac:	2b00      	cmp	r3, #0
 80119ae:	d029      	beq.n	8011a04 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80119b0:	78fa      	ldrb	r2, [r7, #3]
 80119b2:	6879      	ldr	r1, [r7, #4]
 80119b4:	4613      	mov	r3, r2
 80119b6:	009b      	lsls	r3, r3, #2
 80119b8:	4413      	add	r3, r2
 80119ba:	009b      	lsls	r3, r3, #2
 80119bc:	440b      	add	r3, r1
 80119be:	3318      	adds	r3, #24
 80119c0:	681a      	ldr	r2, [r3, #0]
 80119c2:	78f9      	ldrb	r1, [r7, #3]
 80119c4:	68f8      	ldr	r0, [r7, #12]
 80119c6:	460b      	mov	r3, r1
 80119c8:	00db      	lsls	r3, r3, #3
 80119ca:	1a5b      	subs	r3, r3, r1
 80119cc:	009b      	lsls	r3, r3, #2
 80119ce:	4403      	add	r3, r0
 80119d0:	3344      	adds	r3, #68	; 0x44
 80119d2:	681b      	ldr	r3, [r3, #0]
 80119d4:	fbb2 f1f3 	udiv	r1, r2, r3
 80119d8:	fb03 f301 	mul.w	r3, r3, r1
 80119dc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d110      	bne.n	8011a04 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80119e2:	78fa      	ldrb	r2, [r7, #3]
 80119e4:	6879      	ldr	r1, [r7, #4]
 80119e6:	4613      	mov	r3, r2
 80119e8:	009b      	lsls	r3, r3, #2
 80119ea:	4413      	add	r3, r2
 80119ec:	009b      	lsls	r3, r3, #2
 80119ee:	440b      	add	r3, r1
 80119f0:	3318      	adds	r3, #24
 80119f2:	2200      	movs	r2, #0
 80119f4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80119f6:	78f9      	ldrb	r1, [r7, #3]
 80119f8:	2300      	movs	r3, #0
 80119fa:	2200      	movs	r2, #0
 80119fc:	6878      	ldr	r0, [r7, #4]
 80119fe:	f003 fae4 	bl	8014fca <USBD_LL_Transmit>
 8011a02:	e015      	b.n	8011a30 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8011a04:	68bb      	ldr	r3, [r7, #8]
 8011a06:	2200      	movs	r2, #0
 8011a08:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011a12:	691b      	ldr	r3, [r3, #16]
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	d00b      	beq.n	8011a30 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8011a18:	687b      	ldr	r3, [r7, #4]
 8011a1a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011a1e:	691b      	ldr	r3, [r3, #16]
 8011a20:	68ba      	ldr	r2, [r7, #8]
 8011a22:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8011a26:	68ba      	ldr	r2, [r7, #8]
 8011a28:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8011a2c:	78fa      	ldrb	r2, [r7, #3]
 8011a2e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8011a30:	2300      	movs	r3, #0
}
 8011a32:	4618      	mov	r0, r3
 8011a34:	3710      	adds	r7, #16
 8011a36:	46bd      	mov	sp, r7
 8011a38:	bd80      	pop	{r7, pc}

08011a3a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011a3a:	b580      	push	{r7, lr}
 8011a3c:	b084      	sub	sp, #16
 8011a3e:	af00      	add	r7, sp, #0
 8011a40:	6078      	str	r0, [r7, #4]
 8011a42:	460b      	mov	r3, r1
 8011a44:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011a4c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011a54:	2b00      	cmp	r3, #0
 8011a56:	d101      	bne.n	8011a5c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011a58:	2303      	movs	r3, #3
 8011a5a:	e015      	b.n	8011a88 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8011a5c:	78fb      	ldrb	r3, [r7, #3]
 8011a5e:	4619      	mov	r1, r3
 8011a60:	6878      	ldr	r0, [r7, #4]
 8011a62:	f003 faf4 	bl	801504e <USBD_LL_GetRxDataSize>
 8011a66:	4602      	mov	r2, r0
 8011a68:	68fb      	ldr	r3, [r7, #12]
 8011a6a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011a74:	68db      	ldr	r3, [r3, #12]
 8011a76:	68fa      	ldr	r2, [r7, #12]
 8011a78:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8011a7c:	68fa      	ldr	r2, [r7, #12]
 8011a7e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8011a82:	4611      	mov	r1, r2
 8011a84:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8011a86:	2300      	movs	r3, #0
}
 8011a88:	4618      	mov	r0, r3
 8011a8a:	3710      	adds	r7, #16
 8011a8c:	46bd      	mov	sp, r7
 8011a8e:	bd80      	pop	{r7, pc}

08011a90 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8011a90:	b580      	push	{r7, lr}
 8011a92:	b084      	sub	sp, #16
 8011a94:	af00      	add	r7, sp, #0
 8011a96:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011a9e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8011aa0:	68fb      	ldr	r3, [r7, #12]
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	d101      	bne.n	8011aaa <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8011aa6:	2303      	movs	r3, #3
 8011aa8:	e01b      	b.n	8011ae2 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	d015      	beq.n	8011ae0 <USBD_CDC_EP0_RxReady+0x50>
 8011ab4:	68fb      	ldr	r3, [r7, #12]
 8011ab6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8011aba:	2bff      	cmp	r3, #255	; 0xff
 8011abc:	d010      	beq.n	8011ae0 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011ac4:	689b      	ldr	r3, [r3, #8]
 8011ac6:	68fa      	ldr	r2, [r7, #12]
 8011ac8:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8011acc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8011ace:	68fa      	ldr	r2, [r7, #12]
 8011ad0:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8011ad4:	b292      	uxth	r2, r2
 8011ad6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8011ad8:	68fb      	ldr	r3, [r7, #12]
 8011ada:	22ff      	movs	r2, #255	; 0xff
 8011adc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8011ae0:	2300      	movs	r3, #0
}
 8011ae2:	4618      	mov	r0, r3
 8011ae4:	3710      	adds	r7, #16
 8011ae6:	46bd      	mov	sp, r7
 8011ae8:	bd80      	pop	{r7, pc}
	...

08011aec <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8011aec:	b480      	push	{r7}
 8011aee:	b083      	sub	sp, #12
 8011af0:	af00      	add	r7, sp, #0
 8011af2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	2243      	movs	r2, #67	; 0x43
 8011af8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8011afa:	4b03      	ldr	r3, [pc, #12]	; (8011b08 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8011afc:	4618      	mov	r0, r3
 8011afe:	370c      	adds	r7, #12
 8011b00:	46bd      	mov	sp, r7
 8011b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b06:	4770      	bx	lr
 8011b08:	2400016c 	.word	0x2400016c

08011b0c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8011b0c:	b480      	push	{r7}
 8011b0e:	b083      	sub	sp, #12
 8011b10:	af00      	add	r7, sp, #0
 8011b12:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8011b14:	687b      	ldr	r3, [r7, #4]
 8011b16:	2243      	movs	r2, #67	; 0x43
 8011b18:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8011b1a:	4b03      	ldr	r3, [pc, #12]	; (8011b28 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8011b1c:	4618      	mov	r0, r3
 8011b1e:	370c      	adds	r7, #12
 8011b20:	46bd      	mov	sp, r7
 8011b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b26:	4770      	bx	lr
 8011b28:	24000128 	.word	0x24000128

08011b2c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8011b2c:	b480      	push	{r7}
 8011b2e:	b083      	sub	sp, #12
 8011b30:	af00      	add	r7, sp, #0
 8011b32:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	2243      	movs	r2, #67	; 0x43
 8011b38:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8011b3a:	4b03      	ldr	r3, [pc, #12]	; (8011b48 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8011b3c:	4618      	mov	r0, r3
 8011b3e:	370c      	adds	r7, #12
 8011b40:	46bd      	mov	sp, r7
 8011b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b46:	4770      	bx	lr
 8011b48:	240001b0 	.word	0x240001b0

08011b4c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8011b4c:	b480      	push	{r7}
 8011b4e:	b083      	sub	sp, #12
 8011b50:	af00      	add	r7, sp, #0
 8011b52:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	220a      	movs	r2, #10
 8011b58:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8011b5a:	4b03      	ldr	r3, [pc, #12]	; (8011b68 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8011b5c:	4618      	mov	r0, r3
 8011b5e:	370c      	adds	r7, #12
 8011b60:	46bd      	mov	sp, r7
 8011b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b66:	4770      	bx	lr
 8011b68:	240000e4 	.word	0x240000e4

08011b6c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8011b6c:	b480      	push	{r7}
 8011b6e:	b083      	sub	sp, #12
 8011b70:	af00      	add	r7, sp, #0
 8011b72:	6078      	str	r0, [r7, #4]
 8011b74:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8011b76:	683b      	ldr	r3, [r7, #0]
 8011b78:	2b00      	cmp	r3, #0
 8011b7a:	d101      	bne.n	8011b80 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8011b7c:	2303      	movs	r3, #3
 8011b7e:	e004      	b.n	8011b8a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8011b80:	687b      	ldr	r3, [r7, #4]
 8011b82:	683a      	ldr	r2, [r7, #0]
 8011b84:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8011b88:	2300      	movs	r3, #0
}
 8011b8a:	4618      	mov	r0, r3
 8011b8c:	370c      	adds	r7, #12
 8011b8e:	46bd      	mov	sp, r7
 8011b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b94:	4770      	bx	lr

08011b96 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8011b96:	b480      	push	{r7}
 8011b98:	b087      	sub	sp, #28
 8011b9a:	af00      	add	r7, sp, #0
 8011b9c:	60f8      	str	r0, [r7, #12]
 8011b9e:	60b9      	str	r1, [r7, #8]
 8011ba0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011ba2:	68fb      	ldr	r3, [r7, #12]
 8011ba4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011ba8:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8011baa:	697b      	ldr	r3, [r7, #20]
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	d101      	bne.n	8011bb4 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8011bb0:	2303      	movs	r3, #3
 8011bb2:	e008      	b.n	8011bc6 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8011bb4:	697b      	ldr	r3, [r7, #20]
 8011bb6:	68ba      	ldr	r2, [r7, #8]
 8011bb8:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8011bbc:	697b      	ldr	r3, [r7, #20]
 8011bbe:	687a      	ldr	r2, [r7, #4]
 8011bc0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8011bc4:	2300      	movs	r3, #0
}
 8011bc6:	4618      	mov	r0, r3
 8011bc8:	371c      	adds	r7, #28
 8011bca:	46bd      	mov	sp, r7
 8011bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bd0:	4770      	bx	lr

08011bd2 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8011bd2:	b480      	push	{r7}
 8011bd4:	b085      	sub	sp, #20
 8011bd6:	af00      	add	r7, sp, #0
 8011bd8:	6078      	str	r0, [r7, #4]
 8011bda:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011be2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8011be4:	68fb      	ldr	r3, [r7, #12]
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	d101      	bne.n	8011bee <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8011bea:	2303      	movs	r3, #3
 8011bec:	e004      	b.n	8011bf8 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8011bee:	68fb      	ldr	r3, [r7, #12]
 8011bf0:	683a      	ldr	r2, [r7, #0]
 8011bf2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8011bf6:	2300      	movs	r3, #0
}
 8011bf8:	4618      	mov	r0, r3
 8011bfa:	3714      	adds	r7, #20
 8011bfc:	46bd      	mov	sp, r7
 8011bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c02:	4770      	bx	lr

08011c04 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8011c04:	b580      	push	{r7, lr}
 8011c06:	b084      	sub	sp, #16
 8011c08:	af00      	add	r7, sp, #0
 8011c0a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011c12:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8011c14:	2301      	movs	r3, #1
 8011c16:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	d101      	bne.n	8011c26 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011c22:	2303      	movs	r3, #3
 8011c24:	e01a      	b.n	8011c5c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8011c26:	68bb      	ldr	r3, [r7, #8]
 8011c28:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	d114      	bne.n	8011c5a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8011c30:	68bb      	ldr	r3, [r7, #8]
 8011c32:	2201      	movs	r2, #1
 8011c34:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8011c38:	68bb      	ldr	r3, [r7, #8]
 8011c3a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8011c42:	68bb      	ldr	r3, [r7, #8]
 8011c44:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011c48:	68bb      	ldr	r3, [r7, #8]
 8011c4a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8011c4e:	2181      	movs	r1, #129	; 0x81
 8011c50:	6878      	ldr	r0, [r7, #4]
 8011c52:	f003 f9ba 	bl	8014fca <USBD_LL_Transmit>

    ret = USBD_OK;
 8011c56:	2300      	movs	r3, #0
 8011c58:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8011c5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c5c:	4618      	mov	r0, r3
 8011c5e:	3710      	adds	r7, #16
 8011c60:	46bd      	mov	sp, r7
 8011c62:	bd80      	pop	{r7, pc}

08011c64 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8011c64:	b580      	push	{r7, lr}
 8011c66:	b084      	sub	sp, #16
 8011c68:	af00      	add	r7, sp, #0
 8011c6a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011c72:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011c74:	687b      	ldr	r3, [r7, #4]
 8011c76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d101      	bne.n	8011c82 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8011c7e:	2303      	movs	r3, #3
 8011c80:	e016      	b.n	8011cb0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	7c1b      	ldrb	r3, [r3, #16]
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	d109      	bne.n	8011c9e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011c8a:	68fb      	ldr	r3, [r7, #12]
 8011c8c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011c90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011c94:	2101      	movs	r1, #1
 8011c96:	6878      	ldr	r0, [r7, #4]
 8011c98:	f003 f9b8 	bl	801500c <USBD_LL_PrepareReceive>
 8011c9c:	e007      	b.n	8011cae <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011c9e:	68fb      	ldr	r3, [r7, #12]
 8011ca0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011ca4:	2340      	movs	r3, #64	; 0x40
 8011ca6:	2101      	movs	r1, #1
 8011ca8:	6878      	ldr	r0, [r7, #4]
 8011caa:	f003 f9af 	bl	801500c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011cae:	2300      	movs	r3, #0
}
 8011cb0:	4618      	mov	r0, r3
 8011cb2:	3710      	adds	r7, #16
 8011cb4:	46bd      	mov	sp, r7
 8011cb6:	bd80      	pop	{r7, pc}

08011cb8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8011cb8:	b580      	push	{r7, lr}
 8011cba:	b086      	sub	sp, #24
 8011cbc:	af00      	add	r7, sp, #0
 8011cbe:	60f8      	str	r0, [r7, #12]
 8011cc0:	60b9      	str	r1, [r7, #8]
 8011cc2:	4613      	mov	r3, r2
 8011cc4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8011cc6:	68fb      	ldr	r3, [r7, #12]
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	d101      	bne.n	8011cd0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8011ccc:	2303      	movs	r3, #3
 8011cce:	e01f      	b.n	8011d10 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8011cd0:	68fb      	ldr	r3, [r7, #12]
 8011cd2:	2200      	movs	r2, #0
 8011cd4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8011cd8:	68fb      	ldr	r3, [r7, #12]
 8011cda:	2200      	movs	r2, #0
 8011cdc:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8011ce0:	68fb      	ldr	r3, [r7, #12]
 8011ce2:	2200      	movs	r2, #0
 8011ce4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8011ce8:	68bb      	ldr	r3, [r7, #8]
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	d003      	beq.n	8011cf6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8011cee:	68fb      	ldr	r3, [r7, #12]
 8011cf0:	68ba      	ldr	r2, [r7, #8]
 8011cf2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011cf6:	68fb      	ldr	r3, [r7, #12]
 8011cf8:	2201      	movs	r2, #1
 8011cfa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8011cfe:	68fb      	ldr	r3, [r7, #12]
 8011d00:	79fa      	ldrb	r2, [r7, #7]
 8011d02:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8011d04:	68f8      	ldr	r0, [r7, #12]
 8011d06:	f003 f827 	bl	8014d58 <USBD_LL_Init>
 8011d0a:	4603      	mov	r3, r0
 8011d0c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8011d0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8011d10:	4618      	mov	r0, r3
 8011d12:	3718      	adds	r7, #24
 8011d14:	46bd      	mov	sp, r7
 8011d16:	bd80      	pop	{r7, pc}

08011d18 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8011d18:	b580      	push	{r7, lr}
 8011d1a:	b084      	sub	sp, #16
 8011d1c:	af00      	add	r7, sp, #0
 8011d1e:	6078      	str	r0, [r7, #4]
 8011d20:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8011d22:	2300      	movs	r3, #0
 8011d24:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8011d26:	683b      	ldr	r3, [r7, #0]
 8011d28:	2b00      	cmp	r3, #0
 8011d2a:	d101      	bne.n	8011d30 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8011d2c:	2303      	movs	r3, #3
 8011d2e:	e016      	b.n	8011d5e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	683a      	ldr	r2, [r7, #0]
 8011d34:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d00b      	beq.n	8011d5c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011d4c:	f107 020e 	add.w	r2, r7, #14
 8011d50:	4610      	mov	r0, r2
 8011d52:	4798      	blx	r3
 8011d54:	4602      	mov	r2, r0
 8011d56:	687b      	ldr	r3, [r7, #4]
 8011d58:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8011d5c:	2300      	movs	r3, #0
}
 8011d5e:	4618      	mov	r0, r3
 8011d60:	3710      	adds	r7, #16
 8011d62:	46bd      	mov	sp, r7
 8011d64:	bd80      	pop	{r7, pc}

08011d66 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8011d66:	b580      	push	{r7, lr}
 8011d68:	b082      	sub	sp, #8
 8011d6a:	af00      	add	r7, sp, #0
 8011d6c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8011d6e:	6878      	ldr	r0, [r7, #4]
 8011d70:	f003 f842 	bl	8014df8 <USBD_LL_Start>
 8011d74:	4603      	mov	r3, r0
}
 8011d76:	4618      	mov	r0, r3
 8011d78:	3708      	adds	r7, #8
 8011d7a:	46bd      	mov	sp, r7
 8011d7c:	bd80      	pop	{r7, pc}

08011d7e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8011d7e:	b480      	push	{r7}
 8011d80:	b083      	sub	sp, #12
 8011d82:	af00      	add	r7, sp, #0
 8011d84:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011d86:	2300      	movs	r3, #0
}
 8011d88:	4618      	mov	r0, r3
 8011d8a:	370c      	adds	r7, #12
 8011d8c:	46bd      	mov	sp, r7
 8011d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d92:	4770      	bx	lr

08011d94 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011d94:	b580      	push	{r7, lr}
 8011d96:	b084      	sub	sp, #16
 8011d98:	af00      	add	r7, sp, #0
 8011d9a:	6078      	str	r0, [r7, #4]
 8011d9c:	460b      	mov	r3, r1
 8011d9e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8011da0:	2303      	movs	r3, #3
 8011da2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011daa:	2b00      	cmp	r3, #0
 8011dac:	d009      	beq.n	8011dc2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8011dae:	687b      	ldr	r3, [r7, #4]
 8011db0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011db4:	681b      	ldr	r3, [r3, #0]
 8011db6:	78fa      	ldrb	r2, [r7, #3]
 8011db8:	4611      	mov	r1, r2
 8011dba:	6878      	ldr	r0, [r7, #4]
 8011dbc:	4798      	blx	r3
 8011dbe:	4603      	mov	r3, r0
 8011dc0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8011dc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8011dc4:	4618      	mov	r0, r3
 8011dc6:	3710      	adds	r7, #16
 8011dc8:	46bd      	mov	sp, r7
 8011dca:	bd80      	pop	{r7, pc}

08011dcc <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011dcc:	b580      	push	{r7, lr}
 8011dce:	b082      	sub	sp, #8
 8011dd0:	af00      	add	r7, sp, #0
 8011dd2:	6078      	str	r0, [r7, #4]
 8011dd4:	460b      	mov	r3, r1
 8011dd6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	d007      	beq.n	8011df2 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011de8:	685b      	ldr	r3, [r3, #4]
 8011dea:	78fa      	ldrb	r2, [r7, #3]
 8011dec:	4611      	mov	r1, r2
 8011dee:	6878      	ldr	r0, [r7, #4]
 8011df0:	4798      	blx	r3
  }

  return USBD_OK;
 8011df2:	2300      	movs	r3, #0
}
 8011df4:	4618      	mov	r0, r3
 8011df6:	3708      	adds	r7, #8
 8011df8:	46bd      	mov	sp, r7
 8011dfa:	bd80      	pop	{r7, pc}

08011dfc <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8011dfc:	b580      	push	{r7, lr}
 8011dfe:	b084      	sub	sp, #16
 8011e00:	af00      	add	r7, sp, #0
 8011e02:	6078      	str	r0, [r7, #4]
 8011e04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011e0c:	6839      	ldr	r1, [r7, #0]
 8011e0e:	4618      	mov	r0, r3
 8011e10:	f000 ff90 	bl	8012d34 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	2201      	movs	r2, #1
 8011e18:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8011e22:	461a      	mov	r2, r3
 8011e24:	687b      	ldr	r3, [r7, #4]
 8011e26:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8011e30:	f003 031f 	and.w	r3, r3, #31
 8011e34:	2b02      	cmp	r3, #2
 8011e36:	d01a      	beq.n	8011e6e <USBD_LL_SetupStage+0x72>
 8011e38:	2b02      	cmp	r3, #2
 8011e3a:	d822      	bhi.n	8011e82 <USBD_LL_SetupStage+0x86>
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	d002      	beq.n	8011e46 <USBD_LL_SetupStage+0x4a>
 8011e40:	2b01      	cmp	r3, #1
 8011e42:	d00a      	beq.n	8011e5a <USBD_LL_SetupStage+0x5e>
 8011e44:	e01d      	b.n	8011e82 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011e4c:	4619      	mov	r1, r3
 8011e4e:	6878      	ldr	r0, [r7, #4]
 8011e50:	f000 fa62 	bl	8012318 <USBD_StdDevReq>
 8011e54:	4603      	mov	r3, r0
 8011e56:	73fb      	strb	r3, [r7, #15]
      break;
 8011e58:	e020      	b.n	8011e9c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011e60:	4619      	mov	r1, r3
 8011e62:	6878      	ldr	r0, [r7, #4]
 8011e64:	f000 fac6 	bl	80123f4 <USBD_StdItfReq>
 8011e68:	4603      	mov	r3, r0
 8011e6a:	73fb      	strb	r3, [r7, #15]
      break;
 8011e6c:	e016      	b.n	8011e9c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011e74:	4619      	mov	r1, r3
 8011e76:	6878      	ldr	r0, [r7, #4]
 8011e78:	f000 fb05 	bl	8012486 <USBD_StdEPReq>
 8011e7c:	4603      	mov	r3, r0
 8011e7e:	73fb      	strb	r3, [r7, #15]
      break;
 8011e80:	e00c      	b.n	8011e9c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8011e88:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011e8c:	b2db      	uxtb	r3, r3
 8011e8e:	4619      	mov	r1, r3
 8011e90:	6878      	ldr	r0, [r7, #4]
 8011e92:	f003 f811 	bl	8014eb8 <USBD_LL_StallEP>
 8011e96:	4603      	mov	r3, r0
 8011e98:	73fb      	strb	r3, [r7, #15]
      break;
 8011e9a:	bf00      	nop
  }

  return ret;
 8011e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8011e9e:	4618      	mov	r0, r3
 8011ea0:	3710      	adds	r7, #16
 8011ea2:	46bd      	mov	sp, r7
 8011ea4:	bd80      	pop	{r7, pc}

08011ea6 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8011ea6:	b580      	push	{r7, lr}
 8011ea8:	b086      	sub	sp, #24
 8011eaa:	af00      	add	r7, sp, #0
 8011eac:	60f8      	str	r0, [r7, #12]
 8011eae:	460b      	mov	r3, r1
 8011eb0:	607a      	str	r2, [r7, #4]
 8011eb2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8011eb4:	7afb      	ldrb	r3, [r7, #11]
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d138      	bne.n	8011f2c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8011eba:	68fb      	ldr	r3, [r7, #12]
 8011ebc:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8011ec0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8011ec2:	68fb      	ldr	r3, [r7, #12]
 8011ec4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011ec8:	2b03      	cmp	r3, #3
 8011eca:	d14a      	bne.n	8011f62 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8011ecc:	693b      	ldr	r3, [r7, #16]
 8011ece:	689a      	ldr	r2, [r3, #8]
 8011ed0:	693b      	ldr	r3, [r7, #16]
 8011ed2:	68db      	ldr	r3, [r3, #12]
 8011ed4:	429a      	cmp	r2, r3
 8011ed6:	d913      	bls.n	8011f00 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011ed8:	693b      	ldr	r3, [r7, #16]
 8011eda:	689a      	ldr	r2, [r3, #8]
 8011edc:	693b      	ldr	r3, [r7, #16]
 8011ede:	68db      	ldr	r3, [r3, #12]
 8011ee0:	1ad2      	subs	r2, r2, r3
 8011ee2:	693b      	ldr	r3, [r7, #16]
 8011ee4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8011ee6:	693b      	ldr	r3, [r7, #16]
 8011ee8:	68da      	ldr	r2, [r3, #12]
 8011eea:	693b      	ldr	r3, [r7, #16]
 8011eec:	689b      	ldr	r3, [r3, #8]
 8011eee:	4293      	cmp	r3, r2
 8011ef0:	bf28      	it	cs
 8011ef2:	4613      	movcs	r3, r2
 8011ef4:	461a      	mov	r2, r3
 8011ef6:	6879      	ldr	r1, [r7, #4]
 8011ef8:	68f8      	ldr	r0, [r7, #12]
 8011efa:	f001 f80f 	bl	8012f1c <USBD_CtlContinueRx>
 8011efe:	e030      	b.n	8011f62 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011f00:	68fb      	ldr	r3, [r7, #12]
 8011f02:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011f06:	b2db      	uxtb	r3, r3
 8011f08:	2b03      	cmp	r3, #3
 8011f0a:	d10b      	bne.n	8011f24 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8011f0c:	68fb      	ldr	r3, [r7, #12]
 8011f0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011f12:	691b      	ldr	r3, [r3, #16]
 8011f14:	2b00      	cmp	r3, #0
 8011f16:	d005      	beq.n	8011f24 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8011f18:	68fb      	ldr	r3, [r7, #12]
 8011f1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011f1e:	691b      	ldr	r3, [r3, #16]
 8011f20:	68f8      	ldr	r0, [r7, #12]
 8011f22:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8011f24:	68f8      	ldr	r0, [r7, #12]
 8011f26:	f001 f80a 	bl	8012f3e <USBD_CtlSendStatus>
 8011f2a:	e01a      	b.n	8011f62 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011f2c:	68fb      	ldr	r3, [r7, #12]
 8011f2e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011f32:	b2db      	uxtb	r3, r3
 8011f34:	2b03      	cmp	r3, #3
 8011f36:	d114      	bne.n	8011f62 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8011f38:	68fb      	ldr	r3, [r7, #12]
 8011f3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011f3e:	699b      	ldr	r3, [r3, #24]
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	d00e      	beq.n	8011f62 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8011f44:	68fb      	ldr	r3, [r7, #12]
 8011f46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011f4a:	699b      	ldr	r3, [r3, #24]
 8011f4c:	7afa      	ldrb	r2, [r7, #11]
 8011f4e:	4611      	mov	r1, r2
 8011f50:	68f8      	ldr	r0, [r7, #12]
 8011f52:	4798      	blx	r3
 8011f54:	4603      	mov	r3, r0
 8011f56:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8011f58:	7dfb      	ldrb	r3, [r7, #23]
 8011f5a:	2b00      	cmp	r3, #0
 8011f5c:	d001      	beq.n	8011f62 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8011f5e:	7dfb      	ldrb	r3, [r7, #23]
 8011f60:	e000      	b.n	8011f64 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8011f62:	2300      	movs	r3, #0
}
 8011f64:	4618      	mov	r0, r3
 8011f66:	3718      	adds	r7, #24
 8011f68:	46bd      	mov	sp, r7
 8011f6a:	bd80      	pop	{r7, pc}

08011f6c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8011f6c:	b580      	push	{r7, lr}
 8011f6e:	b086      	sub	sp, #24
 8011f70:	af00      	add	r7, sp, #0
 8011f72:	60f8      	str	r0, [r7, #12]
 8011f74:	460b      	mov	r3, r1
 8011f76:	607a      	str	r2, [r7, #4]
 8011f78:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8011f7a:	7afb      	ldrb	r3, [r7, #11]
 8011f7c:	2b00      	cmp	r3, #0
 8011f7e:	d16b      	bne.n	8012058 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8011f80:	68fb      	ldr	r3, [r7, #12]
 8011f82:	3314      	adds	r3, #20
 8011f84:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8011f86:	68fb      	ldr	r3, [r7, #12]
 8011f88:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011f8c:	2b02      	cmp	r3, #2
 8011f8e:	d156      	bne.n	801203e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8011f90:	693b      	ldr	r3, [r7, #16]
 8011f92:	689a      	ldr	r2, [r3, #8]
 8011f94:	693b      	ldr	r3, [r7, #16]
 8011f96:	68db      	ldr	r3, [r3, #12]
 8011f98:	429a      	cmp	r2, r3
 8011f9a:	d914      	bls.n	8011fc6 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011f9c:	693b      	ldr	r3, [r7, #16]
 8011f9e:	689a      	ldr	r2, [r3, #8]
 8011fa0:	693b      	ldr	r3, [r7, #16]
 8011fa2:	68db      	ldr	r3, [r3, #12]
 8011fa4:	1ad2      	subs	r2, r2, r3
 8011fa6:	693b      	ldr	r3, [r7, #16]
 8011fa8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8011faa:	693b      	ldr	r3, [r7, #16]
 8011fac:	689b      	ldr	r3, [r3, #8]
 8011fae:	461a      	mov	r2, r3
 8011fb0:	6879      	ldr	r1, [r7, #4]
 8011fb2:	68f8      	ldr	r0, [r7, #12]
 8011fb4:	f000 ff84 	bl	8012ec0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011fb8:	2300      	movs	r3, #0
 8011fba:	2200      	movs	r2, #0
 8011fbc:	2100      	movs	r1, #0
 8011fbe:	68f8      	ldr	r0, [r7, #12]
 8011fc0:	f003 f824 	bl	801500c <USBD_LL_PrepareReceive>
 8011fc4:	e03b      	b.n	801203e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8011fc6:	693b      	ldr	r3, [r7, #16]
 8011fc8:	68da      	ldr	r2, [r3, #12]
 8011fca:	693b      	ldr	r3, [r7, #16]
 8011fcc:	689b      	ldr	r3, [r3, #8]
 8011fce:	429a      	cmp	r2, r3
 8011fd0:	d11c      	bne.n	801200c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8011fd2:	693b      	ldr	r3, [r7, #16]
 8011fd4:	685a      	ldr	r2, [r3, #4]
 8011fd6:	693b      	ldr	r3, [r7, #16]
 8011fd8:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8011fda:	429a      	cmp	r2, r3
 8011fdc:	d316      	bcc.n	801200c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8011fde:	693b      	ldr	r3, [r7, #16]
 8011fe0:	685a      	ldr	r2, [r3, #4]
 8011fe2:	68fb      	ldr	r3, [r7, #12]
 8011fe4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8011fe8:	429a      	cmp	r2, r3
 8011fea:	d20f      	bcs.n	801200c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8011fec:	2200      	movs	r2, #0
 8011fee:	2100      	movs	r1, #0
 8011ff0:	68f8      	ldr	r0, [r7, #12]
 8011ff2:	f000 ff65 	bl	8012ec0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8011ff6:	68fb      	ldr	r3, [r7, #12]
 8011ff8:	2200      	movs	r2, #0
 8011ffa:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011ffe:	2300      	movs	r3, #0
 8012000:	2200      	movs	r2, #0
 8012002:	2100      	movs	r1, #0
 8012004:	68f8      	ldr	r0, [r7, #12]
 8012006:	f003 f801 	bl	801500c <USBD_LL_PrepareReceive>
 801200a:	e018      	b.n	801203e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801200c:	68fb      	ldr	r3, [r7, #12]
 801200e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012012:	b2db      	uxtb	r3, r3
 8012014:	2b03      	cmp	r3, #3
 8012016:	d10b      	bne.n	8012030 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801201e:	68db      	ldr	r3, [r3, #12]
 8012020:	2b00      	cmp	r3, #0
 8012022:	d005      	beq.n	8012030 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8012024:	68fb      	ldr	r3, [r7, #12]
 8012026:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801202a:	68db      	ldr	r3, [r3, #12]
 801202c:	68f8      	ldr	r0, [r7, #12]
 801202e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8012030:	2180      	movs	r1, #128	; 0x80
 8012032:	68f8      	ldr	r0, [r7, #12]
 8012034:	f002 ff40 	bl	8014eb8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8012038:	68f8      	ldr	r0, [r7, #12]
 801203a:	f000 ff93 	bl	8012f64 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 801203e:	68fb      	ldr	r3, [r7, #12]
 8012040:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8012044:	2b01      	cmp	r3, #1
 8012046:	d122      	bne.n	801208e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8012048:	68f8      	ldr	r0, [r7, #12]
 801204a:	f7ff fe98 	bl	8011d7e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801204e:	68fb      	ldr	r3, [r7, #12]
 8012050:	2200      	movs	r2, #0
 8012052:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8012056:	e01a      	b.n	801208e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012058:	68fb      	ldr	r3, [r7, #12]
 801205a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801205e:	b2db      	uxtb	r3, r3
 8012060:	2b03      	cmp	r3, #3
 8012062:	d114      	bne.n	801208e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8012064:	68fb      	ldr	r3, [r7, #12]
 8012066:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801206a:	695b      	ldr	r3, [r3, #20]
 801206c:	2b00      	cmp	r3, #0
 801206e:	d00e      	beq.n	801208e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8012070:	68fb      	ldr	r3, [r7, #12]
 8012072:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012076:	695b      	ldr	r3, [r3, #20]
 8012078:	7afa      	ldrb	r2, [r7, #11]
 801207a:	4611      	mov	r1, r2
 801207c:	68f8      	ldr	r0, [r7, #12]
 801207e:	4798      	blx	r3
 8012080:	4603      	mov	r3, r0
 8012082:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8012084:	7dfb      	ldrb	r3, [r7, #23]
 8012086:	2b00      	cmp	r3, #0
 8012088:	d001      	beq.n	801208e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 801208a:	7dfb      	ldrb	r3, [r7, #23]
 801208c:	e000      	b.n	8012090 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 801208e:	2300      	movs	r3, #0
}
 8012090:	4618      	mov	r0, r3
 8012092:	3718      	adds	r7, #24
 8012094:	46bd      	mov	sp, r7
 8012096:	bd80      	pop	{r7, pc}

08012098 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8012098:	b580      	push	{r7, lr}
 801209a:	b082      	sub	sp, #8
 801209c:	af00      	add	r7, sp, #0
 801209e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	2201      	movs	r2, #1
 80120a4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	2200      	movs	r2, #0
 80120ac:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	2200      	movs	r2, #0
 80120b4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	2200      	movs	r2, #0
 80120ba:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 80120be:	687b      	ldr	r3, [r7, #4]
 80120c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d101      	bne.n	80120cc <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 80120c8:	2303      	movs	r3, #3
 80120ca:	e02f      	b.n	801212c <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80120d2:	2b00      	cmp	r3, #0
 80120d4:	d00f      	beq.n	80120f6 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80120dc:	685b      	ldr	r3, [r3, #4]
 80120de:	2b00      	cmp	r3, #0
 80120e0:	d009      	beq.n	80120f6 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80120e8:	685b      	ldr	r3, [r3, #4]
 80120ea:	687a      	ldr	r2, [r7, #4]
 80120ec:	6852      	ldr	r2, [r2, #4]
 80120ee:	b2d2      	uxtb	r2, r2
 80120f0:	4611      	mov	r1, r2
 80120f2:	6878      	ldr	r0, [r7, #4]
 80120f4:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80120f6:	2340      	movs	r3, #64	; 0x40
 80120f8:	2200      	movs	r2, #0
 80120fa:	2100      	movs	r1, #0
 80120fc:	6878      	ldr	r0, [r7, #4]
 80120fe:	f002 fe96 	bl	8014e2e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8012102:	687b      	ldr	r3, [r7, #4]
 8012104:	2201      	movs	r2, #1
 8012106:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801210a:	687b      	ldr	r3, [r7, #4]
 801210c:	2240      	movs	r2, #64	; 0x40
 801210e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012112:	2340      	movs	r3, #64	; 0x40
 8012114:	2200      	movs	r2, #0
 8012116:	2180      	movs	r1, #128	; 0x80
 8012118:	6878      	ldr	r0, [r7, #4]
 801211a:	f002 fe88 	bl	8014e2e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	2201      	movs	r2, #1
 8012122:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	2240      	movs	r2, #64	; 0x40
 8012128:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 801212a:	2300      	movs	r3, #0
}
 801212c:	4618      	mov	r0, r3
 801212e:	3708      	adds	r7, #8
 8012130:	46bd      	mov	sp, r7
 8012132:	bd80      	pop	{r7, pc}

08012134 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8012134:	b480      	push	{r7}
 8012136:	b083      	sub	sp, #12
 8012138:	af00      	add	r7, sp, #0
 801213a:	6078      	str	r0, [r7, #4]
 801213c:	460b      	mov	r3, r1
 801213e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	78fa      	ldrb	r2, [r7, #3]
 8012144:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8012146:	2300      	movs	r3, #0
}
 8012148:	4618      	mov	r0, r3
 801214a:	370c      	adds	r7, #12
 801214c:	46bd      	mov	sp, r7
 801214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012152:	4770      	bx	lr

08012154 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8012154:	b480      	push	{r7}
 8012156:	b083      	sub	sp, #12
 8012158:	af00      	add	r7, sp, #0
 801215a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012162:	b2da      	uxtb	r2, r3
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	2204      	movs	r2, #4
 801216e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8012172:	2300      	movs	r3, #0
}
 8012174:	4618      	mov	r0, r3
 8012176:	370c      	adds	r7, #12
 8012178:	46bd      	mov	sp, r7
 801217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801217e:	4770      	bx	lr

08012180 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8012180:	b480      	push	{r7}
 8012182:	b083      	sub	sp, #12
 8012184:	af00      	add	r7, sp, #0
 8012186:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801218e:	b2db      	uxtb	r3, r3
 8012190:	2b04      	cmp	r3, #4
 8012192:	d106      	bne.n	80121a2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8012194:	687b      	ldr	r3, [r7, #4]
 8012196:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 801219a:	b2da      	uxtb	r2, r3
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80121a2:	2300      	movs	r3, #0
}
 80121a4:	4618      	mov	r0, r3
 80121a6:	370c      	adds	r7, #12
 80121a8:	46bd      	mov	sp, r7
 80121aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121ae:	4770      	bx	lr

080121b0 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80121b0:	b580      	push	{r7, lr}
 80121b2:	b082      	sub	sp, #8
 80121b4:	af00      	add	r7, sp, #0
 80121b6:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d101      	bne.n	80121c6 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 80121c2:	2303      	movs	r3, #3
 80121c4:	e012      	b.n	80121ec <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80121cc:	b2db      	uxtb	r3, r3
 80121ce:	2b03      	cmp	r3, #3
 80121d0:	d10b      	bne.n	80121ea <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80121d8:	69db      	ldr	r3, [r3, #28]
 80121da:	2b00      	cmp	r3, #0
 80121dc:	d005      	beq.n	80121ea <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 80121de:	687b      	ldr	r3, [r7, #4]
 80121e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80121e4:	69db      	ldr	r3, [r3, #28]
 80121e6:	6878      	ldr	r0, [r7, #4]
 80121e8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80121ea:	2300      	movs	r3, #0
}
 80121ec:	4618      	mov	r0, r3
 80121ee:	3708      	adds	r7, #8
 80121f0:	46bd      	mov	sp, r7
 80121f2:	bd80      	pop	{r7, pc}

080121f4 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80121f4:	b580      	push	{r7, lr}
 80121f6:	b082      	sub	sp, #8
 80121f8:	af00      	add	r7, sp, #0
 80121fa:	6078      	str	r0, [r7, #4]
 80121fc:	460b      	mov	r3, r1
 80121fe:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012206:	2b00      	cmp	r3, #0
 8012208:	d101      	bne.n	801220e <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 801220a:	2303      	movs	r3, #3
 801220c:	e014      	b.n	8012238 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012214:	b2db      	uxtb	r3, r3
 8012216:	2b03      	cmp	r3, #3
 8012218:	d10d      	bne.n	8012236 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012220:	6a1b      	ldr	r3, [r3, #32]
 8012222:	2b00      	cmp	r3, #0
 8012224:	d007      	beq.n	8012236 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801222c:	6a1b      	ldr	r3, [r3, #32]
 801222e:	78fa      	ldrb	r2, [r7, #3]
 8012230:	4611      	mov	r1, r2
 8012232:	6878      	ldr	r0, [r7, #4]
 8012234:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8012236:	2300      	movs	r3, #0
}
 8012238:	4618      	mov	r0, r3
 801223a:	3708      	adds	r7, #8
 801223c:	46bd      	mov	sp, r7
 801223e:	bd80      	pop	{r7, pc}

08012240 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8012240:	b580      	push	{r7, lr}
 8012242:	b082      	sub	sp, #8
 8012244:	af00      	add	r7, sp, #0
 8012246:	6078      	str	r0, [r7, #4]
 8012248:	460b      	mov	r3, r1
 801224a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012252:	2b00      	cmp	r3, #0
 8012254:	d101      	bne.n	801225a <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8012256:	2303      	movs	r3, #3
 8012258:	e014      	b.n	8012284 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012260:	b2db      	uxtb	r3, r3
 8012262:	2b03      	cmp	r3, #3
 8012264:	d10d      	bne.n	8012282 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801226c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801226e:	2b00      	cmp	r3, #0
 8012270:	d007      	beq.n	8012282 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801227a:	78fa      	ldrb	r2, [r7, #3]
 801227c:	4611      	mov	r1, r2
 801227e:	6878      	ldr	r0, [r7, #4]
 8012280:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8012282:	2300      	movs	r3, #0
}
 8012284:	4618      	mov	r0, r3
 8012286:	3708      	adds	r7, #8
 8012288:	46bd      	mov	sp, r7
 801228a:	bd80      	pop	{r7, pc}

0801228c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 801228c:	b480      	push	{r7}
 801228e:	b083      	sub	sp, #12
 8012290:	af00      	add	r7, sp, #0
 8012292:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8012294:	2300      	movs	r3, #0
}
 8012296:	4618      	mov	r0, r3
 8012298:	370c      	adds	r7, #12
 801229a:	46bd      	mov	sp, r7
 801229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122a0:	4770      	bx	lr

080122a2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80122a2:	b580      	push	{r7, lr}
 80122a4:	b082      	sub	sp, #8
 80122a6:	af00      	add	r7, sp, #0
 80122a8:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	2201      	movs	r2, #1
 80122ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d009      	beq.n	80122d0 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80122c2:	685b      	ldr	r3, [r3, #4]
 80122c4:	687a      	ldr	r2, [r7, #4]
 80122c6:	6852      	ldr	r2, [r2, #4]
 80122c8:	b2d2      	uxtb	r2, r2
 80122ca:	4611      	mov	r1, r2
 80122cc:	6878      	ldr	r0, [r7, #4]
 80122ce:	4798      	blx	r3
  }

  return USBD_OK;
 80122d0:	2300      	movs	r3, #0
}
 80122d2:	4618      	mov	r0, r3
 80122d4:	3708      	adds	r7, #8
 80122d6:	46bd      	mov	sp, r7
 80122d8:	bd80      	pop	{r7, pc}

080122da <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80122da:	b480      	push	{r7}
 80122dc:	b087      	sub	sp, #28
 80122de:	af00      	add	r7, sp, #0
 80122e0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80122e6:	697b      	ldr	r3, [r7, #20]
 80122e8:	781b      	ldrb	r3, [r3, #0]
 80122ea:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80122ec:	697b      	ldr	r3, [r7, #20]
 80122ee:	3301      	adds	r3, #1
 80122f0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80122f2:	697b      	ldr	r3, [r7, #20]
 80122f4:	781b      	ldrb	r3, [r3, #0]
 80122f6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80122f8:	8a3b      	ldrh	r3, [r7, #16]
 80122fa:	021b      	lsls	r3, r3, #8
 80122fc:	b21a      	sxth	r2, r3
 80122fe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012302:	4313      	orrs	r3, r2
 8012304:	b21b      	sxth	r3, r3
 8012306:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8012308:	89fb      	ldrh	r3, [r7, #14]
}
 801230a:	4618      	mov	r0, r3
 801230c:	371c      	adds	r7, #28
 801230e:	46bd      	mov	sp, r7
 8012310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012314:	4770      	bx	lr
	...

08012318 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012318:	b580      	push	{r7, lr}
 801231a:	b084      	sub	sp, #16
 801231c:	af00      	add	r7, sp, #0
 801231e:	6078      	str	r0, [r7, #4]
 8012320:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012322:	2300      	movs	r3, #0
 8012324:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012326:	683b      	ldr	r3, [r7, #0]
 8012328:	781b      	ldrb	r3, [r3, #0]
 801232a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801232e:	2b40      	cmp	r3, #64	; 0x40
 8012330:	d005      	beq.n	801233e <USBD_StdDevReq+0x26>
 8012332:	2b40      	cmp	r3, #64	; 0x40
 8012334:	d853      	bhi.n	80123de <USBD_StdDevReq+0xc6>
 8012336:	2b00      	cmp	r3, #0
 8012338:	d00b      	beq.n	8012352 <USBD_StdDevReq+0x3a>
 801233a:	2b20      	cmp	r3, #32
 801233c:	d14f      	bne.n	80123de <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012344:	689b      	ldr	r3, [r3, #8]
 8012346:	6839      	ldr	r1, [r7, #0]
 8012348:	6878      	ldr	r0, [r7, #4]
 801234a:	4798      	blx	r3
 801234c:	4603      	mov	r3, r0
 801234e:	73fb      	strb	r3, [r7, #15]
      break;
 8012350:	e04a      	b.n	80123e8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012352:	683b      	ldr	r3, [r7, #0]
 8012354:	785b      	ldrb	r3, [r3, #1]
 8012356:	2b09      	cmp	r3, #9
 8012358:	d83b      	bhi.n	80123d2 <USBD_StdDevReq+0xba>
 801235a:	a201      	add	r2, pc, #4	; (adr r2, 8012360 <USBD_StdDevReq+0x48>)
 801235c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012360:	080123b5 	.word	0x080123b5
 8012364:	080123c9 	.word	0x080123c9
 8012368:	080123d3 	.word	0x080123d3
 801236c:	080123bf 	.word	0x080123bf
 8012370:	080123d3 	.word	0x080123d3
 8012374:	08012393 	.word	0x08012393
 8012378:	08012389 	.word	0x08012389
 801237c:	080123d3 	.word	0x080123d3
 8012380:	080123ab 	.word	0x080123ab
 8012384:	0801239d 	.word	0x0801239d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8012388:	6839      	ldr	r1, [r7, #0]
 801238a:	6878      	ldr	r0, [r7, #4]
 801238c:	f000 f9de 	bl	801274c <USBD_GetDescriptor>
          break;
 8012390:	e024      	b.n	80123dc <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8012392:	6839      	ldr	r1, [r7, #0]
 8012394:	6878      	ldr	r0, [r7, #4]
 8012396:	f000 fb43 	bl	8012a20 <USBD_SetAddress>
          break;
 801239a:	e01f      	b.n	80123dc <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 801239c:	6839      	ldr	r1, [r7, #0]
 801239e:	6878      	ldr	r0, [r7, #4]
 80123a0:	f000 fb82 	bl	8012aa8 <USBD_SetConfig>
 80123a4:	4603      	mov	r3, r0
 80123a6:	73fb      	strb	r3, [r7, #15]
          break;
 80123a8:	e018      	b.n	80123dc <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80123aa:	6839      	ldr	r1, [r7, #0]
 80123ac:	6878      	ldr	r0, [r7, #4]
 80123ae:	f000 fc21 	bl	8012bf4 <USBD_GetConfig>
          break;
 80123b2:	e013      	b.n	80123dc <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80123b4:	6839      	ldr	r1, [r7, #0]
 80123b6:	6878      	ldr	r0, [r7, #4]
 80123b8:	f000 fc52 	bl	8012c60 <USBD_GetStatus>
          break;
 80123bc:	e00e      	b.n	80123dc <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80123be:	6839      	ldr	r1, [r7, #0]
 80123c0:	6878      	ldr	r0, [r7, #4]
 80123c2:	f000 fc81 	bl	8012cc8 <USBD_SetFeature>
          break;
 80123c6:	e009      	b.n	80123dc <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80123c8:	6839      	ldr	r1, [r7, #0]
 80123ca:	6878      	ldr	r0, [r7, #4]
 80123cc:	f000 fc90 	bl	8012cf0 <USBD_ClrFeature>
          break;
 80123d0:	e004      	b.n	80123dc <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80123d2:	6839      	ldr	r1, [r7, #0]
 80123d4:	6878      	ldr	r0, [r7, #4]
 80123d6:	f000 fce7 	bl	8012da8 <USBD_CtlError>
          break;
 80123da:	bf00      	nop
      }
      break;
 80123dc:	e004      	b.n	80123e8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80123de:	6839      	ldr	r1, [r7, #0]
 80123e0:	6878      	ldr	r0, [r7, #4]
 80123e2:	f000 fce1 	bl	8012da8 <USBD_CtlError>
      break;
 80123e6:	bf00      	nop
  }

  return ret;
 80123e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80123ea:	4618      	mov	r0, r3
 80123ec:	3710      	adds	r7, #16
 80123ee:	46bd      	mov	sp, r7
 80123f0:	bd80      	pop	{r7, pc}
 80123f2:	bf00      	nop

080123f4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80123f4:	b580      	push	{r7, lr}
 80123f6:	b084      	sub	sp, #16
 80123f8:	af00      	add	r7, sp, #0
 80123fa:	6078      	str	r0, [r7, #4]
 80123fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80123fe:	2300      	movs	r3, #0
 8012400:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012402:	683b      	ldr	r3, [r7, #0]
 8012404:	781b      	ldrb	r3, [r3, #0]
 8012406:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801240a:	2b40      	cmp	r3, #64	; 0x40
 801240c:	d005      	beq.n	801241a <USBD_StdItfReq+0x26>
 801240e:	2b40      	cmp	r3, #64	; 0x40
 8012410:	d82f      	bhi.n	8012472 <USBD_StdItfReq+0x7e>
 8012412:	2b00      	cmp	r3, #0
 8012414:	d001      	beq.n	801241a <USBD_StdItfReq+0x26>
 8012416:	2b20      	cmp	r3, #32
 8012418:	d12b      	bne.n	8012472 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012420:	b2db      	uxtb	r3, r3
 8012422:	3b01      	subs	r3, #1
 8012424:	2b02      	cmp	r3, #2
 8012426:	d81d      	bhi.n	8012464 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8012428:	683b      	ldr	r3, [r7, #0]
 801242a:	889b      	ldrh	r3, [r3, #4]
 801242c:	b2db      	uxtb	r3, r3
 801242e:	2b01      	cmp	r3, #1
 8012430:	d813      	bhi.n	801245a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012432:	687b      	ldr	r3, [r7, #4]
 8012434:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012438:	689b      	ldr	r3, [r3, #8]
 801243a:	6839      	ldr	r1, [r7, #0]
 801243c:	6878      	ldr	r0, [r7, #4]
 801243e:	4798      	blx	r3
 8012440:	4603      	mov	r3, r0
 8012442:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8012444:	683b      	ldr	r3, [r7, #0]
 8012446:	88db      	ldrh	r3, [r3, #6]
 8012448:	2b00      	cmp	r3, #0
 801244a:	d110      	bne.n	801246e <USBD_StdItfReq+0x7a>
 801244c:	7bfb      	ldrb	r3, [r7, #15]
 801244e:	2b00      	cmp	r3, #0
 8012450:	d10d      	bne.n	801246e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8012452:	6878      	ldr	r0, [r7, #4]
 8012454:	f000 fd73 	bl	8012f3e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8012458:	e009      	b.n	801246e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 801245a:	6839      	ldr	r1, [r7, #0]
 801245c:	6878      	ldr	r0, [r7, #4]
 801245e:	f000 fca3 	bl	8012da8 <USBD_CtlError>
          break;
 8012462:	e004      	b.n	801246e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8012464:	6839      	ldr	r1, [r7, #0]
 8012466:	6878      	ldr	r0, [r7, #4]
 8012468:	f000 fc9e 	bl	8012da8 <USBD_CtlError>
          break;
 801246c:	e000      	b.n	8012470 <USBD_StdItfReq+0x7c>
          break;
 801246e:	bf00      	nop
      }
      break;
 8012470:	e004      	b.n	801247c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8012472:	6839      	ldr	r1, [r7, #0]
 8012474:	6878      	ldr	r0, [r7, #4]
 8012476:	f000 fc97 	bl	8012da8 <USBD_CtlError>
      break;
 801247a:	bf00      	nop
  }

  return ret;
 801247c:	7bfb      	ldrb	r3, [r7, #15]
}
 801247e:	4618      	mov	r0, r3
 8012480:	3710      	adds	r7, #16
 8012482:	46bd      	mov	sp, r7
 8012484:	bd80      	pop	{r7, pc}

08012486 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012486:	b580      	push	{r7, lr}
 8012488:	b084      	sub	sp, #16
 801248a:	af00      	add	r7, sp, #0
 801248c:	6078      	str	r0, [r7, #4]
 801248e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8012490:	2300      	movs	r3, #0
 8012492:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8012494:	683b      	ldr	r3, [r7, #0]
 8012496:	889b      	ldrh	r3, [r3, #4]
 8012498:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801249a:	683b      	ldr	r3, [r7, #0]
 801249c:	781b      	ldrb	r3, [r3, #0]
 801249e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80124a2:	2b40      	cmp	r3, #64	; 0x40
 80124a4:	d007      	beq.n	80124b6 <USBD_StdEPReq+0x30>
 80124a6:	2b40      	cmp	r3, #64	; 0x40
 80124a8:	f200 8145 	bhi.w	8012736 <USBD_StdEPReq+0x2b0>
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	d00c      	beq.n	80124ca <USBD_StdEPReq+0x44>
 80124b0:	2b20      	cmp	r3, #32
 80124b2:	f040 8140 	bne.w	8012736 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80124b6:	687b      	ldr	r3, [r7, #4]
 80124b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80124bc:	689b      	ldr	r3, [r3, #8]
 80124be:	6839      	ldr	r1, [r7, #0]
 80124c0:	6878      	ldr	r0, [r7, #4]
 80124c2:	4798      	blx	r3
 80124c4:	4603      	mov	r3, r0
 80124c6:	73fb      	strb	r3, [r7, #15]
      break;
 80124c8:	e13a      	b.n	8012740 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80124ca:	683b      	ldr	r3, [r7, #0]
 80124cc:	785b      	ldrb	r3, [r3, #1]
 80124ce:	2b03      	cmp	r3, #3
 80124d0:	d007      	beq.n	80124e2 <USBD_StdEPReq+0x5c>
 80124d2:	2b03      	cmp	r3, #3
 80124d4:	f300 8129 	bgt.w	801272a <USBD_StdEPReq+0x2a4>
 80124d8:	2b00      	cmp	r3, #0
 80124da:	d07f      	beq.n	80125dc <USBD_StdEPReq+0x156>
 80124dc:	2b01      	cmp	r3, #1
 80124de:	d03c      	beq.n	801255a <USBD_StdEPReq+0xd4>
 80124e0:	e123      	b.n	801272a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80124e2:	687b      	ldr	r3, [r7, #4]
 80124e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80124e8:	b2db      	uxtb	r3, r3
 80124ea:	2b02      	cmp	r3, #2
 80124ec:	d002      	beq.n	80124f4 <USBD_StdEPReq+0x6e>
 80124ee:	2b03      	cmp	r3, #3
 80124f0:	d016      	beq.n	8012520 <USBD_StdEPReq+0x9a>
 80124f2:	e02c      	b.n	801254e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80124f4:	7bbb      	ldrb	r3, [r7, #14]
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	d00d      	beq.n	8012516 <USBD_StdEPReq+0x90>
 80124fa:	7bbb      	ldrb	r3, [r7, #14]
 80124fc:	2b80      	cmp	r3, #128	; 0x80
 80124fe:	d00a      	beq.n	8012516 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012500:	7bbb      	ldrb	r3, [r7, #14]
 8012502:	4619      	mov	r1, r3
 8012504:	6878      	ldr	r0, [r7, #4]
 8012506:	f002 fcd7 	bl	8014eb8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801250a:	2180      	movs	r1, #128	; 0x80
 801250c:	6878      	ldr	r0, [r7, #4]
 801250e:	f002 fcd3 	bl	8014eb8 <USBD_LL_StallEP>
 8012512:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012514:	e020      	b.n	8012558 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8012516:	6839      	ldr	r1, [r7, #0]
 8012518:	6878      	ldr	r0, [r7, #4]
 801251a:	f000 fc45 	bl	8012da8 <USBD_CtlError>
              break;
 801251e:	e01b      	b.n	8012558 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012520:	683b      	ldr	r3, [r7, #0]
 8012522:	885b      	ldrh	r3, [r3, #2]
 8012524:	2b00      	cmp	r3, #0
 8012526:	d10e      	bne.n	8012546 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8012528:	7bbb      	ldrb	r3, [r7, #14]
 801252a:	2b00      	cmp	r3, #0
 801252c:	d00b      	beq.n	8012546 <USBD_StdEPReq+0xc0>
 801252e:	7bbb      	ldrb	r3, [r7, #14]
 8012530:	2b80      	cmp	r3, #128	; 0x80
 8012532:	d008      	beq.n	8012546 <USBD_StdEPReq+0xc0>
 8012534:	683b      	ldr	r3, [r7, #0]
 8012536:	88db      	ldrh	r3, [r3, #6]
 8012538:	2b00      	cmp	r3, #0
 801253a:	d104      	bne.n	8012546 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801253c:	7bbb      	ldrb	r3, [r7, #14]
 801253e:	4619      	mov	r1, r3
 8012540:	6878      	ldr	r0, [r7, #4]
 8012542:	f002 fcb9 	bl	8014eb8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8012546:	6878      	ldr	r0, [r7, #4]
 8012548:	f000 fcf9 	bl	8012f3e <USBD_CtlSendStatus>

              break;
 801254c:	e004      	b.n	8012558 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 801254e:	6839      	ldr	r1, [r7, #0]
 8012550:	6878      	ldr	r0, [r7, #4]
 8012552:	f000 fc29 	bl	8012da8 <USBD_CtlError>
              break;
 8012556:	bf00      	nop
          }
          break;
 8012558:	e0ec      	b.n	8012734 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012560:	b2db      	uxtb	r3, r3
 8012562:	2b02      	cmp	r3, #2
 8012564:	d002      	beq.n	801256c <USBD_StdEPReq+0xe6>
 8012566:	2b03      	cmp	r3, #3
 8012568:	d016      	beq.n	8012598 <USBD_StdEPReq+0x112>
 801256a:	e030      	b.n	80125ce <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801256c:	7bbb      	ldrb	r3, [r7, #14]
 801256e:	2b00      	cmp	r3, #0
 8012570:	d00d      	beq.n	801258e <USBD_StdEPReq+0x108>
 8012572:	7bbb      	ldrb	r3, [r7, #14]
 8012574:	2b80      	cmp	r3, #128	; 0x80
 8012576:	d00a      	beq.n	801258e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012578:	7bbb      	ldrb	r3, [r7, #14]
 801257a:	4619      	mov	r1, r3
 801257c:	6878      	ldr	r0, [r7, #4]
 801257e:	f002 fc9b 	bl	8014eb8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012582:	2180      	movs	r1, #128	; 0x80
 8012584:	6878      	ldr	r0, [r7, #4]
 8012586:	f002 fc97 	bl	8014eb8 <USBD_LL_StallEP>
 801258a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801258c:	e025      	b.n	80125da <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 801258e:	6839      	ldr	r1, [r7, #0]
 8012590:	6878      	ldr	r0, [r7, #4]
 8012592:	f000 fc09 	bl	8012da8 <USBD_CtlError>
              break;
 8012596:	e020      	b.n	80125da <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012598:	683b      	ldr	r3, [r7, #0]
 801259a:	885b      	ldrh	r3, [r3, #2]
 801259c:	2b00      	cmp	r3, #0
 801259e:	d11b      	bne.n	80125d8 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80125a0:	7bbb      	ldrb	r3, [r7, #14]
 80125a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80125a6:	2b00      	cmp	r3, #0
 80125a8:	d004      	beq.n	80125b4 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80125aa:	7bbb      	ldrb	r3, [r7, #14]
 80125ac:	4619      	mov	r1, r3
 80125ae:	6878      	ldr	r0, [r7, #4]
 80125b0:	f002 fca1 	bl	8014ef6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80125b4:	6878      	ldr	r0, [r7, #4]
 80125b6:	f000 fcc2 	bl	8012f3e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80125ba:	687b      	ldr	r3, [r7, #4]
 80125bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80125c0:	689b      	ldr	r3, [r3, #8]
 80125c2:	6839      	ldr	r1, [r7, #0]
 80125c4:	6878      	ldr	r0, [r7, #4]
 80125c6:	4798      	blx	r3
 80125c8:	4603      	mov	r3, r0
 80125ca:	73fb      	strb	r3, [r7, #15]
              }
              break;
 80125cc:	e004      	b.n	80125d8 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 80125ce:	6839      	ldr	r1, [r7, #0]
 80125d0:	6878      	ldr	r0, [r7, #4]
 80125d2:	f000 fbe9 	bl	8012da8 <USBD_CtlError>
              break;
 80125d6:	e000      	b.n	80125da <USBD_StdEPReq+0x154>
              break;
 80125d8:	bf00      	nop
          }
          break;
 80125da:	e0ab      	b.n	8012734 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80125e2:	b2db      	uxtb	r3, r3
 80125e4:	2b02      	cmp	r3, #2
 80125e6:	d002      	beq.n	80125ee <USBD_StdEPReq+0x168>
 80125e8:	2b03      	cmp	r3, #3
 80125ea:	d032      	beq.n	8012652 <USBD_StdEPReq+0x1cc>
 80125ec:	e097      	b.n	801271e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80125ee:	7bbb      	ldrb	r3, [r7, #14]
 80125f0:	2b00      	cmp	r3, #0
 80125f2:	d007      	beq.n	8012604 <USBD_StdEPReq+0x17e>
 80125f4:	7bbb      	ldrb	r3, [r7, #14]
 80125f6:	2b80      	cmp	r3, #128	; 0x80
 80125f8:	d004      	beq.n	8012604 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80125fa:	6839      	ldr	r1, [r7, #0]
 80125fc:	6878      	ldr	r0, [r7, #4]
 80125fe:	f000 fbd3 	bl	8012da8 <USBD_CtlError>
                break;
 8012602:	e091      	b.n	8012728 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012604:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012608:	2b00      	cmp	r3, #0
 801260a:	da0b      	bge.n	8012624 <USBD_StdEPReq+0x19e>
 801260c:	7bbb      	ldrb	r3, [r7, #14]
 801260e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012612:	4613      	mov	r3, r2
 8012614:	009b      	lsls	r3, r3, #2
 8012616:	4413      	add	r3, r2
 8012618:	009b      	lsls	r3, r3, #2
 801261a:	3310      	adds	r3, #16
 801261c:	687a      	ldr	r2, [r7, #4]
 801261e:	4413      	add	r3, r2
 8012620:	3304      	adds	r3, #4
 8012622:	e00b      	b.n	801263c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012624:	7bbb      	ldrb	r3, [r7, #14]
 8012626:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801262a:	4613      	mov	r3, r2
 801262c:	009b      	lsls	r3, r3, #2
 801262e:	4413      	add	r3, r2
 8012630:	009b      	lsls	r3, r3, #2
 8012632:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8012636:	687a      	ldr	r2, [r7, #4]
 8012638:	4413      	add	r3, r2
 801263a:	3304      	adds	r3, #4
 801263c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801263e:	68bb      	ldr	r3, [r7, #8]
 8012640:	2200      	movs	r2, #0
 8012642:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012644:	68bb      	ldr	r3, [r7, #8]
 8012646:	2202      	movs	r2, #2
 8012648:	4619      	mov	r1, r3
 801264a:	6878      	ldr	r0, [r7, #4]
 801264c:	f000 fc1d 	bl	8012e8a <USBD_CtlSendData>
              break;
 8012650:	e06a      	b.n	8012728 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8012652:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012656:	2b00      	cmp	r3, #0
 8012658:	da11      	bge.n	801267e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801265a:	7bbb      	ldrb	r3, [r7, #14]
 801265c:	f003 020f 	and.w	r2, r3, #15
 8012660:	6879      	ldr	r1, [r7, #4]
 8012662:	4613      	mov	r3, r2
 8012664:	009b      	lsls	r3, r3, #2
 8012666:	4413      	add	r3, r2
 8012668:	009b      	lsls	r3, r3, #2
 801266a:	440b      	add	r3, r1
 801266c:	3324      	adds	r3, #36	; 0x24
 801266e:	881b      	ldrh	r3, [r3, #0]
 8012670:	2b00      	cmp	r3, #0
 8012672:	d117      	bne.n	80126a4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8012674:	6839      	ldr	r1, [r7, #0]
 8012676:	6878      	ldr	r0, [r7, #4]
 8012678:	f000 fb96 	bl	8012da8 <USBD_CtlError>
                  break;
 801267c:	e054      	b.n	8012728 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801267e:	7bbb      	ldrb	r3, [r7, #14]
 8012680:	f003 020f 	and.w	r2, r3, #15
 8012684:	6879      	ldr	r1, [r7, #4]
 8012686:	4613      	mov	r3, r2
 8012688:	009b      	lsls	r3, r3, #2
 801268a:	4413      	add	r3, r2
 801268c:	009b      	lsls	r3, r3, #2
 801268e:	440b      	add	r3, r1
 8012690:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8012694:	881b      	ldrh	r3, [r3, #0]
 8012696:	2b00      	cmp	r3, #0
 8012698:	d104      	bne.n	80126a4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 801269a:	6839      	ldr	r1, [r7, #0]
 801269c:	6878      	ldr	r0, [r7, #4]
 801269e:	f000 fb83 	bl	8012da8 <USBD_CtlError>
                  break;
 80126a2:	e041      	b.n	8012728 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80126a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	da0b      	bge.n	80126c4 <USBD_StdEPReq+0x23e>
 80126ac:	7bbb      	ldrb	r3, [r7, #14]
 80126ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80126b2:	4613      	mov	r3, r2
 80126b4:	009b      	lsls	r3, r3, #2
 80126b6:	4413      	add	r3, r2
 80126b8:	009b      	lsls	r3, r3, #2
 80126ba:	3310      	adds	r3, #16
 80126bc:	687a      	ldr	r2, [r7, #4]
 80126be:	4413      	add	r3, r2
 80126c0:	3304      	adds	r3, #4
 80126c2:	e00b      	b.n	80126dc <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80126c4:	7bbb      	ldrb	r3, [r7, #14]
 80126c6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80126ca:	4613      	mov	r3, r2
 80126cc:	009b      	lsls	r3, r3, #2
 80126ce:	4413      	add	r3, r2
 80126d0:	009b      	lsls	r3, r3, #2
 80126d2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80126d6:	687a      	ldr	r2, [r7, #4]
 80126d8:	4413      	add	r3, r2
 80126da:	3304      	adds	r3, #4
 80126dc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80126de:	7bbb      	ldrb	r3, [r7, #14]
 80126e0:	2b00      	cmp	r3, #0
 80126e2:	d002      	beq.n	80126ea <USBD_StdEPReq+0x264>
 80126e4:	7bbb      	ldrb	r3, [r7, #14]
 80126e6:	2b80      	cmp	r3, #128	; 0x80
 80126e8:	d103      	bne.n	80126f2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80126ea:	68bb      	ldr	r3, [r7, #8]
 80126ec:	2200      	movs	r2, #0
 80126ee:	601a      	str	r2, [r3, #0]
 80126f0:	e00e      	b.n	8012710 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80126f2:	7bbb      	ldrb	r3, [r7, #14]
 80126f4:	4619      	mov	r1, r3
 80126f6:	6878      	ldr	r0, [r7, #4]
 80126f8:	f002 fc1c 	bl	8014f34 <USBD_LL_IsStallEP>
 80126fc:	4603      	mov	r3, r0
 80126fe:	2b00      	cmp	r3, #0
 8012700:	d003      	beq.n	801270a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8012702:	68bb      	ldr	r3, [r7, #8]
 8012704:	2201      	movs	r2, #1
 8012706:	601a      	str	r2, [r3, #0]
 8012708:	e002      	b.n	8012710 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 801270a:	68bb      	ldr	r3, [r7, #8]
 801270c:	2200      	movs	r2, #0
 801270e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012710:	68bb      	ldr	r3, [r7, #8]
 8012712:	2202      	movs	r2, #2
 8012714:	4619      	mov	r1, r3
 8012716:	6878      	ldr	r0, [r7, #4]
 8012718:	f000 fbb7 	bl	8012e8a <USBD_CtlSendData>
              break;
 801271c:	e004      	b.n	8012728 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 801271e:	6839      	ldr	r1, [r7, #0]
 8012720:	6878      	ldr	r0, [r7, #4]
 8012722:	f000 fb41 	bl	8012da8 <USBD_CtlError>
              break;
 8012726:	bf00      	nop
          }
          break;
 8012728:	e004      	b.n	8012734 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 801272a:	6839      	ldr	r1, [r7, #0]
 801272c:	6878      	ldr	r0, [r7, #4]
 801272e:	f000 fb3b 	bl	8012da8 <USBD_CtlError>
          break;
 8012732:	bf00      	nop
      }
      break;
 8012734:	e004      	b.n	8012740 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8012736:	6839      	ldr	r1, [r7, #0]
 8012738:	6878      	ldr	r0, [r7, #4]
 801273a:	f000 fb35 	bl	8012da8 <USBD_CtlError>
      break;
 801273e:	bf00      	nop
  }

  return ret;
 8012740:	7bfb      	ldrb	r3, [r7, #15]
}
 8012742:	4618      	mov	r0, r3
 8012744:	3710      	adds	r7, #16
 8012746:	46bd      	mov	sp, r7
 8012748:	bd80      	pop	{r7, pc}
	...

0801274c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801274c:	b580      	push	{r7, lr}
 801274e:	b084      	sub	sp, #16
 8012750:	af00      	add	r7, sp, #0
 8012752:	6078      	str	r0, [r7, #4]
 8012754:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012756:	2300      	movs	r3, #0
 8012758:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801275a:	2300      	movs	r3, #0
 801275c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801275e:	2300      	movs	r3, #0
 8012760:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8012762:	683b      	ldr	r3, [r7, #0]
 8012764:	885b      	ldrh	r3, [r3, #2]
 8012766:	0a1b      	lsrs	r3, r3, #8
 8012768:	b29b      	uxth	r3, r3
 801276a:	3b01      	subs	r3, #1
 801276c:	2b06      	cmp	r3, #6
 801276e:	f200 8128 	bhi.w	80129c2 <USBD_GetDescriptor+0x276>
 8012772:	a201      	add	r2, pc, #4	; (adr r2, 8012778 <USBD_GetDescriptor+0x2c>)
 8012774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012778:	08012795 	.word	0x08012795
 801277c:	080127ad 	.word	0x080127ad
 8012780:	080127ed 	.word	0x080127ed
 8012784:	080129c3 	.word	0x080129c3
 8012788:	080129c3 	.word	0x080129c3
 801278c:	08012963 	.word	0x08012963
 8012790:	0801298f 	.word	0x0801298f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801279a:	681b      	ldr	r3, [r3, #0]
 801279c:	687a      	ldr	r2, [r7, #4]
 801279e:	7c12      	ldrb	r2, [r2, #16]
 80127a0:	f107 0108 	add.w	r1, r7, #8
 80127a4:	4610      	mov	r0, r2
 80127a6:	4798      	blx	r3
 80127a8:	60f8      	str	r0, [r7, #12]
      break;
 80127aa:	e112      	b.n	80129d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	7c1b      	ldrb	r3, [r3, #16]
 80127b0:	2b00      	cmp	r3, #0
 80127b2:	d10d      	bne.n	80127d0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80127ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80127bc:	f107 0208 	add.w	r2, r7, #8
 80127c0:	4610      	mov	r0, r2
 80127c2:	4798      	blx	r3
 80127c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80127c6:	68fb      	ldr	r3, [r7, #12]
 80127c8:	3301      	adds	r3, #1
 80127ca:	2202      	movs	r2, #2
 80127cc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80127ce:	e100      	b.n	80129d2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80127d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80127d8:	f107 0208 	add.w	r2, r7, #8
 80127dc:	4610      	mov	r0, r2
 80127de:	4798      	blx	r3
 80127e0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80127e2:	68fb      	ldr	r3, [r7, #12]
 80127e4:	3301      	adds	r3, #1
 80127e6:	2202      	movs	r2, #2
 80127e8:	701a      	strb	r2, [r3, #0]
      break;
 80127ea:	e0f2      	b.n	80129d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80127ec:	683b      	ldr	r3, [r7, #0]
 80127ee:	885b      	ldrh	r3, [r3, #2]
 80127f0:	b2db      	uxtb	r3, r3
 80127f2:	2b05      	cmp	r3, #5
 80127f4:	f200 80ac 	bhi.w	8012950 <USBD_GetDescriptor+0x204>
 80127f8:	a201      	add	r2, pc, #4	; (adr r2, 8012800 <USBD_GetDescriptor+0xb4>)
 80127fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80127fe:	bf00      	nop
 8012800:	08012819 	.word	0x08012819
 8012804:	0801284d 	.word	0x0801284d
 8012808:	08012881 	.word	0x08012881
 801280c:	080128b5 	.word	0x080128b5
 8012810:	080128e9 	.word	0x080128e9
 8012814:	0801291d 	.word	0x0801291d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801281e:	685b      	ldr	r3, [r3, #4]
 8012820:	2b00      	cmp	r3, #0
 8012822:	d00b      	beq.n	801283c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8012824:	687b      	ldr	r3, [r7, #4]
 8012826:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801282a:	685b      	ldr	r3, [r3, #4]
 801282c:	687a      	ldr	r2, [r7, #4]
 801282e:	7c12      	ldrb	r2, [r2, #16]
 8012830:	f107 0108 	add.w	r1, r7, #8
 8012834:	4610      	mov	r0, r2
 8012836:	4798      	blx	r3
 8012838:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801283a:	e091      	b.n	8012960 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801283c:	6839      	ldr	r1, [r7, #0]
 801283e:	6878      	ldr	r0, [r7, #4]
 8012840:	f000 fab2 	bl	8012da8 <USBD_CtlError>
            err++;
 8012844:	7afb      	ldrb	r3, [r7, #11]
 8012846:	3301      	adds	r3, #1
 8012848:	72fb      	strb	r3, [r7, #11]
          break;
 801284a:	e089      	b.n	8012960 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012852:	689b      	ldr	r3, [r3, #8]
 8012854:	2b00      	cmp	r3, #0
 8012856:	d00b      	beq.n	8012870 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801285e:	689b      	ldr	r3, [r3, #8]
 8012860:	687a      	ldr	r2, [r7, #4]
 8012862:	7c12      	ldrb	r2, [r2, #16]
 8012864:	f107 0108 	add.w	r1, r7, #8
 8012868:	4610      	mov	r0, r2
 801286a:	4798      	blx	r3
 801286c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801286e:	e077      	b.n	8012960 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8012870:	6839      	ldr	r1, [r7, #0]
 8012872:	6878      	ldr	r0, [r7, #4]
 8012874:	f000 fa98 	bl	8012da8 <USBD_CtlError>
            err++;
 8012878:	7afb      	ldrb	r3, [r7, #11]
 801287a:	3301      	adds	r3, #1
 801287c:	72fb      	strb	r3, [r7, #11]
          break;
 801287e:	e06f      	b.n	8012960 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8012880:	687b      	ldr	r3, [r7, #4]
 8012882:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012886:	68db      	ldr	r3, [r3, #12]
 8012888:	2b00      	cmp	r3, #0
 801288a:	d00b      	beq.n	80128a4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012892:	68db      	ldr	r3, [r3, #12]
 8012894:	687a      	ldr	r2, [r7, #4]
 8012896:	7c12      	ldrb	r2, [r2, #16]
 8012898:	f107 0108 	add.w	r1, r7, #8
 801289c:	4610      	mov	r0, r2
 801289e:	4798      	blx	r3
 80128a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80128a2:	e05d      	b.n	8012960 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80128a4:	6839      	ldr	r1, [r7, #0]
 80128a6:	6878      	ldr	r0, [r7, #4]
 80128a8:	f000 fa7e 	bl	8012da8 <USBD_CtlError>
            err++;
 80128ac:	7afb      	ldrb	r3, [r7, #11]
 80128ae:	3301      	adds	r3, #1
 80128b0:	72fb      	strb	r3, [r7, #11]
          break;
 80128b2:	e055      	b.n	8012960 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80128ba:	691b      	ldr	r3, [r3, #16]
 80128bc:	2b00      	cmp	r3, #0
 80128be:	d00b      	beq.n	80128d8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80128c6:	691b      	ldr	r3, [r3, #16]
 80128c8:	687a      	ldr	r2, [r7, #4]
 80128ca:	7c12      	ldrb	r2, [r2, #16]
 80128cc:	f107 0108 	add.w	r1, r7, #8
 80128d0:	4610      	mov	r0, r2
 80128d2:	4798      	blx	r3
 80128d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80128d6:	e043      	b.n	8012960 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80128d8:	6839      	ldr	r1, [r7, #0]
 80128da:	6878      	ldr	r0, [r7, #4]
 80128dc:	f000 fa64 	bl	8012da8 <USBD_CtlError>
            err++;
 80128e0:	7afb      	ldrb	r3, [r7, #11]
 80128e2:	3301      	adds	r3, #1
 80128e4:	72fb      	strb	r3, [r7, #11]
          break;
 80128e6:	e03b      	b.n	8012960 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80128ee:	695b      	ldr	r3, [r3, #20]
 80128f0:	2b00      	cmp	r3, #0
 80128f2:	d00b      	beq.n	801290c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80128fa:	695b      	ldr	r3, [r3, #20]
 80128fc:	687a      	ldr	r2, [r7, #4]
 80128fe:	7c12      	ldrb	r2, [r2, #16]
 8012900:	f107 0108 	add.w	r1, r7, #8
 8012904:	4610      	mov	r0, r2
 8012906:	4798      	blx	r3
 8012908:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801290a:	e029      	b.n	8012960 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801290c:	6839      	ldr	r1, [r7, #0]
 801290e:	6878      	ldr	r0, [r7, #4]
 8012910:	f000 fa4a 	bl	8012da8 <USBD_CtlError>
            err++;
 8012914:	7afb      	ldrb	r3, [r7, #11]
 8012916:	3301      	adds	r3, #1
 8012918:	72fb      	strb	r3, [r7, #11]
          break;
 801291a:	e021      	b.n	8012960 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012922:	699b      	ldr	r3, [r3, #24]
 8012924:	2b00      	cmp	r3, #0
 8012926:	d00b      	beq.n	8012940 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801292e:	699b      	ldr	r3, [r3, #24]
 8012930:	687a      	ldr	r2, [r7, #4]
 8012932:	7c12      	ldrb	r2, [r2, #16]
 8012934:	f107 0108 	add.w	r1, r7, #8
 8012938:	4610      	mov	r0, r2
 801293a:	4798      	blx	r3
 801293c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801293e:	e00f      	b.n	8012960 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8012940:	6839      	ldr	r1, [r7, #0]
 8012942:	6878      	ldr	r0, [r7, #4]
 8012944:	f000 fa30 	bl	8012da8 <USBD_CtlError>
            err++;
 8012948:	7afb      	ldrb	r3, [r7, #11]
 801294a:	3301      	adds	r3, #1
 801294c:	72fb      	strb	r3, [r7, #11]
          break;
 801294e:	e007      	b.n	8012960 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8012950:	6839      	ldr	r1, [r7, #0]
 8012952:	6878      	ldr	r0, [r7, #4]
 8012954:	f000 fa28 	bl	8012da8 <USBD_CtlError>
          err++;
 8012958:	7afb      	ldrb	r3, [r7, #11]
 801295a:	3301      	adds	r3, #1
 801295c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 801295e:	bf00      	nop
      }
      break;
 8012960:	e037      	b.n	80129d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012962:	687b      	ldr	r3, [r7, #4]
 8012964:	7c1b      	ldrb	r3, [r3, #16]
 8012966:	2b00      	cmp	r3, #0
 8012968:	d109      	bne.n	801297e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801296a:	687b      	ldr	r3, [r7, #4]
 801296c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012970:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012972:	f107 0208 	add.w	r2, r7, #8
 8012976:	4610      	mov	r0, r2
 8012978:	4798      	blx	r3
 801297a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801297c:	e029      	b.n	80129d2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 801297e:	6839      	ldr	r1, [r7, #0]
 8012980:	6878      	ldr	r0, [r7, #4]
 8012982:	f000 fa11 	bl	8012da8 <USBD_CtlError>
        err++;
 8012986:	7afb      	ldrb	r3, [r7, #11]
 8012988:	3301      	adds	r3, #1
 801298a:	72fb      	strb	r3, [r7, #11]
      break;
 801298c:	e021      	b.n	80129d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	7c1b      	ldrb	r3, [r3, #16]
 8012992:	2b00      	cmp	r3, #0
 8012994:	d10d      	bne.n	80129b2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801299c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801299e:	f107 0208 	add.w	r2, r7, #8
 80129a2:	4610      	mov	r0, r2
 80129a4:	4798      	blx	r3
 80129a6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80129a8:	68fb      	ldr	r3, [r7, #12]
 80129aa:	3301      	adds	r3, #1
 80129ac:	2207      	movs	r2, #7
 80129ae:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80129b0:	e00f      	b.n	80129d2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80129b2:	6839      	ldr	r1, [r7, #0]
 80129b4:	6878      	ldr	r0, [r7, #4]
 80129b6:	f000 f9f7 	bl	8012da8 <USBD_CtlError>
        err++;
 80129ba:	7afb      	ldrb	r3, [r7, #11]
 80129bc:	3301      	adds	r3, #1
 80129be:	72fb      	strb	r3, [r7, #11]
      break;
 80129c0:	e007      	b.n	80129d2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80129c2:	6839      	ldr	r1, [r7, #0]
 80129c4:	6878      	ldr	r0, [r7, #4]
 80129c6:	f000 f9ef 	bl	8012da8 <USBD_CtlError>
      err++;
 80129ca:	7afb      	ldrb	r3, [r7, #11]
 80129cc:	3301      	adds	r3, #1
 80129ce:	72fb      	strb	r3, [r7, #11]
      break;
 80129d0:	bf00      	nop
  }

  if (err != 0U)
 80129d2:	7afb      	ldrb	r3, [r7, #11]
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	d11e      	bne.n	8012a16 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80129d8:	683b      	ldr	r3, [r7, #0]
 80129da:	88db      	ldrh	r3, [r3, #6]
 80129dc:	2b00      	cmp	r3, #0
 80129de:	d016      	beq.n	8012a0e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80129e0:	893b      	ldrh	r3, [r7, #8]
 80129e2:	2b00      	cmp	r3, #0
 80129e4:	d00e      	beq.n	8012a04 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80129e6:	683b      	ldr	r3, [r7, #0]
 80129e8:	88da      	ldrh	r2, [r3, #6]
 80129ea:	893b      	ldrh	r3, [r7, #8]
 80129ec:	4293      	cmp	r3, r2
 80129ee:	bf28      	it	cs
 80129f0:	4613      	movcs	r3, r2
 80129f2:	b29b      	uxth	r3, r3
 80129f4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80129f6:	893b      	ldrh	r3, [r7, #8]
 80129f8:	461a      	mov	r2, r3
 80129fa:	68f9      	ldr	r1, [r7, #12]
 80129fc:	6878      	ldr	r0, [r7, #4]
 80129fe:	f000 fa44 	bl	8012e8a <USBD_CtlSendData>
 8012a02:	e009      	b.n	8012a18 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8012a04:	6839      	ldr	r1, [r7, #0]
 8012a06:	6878      	ldr	r0, [r7, #4]
 8012a08:	f000 f9ce 	bl	8012da8 <USBD_CtlError>
 8012a0c:	e004      	b.n	8012a18 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8012a0e:	6878      	ldr	r0, [r7, #4]
 8012a10:	f000 fa95 	bl	8012f3e <USBD_CtlSendStatus>
 8012a14:	e000      	b.n	8012a18 <USBD_GetDescriptor+0x2cc>
    return;
 8012a16:	bf00      	nop
  }
}
 8012a18:	3710      	adds	r7, #16
 8012a1a:	46bd      	mov	sp, r7
 8012a1c:	bd80      	pop	{r7, pc}
 8012a1e:	bf00      	nop

08012a20 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012a20:	b580      	push	{r7, lr}
 8012a22:	b084      	sub	sp, #16
 8012a24:	af00      	add	r7, sp, #0
 8012a26:	6078      	str	r0, [r7, #4]
 8012a28:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8012a2a:	683b      	ldr	r3, [r7, #0]
 8012a2c:	889b      	ldrh	r3, [r3, #4]
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	d131      	bne.n	8012a96 <USBD_SetAddress+0x76>
 8012a32:	683b      	ldr	r3, [r7, #0]
 8012a34:	88db      	ldrh	r3, [r3, #6]
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d12d      	bne.n	8012a96 <USBD_SetAddress+0x76>
 8012a3a:	683b      	ldr	r3, [r7, #0]
 8012a3c:	885b      	ldrh	r3, [r3, #2]
 8012a3e:	2b7f      	cmp	r3, #127	; 0x7f
 8012a40:	d829      	bhi.n	8012a96 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8012a42:	683b      	ldr	r3, [r7, #0]
 8012a44:	885b      	ldrh	r3, [r3, #2]
 8012a46:	b2db      	uxtb	r3, r3
 8012a48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012a4c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012a54:	b2db      	uxtb	r3, r3
 8012a56:	2b03      	cmp	r3, #3
 8012a58:	d104      	bne.n	8012a64 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8012a5a:	6839      	ldr	r1, [r7, #0]
 8012a5c:	6878      	ldr	r0, [r7, #4]
 8012a5e:	f000 f9a3 	bl	8012da8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a62:	e01d      	b.n	8012aa0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	7bfa      	ldrb	r2, [r7, #15]
 8012a68:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8012a6c:	7bfb      	ldrb	r3, [r7, #15]
 8012a6e:	4619      	mov	r1, r3
 8012a70:	6878      	ldr	r0, [r7, #4]
 8012a72:	f002 fa8b 	bl	8014f8c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8012a76:	6878      	ldr	r0, [r7, #4]
 8012a78:	f000 fa61 	bl	8012f3e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8012a7c:	7bfb      	ldrb	r3, [r7, #15]
 8012a7e:	2b00      	cmp	r3, #0
 8012a80:	d004      	beq.n	8012a8c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	2202      	movs	r2, #2
 8012a86:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a8a:	e009      	b.n	8012aa0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	2201      	movs	r2, #1
 8012a90:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a94:	e004      	b.n	8012aa0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8012a96:	6839      	ldr	r1, [r7, #0]
 8012a98:	6878      	ldr	r0, [r7, #4]
 8012a9a:	f000 f985 	bl	8012da8 <USBD_CtlError>
  }
}
 8012a9e:	bf00      	nop
 8012aa0:	bf00      	nop
 8012aa2:	3710      	adds	r7, #16
 8012aa4:	46bd      	mov	sp, r7
 8012aa6:	bd80      	pop	{r7, pc}

08012aa8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012aa8:	b580      	push	{r7, lr}
 8012aaa:	b084      	sub	sp, #16
 8012aac:	af00      	add	r7, sp, #0
 8012aae:	6078      	str	r0, [r7, #4]
 8012ab0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012ab2:	2300      	movs	r3, #0
 8012ab4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8012ab6:	683b      	ldr	r3, [r7, #0]
 8012ab8:	885b      	ldrh	r3, [r3, #2]
 8012aba:	b2da      	uxtb	r2, r3
 8012abc:	4b4c      	ldr	r3, [pc, #304]	; (8012bf0 <USBD_SetConfig+0x148>)
 8012abe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8012ac0:	4b4b      	ldr	r3, [pc, #300]	; (8012bf0 <USBD_SetConfig+0x148>)
 8012ac2:	781b      	ldrb	r3, [r3, #0]
 8012ac4:	2b01      	cmp	r3, #1
 8012ac6:	d905      	bls.n	8012ad4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8012ac8:	6839      	ldr	r1, [r7, #0]
 8012aca:	6878      	ldr	r0, [r7, #4]
 8012acc:	f000 f96c 	bl	8012da8 <USBD_CtlError>
    return USBD_FAIL;
 8012ad0:	2303      	movs	r3, #3
 8012ad2:	e088      	b.n	8012be6 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012ada:	b2db      	uxtb	r3, r3
 8012adc:	2b02      	cmp	r3, #2
 8012ade:	d002      	beq.n	8012ae6 <USBD_SetConfig+0x3e>
 8012ae0:	2b03      	cmp	r3, #3
 8012ae2:	d025      	beq.n	8012b30 <USBD_SetConfig+0x88>
 8012ae4:	e071      	b.n	8012bca <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8012ae6:	4b42      	ldr	r3, [pc, #264]	; (8012bf0 <USBD_SetConfig+0x148>)
 8012ae8:	781b      	ldrb	r3, [r3, #0]
 8012aea:	2b00      	cmp	r3, #0
 8012aec:	d01c      	beq.n	8012b28 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8012aee:	4b40      	ldr	r3, [pc, #256]	; (8012bf0 <USBD_SetConfig+0x148>)
 8012af0:	781b      	ldrb	r3, [r3, #0]
 8012af2:	461a      	mov	r2, r3
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012af8:	4b3d      	ldr	r3, [pc, #244]	; (8012bf0 <USBD_SetConfig+0x148>)
 8012afa:	781b      	ldrb	r3, [r3, #0]
 8012afc:	4619      	mov	r1, r3
 8012afe:	6878      	ldr	r0, [r7, #4]
 8012b00:	f7ff f948 	bl	8011d94 <USBD_SetClassConfig>
 8012b04:	4603      	mov	r3, r0
 8012b06:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8012b08:	7bfb      	ldrb	r3, [r7, #15]
 8012b0a:	2b00      	cmp	r3, #0
 8012b0c:	d004      	beq.n	8012b18 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8012b0e:	6839      	ldr	r1, [r7, #0]
 8012b10:	6878      	ldr	r0, [r7, #4]
 8012b12:	f000 f949 	bl	8012da8 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012b16:	e065      	b.n	8012be4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8012b18:	6878      	ldr	r0, [r7, #4]
 8012b1a:	f000 fa10 	bl	8012f3e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	2203      	movs	r2, #3
 8012b22:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8012b26:	e05d      	b.n	8012be4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8012b28:	6878      	ldr	r0, [r7, #4]
 8012b2a:	f000 fa08 	bl	8012f3e <USBD_CtlSendStatus>
      break;
 8012b2e:	e059      	b.n	8012be4 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8012b30:	4b2f      	ldr	r3, [pc, #188]	; (8012bf0 <USBD_SetConfig+0x148>)
 8012b32:	781b      	ldrb	r3, [r3, #0]
 8012b34:	2b00      	cmp	r3, #0
 8012b36:	d112      	bne.n	8012b5e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012b38:	687b      	ldr	r3, [r7, #4]
 8012b3a:	2202      	movs	r2, #2
 8012b3c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8012b40:	4b2b      	ldr	r3, [pc, #172]	; (8012bf0 <USBD_SetConfig+0x148>)
 8012b42:	781b      	ldrb	r3, [r3, #0]
 8012b44:	461a      	mov	r2, r3
 8012b46:	687b      	ldr	r3, [r7, #4]
 8012b48:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012b4a:	4b29      	ldr	r3, [pc, #164]	; (8012bf0 <USBD_SetConfig+0x148>)
 8012b4c:	781b      	ldrb	r3, [r3, #0]
 8012b4e:	4619      	mov	r1, r3
 8012b50:	6878      	ldr	r0, [r7, #4]
 8012b52:	f7ff f93b 	bl	8011dcc <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8012b56:	6878      	ldr	r0, [r7, #4]
 8012b58:	f000 f9f1 	bl	8012f3e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012b5c:	e042      	b.n	8012be4 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8012b5e:	4b24      	ldr	r3, [pc, #144]	; (8012bf0 <USBD_SetConfig+0x148>)
 8012b60:	781b      	ldrb	r3, [r3, #0]
 8012b62:	461a      	mov	r2, r3
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	685b      	ldr	r3, [r3, #4]
 8012b68:	429a      	cmp	r2, r3
 8012b6a:	d02a      	beq.n	8012bc2 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	685b      	ldr	r3, [r3, #4]
 8012b70:	b2db      	uxtb	r3, r3
 8012b72:	4619      	mov	r1, r3
 8012b74:	6878      	ldr	r0, [r7, #4]
 8012b76:	f7ff f929 	bl	8011dcc <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8012b7a:	4b1d      	ldr	r3, [pc, #116]	; (8012bf0 <USBD_SetConfig+0x148>)
 8012b7c:	781b      	ldrb	r3, [r3, #0]
 8012b7e:	461a      	mov	r2, r3
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012b84:	4b1a      	ldr	r3, [pc, #104]	; (8012bf0 <USBD_SetConfig+0x148>)
 8012b86:	781b      	ldrb	r3, [r3, #0]
 8012b88:	4619      	mov	r1, r3
 8012b8a:	6878      	ldr	r0, [r7, #4]
 8012b8c:	f7ff f902 	bl	8011d94 <USBD_SetClassConfig>
 8012b90:	4603      	mov	r3, r0
 8012b92:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8012b94:	7bfb      	ldrb	r3, [r7, #15]
 8012b96:	2b00      	cmp	r3, #0
 8012b98:	d00f      	beq.n	8012bba <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8012b9a:	6839      	ldr	r1, [r7, #0]
 8012b9c:	6878      	ldr	r0, [r7, #4]
 8012b9e:	f000 f903 	bl	8012da8 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	685b      	ldr	r3, [r3, #4]
 8012ba6:	b2db      	uxtb	r3, r3
 8012ba8:	4619      	mov	r1, r3
 8012baa:	6878      	ldr	r0, [r7, #4]
 8012bac:	f7ff f90e 	bl	8011dcc <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8012bb0:	687b      	ldr	r3, [r7, #4]
 8012bb2:	2202      	movs	r2, #2
 8012bb4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8012bb8:	e014      	b.n	8012be4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8012bba:	6878      	ldr	r0, [r7, #4]
 8012bbc:	f000 f9bf 	bl	8012f3e <USBD_CtlSendStatus>
      break;
 8012bc0:	e010      	b.n	8012be4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8012bc2:	6878      	ldr	r0, [r7, #4]
 8012bc4:	f000 f9bb 	bl	8012f3e <USBD_CtlSendStatus>
      break;
 8012bc8:	e00c      	b.n	8012be4 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8012bca:	6839      	ldr	r1, [r7, #0]
 8012bcc:	6878      	ldr	r0, [r7, #4]
 8012bce:	f000 f8eb 	bl	8012da8 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012bd2:	4b07      	ldr	r3, [pc, #28]	; (8012bf0 <USBD_SetConfig+0x148>)
 8012bd4:	781b      	ldrb	r3, [r3, #0]
 8012bd6:	4619      	mov	r1, r3
 8012bd8:	6878      	ldr	r0, [r7, #4]
 8012bda:	f7ff f8f7 	bl	8011dcc <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8012bde:	2303      	movs	r3, #3
 8012be0:	73fb      	strb	r3, [r7, #15]
      break;
 8012be2:	bf00      	nop
  }

  return ret;
 8012be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8012be6:	4618      	mov	r0, r3
 8012be8:	3710      	adds	r7, #16
 8012bea:	46bd      	mov	sp, r7
 8012bec:	bd80      	pop	{r7, pc}
 8012bee:	bf00      	nop
 8012bf0:	24000c0c 	.word	0x24000c0c

08012bf4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012bf4:	b580      	push	{r7, lr}
 8012bf6:	b082      	sub	sp, #8
 8012bf8:	af00      	add	r7, sp, #0
 8012bfa:	6078      	str	r0, [r7, #4]
 8012bfc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8012bfe:	683b      	ldr	r3, [r7, #0]
 8012c00:	88db      	ldrh	r3, [r3, #6]
 8012c02:	2b01      	cmp	r3, #1
 8012c04:	d004      	beq.n	8012c10 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8012c06:	6839      	ldr	r1, [r7, #0]
 8012c08:	6878      	ldr	r0, [r7, #4]
 8012c0a:	f000 f8cd 	bl	8012da8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8012c0e:	e023      	b.n	8012c58 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012c16:	b2db      	uxtb	r3, r3
 8012c18:	2b02      	cmp	r3, #2
 8012c1a:	dc02      	bgt.n	8012c22 <USBD_GetConfig+0x2e>
 8012c1c:	2b00      	cmp	r3, #0
 8012c1e:	dc03      	bgt.n	8012c28 <USBD_GetConfig+0x34>
 8012c20:	e015      	b.n	8012c4e <USBD_GetConfig+0x5a>
 8012c22:	2b03      	cmp	r3, #3
 8012c24:	d00b      	beq.n	8012c3e <USBD_GetConfig+0x4a>
 8012c26:	e012      	b.n	8012c4e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	2200      	movs	r2, #0
 8012c2c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8012c2e:	687b      	ldr	r3, [r7, #4]
 8012c30:	3308      	adds	r3, #8
 8012c32:	2201      	movs	r2, #1
 8012c34:	4619      	mov	r1, r3
 8012c36:	6878      	ldr	r0, [r7, #4]
 8012c38:	f000 f927 	bl	8012e8a <USBD_CtlSendData>
        break;
 8012c3c:	e00c      	b.n	8012c58 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8012c3e:	687b      	ldr	r3, [r7, #4]
 8012c40:	3304      	adds	r3, #4
 8012c42:	2201      	movs	r2, #1
 8012c44:	4619      	mov	r1, r3
 8012c46:	6878      	ldr	r0, [r7, #4]
 8012c48:	f000 f91f 	bl	8012e8a <USBD_CtlSendData>
        break;
 8012c4c:	e004      	b.n	8012c58 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8012c4e:	6839      	ldr	r1, [r7, #0]
 8012c50:	6878      	ldr	r0, [r7, #4]
 8012c52:	f000 f8a9 	bl	8012da8 <USBD_CtlError>
        break;
 8012c56:	bf00      	nop
}
 8012c58:	bf00      	nop
 8012c5a:	3708      	adds	r7, #8
 8012c5c:	46bd      	mov	sp, r7
 8012c5e:	bd80      	pop	{r7, pc}

08012c60 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012c60:	b580      	push	{r7, lr}
 8012c62:	b082      	sub	sp, #8
 8012c64:	af00      	add	r7, sp, #0
 8012c66:	6078      	str	r0, [r7, #4]
 8012c68:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012c6a:	687b      	ldr	r3, [r7, #4]
 8012c6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012c70:	b2db      	uxtb	r3, r3
 8012c72:	3b01      	subs	r3, #1
 8012c74:	2b02      	cmp	r3, #2
 8012c76:	d81e      	bhi.n	8012cb6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8012c78:	683b      	ldr	r3, [r7, #0]
 8012c7a:	88db      	ldrh	r3, [r3, #6]
 8012c7c:	2b02      	cmp	r3, #2
 8012c7e:	d004      	beq.n	8012c8a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8012c80:	6839      	ldr	r1, [r7, #0]
 8012c82:	6878      	ldr	r0, [r7, #4]
 8012c84:	f000 f890 	bl	8012da8 <USBD_CtlError>
        break;
 8012c88:	e01a      	b.n	8012cc0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8012c8a:	687b      	ldr	r3, [r7, #4]
 8012c8c:	2201      	movs	r2, #1
 8012c8e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8012c96:	2b00      	cmp	r3, #0
 8012c98:	d005      	beq.n	8012ca6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8012c9a:	687b      	ldr	r3, [r7, #4]
 8012c9c:	68db      	ldr	r3, [r3, #12]
 8012c9e:	f043 0202 	orr.w	r2, r3, #2
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8012ca6:	687b      	ldr	r3, [r7, #4]
 8012ca8:	330c      	adds	r3, #12
 8012caa:	2202      	movs	r2, #2
 8012cac:	4619      	mov	r1, r3
 8012cae:	6878      	ldr	r0, [r7, #4]
 8012cb0:	f000 f8eb 	bl	8012e8a <USBD_CtlSendData>
      break;
 8012cb4:	e004      	b.n	8012cc0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8012cb6:	6839      	ldr	r1, [r7, #0]
 8012cb8:	6878      	ldr	r0, [r7, #4]
 8012cba:	f000 f875 	bl	8012da8 <USBD_CtlError>
      break;
 8012cbe:	bf00      	nop
  }
}
 8012cc0:	bf00      	nop
 8012cc2:	3708      	adds	r7, #8
 8012cc4:	46bd      	mov	sp, r7
 8012cc6:	bd80      	pop	{r7, pc}

08012cc8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012cc8:	b580      	push	{r7, lr}
 8012cca:	b082      	sub	sp, #8
 8012ccc:	af00      	add	r7, sp, #0
 8012cce:	6078      	str	r0, [r7, #4]
 8012cd0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012cd2:	683b      	ldr	r3, [r7, #0]
 8012cd4:	885b      	ldrh	r3, [r3, #2]
 8012cd6:	2b01      	cmp	r3, #1
 8012cd8:	d106      	bne.n	8012ce8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	2201      	movs	r2, #1
 8012cde:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8012ce2:	6878      	ldr	r0, [r7, #4]
 8012ce4:	f000 f92b 	bl	8012f3e <USBD_CtlSendStatus>
  }
}
 8012ce8:	bf00      	nop
 8012cea:	3708      	adds	r7, #8
 8012cec:	46bd      	mov	sp, r7
 8012cee:	bd80      	pop	{r7, pc}

08012cf0 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012cf0:	b580      	push	{r7, lr}
 8012cf2:	b082      	sub	sp, #8
 8012cf4:	af00      	add	r7, sp, #0
 8012cf6:	6078      	str	r0, [r7, #4]
 8012cf8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012cfa:	687b      	ldr	r3, [r7, #4]
 8012cfc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012d00:	b2db      	uxtb	r3, r3
 8012d02:	3b01      	subs	r3, #1
 8012d04:	2b02      	cmp	r3, #2
 8012d06:	d80b      	bhi.n	8012d20 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012d08:	683b      	ldr	r3, [r7, #0]
 8012d0a:	885b      	ldrh	r3, [r3, #2]
 8012d0c:	2b01      	cmp	r3, #1
 8012d0e:	d10c      	bne.n	8012d2a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	2200      	movs	r2, #0
 8012d14:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8012d18:	6878      	ldr	r0, [r7, #4]
 8012d1a:	f000 f910 	bl	8012f3e <USBD_CtlSendStatus>
      }
      break;
 8012d1e:	e004      	b.n	8012d2a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8012d20:	6839      	ldr	r1, [r7, #0]
 8012d22:	6878      	ldr	r0, [r7, #4]
 8012d24:	f000 f840 	bl	8012da8 <USBD_CtlError>
      break;
 8012d28:	e000      	b.n	8012d2c <USBD_ClrFeature+0x3c>
      break;
 8012d2a:	bf00      	nop
  }
}
 8012d2c:	bf00      	nop
 8012d2e:	3708      	adds	r7, #8
 8012d30:	46bd      	mov	sp, r7
 8012d32:	bd80      	pop	{r7, pc}

08012d34 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8012d34:	b580      	push	{r7, lr}
 8012d36:	b084      	sub	sp, #16
 8012d38:	af00      	add	r7, sp, #0
 8012d3a:	6078      	str	r0, [r7, #4]
 8012d3c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8012d3e:	683b      	ldr	r3, [r7, #0]
 8012d40:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8012d42:	68fb      	ldr	r3, [r7, #12]
 8012d44:	781a      	ldrb	r2, [r3, #0]
 8012d46:	687b      	ldr	r3, [r7, #4]
 8012d48:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8012d4a:	68fb      	ldr	r3, [r7, #12]
 8012d4c:	3301      	adds	r3, #1
 8012d4e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8012d50:	68fb      	ldr	r3, [r7, #12]
 8012d52:	781a      	ldrb	r2, [r3, #0]
 8012d54:	687b      	ldr	r3, [r7, #4]
 8012d56:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8012d58:	68fb      	ldr	r3, [r7, #12]
 8012d5a:	3301      	adds	r3, #1
 8012d5c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8012d5e:	68f8      	ldr	r0, [r7, #12]
 8012d60:	f7ff fabb 	bl	80122da <SWAPBYTE>
 8012d64:	4603      	mov	r3, r0
 8012d66:	461a      	mov	r2, r3
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8012d6c:	68fb      	ldr	r3, [r7, #12]
 8012d6e:	3301      	adds	r3, #1
 8012d70:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012d72:	68fb      	ldr	r3, [r7, #12]
 8012d74:	3301      	adds	r3, #1
 8012d76:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8012d78:	68f8      	ldr	r0, [r7, #12]
 8012d7a:	f7ff faae 	bl	80122da <SWAPBYTE>
 8012d7e:	4603      	mov	r3, r0
 8012d80:	461a      	mov	r2, r3
 8012d82:	687b      	ldr	r3, [r7, #4]
 8012d84:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8012d86:	68fb      	ldr	r3, [r7, #12]
 8012d88:	3301      	adds	r3, #1
 8012d8a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012d8c:	68fb      	ldr	r3, [r7, #12]
 8012d8e:	3301      	adds	r3, #1
 8012d90:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8012d92:	68f8      	ldr	r0, [r7, #12]
 8012d94:	f7ff faa1 	bl	80122da <SWAPBYTE>
 8012d98:	4603      	mov	r3, r0
 8012d9a:	461a      	mov	r2, r3
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	80da      	strh	r2, [r3, #6]
}
 8012da0:	bf00      	nop
 8012da2:	3710      	adds	r7, #16
 8012da4:	46bd      	mov	sp, r7
 8012da6:	bd80      	pop	{r7, pc}

08012da8 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012da8:	b580      	push	{r7, lr}
 8012daa:	b082      	sub	sp, #8
 8012dac:	af00      	add	r7, sp, #0
 8012dae:	6078      	str	r0, [r7, #4]
 8012db0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012db2:	2180      	movs	r1, #128	; 0x80
 8012db4:	6878      	ldr	r0, [r7, #4]
 8012db6:	f002 f87f 	bl	8014eb8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8012dba:	2100      	movs	r1, #0
 8012dbc:	6878      	ldr	r0, [r7, #4]
 8012dbe:	f002 f87b 	bl	8014eb8 <USBD_LL_StallEP>
}
 8012dc2:	bf00      	nop
 8012dc4:	3708      	adds	r7, #8
 8012dc6:	46bd      	mov	sp, r7
 8012dc8:	bd80      	pop	{r7, pc}

08012dca <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8012dca:	b580      	push	{r7, lr}
 8012dcc:	b086      	sub	sp, #24
 8012dce:	af00      	add	r7, sp, #0
 8012dd0:	60f8      	str	r0, [r7, #12]
 8012dd2:	60b9      	str	r1, [r7, #8]
 8012dd4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8012dd6:	2300      	movs	r3, #0
 8012dd8:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8012dda:	68fb      	ldr	r3, [r7, #12]
 8012ddc:	2b00      	cmp	r3, #0
 8012dde:	d036      	beq.n	8012e4e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8012de0:	68fb      	ldr	r3, [r7, #12]
 8012de2:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8012de4:	6938      	ldr	r0, [r7, #16]
 8012de6:	f000 f836 	bl	8012e56 <USBD_GetLen>
 8012dea:	4603      	mov	r3, r0
 8012dec:	3301      	adds	r3, #1
 8012dee:	b29b      	uxth	r3, r3
 8012df0:	005b      	lsls	r3, r3, #1
 8012df2:	b29a      	uxth	r2, r3
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8012df8:	7dfb      	ldrb	r3, [r7, #23]
 8012dfa:	68ba      	ldr	r2, [r7, #8]
 8012dfc:	4413      	add	r3, r2
 8012dfe:	687a      	ldr	r2, [r7, #4]
 8012e00:	7812      	ldrb	r2, [r2, #0]
 8012e02:	701a      	strb	r2, [r3, #0]
  idx++;
 8012e04:	7dfb      	ldrb	r3, [r7, #23]
 8012e06:	3301      	adds	r3, #1
 8012e08:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8012e0a:	7dfb      	ldrb	r3, [r7, #23]
 8012e0c:	68ba      	ldr	r2, [r7, #8]
 8012e0e:	4413      	add	r3, r2
 8012e10:	2203      	movs	r2, #3
 8012e12:	701a      	strb	r2, [r3, #0]
  idx++;
 8012e14:	7dfb      	ldrb	r3, [r7, #23]
 8012e16:	3301      	adds	r3, #1
 8012e18:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8012e1a:	e013      	b.n	8012e44 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8012e1c:	7dfb      	ldrb	r3, [r7, #23]
 8012e1e:	68ba      	ldr	r2, [r7, #8]
 8012e20:	4413      	add	r3, r2
 8012e22:	693a      	ldr	r2, [r7, #16]
 8012e24:	7812      	ldrb	r2, [r2, #0]
 8012e26:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8012e28:	693b      	ldr	r3, [r7, #16]
 8012e2a:	3301      	adds	r3, #1
 8012e2c:	613b      	str	r3, [r7, #16]
    idx++;
 8012e2e:	7dfb      	ldrb	r3, [r7, #23]
 8012e30:	3301      	adds	r3, #1
 8012e32:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8012e34:	7dfb      	ldrb	r3, [r7, #23]
 8012e36:	68ba      	ldr	r2, [r7, #8]
 8012e38:	4413      	add	r3, r2
 8012e3a:	2200      	movs	r2, #0
 8012e3c:	701a      	strb	r2, [r3, #0]
    idx++;
 8012e3e:	7dfb      	ldrb	r3, [r7, #23]
 8012e40:	3301      	adds	r3, #1
 8012e42:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8012e44:	693b      	ldr	r3, [r7, #16]
 8012e46:	781b      	ldrb	r3, [r3, #0]
 8012e48:	2b00      	cmp	r3, #0
 8012e4a:	d1e7      	bne.n	8012e1c <USBD_GetString+0x52>
 8012e4c:	e000      	b.n	8012e50 <USBD_GetString+0x86>
    return;
 8012e4e:	bf00      	nop
  }
}
 8012e50:	3718      	adds	r7, #24
 8012e52:	46bd      	mov	sp, r7
 8012e54:	bd80      	pop	{r7, pc}

08012e56 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8012e56:	b480      	push	{r7}
 8012e58:	b085      	sub	sp, #20
 8012e5a:	af00      	add	r7, sp, #0
 8012e5c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8012e5e:	2300      	movs	r3, #0
 8012e60:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8012e66:	e005      	b.n	8012e74 <USBD_GetLen+0x1e>
  {
    len++;
 8012e68:	7bfb      	ldrb	r3, [r7, #15]
 8012e6a:	3301      	adds	r3, #1
 8012e6c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8012e6e:	68bb      	ldr	r3, [r7, #8]
 8012e70:	3301      	adds	r3, #1
 8012e72:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8012e74:	68bb      	ldr	r3, [r7, #8]
 8012e76:	781b      	ldrb	r3, [r3, #0]
 8012e78:	2b00      	cmp	r3, #0
 8012e7a:	d1f5      	bne.n	8012e68 <USBD_GetLen+0x12>
  }

  return len;
 8012e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e7e:	4618      	mov	r0, r3
 8012e80:	3714      	adds	r7, #20
 8012e82:	46bd      	mov	sp, r7
 8012e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e88:	4770      	bx	lr

08012e8a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8012e8a:	b580      	push	{r7, lr}
 8012e8c:	b084      	sub	sp, #16
 8012e8e:	af00      	add	r7, sp, #0
 8012e90:	60f8      	str	r0, [r7, #12]
 8012e92:	60b9      	str	r1, [r7, #8]
 8012e94:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8012e96:	68fb      	ldr	r3, [r7, #12]
 8012e98:	2202      	movs	r2, #2
 8012e9a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8012e9e:	68fb      	ldr	r3, [r7, #12]
 8012ea0:	687a      	ldr	r2, [r7, #4]
 8012ea2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8012ea4:	68fb      	ldr	r3, [r7, #12]
 8012ea6:	687a      	ldr	r2, [r7, #4]
 8012ea8:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012eaa:	687b      	ldr	r3, [r7, #4]
 8012eac:	68ba      	ldr	r2, [r7, #8]
 8012eae:	2100      	movs	r1, #0
 8012eb0:	68f8      	ldr	r0, [r7, #12]
 8012eb2:	f002 f88a 	bl	8014fca <USBD_LL_Transmit>

  return USBD_OK;
 8012eb6:	2300      	movs	r3, #0
}
 8012eb8:	4618      	mov	r0, r3
 8012eba:	3710      	adds	r7, #16
 8012ebc:	46bd      	mov	sp, r7
 8012ebe:	bd80      	pop	{r7, pc}

08012ec0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8012ec0:	b580      	push	{r7, lr}
 8012ec2:	b084      	sub	sp, #16
 8012ec4:	af00      	add	r7, sp, #0
 8012ec6:	60f8      	str	r0, [r7, #12]
 8012ec8:	60b9      	str	r1, [r7, #8]
 8012eca:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012ecc:	687b      	ldr	r3, [r7, #4]
 8012ece:	68ba      	ldr	r2, [r7, #8]
 8012ed0:	2100      	movs	r1, #0
 8012ed2:	68f8      	ldr	r0, [r7, #12]
 8012ed4:	f002 f879 	bl	8014fca <USBD_LL_Transmit>

  return USBD_OK;
 8012ed8:	2300      	movs	r3, #0
}
 8012eda:	4618      	mov	r0, r3
 8012edc:	3710      	adds	r7, #16
 8012ede:	46bd      	mov	sp, r7
 8012ee0:	bd80      	pop	{r7, pc}

08012ee2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8012ee2:	b580      	push	{r7, lr}
 8012ee4:	b084      	sub	sp, #16
 8012ee6:	af00      	add	r7, sp, #0
 8012ee8:	60f8      	str	r0, [r7, #12]
 8012eea:	60b9      	str	r1, [r7, #8]
 8012eec:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8012eee:	68fb      	ldr	r3, [r7, #12]
 8012ef0:	2203      	movs	r2, #3
 8012ef2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8012ef6:	68fb      	ldr	r3, [r7, #12]
 8012ef8:	687a      	ldr	r2, [r7, #4]
 8012efa:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8012efe:	68fb      	ldr	r3, [r7, #12]
 8012f00:	687a      	ldr	r2, [r7, #4]
 8012f02:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012f06:	687b      	ldr	r3, [r7, #4]
 8012f08:	68ba      	ldr	r2, [r7, #8]
 8012f0a:	2100      	movs	r1, #0
 8012f0c:	68f8      	ldr	r0, [r7, #12]
 8012f0e:	f002 f87d 	bl	801500c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012f12:	2300      	movs	r3, #0
}
 8012f14:	4618      	mov	r0, r3
 8012f16:	3710      	adds	r7, #16
 8012f18:	46bd      	mov	sp, r7
 8012f1a:	bd80      	pop	{r7, pc}

08012f1c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8012f1c:	b580      	push	{r7, lr}
 8012f1e:	b084      	sub	sp, #16
 8012f20:	af00      	add	r7, sp, #0
 8012f22:	60f8      	str	r0, [r7, #12]
 8012f24:	60b9      	str	r1, [r7, #8]
 8012f26:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	68ba      	ldr	r2, [r7, #8]
 8012f2c:	2100      	movs	r1, #0
 8012f2e:	68f8      	ldr	r0, [r7, #12]
 8012f30:	f002 f86c 	bl	801500c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012f34:	2300      	movs	r3, #0
}
 8012f36:	4618      	mov	r0, r3
 8012f38:	3710      	adds	r7, #16
 8012f3a:	46bd      	mov	sp, r7
 8012f3c:	bd80      	pop	{r7, pc}

08012f3e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8012f3e:	b580      	push	{r7, lr}
 8012f40:	b082      	sub	sp, #8
 8012f42:	af00      	add	r7, sp, #0
 8012f44:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8012f46:	687b      	ldr	r3, [r7, #4]
 8012f48:	2204      	movs	r2, #4
 8012f4a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8012f4e:	2300      	movs	r3, #0
 8012f50:	2200      	movs	r2, #0
 8012f52:	2100      	movs	r1, #0
 8012f54:	6878      	ldr	r0, [r7, #4]
 8012f56:	f002 f838 	bl	8014fca <USBD_LL_Transmit>

  return USBD_OK;
 8012f5a:	2300      	movs	r3, #0
}
 8012f5c:	4618      	mov	r0, r3
 8012f5e:	3708      	adds	r7, #8
 8012f60:	46bd      	mov	sp, r7
 8012f62:	bd80      	pop	{r7, pc}

08012f64 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8012f64:	b580      	push	{r7, lr}
 8012f66:	b082      	sub	sp, #8
 8012f68:	af00      	add	r7, sp, #0
 8012f6a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	2205      	movs	r2, #5
 8012f70:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012f74:	2300      	movs	r3, #0
 8012f76:	2200      	movs	r2, #0
 8012f78:	2100      	movs	r1, #0
 8012f7a:	6878      	ldr	r0, [r7, #4]
 8012f7c:	f002 f846 	bl	801500c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012f80:	2300      	movs	r3, #0
}
 8012f82:	4618      	mov	r0, r3
 8012f84:	3708      	adds	r7, #8
 8012f86:	46bd      	mov	sp, r7
 8012f88:	bd80      	pop	{r7, pc}

08012f8a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8012f8a:	b480      	push	{r7}
 8012f8c:	b085      	sub	sp, #20
 8012f8e:	af00      	add	r7, sp, #0
 8012f90:	4603      	mov	r3, r0
 8012f92:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8012f94:	2300      	movs	r3, #0
 8012f96:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8012f98:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012f9c:	2b84      	cmp	r3, #132	; 0x84
 8012f9e:	d005      	beq.n	8012fac <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8012fa0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8012fa4:	68fb      	ldr	r3, [r7, #12]
 8012fa6:	4413      	add	r3, r2
 8012fa8:	3303      	adds	r3, #3
 8012faa:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8012fac:	68fb      	ldr	r3, [r7, #12]
}
 8012fae:	4618      	mov	r0, r3
 8012fb0:	3714      	adds	r7, #20
 8012fb2:	46bd      	mov	sp, r7
 8012fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fb8:	4770      	bx	lr

08012fba <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8012fba:	b580      	push	{r7, lr}
 8012fbc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8012fbe:	f000 fc17 	bl	80137f0 <vTaskStartScheduler>
  
  return osOK;
 8012fc2:	2300      	movs	r3, #0
}
 8012fc4:	4618      	mov	r0, r3
 8012fc6:	bd80      	pop	{r7, pc}

08012fc8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8012fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012fca:	b089      	sub	sp, #36	; 0x24
 8012fcc:	af04      	add	r7, sp, #16
 8012fce:	6078      	str	r0, [r7, #4]
 8012fd0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8012fd2:	687b      	ldr	r3, [r7, #4]
 8012fd4:	695b      	ldr	r3, [r3, #20]
 8012fd6:	2b00      	cmp	r3, #0
 8012fd8:	d020      	beq.n	801301c <osThreadCreate+0x54>
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	699b      	ldr	r3, [r3, #24]
 8012fde:	2b00      	cmp	r3, #0
 8012fe0:	d01c      	beq.n	801301c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012fe2:	687b      	ldr	r3, [r7, #4]
 8012fe4:	685c      	ldr	r4, [r3, #4]
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	681d      	ldr	r5, [r3, #0]
 8012fea:	687b      	ldr	r3, [r7, #4]
 8012fec:	691e      	ldr	r6, [r3, #16]
 8012fee:	687b      	ldr	r3, [r7, #4]
 8012ff0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8012ff4:	4618      	mov	r0, r3
 8012ff6:	f7ff ffc8 	bl	8012f8a <makeFreeRtosPriority>
 8012ffa:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8012ffc:	687b      	ldr	r3, [r7, #4]
 8012ffe:	695b      	ldr	r3, [r3, #20]
 8013000:	687a      	ldr	r2, [r7, #4]
 8013002:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8013004:	9202      	str	r2, [sp, #8]
 8013006:	9301      	str	r3, [sp, #4]
 8013008:	9100      	str	r1, [sp, #0]
 801300a:	683b      	ldr	r3, [r7, #0]
 801300c:	4632      	mov	r2, r6
 801300e:	4629      	mov	r1, r5
 8013010:	4620      	mov	r0, r4
 8013012:	f000 f8ed 	bl	80131f0 <xTaskCreateStatic>
 8013016:	4603      	mov	r3, r0
 8013018:	60fb      	str	r3, [r7, #12]
 801301a:	e01c      	b.n	8013056 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801301c:	687b      	ldr	r3, [r7, #4]
 801301e:	685c      	ldr	r4, [r3, #4]
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8013024:	687b      	ldr	r3, [r7, #4]
 8013026:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8013028:	b29e      	uxth	r6, r3
 801302a:	687b      	ldr	r3, [r7, #4]
 801302c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8013030:	4618      	mov	r0, r3
 8013032:	f7ff ffaa 	bl	8012f8a <makeFreeRtosPriority>
 8013036:	4602      	mov	r2, r0
 8013038:	f107 030c 	add.w	r3, r7, #12
 801303c:	9301      	str	r3, [sp, #4]
 801303e:	9200      	str	r2, [sp, #0]
 8013040:	683b      	ldr	r3, [r7, #0]
 8013042:	4632      	mov	r2, r6
 8013044:	4629      	mov	r1, r5
 8013046:	4620      	mov	r0, r4
 8013048:	f000 f92f 	bl	80132aa <xTaskCreate>
 801304c:	4603      	mov	r3, r0
 801304e:	2b01      	cmp	r3, #1
 8013050:	d001      	beq.n	8013056 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8013052:	2300      	movs	r3, #0
 8013054:	e000      	b.n	8013058 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8013056:	68fb      	ldr	r3, [r7, #12]
}
 8013058:	4618      	mov	r0, r3
 801305a:	3714      	adds	r7, #20
 801305c:	46bd      	mov	sp, r7
 801305e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08013060 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8013060:	b580      	push	{r7, lr}
 8013062:	b084      	sub	sp, #16
 8013064:	af00      	add	r7, sp, #0
 8013066:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8013068:	687b      	ldr	r3, [r7, #4]
 801306a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 801306c:	68fb      	ldr	r3, [r7, #12]
 801306e:	2b00      	cmp	r3, #0
 8013070:	d001      	beq.n	8013076 <osDelay+0x16>
 8013072:	68fb      	ldr	r3, [r7, #12]
 8013074:	e000      	b.n	8013078 <osDelay+0x18>
 8013076:	2301      	movs	r3, #1
 8013078:	4618      	mov	r0, r3
 801307a:	f000 fa63 	bl	8013544 <vTaskDelay>
  
  return osOK;
 801307e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8013080:	4618      	mov	r0, r3
 8013082:	3710      	adds	r7, #16
 8013084:	46bd      	mov	sp, r7
 8013086:	bd80      	pop	{r7, pc}

08013088 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8013088:	b480      	push	{r7}
 801308a:	b083      	sub	sp, #12
 801308c:	af00      	add	r7, sp, #0
 801308e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	f103 0208 	add.w	r2, r3, #8
 8013096:	687b      	ldr	r3, [r7, #4]
 8013098:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	f04f 32ff 	mov.w	r2, #4294967295
 80130a0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80130a2:	687b      	ldr	r3, [r7, #4]
 80130a4:	f103 0208 	add.w	r2, r3, #8
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80130ac:	687b      	ldr	r3, [r7, #4]
 80130ae:	f103 0208 	add.w	r2, r3, #8
 80130b2:	687b      	ldr	r3, [r7, #4]
 80130b4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	2200      	movs	r2, #0
 80130ba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80130bc:	bf00      	nop
 80130be:	370c      	adds	r7, #12
 80130c0:	46bd      	mov	sp, r7
 80130c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130c6:	4770      	bx	lr

080130c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80130c8:	b480      	push	{r7}
 80130ca:	b083      	sub	sp, #12
 80130cc:	af00      	add	r7, sp, #0
 80130ce:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80130d0:	687b      	ldr	r3, [r7, #4]
 80130d2:	2200      	movs	r2, #0
 80130d4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80130d6:	bf00      	nop
 80130d8:	370c      	adds	r7, #12
 80130da:	46bd      	mov	sp, r7
 80130dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130e0:	4770      	bx	lr

080130e2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80130e2:	b480      	push	{r7}
 80130e4:	b085      	sub	sp, #20
 80130e6:	af00      	add	r7, sp, #0
 80130e8:	6078      	str	r0, [r7, #4]
 80130ea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80130ec:	687b      	ldr	r3, [r7, #4]
 80130ee:	685b      	ldr	r3, [r3, #4]
 80130f0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80130f2:	683b      	ldr	r3, [r7, #0]
 80130f4:	68fa      	ldr	r2, [r7, #12]
 80130f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80130f8:	68fb      	ldr	r3, [r7, #12]
 80130fa:	689a      	ldr	r2, [r3, #8]
 80130fc:	683b      	ldr	r3, [r7, #0]
 80130fe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8013100:	68fb      	ldr	r3, [r7, #12]
 8013102:	689b      	ldr	r3, [r3, #8]
 8013104:	683a      	ldr	r2, [r7, #0]
 8013106:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8013108:	68fb      	ldr	r3, [r7, #12]
 801310a:	683a      	ldr	r2, [r7, #0]
 801310c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801310e:	683b      	ldr	r3, [r7, #0]
 8013110:	687a      	ldr	r2, [r7, #4]
 8013112:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	681b      	ldr	r3, [r3, #0]
 8013118:	1c5a      	adds	r2, r3, #1
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	601a      	str	r2, [r3, #0]
}
 801311e:	bf00      	nop
 8013120:	3714      	adds	r7, #20
 8013122:	46bd      	mov	sp, r7
 8013124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013128:	4770      	bx	lr

0801312a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801312a:	b480      	push	{r7}
 801312c:	b085      	sub	sp, #20
 801312e:	af00      	add	r7, sp, #0
 8013130:	6078      	str	r0, [r7, #4]
 8013132:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8013134:	683b      	ldr	r3, [r7, #0]
 8013136:	681b      	ldr	r3, [r3, #0]
 8013138:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801313a:	68bb      	ldr	r3, [r7, #8]
 801313c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013140:	d103      	bne.n	801314a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8013142:	687b      	ldr	r3, [r7, #4]
 8013144:	691b      	ldr	r3, [r3, #16]
 8013146:	60fb      	str	r3, [r7, #12]
 8013148:	e00c      	b.n	8013164 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801314a:	687b      	ldr	r3, [r7, #4]
 801314c:	3308      	adds	r3, #8
 801314e:	60fb      	str	r3, [r7, #12]
 8013150:	e002      	b.n	8013158 <vListInsert+0x2e>
 8013152:	68fb      	ldr	r3, [r7, #12]
 8013154:	685b      	ldr	r3, [r3, #4]
 8013156:	60fb      	str	r3, [r7, #12]
 8013158:	68fb      	ldr	r3, [r7, #12]
 801315a:	685b      	ldr	r3, [r3, #4]
 801315c:	681b      	ldr	r3, [r3, #0]
 801315e:	68ba      	ldr	r2, [r7, #8]
 8013160:	429a      	cmp	r2, r3
 8013162:	d2f6      	bcs.n	8013152 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8013164:	68fb      	ldr	r3, [r7, #12]
 8013166:	685a      	ldr	r2, [r3, #4]
 8013168:	683b      	ldr	r3, [r7, #0]
 801316a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801316c:	683b      	ldr	r3, [r7, #0]
 801316e:	685b      	ldr	r3, [r3, #4]
 8013170:	683a      	ldr	r2, [r7, #0]
 8013172:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8013174:	683b      	ldr	r3, [r7, #0]
 8013176:	68fa      	ldr	r2, [r7, #12]
 8013178:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801317a:	68fb      	ldr	r3, [r7, #12]
 801317c:	683a      	ldr	r2, [r7, #0]
 801317e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8013180:	683b      	ldr	r3, [r7, #0]
 8013182:	687a      	ldr	r2, [r7, #4]
 8013184:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013186:	687b      	ldr	r3, [r7, #4]
 8013188:	681b      	ldr	r3, [r3, #0]
 801318a:	1c5a      	adds	r2, r3, #1
 801318c:	687b      	ldr	r3, [r7, #4]
 801318e:	601a      	str	r2, [r3, #0]
}
 8013190:	bf00      	nop
 8013192:	3714      	adds	r7, #20
 8013194:	46bd      	mov	sp, r7
 8013196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801319a:	4770      	bx	lr

0801319c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801319c:	b480      	push	{r7}
 801319e:	b085      	sub	sp, #20
 80131a0:	af00      	add	r7, sp, #0
 80131a2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	691b      	ldr	r3, [r3, #16]
 80131a8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80131aa:	687b      	ldr	r3, [r7, #4]
 80131ac:	685b      	ldr	r3, [r3, #4]
 80131ae:	687a      	ldr	r2, [r7, #4]
 80131b0:	6892      	ldr	r2, [r2, #8]
 80131b2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	689b      	ldr	r3, [r3, #8]
 80131b8:	687a      	ldr	r2, [r7, #4]
 80131ba:	6852      	ldr	r2, [r2, #4]
 80131bc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80131be:	68fb      	ldr	r3, [r7, #12]
 80131c0:	685b      	ldr	r3, [r3, #4]
 80131c2:	687a      	ldr	r2, [r7, #4]
 80131c4:	429a      	cmp	r2, r3
 80131c6:	d103      	bne.n	80131d0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	689a      	ldr	r2, [r3, #8]
 80131cc:	68fb      	ldr	r3, [r7, #12]
 80131ce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	2200      	movs	r2, #0
 80131d4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80131d6:	68fb      	ldr	r3, [r7, #12]
 80131d8:	681b      	ldr	r3, [r3, #0]
 80131da:	1e5a      	subs	r2, r3, #1
 80131dc:	68fb      	ldr	r3, [r7, #12]
 80131de:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80131e0:	68fb      	ldr	r3, [r7, #12]
 80131e2:	681b      	ldr	r3, [r3, #0]
}
 80131e4:	4618      	mov	r0, r3
 80131e6:	3714      	adds	r7, #20
 80131e8:	46bd      	mov	sp, r7
 80131ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131ee:	4770      	bx	lr

080131f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80131f0:	b580      	push	{r7, lr}
 80131f2:	b08e      	sub	sp, #56	; 0x38
 80131f4:	af04      	add	r7, sp, #16
 80131f6:	60f8      	str	r0, [r7, #12]
 80131f8:	60b9      	str	r1, [r7, #8]
 80131fa:	607a      	str	r2, [r7, #4]
 80131fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80131fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013200:	2b00      	cmp	r3, #0
 8013202:	d10a      	bne.n	801321a <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8013204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013208:	f383 8811 	msr	BASEPRI, r3
 801320c:	f3bf 8f6f 	isb	sy
 8013210:	f3bf 8f4f 	dsb	sy
 8013214:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8013216:	bf00      	nop
 8013218:	e7fe      	b.n	8013218 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801321a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801321c:	2b00      	cmp	r3, #0
 801321e:	d10a      	bne.n	8013236 <xTaskCreateStatic+0x46>
	__asm volatile
 8013220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013224:	f383 8811 	msr	BASEPRI, r3
 8013228:	f3bf 8f6f 	isb	sy
 801322c:	f3bf 8f4f 	dsb	sy
 8013230:	61fb      	str	r3, [r7, #28]
}
 8013232:	bf00      	nop
 8013234:	e7fe      	b.n	8013234 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8013236:	23b4      	movs	r3, #180	; 0xb4
 8013238:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801323a:	693b      	ldr	r3, [r7, #16]
 801323c:	2bb4      	cmp	r3, #180	; 0xb4
 801323e:	d00a      	beq.n	8013256 <xTaskCreateStatic+0x66>
	__asm volatile
 8013240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013244:	f383 8811 	msr	BASEPRI, r3
 8013248:	f3bf 8f6f 	isb	sy
 801324c:	f3bf 8f4f 	dsb	sy
 8013250:	61bb      	str	r3, [r7, #24]
}
 8013252:	bf00      	nop
 8013254:	e7fe      	b.n	8013254 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8013256:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8013258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801325a:	2b00      	cmp	r3, #0
 801325c:	d01e      	beq.n	801329c <xTaskCreateStatic+0xac>
 801325e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013260:	2b00      	cmp	r3, #0
 8013262:	d01b      	beq.n	801329c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8013264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013266:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8013268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801326a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801326c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801326e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013270:	2202      	movs	r2, #2
 8013272:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8013276:	2300      	movs	r3, #0
 8013278:	9303      	str	r3, [sp, #12]
 801327a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801327c:	9302      	str	r3, [sp, #8]
 801327e:	f107 0314 	add.w	r3, r7, #20
 8013282:	9301      	str	r3, [sp, #4]
 8013284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013286:	9300      	str	r3, [sp, #0]
 8013288:	683b      	ldr	r3, [r7, #0]
 801328a:	687a      	ldr	r2, [r7, #4]
 801328c:	68b9      	ldr	r1, [r7, #8]
 801328e:	68f8      	ldr	r0, [r7, #12]
 8013290:	f000 f850 	bl	8013334 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8013294:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013296:	f000 f8eb 	bl	8013470 <prvAddNewTaskToReadyList>
 801329a:	e001      	b.n	80132a0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 801329c:	2300      	movs	r3, #0
 801329e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80132a0:	697b      	ldr	r3, [r7, #20]
	}
 80132a2:	4618      	mov	r0, r3
 80132a4:	3728      	adds	r7, #40	; 0x28
 80132a6:	46bd      	mov	sp, r7
 80132a8:	bd80      	pop	{r7, pc}

080132aa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80132aa:	b580      	push	{r7, lr}
 80132ac:	b08c      	sub	sp, #48	; 0x30
 80132ae:	af04      	add	r7, sp, #16
 80132b0:	60f8      	str	r0, [r7, #12]
 80132b2:	60b9      	str	r1, [r7, #8]
 80132b4:	603b      	str	r3, [r7, #0]
 80132b6:	4613      	mov	r3, r2
 80132b8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80132ba:	88fb      	ldrh	r3, [r7, #6]
 80132bc:	009b      	lsls	r3, r3, #2
 80132be:	4618      	mov	r0, r3
 80132c0:	f001 f812 	bl	80142e8 <pvPortMalloc>
 80132c4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80132c6:	697b      	ldr	r3, [r7, #20]
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d00e      	beq.n	80132ea <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80132cc:	20b4      	movs	r0, #180	; 0xb4
 80132ce:	f001 f80b 	bl	80142e8 <pvPortMalloc>
 80132d2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80132d4:	69fb      	ldr	r3, [r7, #28]
 80132d6:	2b00      	cmp	r3, #0
 80132d8:	d003      	beq.n	80132e2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80132da:	69fb      	ldr	r3, [r7, #28]
 80132dc:	697a      	ldr	r2, [r7, #20]
 80132de:	631a      	str	r2, [r3, #48]	; 0x30
 80132e0:	e005      	b.n	80132ee <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80132e2:	6978      	ldr	r0, [r7, #20]
 80132e4:	f001 f8cc 	bl	8014480 <vPortFree>
 80132e8:	e001      	b.n	80132ee <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80132ea:	2300      	movs	r3, #0
 80132ec:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80132ee:	69fb      	ldr	r3, [r7, #28]
 80132f0:	2b00      	cmp	r3, #0
 80132f2:	d017      	beq.n	8013324 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80132f4:	69fb      	ldr	r3, [r7, #28]
 80132f6:	2200      	movs	r2, #0
 80132f8:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80132fc:	88fa      	ldrh	r2, [r7, #6]
 80132fe:	2300      	movs	r3, #0
 8013300:	9303      	str	r3, [sp, #12]
 8013302:	69fb      	ldr	r3, [r7, #28]
 8013304:	9302      	str	r3, [sp, #8]
 8013306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013308:	9301      	str	r3, [sp, #4]
 801330a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801330c:	9300      	str	r3, [sp, #0]
 801330e:	683b      	ldr	r3, [r7, #0]
 8013310:	68b9      	ldr	r1, [r7, #8]
 8013312:	68f8      	ldr	r0, [r7, #12]
 8013314:	f000 f80e 	bl	8013334 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8013318:	69f8      	ldr	r0, [r7, #28]
 801331a:	f000 f8a9 	bl	8013470 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801331e:	2301      	movs	r3, #1
 8013320:	61bb      	str	r3, [r7, #24]
 8013322:	e002      	b.n	801332a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8013324:	f04f 33ff 	mov.w	r3, #4294967295
 8013328:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801332a:	69bb      	ldr	r3, [r7, #24]
	}
 801332c:	4618      	mov	r0, r3
 801332e:	3720      	adds	r7, #32
 8013330:	46bd      	mov	sp, r7
 8013332:	bd80      	pop	{r7, pc}

08013334 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8013334:	b580      	push	{r7, lr}
 8013336:	b088      	sub	sp, #32
 8013338:	af00      	add	r7, sp, #0
 801333a:	60f8      	str	r0, [r7, #12]
 801333c:	60b9      	str	r1, [r7, #8]
 801333e:	607a      	str	r2, [r7, #4]
 8013340:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8013342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013344:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8013346:	6879      	ldr	r1, [r7, #4]
 8013348:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 801334c:	440b      	add	r3, r1
 801334e:	009b      	lsls	r3, r3, #2
 8013350:	4413      	add	r3, r2
 8013352:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8013354:	69bb      	ldr	r3, [r7, #24]
 8013356:	f023 0307 	bic.w	r3, r3, #7
 801335a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801335c:	69bb      	ldr	r3, [r7, #24]
 801335e:	f003 0307 	and.w	r3, r3, #7
 8013362:	2b00      	cmp	r3, #0
 8013364:	d00a      	beq.n	801337c <prvInitialiseNewTask+0x48>
	__asm volatile
 8013366:	f04f 0350 	mov.w	r3, #80	; 0x50
 801336a:	f383 8811 	msr	BASEPRI, r3
 801336e:	f3bf 8f6f 	isb	sy
 8013372:	f3bf 8f4f 	dsb	sy
 8013376:	617b      	str	r3, [r7, #20]
}
 8013378:	bf00      	nop
 801337a:	e7fe      	b.n	801337a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801337c:	68bb      	ldr	r3, [r7, #8]
 801337e:	2b00      	cmp	r3, #0
 8013380:	d01f      	beq.n	80133c2 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013382:	2300      	movs	r3, #0
 8013384:	61fb      	str	r3, [r7, #28]
 8013386:	e012      	b.n	80133ae <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8013388:	68ba      	ldr	r2, [r7, #8]
 801338a:	69fb      	ldr	r3, [r7, #28]
 801338c:	4413      	add	r3, r2
 801338e:	7819      	ldrb	r1, [r3, #0]
 8013390:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013392:	69fb      	ldr	r3, [r7, #28]
 8013394:	4413      	add	r3, r2
 8013396:	3334      	adds	r3, #52	; 0x34
 8013398:	460a      	mov	r2, r1
 801339a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801339c:	68ba      	ldr	r2, [r7, #8]
 801339e:	69fb      	ldr	r3, [r7, #28]
 80133a0:	4413      	add	r3, r2
 80133a2:	781b      	ldrb	r3, [r3, #0]
 80133a4:	2b00      	cmp	r3, #0
 80133a6:	d006      	beq.n	80133b6 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80133a8:	69fb      	ldr	r3, [r7, #28]
 80133aa:	3301      	adds	r3, #1
 80133ac:	61fb      	str	r3, [r7, #28]
 80133ae:	69fb      	ldr	r3, [r7, #28]
 80133b0:	2b0f      	cmp	r3, #15
 80133b2:	d9e9      	bls.n	8013388 <prvInitialiseNewTask+0x54>
 80133b4:	e000      	b.n	80133b8 <prvInitialiseNewTask+0x84>
			{
				break;
 80133b6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80133b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133ba:	2200      	movs	r2, #0
 80133bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80133c0:	e003      	b.n	80133ca <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80133c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133c4:	2200      	movs	r2, #0
 80133c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80133ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133cc:	2b06      	cmp	r3, #6
 80133ce:	d901      	bls.n	80133d4 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80133d0:	2306      	movs	r3, #6
 80133d2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80133d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80133d8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80133da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80133de:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80133e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133e2:	2200      	movs	r2, #0
 80133e4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80133e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133e8:	3304      	adds	r3, #4
 80133ea:	4618      	mov	r0, r3
 80133ec:	f7ff fe6c 	bl	80130c8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80133f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133f2:	3318      	adds	r3, #24
 80133f4:	4618      	mov	r0, r3
 80133f6:	f7ff fe67 	bl	80130c8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80133fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80133fe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013402:	f1c3 0207 	rsb	r2, r3, #7
 8013406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013408:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801340a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801340c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801340e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8013410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013412:	2200      	movs	r2, #0
 8013414:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8013418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801341a:	2200      	movs	r2, #0
 801341c:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8013420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013422:	334c      	adds	r3, #76	; 0x4c
 8013424:	2260      	movs	r2, #96	; 0x60
 8013426:	2100      	movs	r1, #0
 8013428:	4618      	mov	r0, r3
 801342a:	f001 ff9c 	bl	8015366 <memset>
 801342e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013430:	4a0c      	ldr	r2, [pc, #48]	; (8013464 <prvInitialiseNewTask+0x130>)
 8013432:	651a      	str	r2, [r3, #80]	; 0x50
 8013434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013436:	4a0c      	ldr	r2, [pc, #48]	; (8013468 <prvInitialiseNewTask+0x134>)
 8013438:	655a      	str	r2, [r3, #84]	; 0x54
 801343a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801343c:	4a0b      	ldr	r2, [pc, #44]	; (801346c <prvInitialiseNewTask+0x138>)
 801343e:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8013440:	683a      	ldr	r2, [r7, #0]
 8013442:	68f9      	ldr	r1, [r7, #12]
 8013444:	69b8      	ldr	r0, [r7, #24]
 8013446:	f000 fd41 	bl	8013ecc <pxPortInitialiseStack>
 801344a:	4602      	mov	r2, r0
 801344c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801344e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8013450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013452:	2b00      	cmp	r3, #0
 8013454:	d002      	beq.n	801345c <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8013456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013458:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801345a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801345c:	bf00      	nop
 801345e:	3720      	adds	r7, #32
 8013460:	46bd      	mov	sp, r7
 8013462:	bd80      	pop	{r7, pc}
 8013464:	0802354c 	.word	0x0802354c
 8013468:	0802356c 	.word	0x0802356c
 801346c:	0802352c 	.word	0x0802352c

08013470 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8013470:	b580      	push	{r7, lr}
 8013472:	b082      	sub	sp, #8
 8013474:	af00      	add	r7, sp, #0
 8013476:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8013478:	f000 fe54 	bl	8014124 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 801347c:	4b2a      	ldr	r3, [pc, #168]	; (8013528 <prvAddNewTaskToReadyList+0xb8>)
 801347e:	681b      	ldr	r3, [r3, #0]
 8013480:	3301      	adds	r3, #1
 8013482:	4a29      	ldr	r2, [pc, #164]	; (8013528 <prvAddNewTaskToReadyList+0xb8>)
 8013484:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8013486:	4b29      	ldr	r3, [pc, #164]	; (801352c <prvAddNewTaskToReadyList+0xbc>)
 8013488:	681b      	ldr	r3, [r3, #0]
 801348a:	2b00      	cmp	r3, #0
 801348c:	d109      	bne.n	80134a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801348e:	4a27      	ldr	r2, [pc, #156]	; (801352c <prvAddNewTaskToReadyList+0xbc>)
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8013494:	4b24      	ldr	r3, [pc, #144]	; (8013528 <prvAddNewTaskToReadyList+0xb8>)
 8013496:	681b      	ldr	r3, [r3, #0]
 8013498:	2b01      	cmp	r3, #1
 801349a:	d110      	bne.n	80134be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801349c:	f000 fbee 	bl	8013c7c <prvInitialiseTaskLists>
 80134a0:	e00d      	b.n	80134be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80134a2:	4b23      	ldr	r3, [pc, #140]	; (8013530 <prvAddNewTaskToReadyList+0xc0>)
 80134a4:	681b      	ldr	r3, [r3, #0]
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	d109      	bne.n	80134be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80134aa:	4b20      	ldr	r3, [pc, #128]	; (801352c <prvAddNewTaskToReadyList+0xbc>)
 80134ac:	681b      	ldr	r3, [r3, #0]
 80134ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80134b0:	687b      	ldr	r3, [r7, #4]
 80134b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80134b4:	429a      	cmp	r2, r3
 80134b6:	d802      	bhi.n	80134be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80134b8:	4a1c      	ldr	r2, [pc, #112]	; (801352c <prvAddNewTaskToReadyList+0xbc>)
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80134be:	4b1d      	ldr	r3, [pc, #116]	; (8013534 <prvAddNewTaskToReadyList+0xc4>)
 80134c0:	681b      	ldr	r3, [r3, #0]
 80134c2:	3301      	adds	r3, #1
 80134c4:	4a1b      	ldr	r2, [pc, #108]	; (8013534 <prvAddNewTaskToReadyList+0xc4>)
 80134c6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80134c8:	687b      	ldr	r3, [r7, #4]
 80134ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80134cc:	2201      	movs	r2, #1
 80134ce:	409a      	lsls	r2, r3
 80134d0:	4b19      	ldr	r3, [pc, #100]	; (8013538 <prvAddNewTaskToReadyList+0xc8>)
 80134d2:	681b      	ldr	r3, [r3, #0]
 80134d4:	4313      	orrs	r3, r2
 80134d6:	4a18      	ldr	r2, [pc, #96]	; (8013538 <prvAddNewTaskToReadyList+0xc8>)
 80134d8:	6013      	str	r3, [r2, #0]
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80134de:	4613      	mov	r3, r2
 80134e0:	009b      	lsls	r3, r3, #2
 80134e2:	4413      	add	r3, r2
 80134e4:	009b      	lsls	r3, r3, #2
 80134e6:	4a15      	ldr	r2, [pc, #84]	; (801353c <prvAddNewTaskToReadyList+0xcc>)
 80134e8:	441a      	add	r2, r3
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	3304      	adds	r3, #4
 80134ee:	4619      	mov	r1, r3
 80134f0:	4610      	mov	r0, r2
 80134f2:	f7ff fdf6 	bl	80130e2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80134f6:	f000 fe45 	bl	8014184 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80134fa:	4b0d      	ldr	r3, [pc, #52]	; (8013530 <prvAddNewTaskToReadyList+0xc0>)
 80134fc:	681b      	ldr	r3, [r3, #0]
 80134fe:	2b00      	cmp	r3, #0
 8013500:	d00e      	beq.n	8013520 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8013502:	4b0a      	ldr	r3, [pc, #40]	; (801352c <prvAddNewTaskToReadyList+0xbc>)
 8013504:	681b      	ldr	r3, [r3, #0]
 8013506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801350c:	429a      	cmp	r2, r3
 801350e:	d207      	bcs.n	8013520 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8013510:	4b0b      	ldr	r3, [pc, #44]	; (8013540 <prvAddNewTaskToReadyList+0xd0>)
 8013512:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013516:	601a      	str	r2, [r3, #0]
 8013518:	f3bf 8f4f 	dsb	sy
 801351c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013520:	bf00      	nop
 8013522:	3708      	adds	r7, #8
 8013524:	46bd      	mov	sp, r7
 8013526:	bd80      	pop	{r7, pc}
 8013528:	24000d10 	.word	0x24000d10
 801352c:	24000c10 	.word	0x24000c10
 8013530:	24000d1c 	.word	0x24000d1c
 8013534:	24000d2c 	.word	0x24000d2c
 8013538:	24000d18 	.word	0x24000d18
 801353c:	24000c14 	.word	0x24000c14
 8013540:	e000ed04 	.word	0xe000ed04

08013544 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8013544:	b580      	push	{r7, lr}
 8013546:	b084      	sub	sp, #16
 8013548:	af00      	add	r7, sp, #0
 801354a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 801354c:	2300      	movs	r3, #0
 801354e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8013550:	687b      	ldr	r3, [r7, #4]
 8013552:	2b00      	cmp	r3, #0
 8013554:	d017      	beq.n	8013586 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8013556:	4b13      	ldr	r3, [pc, #76]	; (80135a4 <vTaskDelay+0x60>)
 8013558:	681b      	ldr	r3, [r3, #0]
 801355a:	2b00      	cmp	r3, #0
 801355c:	d00a      	beq.n	8013574 <vTaskDelay+0x30>
	__asm volatile
 801355e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013562:	f383 8811 	msr	BASEPRI, r3
 8013566:	f3bf 8f6f 	isb	sy
 801356a:	f3bf 8f4f 	dsb	sy
 801356e:	60bb      	str	r3, [r7, #8]
}
 8013570:	bf00      	nop
 8013572:	e7fe      	b.n	8013572 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8013574:	f000 f9a6 	bl	80138c4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8013578:	2100      	movs	r1, #0
 801357a:	6878      	ldr	r0, [r7, #4]
 801357c:	f000 fc40 	bl	8013e00 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8013580:	f000 f9ae 	bl	80138e0 <xTaskResumeAll>
 8013584:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8013586:	68fb      	ldr	r3, [r7, #12]
 8013588:	2b00      	cmp	r3, #0
 801358a:	d107      	bne.n	801359c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 801358c:	4b06      	ldr	r3, [pc, #24]	; (80135a8 <vTaskDelay+0x64>)
 801358e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013592:	601a      	str	r2, [r3, #0]
 8013594:	f3bf 8f4f 	dsb	sy
 8013598:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801359c:	bf00      	nop
 801359e:	3710      	adds	r7, #16
 80135a0:	46bd      	mov	sp, r7
 80135a2:	bd80      	pop	{r7, pc}
 80135a4:	24000d38 	.word	0x24000d38
 80135a8:	e000ed04 	.word	0xe000ed04

080135ac <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 80135ac:	b580      	push	{r7, lr}
 80135ae:	b084      	sub	sp, #16
 80135b0:	af00      	add	r7, sp, #0
 80135b2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80135b4:	f000 fdb6 	bl	8014124 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	2b00      	cmp	r3, #0
 80135bc:	d102      	bne.n	80135c4 <vTaskSuspend+0x18>
 80135be:	4b3c      	ldr	r3, [pc, #240]	; (80136b0 <vTaskSuspend+0x104>)
 80135c0:	681b      	ldr	r3, [r3, #0]
 80135c2:	e000      	b.n	80135c6 <vTaskSuspend+0x1a>
 80135c4:	687b      	ldr	r3, [r7, #4]
 80135c6:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80135c8:	68fb      	ldr	r3, [r7, #12]
 80135ca:	3304      	adds	r3, #4
 80135cc:	4618      	mov	r0, r3
 80135ce:	f7ff fde5 	bl	801319c <uxListRemove>
 80135d2:	4603      	mov	r3, r0
 80135d4:	2b00      	cmp	r3, #0
 80135d6:	d115      	bne.n	8013604 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80135d8:	68fb      	ldr	r3, [r7, #12]
 80135da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80135dc:	4935      	ldr	r1, [pc, #212]	; (80136b4 <vTaskSuspend+0x108>)
 80135de:	4613      	mov	r3, r2
 80135e0:	009b      	lsls	r3, r3, #2
 80135e2:	4413      	add	r3, r2
 80135e4:	009b      	lsls	r3, r3, #2
 80135e6:	440b      	add	r3, r1
 80135e8:	681b      	ldr	r3, [r3, #0]
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	d10a      	bne.n	8013604 <vTaskSuspend+0x58>
 80135ee:	68fb      	ldr	r3, [r7, #12]
 80135f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80135f2:	2201      	movs	r2, #1
 80135f4:	fa02 f303 	lsl.w	r3, r2, r3
 80135f8:	43da      	mvns	r2, r3
 80135fa:	4b2f      	ldr	r3, [pc, #188]	; (80136b8 <vTaskSuspend+0x10c>)
 80135fc:	681b      	ldr	r3, [r3, #0]
 80135fe:	4013      	ands	r3, r2
 8013600:	4a2d      	ldr	r2, [pc, #180]	; (80136b8 <vTaskSuspend+0x10c>)
 8013602:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8013604:	68fb      	ldr	r3, [r7, #12]
 8013606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013608:	2b00      	cmp	r3, #0
 801360a:	d004      	beq.n	8013616 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801360c:	68fb      	ldr	r3, [r7, #12]
 801360e:	3318      	adds	r3, #24
 8013610:	4618      	mov	r0, r3
 8013612:	f7ff fdc3 	bl	801319c <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8013616:	68fb      	ldr	r3, [r7, #12]
 8013618:	3304      	adds	r3, #4
 801361a:	4619      	mov	r1, r3
 801361c:	4827      	ldr	r0, [pc, #156]	; (80136bc <vTaskSuspend+0x110>)
 801361e:	f7ff fd60 	bl	80130e2 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8013622:	68fb      	ldr	r3, [r7, #12]
 8013624:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8013628:	b2db      	uxtb	r3, r3
 801362a:	2b01      	cmp	r3, #1
 801362c:	d103      	bne.n	8013636 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801362e:	68fb      	ldr	r3, [r7, #12]
 8013630:	2200      	movs	r2, #0
 8013632:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8013636:	f000 fda5 	bl	8014184 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 801363a:	4b21      	ldr	r3, [pc, #132]	; (80136c0 <vTaskSuspend+0x114>)
 801363c:	681b      	ldr	r3, [r3, #0]
 801363e:	2b00      	cmp	r3, #0
 8013640:	d005      	beq.n	801364e <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8013642:	f000 fd6f 	bl	8014124 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8013646:	f000 fbbb 	bl	8013dc0 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 801364a:	f000 fd9b 	bl	8014184 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 801364e:	4b18      	ldr	r3, [pc, #96]	; (80136b0 <vTaskSuspend+0x104>)
 8013650:	681b      	ldr	r3, [r3, #0]
 8013652:	68fa      	ldr	r2, [r7, #12]
 8013654:	429a      	cmp	r2, r3
 8013656:	d127      	bne.n	80136a8 <vTaskSuspend+0xfc>
		{
			if( xSchedulerRunning != pdFALSE )
 8013658:	4b19      	ldr	r3, [pc, #100]	; (80136c0 <vTaskSuspend+0x114>)
 801365a:	681b      	ldr	r3, [r3, #0]
 801365c:	2b00      	cmp	r3, #0
 801365e:	d017      	beq.n	8013690 <vTaskSuspend+0xe4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8013660:	4b18      	ldr	r3, [pc, #96]	; (80136c4 <vTaskSuspend+0x118>)
 8013662:	681b      	ldr	r3, [r3, #0]
 8013664:	2b00      	cmp	r3, #0
 8013666:	d00a      	beq.n	801367e <vTaskSuspend+0xd2>
	__asm volatile
 8013668:	f04f 0350 	mov.w	r3, #80	; 0x50
 801366c:	f383 8811 	msr	BASEPRI, r3
 8013670:	f3bf 8f6f 	isb	sy
 8013674:	f3bf 8f4f 	dsb	sy
 8013678:	60bb      	str	r3, [r7, #8]
}
 801367a:	bf00      	nop
 801367c:	e7fe      	b.n	801367c <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 801367e:	4b12      	ldr	r3, [pc, #72]	; (80136c8 <vTaskSuspend+0x11c>)
 8013680:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013684:	601a      	str	r2, [r3, #0]
 8013686:	f3bf 8f4f 	dsb	sy
 801368a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801368e:	e00b      	b.n	80136a8 <vTaskSuspend+0xfc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8013690:	4b0a      	ldr	r3, [pc, #40]	; (80136bc <vTaskSuspend+0x110>)
 8013692:	681a      	ldr	r2, [r3, #0]
 8013694:	4b0d      	ldr	r3, [pc, #52]	; (80136cc <vTaskSuspend+0x120>)
 8013696:	681b      	ldr	r3, [r3, #0]
 8013698:	429a      	cmp	r2, r3
 801369a:	d103      	bne.n	80136a4 <vTaskSuspend+0xf8>
					pxCurrentTCB = NULL;
 801369c:	4b04      	ldr	r3, [pc, #16]	; (80136b0 <vTaskSuspend+0x104>)
 801369e:	2200      	movs	r2, #0
 80136a0:	601a      	str	r2, [r3, #0]
	}
 80136a2:	e001      	b.n	80136a8 <vTaskSuspend+0xfc>
					vTaskSwitchContext();
 80136a4:	f000 fa70 	bl	8013b88 <vTaskSwitchContext>
	}
 80136a8:	bf00      	nop
 80136aa:	3710      	adds	r7, #16
 80136ac:	46bd      	mov	sp, r7
 80136ae:	bd80      	pop	{r7, pc}
 80136b0:	24000c10 	.word	0x24000c10
 80136b4:	24000c14 	.word	0x24000c14
 80136b8:	24000d18 	.word	0x24000d18
 80136bc:	24000cfc 	.word	0x24000cfc
 80136c0:	24000d1c 	.word	0x24000d1c
 80136c4:	24000d38 	.word	0x24000d38
 80136c8:	e000ed04 	.word	0xe000ed04
 80136cc:	24000d10 	.word	0x24000d10

080136d0 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 80136d0:	b480      	push	{r7}
 80136d2:	b087      	sub	sp, #28
 80136d4:	af00      	add	r7, sp, #0
 80136d6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 80136d8:	2300      	movs	r3, #0
 80136da:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 80136e0:	687b      	ldr	r3, [r7, #4]
 80136e2:	2b00      	cmp	r3, #0
 80136e4:	d10a      	bne.n	80136fc <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 80136e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136ea:	f383 8811 	msr	BASEPRI, r3
 80136ee:	f3bf 8f6f 	isb	sy
 80136f2:	f3bf 8f4f 	dsb	sy
 80136f6:	60fb      	str	r3, [r7, #12]
}
 80136f8:	bf00      	nop
 80136fa:	e7fe      	b.n	80136fa <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 80136fc:	693b      	ldr	r3, [r7, #16]
 80136fe:	695b      	ldr	r3, [r3, #20]
 8013700:	4a0a      	ldr	r2, [pc, #40]	; (801372c <prvTaskIsTaskSuspended+0x5c>)
 8013702:	4293      	cmp	r3, r2
 8013704:	d10a      	bne.n	801371c <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8013706:	693b      	ldr	r3, [r7, #16]
 8013708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801370a:	4a09      	ldr	r2, [pc, #36]	; (8013730 <prvTaskIsTaskSuspended+0x60>)
 801370c:	4293      	cmp	r3, r2
 801370e:	d005      	beq.n	801371c <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8013710:	693b      	ldr	r3, [r7, #16]
 8013712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013714:	2b00      	cmp	r3, #0
 8013716:	d101      	bne.n	801371c <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 8013718:	2301      	movs	r3, #1
 801371a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801371c:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 801371e:	4618      	mov	r0, r3
 8013720:	371c      	adds	r7, #28
 8013722:	46bd      	mov	sp, r7
 8013724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013728:	4770      	bx	lr
 801372a:	bf00      	nop
 801372c:	24000cfc 	.word	0x24000cfc
 8013730:	24000cd0 	.word	0x24000cd0

08013734 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8013734:	b580      	push	{r7, lr}
 8013736:	b084      	sub	sp, #16
 8013738:	af00      	add	r7, sp, #0
 801373a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 801373c:	687b      	ldr	r3, [r7, #4]
 801373e:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8013740:	687b      	ldr	r3, [r7, #4]
 8013742:	2b00      	cmp	r3, #0
 8013744:	d10a      	bne.n	801375c <vTaskResume+0x28>
	__asm volatile
 8013746:	f04f 0350 	mov.w	r3, #80	; 0x50
 801374a:	f383 8811 	msr	BASEPRI, r3
 801374e:	f3bf 8f6f 	isb	sy
 8013752:	f3bf 8f4f 	dsb	sy
 8013756:	60bb      	str	r3, [r7, #8]
}
 8013758:	bf00      	nop
 801375a:	e7fe      	b.n	801375a <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 801375c:	4b20      	ldr	r3, [pc, #128]	; (80137e0 <vTaskResume+0xac>)
 801375e:	681b      	ldr	r3, [r3, #0]
 8013760:	68fa      	ldr	r2, [r7, #12]
 8013762:	429a      	cmp	r2, r3
 8013764:	d037      	beq.n	80137d6 <vTaskResume+0xa2>
 8013766:	68fb      	ldr	r3, [r7, #12]
 8013768:	2b00      	cmp	r3, #0
 801376a:	d034      	beq.n	80137d6 <vTaskResume+0xa2>
		{
			taskENTER_CRITICAL();
 801376c:	f000 fcda 	bl	8014124 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8013770:	68f8      	ldr	r0, [r7, #12]
 8013772:	f7ff ffad 	bl	80136d0 <prvTaskIsTaskSuspended>
 8013776:	4603      	mov	r3, r0
 8013778:	2b00      	cmp	r3, #0
 801377a:	d02a      	beq.n	80137d2 <vTaskResume+0x9e>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 801377c:	68fb      	ldr	r3, [r7, #12]
 801377e:	3304      	adds	r3, #4
 8013780:	4618      	mov	r0, r3
 8013782:	f7ff fd0b 	bl	801319c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8013786:	68fb      	ldr	r3, [r7, #12]
 8013788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801378a:	2201      	movs	r2, #1
 801378c:	409a      	lsls	r2, r3
 801378e:	4b15      	ldr	r3, [pc, #84]	; (80137e4 <vTaskResume+0xb0>)
 8013790:	681b      	ldr	r3, [r3, #0]
 8013792:	4313      	orrs	r3, r2
 8013794:	4a13      	ldr	r2, [pc, #76]	; (80137e4 <vTaskResume+0xb0>)
 8013796:	6013      	str	r3, [r2, #0]
 8013798:	68fb      	ldr	r3, [r7, #12]
 801379a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801379c:	4613      	mov	r3, r2
 801379e:	009b      	lsls	r3, r3, #2
 80137a0:	4413      	add	r3, r2
 80137a2:	009b      	lsls	r3, r3, #2
 80137a4:	4a10      	ldr	r2, [pc, #64]	; (80137e8 <vTaskResume+0xb4>)
 80137a6:	441a      	add	r2, r3
 80137a8:	68fb      	ldr	r3, [r7, #12]
 80137aa:	3304      	adds	r3, #4
 80137ac:	4619      	mov	r1, r3
 80137ae:	4610      	mov	r0, r2
 80137b0:	f7ff fc97 	bl	80130e2 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80137b4:	68fb      	ldr	r3, [r7, #12]
 80137b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80137b8:	4b09      	ldr	r3, [pc, #36]	; (80137e0 <vTaskResume+0xac>)
 80137ba:	681b      	ldr	r3, [r3, #0]
 80137bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80137be:	429a      	cmp	r2, r3
 80137c0:	d307      	bcc.n	80137d2 <vTaskResume+0x9e>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 80137c2:	4b0a      	ldr	r3, [pc, #40]	; (80137ec <vTaskResume+0xb8>)
 80137c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80137c8:	601a      	str	r2, [r3, #0]
 80137ca:	f3bf 8f4f 	dsb	sy
 80137ce:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 80137d2:	f000 fcd7 	bl	8014184 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80137d6:	bf00      	nop
 80137d8:	3710      	adds	r7, #16
 80137da:	46bd      	mov	sp, r7
 80137dc:	bd80      	pop	{r7, pc}
 80137de:	bf00      	nop
 80137e0:	24000c10 	.word	0x24000c10
 80137e4:	24000d18 	.word	0x24000d18
 80137e8:	24000c14 	.word	0x24000c14
 80137ec:	e000ed04 	.word	0xe000ed04

080137f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80137f0:	b580      	push	{r7, lr}
 80137f2:	b08a      	sub	sp, #40	; 0x28
 80137f4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80137f6:	2300      	movs	r3, #0
 80137f8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80137fa:	2300      	movs	r3, #0
 80137fc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80137fe:	463a      	mov	r2, r7
 8013800:	1d39      	adds	r1, r7, #4
 8013802:	f107 0308 	add.w	r3, r7, #8
 8013806:	4618      	mov	r0, r3
 8013808:	f7ed fa1a 	bl	8000c40 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 801380c:	6839      	ldr	r1, [r7, #0]
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	68ba      	ldr	r2, [r7, #8]
 8013812:	9202      	str	r2, [sp, #8]
 8013814:	9301      	str	r3, [sp, #4]
 8013816:	2300      	movs	r3, #0
 8013818:	9300      	str	r3, [sp, #0]
 801381a:	2300      	movs	r3, #0
 801381c:	460a      	mov	r2, r1
 801381e:	4921      	ldr	r1, [pc, #132]	; (80138a4 <vTaskStartScheduler+0xb4>)
 8013820:	4821      	ldr	r0, [pc, #132]	; (80138a8 <vTaskStartScheduler+0xb8>)
 8013822:	f7ff fce5 	bl	80131f0 <xTaskCreateStatic>
 8013826:	4603      	mov	r3, r0
 8013828:	4a20      	ldr	r2, [pc, #128]	; (80138ac <vTaskStartScheduler+0xbc>)
 801382a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 801382c:	4b1f      	ldr	r3, [pc, #124]	; (80138ac <vTaskStartScheduler+0xbc>)
 801382e:	681b      	ldr	r3, [r3, #0]
 8013830:	2b00      	cmp	r3, #0
 8013832:	d002      	beq.n	801383a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8013834:	2301      	movs	r3, #1
 8013836:	617b      	str	r3, [r7, #20]
 8013838:	e001      	b.n	801383e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801383a:	2300      	movs	r3, #0
 801383c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801383e:	697b      	ldr	r3, [r7, #20]
 8013840:	2b01      	cmp	r3, #1
 8013842:	d11b      	bne.n	801387c <vTaskStartScheduler+0x8c>
	__asm volatile
 8013844:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013848:	f383 8811 	msr	BASEPRI, r3
 801384c:	f3bf 8f6f 	isb	sy
 8013850:	f3bf 8f4f 	dsb	sy
 8013854:	613b      	str	r3, [r7, #16]
}
 8013856:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8013858:	4b15      	ldr	r3, [pc, #84]	; (80138b0 <vTaskStartScheduler+0xc0>)
 801385a:	681b      	ldr	r3, [r3, #0]
 801385c:	334c      	adds	r3, #76	; 0x4c
 801385e:	4a15      	ldr	r2, [pc, #84]	; (80138b4 <vTaskStartScheduler+0xc4>)
 8013860:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8013862:	4b15      	ldr	r3, [pc, #84]	; (80138b8 <vTaskStartScheduler+0xc8>)
 8013864:	f04f 32ff 	mov.w	r2, #4294967295
 8013868:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801386a:	4b14      	ldr	r3, [pc, #80]	; (80138bc <vTaskStartScheduler+0xcc>)
 801386c:	2201      	movs	r2, #1
 801386e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8013870:	4b13      	ldr	r3, [pc, #76]	; (80138c0 <vTaskStartScheduler+0xd0>)
 8013872:	2200      	movs	r2, #0
 8013874:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8013876:	f000 fbb3 	bl	8013fe0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801387a:	e00e      	b.n	801389a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801387c:	697b      	ldr	r3, [r7, #20]
 801387e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013882:	d10a      	bne.n	801389a <vTaskStartScheduler+0xaa>
	__asm volatile
 8013884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013888:	f383 8811 	msr	BASEPRI, r3
 801388c:	f3bf 8f6f 	isb	sy
 8013890:	f3bf 8f4f 	dsb	sy
 8013894:	60fb      	str	r3, [r7, #12]
}
 8013896:	bf00      	nop
 8013898:	e7fe      	b.n	8013898 <vTaskStartScheduler+0xa8>
}
 801389a:	bf00      	nop
 801389c:	3718      	adds	r7, #24
 801389e:	46bd      	mov	sp, r7
 80138a0:	bd80      	pop	{r7, pc}
 80138a2:	bf00      	nop
 80138a4:	080181fc 	.word	0x080181fc
 80138a8:	08013c4d 	.word	0x08013c4d
 80138ac:	24000d34 	.word	0x24000d34
 80138b0:	24000c10 	.word	0x24000c10
 80138b4:	2400025c 	.word	0x2400025c
 80138b8:	24000d30 	.word	0x24000d30
 80138bc:	24000d1c 	.word	0x24000d1c
 80138c0:	24000d14 	.word	0x24000d14

080138c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80138c4:	b480      	push	{r7}
 80138c6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80138c8:	4b04      	ldr	r3, [pc, #16]	; (80138dc <vTaskSuspendAll+0x18>)
 80138ca:	681b      	ldr	r3, [r3, #0]
 80138cc:	3301      	adds	r3, #1
 80138ce:	4a03      	ldr	r2, [pc, #12]	; (80138dc <vTaskSuspendAll+0x18>)
 80138d0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80138d2:	bf00      	nop
 80138d4:	46bd      	mov	sp, r7
 80138d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138da:	4770      	bx	lr
 80138dc:	24000d38 	.word	0x24000d38

080138e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80138e0:	b580      	push	{r7, lr}
 80138e2:	b084      	sub	sp, #16
 80138e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80138e6:	2300      	movs	r3, #0
 80138e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80138ea:	2300      	movs	r3, #0
 80138ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80138ee:	4b41      	ldr	r3, [pc, #260]	; (80139f4 <xTaskResumeAll+0x114>)
 80138f0:	681b      	ldr	r3, [r3, #0]
 80138f2:	2b00      	cmp	r3, #0
 80138f4:	d10a      	bne.n	801390c <xTaskResumeAll+0x2c>
	__asm volatile
 80138f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80138fa:	f383 8811 	msr	BASEPRI, r3
 80138fe:	f3bf 8f6f 	isb	sy
 8013902:	f3bf 8f4f 	dsb	sy
 8013906:	603b      	str	r3, [r7, #0]
}
 8013908:	bf00      	nop
 801390a:	e7fe      	b.n	801390a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801390c:	f000 fc0a 	bl	8014124 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8013910:	4b38      	ldr	r3, [pc, #224]	; (80139f4 <xTaskResumeAll+0x114>)
 8013912:	681b      	ldr	r3, [r3, #0]
 8013914:	3b01      	subs	r3, #1
 8013916:	4a37      	ldr	r2, [pc, #220]	; (80139f4 <xTaskResumeAll+0x114>)
 8013918:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801391a:	4b36      	ldr	r3, [pc, #216]	; (80139f4 <xTaskResumeAll+0x114>)
 801391c:	681b      	ldr	r3, [r3, #0]
 801391e:	2b00      	cmp	r3, #0
 8013920:	d161      	bne.n	80139e6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8013922:	4b35      	ldr	r3, [pc, #212]	; (80139f8 <xTaskResumeAll+0x118>)
 8013924:	681b      	ldr	r3, [r3, #0]
 8013926:	2b00      	cmp	r3, #0
 8013928:	d05d      	beq.n	80139e6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801392a:	e02e      	b.n	801398a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801392c:	4b33      	ldr	r3, [pc, #204]	; (80139fc <xTaskResumeAll+0x11c>)
 801392e:	68db      	ldr	r3, [r3, #12]
 8013930:	68db      	ldr	r3, [r3, #12]
 8013932:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013934:	68fb      	ldr	r3, [r7, #12]
 8013936:	3318      	adds	r3, #24
 8013938:	4618      	mov	r0, r3
 801393a:	f7ff fc2f 	bl	801319c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801393e:	68fb      	ldr	r3, [r7, #12]
 8013940:	3304      	adds	r3, #4
 8013942:	4618      	mov	r0, r3
 8013944:	f7ff fc2a 	bl	801319c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8013948:	68fb      	ldr	r3, [r7, #12]
 801394a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801394c:	2201      	movs	r2, #1
 801394e:	409a      	lsls	r2, r3
 8013950:	4b2b      	ldr	r3, [pc, #172]	; (8013a00 <xTaskResumeAll+0x120>)
 8013952:	681b      	ldr	r3, [r3, #0]
 8013954:	4313      	orrs	r3, r2
 8013956:	4a2a      	ldr	r2, [pc, #168]	; (8013a00 <xTaskResumeAll+0x120>)
 8013958:	6013      	str	r3, [r2, #0]
 801395a:	68fb      	ldr	r3, [r7, #12]
 801395c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801395e:	4613      	mov	r3, r2
 8013960:	009b      	lsls	r3, r3, #2
 8013962:	4413      	add	r3, r2
 8013964:	009b      	lsls	r3, r3, #2
 8013966:	4a27      	ldr	r2, [pc, #156]	; (8013a04 <xTaskResumeAll+0x124>)
 8013968:	441a      	add	r2, r3
 801396a:	68fb      	ldr	r3, [r7, #12]
 801396c:	3304      	adds	r3, #4
 801396e:	4619      	mov	r1, r3
 8013970:	4610      	mov	r0, r2
 8013972:	f7ff fbb6 	bl	80130e2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013976:	68fb      	ldr	r3, [r7, #12]
 8013978:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801397a:	4b23      	ldr	r3, [pc, #140]	; (8013a08 <xTaskResumeAll+0x128>)
 801397c:	681b      	ldr	r3, [r3, #0]
 801397e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013980:	429a      	cmp	r2, r3
 8013982:	d302      	bcc.n	801398a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8013984:	4b21      	ldr	r3, [pc, #132]	; (8013a0c <xTaskResumeAll+0x12c>)
 8013986:	2201      	movs	r2, #1
 8013988:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801398a:	4b1c      	ldr	r3, [pc, #112]	; (80139fc <xTaskResumeAll+0x11c>)
 801398c:	681b      	ldr	r3, [r3, #0]
 801398e:	2b00      	cmp	r3, #0
 8013990:	d1cc      	bne.n	801392c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8013992:	68fb      	ldr	r3, [r7, #12]
 8013994:	2b00      	cmp	r3, #0
 8013996:	d001      	beq.n	801399c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8013998:	f000 fa12 	bl	8013dc0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801399c:	4b1c      	ldr	r3, [pc, #112]	; (8013a10 <xTaskResumeAll+0x130>)
 801399e:	681b      	ldr	r3, [r3, #0]
 80139a0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	d010      	beq.n	80139ca <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80139a8:	f000 f836 	bl	8013a18 <xTaskIncrementTick>
 80139ac:	4603      	mov	r3, r0
 80139ae:	2b00      	cmp	r3, #0
 80139b0:	d002      	beq.n	80139b8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80139b2:	4b16      	ldr	r3, [pc, #88]	; (8013a0c <xTaskResumeAll+0x12c>)
 80139b4:	2201      	movs	r2, #1
 80139b6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	3b01      	subs	r3, #1
 80139bc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	2b00      	cmp	r3, #0
 80139c2:	d1f1      	bne.n	80139a8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80139c4:	4b12      	ldr	r3, [pc, #72]	; (8013a10 <xTaskResumeAll+0x130>)
 80139c6:	2200      	movs	r2, #0
 80139c8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80139ca:	4b10      	ldr	r3, [pc, #64]	; (8013a0c <xTaskResumeAll+0x12c>)
 80139cc:	681b      	ldr	r3, [r3, #0]
 80139ce:	2b00      	cmp	r3, #0
 80139d0:	d009      	beq.n	80139e6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80139d2:	2301      	movs	r3, #1
 80139d4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80139d6:	4b0f      	ldr	r3, [pc, #60]	; (8013a14 <xTaskResumeAll+0x134>)
 80139d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80139dc:	601a      	str	r2, [r3, #0]
 80139de:	f3bf 8f4f 	dsb	sy
 80139e2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80139e6:	f000 fbcd 	bl	8014184 <vPortExitCritical>

	return xAlreadyYielded;
 80139ea:	68bb      	ldr	r3, [r7, #8]
}
 80139ec:	4618      	mov	r0, r3
 80139ee:	3710      	adds	r7, #16
 80139f0:	46bd      	mov	sp, r7
 80139f2:	bd80      	pop	{r7, pc}
 80139f4:	24000d38 	.word	0x24000d38
 80139f8:	24000d10 	.word	0x24000d10
 80139fc:	24000cd0 	.word	0x24000cd0
 8013a00:	24000d18 	.word	0x24000d18
 8013a04:	24000c14 	.word	0x24000c14
 8013a08:	24000c10 	.word	0x24000c10
 8013a0c:	24000d24 	.word	0x24000d24
 8013a10:	24000d20 	.word	0x24000d20
 8013a14:	e000ed04 	.word	0xe000ed04

08013a18 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8013a18:	b580      	push	{r7, lr}
 8013a1a:	b086      	sub	sp, #24
 8013a1c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8013a1e:	2300      	movs	r3, #0
 8013a20:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013a22:	4b4e      	ldr	r3, [pc, #312]	; (8013b5c <xTaskIncrementTick+0x144>)
 8013a24:	681b      	ldr	r3, [r3, #0]
 8013a26:	2b00      	cmp	r3, #0
 8013a28:	f040 808e 	bne.w	8013b48 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8013a2c:	4b4c      	ldr	r3, [pc, #304]	; (8013b60 <xTaskIncrementTick+0x148>)
 8013a2e:	681b      	ldr	r3, [r3, #0]
 8013a30:	3301      	adds	r3, #1
 8013a32:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8013a34:	4a4a      	ldr	r2, [pc, #296]	; (8013b60 <xTaskIncrementTick+0x148>)
 8013a36:	693b      	ldr	r3, [r7, #16]
 8013a38:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8013a3a:	693b      	ldr	r3, [r7, #16]
 8013a3c:	2b00      	cmp	r3, #0
 8013a3e:	d120      	bne.n	8013a82 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8013a40:	4b48      	ldr	r3, [pc, #288]	; (8013b64 <xTaskIncrementTick+0x14c>)
 8013a42:	681b      	ldr	r3, [r3, #0]
 8013a44:	681b      	ldr	r3, [r3, #0]
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	d00a      	beq.n	8013a60 <xTaskIncrementTick+0x48>
	__asm volatile
 8013a4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a4e:	f383 8811 	msr	BASEPRI, r3
 8013a52:	f3bf 8f6f 	isb	sy
 8013a56:	f3bf 8f4f 	dsb	sy
 8013a5a:	603b      	str	r3, [r7, #0]
}
 8013a5c:	bf00      	nop
 8013a5e:	e7fe      	b.n	8013a5e <xTaskIncrementTick+0x46>
 8013a60:	4b40      	ldr	r3, [pc, #256]	; (8013b64 <xTaskIncrementTick+0x14c>)
 8013a62:	681b      	ldr	r3, [r3, #0]
 8013a64:	60fb      	str	r3, [r7, #12]
 8013a66:	4b40      	ldr	r3, [pc, #256]	; (8013b68 <xTaskIncrementTick+0x150>)
 8013a68:	681b      	ldr	r3, [r3, #0]
 8013a6a:	4a3e      	ldr	r2, [pc, #248]	; (8013b64 <xTaskIncrementTick+0x14c>)
 8013a6c:	6013      	str	r3, [r2, #0]
 8013a6e:	4a3e      	ldr	r2, [pc, #248]	; (8013b68 <xTaskIncrementTick+0x150>)
 8013a70:	68fb      	ldr	r3, [r7, #12]
 8013a72:	6013      	str	r3, [r2, #0]
 8013a74:	4b3d      	ldr	r3, [pc, #244]	; (8013b6c <xTaskIncrementTick+0x154>)
 8013a76:	681b      	ldr	r3, [r3, #0]
 8013a78:	3301      	adds	r3, #1
 8013a7a:	4a3c      	ldr	r2, [pc, #240]	; (8013b6c <xTaskIncrementTick+0x154>)
 8013a7c:	6013      	str	r3, [r2, #0]
 8013a7e:	f000 f99f 	bl	8013dc0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013a82:	4b3b      	ldr	r3, [pc, #236]	; (8013b70 <xTaskIncrementTick+0x158>)
 8013a84:	681b      	ldr	r3, [r3, #0]
 8013a86:	693a      	ldr	r2, [r7, #16]
 8013a88:	429a      	cmp	r2, r3
 8013a8a:	d348      	bcc.n	8013b1e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013a8c:	4b35      	ldr	r3, [pc, #212]	; (8013b64 <xTaskIncrementTick+0x14c>)
 8013a8e:	681b      	ldr	r3, [r3, #0]
 8013a90:	681b      	ldr	r3, [r3, #0]
 8013a92:	2b00      	cmp	r3, #0
 8013a94:	d104      	bne.n	8013aa0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013a96:	4b36      	ldr	r3, [pc, #216]	; (8013b70 <xTaskIncrementTick+0x158>)
 8013a98:	f04f 32ff 	mov.w	r2, #4294967295
 8013a9c:	601a      	str	r2, [r3, #0]
					break;
 8013a9e:	e03e      	b.n	8013b1e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013aa0:	4b30      	ldr	r3, [pc, #192]	; (8013b64 <xTaskIncrementTick+0x14c>)
 8013aa2:	681b      	ldr	r3, [r3, #0]
 8013aa4:	68db      	ldr	r3, [r3, #12]
 8013aa6:	68db      	ldr	r3, [r3, #12]
 8013aa8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8013aaa:	68bb      	ldr	r3, [r7, #8]
 8013aac:	685b      	ldr	r3, [r3, #4]
 8013aae:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013ab0:	693a      	ldr	r2, [r7, #16]
 8013ab2:	687b      	ldr	r3, [r7, #4]
 8013ab4:	429a      	cmp	r2, r3
 8013ab6:	d203      	bcs.n	8013ac0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8013ab8:	4a2d      	ldr	r2, [pc, #180]	; (8013b70 <xTaskIncrementTick+0x158>)
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8013abe:	e02e      	b.n	8013b1e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013ac0:	68bb      	ldr	r3, [r7, #8]
 8013ac2:	3304      	adds	r3, #4
 8013ac4:	4618      	mov	r0, r3
 8013ac6:	f7ff fb69 	bl	801319c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8013aca:	68bb      	ldr	r3, [r7, #8]
 8013acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013ace:	2b00      	cmp	r3, #0
 8013ad0:	d004      	beq.n	8013adc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013ad2:	68bb      	ldr	r3, [r7, #8]
 8013ad4:	3318      	adds	r3, #24
 8013ad6:	4618      	mov	r0, r3
 8013ad8:	f7ff fb60 	bl	801319c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8013adc:	68bb      	ldr	r3, [r7, #8]
 8013ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013ae0:	2201      	movs	r2, #1
 8013ae2:	409a      	lsls	r2, r3
 8013ae4:	4b23      	ldr	r3, [pc, #140]	; (8013b74 <xTaskIncrementTick+0x15c>)
 8013ae6:	681b      	ldr	r3, [r3, #0]
 8013ae8:	4313      	orrs	r3, r2
 8013aea:	4a22      	ldr	r2, [pc, #136]	; (8013b74 <xTaskIncrementTick+0x15c>)
 8013aec:	6013      	str	r3, [r2, #0]
 8013aee:	68bb      	ldr	r3, [r7, #8]
 8013af0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013af2:	4613      	mov	r3, r2
 8013af4:	009b      	lsls	r3, r3, #2
 8013af6:	4413      	add	r3, r2
 8013af8:	009b      	lsls	r3, r3, #2
 8013afa:	4a1f      	ldr	r2, [pc, #124]	; (8013b78 <xTaskIncrementTick+0x160>)
 8013afc:	441a      	add	r2, r3
 8013afe:	68bb      	ldr	r3, [r7, #8]
 8013b00:	3304      	adds	r3, #4
 8013b02:	4619      	mov	r1, r3
 8013b04:	4610      	mov	r0, r2
 8013b06:	f7ff faec 	bl	80130e2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013b0a:	68bb      	ldr	r3, [r7, #8]
 8013b0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013b0e:	4b1b      	ldr	r3, [pc, #108]	; (8013b7c <xTaskIncrementTick+0x164>)
 8013b10:	681b      	ldr	r3, [r3, #0]
 8013b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013b14:	429a      	cmp	r2, r3
 8013b16:	d3b9      	bcc.n	8013a8c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8013b18:	2301      	movs	r3, #1
 8013b1a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013b1c:	e7b6      	b.n	8013a8c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8013b1e:	4b17      	ldr	r3, [pc, #92]	; (8013b7c <xTaskIncrementTick+0x164>)
 8013b20:	681b      	ldr	r3, [r3, #0]
 8013b22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013b24:	4914      	ldr	r1, [pc, #80]	; (8013b78 <xTaskIncrementTick+0x160>)
 8013b26:	4613      	mov	r3, r2
 8013b28:	009b      	lsls	r3, r3, #2
 8013b2a:	4413      	add	r3, r2
 8013b2c:	009b      	lsls	r3, r3, #2
 8013b2e:	440b      	add	r3, r1
 8013b30:	681b      	ldr	r3, [r3, #0]
 8013b32:	2b01      	cmp	r3, #1
 8013b34:	d901      	bls.n	8013b3a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8013b36:	2301      	movs	r3, #1
 8013b38:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8013b3a:	4b11      	ldr	r3, [pc, #68]	; (8013b80 <xTaskIncrementTick+0x168>)
 8013b3c:	681b      	ldr	r3, [r3, #0]
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d007      	beq.n	8013b52 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8013b42:	2301      	movs	r3, #1
 8013b44:	617b      	str	r3, [r7, #20]
 8013b46:	e004      	b.n	8013b52 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8013b48:	4b0e      	ldr	r3, [pc, #56]	; (8013b84 <xTaskIncrementTick+0x16c>)
 8013b4a:	681b      	ldr	r3, [r3, #0]
 8013b4c:	3301      	adds	r3, #1
 8013b4e:	4a0d      	ldr	r2, [pc, #52]	; (8013b84 <xTaskIncrementTick+0x16c>)
 8013b50:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8013b52:	697b      	ldr	r3, [r7, #20]
}
 8013b54:	4618      	mov	r0, r3
 8013b56:	3718      	adds	r7, #24
 8013b58:	46bd      	mov	sp, r7
 8013b5a:	bd80      	pop	{r7, pc}
 8013b5c:	24000d38 	.word	0x24000d38
 8013b60:	24000d14 	.word	0x24000d14
 8013b64:	24000cc8 	.word	0x24000cc8
 8013b68:	24000ccc 	.word	0x24000ccc
 8013b6c:	24000d28 	.word	0x24000d28
 8013b70:	24000d30 	.word	0x24000d30
 8013b74:	24000d18 	.word	0x24000d18
 8013b78:	24000c14 	.word	0x24000c14
 8013b7c:	24000c10 	.word	0x24000c10
 8013b80:	24000d24 	.word	0x24000d24
 8013b84:	24000d20 	.word	0x24000d20

08013b88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013b88:	b480      	push	{r7}
 8013b8a:	b087      	sub	sp, #28
 8013b8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013b8e:	4b29      	ldr	r3, [pc, #164]	; (8013c34 <vTaskSwitchContext+0xac>)
 8013b90:	681b      	ldr	r3, [r3, #0]
 8013b92:	2b00      	cmp	r3, #0
 8013b94:	d003      	beq.n	8013b9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8013b96:	4b28      	ldr	r3, [pc, #160]	; (8013c38 <vTaskSwitchContext+0xb0>)
 8013b98:	2201      	movs	r2, #1
 8013b9a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013b9c:	e044      	b.n	8013c28 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8013b9e:	4b26      	ldr	r3, [pc, #152]	; (8013c38 <vTaskSwitchContext+0xb0>)
 8013ba0:	2200      	movs	r2, #0
 8013ba2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013ba4:	4b25      	ldr	r3, [pc, #148]	; (8013c3c <vTaskSwitchContext+0xb4>)
 8013ba6:	681b      	ldr	r3, [r3, #0]
 8013ba8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8013baa:	68fb      	ldr	r3, [r7, #12]
 8013bac:	fab3 f383 	clz	r3, r3
 8013bb0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8013bb2:	7afb      	ldrb	r3, [r7, #11]
 8013bb4:	f1c3 031f 	rsb	r3, r3, #31
 8013bb8:	617b      	str	r3, [r7, #20]
 8013bba:	4921      	ldr	r1, [pc, #132]	; (8013c40 <vTaskSwitchContext+0xb8>)
 8013bbc:	697a      	ldr	r2, [r7, #20]
 8013bbe:	4613      	mov	r3, r2
 8013bc0:	009b      	lsls	r3, r3, #2
 8013bc2:	4413      	add	r3, r2
 8013bc4:	009b      	lsls	r3, r3, #2
 8013bc6:	440b      	add	r3, r1
 8013bc8:	681b      	ldr	r3, [r3, #0]
 8013bca:	2b00      	cmp	r3, #0
 8013bcc:	d10a      	bne.n	8013be4 <vTaskSwitchContext+0x5c>
	__asm volatile
 8013bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013bd2:	f383 8811 	msr	BASEPRI, r3
 8013bd6:	f3bf 8f6f 	isb	sy
 8013bda:	f3bf 8f4f 	dsb	sy
 8013bde:	607b      	str	r3, [r7, #4]
}
 8013be0:	bf00      	nop
 8013be2:	e7fe      	b.n	8013be2 <vTaskSwitchContext+0x5a>
 8013be4:	697a      	ldr	r2, [r7, #20]
 8013be6:	4613      	mov	r3, r2
 8013be8:	009b      	lsls	r3, r3, #2
 8013bea:	4413      	add	r3, r2
 8013bec:	009b      	lsls	r3, r3, #2
 8013bee:	4a14      	ldr	r2, [pc, #80]	; (8013c40 <vTaskSwitchContext+0xb8>)
 8013bf0:	4413      	add	r3, r2
 8013bf2:	613b      	str	r3, [r7, #16]
 8013bf4:	693b      	ldr	r3, [r7, #16]
 8013bf6:	685b      	ldr	r3, [r3, #4]
 8013bf8:	685a      	ldr	r2, [r3, #4]
 8013bfa:	693b      	ldr	r3, [r7, #16]
 8013bfc:	605a      	str	r2, [r3, #4]
 8013bfe:	693b      	ldr	r3, [r7, #16]
 8013c00:	685a      	ldr	r2, [r3, #4]
 8013c02:	693b      	ldr	r3, [r7, #16]
 8013c04:	3308      	adds	r3, #8
 8013c06:	429a      	cmp	r2, r3
 8013c08:	d104      	bne.n	8013c14 <vTaskSwitchContext+0x8c>
 8013c0a:	693b      	ldr	r3, [r7, #16]
 8013c0c:	685b      	ldr	r3, [r3, #4]
 8013c0e:	685a      	ldr	r2, [r3, #4]
 8013c10:	693b      	ldr	r3, [r7, #16]
 8013c12:	605a      	str	r2, [r3, #4]
 8013c14:	693b      	ldr	r3, [r7, #16]
 8013c16:	685b      	ldr	r3, [r3, #4]
 8013c18:	68db      	ldr	r3, [r3, #12]
 8013c1a:	4a0a      	ldr	r2, [pc, #40]	; (8013c44 <vTaskSwitchContext+0xbc>)
 8013c1c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8013c1e:	4b09      	ldr	r3, [pc, #36]	; (8013c44 <vTaskSwitchContext+0xbc>)
 8013c20:	681b      	ldr	r3, [r3, #0]
 8013c22:	334c      	adds	r3, #76	; 0x4c
 8013c24:	4a08      	ldr	r2, [pc, #32]	; (8013c48 <vTaskSwitchContext+0xc0>)
 8013c26:	6013      	str	r3, [r2, #0]
}
 8013c28:	bf00      	nop
 8013c2a:	371c      	adds	r7, #28
 8013c2c:	46bd      	mov	sp, r7
 8013c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c32:	4770      	bx	lr
 8013c34:	24000d38 	.word	0x24000d38
 8013c38:	24000d24 	.word	0x24000d24
 8013c3c:	24000d18 	.word	0x24000d18
 8013c40:	24000c14 	.word	0x24000c14
 8013c44:	24000c10 	.word	0x24000c10
 8013c48:	2400025c 	.word	0x2400025c

08013c4c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8013c4c:	b580      	push	{r7, lr}
 8013c4e:	b082      	sub	sp, #8
 8013c50:	af00      	add	r7, sp, #0
 8013c52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8013c54:	f000 f852 	bl	8013cfc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8013c58:	4b06      	ldr	r3, [pc, #24]	; (8013c74 <prvIdleTask+0x28>)
 8013c5a:	681b      	ldr	r3, [r3, #0]
 8013c5c:	2b01      	cmp	r3, #1
 8013c5e:	d9f9      	bls.n	8013c54 <prvIdleTask+0x8>
			{
				taskYIELD();
 8013c60:	4b05      	ldr	r3, [pc, #20]	; (8013c78 <prvIdleTask+0x2c>)
 8013c62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013c66:	601a      	str	r2, [r3, #0]
 8013c68:	f3bf 8f4f 	dsb	sy
 8013c6c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8013c70:	e7f0      	b.n	8013c54 <prvIdleTask+0x8>
 8013c72:	bf00      	nop
 8013c74:	24000c14 	.word	0x24000c14
 8013c78:	e000ed04 	.word	0xe000ed04

08013c7c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8013c7c:	b580      	push	{r7, lr}
 8013c7e:	b082      	sub	sp, #8
 8013c80:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013c82:	2300      	movs	r3, #0
 8013c84:	607b      	str	r3, [r7, #4]
 8013c86:	e00c      	b.n	8013ca2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013c88:	687a      	ldr	r2, [r7, #4]
 8013c8a:	4613      	mov	r3, r2
 8013c8c:	009b      	lsls	r3, r3, #2
 8013c8e:	4413      	add	r3, r2
 8013c90:	009b      	lsls	r3, r3, #2
 8013c92:	4a12      	ldr	r2, [pc, #72]	; (8013cdc <prvInitialiseTaskLists+0x60>)
 8013c94:	4413      	add	r3, r2
 8013c96:	4618      	mov	r0, r3
 8013c98:	f7ff f9f6 	bl	8013088 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013c9c:	687b      	ldr	r3, [r7, #4]
 8013c9e:	3301      	adds	r3, #1
 8013ca0:	607b      	str	r3, [r7, #4]
 8013ca2:	687b      	ldr	r3, [r7, #4]
 8013ca4:	2b06      	cmp	r3, #6
 8013ca6:	d9ef      	bls.n	8013c88 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013ca8:	480d      	ldr	r0, [pc, #52]	; (8013ce0 <prvInitialiseTaskLists+0x64>)
 8013caa:	f7ff f9ed 	bl	8013088 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8013cae:	480d      	ldr	r0, [pc, #52]	; (8013ce4 <prvInitialiseTaskLists+0x68>)
 8013cb0:	f7ff f9ea 	bl	8013088 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013cb4:	480c      	ldr	r0, [pc, #48]	; (8013ce8 <prvInitialiseTaskLists+0x6c>)
 8013cb6:	f7ff f9e7 	bl	8013088 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013cba:	480c      	ldr	r0, [pc, #48]	; (8013cec <prvInitialiseTaskLists+0x70>)
 8013cbc:	f7ff f9e4 	bl	8013088 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8013cc0:	480b      	ldr	r0, [pc, #44]	; (8013cf0 <prvInitialiseTaskLists+0x74>)
 8013cc2:	f7ff f9e1 	bl	8013088 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013cc6:	4b0b      	ldr	r3, [pc, #44]	; (8013cf4 <prvInitialiseTaskLists+0x78>)
 8013cc8:	4a05      	ldr	r2, [pc, #20]	; (8013ce0 <prvInitialiseTaskLists+0x64>)
 8013cca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013ccc:	4b0a      	ldr	r3, [pc, #40]	; (8013cf8 <prvInitialiseTaskLists+0x7c>)
 8013cce:	4a05      	ldr	r2, [pc, #20]	; (8013ce4 <prvInitialiseTaskLists+0x68>)
 8013cd0:	601a      	str	r2, [r3, #0]
}
 8013cd2:	bf00      	nop
 8013cd4:	3708      	adds	r7, #8
 8013cd6:	46bd      	mov	sp, r7
 8013cd8:	bd80      	pop	{r7, pc}
 8013cda:	bf00      	nop
 8013cdc:	24000c14 	.word	0x24000c14
 8013ce0:	24000ca0 	.word	0x24000ca0
 8013ce4:	24000cb4 	.word	0x24000cb4
 8013ce8:	24000cd0 	.word	0x24000cd0
 8013cec:	24000ce4 	.word	0x24000ce4
 8013cf0:	24000cfc 	.word	0x24000cfc
 8013cf4:	24000cc8 	.word	0x24000cc8
 8013cf8:	24000ccc 	.word	0x24000ccc

08013cfc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013cfc:	b580      	push	{r7, lr}
 8013cfe:	b082      	sub	sp, #8
 8013d00:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013d02:	e019      	b.n	8013d38 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8013d04:	f000 fa0e 	bl	8014124 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013d08:	4b10      	ldr	r3, [pc, #64]	; (8013d4c <prvCheckTasksWaitingTermination+0x50>)
 8013d0a:	68db      	ldr	r3, [r3, #12]
 8013d0c:	68db      	ldr	r3, [r3, #12]
 8013d0e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013d10:	687b      	ldr	r3, [r7, #4]
 8013d12:	3304      	adds	r3, #4
 8013d14:	4618      	mov	r0, r3
 8013d16:	f7ff fa41 	bl	801319c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8013d1a:	4b0d      	ldr	r3, [pc, #52]	; (8013d50 <prvCheckTasksWaitingTermination+0x54>)
 8013d1c:	681b      	ldr	r3, [r3, #0]
 8013d1e:	3b01      	subs	r3, #1
 8013d20:	4a0b      	ldr	r2, [pc, #44]	; (8013d50 <prvCheckTasksWaitingTermination+0x54>)
 8013d22:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8013d24:	4b0b      	ldr	r3, [pc, #44]	; (8013d54 <prvCheckTasksWaitingTermination+0x58>)
 8013d26:	681b      	ldr	r3, [r3, #0]
 8013d28:	3b01      	subs	r3, #1
 8013d2a:	4a0a      	ldr	r2, [pc, #40]	; (8013d54 <prvCheckTasksWaitingTermination+0x58>)
 8013d2c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8013d2e:	f000 fa29 	bl	8014184 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8013d32:	6878      	ldr	r0, [r7, #4]
 8013d34:	f000 f810 	bl	8013d58 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013d38:	4b06      	ldr	r3, [pc, #24]	; (8013d54 <prvCheckTasksWaitingTermination+0x58>)
 8013d3a:	681b      	ldr	r3, [r3, #0]
 8013d3c:	2b00      	cmp	r3, #0
 8013d3e:	d1e1      	bne.n	8013d04 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8013d40:	bf00      	nop
 8013d42:	bf00      	nop
 8013d44:	3708      	adds	r7, #8
 8013d46:	46bd      	mov	sp, r7
 8013d48:	bd80      	pop	{r7, pc}
 8013d4a:	bf00      	nop
 8013d4c:	24000ce4 	.word	0x24000ce4
 8013d50:	24000d10 	.word	0x24000d10
 8013d54:	24000cf8 	.word	0x24000cf8

08013d58 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8013d58:	b580      	push	{r7, lr}
 8013d5a:	b084      	sub	sp, #16
 8013d5c:	af00      	add	r7, sp, #0
 8013d5e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8013d60:	687b      	ldr	r3, [r7, #4]
 8013d62:	334c      	adds	r3, #76	; 0x4c
 8013d64:	4618      	mov	r0, r3
 8013d66:	f001 ffcb 	bl	8015d00 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8013d70:	2b00      	cmp	r3, #0
 8013d72:	d108      	bne.n	8013d86 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013d78:	4618      	mov	r0, r3
 8013d7a:	f000 fb81 	bl	8014480 <vPortFree>
				vPortFree( pxTCB );
 8013d7e:	6878      	ldr	r0, [r7, #4]
 8013d80:	f000 fb7e 	bl	8014480 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8013d84:	e018      	b.n	8013db8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8013d86:	687b      	ldr	r3, [r7, #4]
 8013d88:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8013d8c:	2b01      	cmp	r3, #1
 8013d8e:	d103      	bne.n	8013d98 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8013d90:	6878      	ldr	r0, [r7, #4]
 8013d92:	f000 fb75 	bl	8014480 <vPortFree>
	}
 8013d96:	e00f      	b.n	8013db8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8013d98:	687b      	ldr	r3, [r7, #4]
 8013d9a:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8013d9e:	2b02      	cmp	r3, #2
 8013da0:	d00a      	beq.n	8013db8 <prvDeleteTCB+0x60>
	__asm volatile
 8013da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013da6:	f383 8811 	msr	BASEPRI, r3
 8013daa:	f3bf 8f6f 	isb	sy
 8013dae:	f3bf 8f4f 	dsb	sy
 8013db2:	60fb      	str	r3, [r7, #12]
}
 8013db4:	bf00      	nop
 8013db6:	e7fe      	b.n	8013db6 <prvDeleteTCB+0x5e>
	}
 8013db8:	bf00      	nop
 8013dba:	3710      	adds	r7, #16
 8013dbc:	46bd      	mov	sp, r7
 8013dbe:	bd80      	pop	{r7, pc}

08013dc0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013dc0:	b480      	push	{r7}
 8013dc2:	b083      	sub	sp, #12
 8013dc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013dc6:	4b0c      	ldr	r3, [pc, #48]	; (8013df8 <prvResetNextTaskUnblockTime+0x38>)
 8013dc8:	681b      	ldr	r3, [r3, #0]
 8013dca:	681b      	ldr	r3, [r3, #0]
 8013dcc:	2b00      	cmp	r3, #0
 8013dce:	d104      	bne.n	8013dda <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013dd0:	4b0a      	ldr	r3, [pc, #40]	; (8013dfc <prvResetNextTaskUnblockTime+0x3c>)
 8013dd2:	f04f 32ff 	mov.w	r2, #4294967295
 8013dd6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013dd8:	e008      	b.n	8013dec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013dda:	4b07      	ldr	r3, [pc, #28]	; (8013df8 <prvResetNextTaskUnblockTime+0x38>)
 8013ddc:	681b      	ldr	r3, [r3, #0]
 8013dde:	68db      	ldr	r3, [r3, #12]
 8013de0:	68db      	ldr	r3, [r3, #12]
 8013de2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013de4:	687b      	ldr	r3, [r7, #4]
 8013de6:	685b      	ldr	r3, [r3, #4]
 8013de8:	4a04      	ldr	r2, [pc, #16]	; (8013dfc <prvResetNextTaskUnblockTime+0x3c>)
 8013dea:	6013      	str	r3, [r2, #0]
}
 8013dec:	bf00      	nop
 8013dee:	370c      	adds	r7, #12
 8013df0:	46bd      	mov	sp, r7
 8013df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013df6:	4770      	bx	lr
 8013df8:	24000cc8 	.word	0x24000cc8
 8013dfc:	24000d30 	.word	0x24000d30

08013e00 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8013e00:	b580      	push	{r7, lr}
 8013e02:	b084      	sub	sp, #16
 8013e04:	af00      	add	r7, sp, #0
 8013e06:	6078      	str	r0, [r7, #4]
 8013e08:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8013e0a:	4b29      	ldr	r3, [pc, #164]	; (8013eb0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8013e0c:	681b      	ldr	r3, [r3, #0]
 8013e0e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013e10:	4b28      	ldr	r3, [pc, #160]	; (8013eb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013e12:	681b      	ldr	r3, [r3, #0]
 8013e14:	3304      	adds	r3, #4
 8013e16:	4618      	mov	r0, r3
 8013e18:	f7ff f9c0 	bl	801319c <uxListRemove>
 8013e1c:	4603      	mov	r3, r0
 8013e1e:	2b00      	cmp	r3, #0
 8013e20:	d10b      	bne.n	8013e3a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8013e22:	4b24      	ldr	r3, [pc, #144]	; (8013eb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013e24:	681b      	ldr	r3, [r3, #0]
 8013e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013e28:	2201      	movs	r2, #1
 8013e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8013e2e:	43da      	mvns	r2, r3
 8013e30:	4b21      	ldr	r3, [pc, #132]	; (8013eb8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8013e32:	681b      	ldr	r3, [r3, #0]
 8013e34:	4013      	ands	r3, r2
 8013e36:	4a20      	ldr	r2, [pc, #128]	; (8013eb8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8013e38:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013e40:	d10a      	bne.n	8013e58 <prvAddCurrentTaskToDelayedList+0x58>
 8013e42:	683b      	ldr	r3, [r7, #0]
 8013e44:	2b00      	cmp	r3, #0
 8013e46:	d007      	beq.n	8013e58 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013e48:	4b1a      	ldr	r3, [pc, #104]	; (8013eb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013e4a:	681b      	ldr	r3, [r3, #0]
 8013e4c:	3304      	adds	r3, #4
 8013e4e:	4619      	mov	r1, r3
 8013e50:	481a      	ldr	r0, [pc, #104]	; (8013ebc <prvAddCurrentTaskToDelayedList+0xbc>)
 8013e52:	f7ff f946 	bl	80130e2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8013e56:	e026      	b.n	8013ea6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8013e58:	68fa      	ldr	r2, [r7, #12]
 8013e5a:	687b      	ldr	r3, [r7, #4]
 8013e5c:	4413      	add	r3, r2
 8013e5e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013e60:	4b14      	ldr	r3, [pc, #80]	; (8013eb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013e62:	681b      	ldr	r3, [r3, #0]
 8013e64:	68ba      	ldr	r2, [r7, #8]
 8013e66:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8013e68:	68ba      	ldr	r2, [r7, #8]
 8013e6a:	68fb      	ldr	r3, [r7, #12]
 8013e6c:	429a      	cmp	r2, r3
 8013e6e:	d209      	bcs.n	8013e84 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013e70:	4b13      	ldr	r3, [pc, #76]	; (8013ec0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8013e72:	681a      	ldr	r2, [r3, #0]
 8013e74:	4b0f      	ldr	r3, [pc, #60]	; (8013eb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013e76:	681b      	ldr	r3, [r3, #0]
 8013e78:	3304      	adds	r3, #4
 8013e7a:	4619      	mov	r1, r3
 8013e7c:	4610      	mov	r0, r2
 8013e7e:	f7ff f954 	bl	801312a <vListInsert>
}
 8013e82:	e010      	b.n	8013ea6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013e84:	4b0f      	ldr	r3, [pc, #60]	; (8013ec4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8013e86:	681a      	ldr	r2, [r3, #0]
 8013e88:	4b0a      	ldr	r3, [pc, #40]	; (8013eb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013e8a:	681b      	ldr	r3, [r3, #0]
 8013e8c:	3304      	adds	r3, #4
 8013e8e:	4619      	mov	r1, r3
 8013e90:	4610      	mov	r0, r2
 8013e92:	f7ff f94a 	bl	801312a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013e96:	4b0c      	ldr	r3, [pc, #48]	; (8013ec8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8013e98:	681b      	ldr	r3, [r3, #0]
 8013e9a:	68ba      	ldr	r2, [r7, #8]
 8013e9c:	429a      	cmp	r2, r3
 8013e9e:	d202      	bcs.n	8013ea6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8013ea0:	4a09      	ldr	r2, [pc, #36]	; (8013ec8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8013ea2:	68bb      	ldr	r3, [r7, #8]
 8013ea4:	6013      	str	r3, [r2, #0]
}
 8013ea6:	bf00      	nop
 8013ea8:	3710      	adds	r7, #16
 8013eaa:	46bd      	mov	sp, r7
 8013eac:	bd80      	pop	{r7, pc}
 8013eae:	bf00      	nop
 8013eb0:	24000d14 	.word	0x24000d14
 8013eb4:	24000c10 	.word	0x24000c10
 8013eb8:	24000d18 	.word	0x24000d18
 8013ebc:	24000cfc 	.word	0x24000cfc
 8013ec0:	24000ccc 	.word	0x24000ccc
 8013ec4:	24000cc8 	.word	0x24000cc8
 8013ec8:	24000d30 	.word	0x24000d30

08013ecc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013ecc:	b480      	push	{r7}
 8013ece:	b085      	sub	sp, #20
 8013ed0:	af00      	add	r7, sp, #0
 8013ed2:	60f8      	str	r0, [r7, #12]
 8013ed4:	60b9      	str	r1, [r7, #8]
 8013ed6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013ed8:	68fb      	ldr	r3, [r7, #12]
 8013eda:	3b04      	subs	r3, #4
 8013edc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8013ede:	68fb      	ldr	r3, [r7, #12]
 8013ee0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8013ee4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013ee6:	68fb      	ldr	r3, [r7, #12]
 8013ee8:	3b04      	subs	r3, #4
 8013eea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013eec:	68bb      	ldr	r3, [r7, #8]
 8013eee:	f023 0201 	bic.w	r2, r3, #1
 8013ef2:	68fb      	ldr	r3, [r7, #12]
 8013ef4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013ef6:	68fb      	ldr	r3, [r7, #12]
 8013ef8:	3b04      	subs	r3, #4
 8013efa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013efc:	4a0c      	ldr	r2, [pc, #48]	; (8013f30 <pxPortInitialiseStack+0x64>)
 8013efe:	68fb      	ldr	r3, [r7, #12]
 8013f00:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013f02:	68fb      	ldr	r3, [r7, #12]
 8013f04:	3b14      	subs	r3, #20
 8013f06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013f08:	687a      	ldr	r2, [r7, #4]
 8013f0a:	68fb      	ldr	r3, [r7, #12]
 8013f0c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8013f0e:	68fb      	ldr	r3, [r7, #12]
 8013f10:	3b04      	subs	r3, #4
 8013f12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013f14:	68fb      	ldr	r3, [r7, #12]
 8013f16:	f06f 0202 	mvn.w	r2, #2
 8013f1a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8013f1c:	68fb      	ldr	r3, [r7, #12]
 8013f1e:	3b20      	subs	r3, #32
 8013f20:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8013f22:	68fb      	ldr	r3, [r7, #12]
}
 8013f24:	4618      	mov	r0, r3
 8013f26:	3714      	adds	r7, #20
 8013f28:	46bd      	mov	sp, r7
 8013f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f2e:	4770      	bx	lr
 8013f30:	08013f35 	.word	0x08013f35

08013f34 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013f34:	b480      	push	{r7}
 8013f36:	b085      	sub	sp, #20
 8013f38:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8013f3a:	2300      	movs	r3, #0
 8013f3c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8013f3e:	4b12      	ldr	r3, [pc, #72]	; (8013f88 <prvTaskExitError+0x54>)
 8013f40:	681b      	ldr	r3, [r3, #0]
 8013f42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013f46:	d00a      	beq.n	8013f5e <prvTaskExitError+0x2a>
	__asm volatile
 8013f48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f4c:	f383 8811 	msr	BASEPRI, r3
 8013f50:	f3bf 8f6f 	isb	sy
 8013f54:	f3bf 8f4f 	dsb	sy
 8013f58:	60fb      	str	r3, [r7, #12]
}
 8013f5a:	bf00      	nop
 8013f5c:	e7fe      	b.n	8013f5c <prvTaskExitError+0x28>
	__asm volatile
 8013f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f62:	f383 8811 	msr	BASEPRI, r3
 8013f66:	f3bf 8f6f 	isb	sy
 8013f6a:	f3bf 8f4f 	dsb	sy
 8013f6e:	60bb      	str	r3, [r7, #8]
}
 8013f70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013f72:	bf00      	nop
 8013f74:	687b      	ldr	r3, [r7, #4]
 8013f76:	2b00      	cmp	r3, #0
 8013f78:	d0fc      	beq.n	8013f74 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013f7a:	bf00      	nop
 8013f7c:	bf00      	nop
 8013f7e:	3714      	adds	r7, #20
 8013f80:	46bd      	mov	sp, r7
 8013f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f86:	4770      	bx	lr
 8013f88:	240001f4 	.word	0x240001f4
 8013f8c:	00000000 	.word	0x00000000

08013f90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013f90:	4b07      	ldr	r3, [pc, #28]	; (8013fb0 <pxCurrentTCBConst2>)
 8013f92:	6819      	ldr	r1, [r3, #0]
 8013f94:	6808      	ldr	r0, [r1, #0]
 8013f96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f9a:	f380 8809 	msr	PSP, r0
 8013f9e:	f3bf 8f6f 	isb	sy
 8013fa2:	f04f 0000 	mov.w	r0, #0
 8013fa6:	f380 8811 	msr	BASEPRI, r0
 8013faa:	4770      	bx	lr
 8013fac:	f3af 8000 	nop.w

08013fb0 <pxCurrentTCBConst2>:
 8013fb0:	24000c10 	.word	0x24000c10
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013fb4:	bf00      	nop
 8013fb6:	bf00      	nop

08013fb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013fb8:	4808      	ldr	r0, [pc, #32]	; (8013fdc <prvPortStartFirstTask+0x24>)
 8013fba:	6800      	ldr	r0, [r0, #0]
 8013fbc:	6800      	ldr	r0, [r0, #0]
 8013fbe:	f380 8808 	msr	MSP, r0
 8013fc2:	f04f 0000 	mov.w	r0, #0
 8013fc6:	f380 8814 	msr	CONTROL, r0
 8013fca:	b662      	cpsie	i
 8013fcc:	b661      	cpsie	f
 8013fce:	f3bf 8f4f 	dsb	sy
 8013fd2:	f3bf 8f6f 	isb	sy
 8013fd6:	df00      	svc	0
 8013fd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8013fda:	bf00      	nop
 8013fdc:	e000ed08 	.word	0xe000ed08

08013fe0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013fe0:	b580      	push	{r7, lr}
 8013fe2:	b086      	sub	sp, #24
 8013fe4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8013fe6:	4b46      	ldr	r3, [pc, #280]	; (8014100 <xPortStartScheduler+0x120>)
 8013fe8:	681b      	ldr	r3, [r3, #0]
 8013fea:	4a46      	ldr	r2, [pc, #280]	; (8014104 <xPortStartScheduler+0x124>)
 8013fec:	4293      	cmp	r3, r2
 8013fee:	d10a      	bne.n	8014006 <xPortStartScheduler+0x26>
	__asm volatile
 8013ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ff4:	f383 8811 	msr	BASEPRI, r3
 8013ff8:	f3bf 8f6f 	isb	sy
 8013ffc:	f3bf 8f4f 	dsb	sy
 8014000:	613b      	str	r3, [r7, #16]
}
 8014002:	bf00      	nop
 8014004:	e7fe      	b.n	8014004 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8014006:	4b3e      	ldr	r3, [pc, #248]	; (8014100 <xPortStartScheduler+0x120>)
 8014008:	681b      	ldr	r3, [r3, #0]
 801400a:	4a3f      	ldr	r2, [pc, #252]	; (8014108 <xPortStartScheduler+0x128>)
 801400c:	4293      	cmp	r3, r2
 801400e:	d10a      	bne.n	8014026 <xPortStartScheduler+0x46>
	__asm volatile
 8014010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014014:	f383 8811 	msr	BASEPRI, r3
 8014018:	f3bf 8f6f 	isb	sy
 801401c:	f3bf 8f4f 	dsb	sy
 8014020:	60fb      	str	r3, [r7, #12]
}
 8014022:	bf00      	nop
 8014024:	e7fe      	b.n	8014024 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8014026:	4b39      	ldr	r3, [pc, #228]	; (801410c <xPortStartScheduler+0x12c>)
 8014028:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801402a:	697b      	ldr	r3, [r7, #20]
 801402c:	781b      	ldrb	r3, [r3, #0]
 801402e:	b2db      	uxtb	r3, r3
 8014030:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014032:	697b      	ldr	r3, [r7, #20]
 8014034:	22ff      	movs	r2, #255	; 0xff
 8014036:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014038:	697b      	ldr	r3, [r7, #20]
 801403a:	781b      	ldrb	r3, [r3, #0]
 801403c:	b2db      	uxtb	r3, r3
 801403e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014040:	78fb      	ldrb	r3, [r7, #3]
 8014042:	b2db      	uxtb	r3, r3
 8014044:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8014048:	b2da      	uxtb	r2, r3
 801404a:	4b31      	ldr	r3, [pc, #196]	; (8014110 <xPortStartScheduler+0x130>)
 801404c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801404e:	4b31      	ldr	r3, [pc, #196]	; (8014114 <xPortStartScheduler+0x134>)
 8014050:	2207      	movs	r2, #7
 8014052:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014054:	e009      	b.n	801406a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8014056:	4b2f      	ldr	r3, [pc, #188]	; (8014114 <xPortStartScheduler+0x134>)
 8014058:	681b      	ldr	r3, [r3, #0]
 801405a:	3b01      	subs	r3, #1
 801405c:	4a2d      	ldr	r2, [pc, #180]	; (8014114 <xPortStartScheduler+0x134>)
 801405e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8014060:	78fb      	ldrb	r3, [r7, #3]
 8014062:	b2db      	uxtb	r3, r3
 8014064:	005b      	lsls	r3, r3, #1
 8014066:	b2db      	uxtb	r3, r3
 8014068:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801406a:	78fb      	ldrb	r3, [r7, #3]
 801406c:	b2db      	uxtb	r3, r3
 801406e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014072:	2b80      	cmp	r3, #128	; 0x80
 8014074:	d0ef      	beq.n	8014056 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8014076:	4b27      	ldr	r3, [pc, #156]	; (8014114 <xPortStartScheduler+0x134>)
 8014078:	681b      	ldr	r3, [r3, #0]
 801407a:	f1c3 0307 	rsb	r3, r3, #7
 801407e:	2b04      	cmp	r3, #4
 8014080:	d00a      	beq.n	8014098 <xPortStartScheduler+0xb8>
	__asm volatile
 8014082:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014086:	f383 8811 	msr	BASEPRI, r3
 801408a:	f3bf 8f6f 	isb	sy
 801408e:	f3bf 8f4f 	dsb	sy
 8014092:	60bb      	str	r3, [r7, #8]
}
 8014094:	bf00      	nop
 8014096:	e7fe      	b.n	8014096 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8014098:	4b1e      	ldr	r3, [pc, #120]	; (8014114 <xPortStartScheduler+0x134>)
 801409a:	681b      	ldr	r3, [r3, #0]
 801409c:	021b      	lsls	r3, r3, #8
 801409e:	4a1d      	ldr	r2, [pc, #116]	; (8014114 <xPortStartScheduler+0x134>)
 80140a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80140a2:	4b1c      	ldr	r3, [pc, #112]	; (8014114 <xPortStartScheduler+0x134>)
 80140a4:	681b      	ldr	r3, [r3, #0]
 80140a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80140aa:	4a1a      	ldr	r2, [pc, #104]	; (8014114 <xPortStartScheduler+0x134>)
 80140ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	b2da      	uxtb	r2, r3
 80140b2:	697b      	ldr	r3, [r7, #20]
 80140b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80140b6:	4b18      	ldr	r3, [pc, #96]	; (8014118 <xPortStartScheduler+0x138>)
 80140b8:	681b      	ldr	r3, [r3, #0]
 80140ba:	4a17      	ldr	r2, [pc, #92]	; (8014118 <xPortStartScheduler+0x138>)
 80140bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80140c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80140c2:	4b15      	ldr	r3, [pc, #84]	; (8014118 <xPortStartScheduler+0x138>)
 80140c4:	681b      	ldr	r3, [r3, #0]
 80140c6:	4a14      	ldr	r2, [pc, #80]	; (8014118 <xPortStartScheduler+0x138>)
 80140c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80140cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80140ce:	f000 f8dd 	bl	801428c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80140d2:	4b12      	ldr	r3, [pc, #72]	; (801411c <xPortStartScheduler+0x13c>)
 80140d4:	2200      	movs	r2, #0
 80140d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80140d8:	f000 f8fc 	bl	80142d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80140dc:	4b10      	ldr	r3, [pc, #64]	; (8014120 <xPortStartScheduler+0x140>)
 80140de:	681b      	ldr	r3, [r3, #0]
 80140e0:	4a0f      	ldr	r2, [pc, #60]	; (8014120 <xPortStartScheduler+0x140>)
 80140e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80140e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80140e8:	f7ff ff66 	bl	8013fb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80140ec:	f7ff fd4c 	bl	8013b88 <vTaskSwitchContext>
	prvTaskExitError();
 80140f0:	f7ff ff20 	bl	8013f34 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80140f4:	2300      	movs	r3, #0
}
 80140f6:	4618      	mov	r0, r3
 80140f8:	3718      	adds	r7, #24
 80140fa:	46bd      	mov	sp, r7
 80140fc:	bd80      	pop	{r7, pc}
 80140fe:	bf00      	nop
 8014100:	e000ed00 	.word	0xe000ed00
 8014104:	410fc271 	.word	0x410fc271
 8014108:	410fc270 	.word	0x410fc270
 801410c:	e000e400 	.word	0xe000e400
 8014110:	24000d3c 	.word	0x24000d3c
 8014114:	24000d40 	.word	0x24000d40
 8014118:	e000ed20 	.word	0xe000ed20
 801411c:	240001f4 	.word	0x240001f4
 8014120:	e000ef34 	.word	0xe000ef34

08014124 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8014124:	b480      	push	{r7}
 8014126:	b083      	sub	sp, #12
 8014128:	af00      	add	r7, sp, #0
	__asm volatile
 801412a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801412e:	f383 8811 	msr	BASEPRI, r3
 8014132:	f3bf 8f6f 	isb	sy
 8014136:	f3bf 8f4f 	dsb	sy
 801413a:	607b      	str	r3, [r7, #4]
}
 801413c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801413e:	4b0f      	ldr	r3, [pc, #60]	; (801417c <vPortEnterCritical+0x58>)
 8014140:	681b      	ldr	r3, [r3, #0]
 8014142:	3301      	adds	r3, #1
 8014144:	4a0d      	ldr	r2, [pc, #52]	; (801417c <vPortEnterCritical+0x58>)
 8014146:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8014148:	4b0c      	ldr	r3, [pc, #48]	; (801417c <vPortEnterCritical+0x58>)
 801414a:	681b      	ldr	r3, [r3, #0]
 801414c:	2b01      	cmp	r3, #1
 801414e:	d10f      	bne.n	8014170 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8014150:	4b0b      	ldr	r3, [pc, #44]	; (8014180 <vPortEnterCritical+0x5c>)
 8014152:	681b      	ldr	r3, [r3, #0]
 8014154:	b2db      	uxtb	r3, r3
 8014156:	2b00      	cmp	r3, #0
 8014158:	d00a      	beq.n	8014170 <vPortEnterCritical+0x4c>
	__asm volatile
 801415a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801415e:	f383 8811 	msr	BASEPRI, r3
 8014162:	f3bf 8f6f 	isb	sy
 8014166:	f3bf 8f4f 	dsb	sy
 801416a:	603b      	str	r3, [r7, #0]
}
 801416c:	bf00      	nop
 801416e:	e7fe      	b.n	801416e <vPortEnterCritical+0x4a>
	}
}
 8014170:	bf00      	nop
 8014172:	370c      	adds	r7, #12
 8014174:	46bd      	mov	sp, r7
 8014176:	f85d 7b04 	ldr.w	r7, [sp], #4
 801417a:	4770      	bx	lr
 801417c:	240001f4 	.word	0x240001f4
 8014180:	e000ed04 	.word	0xe000ed04

08014184 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8014184:	b480      	push	{r7}
 8014186:	b083      	sub	sp, #12
 8014188:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801418a:	4b12      	ldr	r3, [pc, #72]	; (80141d4 <vPortExitCritical+0x50>)
 801418c:	681b      	ldr	r3, [r3, #0]
 801418e:	2b00      	cmp	r3, #0
 8014190:	d10a      	bne.n	80141a8 <vPortExitCritical+0x24>
	__asm volatile
 8014192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014196:	f383 8811 	msr	BASEPRI, r3
 801419a:	f3bf 8f6f 	isb	sy
 801419e:	f3bf 8f4f 	dsb	sy
 80141a2:	607b      	str	r3, [r7, #4]
}
 80141a4:	bf00      	nop
 80141a6:	e7fe      	b.n	80141a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80141a8:	4b0a      	ldr	r3, [pc, #40]	; (80141d4 <vPortExitCritical+0x50>)
 80141aa:	681b      	ldr	r3, [r3, #0]
 80141ac:	3b01      	subs	r3, #1
 80141ae:	4a09      	ldr	r2, [pc, #36]	; (80141d4 <vPortExitCritical+0x50>)
 80141b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80141b2:	4b08      	ldr	r3, [pc, #32]	; (80141d4 <vPortExitCritical+0x50>)
 80141b4:	681b      	ldr	r3, [r3, #0]
 80141b6:	2b00      	cmp	r3, #0
 80141b8:	d105      	bne.n	80141c6 <vPortExitCritical+0x42>
 80141ba:	2300      	movs	r3, #0
 80141bc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80141be:	683b      	ldr	r3, [r7, #0]
 80141c0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80141c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80141c6:	bf00      	nop
 80141c8:	370c      	adds	r7, #12
 80141ca:	46bd      	mov	sp, r7
 80141cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141d0:	4770      	bx	lr
 80141d2:	bf00      	nop
 80141d4:	240001f4 	.word	0x240001f4
	...

080141e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80141e0:	f3ef 8009 	mrs	r0, PSP
 80141e4:	f3bf 8f6f 	isb	sy
 80141e8:	4b15      	ldr	r3, [pc, #84]	; (8014240 <pxCurrentTCBConst>)
 80141ea:	681a      	ldr	r2, [r3, #0]
 80141ec:	f01e 0f10 	tst.w	lr, #16
 80141f0:	bf08      	it	eq
 80141f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80141f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141fa:	6010      	str	r0, [r2, #0]
 80141fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014200:	f04f 0050 	mov.w	r0, #80	; 0x50
 8014204:	f380 8811 	msr	BASEPRI, r0
 8014208:	f3bf 8f4f 	dsb	sy
 801420c:	f3bf 8f6f 	isb	sy
 8014210:	f7ff fcba 	bl	8013b88 <vTaskSwitchContext>
 8014214:	f04f 0000 	mov.w	r0, #0
 8014218:	f380 8811 	msr	BASEPRI, r0
 801421c:	bc09      	pop	{r0, r3}
 801421e:	6819      	ldr	r1, [r3, #0]
 8014220:	6808      	ldr	r0, [r1, #0]
 8014222:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014226:	f01e 0f10 	tst.w	lr, #16
 801422a:	bf08      	it	eq
 801422c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014230:	f380 8809 	msr	PSP, r0
 8014234:	f3bf 8f6f 	isb	sy
 8014238:	4770      	bx	lr
 801423a:	bf00      	nop
 801423c:	f3af 8000 	nop.w

08014240 <pxCurrentTCBConst>:
 8014240:	24000c10 	.word	0x24000c10
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014244:	bf00      	nop
 8014246:	bf00      	nop

08014248 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014248:	b580      	push	{r7, lr}
 801424a:	b082      	sub	sp, #8
 801424c:	af00      	add	r7, sp, #0
	__asm volatile
 801424e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014252:	f383 8811 	msr	BASEPRI, r3
 8014256:	f3bf 8f6f 	isb	sy
 801425a:	f3bf 8f4f 	dsb	sy
 801425e:	607b      	str	r3, [r7, #4]
}
 8014260:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8014262:	f7ff fbd9 	bl	8013a18 <xTaskIncrementTick>
 8014266:	4603      	mov	r3, r0
 8014268:	2b00      	cmp	r3, #0
 801426a:	d003      	beq.n	8014274 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801426c:	4b06      	ldr	r3, [pc, #24]	; (8014288 <SysTick_Handler+0x40>)
 801426e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014272:	601a      	str	r2, [r3, #0]
 8014274:	2300      	movs	r3, #0
 8014276:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014278:	683b      	ldr	r3, [r7, #0]
 801427a:	f383 8811 	msr	BASEPRI, r3
}
 801427e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8014280:	bf00      	nop
 8014282:	3708      	adds	r7, #8
 8014284:	46bd      	mov	sp, r7
 8014286:	bd80      	pop	{r7, pc}
 8014288:	e000ed04 	.word	0xe000ed04

0801428c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801428c:	b480      	push	{r7}
 801428e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014290:	4b0b      	ldr	r3, [pc, #44]	; (80142c0 <vPortSetupTimerInterrupt+0x34>)
 8014292:	2200      	movs	r2, #0
 8014294:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8014296:	4b0b      	ldr	r3, [pc, #44]	; (80142c4 <vPortSetupTimerInterrupt+0x38>)
 8014298:	2200      	movs	r2, #0
 801429a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801429c:	4b0a      	ldr	r3, [pc, #40]	; (80142c8 <vPortSetupTimerInterrupt+0x3c>)
 801429e:	681b      	ldr	r3, [r3, #0]
 80142a0:	4a0a      	ldr	r2, [pc, #40]	; (80142cc <vPortSetupTimerInterrupt+0x40>)
 80142a2:	fba2 2303 	umull	r2, r3, r2, r3
 80142a6:	099b      	lsrs	r3, r3, #6
 80142a8:	4a09      	ldr	r2, [pc, #36]	; (80142d0 <vPortSetupTimerInterrupt+0x44>)
 80142aa:	3b01      	subs	r3, #1
 80142ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80142ae:	4b04      	ldr	r3, [pc, #16]	; (80142c0 <vPortSetupTimerInterrupt+0x34>)
 80142b0:	2207      	movs	r2, #7
 80142b2:	601a      	str	r2, [r3, #0]
}
 80142b4:	bf00      	nop
 80142b6:	46bd      	mov	sp, r7
 80142b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142bc:	4770      	bx	lr
 80142be:	bf00      	nop
 80142c0:	e000e010 	.word	0xe000e010
 80142c4:	e000e018 	.word	0xe000e018
 80142c8:	24000044 	.word	0x24000044
 80142cc:	10624dd3 	.word	0x10624dd3
 80142d0:	e000e014 	.word	0xe000e014

080142d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80142d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80142e4 <vPortEnableVFP+0x10>
 80142d8:	6801      	ldr	r1, [r0, #0]
 80142da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80142de:	6001      	str	r1, [r0, #0]
 80142e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80142e2:	bf00      	nop
 80142e4:	e000ed88 	.word	0xe000ed88

080142e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80142e8:	b580      	push	{r7, lr}
 80142ea:	b08a      	sub	sp, #40	; 0x28
 80142ec:	af00      	add	r7, sp, #0
 80142ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80142f0:	2300      	movs	r3, #0
 80142f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80142f4:	f7ff fae6 	bl	80138c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80142f8:	4b5b      	ldr	r3, [pc, #364]	; (8014468 <pvPortMalloc+0x180>)
 80142fa:	681b      	ldr	r3, [r3, #0]
 80142fc:	2b00      	cmp	r3, #0
 80142fe:	d101      	bne.n	8014304 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8014300:	f000 f920 	bl	8014544 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8014304:	4b59      	ldr	r3, [pc, #356]	; (801446c <pvPortMalloc+0x184>)
 8014306:	681a      	ldr	r2, [r3, #0]
 8014308:	687b      	ldr	r3, [r7, #4]
 801430a:	4013      	ands	r3, r2
 801430c:	2b00      	cmp	r3, #0
 801430e:	f040 8093 	bne.w	8014438 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8014312:	687b      	ldr	r3, [r7, #4]
 8014314:	2b00      	cmp	r3, #0
 8014316:	d01d      	beq.n	8014354 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8014318:	2208      	movs	r2, #8
 801431a:	687b      	ldr	r3, [r7, #4]
 801431c:	4413      	add	r3, r2
 801431e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8014320:	687b      	ldr	r3, [r7, #4]
 8014322:	f003 0307 	and.w	r3, r3, #7
 8014326:	2b00      	cmp	r3, #0
 8014328:	d014      	beq.n	8014354 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801432a:	687b      	ldr	r3, [r7, #4]
 801432c:	f023 0307 	bic.w	r3, r3, #7
 8014330:	3308      	adds	r3, #8
 8014332:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014334:	687b      	ldr	r3, [r7, #4]
 8014336:	f003 0307 	and.w	r3, r3, #7
 801433a:	2b00      	cmp	r3, #0
 801433c:	d00a      	beq.n	8014354 <pvPortMalloc+0x6c>
	__asm volatile
 801433e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014342:	f383 8811 	msr	BASEPRI, r3
 8014346:	f3bf 8f6f 	isb	sy
 801434a:	f3bf 8f4f 	dsb	sy
 801434e:	617b      	str	r3, [r7, #20]
}
 8014350:	bf00      	nop
 8014352:	e7fe      	b.n	8014352 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8014354:	687b      	ldr	r3, [r7, #4]
 8014356:	2b00      	cmp	r3, #0
 8014358:	d06e      	beq.n	8014438 <pvPortMalloc+0x150>
 801435a:	4b45      	ldr	r3, [pc, #276]	; (8014470 <pvPortMalloc+0x188>)
 801435c:	681b      	ldr	r3, [r3, #0]
 801435e:	687a      	ldr	r2, [r7, #4]
 8014360:	429a      	cmp	r2, r3
 8014362:	d869      	bhi.n	8014438 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8014364:	4b43      	ldr	r3, [pc, #268]	; (8014474 <pvPortMalloc+0x18c>)
 8014366:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8014368:	4b42      	ldr	r3, [pc, #264]	; (8014474 <pvPortMalloc+0x18c>)
 801436a:	681b      	ldr	r3, [r3, #0]
 801436c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801436e:	e004      	b.n	801437a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8014370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014372:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8014374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014376:	681b      	ldr	r3, [r3, #0]
 8014378:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801437a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801437c:	685b      	ldr	r3, [r3, #4]
 801437e:	687a      	ldr	r2, [r7, #4]
 8014380:	429a      	cmp	r2, r3
 8014382:	d903      	bls.n	801438c <pvPortMalloc+0xa4>
 8014384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014386:	681b      	ldr	r3, [r3, #0]
 8014388:	2b00      	cmp	r3, #0
 801438a:	d1f1      	bne.n	8014370 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801438c:	4b36      	ldr	r3, [pc, #216]	; (8014468 <pvPortMalloc+0x180>)
 801438e:	681b      	ldr	r3, [r3, #0]
 8014390:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014392:	429a      	cmp	r2, r3
 8014394:	d050      	beq.n	8014438 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8014396:	6a3b      	ldr	r3, [r7, #32]
 8014398:	681b      	ldr	r3, [r3, #0]
 801439a:	2208      	movs	r2, #8
 801439c:	4413      	add	r3, r2
 801439e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80143a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143a2:	681a      	ldr	r2, [r3, #0]
 80143a4:	6a3b      	ldr	r3, [r7, #32]
 80143a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80143a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143aa:	685a      	ldr	r2, [r3, #4]
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	1ad2      	subs	r2, r2, r3
 80143b0:	2308      	movs	r3, #8
 80143b2:	005b      	lsls	r3, r3, #1
 80143b4:	429a      	cmp	r2, r3
 80143b6:	d91f      	bls.n	80143f8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80143b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80143ba:	687b      	ldr	r3, [r7, #4]
 80143bc:	4413      	add	r3, r2
 80143be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80143c0:	69bb      	ldr	r3, [r7, #24]
 80143c2:	f003 0307 	and.w	r3, r3, #7
 80143c6:	2b00      	cmp	r3, #0
 80143c8:	d00a      	beq.n	80143e0 <pvPortMalloc+0xf8>
	__asm volatile
 80143ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80143ce:	f383 8811 	msr	BASEPRI, r3
 80143d2:	f3bf 8f6f 	isb	sy
 80143d6:	f3bf 8f4f 	dsb	sy
 80143da:	613b      	str	r3, [r7, #16]
}
 80143dc:	bf00      	nop
 80143de:	e7fe      	b.n	80143de <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80143e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143e2:	685a      	ldr	r2, [r3, #4]
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	1ad2      	subs	r2, r2, r3
 80143e8:	69bb      	ldr	r3, [r7, #24]
 80143ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80143ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143ee:	687a      	ldr	r2, [r7, #4]
 80143f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80143f2:	69b8      	ldr	r0, [r7, #24]
 80143f4:	f000 f908 	bl	8014608 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80143f8:	4b1d      	ldr	r3, [pc, #116]	; (8014470 <pvPortMalloc+0x188>)
 80143fa:	681a      	ldr	r2, [r3, #0]
 80143fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143fe:	685b      	ldr	r3, [r3, #4]
 8014400:	1ad3      	subs	r3, r2, r3
 8014402:	4a1b      	ldr	r2, [pc, #108]	; (8014470 <pvPortMalloc+0x188>)
 8014404:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8014406:	4b1a      	ldr	r3, [pc, #104]	; (8014470 <pvPortMalloc+0x188>)
 8014408:	681a      	ldr	r2, [r3, #0]
 801440a:	4b1b      	ldr	r3, [pc, #108]	; (8014478 <pvPortMalloc+0x190>)
 801440c:	681b      	ldr	r3, [r3, #0]
 801440e:	429a      	cmp	r2, r3
 8014410:	d203      	bcs.n	801441a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8014412:	4b17      	ldr	r3, [pc, #92]	; (8014470 <pvPortMalloc+0x188>)
 8014414:	681b      	ldr	r3, [r3, #0]
 8014416:	4a18      	ldr	r2, [pc, #96]	; (8014478 <pvPortMalloc+0x190>)
 8014418:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801441a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801441c:	685a      	ldr	r2, [r3, #4]
 801441e:	4b13      	ldr	r3, [pc, #76]	; (801446c <pvPortMalloc+0x184>)
 8014420:	681b      	ldr	r3, [r3, #0]
 8014422:	431a      	orrs	r2, r3
 8014424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014426:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8014428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801442a:	2200      	movs	r2, #0
 801442c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801442e:	4b13      	ldr	r3, [pc, #76]	; (801447c <pvPortMalloc+0x194>)
 8014430:	681b      	ldr	r3, [r3, #0]
 8014432:	3301      	adds	r3, #1
 8014434:	4a11      	ldr	r2, [pc, #68]	; (801447c <pvPortMalloc+0x194>)
 8014436:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8014438:	f7ff fa52 	bl	80138e0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801443c:	69fb      	ldr	r3, [r7, #28]
 801443e:	f003 0307 	and.w	r3, r3, #7
 8014442:	2b00      	cmp	r3, #0
 8014444:	d00a      	beq.n	801445c <pvPortMalloc+0x174>
	__asm volatile
 8014446:	f04f 0350 	mov.w	r3, #80	; 0x50
 801444a:	f383 8811 	msr	BASEPRI, r3
 801444e:	f3bf 8f6f 	isb	sy
 8014452:	f3bf 8f4f 	dsb	sy
 8014456:	60fb      	str	r3, [r7, #12]
}
 8014458:	bf00      	nop
 801445a:	e7fe      	b.n	801445a <pvPortMalloc+0x172>
	return pvReturn;
 801445c:	69fb      	ldr	r3, [r7, #28]
}
 801445e:	4618      	mov	r0, r3
 8014460:	3728      	adds	r7, #40	; 0x28
 8014462:	46bd      	mov	sp, r7
 8014464:	bd80      	pop	{r7, pc}
 8014466:	bf00      	nop
 8014468:	2400494c 	.word	0x2400494c
 801446c:	24004960 	.word	0x24004960
 8014470:	24004950 	.word	0x24004950
 8014474:	24004944 	.word	0x24004944
 8014478:	24004954 	.word	0x24004954
 801447c:	24004958 	.word	0x24004958

08014480 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014480:	b580      	push	{r7, lr}
 8014482:	b086      	sub	sp, #24
 8014484:	af00      	add	r7, sp, #0
 8014486:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8014488:	687b      	ldr	r3, [r7, #4]
 801448a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801448c:	687b      	ldr	r3, [r7, #4]
 801448e:	2b00      	cmp	r3, #0
 8014490:	d04d      	beq.n	801452e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8014492:	2308      	movs	r3, #8
 8014494:	425b      	negs	r3, r3
 8014496:	697a      	ldr	r2, [r7, #20]
 8014498:	4413      	add	r3, r2
 801449a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801449c:	697b      	ldr	r3, [r7, #20]
 801449e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80144a0:	693b      	ldr	r3, [r7, #16]
 80144a2:	685a      	ldr	r2, [r3, #4]
 80144a4:	4b24      	ldr	r3, [pc, #144]	; (8014538 <vPortFree+0xb8>)
 80144a6:	681b      	ldr	r3, [r3, #0]
 80144a8:	4013      	ands	r3, r2
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	d10a      	bne.n	80144c4 <vPortFree+0x44>
	__asm volatile
 80144ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80144b2:	f383 8811 	msr	BASEPRI, r3
 80144b6:	f3bf 8f6f 	isb	sy
 80144ba:	f3bf 8f4f 	dsb	sy
 80144be:	60fb      	str	r3, [r7, #12]
}
 80144c0:	bf00      	nop
 80144c2:	e7fe      	b.n	80144c2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80144c4:	693b      	ldr	r3, [r7, #16]
 80144c6:	681b      	ldr	r3, [r3, #0]
 80144c8:	2b00      	cmp	r3, #0
 80144ca:	d00a      	beq.n	80144e2 <vPortFree+0x62>
	__asm volatile
 80144cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80144d0:	f383 8811 	msr	BASEPRI, r3
 80144d4:	f3bf 8f6f 	isb	sy
 80144d8:	f3bf 8f4f 	dsb	sy
 80144dc:	60bb      	str	r3, [r7, #8]
}
 80144de:	bf00      	nop
 80144e0:	e7fe      	b.n	80144e0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80144e2:	693b      	ldr	r3, [r7, #16]
 80144e4:	685a      	ldr	r2, [r3, #4]
 80144e6:	4b14      	ldr	r3, [pc, #80]	; (8014538 <vPortFree+0xb8>)
 80144e8:	681b      	ldr	r3, [r3, #0]
 80144ea:	4013      	ands	r3, r2
 80144ec:	2b00      	cmp	r3, #0
 80144ee:	d01e      	beq.n	801452e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80144f0:	693b      	ldr	r3, [r7, #16]
 80144f2:	681b      	ldr	r3, [r3, #0]
 80144f4:	2b00      	cmp	r3, #0
 80144f6:	d11a      	bne.n	801452e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80144f8:	693b      	ldr	r3, [r7, #16]
 80144fa:	685a      	ldr	r2, [r3, #4]
 80144fc:	4b0e      	ldr	r3, [pc, #56]	; (8014538 <vPortFree+0xb8>)
 80144fe:	681b      	ldr	r3, [r3, #0]
 8014500:	43db      	mvns	r3, r3
 8014502:	401a      	ands	r2, r3
 8014504:	693b      	ldr	r3, [r7, #16]
 8014506:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014508:	f7ff f9dc 	bl	80138c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801450c:	693b      	ldr	r3, [r7, #16]
 801450e:	685a      	ldr	r2, [r3, #4]
 8014510:	4b0a      	ldr	r3, [pc, #40]	; (801453c <vPortFree+0xbc>)
 8014512:	681b      	ldr	r3, [r3, #0]
 8014514:	4413      	add	r3, r2
 8014516:	4a09      	ldr	r2, [pc, #36]	; (801453c <vPortFree+0xbc>)
 8014518:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801451a:	6938      	ldr	r0, [r7, #16]
 801451c:	f000 f874 	bl	8014608 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8014520:	4b07      	ldr	r3, [pc, #28]	; (8014540 <vPortFree+0xc0>)
 8014522:	681b      	ldr	r3, [r3, #0]
 8014524:	3301      	adds	r3, #1
 8014526:	4a06      	ldr	r2, [pc, #24]	; (8014540 <vPortFree+0xc0>)
 8014528:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801452a:	f7ff f9d9 	bl	80138e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801452e:	bf00      	nop
 8014530:	3718      	adds	r7, #24
 8014532:	46bd      	mov	sp, r7
 8014534:	bd80      	pop	{r7, pc}
 8014536:	bf00      	nop
 8014538:	24004960 	.word	0x24004960
 801453c:	24004950 	.word	0x24004950
 8014540:	2400495c 	.word	0x2400495c

08014544 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8014544:	b480      	push	{r7}
 8014546:	b085      	sub	sp, #20
 8014548:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801454a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 801454e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8014550:	4b27      	ldr	r3, [pc, #156]	; (80145f0 <prvHeapInit+0xac>)
 8014552:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8014554:	68fb      	ldr	r3, [r7, #12]
 8014556:	f003 0307 	and.w	r3, r3, #7
 801455a:	2b00      	cmp	r3, #0
 801455c:	d00c      	beq.n	8014578 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801455e:	68fb      	ldr	r3, [r7, #12]
 8014560:	3307      	adds	r3, #7
 8014562:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014564:	68fb      	ldr	r3, [r7, #12]
 8014566:	f023 0307 	bic.w	r3, r3, #7
 801456a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801456c:	68ba      	ldr	r2, [r7, #8]
 801456e:	68fb      	ldr	r3, [r7, #12]
 8014570:	1ad3      	subs	r3, r2, r3
 8014572:	4a1f      	ldr	r2, [pc, #124]	; (80145f0 <prvHeapInit+0xac>)
 8014574:	4413      	add	r3, r2
 8014576:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014578:	68fb      	ldr	r3, [r7, #12]
 801457a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801457c:	4a1d      	ldr	r2, [pc, #116]	; (80145f4 <prvHeapInit+0xb0>)
 801457e:	687b      	ldr	r3, [r7, #4]
 8014580:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8014582:	4b1c      	ldr	r3, [pc, #112]	; (80145f4 <prvHeapInit+0xb0>)
 8014584:	2200      	movs	r2, #0
 8014586:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014588:	687b      	ldr	r3, [r7, #4]
 801458a:	68ba      	ldr	r2, [r7, #8]
 801458c:	4413      	add	r3, r2
 801458e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8014590:	2208      	movs	r2, #8
 8014592:	68fb      	ldr	r3, [r7, #12]
 8014594:	1a9b      	subs	r3, r3, r2
 8014596:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014598:	68fb      	ldr	r3, [r7, #12]
 801459a:	f023 0307 	bic.w	r3, r3, #7
 801459e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80145a0:	68fb      	ldr	r3, [r7, #12]
 80145a2:	4a15      	ldr	r2, [pc, #84]	; (80145f8 <prvHeapInit+0xb4>)
 80145a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80145a6:	4b14      	ldr	r3, [pc, #80]	; (80145f8 <prvHeapInit+0xb4>)
 80145a8:	681b      	ldr	r3, [r3, #0]
 80145aa:	2200      	movs	r2, #0
 80145ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80145ae:	4b12      	ldr	r3, [pc, #72]	; (80145f8 <prvHeapInit+0xb4>)
 80145b0:	681b      	ldr	r3, [r3, #0]
 80145b2:	2200      	movs	r2, #0
 80145b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80145b6:	687b      	ldr	r3, [r7, #4]
 80145b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80145ba:	683b      	ldr	r3, [r7, #0]
 80145bc:	68fa      	ldr	r2, [r7, #12]
 80145be:	1ad2      	subs	r2, r2, r3
 80145c0:	683b      	ldr	r3, [r7, #0]
 80145c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80145c4:	4b0c      	ldr	r3, [pc, #48]	; (80145f8 <prvHeapInit+0xb4>)
 80145c6:	681a      	ldr	r2, [r3, #0]
 80145c8:	683b      	ldr	r3, [r7, #0]
 80145ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80145cc:	683b      	ldr	r3, [r7, #0]
 80145ce:	685b      	ldr	r3, [r3, #4]
 80145d0:	4a0a      	ldr	r2, [pc, #40]	; (80145fc <prvHeapInit+0xb8>)
 80145d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80145d4:	683b      	ldr	r3, [r7, #0]
 80145d6:	685b      	ldr	r3, [r3, #4]
 80145d8:	4a09      	ldr	r2, [pc, #36]	; (8014600 <prvHeapInit+0xbc>)
 80145da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80145dc:	4b09      	ldr	r3, [pc, #36]	; (8014604 <prvHeapInit+0xc0>)
 80145de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80145e2:	601a      	str	r2, [r3, #0]
}
 80145e4:	bf00      	nop
 80145e6:	3714      	adds	r7, #20
 80145e8:	46bd      	mov	sp, r7
 80145ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145ee:	4770      	bx	lr
 80145f0:	24000d44 	.word	0x24000d44
 80145f4:	24004944 	.word	0x24004944
 80145f8:	2400494c 	.word	0x2400494c
 80145fc:	24004954 	.word	0x24004954
 8014600:	24004950 	.word	0x24004950
 8014604:	24004960 	.word	0x24004960

08014608 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014608:	b480      	push	{r7}
 801460a:	b085      	sub	sp, #20
 801460c:	af00      	add	r7, sp, #0
 801460e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014610:	4b28      	ldr	r3, [pc, #160]	; (80146b4 <prvInsertBlockIntoFreeList+0xac>)
 8014612:	60fb      	str	r3, [r7, #12]
 8014614:	e002      	b.n	801461c <prvInsertBlockIntoFreeList+0x14>
 8014616:	68fb      	ldr	r3, [r7, #12]
 8014618:	681b      	ldr	r3, [r3, #0]
 801461a:	60fb      	str	r3, [r7, #12]
 801461c:	68fb      	ldr	r3, [r7, #12]
 801461e:	681b      	ldr	r3, [r3, #0]
 8014620:	687a      	ldr	r2, [r7, #4]
 8014622:	429a      	cmp	r2, r3
 8014624:	d8f7      	bhi.n	8014616 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8014626:	68fb      	ldr	r3, [r7, #12]
 8014628:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801462a:	68fb      	ldr	r3, [r7, #12]
 801462c:	685b      	ldr	r3, [r3, #4]
 801462e:	68ba      	ldr	r2, [r7, #8]
 8014630:	4413      	add	r3, r2
 8014632:	687a      	ldr	r2, [r7, #4]
 8014634:	429a      	cmp	r2, r3
 8014636:	d108      	bne.n	801464a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014638:	68fb      	ldr	r3, [r7, #12]
 801463a:	685a      	ldr	r2, [r3, #4]
 801463c:	687b      	ldr	r3, [r7, #4]
 801463e:	685b      	ldr	r3, [r3, #4]
 8014640:	441a      	add	r2, r3
 8014642:	68fb      	ldr	r3, [r7, #12]
 8014644:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8014646:	68fb      	ldr	r3, [r7, #12]
 8014648:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801464a:	687b      	ldr	r3, [r7, #4]
 801464c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	685b      	ldr	r3, [r3, #4]
 8014652:	68ba      	ldr	r2, [r7, #8]
 8014654:	441a      	add	r2, r3
 8014656:	68fb      	ldr	r3, [r7, #12]
 8014658:	681b      	ldr	r3, [r3, #0]
 801465a:	429a      	cmp	r2, r3
 801465c:	d118      	bne.n	8014690 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801465e:	68fb      	ldr	r3, [r7, #12]
 8014660:	681a      	ldr	r2, [r3, #0]
 8014662:	4b15      	ldr	r3, [pc, #84]	; (80146b8 <prvInsertBlockIntoFreeList+0xb0>)
 8014664:	681b      	ldr	r3, [r3, #0]
 8014666:	429a      	cmp	r2, r3
 8014668:	d00d      	beq.n	8014686 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801466a:	687b      	ldr	r3, [r7, #4]
 801466c:	685a      	ldr	r2, [r3, #4]
 801466e:	68fb      	ldr	r3, [r7, #12]
 8014670:	681b      	ldr	r3, [r3, #0]
 8014672:	685b      	ldr	r3, [r3, #4]
 8014674:	441a      	add	r2, r3
 8014676:	687b      	ldr	r3, [r7, #4]
 8014678:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801467a:	68fb      	ldr	r3, [r7, #12]
 801467c:	681b      	ldr	r3, [r3, #0]
 801467e:	681a      	ldr	r2, [r3, #0]
 8014680:	687b      	ldr	r3, [r7, #4]
 8014682:	601a      	str	r2, [r3, #0]
 8014684:	e008      	b.n	8014698 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014686:	4b0c      	ldr	r3, [pc, #48]	; (80146b8 <prvInsertBlockIntoFreeList+0xb0>)
 8014688:	681a      	ldr	r2, [r3, #0]
 801468a:	687b      	ldr	r3, [r7, #4]
 801468c:	601a      	str	r2, [r3, #0]
 801468e:	e003      	b.n	8014698 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014690:	68fb      	ldr	r3, [r7, #12]
 8014692:	681a      	ldr	r2, [r3, #0]
 8014694:	687b      	ldr	r3, [r7, #4]
 8014696:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014698:	68fa      	ldr	r2, [r7, #12]
 801469a:	687b      	ldr	r3, [r7, #4]
 801469c:	429a      	cmp	r2, r3
 801469e:	d002      	beq.n	80146a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80146a0:	68fb      	ldr	r3, [r7, #12]
 80146a2:	687a      	ldr	r2, [r7, #4]
 80146a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80146a6:	bf00      	nop
 80146a8:	3714      	adds	r7, #20
 80146aa:	46bd      	mov	sp, r7
 80146ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146b0:	4770      	bx	lr
 80146b2:	bf00      	nop
 80146b4:	24004944 	.word	0x24004944
 80146b8:	2400494c 	.word	0x2400494c

080146bc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80146bc:	b580      	push	{r7, lr}
 80146be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80146c0:	2200      	movs	r2, #0
 80146c2:	4913      	ldr	r1, [pc, #76]	; (8014710 <MX_USB_DEVICE_Init+0x54>)
 80146c4:	4813      	ldr	r0, [pc, #76]	; (8014714 <MX_USB_DEVICE_Init+0x58>)
 80146c6:	f7fd faf7 	bl	8011cb8 <USBD_Init>
 80146ca:	4603      	mov	r3, r0
 80146cc:	2b00      	cmp	r3, #0
 80146ce:	d001      	beq.n	80146d4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80146d0:	f7ed fb9a 	bl	8001e08 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80146d4:	4910      	ldr	r1, [pc, #64]	; (8014718 <MX_USB_DEVICE_Init+0x5c>)
 80146d6:	480f      	ldr	r0, [pc, #60]	; (8014714 <MX_USB_DEVICE_Init+0x58>)
 80146d8:	f7fd fb1e 	bl	8011d18 <USBD_RegisterClass>
 80146dc:	4603      	mov	r3, r0
 80146de:	2b00      	cmp	r3, #0
 80146e0:	d001      	beq.n	80146e6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80146e2:	f7ed fb91 	bl	8001e08 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80146e6:	490d      	ldr	r1, [pc, #52]	; (801471c <MX_USB_DEVICE_Init+0x60>)
 80146e8:	480a      	ldr	r0, [pc, #40]	; (8014714 <MX_USB_DEVICE_Init+0x58>)
 80146ea:	f7fd fa3f 	bl	8011b6c <USBD_CDC_RegisterInterface>
 80146ee:	4603      	mov	r3, r0
 80146f0:	2b00      	cmp	r3, #0
 80146f2:	d001      	beq.n	80146f8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80146f4:	f7ed fb88 	bl	8001e08 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80146f8:	4806      	ldr	r0, [pc, #24]	; (8014714 <MX_USB_DEVICE_Init+0x58>)
 80146fa:	f7fd fb34 	bl	8011d66 <USBD_Start>
 80146fe:	4603      	mov	r3, r0
 8014700:	2b00      	cmp	r3, #0
 8014702:	d001      	beq.n	8014708 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8014704:	f7ed fb80 	bl	8001e08 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8014708:	f7f3 ff62 	bl	80085d0 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801470c:	bf00      	nop
 801470e:	bd80      	pop	{r7, pc}
 8014710:	2400020c 	.word	0x2400020c
 8014714:	240051f0 	.word	0x240051f0
 8014718:	240000f0 	.word	0x240000f0
 801471c:	240001f8 	.word	0x240001f8

08014720 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8014720:	b580      	push	{r7, lr}
 8014722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8014724:	2200      	movs	r2, #0
 8014726:	4905      	ldr	r1, [pc, #20]	; (801473c <CDC_Init_FS+0x1c>)
 8014728:	4805      	ldr	r0, [pc, #20]	; (8014740 <CDC_Init_FS+0x20>)
 801472a:	f7fd fa34 	bl	8011b96 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801472e:	4905      	ldr	r1, [pc, #20]	; (8014744 <CDC_Init_FS+0x24>)
 8014730:	4803      	ldr	r0, [pc, #12]	; (8014740 <CDC_Init_FS+0x20>)
 8014732:	f7fd fa4e 	bl	8011bd2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8014736:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8014738:	4618      	mov	r0, r3
 801473a:	bd80      	pop	{r7, pc}
 801473c:	24005cc0 	.word	0x24005cc0
 8014740:	240051f0 	.word	0x240051f0
 8014744:	240054c0 	.word	0x240054c0

08014748 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8014748:	b480      	push	{r7}
 801474a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 801474c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801474e:	4618      	mov	r0, r3
 8014750:	46bd      	mov	sp, r7
 8014752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014756:	4770      	bx	lr

08014758 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8014758:	b480      	push	{r7}
 801475a:	b083      	sub	sp, #12
 801475c:	af00      	add	r7, sp, #0
 801475e:	4603      	mov	r3, r0
 8014760:	6039      	str	r1, [r7, #0]
 8014762:	71fb      	strb	r3, [r7, #7]
 8014764:	4613      	mov	r3, r2
 8014766:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8014768:	79fb      	ldrb	r3, [r7, #7]
 801476a:	2b23      	cmp	r3, #35	; 0x23
 801476c:	d84a      	bhi.n	8014804 <CDC_Control_FS+0xac>
 801476e:	a201      	add	r2, pc, #4	; (adr r2, 8014774 <CDC_Control_FS+0x1c>)
 8014770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014774:	08014805 	.word	0x08014805
 8014778:	08014805 	.word	0x08014805
 801477c:	08014805 	.word	0x08014805
 8014780:	08014805 	.word	0x08014805
 8014784:	08014805 	.word	0x08014805
 8014788:	08014805 	.word	0x08014805
 801478c:	08014805 	.word	0x08014805
 8014790:	08014805 	.word	0x08014805
 8014794:	08014805 	.word	0x08014805
 8014798:	08014805 	.word	0x08014805
 801479c:	08014805 	.word	0x08014805
 80147a0:	08014805 	.word	0x08014805
 80147a4:	08014805 	.word	0x08014805
 80147a8:	08014805 	.word	0x08014805
 80147ac:	08014805 	.word	0x08014805
 80147b0:	08014805 	.word	0x08014805
 80147b4:	08014805 	.word	0x08014805
 80147b8:	08014805 	.word	0x08014805
 80147bc:	08014805 	.word	0x08014805
 80147c0:	08014805 	.word	0x08014805
 80147c4:	08014805 	.word	0x08014805
 80147c8:	08014805 	.word	0x08014805
 80147cc:	08014805 	.word	0x08014805
 80147d0:	08014805 	.word	0x08014805
 80147d4:	08014805 	.word	0x08014805
 80147d8:	08014805 	.word	0x08014805
 80147dc:	08014805 	.word	0x08014805
 80147e0:	08014805 	.word	0x08014805
 80147e4:	08014805 	.word	0x08014805
 80147e8:	08014805 	.word	0x08014805
 80147ec:	08014805 	.word	0x08014805
 80147f0:	08014805 	.word	0x08014805
 80147f4:	08014805 	.word	0x08014805
 80147f8:	08014805 	.word	0x08014805
 80147fc:	08014805 	.word	0x08014805
 8014800:	08014805 	.word	0x08014805
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8014804:	bf00      	nop
  }

  return (USBD_OK);
 8014806:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8014808:	4618      	mov	r0, r3
 801480a:	370c      	adds	r7, #12
 801480c:	46bd      	mov	sp, r7
 801480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014812:	4770      	bx	lr

08014814 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8014814:	b580      	push	{r7, lr}
 8014816:	b082      	sub	sp, #8
 8014818:	af00      	add	r7, sp, #0
 801481a:	6078      	str	r0, [r7, #4]
 801481c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801481e:	6879      	ldr	r1, [r7, #4]
 8014820:	4805      	ldr	r0, [pc, #20]	; (8014838 <CDC_Receive_FS+0x24>)
 8014822:	f7fd f9d6 	bl	8011bd2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8014826:	4804      	ldr	r0, [pc, #16]	; (8014838 <CDC_Receive_FS+0x24>)
 8014828:	f7fd fa1c 	bl	8011c64 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 801482c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801482e:	4618      	mov	r0, r3
 8014830:	3708      	adds	r7, #8
 8014832:	46bd      	mov	sp, r7
 8014834:	bd80      	pop	{r7, pc}
 8014836:	bf00      	nop
 8014838:	240051f0 	.word	0x240051f0

0801483c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 801483c:	b580      	push	{r7, lr}
 801483e:	b084      	sub	sp, #16
 8014840:	af00      	add	r7, sp, #0
 8014842:	6078      	str	r0, [r7, #4]
 8014844:	460b      	mov	r3, r1
 8014846:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8014848:	2300      	movs	r3, #0
 801484a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 801484c:	4b0d      	ldr	r3, [pc, #52]	; (8014884 <CDC_Transmit_FS+0x48>)
 801484e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8014852:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8014854:	68bb      	ldr	r3, [r7, #8]
 8014856:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801485a:	2b00      	cmp	r3, #0
 801485c:	d001      	beq.n	8014862 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801485e:	2301      	movs	r3, #1
 8014860:	e00b      	b.n	801487a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8014862:	887b      	ldrh	r3, [r7, #2]
 8014864:	461a      	mov	r2, r3
 8014866:	6879      	ldr	r1, [r7, #4]
 8014868:	4806      	ldr	r0, [pc, #24]	; (8014884 <CDC_Transmit_FS+0x48>)
 801486a:	f7fd f994 	bl	8011b96 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801486e:	4805      	ldr	r0, [pc, #20]	; (8014884 <CDC_Transmit_FS+0x48>)
 8014870:	f7fd f9c8 	bl	8011c04 <USBD_CDC_TransmitPacket>
 8014874:	4603      	mov	r3, r0
 8014876:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8014878:	7bfb      	ldrb	r3, [r7, #15]
}
 801487a:	4618      	mov	r0, r3
 801487c:	3710      	adds	r7, #16
 801487e:	46bd      	mov	sp, r7
 8014880:	bd80      	pop	{r7, pc}
 8014882:	bf00      	nop
 8014884:	240051f0 	.word	0x240051f0

08014888 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8014888:	b480      	push	{r7}
 801488a:	b087      	sub	sp, #28
 801488c:	af00      	add	r7, sp, #0
 801488e:	60f8      	str	r0, [r7, #12]
 8014890:	60b9      	str	r1, [r7, #8]
 8014892:	4613      	mov	r3, r2
 8014894:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8014896:	2300      	movs	r3, #0
 8014898:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801489a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801489e:	4618      	mov	r0, r3
 80148a0:	371c      	adds	r7, #28
 80148a2:	46bd      	mov	sp, r7
 80148a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148a8:	4770      	bx	lr
	...

080148ac <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80148ac:	b480      	push	{r7}
 80148ae:	b083      	sub	sp, #12
 80148b0:	af00      	add	r7, sp, #0
 80148b2:	4603      	mov	r3, r0
 80148b4:	6039      	str	r1, [r7, #0]
 80148b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80148b8:	683b      	ldr	r3, [r7, #0]
 80148ba:	2212      	movs	r2, #18
 80148bc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80148be:	4b03      	ldr	r3, [pc, #12]	; (80148cc <USBD_FS_DeviceDescriptor+0x20>)
}
 80148c0:	4618      	mov	r0, r3
 80148c2:	370c      	adds	r7, #12
 80148c4:	46bd      	mov	sp, r7
 80148c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148ca:	4770      	bx	lr
 80148cc:	24000228 	.word	0x24000228

080148d0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80148d0:	b480      	push	{r7}
 80148d2:	b083      	sub	sp, #12
 80148d4:	af00      	add	r7, sp, #0
 80148d6:	4603      	mov	r3, r0
 80148d8:	6039      	str	r1, [r7, #0]
 80148da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80148dc:	683b      	ldr	r3, [r7, #0]
 80148de:	2204      	movs	r2, #4
 80148e0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80148e2:	4b03      	ldr	r3, [pc, #12]	; (80148f0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80148e4:	4618      	mov	r0, r3
 80148e6:	370c      	adds	r7, #12
 80148e8:	46bd      	mov	sp, r7
 80148ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148ee:	4770      	bx	lr
 80148f0:	2400023c 	.word	0x2400023c

080148f4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80148f4:	b580      	push	{r7, lr}
 80148f6:	b082      	sub	sp, #8
 80148f8:	af00      	add	r7, sp, #0
 80148fa:	4603      	mov	r3, r0
 80148fc:	6039      	str	r1, [r7, #0]
 80148fe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8014900:	79fb      	ldrb	r3, [r7, #7]
 8014902:	2b00      	cmp	r3, #0
 8014904:	d105      	bne.n	8014912 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014906:	683a      	ldr	r2, [r7, #0]
 8014908:	4907      	ldr	r1, [pc, #28]	; (8014928 <USBD_FS_ProductStrDescriptor+0x34>)
 801490a:	4808      	ldr	r0, [pc, #32]	; (801492c <USBD_FS_ProductStrDescriptor+0x38>)
 801490c:	f7fe fa5d 	bl	8012dca <USBD_GetString>
 8014910:	e004      	b.n	801491c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014912:	683a      	ldr	r2, [r7, #0]
 8014914:	4904      	ldr	r1, [pc, #16]	; (8014928 <USBD_FS_ProductStrDescriptor+0x34>)
 8014916:	4805      	ldr	r0, [pc, #20]	; (801492c <USBD_FS_ProductStrDescriptor+0x38>)
 8014918:	f7fe fa57 	bl	8012dca <USBD_GetString>
  }
  return USBD_StrDesc;
 801491c:	4b02      	ldr	r3, [pc, #8]	; (8014928 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801491e:	4618      	mov	r0, r3
 8014920:	3708      	adds	r7, #8
 8014922:	46bd      	mov	sp, r7
 8014924:	bd80      	pop	{r7, pc}
 8014926:	bf00      	nop
 8014928:	240064c0 	.word	0x240064c0
 801492c:	08018204 	.word	0x08018204

08014930 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014930:	b580      	push	{r7, lr}
 8014932:	b082      	sub	sp, #8
 8014934:	af00      	add	r7, sp, #0
 8014936:	4603      	mov	r3, r0
 8014938:	6039      	str	r1, [r7, #0]
 801493a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801493c:	683a      	ldr	r2, [r7, #0]
 801493e:	4904      	ldr	r1, [pc, #16]	; (8014950 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8014940:	4804      	ldr	r0, [pc, #16]	; (8014954 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8014942:	f7fe fa42 	bl	8012dca <USBD_GetString>
  return USBD_StrDesc;
 8014946:	4b02      	ldr	r3, [pc, #8]	; (8014950 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8014948:	4618      	mov	r0, r3
 801494a:	3708      	adds	r7, #8
 801494c:	46bd      	mov	sp, r7
 801494e:	bd80      	pop	{r7, pc}
 8014950:	240064c0 	.word	0x240064c0
 8014954:	0801821c 	.word	0x0801821c

08014958 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014958:	b580      	push	{r7, lr}
 801495a:	b082      	sub	sp, #8
 801495c:	af00      	add	r7, sp, #0
 801495e:	4603      	mov	r3, r0
 8014960:	6039      	str	r1, [r7, #0]
 8014962:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8014964:	683b      	ldr	r3, [r7, #0]
 8014966:	221a      	movs	r2, #26
 8014968:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801496a:	f000 f843 	bl	80149f4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801496e:	4b02      	ldr	r3, [pc, #8]	; (8014978 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8014970:	4618      	mov	r0, r3
 8014972:	3708      	adds	r7, #8
 8014974:	46bd      	mov	sp, r7
 8014976:	bd80      	pop	{r7, pc}
 8014978:	24000240 	.word	0x24000240

0801497c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801497c:	b580      	push	{r7, lr}
 801497e:	b082      	sub	sp, #8
 8014980:	af00      	add	r7, sp, #0
 8014982:	4603      	mov	r3, r0
 8014984:	6039      	str	r1, [r7, #0]
 8014986:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8014988:	79fb      	ldrb	r3, [r7, #7]
 801498a:	2b00      	cmp	r3, #0
 801498c:	d105      	bne.n	801499a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801498e:	683a      	ldr	r2, [r7, #0]
 8014990:	4907      	ldr	r1, [pc, #28]	; (80149b0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8014992:	4808      	ldr	r0, [pc, #32]	; (80149b4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8014994:	f7fe fa19 	bl	8012dca <USBD_GetString>
 8014998:	e004      	b.n	80149a4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801499a:	683a      	ldr	r2, [r7, #0]
 801499c:	4904      	ldr	r1, [pc, #16]	; (80149b0 <USBD_FS_ConfigStrDescriptor+0x34>)
 801499e:	4805      	ldr	r0, [pc, #20]	; (80149b4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80149a0:	f7fe fa13 	bl	8012dca <USBD_GetString>
  }
  return USBD_StrDesc;
 80149a4:	4b02      	ldr	r3, [pc, #8]	; (80149b0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80149a6:	4618      	mov	r0, r3
 80149a8:	3708      	adds	r7, #8
 80149aa:	46bd      	mov	sp, r7
 80149ac:	bd80      	pop	{r7, pc}
 80149ae:	bf00      	nop
 80149b0:	240064c0 	.word	0x240064c0
 80149b4:	08018230 	.word	0x08018230

080149b8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80149b8:	b580      	push	{r7, lr}
 80149ba:	b082      	sub	sp, #8
 80149bc:	af00      	add	r7, sp, #0
 80149be:	4603      	mov	r3, r0
 80149c0:	6039      	str	r1, [r7, #0]
 80149c2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80149c4:	79fb      	ldrb	r3, [r7, #7]
 80149c6:	2b00      	cmp	r3, #0
 80149c8:	d105      	bne.n	80149d6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80149ca:	683a      	ldr	r2, [r7, #0]
 80149cc:	4907      	ldr	r1, [pc, #28]	; (80149ec <USBD_FS_InterfaceStrDescriptor+0x34>)
 80149ce:	4808      	ldr	r0, [pc, #32]	; (80149f0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80149d0:	f7fe f9fb 	bl	8012dca <USBD_GetString>
 80149d4:	e004      	b.n	80149e0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80149d6:	683a      	ldr	r2, [r7, #0]
 80149d8:	4904      	ldr	r1, [pc, #16]	; (80149ec <USBD_FS_InterfaceStrDescriptor+0x34>)
 80149da:	4805      	ldr	r0, [pc, #20]	; (80149f0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80149dc:	f7fe f9f5 	bl	8012dca <USBD_GetString>
  }
  return USBD_StrDesc;
 80149e0:	4b02      	ldr	r3, [pc, #8]	; (80149ec <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80149e2:	4618      	mov	r0, r3
 80149e4:	3708      	adds	r7, #8
 80149e6:	46bd      	mov	sp, r7
 80149e8:	bd80      	pop	{r7, pc}
 80149ea:	bf00      	nop
 80149ec:	240064c0 	.word	0x240064c0
 80149f0:	0801823c 	.word	0x0801823c

080149f4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80149f4:	b580      	push	{r7, lr}
 80149f6:	b084      	sub	sp, #16
 80149f8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80149fa:	4b0f      	ldr	r3, [pc, #60]	; (8014a38 <Get_SerialNum+0x44>)
 80149fc:	681b      	ldr	r3, [r3, #0]
 80149fe:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8014a00:	4b0e      	ldr	r3, [pc, #56]	; (8014a3c <Get_SerialNum+0x48>)
 8014a02:	681b      	ldr	r3, [r3, #0]
 8014a04:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8014a06:	4b0e      	ldr	r3, [pc, #56]	; (8014a40 <Get_SerialNum+0x4c>)
 8014a08:	681b      	ldr	r3, [r3, #0]
 8014a0a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8014a0c:	68fa      	ldr	r2, [r7, #12]
 8014a0e:	687b      	ldr	r3, [r7, #4]
 8014a10:	4413      	add	r3, r2
 8014a12:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8014a14:	68fb      	ldr	r3, [r7, #12]
 8014a16:	2b00      	cmp	r3, #0
 8014a18:	d009      	beq.n	8014a2e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8014a1a:	2208      	movs	r2, #8
 8014a1c:	4909      	ldr	r1, [pc, #36]	; (8014a44 <Get_SerialNum+0x50>)
 8014a1e:	68f8      	ldr	r0, [r7, #12]
 8014a20:	f000 f814 	bl	8014a4c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8014a24:	2204      	movs	r2, #4
 8014a26:	4908      	ldr	r1, [pc, #32]	; (8014a48 <Get_SerialNum+0x54>)
 8014a28:	68b8      	ldr	r0, [r7, #8]
 8014a2a:	f000 f80f 	bl	8014a4c <IntToUnicode>
  }
}
 8014a2e:	bf00      	nop
 8014a30:	3710      	adds	r7, #16
 8014a32:	46bd      	mov	sp, r7
 8014a34:	bd80      	pop	{r7, pc}
 8014a36:	bf00      	nop
 8014a38:	1ff1e800 	.word	0x1ff1e800
 8014a3c:	1ff1e804 	.word	0x1ff1e804
 8014a40:	1ff1e808 	.word	0x1ff1e808
 8014a44:	24000242 	.word	0x24000242
 8014a48:	24000252 	.word	0x24000252

08014a4c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8014a4c:	b480      	push	{r7}
 8014a4e:	b087      	sub	sp, #28
 8014a50:	af00      	add	r7, sp, #0
 8014a52:	60f8      	str	r0, [r7, #12]
 8014a54:	60b9      	str	r1, [r7, #8]
 8014a56:	4613      	mov	r3, r2
 8014a58:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8014a5a:	2300      	movs	r3, #0
 8014a5c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8014a5e:	2300      	movs	r3, #0
 8014a60:	75fb      	strb	r3, [r7, #23]
 8014a62:	e027      	b.n	8014ab4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8014a64:	68fb      	ldr	r3, [r7, #12]
 8014a66:	0f1b      	lsrs	r3, r3, #28
 8014a68:	2b09      	cmp	r3, #9
 8014a6a:	d80b      	bhi.n	8014a84 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8014a6c:	68fb      	ldr	r3, [r7, #12]
 8014a6e:	0f1b      	lsrs	r3, r3, #28
 8014a70:	b2da      	uxtb	r2, r3
 8014a72:	7dfb      	ldrb	r3, [r7, #23]
 8014a74:	005b      	lsls	r3, r3, #1
 8014a76:	4619      	mov	r1, r3
 8014a78:	68bb      	ldr	r3, [r7, #8]
 8014a7a:	440b      	add	r3, r1
 8014a7c:	3230      	adds	r2, #48	; 0x30
 8014a7e:	b2d2      	uxtb	r2, r2
 8014a80:	701a      	strb	r2, [r3, #0]
 8014a82:	e00a      	b.n	8014a9a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8014a84:	68fb      	ldr	r3, [r7, #12]
 8014a86:	0f1b      	lsrs	r3, r3, #28
 8014a88:	b2da      	uxtb	r2, r3
 8014a8a:	7dfb      	ldrb	r3, [r7, #23]
 8014a8c:	005b      	lsls	r3, r3, #1
 8014a8e:	4619      	mov	r1, r3
 8014a90:	68bb      	ldr	r3, [r7, #8]
 8014a92:	440b      	add	r3, r1
 8014a94:	3237      	adds	r2, #55	; 0x37
 8014a96:	b2d2      	uxtb	r2, r2
 8014a98:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8014a9a:	68fb      	ldr	r3, [r7, #12]
 8014a9c:	011b      	lsls	r3, r3, #4
 8014a9e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8014aa0:	7dfb      	ldrb	r3, [r7, #23]
 8014aa2:	005b      	lsls	r3, r3, #1
 8014aa4:	3301      	adds	r3, #1
 8014aa6:	68ba      	ldr	r2, [r7, #8]
 8014aa8:	4413      	add	r3, r2
 8014aaa:	2200      	movs	r2, #0
 8014aac:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8014aae:	7dfb      	ldrb	r3, [r7, #23]
 8014ab0:	3301      	adds	r3, #1
 8014ab2:	75fb      	strb	r3, [r7, #23]
 8014ab4:	7dfa      	ldrb	r2, [r7, #23]
 8014ab6:	79fb      	ldrb	r3, [r7, #7]
 8014ab8:	429a      	cmp	r2, r3
 8014aba:	d3d3      	bcc.n	8014a64 <IntToUnicode+0x18>
  }
}
 8014abc:	bf00      	nop
 8014abe:	bf00      	nop
 8014ac0:	371c      	adds	r7, #28
 8014ac2:	46bd      	mov	sp, r7
 8014ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ac8:	4770      	bx	lr
	...

08014acc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8014acc:	b580      	push	{r7, lr}
 8014ace:	b08a      	sub	sp, #40	; 0x28
 8014ad0:	af00      	add	r7, sp, #0
 8014ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014ad4:	f107 0314 	add.w	r3, r7, #20
 8014ad8:	2200      	movs	r2, #0
 8014ada:	601a      	str	r2, [r3, #0]
 8014adc:	605a      	str	r2, [r3, #4]
 8014ade:	609a      	str	r2, [r3, #8]
 8014ae0:	60da      	str	r2, [r3, #12]
 8014ae2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8014ae4:	687b      	ldr	r3, [r7, #4]
 8014ae6:	681b      	ldr	r3, [r3, #0]
 8014ae8:	4a1f      	ldr	r2, [pc, #124]	; (8014b68 <HAL_PCD_MspInit+0x9c>)
 8014aea:	4293      	cmp	r3, r2
 8014aec:	d138      	bne.n	8014b60 <HAL_PCD_MspInit+0x94>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8014aee:	f7f3 fd6f 	bl	80085d0 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8014af2:	4b1e      	ldr	r3, [pc, #120]	; (8014b6c <HAL_PCD_MspInit+0xa0>)
 8014af4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8014af8:	4a1c      	ldr	r2, [pc, #112]	; (8014b6c <HAL_PCD_MspInit+0xa0>)
 8014afa:	f043 0301 	orr.w	r3, r3, #1
 8014afe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8014b02:	4b1a      	ldr	r3, [pc, #104]	; (8014b6c <HAL_PCD_MspInit+0xa0>)
 8014b04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8014b08:	f003 0301 	and.w	r3, r3, #1
 8014b0c:	613b      	str	r3, [r7, #16]
 8014b0e:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8014b10:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8014b14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014b16:	2302      	movs	r3, #2
 8014b18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014b1a:	2300      	movs	r3, #0
 8014b1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8014b1e:	2300      	movs	r3, #0
 8014b20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8014b22:	230a      	movs	r3, #10
 8014b24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014b26:	f107 0314 	add.w	r3, r7, #20
 8014b2a:	4619      	mov	r1, r3
 8014b2c:	4810      	ldr	r0, [pc, #64]	; (8014b70 <HAL_PCD_MspInit+0xa4>)
 8014b2e:	f7f2 f92f 	bl	8006d90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8014b32:	4b0e      	ldr	r3, [pc, #56]	; (8014b6c <HAL_PCD_MspInit+0xa0>)
 8014b34:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8014b38:	4a0c      	ldr	r2, [pc, #48]	; (8014b6c <HAL_PCD_MspInit+0xa0>)
 8014b3a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8014b3e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8014b42:	4b0a      	ldr	r3, [pc, #40]	; (8014b6c <HAL_PCD_MspInit+0xa0>)
 8014b44:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8014b48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8014b4c:	60fb      	str	r3, [r7, #12]
 8014b4e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8014b50:	2200      	movs	r2, #0
 8014b52:	2105      	movs	r1, #5
 8014b54:	2065      	movs	r0, #101	; 0x65
 8014b56:	f7f1 fa3f 	bl	8005fd8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8014b5a:	2065      	movs	r0, #101	; 0x65
 8014b5c:	f7f1 fa56 	bl	800600c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8014b60:	bf00      	nop
 8014b62:	3728      	adds	r7, #40	; 0x28
 8014b64:	46bd      	mov	sp, r7
 8014b66:	bd80      	pop	{r7, pc}
 8014b68:	40080000 	.word	0x40080000
 8014b6c:	58024400 	.word	0x58024400
 8014b70:	58020000 	.word	0x58020000

08014b74 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014b74:	b580      	push	{r7, lr}
 8014b76:	b082      	sub	sp, #8
 8014b78:	af00      	add	r7, sp, #0
 8014b7a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8014b7c:	687b      	ldr	r3, [r7, #4]
 8014b7e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8014b82:	687b      	ldr	r3, [r7, #4]
 8014b84:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8014b88:	4619      	mov	r1, r3
 8014b8a:	4610      	mov	r0, r2
 8014b8c:	f7fd f936 	bl	8011dfc <USBD_LL_SetupStage>
}
 8014b90:	bf00      	nop
 8014b92:	3708      	adds	r7, #8
 8014b94:	46bd      	mov	sp, r7
 8014b96:	bd80      	pop	{r7, pc}

08014b98 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014b98:	b580      	push	{r7, lr}
 8014b9a:	b082      	sub	sp, #8
 8014b9c:	af00      	add	r7, sp, #0
 8014b9e:	6078      	str	r0, [r7, #4]
 8014ba0:	460b      	mov	r3, r1
 8014ba2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8014ba4:	687b      	ldr	r3, [r7, #4]
 8014ba6:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8014baa:	78fa      	ldrb	r2, [r7, #3]
 8014bac:	6879      	ldr	r1, [r7, #4]
 8014bae:	4613      	mov	r3, r2
 8014bb0:	00db      	lsls	r3, r3, #3
 8014bb2:	1a9b      	subs	r3, r3, r2
 8014bb4:	009b      	lsls	r3, r3, #2
 8014bb6:	440b      	add	r3, r1
 8014bb8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8014bbc:	681a      	ldr	r2, [r3, #0]
 8014bbe:	78fb      	ldrb	r3, [r7, #3]
 8014bc0:	4619      	mov	r1, r3
 8014bc2:	f7fd f970 	bl	8011ea6 <USBD_LL_DataOutStage>
}
 8014bc6:	bf00      	nop
 8014bc8:	3708      	adds	r7, #8
 8014bca:	46bd      	mov	sp, r7
 8014bcc:	bd80      	pop	{r7, pc}

08014bce <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014bce:	b580      	push	{r7, lr}
 8014bd0:	b082      	sub	sp, #8
 8014bd2:	af00      	add	r7, sp, #0
 8014bd4:	6078      	str	r0, [r7, #4]
 8014bd6:	460b      	mov	r3, r1
 8014bd8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8014bda:	687b      	ldr	r3, [r7, #4]
 8014bdc:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8014be0:	78fa      	ldrb	r2, [r7, #3]
 8014be2:	6879      	ldr	r1, [r7, #4]
 8014be4:	4613      	mov	r3, r2
 8014be6:	00db      	lsls	r3, r3, #3
 8014be8:	1a9b      	subs	r3, r3, r2
 8014bea:	009b      	lsls	r3, r3, #2
 8014bec:	440b      	add	r3, r1
 8014bee:	3348      	adds	r3, #72	; 0x48
 8014bf0:	681a      	ldr	r2, [r3, #0]
 8014bf2:	78fb      	ldrb	r3, [r7, #3]
 8014bf4:	4619      	mov	r1, r3
 8014bf6:	f7fd f9b9 	bl	8011f6c <USBD_LL_DataInStage>
}
 8014bfa:	bf00      	nop
 8014bfc:	3708      	adds	r7, #8
 8014bfe:	46bd      	mov	sp, r7
 8014c00:	bd80      	pop	{r7, pc}

08014c02 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014c02:	b580      	push	{r7, lr}
 8014c04:	b082      	sub	sp, #8
 8014c06:	af00      	add	r7, sp, #0
 8014c08:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8014c0a:	687b      	ldr	r3, [r7, #4]
 8014c0c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8014c10:	4618      	mov	r0, r3
 8014c12:	f7fd facd 	bl	80121b0 <USBD_LL_SOF>
}
 8014c16:	bf00      	nop
 8014c18:	3708      	adds	r7, #8
 8014c1a:	46bd      	mov	sp, r7
 8014c1c:	bd80      	pop	{r7, pc}

08014c1e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014c1e:	b580      	push	{r7, lr}
 8014c20:	b084      	sub	sp, #16
 8014c22:	af00      	add	r7, sp, #0
 8014c24:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8014c26:	2301      	movs	r3, #1
 8014c28:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8014c2a:	687b      	ldr	r3, [r7, #4]
 8014c2c:	68db      	ldr	r3, [r3, #12]
 8014c2e:	2b00      	cmp	r3, #0
 8014c30:	d102      	bne.n	8014c38 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8014c32:	2300      	movs	r3, #0
 8014c34:	73fb      	strb	r3, [r7, #15]
 8014c36:	e008      	b.n	8014c4a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8014c38:	687b      	ldr	r3, [r7, #4]
 8014c3a:	68db      	ldr	r3, [r3, #12]
 8014c3c:	2b02      	cmp	r3, #2
 8014c3e:	d102      	bne.n	8014c46 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8014c40:	2301      	movs	r3, #1
 8014c42:	73fb      	strb	r3, [r7, #15]
 8014c44:	e001      	b.n	8014c4a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8014c46:	f7ed f8df 	bl	8001e08 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8014c4a:	687b      	ldr	r3, [r7, #4]
 8014c4c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8014c50:	7bfa      	ldrb	r2, [r7, #15]
 8014c52:	4611      	mov	r1, r2
 8014c54:	4618      	mov	r0, r3
 8014c56:	f7fd fa6d 	bl	8012134 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8014c5a:	687b      	ldr	r3, [r7, #4]
 8014c5c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8014c60:	4618      	mov	r0, r3
 8014c62:	f7fd fa19 	bl	8012098 <USBD_LL_Reset>
}
 8014c66:	bf00      	nop
 8014c68:	3710      	adds	r7, #16
 8014c6a:	46bd      	mov	sp, r7
 8014c6c:	bd80      	pop	{r7, pc}
	...

08014c70 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014c70:	b580      	push	{r7, lr}
 8014c72:	b082      	sub	sp, #8
 8014c74:	af00      	add	r7, sp, #0
 8014c76:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8014c78:	687b      	ldr	r3, [r7, #4]
 8014c7a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8014c7e:	4618      	mov	r0, r3
 8014c80:	f7fd fa68 	bl	8012154 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8014c84:	687b      	ldr	r3, [r7, #4]
 8014c86:	681b      	ldr	r3, [r3, #0]
 8014c88:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8014c8c:	681b      	ldr	r3, [r3, #0]
 8014c8e:	687a      	ldr	r2, [r7, #4]
 8014c90:	6812      	ldr	r2, [r2, #0]
 8014c92:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8014c96:	f043 0301 	orr.w	r3, r3, #1
 8014c9a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8014c9c:	687b      	ldr	r3, [r7, #4]
 8014c9e:	6a1b      	ldr	r3, [r3, #32]
 8014ca0:	2b00      	cmp	r3, #0
 8014ca2:	d005      	beq.n	8014cb0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014ca4:	4b04      	ldr	r3, [pc, #16]	; (8014cb8 <HAL_PCD_SuspendCallback+0x48>)
 8014ca6:	691b      	ldr	r3, [r3, #16]
 8014ca8:	4a03      	ldr	r2, [pc, #12]	; (8014cb8 <HAL_PCD_SuspendCallback+0x48>)
 8014caa:	f043 0306 	orr.w	r3, r3, #6
 8014cae:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8014cb0:	bf00      	nop
 8014cb2:	3708      	adds	r7, #8
 8014cb4:	46bd      	mov	sp, r7
 8014cb6:	bd80      	pop	{r7, pc}
 8014cb8:	e000ed00 	.word	0xe000ed00

08014cbc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014cbc:	b580      	push	{r7, lr}
 8014cbe:	b082      	sub	sp, #8
 8014cc0:	af00      	add	r7, sp, #0
 8014cc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8014cc4:	687b      	ldr	r3, [r7, #4]
 8014cc6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8014cca:	4618      	mov	r0, r3
 8014ccc:	f7fd fa58 	bl	8012180 <USBD_LL_Resume>
}
 8014cd0:	bf00      	nop
 8014cd2:	3708      	adds	r7, #8
 8014cd4:	46bd      	mov	sp, r7
 8014cd6:	bd80      	pop	{r7, pc}

08014cd8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014cd8:	b580      	push	{r7, lr}
 8014cda:	b082      	sub	sp, #8
 8014cdc:	af00      	add	r7, sp, #0
 8014cde:	6078      	str	r0, [r7, #4]
 8014ce0:	460b      	mov	r3, r1
 8014ce2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8014cea:	78fa      	ldrb	r2, [r7, #3]
 8014cec:	4611      	mov	r1, r2
 8014cee:	4618      	mov	r0, r3
 8014cf0:	f7fd faa6 	bl	8012240 <USBD_LL_IsoOUTIncomplete>
}
 8014cf4:	bf00      	nop
 8014cf6:	3708      	adds	r7, #8
 8014cf8:	46bd      	mov	sp, r7
 8014cfa:	bd80      	pop	{r7, pc}

08014cfc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014cfc:	b580      	push	{r7, lr}
 8014cfe:	b082      	sub	sp, #8
 8014d00:	af00      	add	r7, sp, #0
 8014d02:	6078      	str	r0, [r7, #4]
 8014d04:	460b      	mov	r3, r1
 8014d06:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8014d0e:	78fa      	ldrb	r2, [r7, #3]
 8014d10:	4611      	mov	r1, r2
 8014d12:	4618      	mov	r0, r3
 8014d14:	f7fd fa6e 	bl	80121f4 <USBD_LL_IsoINIncomplete>
}
 8014d18:	bf00      	nop
 8014d1a:	3708      	adds	r7, #8
 8014d1c:	46bd      	mov	sp, r7
 8014d1e:	bd80      	pop	{r7, pc}

08014d20 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014d20:	b580      	push	{r7, lr}
 8014d22:	b082      	sub	sp, #8
 8014d24:	af00      	add	r7, sp, #0
 8014d26:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8014d28:	687b      	ldr	r3, [r7, #4]
 8014d2a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8014d2e:	4618      	mov	r0, r3
 8014d30:	f7fd faac 	bl	801228c <USBD_LL_DevConnected>
}
 8014d34:	bf00      	nop
 8014d36:	3708      	adds	r7, #8
 8014d38:	46bd      	mov	sp, r7
 8014d3a:	bd80      	pop	{r7, pc}

08014d3c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014d3c:	b580      	push	{r7, lr}
 8014d3e:	b082      	sub	sp, #8
 8014d40:	af00      	add	r7, sp, #0
 8014d42:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8014d4a:	4618      	mov	r0, r3
 8014d4c:	f7fd faa9 	bl	80122a2 <USBD_LL_DevDisconnected>
}
 8014d50:	bf00      	nop
 8014d52:	3708      	adds	r7, #8
 8014d54:	46bd      	mov	sp, r7
 8014d56:	bd80      	pop	{r7, pc}

08014d58 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8014d58:	b580      	push	{r7, lr}
 8014d5a:	b082      	sub	sp, #8
 8014d5c:	af00      	add	r7, sp, #0
 8014d5e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8014d60:	687b      	ldr	r3, [r7, #4]
 8014d62:	781b      	ldrb	r3, [r3, #0]
 8014d64:	2b00      	cmp	r3, #0
 8014d66:	d13e      	bne.n	8014de6 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8014d68:	4a21      	ldr	r2, [pc, #132]	; (8014df0 <USBD_LL_Init+0x98>)
 8014d6a:	687b      	ldr	r3, [r7, #4]
 8014d6c:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	4a1f      	ldr	r2, [pc, #124]	; (8014df0 <USBD_LL_Init+0x98>)
 8014d74:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8014d78:	4b1d      	ldr	r3, [pc, #116]	; (8014df0 <USBD_LL_Init+0x98>)
 8014d7a:	4a1e      	ldr	r2, [pc, #120]	; (8014df4 <USBD_LL_Init+0x9c>)
 8014d7c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8014d7e:	4b1c      	ldr	r3, [pc, #112]	; (8014df0 <USBD_LL_Init+0x98>)
 8014d80:	2209      	movs	r2, #9
 8014d82:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8014d84:	4b1a      	ldr	r3, [pc, #104]	; (8014df0 <USBD_LL_Init+0x98>)
 8014d86:	2202      	movs	r2, #2
 8014d88:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = ENABLE;
 8014d8a:	4b19      	ldr	r3, [pc, #100]	; (8014df0 <USBD_LL_Init+0x98>)
 8014d8c:	2201      	movs	r2, #1
 8014d8e:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8014d90:	4b17      	ldr	r3, [pc, #92]	; (8014df0 <USBD_LL_Init+0x98>)
 8014d92:	2202      	movs	r2, #2
 8014d94:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8014d96:	4b16      	ldr	r3, [pc, #88]	; (8014df0 <USBD_LL_Init+0x98>)
 8014d98:	2200      	movs	r2, #0
 8014d9a:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8014d9c:	4b14      	ldr	r3, [pc, #80]	; (8014df0 <USBD_LL_Init+0x98>)
 8014d9e:	2200      	movs	r2, #0
 8014da0:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8014da2:	4b13      	ldr	r3, [pc, #76]	; (8014df0 <USBD_LL_Init+0x98>)
 8014da4:	2200      	movs	r2, #0
 8014da6:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8014da8:	4b11      	ldr	r3, [pc, #68]	; (8014df0 <USBD_LL_Init+0x98>)
 8014daa:	2200      	movs	r2, #0
 8014dac:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8014dae:	4b10      	ldr	r3, [pc, #64]	; (8014df0 <USBD_LL_Init+0x98>)
 8014db0:	2200      	movs	r2, #0
 8014db2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8014db4:	4b0e      	ldr	r3, [pc, #56]	; (8014df0 <USBD_LL_Init+0x98>)
 8014db6:	2200      	movs	r2, #0
 8014db8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8014dba:	480d      	ldr	r0, [pc, #52]	; (8014df0 <USBD_LL_Init+0x98>)
 8014dbc:	f7f2 f9e3 	bl	8007186 <HAL_PCD_Init>
 8014dc0:	4603      	mov	r3, r0
 8014dc2:	2b00      	cmp	r3, #0
 8014dc4:	d001      	beq.n	8014dca <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8014dc6:	f7ed f81f 	bl	8001e08 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8014dca:	2180      	movs	r1, #128	; 0x80
 8014dcc:	4808      	ldr	r0, [pc, #32]	; (8014df0 <USBD_LL_Init+0x98>)
 8014dce:	f7f3 fb74 	bl	80084ba <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8014dd2:	2240      	movs	r2, #64	; 0x40
 8014dd4:	2100      	movs	r1, #0
 8014dd6:	4806      	ldr	r0, [pc, #24]	; (8014df0 <USBD_LL_Init+0x98>)
 8014dd8:	f7f3 fb28 	bl	800842c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8014ddc:	2280      	movs	r2, #128	; 0x80
 8014dde:	2101      	movs	r1, #1
 8014de0:	4803      	ldr	r0, [pc, #12]	; (8014df0 <USBD_LL_Init+0x98>)
 8014de2:	f7f3 fb23 	bl	800842c <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8014de6:	2300      	movs	r3, #0
}
 8014de8:	4618      	mov	r0, r3
 8014dea:	3708      	adds	r7, #8
 8014dec:	46bd      	mov	sp, r7
 8014dee:	bd80      	pop	{r7, pc}
 8014df0:	240066c0 	.word	0x240066c0
 8014df4:	40080000 	.word	0x40080000

08014df8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8014df8:	b580      	push	{r7, lr}
 8014dfa:	b084      	sub	sp, #16
 8014dfc:	af00      	add	r7, sp, #0
 8014dfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014e00:	2300      	movs	r3, #0
 8014e02:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014e04:	2300      	movs	r3, #0
 8014e06:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8014e08:	687b      	ldr	r3, [r7, #4]
 8014e0a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8014e0e:	4618      	mov	r0, r3
 8014e10:	f7f2 fadd 	bl	80073ce <HAL_PCD_Start>
 8014e14:	4603      	mov	r3, r0
 8014e16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014e18:	7bfb      	ldrb	r3, [r7, #15]
 8014e1a:	4618      	mov	r0, r3
 8014e1c:	f000 f942 	bl	80150a4 <USBD_Get_USB_Status>
 8014e20:	4603      	mov	r3, r0
 8014e22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014e24:	7bbb      	ldrb	r3, [r7, #14]
}
 8014e26:	4618      	mov	r0, r3
 8014e28:	3710      	adds	r7, #16
 8014e2a:	46bd      	mov	sp, r7
 8014e2c:	bd80      	pop	{r7, pc}

08014e2e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8014e2e:	b580      	push	{r7, lr}
 8014e30:	b084      	sub	sp, #16
 8014e32:	af00      	add	r7, sp, #0
 8014e34:	6078      	str	r0, [r7, #4]
 8014e36:	4608      	mov	r0, r1
 8014e38:	4611      	mov	r1, r2
 8014e3a:	461a      	mov	r2, r3
 8014e3c:	4603      	mov	r3, r0
 8014e3e:	70fb      	strb	r3, [r7, #3]
 8014e40:	460b      	mov	r3, r1
 8014e42:	70bb      	strb	r3, [r7, #2]
 8014e44:	4613      	mov	r3, r2
 8014e46:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014e48:	2300      	movs	r3, #0
 8014e4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014e4c:	2300      	movs	r3, #0
 8014e4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8014e50:	687b      	ldr	r3, [r7, #4]
 8014e52:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8014e56:	78bb      	ldrb	r3, [r7, #2]
 8014e58:	883a      	ldrh	r2, [r7, #0]
 8014e5a:	78f9      	ldrb	r1, [r7, #3]
 8014e5c:	f7f2 feee 	bl	8007c3c <HAL_PCD_EP_Open>
 8014e60:	4603      	mov	r3, r0
 8014e62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014e64:	7bfb      	ldrb	r3, [r7, #15]
 8014e66:	4618      	mov	r0, r3
 8014e68:	f000 f91c 	bl	80150a4 <USBD_Get_USB_Status>
 8014e6c:	4603      	mov	r3, r0
 8014e6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014e70:	7bbb      	ldrb	r3, [r7, #14]
}
 8014e72:	4618      	mov	r0, r3
 8014e74:	3710      	adds	r7, #16
 8014e76:	46bd      	mov	sp, r7
 8014e78:	bd80      	pop	{r7, pc}

08014e7a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014e7a:	b580      	push	{r7, lr}
 8014e7c:	b084      	sub	sp, #16
 8014e7e:	af00      	add	r7, sp, #0
 8014e80:	6078      	str	r0, [r7, #4]
 8014e82:	460b      	mov	r3, r1
 8014e84:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014e86:	2300      	movs	r3, #0
 8014e88:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014e8a:	2300      	movs	r3, #0
 8014e8c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8014e8e:	687b      	ldr	r3, [r7, #4]
 8014e90:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8014e94:	78fa      	ldrb	r2, [r7, #3]
 8014e96:	4611      	mov	r1, r2
 8014e98:	4618      	mov	r0, r3
 8014e9a:	f7f2 ff37 	bl	8007d0c <HAL_PCD_EP_Close>
 8014e9e:	4603      	mov	r3, r0
 8014ea0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014ea2:	7bfb      	ldrb	r3, [r7, #15]
 8014ea4:	4618      	mov	r0, r3
 8014ea6:	f000 f8fd 	bl	80150a4 <USBD_Get_USB_Status>
 8014eaa:	4603      	mov	r3, r0
 8014eac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014eae:	7bbb      	ldrb	r3, [r7, #14]
}
 8014eb0:	4618      	mov	r0, r3
 8014eb2:	3710      	adds	r7, #16
 8014eb4:	46bd      	mov	sp, r7
 8014eb6:	bd80      	pop	{r7, pc}

08014eb8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014eb8:	b580      	push	{r7, lr}
 8014eba:	b084      	sub	sp, #16
 8014ebc:	af00      	add	r7, sp, #0
 8014ebe:	6078      	str	r0, [r7, #4]
 8014ec0:	460b      	mov	r3, r1
 8014ec2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014ec4:	2300      	movs	r3, #0
 8014ec6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014ec8:	2300      	movs	r3, #0
 8014eca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8014ecc:	687b      	ldr	r3, [r7, #4]
 8014ece:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8014ed2:	78fa      	ldrb	r2, [r7, #3]
 8014ed4:	4611      	mov	r1, r2
 8014ed6:	4618      	mov	r0, r3
 8014ed8:	f7f3 f80f 	bl	8007efa <HAL_PCD_EP_SetStall>
 8014edc:	4603      	mov	r3, r0
 8014ede:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014ee0:	7bfb      	ldrb	r3, [r7, #15]
 8014ee2:	4618      	mov	r0, r3
 8014ee4:	f000 f8de 	bl	80150a4 <USBD_Get_USB_Status>
 8014ee8:	4603      	mov	r3, r0
 8014eea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014eec:	7bbb      	ldrb	r3, [r7, #14]
}
 8014eee:	4618      	mov	r0, r3
 8014ef0:	3710      	adds	r7, #16
 8014ef2:	46bd      	mov	sp, r7
 8014ef4:	bd80      	pop	{r7, pc}

08014ef6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014ef6:	b580      	push	{r7, lr}
 8014ef8:	b084      	sub	sp, #16
 8014efa:	af00      	add	r7, sp, #0
 8014efc:	6078      	str	r0, [r7, #4]
 8014efe:	460b      	mov	r3, r1
 8014f00:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014f02:	2300      	movs	r3, #0
 8014f04:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014f06:	2300      	movs	r3, #0
 8014f08:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8014f10:	78fa      	ldrb	r2, [r7, #3]
 8014f12:	4611      	mov	r1, r2
 8014f14:	4618      	mov	r0, r3
 8014f16:	f7f3 f854 	bl	8007fc2 <HAL_PCD_EP_ClrStall>
 8014f1a:	4603      	mov	r3, r0
 8014f1c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014f1e:	7bfb      	ldrb	r3, [r7, #15]
 8014f20:	4618      	mov	r0, r3
 8014f22:	f000 f8bf 	bl	80150a4 <USBD_Get_USB_Status>
 8014f26:	4603      	mov	r3, r0
 8014f28:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014f2a:	7bbb      	ldrb	r3, [r7, #14]
}
 8014f2c:	4618      	mov	r0, r3
 8014f2e:	3710      	adds	r7, #16
 8014f30:	46bd      	mov	sp, r7
 8014f32:	bd80      	pop	{r7, pc}

08014f34 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014f34:	b480      	push	{r7}
 8014f36:	b085      	sub	sp, #20
 8014f38:	af00      	add	r7, sp, #0
 8014f3a:	6078      	str	r0, [r7, #4]
 8014f3c:	460b      	mov	r3, r1
 8014f3e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8014f40:	687b      	ldr	r3, [r7, #4]
 8014f42:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8014f46:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8014f48:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014f4c:	2b00      	cmp	r3, #0
 8014f4e:	da0b      	bge.n	8014f68 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8014f50:	78fb      	ldrb	r3, [r7, #3]
 8014f52:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014f56:	68f9      	ldr	r1, [r7, #12]
 8014f58:	4613      	mov	r3, r2
 8014f5a:	00db      	lsls	r3, r3, #3
 8014f5c:	1a9b      	subs	r3, r3, r2
 8014f5e:	009b      	lsls	r3, r3, #2
 8014f60:	440b      	add	r3, r1
 8014f62:	333e      	adds	r3, #62	; 0x3e
 8014f64:	781b      	ldrb	r3, [r3, #0]
 8014f66:	e00b      	b.n	8014f80 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8014f68:	78fb      	ldrb	r3, [r7, #3]
 8014f6a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014f6e:	68f9      	ldr	r1, [r7, #12]
 8014f70:	4613      	mov	r3, r2
 8014f72:	00db      	lsls	r3, r3, #3
 8014f74:	1a9b      	subs	r3, r3, r2
 8014f76:	009b      	lsls	r3, r3, #2
 8014f78:	440b      	add	r3, r1
 8014f7a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8014f7e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014f80:	4618      	mov	r0, r3
 8014f82:	3714      	adds	r7, #20
 8014f84:	46bd      	mov	sp, r7
 8014f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f8a:	4770      	bx	lr

08014f8c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8014f8c:	b580      	push	{r7, lr}
 8014f8e:	b084      	sub	sp, #16
 8014f90:	af00      	add	r7, sp, #0
 8014f92:	6078      	str	r0, [r7, #4]
 8014f94:	460b      	mov	r3, r1
 8014f96:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014f98:	2300      	movs	r3, #0
 8014f9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014f9c:	2300      	movs	r3, #0
 8014f9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8014fa0:	687b      	ldr	r3, [r7, #4]
 8014fa2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8014fa6:	78fa      	ldrb	r2, [r7, #3]
 8014fa8:	4611      	mov	r1, r2
 8014faa:	4618      	mov	r0, r3
 8014fac:	f7f2 fe21 	bl	8007bf2 <HAL_PCD_SetAddress>
 8014fb0:	4603      	mov	r3, r0
 8014fb2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014fb4:	7bfb      	ldrb	r3, [r7, #15]
 8014fb6:	4618      	mov	r0, r3
 8014fb8:	f000 f874 	bl	80150a4 <USBD_Get_USB_Status>
 8014fbc:	4603      	mov	r3, r0
 8014fbe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014fc0:	7bbb      	ldrb	r3, [r7, #14]
}
 8014fc2:	4618      	mov	r0, r3
 8014fc4:	3710      	adds	r7, #16
 8014fc6:	46bd      	mov	sp, r7
 8014fc8:	bd80      	pop	{r7, pc}

08014fca <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8014fca:	b580      	push	{r7, lr}
 8014fcc:	b086      	sub	sp, #24
 8014fce:	af00      	add	r7, sp, #0
 8014fd0:	60f8      	str	r0, [r7, #12]
 8014fd2:	607a      	str	r2, [r7, #4]
 8014fd4:	603b      	str	r3, [r7, #0]
 8014fd6:	460b      	mov	r3, r1
 8014fd8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014fda:	2300      	movs	r3, #0
 8014fdc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014fde:	2300      	movs	r3, #0
 8014fe0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8014fe2:	68fb      	ldr	r3, [r7, #12]
 8014fe4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8014fe8:	7af9      	ldrb	r1, [r7, #11]
 8014fea:	683b      	ldr	r3, [r7, #0]
 8014fec:	687a      	ldr	r2, [r7, #4]
 8014fee:	f7f2 ff3a 	bl	8007e66 <HAL_PCD_EP_Transmit>
 8014ff2:	4603      	mov	r3, r0
 8014ff4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014ff6:	7dfb      	ldrb	r3, [r7, #23]
 8014ff8:	4618      	mov	r0, r3
 8014ffa:	f000 f853 	bl	80150a4 <USBD_Get_USB_Status>
 8014ffe:	4603      	mov	r3, r0
 8015000:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015002:	7dbb      	ldrb	r3, [r7, #22]
}
 8015004:	4618      	mov	r0, r3
 8015006:	3718      	adds	r7, #24
 8015008:	46bd      	mov	sp, r7
 801500a:	bd80      	pop	{r7, pc}

0801500c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801500c:	b580      	push	{r7, lr}
 801500e:	b086      	sub	sp, #24
 8015010:	af00      	add	r7, sp, #0
 8015012:	60f8      	str	r0, [r7, #12]
 8015014:	607a      	str	r2, [r7, #4]
 8015016:	603b      	str	r3, [r7, #0]
 8015018:	460b      	mov	r3, r1
 801501a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801501c:	2300      	movs	r3, #0
 801501e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015020:	2300      	movs	r3, #0
 8015022:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8015024:	68fb      	ldr	r3, [r7, #12]
 8015026:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801502a:	7af9      	ldrb	r1, [r7, #11]
 801502c:	683b      	ldr	r3, [r7, #0]
 801502e:	687a      	ldr	r2, [r7, #4]
 8015030:	f7f2 feb6 	bl	8007da0 <HAL_PCD_EP_Receive>
 8015034:	4603      	mov	r3, r0
 8015036:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015038:	7dfb      	ldrb	r3, [r7, #23]
 801503a:	4618      	mov	r0, r3
 801503c:	f000 f832 	bl	80150a4 <USBD_Get_USB_Status>
 8015040:	4603      	mov	r3, r0
 8015042:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015044:	7dbb      	ldrb	r3, [r7, #22]
}
 8015046:	4618      	mov	r0, r3
 8015048:	3718      	adds	r7, #24
 801504a:	46bd      	mov	sp, r7
 801504c:	bd80      	pop	{r7, pc}

0801504e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801504e:	b580      	push	{r7, lr}
 8015050:	b082      	sub	sp, #8
 8015052:	af00      	add	r7, sp, #0
 8015054:	6078      	str	r0, [r7, #4]
 8015056:	460b      	mov	r3, r1
 8015058:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801505a:	687b      	ldr	r3, [r7, #4]
 801505c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015060:	78fa      	ldrb	r2, [r7, #3]
 8015062:	4611      	mov	r1, r2
 8015064:	4618      	mov	r0, r3
 8015066:	f7f2 fee6 	bl	8007e36 <HAL_PCD_EP_GetRxCount>
 801506a:	4603      	mov	r3, r0
}
 801506c:	4618      	mov	r0, r3
 801506e:	3708      	adds	r7, #8
 8015070:	46bd      	mov	sp, r7
 8015072:	bd80      	pop	{r7, pc}

08015074 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8015074:	b480      	push	{r7}
 8015076:	b083      	sub	sp, #12
 8015078:	af00      	add	r7, sp, #0
 801507a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801507c:	4b03      	ldr	r3, [pc, #12]	; (801508c <USBD_static_malloc+0x18>)
}
 801507e:	4618      	mov	r0, r3
 8015080:	370c      	adds	r7, #12
 8015082:	46bd      	mov	sp, r7
 8015084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015088:	4770      	bx	lr
 801508a:	bf00      	nop
 801508c:	24004964 	.word	0x24004964

08015090 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8015090:	b480      	push	{r7}
 8015092:	b083      	sub	sp, #12
 8015094:	af00      	add	r7, sp, #0
 8015096:	6078      	str	r0, [r7, #4]

}
 8015098:	bf00      	nop
 801509a:	370c      	adds	r7, #12
 801509c:	46bd      	mov	sp, r7
 801509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150a2:	4770      	bx	lr

080150a4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80150a4:	b480      	push	{r7}
 80150a6:	b085      	sub	sp, #20
 80150a8:	af00      	add	r7, sp, #0
 80150aa:	4603      	mov	r3, r0
 80150ac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80150ae:	2300      	movs	r3, #0
 80150b0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80150b2:	79fb      	ldrb	r3, [r7, #7]
 80150b4:	2b03      	cmp	r3, #3
 80150b6:	d817      	bhi.n	80150e8 <USBD_Get_USB_Status+0x44>
 80150b8:	a201      	add	r2, pc, #4	; (adr r2, 80150c0 <USBD_Get_USB_Status+0x1c>)
 80150ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80150be:	bf00      	nop
 80150c0:	080150d1 	.word	0x080150d1
 80150c4:	080150d7 	.word	0x080150d7
 80150c8:	080150dd 	.word	0x080150dd
 80150cc:	080150e3 	.word	0x080150e3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80150d0:	2300      	movs	r3, #0
 80150d2:	73fb      	strb	r3, [r7, #15]
    break;
 80150d4:	e00b      	b.n	80150ee <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80150d6:	2303      	movs	r3, #3
 80150d8:	73fb      	strb	r3, [r7, #15]
    break;
 80150da:	e008      	b.n	80150ee <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80150dc:	2301      	movs	r3, #1
 80150de:	73fb      	strb	r3, [r7, #15]
    break;
 80150e0:	e005      	b.n	80150ee <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80150e2:	2303      	movs	r3, #3
 80150e4:	73fb      	strb	r3, [r7, #15]
    break;
 80150e6:	e002      	b.n	80150ee <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80150e8:	2303      	movs	r3, #3
 80150ea:	73fb      	strb	r3, [r7, #15]
    break;
 80150ec:	bf00      	nop
  }
  return usb_status;
 80150ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80150f0:	4618      	mov	r0, r3
 80150f2:	3714      	adds	r7, #20
 80150f4:	46bd      	mov	sp, r7
 80150f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150fa:	4770      	bx	lr

080150fc <atoi>:
 80150fc:	220a      	movs	r2, #10
 80150fe:	2100      	movs	r1, #0
 8015100:	f000 bfae 	b.w	8016060 <strtol>

08015104 <__errno>:
 8015104:	4b01      	ldr	r3, [pc, #4]	; (801510c <__errno+0x8>)
 8015106:	6818      	ldr	r0, [r3, #0]
 8015108:	4770      	bx	lr
 801510a:	bf00      	nop
 801510c:	2400025c 	.word	0x2400025c

08015110 <std>:
 8015110:	2300      	movs	r3, #0
 8015112:	b510      	push	{r4, lr}
 8015114:	4604      	mov	r4, r0
 8015116:	e9c0 3300 	strd	r3, r3, [r0]
 801511a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801511e:	6083      	str	r3, [r0, #8]
 8015120:	8181      	strh	r1, [r0, #12]
 8015122:	6643      	str	r3, [r0, #100]	; 0x64
 8015124:	81c2      	strh	r2, [r0, #14]
 8015126:	6183      	str	r3, [r0, #24]
 8015128:	4619      	mov	r1, r3
 801512a:	2208      	movs	r2, #8
 801512c:	305c      	adds	r0, #92	; 0x5c
 801512e:	f000 f91a 	bl	8015366 <memset>
 8015132:	4b05      	ldr	r3, [pc, #20]	; (8015148 <std+0x38>)
 8015134:	6263      	str	r3, [r4, #36]	; 0x24
 8015136:	4b05      	ldr	r3, [pc, #20]	; (801514c <std+0x3c>)
 8015138:	62a3      	str	r3, [r4, #40]	; 0x28
 801513a:	4b05      	ldr	r3, [pc, #20]	; (8015150 <std+0x40>)
 801513c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801513e:	4b05      	ldr	r3, [pc, #20]	; (8015154 <std+0x44>)
 8015140:	6224      	str	r4, [r4, #32]
 8015142:	6323      	str	r3, [r4, #48]	; 0x30
 8015144:	bd10      	pop	{r4, pc}
 8015146:	bf00      	nop
 8015148:	08015e19 	.word	0x08015e19
 801514c:	08015e3b 	.word	0x08015e3b
 8015150:	08015e73 	.word	0x08015e73
 8015154:	08015e97 	.word	0x08015e97

08015158 <_cleanup_r>:
 8015158:	4901      	ldr	r1, [pc, #4]	; (8015160 <_cleanup_r+0x8>)
 801515a:	f000 b8af 	b.w	80152bc <_fwalk_reent>
 801515e:	bf00      	nop
 8015160:	08016e21 	.word	0x08016e21

08015164 <__sfmoreglue>:
 8015164:	b570      	push	{r4, r5, r6, lr}
 8015166:	1e4a      	subs	r2, r1, #1
 8015168:	2568      	movs	r5, #104	; 0x68
 801516a:	4355      	muls	r5, r2
 801516c:	460e      	mov	r6, r1
 801516e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8015172:	f000 f901 	bl	8015378 <_malloc_r>
 8015176:	4604      	mov	r4, r0
 8015178:	b140      	cbz	r0, 801518c <__sfmoreglue+0x28>
 801517a:	2100      	movs	r1, #0
 801517c:	e9c0 1600 	strd	r1, r6, [r0]
 8015180:	300c      	adds	r0, #12
 8015182:	60a0      	str	r0, [r4, #8]
 8015184:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015188:	f000 f8ed 	bl	8015366 <memset>
 801518c:	4620      	mov	r0, r4
 801518e:	bd70      	pop	{r4, r5, r6, pc}

08015190 <__sfp_lock_acquire>:
 8015190:	4801      	ldr	r0, [pc, #4]	; (8015198 <__sfp_lock_acquire+0x8>)
 8015192:	f000 b8d8 	b.w	8015346 <__retarget_lock_acquire_recursive>
 8015196:	bf00      	nop
 8015198:	24006ad0 	.word	0x24006ad0

0801519c <__sfp_lock_release>:
 801519c:	4801      	ldr	r0, [pc, #4]	; (80151a4 <__sfp_lock_release+0x8>)
 801519e:	f000 b8d3 	b.w	8015348 <__retarget_lock_release_recursive>
 80151a2:	bf00      	nop
 80151a4:	24006ad0 	.word	0x24006ad0

080151a8 <__sinit_lock_acquire>:
 80151a8:	4801      	ldr	r0, [pc, #4]	; (80151b0 <__sinit_lock_acquire+0x8>)
 80151aa:	f000 b8cc 	b.w	8015346 <__retarget_lock_acquire_recursive>
 80151ae:	bf00      	nop
 80151b0:	24006acb 	.word	0x24006acb

080151b4 <__sinit_lock_release>:
 80151b4:	4801      	ldr	r0, [pc, #4]	; (80151bc <__sinit_lock_release+0x8>)
 80151b6:	f000 b8c7 	b.w	8015348 <__retarget_lock_release_recursive>
 80151ba:	bf00      	nop
 80151bc:	24006acb 	.word	0x24006acb

080151c0 <__sinit>:
 80151c0:	b510      	push	{r4, lr}
 80151c2:	4604      	mov	r4, r0
 80151c4:	f7ff fff0 	bl	80151a8 <__sinit_lock_acquire>
 80151c8:	69a3      	ldr	r3, [r4, #24]
 80151ca:	b11b      	cbz	r3, 80151d4 <__sinit+0x14>
 80151cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80151d0:	f7ff bff0 	b.w	80151b4 <__sinit_lock_release>
 80151d4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80151d8:	6523      	str	r3, [r4, #80]	; 0x50
 80151da:	4b13      	ldr	r3, [pc, #76]	; (8015228 <__sinit+0x68>)
 80151dc:	4a13      	ldr	r2, [pc, #76]	; (801522c <__sinit+0x6c>)
 80151de:	681b      	ldr	r3, [r3, #0]
 80151e0:	62a2      	str	r2, [r4, #40]	; 0x28
 80151e2:	42a3      	cmp	r3, r4
 80151e4:	bf04      	itt	eq
 80151e6:	2301      	moveq	r3, #1
 80151e8:	61a3      	streq	r3, [r4, #24]
 80151ea:	4620      	mov	r0, r4
 80151ec:	f000 f820 	bl	8015230 <__sfp>
 80151f0:	6060      	str	r0, [r4, #4]
 80151f2:	4620      	mov	r0, r4
 80151f4:	f000 f81c 	bl	8015230 <__sfp>
 80151f8:	60a0      	str	r0, [r4, #8]
 80151fa:	4620      	mov	r0, r4
 80151fc:	f000 f818 	bl	8015230 <__sfp>
 8015200:	2200      	movs	r2, #0
 8015202:	60e0      	str	r0, [r4, #12]
 8015204:	2104      	movs	r1, #4
 8015206:	6860      	ldr	r0, [r4, #4]
 8015208:	f7ff ff82 	bl	8015110 <std>
 801520c:	68a0      	ldr	r0, [r4, #8]
 801520e:	2201      	movs	r2, #1
 8015210:	2109      	movs	r1, #9
 8015212:	f7ff ff7d 	bl	8015110 <std>
 8015216:	68e0      	ldr	r0, [r4, #12]
 8015218:	2202      	movs	r2, #2
 801521a:	2112      	movs	r1, #18
 801521c:	f7ff ff78 	bl	8015110 <std>
 8015220:	2301      	movs	r3, #1
 8015222:	61a3      	str	r3, [r4, #24]
 8015224:	e7d2      	b.n	80151cc <__sinit+0xc>
 8015226:	bf00      	nop
 8015228:	0802358c 	.word	0x0802358c
 801522c:	08015159 	.word	0x08015159

08015230 <__sfp>:
 8015230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015232:	4607      	mov	r7, r0
 8015234:	f7ff ffac 	bl	8015190 <__sfp_lock_acquire>
 8015238:	4b1e      	ldr	r3, [pc, #120]	; (80152b4 <__sfp+0x84>)
 801523a:	681e      	ldr	r6, [r3, #0]
 801523c:	69b3      	ldr	r3, [r6, #24]
 801523e:	b913      	cbnz	r3, 8015246 <__sfp+0x16>
 8015240:	4630      	mov	r0, r6
 8015242:	f7ff ffbd 	bl	80151c0 <__sinit>
 8015246:	3648      	adds	r6, #72	; 0x48
 8015248:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801524c:	3b01      	subs	r3, #1
 801524e:	d503      	bpl.n	8015258 <__sfp+0x28>
 8015250:	6833      	ldr	r3, [r6, #0]
 8015252:	b30b      	cbz	r3, 8015298 <__sfp+0x68>
 8015254:	6836      	ldr	r6, [r6, #0]
 8015256:	e7f7      	b.n	8015248 <__sfp+0x18>
 8015258:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801525c:	b9d5      	cbnz	r5, 8015294 <__sfp+0x64>
 801525e:	4b16      	ldr	r3, [pc, #88]	; (80152b8 <__sfp+0x88>)
 8015260:	60e3      	str	r3, [r4, #12]
 8015262:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8015266:	6665      	str	r5, [r4, #100]	; 0x64
 8015268:	f000 f86c 	bl	8015344 <__retarget_lock_init_recursive>
 801526c:	f7ff ff96 	bl	801519c <__sfp_lock_release>
 8015270:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8015274:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8015278:	6025      	str	r5, [r4, #0]
 801527a:	61a5      	str	r5, [r4, #24]
 801527c:	2208      	movs	r2, #8
 801527e:	4629      	mov	r1, r5
 8015280:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8015284:	f000 f86f 	bl	8015366 <memset>
 8015288:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801528c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8015290:	4620      	mov	r0, r4
 8015292:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015294:	3468      	adds	r4, #104	; 0x68
 8015296:	e7d9      	b.n	801524c <__sfp+0x1c>
 8015298:	2104      	movs	r1, #4
 801529a:	4638      	mov	r0, r7
 801529c:	f7ff ff62 	bl	8015164 <__sfmoreglue>
 80152a0:	4604      	mov	r4, r0
 80152a2:	6030      	str	r0, [r6, #0]
 80152a4:	2800      	cmp	r0, #0
 80152a6:	d1d5      	bne.n	8015254 <__sfp+0x24>
 80152a8:	f7ff ff78 	bl	801519c <__sfp_lock_release>
 80152ac:	230c      	movs	r3, #12
 80152ae:	603b      	str	r3, [r7, #0]
 80152b0:	e7ee      	b.n	8015290 <__sfp+0x60>
 80152b2:	bf00      	nop
 80152b4:	0802358c 	.word	0x0802358c
 80152b8:	ffff0001 	.word	0xffff0001

080152bc <_fwalk_reent>:
 80152bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80152c0:	4606      	mov	r6, r0
 80152c2:	4688      	mov	r8, r1
 80152c4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80152c8:	2700      	movs	r7, #0
 80152ca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80152ce:	f1b9 0901 	subs.w	r9, r9, #1
 80152d2:	d505      	bpl.n	80152e0 <_fwalk_reent+0x24>
 80152d4:	6824      	ldr	r4, [r4, #0]
 80152d6:	2c00      	cmp	r4, #0
 80152d8:	d1f7      	bne.n	80152ca <_fwalk_reent+0xe>
 80152da:	4638      	mov	r0, r7
 80152dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80152e0:	89ab      	ldrh	r3, [r5, #12]
 80152e2:	2b01      	cmp	r3, #1
 80152e4:	d907      	bls.n	80152f6 <_fwalk_reent+0x3a>
 80152e6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80152ea:	3301      	adds	r3, #1
 80152ec:	d003      	beq.n	80152f6 <_fwalk_reent+0x3a>
 80152ee:	4629      	mov	r1, r5
 80152f0:	4630      	mov	r0, r6
 80152f2:	47c0      	blx	r8
 80152f4:	4307      	orrs	r7, r0
 80152f6:	3568      	adds	r5, #104	; 0x68
 80152f8:	e7e9      	b.n	80152ce <_fwalk_reent+0x12>
	...

080152fc <__libc_init_array>:
 80152fc:	b570      	push	{r4, r5, r6, lr}
 80152fe:	4d0d      	ldr	r5, [pc, #52]	; (8015334 <__libc_init_array+0x38>)
 8015300:	4c0d      	ldr	r4, [pc, #52]	; (8015338 <__libc_init_array+0x3c>)
 8015302:	1b64      	subs	r4, r4, r5
 8015304:	10a4      	asrs	r4, r4, #2
 8015306:	2600      	movs	r6, #0
 8015308:	42a6      	cmp	r6, r4
 801530a:	d109      	bne.n	8015320 <__libc_init_array+0x24>
 801530c:	4d0b      	ldr	r5, [pc, #44]	; (801533c <__libc_init_array+0x40>)
 801530e:	4c0c      	ldr	r4, [pc, #48]	; (8015340 <__libc_init_array+0x44>)
 8015310:	f002 fe9e 	bl	8018050 <_init>
 8015314:	1b64      	subs	r4, r4, r5
 8015316:	10a4      	asrs	r4, r4, #2
 8015318:	2600      	movs	r6, #0
 801531a:	42a6      	cmp	r6, r4
 801531c:	d105      	bne.n	801532a <__libc_init_array+0x2e>
 801531e:	bd70      	pop	{r4, r5, r6, pc}
 8015320:	f855 3b04 	ldr.w	r3, [r5], #4
 8015324:	4798      	blx	r3
 8015326:	3601      	adds	r6, #1
 8015328:	e7ee      	b.n	8015308 <__libc_init_array+0xc>
 801532a:	f855 3b04 	ldr.w	r3, [r5], #4
 801532e:	4798      	blx	r3
 8015330:	3601      	adds	r6, #1
 8015332:	e7f2      	b.n	801531a <__libc_init_array+0x1e>
 8015334:	08023978 	.word	0x08023978
 8015338:	08023978 	.word	0x08023978
 801533c:	08023978 	.word	0x08023978
 8015340:	0802397c 	.word	0x0802397c

08015344 <__retarget_lock_init_recursive>:
 8015344:	4770      	bx	lr

08015346 <__retarget_lock_acquire_recursive>:
 8015346:	4770      	bx	lr

08015348 <__retarget_lock_release_recursive>:
 8015348:	4770      	bx	lr

0801534a <memcpy>:
 801534a:	440a      	add	r2, r1
 801534c:	4291      	cmp	r1, r2
 801534e:	f100 33ff 	add.w	r3, r0, #4294967295
 8015352:	d100      	bne.n	8015356 <memcpy+0xc>
 8015354:	4770      	bx	lr
 8015356:	b510      	push	{r4, lr}
 8015358:	f811 4b01 	ldrb.w	r4, [r1], #1
 801535c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015360:	4291      	cmp	r1, r2
 8015362:	d1f9      	bne.n	8015358 <memcpy+0xe>
 8015364:	bd10      	pop	{r4, pc}

08015366 <memset>:
 8015366:	4402      	add	r2, r0
 8015368:	4603      	mov	r3, r0
 801536a:	4293      	cmp	r3, r2
 801536c:	d100      	bne.n	8015370 <memset+0xa>
 801536e:	4770      	bx	lr
 8015370:	f803 1b01 	strb.w	r1, [r3], #1
 8015374:	e7f9      	b.n	801536a <memset+0x4>
	...

08015378 <_malloc_r>:
 8015378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801537a:	1ccd      	adds	r5, r1, #3
 801537c:	f025 0503 	bic.w	r5, r5, #3
 8015380:	3508      	adds	r5, #8
 8015382:	2d0c      	cmp	r5, #12
 8015384:	bf38      	it	cc
 8015386:	250c      	movcc	r5, #12
 8015388:	2d00      	cmp	r5, #0
 801538a:	4606      	mov	r6, r0
 801538c:	db01      	blt.n	8015392 <_malloc_r+0x1a>
 801538e:	42a9      	cmp	r1, r5
 8015390:	d903      	bls.n	801539a <_malloc_r+0x22>
 8015392:	230c      	movs	r3, #12
 8015394:	6033      	str	r3, [r6, #0]
 8015396:	2000      	movs	r0, #0
 8015398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801539a:	f001 fdad 	bl	8016ef8 <__malloc_lock>
 801539e:	4921      	ldr	r1, [pc, #132]	; (8015424 <_malloc_r+0xac>)
 80153a0:	680a      	ldr	r2, [r1, #0]
 80153a2:	4614      	mov	r4, r2
 80153a4:	b99c      	cbnz	r4, 80153ce <_malloc_r+0x56>
 80153a6:	4f20      	ldr	r7, [pc, #128]	; (8015428 <_malloc_r+0xb0>)
 80153a8:	683b      	ldr	r3, [r7, #0]
 80153aa:	b923      	cbnz	r3, 80153b6 <_malloc_r+0x3e>
 80153ac:	4621      	mov	r1, r4
 80153ae:	4630      	mov	r0, r6
 80153b0:	f000 fd02 	bl	8015db8 <_sbrk_r>
 80153b4:	6038      	str	r0, [r7, #0]
 80153b6:	4629      	mov	r1, r5
 80153b8:	4630      	mov	r0, r6
 80153ba:	f000 fcfd 	bl	8015db8 <_sbrk_r>
 80153be:	1c43      	adds	r3, r0, #1
 80153c0:	d123      	bne.n	801540a <_malloc_r+0x92>
 80153c2:	230c      	movs	r3, #12
 80153c4:	6033      	str	r3, [r6, #0]
 80153c6:	4630      	mov	r0, r6
 80153c8:	f001 fd9c 	bl	8016f04 <__malloc_unlock>
 80153cc:	e7e3      	b.n	8015396 <_malloc_r+0x1e>
 80153ce:	6823      	ldr	r3, [r4, #0]
 80153d0:	1b5b      	subs	r3, r3, r5
 80153d2:	d417      	bmi.n	8015404 <_malloc_r+0x8c>
 80153d4:	2b0b      	cmp	r3, #11
 80153d6:	d903      	bls.n	80153e0 <_malloc_r+0x68>
 80153d8:	6023      	str	r3, [r4, #0]
 80153da:	441c      	add	r4, r3
 80153dc:	6025      	str	r5, [r4, #0]
 80153de:	e004      	b.n	80153ea <_malloc_r+0x72>
 80153e0:	6863      	ldr	r3, [r4, #4]
 80153e2:	42a2      	cmp	r2, r4
 80153e4:	bf0c      	ite	eq
 80153e6:	600b      	streq	r3, [r1, #0]
 80153e8:	6053      	strne	r3, [r2, #4]
 80153ea:	4630      	mov	r0, r6
 80153ec:	f001 fd8a 	bl	8016f04 <__malloc_unlock>
 80153f0:	f104 000b 	add.w	r0, r4, #11
 80153f4:	1d23      	adds	r3, r4, #4
 80153f6:	f020 0007 	bic.w	r0, r0, #7
 80153fa:	1ac2      	subs	r2, r0, r3
 80153fc:	d0cc      	beq.n	8015398 <_malloc_r+0x20>
 80153fe:	1a1b      	subs	r3, r3, r0
 8015400:	50a3      	str	r3, [r4, r2]
 8015402:	e7c9      	b.n	8015398 <_malloc_r+0x20>
 8015404:	4622      	mov	r2, r4
 8015406:	6864      	ldr	r4, [r4, #4]
 8015408:	e7cc      	b.n	80153a4 <_malloc_r+0x2c>
 801540a:	1cc4      	adds	r4, r0, #3
 801540c:	f024 0403 	bic.w	r4, r4, #3
 8015410:	42a0      	cmp	r0, r4
 8015412:	d0e3      	beq.n	80153dc <_malloc_r+0x64>
 8015414:	1a21      	subs	r1, r4, r0
 8015416:	4630      	mov	r0, r6
 8015418:	f000 fcce 	bl	8015db8 <_sbrk_r>
 801541c:	3001      	adds	r0, #1
 801541e:	d1dd      	bne.n	80153dc <_malloc_r+0x64>
 8015420:	e7cf      	b.n	80153c2 <_malloc_r+0x4a>
 8015422:	bf00      	nop
 8015424:	24004b84 	.word	0x24004b84
 8015428:	24004b88 	.word	0x24004b88

0801542c <__cvt>:
 801542c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801542e:	ed2d 8b02 	vpush	{d8}
 8015432:	eeb0 8b40 	vmov.f64	d8, d0
 8015436:	b085      	sub	sp, #20
 8015438:	4617      	mov	r7, r2
 801543a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801543c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801543e:	ee18 2a90 	vmov	r2, s17
 8015442:	f025 0520 	bic.w	r5, r5, #32
 8015446:	2a00      	cmp	r2, #0
 8015448:	bfb6      	itet	lt
 801544a:	222d      	movlt	r2, #45	; 0x2d
 801544c:	2200      	movge	r2, #0
 801544e:	eeb1 8b40 	vneglt.f64	d8, d0
 8015452:	2d46      	cmp	r5, #70	; 0x46
 8015454:	460c      	mov	r4, r1
 8015456:	701a      	strb	r2, [r3, #0]
 8015458:	d004      	beq.n	8015464 <__cvt+0x38>
 801545a:	2d45      	cmp	r5, #69	; 0x45
 801545c:	d100      	bne.n	8015460 <__cvt+0x34>
 801545e:	3401      	adds	r4, #1
 8015460:	2102      	movs	r1, #2
 8015462:	e000      	b.n	8015466 <__cvt+0x3a>
 8015464:	2103      	movs	r1, #3
 8015466:	ab03      	add	r3, sp, #12
 8015468:	9301      	str	r3, [sp, #4]
 801546a:	ab02      	add	r3, sp, #8
 801546c:	9300      	str	r3, [sp, #0]
 801546e:	4622      	mov	r2, r4
 8015470:	4633      	mov	r3, r6
 8015472:	eeb0 0b48 	vmov.f64	d0, d8
 8015476:	f000 fecb 	bl	8016210 <_dtoa_r>
 801547a:	2d47      	cmp	r5, #71	; 0x47
 801547c:	d109      	bne.n	8015492 <__cvt+0x66>
 801547e:	07fb      	lsls	r3, r7, #31
 8015480:	d407      	bmi.n	8015492 <__cvt+0x66>
 8015482:	9b03      	ldr	r3, [sp, #12]
 8015484:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8015486:	1a1b      	subs	r3, r3, r0
 8015488:	6013      	str	r3, [r2, #0]
 801548a:	b005      	add	sp, #20
 801548c:	ecbd 8b02 	vpop	{d8}
 8015490:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015492:	2d46      	cmp	r5, #70	; 0x46
 8015494:	eb00 0204 	add.w	r2, r0, r4
 8015498:	d10c      	bne.n	80154b4 <__cvt+0x88>
 801549a:	7803      	ldrb	r3, [r0, #0]
 801549c:	2b30      	cmp	r3, #48	; 0x30
 801549e:	d107      	bne.n	80154b0 <__cvt+0x84>
 80154a0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80154a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154a8:	bf1c      	itt	ne
 80154aa:	f1c4 0401 	rsbne	r4, r4, #1
 80154ae:	6034      	strne	r4, [r6, #0]
 80154b0:	6833      	ldr	r3, [r6, #0]
 80154b2:	441a      	add	r2, r3
 80154b4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80154b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154bc:	bf08      	it	eq
 80154be:	9203      	streq	r2, [sp, #12]
 80154c0:	2130      	movs	r1, #48	; 0x30
 80154c2:	9b03      	ldr	r3, [sp, #12]
 80154c4:	4293      	cmp	r3, r2
 80154c6:	d2dc      	bcs.n	8015482 <__cvt+0x56>
 80154c8:	1c5c      	adds	r4, r3, #1
 80154ca:	9403      	str	r4, [sp, #12]
 80154cc:	7019      	strb	r1, [r3, #0]
 80154ce:	e7f8      	b.n	80154c2 <__cvt+0x96>

080154d0 <__exponent>:
 80154d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80154d2:	4603      	mov	r3, r0
 80154d4:	2900      	cmp	r1, #0
 80154d6:	bfb8      	it	lt
 80154d8:	4249      	neglt	r1, r1
 80154da:	f803 2b02 	strb.w	r2, [r3], #2
 80154de:	bfb4      	ite	lt
 80154e0:	222d      	movlt	r2, #45	; 0x2d
 80154e2:	222b      	movge	r2, #43	; 0x2b
 80154e4:	2909      	cmp	r1, #9
 80154e6:	7042      	strb	r2, [r0, #1]
 80154e8:	dd2a      	ble.n	8015540 <__exponent+0x70>
 80154ea:	f10d 0407 	add.w	r4, sp, #7
 80154ee:	46a4      	mov	ip, r4
 80154f0:	270a      	movs	r7, #10
 80154f2:	46a6      	mov	lr, r4
 80154f4:	460a      	mov	r2, r1
 80154f6:	fb91 f6f7 	sdiv	r6, r1, r7
 80154fa:	fb07 1516 	mls	r5, r7, r6, r1
 80154fe:	3530      	adds	r5, #48	; 0x30
 8015500:	2a63      	cmp	r2, #99	; 0x63
 8015502:	f104 34ff 	add.w	r4, r4, #4294967295
 8015506:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801550a:	4631      	mov	r1, r6
 801550c:	dcf1      	bgt.n	80154f2 <__exponent+0x22>
 801550e:	3130      	adds	r1, #48	; 0x30
 8015510:	f1ae 0502 	sub.w	r5, lr, #2
 8015514:	f804 1c01 	strb.w	r1, [r4, #-1]
 8015518:	1c44      	adds	r4, r0, #1
 801551a:	4629      	mov	r1, r5
 801551c:	4561      	cmp	r1, ip
 801551e:	d30a      	bcc.n	8015536 <__exponent+0x66>
 8015520:	f10d 0209 	add.w	r2, sp, #9
 8015524:	eba2 020e 	sub.w	r2, r2, lr
 8015528:	4565      	cmp	r5, ip
 801552a:	bf88      	it	hi
 801552c:	2200      	movhi	r2, #0
 801552e:	4413      	add	r3, r2
 8015530:	1a18      	subs	r0, r3, r0
 8015532:	b003      	add	sp, #12
 8015534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015536:	f811 2b01 	ldrb.w	r2, [r1], #1
 801553a:	f804 2f01 	strb.w	r2, [r4, #1]!
 801553e:	e7ed      	b.n	801551c <__exponent+0x4c>
 8015540:	2330      	movs	r3, #48	; 0x30
 8015542:	3130      	adds	r1, #48	; 0x30
 8015544:	7083      	strb	r3, [r0, #2]
 8015546:	70c1      	strb	r1, [r0, #3]
 8015548:	1d03      	adds	r3, r0, #4
 801554a:	e7f1      	b.n	8015530 <__exponent+0x60>
 801554c:	0000      	movs	r0, r0
	...

08015550 <_printf_float>:
 8015550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015554:	b08b      	sub	sp, #44	; 0x2c
 8015556:	460c      	mov	r4, r1
 8015558:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801555c:	4616      	mov	r6, r2
 801555e:	461f      	mov	r7, r3
 8015560:	4605      	mov	r5, r0
 8015562:	f001 fcab 	bl	8016ebc <_localeconv_r>
 8015566:	f8d0 b000 	ldr.w	fp, [r0]
 801556a:	4658      	mov	r0, fp
 801556c:	f7ea feb8 	bl	80002e0 <strlen>
 8015570:	2300      	movs	r3, #0
 8015572:	9308      	str	r3, [sp, #32]
 8015574:	f8d8 3000 	ldr.w	r3, [r8]
 8015578:	f894 9018 	ldrb.w	r9, [r4, #24]
 801557c:	6822      	ldr	r2, [r4, #0]
 801557e:	3307      	adds	r3, #7
 8015580:	f023 0307 	bic.w	r3, r3, #7
 8015584:	f103 0108 	add.w	r1, r3, #8
 8015588:	f8c8 1000 	str.w	r1, [r8]
 801558c:	4682      	mov	sl, r0
 801558e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8015592:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8015596:	ed9f 7b98 	vldr	d7, [pc, #608]	; 80157f8 <_printf_float+0x2a8>
 801559a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 801559e:	eeb0 6bc0 	vabs.f64	d6, d0
 80155a2:	eeb4 6b47 	vcmp.f64	d6, d7
 80155a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80155aa:	dd24      	ble.n	80155f6 <_printf_float+0xa6>
 80155ac:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80155b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80155b4:	d502      	bpl.n	80155bc <_printf_float+0x6c>
 80155b6:	232d      	movs	r3, #45	; 0x2d
 80155b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80155bc:	4b90      	ldr	r3, [pc, #576]	; (8015800 <_printf_float+0x2b0>)
 80155be:	4891      	ldr	r0, [pc, #580]	; (8015804 <_printf_float+0x2b4>)
 80155c0:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80155c4:	bf94      	ite	ls
 80155c6:	4698      	movls	r8, r3
 80155c8:	4680      	movhi	r8, r0
 80155ca:	2303      	movs	r3, #3
 80155cc:	6123      	str	r3, [r4, #16]
 80155ce:	f022 0204 	bic.w	r2, r2, #4
 80155d2:	2300      	movs	r3, #0
 80155d4:	6022      	str	r2, [r4, #0]
 80155d6:	9304      	str	r3, [sp, #16]
 80155d8:	9700      	str	r7, [sp, #0]
 80155da:	4633      	mov	r3, r6
 80155dc:	aa09      	add	r2, sp, #36	; 0x24
 80155de:	4621      	mov	r1, r4
 80155e0:	4628      	mov	r0, r5
 80155e2:	f000 f9d3 	bl	801598c <_printf_common>
 80155e6:	3001      	adds	r0, #1
 80155e8:	f040 808a 	bne.w	8015700 <_printf_float+0x1b0>
 80155ec:	f04f 30ff 	mov.w	r0, #4294967295
 80155f0:	b00b      	add	sp, #44	; 0x2c
 80155f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80155f6:	eeb4 0b40 	vcmp.f64	d0, d0
 80155fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80155fe:	d709      	bvc.n	8015614 <_printf_float+0xc4>
 8015600:	ee10 3a90 	vmov	r3, s1
 8015604:	2b00      	cmp	r3, #0
 8015606:	bfbc      	itt	lt
 8015608:	232d      	movlt	r3, #45	; 0x2d
 801560a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801560e:	487e      	ldr	r0, [pc, #504]	; (8015808 <_printf_float+0x2b8>)
 8015610:	4b7e      	ldr	r3, [pc, #504]	; (801580c <_printf_float+0x2bc>)
 8015612:	e7d5      	b.n	80155c0 <_printf_float+0x70>
 8015614:	6863      	ldr	r3, [r4, #4]
 8015616:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 801561a:	9104      	str	r1, [sp, #16]
 801561c:	1c59      	adds	r1, r3, #1
 801561e:	d13c      	bne.n	801569a <_printf_float+0x14a>
 8015620:	2306      	movs	r3, #6
 8015622:	6063      	str	r3, [r4, #4]
 8015624:	2300      	movs	r3, #0
 8015626:	9303      	str	r3, [sp, #12]
 8015628:	ab08      	add	r3, sp, #32
 801562a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801562e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8015632:	ab07      	add	r3, sp, #28
 8015634:	6861      	ldr	r1, [r4, #4]
 8015636:	9300      	str	r3, [sp, #0]
 8015638:	6022      	str	r2, [r4, #0]
 801563a:	f10d 031b 	add.w	r3, sp, #27
 801563e:	4628      	mov	r0, r5
 8015640:	f7ff fef4 	bl	801542c <__cvt>
 8015644:	9b04      	ldr	r3, [sp, #16]
 8015646:	9907      	ldr	r1, [sp, #28]
 8015648:	2b47      	cmp	r3, #71	; 0x47
 801564a:	4680      	mov	r8, r0
 801564c:	d108      	bne.n	8015660 <_printf_float+0x110>
 801564e:	1cc8      	adds	r0, r1, #3
 8015650:	db02      	blt.n	8015658 <_printf_float+0x108>
 8015652:	6863      	ldr	r3, [r4, #4]
 8015654:	4299      	cmp	r1, r3
 8015656:	dd41      	ble.n	80156dc <_printf_float+0x18c>
 8015658:	f1a9 0902 	sub.w	r9, r9, #2
 801565c:	fa5f f989 	uxtb.w	r9, r9
 8015660:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8015664:	d820      	bhi.n	80156a8 <_printf_float+0x158>
 8015666:	3901      	subs	r1, #1
 8015668:	464a      	mov	r2, r9
 801566a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801566e:	9107      	str	r1, [sp, #28]
 8015670:	f7ff ff2e 	bl	80154d0 <__exponent>
 8015674:	9a08      	ldr	r2, [sp, #32]
 8015676:	9004      	str	r0, [sp, #16]
 8015678:	1813      	adds	r3, r2, r0
 801567a:	2a01      	cmp	r2, #1
 801567c:	6123      	str	r3, [r4, #16]
 801567e:	dc02      	bgt.n	8015686 <_printf_float+0x136>
 8015680:	6822      	ldr	r2, [r4, #0]
 8015682:	07d2      	lsls	r2, r2, #31
 8015684:	d501      	bpl.n	801568a <_printf_float+0x13a>
 8015686:	3301      	adds	r3, #1
 8015688:	6123      	str	r3, [r4, #16]
 801568a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801568e:	2b00      	cmp	r3, #0
 8015690:	d0a2      	beq.n	80155d8 <_printf_float+0x88>
 8015692:	232d      	movs	r3, #45	; 0x2d
 8015694:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015698:	e79e      	b.n	80155d8 <_printf_float+0x88>
 801569a:	9904      	ldr	r1, [sp, #16]
 801569c:	2947      	cmp	r1, #71	; 0x47
 801569e:	d1c1      	bne.n	8015624 <_printf_float+0xd4>
 80156a0:	2b00      	cmp	r3, #0
 80156a2:	d1bf      	bne.n	8015624 <_printf_float+0xd4>
 80156a4:	2301      	movs	r3, #1
 80156a6:	e7bc      	b.n	8015622 <_printf_float+0xd2>
 80156a8:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80156ac:	d118      	bne.n	80156e0 <_printf_float+0x190>
 80156ae:	2900      	cmp	r1, #0
 80156b0:	6863      	ldr	r3, [r4, #4]
 80156b2:	dd0b      	ble.n	80156cc <_printf_float+0x17c>
 80156b4:	6121      	str	r1, [r4, #16]
 80156b6:	b913      	cbnz	r3, 80156be <_printf_float+0x16e>
 80156b8:	6822      	ldr	r2, [r4, #0]
 80156ba:	07d0      	lsls	r0, r2, #31
 80156bc:	d502      	bpl.n	80156c4 <_printf_float+0x174>
 80156be:	3301      	adds	r3, #1
 80156c0:	440b      	add	r3, r1
 80156c2:	6123      	str	r3, [r4, #16]
 80156c4:	2300      	movs	r3, #0
 80156c6:	65a1      	str	r1, [r4, #88]	; 0x58
 80156c8:	9304      	str	r3, [sp, #16]
 80156ca:	e7de      	b.n	801568a <_printf_float+0x13a>
 80156cc:	b913      	cbnz	r3, 80156d4 <_printf_float+0x184>
 80156ce:	6822      	ldr	r2, [r4, #0]
 80156d0:	07d2      	lsls	r2, r2, #31
 80156d2:	d501      	bpl.n	80156d8 <_printf_float+0x188>
 80156d4:	3302      	adds	r3, #2
 80156d6:	e7f4      	b.n	80156c2 <_printf_float+0x172>
 80156d8:	2301      	movs	r3, #1
 80156da:	e7f2      	b.n	80156c2 <_printf_float+0x172>
 80156dc:	f04f 0967 	mov.w	r9, #103	; 0x67
 80156e0:	9b08      	ldr	r3, [sp, #32]
 80156e2:	4299      	cmp	r1, r3
 80156e4:	db05      	blt.n	80156f2 <_printf_float+0x1a2>
 80156e6:	6823      	ldr	r3, [r4, #0]
 80156e8:	6121      	str	r1, [r4, #16]
 80156ea:	07d8      	lsls	r0, r3, #31
 80156ec:	d5ea      	bpl.n	80156c4 <_printf_float+0x174>
 80156ee:	1c4b      	adds	r3, r1, #1
 80156f0:	e7e7      	b.n	80156c2 <_printf_float+0x172>
 80156f2:	2900      	cmp	r1, #0
 80156f4:	bfd4      	ite	le
 80156f6:	f1c1 0202 	rsble	r2, r1, #2
 80156fa:	2201      	movgt	r2, #1
 80156fc:	4413      	add	r3, r2
 80156fe:	e7e0      	b.n	80156c2 <_printf_float+0x172>
 8015700:	6823      	ldr	r3, [r4, #0]
 8015702:	055a      	lsls	r2, r3, #21
 8015704:	d407      	bmi.n	8015716 <_printf_float+0x1c6>
 8015706:	6923      	ldr	r3, [r4, #16]
 8015708:	4642      	mov	r2, r8
 801570a:	4631      	mov	r1, r6
 801570c:	4628      	mov	r0, r5
 801570e:	47b8      	blx	r7
 8015710:	3001      	adds	r0, #1
 8015712:	d12a      	bne.n	801576a <_printf_float+0x21a>
 8015714:	e76a      	b.n	80155ec <_printf_float+0x9c>
 8015716:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801571a:	f240 80e2 	bls.w	80158e2 <_printf_float+0x392>
 801571e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8015722:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8015726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801572a:	d133      	bne.n	8015794 <_printf_float+0x244>
 801572c:	4a38      	ldr	r2, [pc, #224]	; (8015810 <_printf_float+0x2c0>)
 801572e:	2301      	movs	r3, #1
 8015730:	4631      	mov	r1, r6
 8015732:	4628      	mov	r0, r5
 8015734:	47b8      	blx	r7
 8015736:	3001      	adds	r0, #1
 8015738:	f43f af58 	beq.w	80155ec <_printf_float+0x9c>
 801573c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8015740:	429a      	cmp	r2, r3
 8015742:	db02      	blt.n	801574a <_printf_float+0x1fa>
 8015744:	6823      	ldr	r3, [r4, #0]
 8015746:	07d8      	lsls	r0, r3, #31
 8015748:	d50f      	bpl.n	801576a <_printf_float+0x21a>
 801574a:	4653      	mov	r3, sl
 801574c:	465a      	mov	r2, fp
 801574e:	4631      	mov	r1, r6
 8015750:	4628      	mov	r0, r5
 8015752:	47b8      	blx	r7
 8015754:	3001      	adds	r0, #1
 8015756:	f43f af49 	beq.w	80155ec <_printf_float+0x9c>
 801575a:	f04f 0800 	mov.w	r8, #0
 801575e:	f104 091a 	add.w	r9, r4, #26
 8015762:	9b08      	ldr	r3, [sp, #32]
 8015764:	3b01      	subs	r3, #1
 8015766:	4543      	cmp	r3, r8
 8015768:	dc09      	bgt.n	801577e <_printf_float+0x22e>
 801576a:	6823      	ldr	r3, [r4, #0]
 801576c:	079b      	lsls	r3, r3, #30
 801576e:	f100 8108 	bmi.w	8015982 <_printf_float+0x432>
 8015772:	68e0      	ldr	r0, [r4, #12]
 8015774:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015776:	4298      	cmp	r0, r3
 8015778:	bfb8      	it	lt
 801577a:	4618      	movlt	r0, r3
 801577c:	e738      	b.n	80155f0 <_printf_float+0xa0>
 801577e:	2301      	movs	r3, #1
 8015780:	464a      	mov	r2, r9
 8015782:	4631      	mov	r1, r6
 8015784:	4628      	mov	r0, r5
 8015786:	47b8      	blx	r7
 8015788:	3001      	adds	r0, #1
 801578a:	f43f af2f 	beq.w	80155ec <_printf_float+0x9c>
 801578e:	f108 0801 	add.w	r8, r8, #1
 8015792:	e7e6      	b.n	8015762 <_printf_float+0x212>
 8015794:	9b07      	ldr	r3, [sp, #28]
 8015796:	2b00      	cmp	r3, #0
 8015798:	dc3c      	bgt.n	8015814 <_printf_float+0x2c4>
 801579a:	4a1d      	ldr	r2, [pc, #116]	; (8015810 <_printf_float+0x2c0>)
 801579c:	2301      	movs	r3, #1
 801579e:	4631      	mov	r1, r6
 80157a0:	4628      	mov	r0, r5
 80157a2:	47b8      	blx	r7
 80157a4:	3001      	adds	r0, #1
 80157a6:	f43f af21 	beq.w	80155ec <_printf_float+0x9c>
 80157aa:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80157ae:	4313      	orrs	r3, r2
 80157b0:	d102      	bne.n	80157b8 <_printf_float+0x268>
 80157b2:	6823      	ldr	r3, [r4, #0]
 80157b4:	07d9      	lsls	r1, r3, #31
 80157b6:	d5d8      	bpl.n	801576a <_printf_float+0x21a>
 80157b8:	4653      	mov	r3, sl
 80157ba:	465a      	mov	r2, fp
 80157bc:	4631      	mov	r1, r6
 80157be:	4628      	mov	r0, r5
 80157c0:	47b8      	blx	r7
 80157c2:	3001      	adds	r0, #1
 80157c4:	f43f af12 	beq.w	80155ec <_printf_float+0x9c>
 80157c8:	f04f 0900 	mov.w	r9, #0
 80157cc:	f104 0a1a 	add.w	sl, r4, #26
 80157d0:	9b07      	ldr	r3, [sp, #28]
 80157d2:	425b      	negs	r3, r3
 80157d4:	454b      	cmp	r3, r9
 80157d6:	dc01      	bgt.n	80157dc <_printf_float+0x28c>
 80157d8:	9b08      	ldr	r3, [sp, #32]
 80157da:	e795      	b.n	8015708 <_printf_float+0x1b8>
 80157dc:	2301      	movs	r3, #1
 80157de:	4652      	mov	r2, sl
 80157e0:	4631      	mov	r1, r6
 80157e2:	4628      	mov	r0, r5
 80157e4:	47b8      	blx	r7
 80157e6:	3001      	adds	r0, #1
 80157e8:	f43f af00 	beq.w	80155ec <_printf_float+0x9c>
 80157ec:	f109 0901 	add.w	r9, r9, #1
 80157f0:	e7ee      	b.n	80157d0 <_printf_float+0x280>
 80157f2:	bf00      	nop
 80157f4:	f3af 8000 	nop.w
 80157f8:	ffffffff 	.word	0xffffffff
 80157fc:	7fefffff 	.word	0x7fefffff
 8015800:	08023590 	.word	0x08023590
 8015804:	08023594 	.word	0x08023594
 8015808:	0802359c 	.word	0x0802359c
 801580c:	08023598 	.word	0x08023598
 8015810:	080235a0 	.word	0x080235a0
 8015814:	9a08      	ldr	r2, [sp, #32]
 8015816:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8015818:	429a      	cmp	r2, r3
 801581a:	bfa8      	it	ge
 801581c:	461a      	movge	r2, r3
 801581e:	2a00      	cmp	r2, #0
 8015820:	4691      	mov	r9, r2
 8015822:	dc38      	bgt.n	8015896 <_printf_float+0x346>
 8015824:	2300      	movs	r3, #0
 8015826:	9305      	str	r3, [sp, #20]
 8015828:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801582c:	f104 021a 	add.w	r2, r4, #26
 8015830:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8015832:	9905      	ldr	r1, [sp, #20]
 8015834:	9304      	str	r3, [sp, #16]
 8015836:	eba3 0309 	sub.w	r3, r3, r9
 801583a:	428b      	cmp	r3, r1
 801583c:	dc33      	bgt.n	80158a6 <_printf_float+0x356>
 801583e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8015842:	429a      	cmp	r2, r3
 8015844:	db3c      	blt.n	80158c0 <_printf_float+0x370>
 8015846:	6823      	ldr	r3, [r4, #0]
 8015848:	07da      	lsls	r2, r3, #31
 801584a:	d439      	bmi.n	80158c0 <_printf_float+0x370>
 801584c:	9a08      	ldr	r2, [sp, #32]
 801584e:	9b04      	ldr	r3, [sp, #16]
 8015850:	9907      	ldr	r1, [sp, #28]
 8015852:	1ad3      	subs	r3, r2, r3
 8015854:	eba2 0901 	sub.w	r9, r2, r1
 8015858:	4599      	cmp	r9, r3
 801585a:	bfa8      	it	ge
 801585c:	4699      	movge	r9, r3
 801585e:	f1b9 0f00 	cmp.w	r9, #0
 8015862:	dc35      	bgt.n	80158d0 <_printf_float+0x380>
 8015864:	f04f 0800 	mov.w	r8, #0
 8015868:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801586c:	f104 0a1a 	add.w	sl, r4, #26
 8015870:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8015874:	1a9b      	subs	r3, r3, r2
 8015876:	eba3 0309 	sub.w	r3, r3, r9
 801587a:	4543      	cmp	r3, r8
 801587c:	f77f af75 	ble.w	801576a <_printf_float+0x21a>
 8015880:	2301      	movs	r3, #1
 8015882:	4652      	mov	r2, sl
 8015884:	4631      	mov	r1, r6
 8015886:	4628      	mov	r0, r5
 8015888:	47b8      	blx	r7
 801588a:	3001      	adds	r0, #1
 801588c:	f43f aeae 	beq.w	80155ec <_printf_float+0x9c>
 8015890:	f108 0801 	add.w	r8, r8, #1
 8015894:	e7ec      	b.n	8015870 <_printf_float+0x320>
 8015896:	4613      	mov	r3, r2
 8015898:	4631      	mov	r1, r6
 801589a:	4642      	mov	r2, r8
 801589c:	4628      	mov	r0, r5
 801589e:	47b8      	blx	r7
 80158a0:	3001      	adds	r0, #1
 80158a2:	d1bf      	bne.n	8015824 <_printf_float+0x2d4>
 80158a4:	e6a2      	b.n	80155ec <_printf_float+0x9c>
 80158a6:	2301      	movs	r3, #1
 80158a8:	4631      	mov	r1, r6
 80158aa:	4628      	mov	r0, r5
 80158ac:	9204      	str	r2, [sp, #16]
 80158ae:	47b8      	blx	r7
 80158b0:	3001      	adds	r0, #1
 80158b2:	f43f ae9b 	beq.w	80155ec <_printf_float+0x9c>
 80158b6:	9b05      	ldr	r3, [sp, #20]
 80158b8:	9a04      	ldr	r2, [sp, #16]
 80158ba:	3301      	adds	r3, #1
 80158bc:	9305      	str	r3, [sp, #20]
 80158be:	e7b7      	b.n	8015830 <_printf_float+0x2e0>
 80158c0:	4653      	mov	r3, sl
 80158c2:	465a      	mov	r2, fp
 80158c4:	4631      	mov	r1, r6
 80158c6:	4628      	mov	r0, r5
 80158c8:	47b8      	blx	r7
 80158ca:	3001      	adds	r0, #1
 80158cc:	d1be      	bne.n	801584c <_printf_float+0x2fc>
 80158ce:	e68d      	b.n	80155ec <_printf_float+0x9c>
 80158d0:	9a04      	ldr	r2, [sp, #16]
 80158d2:	464b      	mov	r3, r9
 80158d4:	4442      	add	r2, r8
 80158d6:	4631      	mov	r1, r6
 80158d8:	4628      	mov	r0, r5
 80158da:	47b8      	blx	r7
 80158dc:	3001      	adds	r0, #1
 80158de:	d1c1      	bne.n	8015864 <_printf_float+0x314>
 80158e0:	e684      	b.n	80155ec <_printf_float+0x9c>
 80158e2:	9a08      	ldr	r2, [sp, #32]
 80158e4:	2a01      	cmp	r2, #1
 80158e6:	dc01      	bgt.n	80158ec <_printf_float+0x39c>
 80158e8:	07db      	lsls	r3, r3, #31
 80158ea:	d537      	bpl.n	801595c <_printf_float+0x40c>
 80158ec:	2301      	movs	r3, #1
 80158ee:	4642      	mov	r2, r8
 80158f0:	4631      	mov	r1, r6
 80158f2:	4628      	mov	r0, r5
 80158f4:	47b8      	blx	r7
 80158f6:	3001      	adds	r0, #1
 80158f8:	f43f ae78 	beq.w	80155ec <_printf_float+0x9c>
 80158fc:	4653      	mov	r3, sl
 80158fe:	465a      	mov	r2, fp
 8015900:	4631      	mov	r1, r6
 8015902:	4628      	mov	r0, r5
 8015904:	47b8      	blx	r7
 8015906:	3001      	adds	r0, #1
 8015908:	f43f ae70 	beq.w	80155ec <_printf_float+0x9c>
 801590c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8015910:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8015914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015918:	d01b      	beq.n	8015952 <_printf_float+0x402>
 801591a:	9b08      	ldr	r3, [sp, #32]
 801591c:	f108 0201 	add.w	r2, r8, #1
 8015920:	3b01      	subs	r3, #1
 8015922:	4631      	mov	r1, r6
 8015924:	4628      	mov	r0, r5
 8015926:	47b8      	blx	r7
 8015928:	3001      	adds	r0, #1
 801592a:	d10e      	bne.n	801594a <_printf_float+0x3fa>
 801592c:	e65e      	b.n	80155ec <_printf_float+0x9c>
 801592e:	2301      	movs	r3, #1
 8015930:	464a      	mov	r2, r9
 8015932:	4631      	mov	r1, r6
 8015934:	4628      	mov	r0, r5
 8015936:	47b8      	blx	r7
 8015938:	3001      	adds	r0, #1
 801593a:	f43f ae57 	beq.w	80155ec <_printf_float+0x9c>
 801593e:	f108 0801 	add.w	r8, r8, #1
 8015942:	9b08      	ldr	r3, [sp, #32]
 8015944:	3b01      	subs	r3, #1
 8015946:	4543      	cmp	r3, r8
 8015948:	dcf1      	bgt.n	801592e <_printf_float+0x3de>
 801594a:	9b04      	ldr	r3, [sp, #16]
 801594c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8015950:	e6db      	b.n	801570a <_printf_float+0x1ba>
 8015952:	f04f 0800 	mov.w	r8, #0
 8015956:	f104 091a 	add.w	r9, r4, #26
 801595a:	e7f2      	b.n	8015942 <_printf_float+0x3f2>
 801595c:	2301      	movs	r3, #1
 801595e:	4642      	mov	r2, r8
 8015960:	e7df      	b.n	8015922 <_printf_float+0x3d2>
 8015962:	2301      	movs	r3, #1
 8015964:	464a      	mov	r2, r9
 8015966:	4631      	mov	r1, r6
 8015968:	4628      	mov	r0, r5
 801596a:	47b8      	blx	r7
 801596c:	3001      	adds	r0, #1
 801596e:	f43f ae3d 	beq.w	80155ec <_printf_float+0x9c>
 8015972:	f108 0801 	add.w	r8, r8, #1
 8015976:	68e3      	ldr	r3, [r4, #12]
 8015978:	9909      	ldr	r1, [sp, #36]	; 0x24
 801597a:	1a5b      	subs	r3, r3, r1
 801597c:	4543      	cmp	r3, r8
 801597e:	dcf0      	bgt.n	8015962 <_printf_float+0x412>
 8015980:	e6f7      	b.n	8015772 <_printf_float+0x222>
 8015982:	f04f 0800 	mov.w	r8, #0
 8015986:	f104 0919 	add.w	r9, r4, #25
 801598a:	e7f4      	b.n	8015976 <_printf_float+0x426>

0801598c <_printf_common>:
 801598c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015990:	4616      	mov	r6, r2
 8015992:	4699      	mov	r9, r3
 8015994:	688a      	ldr	r2, [r1, #8]
 8015996:	690b      	ldr	r3, [r1, #16]
 8015998:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801599c:	4293      	cmp	r3, r2
 801599e:	bfb8      	it	lt
 80159a0:	4613      	movlt	r3, r2
 80159a2:	6033      	str	r3, [r6, #0]
 80159a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80159a8:	4607      	mov	r7, r0
 80159aa:	460c      	mov	r4, r1
 80159ac:	b10a      	cbz	r2, 80159b2 <_printf_common+0x26>
 80159ae:	3301      	adds	r3, #1
 80159b0:	6033      	str	r3, [r6, #0]
 80159b2:	6823      	ldr	r3, [r4, #0]
 80159b4:	0699      	lsls	r1, r3, #26
 80159b6:	bf42      	ittt	mi
 80159b8:	6833      	ldrmi	r3, [r6, #0]
 80159ba:	3302      	addmi	r3, #2
 80159bc:	6033      	strmi	r3, [r6, #0]
 80159be:	6825      	ldr	r5, [r4, #0]
 80159c0:	f015 0506 	ands.w	r5, r5, #6
 80159c4:	d106      	bne.n	80159d4 <_printf_common+0x48>
 80159c6:	f104 0a19 	add.w	sl, r4, #25
 80159ca:	68e3      	ldr	r3, [r4, #12]
 80159cc:	6832      	ldr	r2, [r6, #0]
 80159ce:	1a9b      	subs	r3, r3, r2
 80159d0:	42ab      	cmp	r3, r5
 80159d2:	dc26      	bgt.n	8015a22 <_printf_common+0x96>
 80159d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80159d8:	1e13      	subs	r3, r2, #0
 80159da:	6822      	ldr	r2, [r4, #0]
 80159dc:	bf18      	it	ne
 80159de:	2301      	movne	r3, #1
 80159e0:	0692      	lsls	r2, r2, #26
 80159e2:	d42b      	bmi.n	8015a3c <_printf_common+0xb0>
 80159e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80159e8:	4649      	mov	r1, r9
 80159ea:	4638      	mov	r0, r7
 80159ec:	47c0      	blx	r8
 80159ee:	3001      	adds	r0, #1
 80159f0:	d01e      	beq.n	8015a30 <_printf_common+0xa4>
 80159f2:	6823      	ldr	r3, [r4, #0]
 80159f4:	68e5      	ldr	r5, [r4, #12]
 80159f6:	6832      	ldr	r2, [r6, #0]
 80159f8:	f003 0306 	and.w	r3, r3, #6
 80159fc:	2b04      	cmp	r3, #4
 80159fe:	bf08      	it	eq
 8015a00:	1aad      	subeq	r5, r5, r2
 8015a02:	68a3      	ldr	r3, [r4, #8]
 8015a04:	6922      	ldr	r2, [r4, #16]
 8015a06:	bf0c      	ite	eq
 8015a08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015a0c:	2500      	movne	r5, #0
 8015a0e:	4293      	cmp	r3, r2
 8015a10:	bfc4      	itt	gt
 8015a12:	1a9b      	subgt	r3, r3, r2
 8015a14:	18ed      	addgt	r5, r5, r3
 8015a16:	2600      	movs	r6, #0
 8015a18:	341a      	adds	r4, #26
 8015a1a:	42b5      	cmp	r5, r6
 8015a1c:	d11a      	bne.n	8015a54 <_printf_common+0xc8>
 8015a1e:	2000      	movs	r0, #0
 8015a20:	e008      	b.n	8015a34 <_printf_common+0xa8>
 8015a22:	2301      	movs	r3, #1
 8015a24:	4652      	mov	r2, sl
 8015a26:	4649      	mov	r1, r9
 8015a28:	4638      	mov	r0, r7
 8015a2a:	47c0      	blx	r8
 8015a2c:	3001      	adds	r0, #1
 8015a2e:	d103      	bne.n	8015a38 <_printf_common+0xac>
 8015a30:	f04f 30ff 	mov.w	r0, #4294967295
 8015a34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015a38:	3501      	adds	r5, #1
 8015a3a:	e7c6      	b.n	80159ca <_printf_common+0x3e>
 8015a3c:	18e1      	adds	r1, r4, r3
 8015a3e:	1c5a      	adds	r2, r3, #1
 8015a40:	2030      	movs	r0, #48	; 0x30
 8015a42:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8015a46:	4422      	add	r2, r4
 8015a48:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8015a4c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8015a50:	3302      	adds	r3, #2
 8015a52:	e7c7      	b.n	80159e4 <_printf_common+0x58>
 8015a54:	2301      	movs	r3, #1
 8015a56:	4622      	mov	r2, r4
 8015a58:	4649      	mov	r1, r9
 8015a5a:	4638      	mov	r0, r7
 8015a5c:	47c0      	blx	r8
 8015a5e:	3001      	adds	r0, #1
 8015a60:	d0e6      	beq.n	8015a30 <_printf_common+0xa4>
 8015a62:	3601      	adds	r6, #1
 8015a64:	e7d9      	b.n	8015a1a <_printf_common+0x8e>
	...

08015a68 <_printf_i>:
 8015a68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015a6c:	460c      	mov	r4, r1
 8015a6e:	4691      	mov	r9, r2
 8015a70:	7e27      	ldrb	r7, [r4, #24]
 8015a72:	990c      	ldr	r1, [sp, #48]	; 0x30
 8015a74:	2f78      	cmp	r7, #120	; 0x78
 8015a76:	4680      	mov	r8, r0
 8015a78:	469a      	mov	sl, r3
 8015a7a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8015a7e:	d807      	bhi.n	8015a90 <_printf_i+0x28>
 8015a80:	2f62      	cmp	r7, #98	; 0x62
 8015a82:	d80a      	bhi.n	8015a9a <_printf_i+0x32>
 8015a84:	2f00      	cmp	r7, #0
 8015a86:	f000 80d8 	beq.w	8015c3a <_printf_i+0x1d2>
 8015a8a:	2f58      	cmp	r7, #88	; 0x58
 8015a8c:	f000 80a3 	beq.w	8015bd6 <_printf_i+0x16e>
 8015a90:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8015a94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8015a98:	e03a      	b.n	8015b10 <_printf_i+0xa8>
 8015a9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8015a9e:	2b15      	cmp	r3, #21
 8015aa0:	d8f6      	bhi.n	8015a90 <_printf_i+0x28>
 8015aa2:	a001      	add	r0, pc, #4	; (adr r0, 8015aa8 <_printf_i+0x40>)
 8015aa4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8015aa8:	08015b01 	.word	0x08015b01
 8015aac:	08015b15 	.word	0x08015b15
 8015ab0:	08015a91 	.word	0x08015a91
 8015ab4:	08015a91 	.word	0x08015a91
 8015ab8:	08015a91 	.word	0x08015a91
 8015abc:	08015a91 	.word	0x08015a91
 8015ac0:	08015b15 	.word	0x08015b15
 8015ac4:	08015a91 	.word	0x08015a91
 8015ac8:	08015a91 	.word	0x08015a91
 8015acc:	08015a91 	.word	0x08015a91
 8015ad0:	08015a91 	.word	0x08015a91
 8015ad4:	08015c21 	.word	0x08015c21
 8015ad8:	08015b45 	.word	0x08015b45
 8015adc:	08015c03 	.word	0x08015c03
 8015ae0:	08015a91 	.word	0x08015a91
 8015ae4:	08015a91 	.word	0x08015a91
 8015ae8:	08015c43 	.word	0x08015c43
 8015aec:	08015a91 	.word	0x08015a91
 8015af0:	08015b45 	.word	0x08015b45
 8015af4:	08015a91 	.word	0x08015a91
 8015af8:	08015a91 	.word	0x08015a91
 8015afc:	08015c0b 	.word	0x08015c0b
 8015b00:	680b      	ldr	r3, [r1, #0]
 8015b02:	1d1a      	adds	r2, r3, #4
 8015b04:	681b      	ldr	r3, [r3, #0]
 8015b06:	600a      	str	r2, [r1, #0]
 8015b08:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8015b0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015b10:	2301      	movs	r3, #1
 8015b12:	e0a3      	b.n	8015c5c <_printf_i+0x1f4>
 8015b14:	6825      	ldr	r5, [r4, #0]
 8015b16:	6808      	ldr	r0, [r1, #0]
 8015b18:	062e      	lsls	r6, r5, #24
 8015b1a:	f100 0304 	add.w	r3, r0, #4
 8015b1e:	d50a      	bpl.n	8015b36 <_printf_i+0xce>
 8015b20:	6805      	ldr	r5, [r0, #0]
 8015b22:	600b      	str	r3, [r1, #0]
 8015b24:	2d00      	cmp	r5, #0
 8015b26:	da03      	bge.n	8015b30 <_printf_i+0xc8>
 8015b28:	232d      	movs	r3, #45	; 0x2d
 8015b2a:	426d      	negs	r5, r5
 8015b2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015b30:	485e      	ldr	r0, [pc, #376]	; (8015cac <_printf_i+0x244>)
 8015b32:	230a      	movs	r3, #10
 8015b34:	e019      	b.n	8015b6a <_printf_i+0x102>
 8015b36:	f015 0f40 	tst.w	r5, #64	; 0x40
 8015b3a:	6805      	ldr	r5, [r0, #0]
 8015b3c:	600b      	str	r3, [r1, #0]
 8015b3e:	bf18      	it	ne
 8015b40:	b22d      	sxthne	r5, r5
 8015b42:	e7ef      	b.n	8015b24 <_printf_i+0xbc>
 8015b44:	680b      	ldr	r3, [r1, #0]
 8015b46:	6825      	ldr	r5, [r4, #0]
 8015b48:	1d18      	adds	r0, r3, #4
 8015b4a:	6008      	str	r0, [r1, #0]
 8015b4c:	0628      	lsls	r0, r5, #24
 8015b4e:	d501      	bpl.n	8015b54 <_printf_i+0xec>
 8015b50:	681d      	ldr	r5, [r3, #0]
 8015b52:	e002      	b.n	8015b5a <_printf_i+0xf2>
 8015b54:	0669      	lsls	r1, r5, #25
 8015b56:	d5fb      	bpl.n	8015b50 <_printf_i+0xe8>
 8015b58:	881d      	ldrh	r5, [r3, #0]
 8015b5a:	4854      	ldr	r0, [pc, #336]	; (8015cac <_printf_i+0x244>)
 8015b5c:	2f6f      	cmp	r7, #111	; 0x6f
 8015b5e:	bf0c      	ite	eq
 8015b60:	2308      	moveq	r3, #8
 8015b62:	230a      	movne	r3, #10
 8015b64:	2100      	movs	r1, #0
 8015b66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8015b6a:	6866      	ldr	r6, [r4, #4]
 8015b6c:	60a6      	str	r6, [r4, #8]
 8015b6e:	2e00      	cmp	r6, #0
 8015b70:	bfa2      	ittt	ge
 8015b72:	6821      	ldrge	r1, [r4, #0]
 8015b74:	f021 0104 	bicge.w	r1, r1, #4
 8015b78:	6021      	strge	r1, [r4, #0]
 8015b7a:	b90d      	cbnz	r5, 8015b80 <_printf_i+0x118>
 8015b7c:	2e00      	cmp	r6, #0
 8015b7e:	d04d      	beq.n	8015c1c <_printf_i+0x1b4>
 8015b80:	4616      	mov	r6, r2
 8015b82:	fbb5 f1f3 	udiv	r1, r5, r3
 8015b86:	fb03 5711 	mls	r7, r3, r1, r5
 8015b8a:	5dc7      	ldrb	r7, [r0, r7]
 8015b8c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8015b90:	462f      	mov	r7, r5
 8015b92:	42bb      	cmp	r3, r7
 8015b94:	460d      	mov	r5, r1
 8015b96:	d9f4      	bls.n	8015b82 <_printf_i+0x11a>
 8015b98:	2b08      	cmp	r3, #8
 8015b9a:	d10b      	bne.n	8015bb4 <_printf_i+0x14c>
 8015b9c:	6823      	ldr	r3, [r4, #0]
 8015b9e:	07df      	lsls	r7, r3, #31
 8015ba0:	d508      	bpl.n	8015bb4 <_printf_i+0x14c>
 8015ba2:	6923      	ldr	r3, [r4, #16]
 8015ba4:	6861      	ldr	r1, [r4, #4]
 8015ba6:	4299      	cmp	r1, r3
 8015ba8:	bfde      	ittt	le
 8015baa:	2330      	movle	r3, #48	; 0x30
 8015bac:	f806 3c01 	strble.w	r3, [r6, #-1]
 8015bb0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8015bb4:	1b92      	subs	r2, r2, r6
 8015bb6:	6122      	str	r2, [r4, #16]
 8015bb8:	f8cd a000 	str.w	sl, [sp]
 8015bbc:	464b      	mov	r3, r9
 8015bbe:	aa03      	add	r2, sp, #12
 8015bc0:	4621      	mov	r1, r4
 8015bc2:	4640      	mov	r0, r8
 8015bc4:	f7ff fee2 	bl	801598c <_printf_common>
 8015bc8:	3001      	adds	r0, #1
 8015bca:	d14c      	bne.n	8015c66 <_printf_i+0x1fe>
 8015bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8015bd0:	b004      	add	sp, #16
 8015bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015bd6:	4835      	ldr	r0, [pc, #212]	; (8015cac <_printf_i+0x244>)
 8015bd8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8015bdc:	6823      	ldr	r3, [r4, #0]
 8015bde:	680e      	ldr	r6, [r1, #0]
 8015be0:	061f      	lsls	r7, r3, #24
 8015be2:	f856 5b04 	ldr.w	r5, [r6], #4
 8015be6:	600e      	str	r6, [r1, #0]
 8015be8:	d514      	bpl.n	8015c14 <_printf_i+0x1ac>
 8015bea:	07d9      	lsls	r1, r3, #31
 8015bec:	bf44      	itt	mi
 8015bee:	f043 0320 	orrmi.w	r3, r3, #32
 8015bf2:	6023      	strmi	r3, [r4, #0]
 8015bf4:	b91d      	cbnz	r5, 8015bfe <_printf_i+0x196>
 8015bf6:	6823      	ldr	r3, [r4, #0]
 8015bf8:	f023 0320 	bic.w	r3, r3, #32
 8015bfc:	6023      	str	r3, [r4, #0]
 8015bfe:	2310      	movs	r3, #16
 8015c00:	e7b0      	b.n	8015b64 <_printf_i+0xfc>
 8015c02:	6823      	ldr	r3, [r4, #0]
 8015c04:	f043 0320 	orr.w	r3, r3, #32
 8015c08:	6023      	str	r3, [r4, #0]
 8015c0a:	2378      	movs	r3, #120	; 0x78
 8015c0c:	4828      	ldr	r0, [pc, #160]	; (8015cb0 <_printf_i+0x248>)
 8015c0e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8015c12:	e7e3      	b.n	8015bdc <_printf_i+0x174>
 8015c14:	065e      	lsls	r6, r3, #25
 8015c16:	bf48      	it	mi
 8015c18:	b2ad      	uxthmi	r5, r5
 8015c1a:	e7e6      	b.n	8015bea <_printf_i+0x182>
 8015c1c:	4616      	mov	r6, r2
 8015c1e:	e7bb      	b.n	8015b98 <_printf_i+0x130>
 8015c20:	680b      	ldr	r3, [r1, #0]
 8015c22:	6826      	ldr	r6, [r4, #0]
 8015c24:	6960      	ldr	r0, [r4, #20]
 8015c26:	1d1d      	adds	r5, r3, #4
 8015c28:	600d      	str	r5, [r1, #0]
 8015c2a:	0635      	lsls	r5, r6, #24
 8015c2c:	681b      	ldr	r3, [r3, #0]
 8015c2e:	d501      	bpl.n	8015c34 <_printf_i+0x1cc>
 8015c30:	6018      	str	r0, [r3, #0]
 8015c32:	e002      	b.n	8015c3a <_printf_i+0x1d2>
 8015c34:	0671      	lsls	r1, r6, #25
 8015c36:	d5fb      	bpl.n	8015c30 <_printf_i+0x1c8>
 8015c38:	8018      	strh	r0, [r3, #0]
 8015c3a:	2300      	movs	r3, #0
 8015c3c:	6123      	str	r3, [r4, #16]
 8015c3e:	4616      	mov	r6, r2
 8015c40:	e7ba      	b.n	8015bb8 <_printf_i+0x150>
 8015c42:	680b      	ldr	r3, [r1, #0]
 8015c44:	1d1a      	adds	r2, r3, #4
 8015c46:	600a      	str	r2, [r1, #0]
 8015c48:	681e      	ldr	r6, [r3, #0]
 8015c4a:	6862      	ldr	r2, [r4, #4]
 8015c4c:	2100      	movs	r1, #0
 8015c4e:	4630      	mov	r0, r6
 8015c50:	f7ea fb4e 	bl	80002f0 <memchr>
 8015c54:	b108      	cbz	r0, 8015c5a <_printf_i+0x1f2>
 8015c56:	1b80      	subs	r0, r0, r6
 8015c58:	6060      	str	r0, [r4, #4]
 8015c5a:	6863      	ldr	r3, [r4, #4]
 8015c5c:	6123      	str	r3, [r4, #16]
 8015c5e:	2300      	movs	r3, #0
 8015c60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015c64:	e7a8      	b.n	8015bb8 <_printf_i+0x150>
 8015c66:	6923      	ldr	r3, [r4, #16]
 8015c68:	4632      	mov	r2, r6
 8015c6a:	4649      	mov	r1, r9
 8015c6c:	4640      	mov	r0, r8
 8015c6e:	47d0      	blx	sl
 8015c70:	3001      	adds	r0, #1
 8015c72:	d0ab      	beq.n	8015bcc <_printf_i+0x164>
 8015c74:	6823      	ldr	r3, [r4, #0]
 8015c76:	079b      	lsls	r3, r3, #30
 8015c78:	d413      	bmi.n	8015ca2 <_printf_i+0x23a>
 8015c7a:	68e0      	ldr	r0, [r4, #12]
 8015c7c:	9b03      	ldr	r3, [sp, #12]
 8015c7e:	4298      	cmp	r0, r3
 8015c80:	bfb8      	it	lt
 8015c82:	4618      	movlt	r0, r3
 8015c84:	e7a4      	b.n	8015bd0 <_printf_i+0x168>
 8015c86:	2301      	movs	r3, #1
 8015c88:	4632      	mov	r2, r6
 8015c8a:	4649      	mov	r1, r9
 8015c8c:	4640      	mov	r0, r8
 8015c8e:	47d0      	blx	sl
 8015c90:	3001      	adds	r0, #1
 8015c92:	d09b      	beq.n	8015bcc <_printf_i+0x164>
 8015c94:	3501      	adds	r5, #1
 8015c96:	68e3      	ldr	r3, [r4, #12]
 8015c98:	9903      	ldr	r1, [sp, #12]
 8015c9a:	1a5b      	subs	r3, r3, r1
 8015c9c:	42ab      	cmp	r3, r5
 8015c9e:	dcf2      	bgt.n	8015c86 <_printf_i+0x21e>
 8015ca0:	e7eb      	b.n	8015c7a <_printf_i+0x212>
 8015ca2:	2500      	movs	r5, #0
 8015ca4:	f104 0619 	add.w	r6, r4, #25
 8015ca8:	e7f5      	b.n	8015c96 <_printf_i+0x22e>
 8015caa:	bf00      	nop
 8015cac:	080235a2 	.word	0x080235a2
 8015cb0:	080235b3 	.word	0x080235b3

08015cb4 <iprintf>:
 8015cb4:	b40f      	push	{r0, r1, r2, r3}
 8015cb6:	4b0a      	ldr	r3, [pc, #40]	; (8015ce0 <iprintf+0x2c>)
 8015cb8:	b513      	push	{r0, r1, r4, lr}
 8015cba:	681c      	ldr	r4, [r3, #0]
 8015cbc:	b124      	cbz	r4, 8015cc8 <iprintf+0x14>
 8015cbe:	69a3      	ldr	r3, [r4, #24]
 8015cc0:	b913      	cbnz	r3, 8015cc8 <iprintf+0x14>
 8015cc2:	4620      	mov	r0, r4
 8015cc4:	f7ff fa7c 	bl	80151c0 <__sinit>
 8015cc8:	ab05      	add	r3, sp, #20
 8015cca:	9a04      	ldr	r2, [sp, #16]
 8015ccc:	68a1      	ldr	r1, [r4, #8]
 8015cce:	9301      	str	r3, [sp, #4]
 8015cd0:	4620      	mov	r0, r4
 8015cd2:	f001 fe81 	bl	80179d8 <_vfiprintf_r>
 8015cd6:	b002      	add	sp, #8
 8015cd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015cdc:	b004      	add	sp, #16
 8015cde:	4770      	bx	lr
 8015ce0:	2400025c 	.word	0x2400025c

08015ce4 <cleanup_glue>:
 8015ce4:	b538      	push	{r3, r4, r5, lr}
 8015ce6:	460c      	mov	r4, r1
 8015ce8:	6809      	ldr	r1, [r1, #0]
 8015cea:	4605      	mov	r5, r0
 8015cec:	b109      	cbz	r1, 8015cf2 <cleanup_glue+0xe>
 8015cee:	f7ff fff9 	bl	8015ce4 <cleanup_glue>
 8015cf2:	4621      	mov	r1, r4
 8015cf4:	4628      	mov	r0, r5
 8015cf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015cfa:	f001 bc97 	b.w	801762c <_free_r>
	...

08015d00 <_reclaim_reent>:
 8015d00:	4b2c      	ldr	r3, [pc, #176]	; (8015db4 <_reclaim_reent+0xb4>)
 8015d02:	681b      	ldr	r3, [r3, #0]
 8015d04:	4283      	cmp	r3, r0
 8015d06:	b570      	push	{r4, r5, r6, lr}
 8015d08:	4604      	mov	r4, r0
 8015d0a:	d051      	beq.n	8015db0 <_reclaim_reent+0xb0>
 8015d0c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8015d0e:	b143      	cbz	r3, 8015d22 <_reclaim_reent+0x22>
 8015d10:	68db      	ldr	r3, [r3, #12]
 8015d12:	2b00      	cmp	r3, #0
 8015d14:	d14a      	bne.n	8015dac <_reclaim_reent+0xac>
 8015d16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015d18:	6819      	ldr	r1, [r3, #0]
 8015d1a:	b111      	cbz	r1, 8015d22 <_reclaim_reent+0x22>
 8015d1c:	4620      	mov	r0, r4
 8015d1e:	f001 fc85 	bl	801762c <_free_r>
 8015d22:	6961      	ldr	r1, [r4, #20]
 8015d24:	b111      	cbz	r1, 8015d2c <_reclaim_reent+0x2c>
 8015d26:	4620      	mov	r0, r4
 8015d28:	f001 fc80 	bl	801762c <_free_r>
 8015d2c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8015d2e:	b111      	cbz	r1, 8015d36 <_reclaim_reent+0x36>
 8015d30:	4620      	mov	r0, r4
 8015d32:	f001 fc7b 	bl	801762c <_free_r>
 8015d36:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8015d38:	b111      	cbz	r1, 8015d40 <_reclaim_reent+0x40>
 8015d3a:	4620      	mov	r0, r4
 8015d3c:	f001 fc76 	bl	801762c <_free_r>
 8015d40:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8015d42:	b111      	cbz	r1, 8015d4a <_reclaim_reent+0x4a>
 8015d44:	4620      	mov	r0, r4
 8015d46:	f001 fc71 	bl	801762c <_free_r>
 8015d4a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8015d4c:	b111      	cbz	r1, 8015d54 <_reclaim_reent+0x54>
 8015d4e:	4620      	mov	r0, r4
 8015d50:	f001 fc6c 	bl	801762c <_free_r>
 8015d54:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8015d56:	b111      	cbz	r1, 8015d5e <_reclaim_reent+0x5e>
 8015d58:	4620      	mov	r0, r4
 8015d5a:	f001 fc67 	bl	801762c <_free_r>
 8015d5e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8015d60:	b111      	cbz	r1, 8015d68 <_reclaim_reent+0x68>
 8015d62:	4620      	mov	r0, r4
 8015d64:	f001 fc62 	bl	801762c <_free_r>
 8015d68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015d6a:	b111      	cbz	r1, 8015d72 <_reclaim_reent+0x72>
 8015d6c:	4620      	mov	r0, r4
 8015d6e:	f001 fc5d 	bl	801762c <_free_r>
 8015d72:	69a3      	ldr	r3, [r4, #24]
 8015d74:	b1e3      	cbz	r3, 8015db0 <_reclaim_reent+0xb0>
 8015d76:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8015d78:	4620      	mov	r0, r4
 8015d7a:	4798      	blx	r3
 8015d7c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8015d7e:	b1b9      	cbz	r1, 8015db0 <_reclaim_reent+0xb0>
 8015d80:	4620      	mov	r0, r4
 8015d82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015d86:	f7ff bfad 	b.w	8015ce4 <cleanup_glue>
 8015d8a:	5949      	ldr	r1, [r1, r5]
 8015d8c:	b941      	cbnz	r1, 8015da0 <_reclaim_reent+0xa0>
 8015d8e:	3504      	adds	r5, #4
 8015d90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015d92:	2d80      	cmp	r5, #128	; 0x80
 8015d94:	68d9      	ldr	r1, [r3, #12]
 8015d96:	d1f8      	bne.n	8015d8a <_reclaim_reent+0x8a>
 8015d98:	4620      	mov	r0, r4
 8015d9a:	f001 fc47 	bl	801762c <_free_r>
 8015d9e:	e7ba      	b.n	8015d16 <_reclaim_reent+0x16>
 8015da0:	680e      	ldr	r6, [r1, #0]
 8015da2:	4620      	mov	r0, r4
 8015da4:	f001 fc42 	bl	801762c <_free_r>
 8015da8:	4631      	mov	r1, r6
 8015daa:	e7ef      	b.n	8015d8c <_reclaim_reent+0x8c>
 8015dac:	2500      	movs	r5, #0
 8015dae:	e7ef      	b.n	8015d90 <_reclaim_reent+0x90>
 8015db0:	bd70      	pop	{r4, r5, r6, pc}
 8015db2:	bf00      	nop
 8015db4:	2400025c 	.word	0x2400025c

08015db8 <_sbrk_r>:
 8015db8:	b538      	push	{r3, r4, r5, lr}
 8015dba:	4d06      	ldr	r5, [pc, #24]	; (8015dd4 <_sbrk_r+0x1c>)
 8015dbc:	2300      	movs	r3, #0
 8015dbe:	4604      	mov	r4, r0
 8015dc0:	4608      	mov	r0, r1
 8015dc2:	602b      	str	r3, [r5, #0]
 8015dc4:	f7ec fb62 	bl	800248c <_sbrk>
 8015dc8:	1c43      	adds	r3, r0, #1
 8015dca:	d102      	bne.n	8015dd2 <_sbrk_r+0x1a>
 8015dcc:	682b      	ldr	r3, [r5, #0]
 8015dce:	b103      	cbz	r3, 8015dd2 <_sbrk_r+0x1a>
 8015dd0:	6023      	str	r3, [r4, #0]
 8015dd2:	bd38      	pop	{r3, r4, r5, pc}
 8015dd4:	24006ad4 	.word	0x24006ad4

08015dd8 <siprintf>:
 8015dd8:	b40e      	push	{r1, r2, r3}
 8015dda:	b500      	push	{lr}
 8015ddc:	b09c      	sub	sp, #112	; 0x70
 8015dde:	ab1d      	add	r3, sp, #116	; 0x74
 8015de0:	9002      	str	r0, [sp, #8]
 8015de2:	9006      	str	r0, [sp, #24]
 8015de4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015de8:	4809      	ldr	r0, [pc, #36]	; (8015e10 <siprintf+0x38>)
 8015dea:	9107      	str	r1, [sp, #28]
 8015dec:	9104      	str	r1, [sp, #16]
 8015dee:	4909      	ldr	r1, [pc, #36]	; (8015e14 <siprintf+0x3c>)
 8015df0:	f853 2b04 	ldr.w	r2, [r3], #4
 8015df4:	9105      	str	r1, [sp, #20]
 8015df6:	6800      	ldr	r0, [r0, #0]
 8015df8:	9301      	str	r3, [sp, #4]
 8015dfa:	a902      	add	r1, sp, #8
 8015dfc:	f001 fcc2 	bl	8017784 <_svfiprintf_r>
 8015e00:	9b02      	ldr	r3, [sp, #8]
 8015e02:	2200      	movs	r2, #0
 8015e04:	701a      	strb	r2, [r3, #0]
 8015e06:	b01c      	add	sp, #112	; 0x70
 8015e08:	f85d eb04 	ldr.w	lr, [sp], #4
 8015e0c:	b003      	add	sp, #12
 8015e0e:	4770      	bx	lr
 8015e10:	2400025c 	.word	0x2400025c
 8015e14:	ffff0208 	.word	0xffff0208

08015e18 <__sread>:
 8015e18:	b510      	push	{r4, lr}
 8015e1a:	460c      	mov	r4, r1
 8015e1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015e20:	f001 ff0a 	bl	8017c38 <_read_r>
 8015e24:	2800      	cmp	r0, #0
 8015e26:	bfab      	itete	ge
 8015e28:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8015e2a:	89a3      	ldrhlt	r3, [r4, #12]
 8015e2c:	181b      	addge	r3, r3, r0
 8015e2e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8015e32:	bfac      	ite	ge
 8015e34:	6563      	strge	r3, [r4, #84]	; 0x54
 8015e36:	81a3      	strhlt	r3, [r4, #12]
 8015e38:	bd10      	pop	{r4, pc}

08015e3a <__swrite>:
 8015e3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015e3e:	461f      	mov	r7, r3
 8015e40:	898b      	ldrh	r3, [r1, #12]
 8015e42:	05db      	lsls	r3, r3, #23
 8015e44:	4605      	mov	r5, r0
 8015e46:	460c      	mov	r4, r1
 8015e48:	4616      	mov	r6, r2
 8015e4a:	d505      	bpl.n	8015e58 <__swrite+0x1e>
 8015e4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015e50:	2302      	movs	r3, #2
 8015e52:	2200      	movs	r2, #0
 8015e54:	f001 f836 	bl	8016ec4 <_lseek_r>
 8015e58:	89a3      	ldrh	r3, [r4, #12]
 8015e5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015e5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8015e62:	81a3      	strh	r3, [r4, #12]
 8015e64:	4632      	mov	r2, r6
 8015e66:	463b      	mov	r3, r7
 8015e68:	4628      	mov	r0, r5
 8015e6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015e6e:	f000 b901 	b.w	8016074 <_write_r>

08015e72 <__sseek>:
 8015e72:	b510      	push	{r4, lr}
 8015e74:	460c      	mov	r4, r1
 8015e76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015e7a:	f001 f823 	bl	8016ec4 <_lseek_r>
 8015e7e:	1c43      	adds	r3, r0, #1
 8015e80:	89a3      	ldrh	r3, [r4, #12]
 8015e82:	bf15      	itete	ne
 8015e84:	6560      	strne	r0, [r4, #84]	; 0x54
 8015e86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8015e8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8015e8e:	81a3      	strheq	r3, [r4, #12]
 8015e90:	bf18      	it	ne
 8015e92:	81a3      	strhne	r3, [r4, #12]
 8015e94:	bd10      	pop	{r4, pc}

08015e96 <__sclose>:
 8015e96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015e9a:	f000 b91b 	b.w	80160d4 <_close_r>
	...

08015ea0 <strtok>:
 8015ea0:	4b16      	ldr	r3, [pc, #88]	; (8015efc <strtok+0x5c>)
 8015ea2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015ea4:	681e      	ldr	r6, [r3, #0]
 8015ea6:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8015ea8:	4605      	mov	r5, r0
 8015eaa:	b9fc      	cbnz	r4, 8015eec <strtok+0x4c>
 8015eac:	2050      	movs	r0, #80	; 0x50
 8015eae:	9101      	str	r1, [sp, #4]
 8015eb0:	f001 f81a 	bl	8016ee8 <malloc>
 8015eb4:	9901      	ldr	r1, [sp, #4]
 8015eb6:	65b0      	str	r0, [r6, #88]	; 0x58
 8015eb8:	4602      	mov	r2, r0
 8015eba:	b920      	cbnz	r0, 8015ec6 <strtok+0x26>
 8015ebc:	4b10      	ldr	r3, [pc, #64]	; (8015f00 <strtok+0x60>)
 8015ebe:	4811      	ldr	r0, [pc, #68]	; (8015f04 <strtok+0x64>)
 8015ec0:	2157      	movs	r1, #87	; 0x57
 8015ec2:	f000 f8e9 	bl	8016098 <__assert_func>
 8015ec6:	e9c0 4400 	strd	r4, r4, [r0]
 8015eca:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8015ece:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8015ed2:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8015ed6:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8015eda:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8015ede:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8015ee2:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8015ee6:	6184      	str	r4, [r0, #24]
 8015ee8:	7704      	strb	r4, [r0, #28]
 8015eea:	6244      	str	r4, [r0, #36]	; 0x24
 8015eec:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8015eee:	2301      	movs	r3, #1
 8015ef0:	4628      	mov	r0, r5
 8015ef2:	b002      	add	sp, #8
 8015ef4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015ef8:	f000 b806 	b.w	8015f08 <__strtok_r>
 8015efc:	2400025c 	.word	0x2400025c
 8015f00:	080235c4 	.word	0x080235c4
 8015f04:	080235db 	.word	0x080235db

08015f08 <__strtok_r>:
 8015f08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015f0a:	b908      	cbnz	r0, 8015f10 <__strtok_r+0x8>
 8015f0c:	6810      	ldr	r0, [r2, #0]
 8015f0e:	b188      	cbz	r0, 8015f34 <__strtok_r+0x2c>
 8015f10:	4604      	mov	r4, r0
 8015f12:	4620      	mov	r0, r4
 8015f14:	f814 5b01 	ldrb.w	r5, [r4], #1
 8015f18:	460f      	mov	r7, r1
 8015f1a:	f817 6b01 	ldrb.w	r6, [r7], #1
 8015f1e:	b91e      	cbnz	r6, 8015f28 <__strtok_r+0x20>
 8015f20:	b965      	cbnz	r5, 8015f3c <__strtok_r+0x34>
 8015f22:	6015      	str	r5, [r2, #0]
 8015f24:	4628      	mov	r0, r5
 8015f26:	e005      	b.n	8015f34 <__strtok_r+0x2c>
 8015f28:	42b5      	cmp	r5, r6
 8015f2a:	d1f6      	bne.n	8015f1a <__strtok_r+0x12>
 8015f2c:	2b00      	cmp	r3, #0
 8015f2e:	d1f0      	bne.n	8015f12 <__strtok_r+0xa>
 8015f30:	6014      	str	r4, [r2, #0]
 8015f32:	7003      	strb	r3, [r0, #0]
 8015f34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015f36:	461c      	mov	r4, r3
 8015f38:	e00c      	b.n	8015f54 <__strtok_r+0x4c>
 8015f3a:	b915      	cbnz	r5, 8015f42 <__strtok_r+0x3a>
 8015f3c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8015f40:	460e      	mov	r6, r1
 8015f42:	f816 5b01 	ldrb.w	r5, [r6], #1
 8015f46:	42ab      	cmp	r3, r5
 8015f48:	d1f7      	bne.n	8015f3a <__strtok_r+0x32>
 8015f4a:	2b00      	cmp	r3, #0
 8015f4c:	d0f3      	beq.n	8015f36 <__strtok_r+0x2e>
 8015f4e:	2300      	movs	r3, #0
 8015f50:	f804 3c01 	strb.w	r3, [r4, #-1]
 8015f54:	6014      	str	r4, [r2, #0]
 8015f56:	e7ed      	b.n	8015f34 <__strtok_r+0x2c>

08015f58 <_strtol_l.isra.0>:
 8015f58:	2b01      	cmp	r3, #1
 8015f5a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015f5e:	d001      	beq.n	8015f64 <_strtol_l.isra.0+0xc>
 8015f60:	2b24      	cmp	r3, #36	; 0x24
 8015f62:	d906      	bls.n	8015f72 <_strtol_l.isra.0+0x1a>
 8015f64:	f7ff f8ce 	bl	8015104 <__errno>
 8015f68:	2316      	movs	r3, #22
 8015f6a:	6003      	str	r3, [r0, #0]
 8015f6c:	2000      	movs	r0, #0
 8015f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015f72:	4f3a      	ldr	r7, [pc, #232]	; (801605c <_strtol_l.isra.0+0x104>)
 8015f74:	468e      	mov	lr, r1
 8015f76:	4676      	mov	r6, lr
 8015f78:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8015f7c:	5de5      	ldrb	r5, [r4, r7]
 8015f7e:	f015 0508 	ands.w	r5, r5, #8
 8015f82:	d1f8      	bne.n	8015f76 <_strtol_l.isra.0+0x1e>
 8015f84:	2c2d      	cmp	r4, #45	; 0x2d
 8015f86:	d134      	bne.n	8015ff2 <_strtol_l.isra.0+0x9a>
 8015f88:	f89e 4000 	ldrb.w	r4, [lr]
 8015f8c:	f04f 0801 	mov.w	r8, #1
 8015f90:	f106 0e02 	add.w	lr, r6, #2
 8015f94:	2b00      	cmp	r3, #0
 8015f96:	d05c      	beq.n	8016052 <_strtol_l.isra.0+0xfa>
 8015f98:	2b10      	cmp	r3, #16
 8015f9a:	d10c      	bne.n	8015fb6 <_strtol_l.isra.0+0x5e>
 8015f9c:	2c30      	cmp	r4, #48	; 0x30
 8015f9e:	d10a      	bne.n	8015fb6 <_strtol_l.isra.0+0x5e>
 8015fa0:	f89e 4000 	ldrb.w	r4, [lr]
 8015fa4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8015fa8:	2c58      	cmp	r4, #88	; 0x58
 8015faa:	d14d      	bne.n	8016048 <_strtol_l.isra.0+0xf0>
 8015fac:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8015fb0:	2310      	movs	r3, #16
 8015fb2:	f10e 0e02 	add.w	lr, lr, #2
 8015fb6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8015fba:	f10c 3cff 	add.w	ip, ip, #4294967295
 8015fbe:	2600      	movs	r6, #0
 8015fc0:	fbbc f9f3 	udiv	r9, ip, r3
 8015fc4:	4635      	mov	r5, r6
 8015fc6:	fb03 ca19 	mls	sl, r3, r9, ip
 8015fca:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8015fce:	2f09      	cmp	r7, #9
 8015fd0:	d818      	bhi.n	8016004 <_strtol_l.isra.0+0xac>
 8015fd2:	463c      	mov	r4, r7
 8015fd4:	42a3      	cmp	r3, r4
 8015fd6:	dd24      	ble.n	8016022 <_strtol_l.isra.0+0xca>
 8015fd8:	2e00      	cmp	r6, #0
 8015fda:	db1f      	blt.n	801601c <_strtol_l.isra.0+0xc4>
 8015fdc:	45a9      	cmp	r9, r5
 8015fde:	d31d      	bcc.n	801601c <_strtol_l.isra.0+0xc4>
 8015fe0:	d101      	bne.n	8015fe6 <_strtol_l.isra.0+0x8e>
 8015fe2:	45a2      	cmp	sl, r4
 8015fe4:	db1a      	blt.n	801601c <_strtol_l.isra.0+0xc4>
 8015fe6:	fb05 4503 	mla	r5, r5, r3, r4
 8015fea:	2601      	movs	r6, #1
 8015fec:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8015ff0:	e7eb      	b.n	8015fca <_strtol_l.isra.0+0x72>
 8015ff2:	2c2b      	cmp	r4, #43	; 0x2b
 8015ff4:	bf08      	it	eq
 8015ff6:	f89e 4000 	ldrbeq.w	r4, [lr]
 8015ffa:	46a8      	mov	r8, r5
 8015ffc:	bf08      	it	eq
 8015ffe:	f106 0e02 	addeq.w	lr, r6, #2
 8016002:	e7c7      	b.n	8015f94 <_strtol_l.isra.0+0x3c>
 8016004:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8016008:	2f19      	cmp	r7, #25
 801600a:	d801      	bhi.n	8016010 <_strtol_l.isra.0+0xb8>
 801600c:	3c37      	subs	r4, #55	; 0x37
 801600e:	e7e1      	b.n	8015fd4 <_strtol_l.isra.0+0x7c>
 8016010:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8016014:	2f19      	cmp	r7, #25
 8016016:	d804      	bhi.n	8016022 <_strtol_l.isra.0+0xca>
 8016018:	3c57      	subs	r4, #87	; 0x57
 801601a:	e7db      	b.n	8015fd4 <_strtol_l.isra.0+0x7c>
 801601c:	f04f 36ff 	mov.w	r6, #4294967295
 8016020:	e7e4      	b.n	8015fec <_strtol_l.isra.0+0x94>
 8016022:	2e00      	cmp	r6, #0
 8016024:	da05      	bge.n	8016032 <_strtol_l.isra.0+0xda>
 8016026:	2322      	movs	r3, #34	; 0x22
 8016028:	6003      	str	r3, [r0, #0]
 801602a:	4665      	mov	r5, ip
 801602c:	b942      	cbnz	r2, 8016040 <_strtol_l.isra.0+0xe8>
 801602e:	4628      	mov	r0, r5
 8016030:	e79d      	b.n	8015f6e <_strtol_l.isra.0+0x16>
 8016032:	f1b8 0f00 	cmp.w	r8, #0
 8016036:	d000      	beq.n	801603a <_strtol_l.isra.0+0xe2>
 8016038:	426d      	negs	r5, r5
 801603a:	2a00      	cmp	r2, #0
 801603c:	d0f7      	beq.n	801602e <_strtol_l.isra.0+0xd6>
 801603e:	b10e      	cbz	r6, 8016044 <_strtol_l.isra.0+0xec>
 8016040:	f10e 31ff 	add.w	r1, lr, #4294967295
 8016044:	6011      	str	r1, [r2, #0]
 8016046:	e7f2      	b.n	801602e <_strtol_l.isra.0+0xd6>
 8016048:	2430      	movs	r4, #48	; 0x30
 801604a:	2b00      	cmp	r3, #0
 801604c:	d1b3      	bne.n	8015fb6 <_strtol_l.isra.0+0x5e>
 801604e:	2308      	movs	r3, #8
 8016050:	e7b1      	b.n	8015fb6 <_strtol_l.isra.0+0x5e>
 8016052:	2c30      	cmp	r4, #48	; 0x30
 8016054:	d0a4      	beq.n	8015fa0 <_strtol_l.isra.0+0x48>
 8016056:	230a      	movs	r3, #10
 8016058:	e7ad      	b.n	8015fb6 <_strtol_l.isra.0+0x5e>
 801605a:	bf00      	nop
 801605c:	08023679 	.word	0x08023679

08016060 <strtol>:
 8016060:	4613      	mov	r3, r2
 8016062:	460a      	mov	r2, r1
 8016064:	4601      	mov	r1, r0
 8016066:	4802      	ldr	r0, [pc, #8]	; (8016070 <strtol+0x10>)
 8016068:	6800      	ldr	r0, [r0, #0]
 801606a:	f7ff bf75 	b.w	8015f58 <_strtol_l.isra.0>
 801606e:	bf00      	nop
 8016070:	2400025c 	.word	0x2400025c

08016074 <_write_r>:
 8016074:	b538      	push	{r3, r4, r5, lr}
 8016076:	4d07      	ldr	r5, [pc, #28]	; (8016094 <_write_r+0x20>)
 8016078:	4604      	mov	r4, r0
 801607a:	4608      	mov	r0, r1
 801607c:	4611      	mov	r1, r2
 801607e:	2200      	movs	r2, #0
 8016080:	602a      	str	r2, [r5, #0]
 8016082:	461a      	mov	r2, r3
 8016084:	f7eb fd44 	bl	8001b10 <_write>
 8016088:	1c43      	adds	r3, r0, #1
 801608a:	d102      	bne.n	8016092 <_write_r+0x1e>
 801608c:	682b      	ldr	r3, [r5, #0]
 801608e:	b103      	cbz	r3, 8016092 <_write_r+0x1e>
 8016090:	6023      	str	r3, [r4, #0]
 8016092:	bd38      	pop	{r3, r4, r5, pc}
 8016094:	24006ad4 	.word	0x24006ad4

08016098 <__assert_func>:
 8016098:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801609a:	4614      	mov	r4, r2
 801609c:	461a      	mov	r2, r3
 801609e:	4b09      	ldr	r3, [pc, #36]	; (80160c4 <__assert_func+0x2c>)
 80160a0:	681b      	ldr	r3, [r3, #0]
 80160a2:	4605      	mov	r5, r0
 80160a4:	68d8      	ldr	r0, [r3, #12]
 80160a6:	b14c      	cbz	r4, 80160bc <__assert_func+0x24>
 80160a8:	4b07      	ldr	r3, [pc, #28]	; (80160c8 <__assert_func+0x30>)
 80160aa:	9100      	str	r1, [sp, #0]
 80160ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80160b0:	4906      	ldr	r1, [pc, #24]	; (80160cc <__assert_func+0x34>)
 80160b2:	462b      	mov	r3, r5
 80160b4:	f000 fef0 	bl	8016e98 <fiprintf>
 80160b8:	f001 fe90 	bl	8017ddc <abort>
 80160bc:	4b04      	ldr	r3, [pc, #16]	; (80160d0 <__assert_func+0x38>)
 80160be:	461c      	mov	r4, r3
 80160c0:	e7f3      	b.n	80160aa <__assert_func+0x12>
 80160c2:	bf00      	nop
 80160c4:	2400025c 	.word	0x2400025c
 80160c8:	0802363c 	.word	0x0802363c
 80160cc:	08023649 	.word	0x08023649
 80160d0:	08023677 	.word	0x08023677

080160d4 <_close_r>:
 80160d4:	b538      	push	{r3, r4, r5, lr}
 80160d6:	4d06      	ldr	r5, [pc, #24]	; (80160f0 <_close_r+0x1c>)
 80160d8:	2300      	movs	r3, #0
 80160da:	4604      	mov	r4, r0
 80160dc:	4608      	mov	r0, r1
 80160de:	602b      	str	r3, [r5, #0]
 80160e0:	f7ec f99f 	bl	8002422 <_close>
 80160e4:	1c43      	adds	r3, r0, #1
 80160e6:	d102      	bne.n	80160ee <_close_r+0x1a>
 80160e8:	682b      	ldr	r3, [r5, #0]
 80160ea:	b103      	cbz	r3, 80160ee <_close_r+0x1a>
 80160ec:	6023      	str	r3, [r4, #0]
 80160ee:	bd38      	pop	{r3, r4, r5, pc}
 80160f0:	24006ad4 	.word	0x24006ad4

080160f4 <quorem>:
 80160f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160f8:	6903      	ldr	r3, [r0, #16]
 80160fa:	690c      	ldr	r4, [r1, #16]
 80160fc:	42a3      	cmp	r3, r4
 80160fe:	4607      	mov	r7, r0
 8016100:	f2c0 8081 	blt.w	8016206 <quorem+0x112>
 8016104:	3c01      	subs	r4, #1
 8016106:	f101 0814 	add.w	r8, r1, #20
 801610a:	f100 0514 	add.w	r5, r0, #20
 801610e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8016112:	9301      	str	r3, [sp, #4]
 8016114:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8016118:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801611c:	3301      	adds	r3, #1
 801611e:	429a      	cmp	r2, r3
 8016120:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8016124:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8016128:	fbb2 f6f3 	udiv	r6, r2, r3
 801612c:	d331      	bcc.n	8016192 <quorem+0x9e>
 801612e:	f04f 0e00 	mov.w	lr, #0
 8016132:	4640      	mov	r0, r8
 8016134:	46ac      	mov	ip, r5
 8016136:	46f2      	mov	sl, lr
 8016138:	f850 2b04 	ldr.w	r2, [r0], #4
 801613c:	b293      	uxth	r3, r2
 801613e:	fb06 e303 	mla	r3, r6, r3, lr
 8016142:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8016146:	b29b      	uxth	r3, r3
 8016148:	ebaa 0303 	sub.w	r3, sl, r3
 801614c:	0c12      	lsrs	r2, r2, #16
 801614e:	f8dc a000 	ldr.w	sl, [ip]
 8016152:	fb06 e202 	mla	r2, r6, r2, lr
 8016156:	fa13 f38a 	uxtah	r3, r3, sl
 801615a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801615e:	fa1f fa82 	uxth.w	sl, r2
 8016162:	f8dc 2000 	ldr.w	r2, [ip]
 8016166:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801616a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801616e:	b29b      	uxth	r3, r3
 8016170:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016174:	4581      	cmp	r9, r0
 8016176:	f84c 3b04 	str.w	r3, [ip], #4
 801617a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801617e:	d2db      	bcs.n	8016138 <quorem+0x44>
 8016180:	f855 300b 	ldr.w	r3, [r5, fp]
 8016184:	b92b      	cbnz	r3, 8016192 <quorem+0x9e>
 8016186:	9b01      	ldr	r3, [sp, #4]
 8016188:	3b04      	subs	r3, #4
 801618a:	429d      	cmp	r5, r3
 801618c:	461a      	mov	r2, r3
 801618e:	d32e      	bcc.n	80161ee <quorem+0xfa>
 8016190:	613c      	str	r4, [r7, #16]
 8016192:	4638      	mov	r0, r7
 8016194:	f001 f93a 	bl	801740c <__mcmp>
 8016198:	2800      	cmp	r0, #0
 801619a:	db24      	blt.n	80161e6 <quorem+0xf2>
 801619c:	3601      	adds	r6, #1
 801619e:	4628      	mov	r0, r5
 80161a0:	f04f 0c00 	mov.w	ip, #0
 80161a4:	f858 2b04 	ldr.w	r2, [r8], #4
 80161a8:	f8d0 e000 	ldr.w	lr, [r0]
 80161ac:	b293      	uxth	r3, r2
 80161ae:	ebac 0303 	sub.w	r3, ip, r3
 80161b2:	0c12      	lsrs	r2, r2, #16
 80161b4:	fa13 f38e 	uxtah	r3, r3, lr
 80161b8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80161bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80161c0:	b29b      	uxth	r3, r3
 80161c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80161c6:	45c1      	cmp	r9, r8
 80161c8:	f840 3b04 	str.w	r3, [r0], #4
 80161cc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80161d0:	d2e8      	bcs.n	80161a4 <quorem+0xb0>
 80161d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80161d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80161da:	b922      	cbnz	r2, 80161e6 <quorem+0xf2>
 80161dc:	3b04      	subs	r3, #4
 80161de:	429d      	cmp	r5, r3
 80161e0:	461a      	mov	r2, r3
 80161e2:	d30a      	bcc.n	80161fa <quorem+0x106>
 80161e4:	613c      	str	r4, [r7, #16]
 80161e6:	4630      	mov	r0, r6
 80161e8:	b003      	add	sp, #12
 80161ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80161ee:	6812      	ldr	r2, [r2, #0]
 80161f0:	3b04      	subs	r3, #4
 80161f2:	2a00      	cmp	r2, #0
 80161f4:	d1cc      	bne.n	8016190 <quorem+0x9c>
 80161f6:	3c01      	subs	r4, #1
 80161f8:	e7c7      	b.n	801618a <quorem+0x96>
 80161fa:	6812      	ldr	r2, [r2, #0]
 80161fc:	3b04      	subs	r3, #4
 80161fe:	2a00      	cmp	r2, #0
 8016200:	d1f0      	bne.n	80161e4 <quorem+0xf0>
 8016202:	3c01      	subs	r4, #1
 8016204:	e7eb      	b.n	80161de <quorem+0xea>
 8016206:	2000      	movs	r0, #0
 8016208:	e7ee      	b.n	80161e8 <quorem+0xf4>
 801620a:	0000      	movs	r0, r0
 801620c:	0000      	movs	r0, r0
	...

08016210 <_dtoa_r>:
 8016210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016214:	ec59 8b10 	vmov	r8, r9, d0
 8016218:	b095      	sub	sp, #84	; 0x54
 801621a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801621c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 801621e:	9107      	str	r1, [sp, #28]
 8016220:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8016224:	4606      	mov	r6, r0
 8016226:	9209      	str	r2, [sp, #36]	; 0x24
 8016228:	9310      	str	r3, [sp, #64]	; 0x40
 801622a:	b975      	cbnz	r5, 801624a <_dtoa_r+0x3a>
 801622c:	2010      	movs	r0, #16
 801622e:	f000 fe5b 	bl	8016ee8 <malloc>
 8016232:	4602      	mov	r2, r0
 8016234:	6270      	str	r0, [r6, #36]	; 0x24
 8016236:	b920      	cbnz	r0, 8016242 <_dtoa_r+0x32>
 8016238:	4bab      	ldr	r3, [pc, #684]	; (80164e8 <_dtoa_r+0x2d8>)
 801623a:	21ea      	movs	r1, #234	; 0xea
 801623c:	48ab      	ldr	r0, [pc, #684]	; (80164ec <_dtoa_r+0x2dc>)
 801623e:	f7ff ff2b 	bl	8016098 <__assert_func>
 8016242:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8016246:	6005      	str	r5, [r0, #0]
 8016248:	60c5      	str	r5, [r0, #12]
 801624a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801624c:	6819      	ldr	r1, [r3, #0]
 801624e:	b151      	cbz	r1, 8016266 <_dtoa_r+0x56>
 8016250:	685a      	ldr	r2, [r3, #4]
 8016252:	604a      	str	r2, [r1, #4]
 8016254:	2301      	movs	r3, #1
 8016256:	4093      	lsls	r3, r2
 8016258:	608b      	str	r3, [r1, #8]
 801625a:	4630      	mov	r0, r6
 801625c:	f000 fe98 	bl	8016f90 <_Bfree>
 8016260:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8016262:	2200      	movs	r2, #0
 8016264:	601a      	str	r2, [r3, #0]
 8016266:	f1b9 0300 	subs.w	r3, r9, #0
 801626a:	bfbb      	ittet	lt
 801626c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8016270:	9303      	strlt	r3, [sp, #12]
 8016272:	2300      	movge	r3, #0
 8016274:	2201      	movlt	r2, #1
 8016276:	bfac      	ite	ge
 8016278:	6023      	strge	r3, [r4, #0]
 801627a:	6022      	strlt	r2, [r4, #0]
 801627c:	4b9c      	ldr	r3, [pc, #624]	; (80164f0 <_dtoa_r+0x2e0>)
 801627e:	9c03      	ldr	r4, [sp, #12]
 8016280:	43a3      	bics	r3, r4
 8016282:	d11a      	bne.n	80162ba <_dtoa_r+0xaa>
 8016284:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8016286:	f242 730f 	movw	r3, #9999	; 0x270f
 801628a:	6013      	str	r3, [r2, #0]
 801628c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8016290:	ea53 0308 	orrs.w	r3, r3, r8
 8016294:	f000 8512 	beq.w	8016cbc <_dtoa_r+0xaac>
 8016298:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801629a:	b953      	cbnz	r3, 80162b2 <_dtoa_r+0xa2>
 801629c:	4b95      	ldr	r3, [pc, #596]	; (80164f4 <_dtoa_r+0x2e4>)
 801629e:	e01f      	b.n	80162e0 <_dtoa_r+0xd0>
 80162a0:	4b95      	ldr	r3, [pc, #596]	; (80164f8 <_dtoa_r+0x2e8>)
 80162a2:	9300      	str	r3, [sp, #0]
 80162a4:	3308      	adds	r3, #8
 80162a6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80162a8:	6013      	str	r3, [r2, #0]
 80162aa:	9800      	ldr	r0, [sp, #0]
 80162ac:	b015      	add	sp, #84	; 0x54
 80162ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80162b2:	4b90      	ldr	r3, [pc, #576]	; (80164f4 <_dtoa_r+0x2e4>)
 80162b4:	9300      	str	r3, [sp, #0]
 80162b6:	3303      	adds	r3, #3
 80162b8:	e7f5      	b.n	80162a6 <_dtoa_r+0x96>
 80162ba:	ed9d 7b02 	vldr	d7, [sp, #8]
 80162be:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80162c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80162c6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80162ca:	d10b      	bne.n	80162e4 <_dtoa_r+0xd4>
 80162cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80162ce:	2301      	movs	r3, #1
 80162d0:	6013      	str	r3, [r2, #0]
 80162d2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80162d4:	2b00      	cmp	r3, #0
 80162d6:	f000 84ee 	beq.w	8016cb6 <_dtoa_r+0xaa6>
 80162da:	4888      	ldr	r0, [pc, #544]	; (80164fc <_dtoa_r+0x2ec>)
 80162dc:	6018      	str	r0, [r3, #0]
 80162de:	1e43      	subs	r3, r0, #1
 80162e0:	9300      	str	r3, [sp, #0]
 80162e2:	e7e2      	b.n	80162aa <_dtoa_r+0x9a>
 80162e4:	a913      	add	r1, sp, #76	; 0x4c
 80162e6:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80162ea:	aa12      	add	r2, sp, #72	; 0x48
 80162ec:	4630      	mov	r0, r6
 80162ee:	f001 f931 	bl	8017554 <__d2b>
 80162f2:	f3c4 510a 	ubfx	r1, r4, #20, #11
 80162f6:	4605      	mov	r5, r0
 80162f8:	9812      	ldr	r0, [sp, #72]	; 0x48
 80162fa:	2900      	cmp	r1, #0
 80162fc:	d047      	beq.n	801638e <_dtoa_r+0x17e>
 80162fe:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8016300:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8016304:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8016308:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 801630c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8016310:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8016314:	2400      	movs	r4, #0
 8016316:	ec43 2b16 	vmov	d6, r2, r3
 801631a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 801631e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 80164d0 <_dtoa_r+0x2c0>
 8016322:	ee36 7b47 	vsub.f64	d7, d6, d7
 8016326:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 80164d8 <_dtoa_r+0x2c8>
 801632a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801632e:	eeb0 7b46 	vmov.f64	d7, d6
 8016332:	ee06 1a90 	vmov	s13, r1
 8016336:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 801633a:	ed9f 6b69 	vldr	d6, [pc, #420]	; 80164e0 <_dtoa_r+0x2d0>
 801633e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8016342:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8016346:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801634a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801634e:	ee16 ba90 	vmov	fp, s13
 8016352:	9411      	str	r4, [sp, #68]	; 0x44
 8016354:	d508      	bpl.n	8016368 <_dtoa_r+0x158>
 8016356:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801635a:	eeb4 6b47 	vcmp.f64	d6, d7
 801635e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016362:	bf18      	it	ne
 8016364:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8016368:	f1bb 0f16 	cmp.w	fp, #22
 801636c:	d832      	bhi.n	80163d4 <_dtoa_r+0x1c4>
 801636e:	4b64      	ldr	r3, [pc, #400]	; (8016500 <_dtoa_r+0x2f0>)
 8016370:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8016374:	ed93 7b00 	vldr	d7, [r3]
 8016378:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 801637c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8016380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016384:	d501      	bpl.n	801638a <_dtoa_r+0x17a>
 8016386:	f10b 3bff 	add.w	fp, fp, #4294967295
 801638a:	2300      	movs	r3, #0
 801638c:	e023      	b.n	80163d6 <_dtoa_r+0x1c6>
 801638e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8016390:	4401      	add	r1, r0
 8016392:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8016396:	2b20      	cmp	r3, #32
 8016398:	bfc3      	ittte	gt
 801639a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801639e:	fa04 f303 	lslgt.w	r3, r4, r3
 80163a2:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80163a6:	f1c3 0320 	rsble	r3, r3, #32
 80163aa:	bfc6      	itte	gt
 80163ac:	fa28 f804 	lsrgt.w	r8, r8, r4
 80163b0:	ea43 0308 	orrgt.w	r3, r3, r8
 80163b4:	fa08 f303 	lslle.w	r3, r8, r3
 80163b8:	ee07 3a90 	vmov	s15, r3
 80163bc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80163c0:	3901      	subs	r1, #1
 80163c2:	ed8d 7b00 	vstr	d7, [sp]
 80163c6:	9c01      	ldr	r4, [sp, #4]
 80163c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80163cc:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 80163d0:	2401      	movs	r4, #1
 80163d2:	e7a0      	b.n	8016316 <_dtoa_r+0x106>
 80163d4:	2301      	movs	r3, #1
 80163d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80163d8:	1a43      	subs	r3, r0, r1
 80163da:	1e5a      	subs	r2, r3, #1
 80163dc:	bf45      	ittet	mi
 80163de:	f1c3 0301 	rsbmi	r3, r3, #1
 80163e2:	9305      	strmi	r3, [sp, #20]
 80163e4:	2300      	movpl	r3, #0
 80163e6:	2300      	movmi	r3, #0
 80163e8:	9206      	str	r2, [sp, #24]
 80163ea:	bf54      	ite	pl
 80163ec:	9305      	strpl	r3, [sp, #20]
 80163ee:	9306      	strmi	r3, [sp, #24]
 80163f0:	f1bb 0f00 	cmp.w	fp, #0
 80163f4:	db18      	blt.n	8016428 <_dtoa_r+0x218>
 80163f6:	9b06      	ldr	r3, [sp, #24]
 80163f8:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80163fc:	445b      	add	r3, fp
 80163fe:	9306      	str	r3, [sp, #24]
 8016400:	2300      	movs	r3, #0
 8016402:	9a07      	ldr	r2, [sp, #28]
 8016404:	2a09      	cmp	r2, #9
 8016406:	d849      	bhi.n	801649c <_dtoa_r+0x28c>
 8016408:	2a05      	cmp	r2, #5
 801640a:	bfc4      	itt	gt
 801640c:	3a04      	subgt	r2, #4
 801640e:	9207      	strgt	r2, [sp, #28]
 8016410:	9a07      	ldr	r2, [sp, #28]
 8016412:	f1a2 0202 	sub.w	r2, r2, #2
 8016416:	bfcc      	ite	gt
 8016418:	2400      	movgt	r4, #0
 801641a:	2401      	movle	r4, #1
 801641c:	2a03      	cmp	r2, #3
 801641e:	d848      	bhi.n	80164b2 <_dtoa_r+0x2a2>
 8016420:	e8df f002 	tbb	[pc, r2]
 8016424:	3a2c2e0b 	.word	0x3a2c2e0b
 8016428:	9b05      	ldr	r3, [sp, #20]
 801642a:	2200      	movs	r2, #0
 801642c:	eba3 030b 	sub.w	r3, r3, fp
 8016430:	9305      	str	r3, [sp, #20]
 8016432:	920e      	str	r2, [sp, #56]	; 0x38
 8016434:	f1cb 0300 	rsb	r3, fp, #0
 8016438:	e7e3      	b.n	8016402 <_dtoa_r+0x1f2>
 801643a:	2200      	movs	r2, #0
 801643c:	9208      	str	r2, [sp, #32]
 801643e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016440:	2a00      	cmp	r2, #0
 8016442:	dc39      	bgt.n	80164b8 <_dtoa_r+0x2a8>
 8016444:	f04f 0a01 	mov.w	sl, #1
 8016448:	46d1      	mov	r9, sl
 801644a:	4652      	mov	r2, sl
 801644c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8016450:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8016452:	2100      	movs	r1, #0
 8016454:	6079      	str	r1, [r7, #4]
 8016456:	2004      	movs	r0, #4
 8016458:	f100 0c14 	add.w	ip, r0, #20
 801645c:	4594      	cmp	ip, r2
 801645e:	6879      	ldr	r1, [r7, #4]
 8016460:	d92f      	bls.n	80164c2 <_dtoa_r+0x2b2>
 8016462:	4630      	mov	r0, r6
 8016464:	930c      	str	r3, [sp, #48]	; 0x30
 8016466:	f000 fd53 	bl	8016f10 <_Balloc>
 801646a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801646c:	9000      	str	r0, [sp, #0]
 801646e:	4602      	mov	r2, r0
 8016470:	2800      	cmp	r0, #0
 8016472:	d149      	bne.n	8016508 <_dtoa_r+0x2f8>
 8016474:	4b23      	ldr	r3, [pc, #140]	; (8016504 <_dtoa_r+0x2f4>)
 8016476:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801647a:	e6df      	b.n	801623c <_dtoa_r+0x2c>
 801647c:	2201      	movs	r2, #1
 801647e:	e7dd      	b.n	801643c <_dtoa_r+0x22c>
 8016480:	2200      	movs	r2, #0
 8016482:	9208      	str	r2, [sp, #32]
 8016484:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016486:	eb0b 0a02 	add.w	sl, fp, r2
 801648a:	f10a 0901 	add.w	r9, sl, #1
 801648e:	464a      	mov	r2, r9
 8016490:	2a01      	cmp	r2, #1
 8016492:	bfb8      	it	lt
 8016494:	2201      	movlt	r2, #1
 8016496:	e7db      	b.n	8016450 <_dtoa_r+0x240>
 8016498:	2201      	movs	r2, #1
 801649a:	e7f2      	b.n	8016482 <_dtoa_r+0x272>
 801649c:	2401      	movs	r4, #1
 801649e:	2200      	movs	r2, #0
 80164a0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80164a4:	f04f 3aff 	mov.w	sl, #4294967295
 80164a8:	2100      	movs	r1, #0
 80164aa:	46d1      	mov	r9, sl
 80164ac:	2212      	movs	r2, #18
 80164ae:	9109      	str	r1, [sp, #36]	; 0x24
 80164b0:	e7ce      	b.n	8016450 <_dtoa_r+0x240>
 80164b2:	2201      	movs	r2, #1
 80164b4:	9208      	str	r2, [sp, #32]
 80164b6:	e7f5      	b.n	80164a4 <_dtoa_r+0x294>
 80164b8:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80164bc:	46d1      	mov	r9, sl
 80164be:	4652      	mov	r2, sl
 80164c0:	e7c6      	b.n	8016450 <_dtoa_r+0x240>
 80164c2:	3101      	adds	r1, #1
 80164c4:	6079      	str	r1, [r7, #4]
 80164c6:	0040      	lsls	r0, r0, #1
 80164c8:	e7c6      	b.n	8016458 <_dtoa_r+0x248>
 80164ca:	bf00      	nop
 80164cc:	f3af 8000 	nop.w
 80164d0:	636f4361 	.word	0x636f4361
 80164d4:	3fd287a7 	.word	0x3fd287a7
 80164d8:	8b60c8b3 	.word	0x8b60c8b3
 80164dc:	3fc68a28 	.word	0x3fc68a28
 80164e0:	509f79fb 	.word	0x509f79fb
 80164e4:	3fd34413 	.word	0x3fd34413
 80164e8:	080235c4 	.word	0x080235c4
 80164ec:	08023786 	.word	0x08023786
 80164f0:	7ff00000 	.word	0x7ff00000
 80164f4:	08023782 	.word	0x08023782
 80164f8:	08023779 	.word	0x08023779
 80164fc:	080235a1 	.word	0x080235a1
 8016500:	08023880 	.word	0x08023880
 8016504:	080237e5 	.word	0x080237e5
 8016508:	6a72      	ldr	r2, [r6, #36]	; 0x24
 801650a:	9900      	ldr	r1, [sp, #0]
 801650c:	6011      	str	r1, [r2, #0]
 801650e:	f1b9 0f0e 	cmp.w	r9, #14
 8016512:	d872      	bhi.n	80165fa <_dtoa_r+0x3ea>
 8016514:	2c00      	cmp	r4, #0
 8016516:	d070      	beq.n	80165fa <_dtoa_r+0x3ea>
 8016518:	f1bb 0f00 	cmp.w	fp, #0
 801651c:	f340 80a6 	ble.w	801666c <_dtoa_r+0x45c>
 8016520:	49ca      	ldr	r1, [pc, #808]	; (801684c <_dtoa_r+0x63c>)
 8016522:	f00b 020f 	and.w	r2, fp, #15
 8016526:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 801652a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 801652e:	ed92 7b00 	vldr	d7, [r2]
 8016532:	ea4f 112b 	mov.w	r1, fp, asr #4
 8016536:	f000 808d 	beq.w	8016654 <_dtoa_r+0x444>
 801653a:	4ac5      	ldr	r2, [pc, #788]	; (8016850 <_dtoa_r+0x640>)
 801653c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8016540:	ed92 6b08 	vldr	d6, [r2, #32]
 8016544:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8016548:	ed8d 6b02 	vstr	d6, [sp, #8]
 801654c:	f001 010f 	and.w	r1, r1, #15
 8016550:	2203      	movs	r2, #3
 8016552:	48bf      	ldr	r0, [pc, #764]	; (8016850 <_dtoa_r+0x640>)
 8016554:	2900      	cmp	r1, #0
 8016556:	d17f      	bne.n	8016658 <_dtoa_r+0x448>
 8016558:	ed9d 6b02 	vldr	d6, [sp, #8]
 801655c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8016560:	ed8d 7b02 	vstr	d7, [sp, #8]
 8016564:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8016566:	2900      	cmp	r1, #0
 8016568:	f000 80b2 	beq.w	80166d0 <_dtoa_r+0x4c0>
 801656c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8016570:	ed9d 7b02 	vldr	d7, [sp, #8]
 8016574:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8016578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801657c:	f140 80a8 	bpl.w	80166d0 <_dtoa_r+0x4c0>
 8016580:	f1b9 0f00 	cmp.w	r9, #0
 8016584:	f000 80a4 	beq.w	80166d0 <_dtoa_r+0x4c0>
 8016588:	f1ba 0f00 	cmp.w	sl, #0
 801658c:	dd31      	ble.n	80165f2 <_dtoa_r+0x3e2>
 801658e:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8016592:	ee27 7b06 	vmul.f64	d7, d7, d6
 8016596:	ed8d 7b02 	vstr	d7, [sp, #8]
 801659a:	f10b 37ff 	add.w	r7, fp, #4294967295
 801659e:	3201      	adds	r2, #1
 80165a0:	4650      	mov	r0, sl
 80165a2:	ed9d 6b02 	vldr	d6, [sp, #8]
 80165a6:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80165aa:	ee07 2a90 	vmov	s15, r2
 80165ae:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80165b2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80165b6:	ed8d 5b02 	vstr	d5, [sp, #8]
 80165ba:	9c03      	ldr	r4, [sp, #12]
 80165bc:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80165c0:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 80165c4:	2800      	cmp	r0, #0
 80165c6:	f040 8086 	bne.w	80166d6 <_dtoa_r+0x4c6>
 80165ca:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80165ce:	ee36 6b47 	vsub.f64	d6, d6, d7
 80165d2:	ec42 1b17 	vmov	d7, r1, r2
 80165d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80165da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80165de:	f300 8272 	bgt.w	8016ac6 <_dtoa_r+0x8b6>
 80165e2:	eeb1 7b47 	vneg.f64	d7, d7
 80165e6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80165ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80165ee:	f100 8267 	bmi.w	8016ac0 <_dtoa_r+0x8b0>
 80165f2:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 80165f6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80165fa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80165fc:	2a00      	cmp	r2, #0
 80165fe:	f2c0 8129 	blt.w	8016854 <_dtoa_r+0x644>
 8016602:	f1bb 0f0e 	cmp.w	fp, #14
 8016606:	f300 8125 	bgt.w	8016854 <_dtoa_r+0x644>
 801660a:	4b90      	ldr	r3, [pc, #576]	; (801684c <_dtoa_r+0x63c>)
 801660c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8016610:	ed93 6b00 	vldr	d6, [r3]
 8016614:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016616:	2b00      	cmp	r3, #0
 8016618:	f280 80c3 	bge.w	80167a2 <_dtoa_r+0x592>
 801661c:	f1b9 0f00 	cmp.w	r9, #0
 8016620:	f300 80bf 	bgt.w	80167a2 <_dtoa_r+0x592>
 8016624:	f040 824c 	bne.w	8016ac0 <_dtoa_r+0x8b0>
 8016628:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801662c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8016630:	ed9d 7b02 	vldr	d7, [sp, #8]
 8016634:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8016638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801663c:	464c      	mov	r4, r9
 801663e:	464f      	mov	r7, r9
 8016640:	f280 8222 	bge.w	8016a88 <_dtoa_r+0x878>
 8016644:	f8dd 8000 	ldr.w	r8, [sp]
 8016648:	2331      	movs	r3, #49	; 0x31
 801664a:	f808 3b01 	strb.w	r3, [r8], #1
 801664e:	f10b 0b01 	add.w	fp, fp, #1
 8016652:	e21e      	b.n	8016a92 <_dtoa_r+0x882>
 8016654:	2202      	movs	r2, #2
 8016656:	e77c      	b.n	8016552 <_dtoa_r+0x342>
 8016658:	07cc      	lsls	r4, r1, #31
 801665a:	d504      	bpl.n	8016666 <_dtoa_r+0x456>
 801665c:	ed90 6b00 	vldr	d6, [r0]
 8016660:	3201      	adds	r2, #1
 8016662:	ee27 7b06 	vmul.f64	d7, d7, d6
 8016666:	1049      	asrs	r1, r1, #1
 8016668:	3008      	adds	r0, #8
 801666a:	e773      	b.n	8016554 <_dtoa_r+0x344>
 801666c:	d02e      	beq.n	80166cc <_dtoa_r+0x4bc>
 801666e:	f1cb 0100 	rsb	r1, fp, #0
 8016672:	4a76      	ldr	r2, [pc, #472]	; (801684c <_dtoa_r+0x63c>)
 8016674:	f001 000f 	and.w	r0, r1, #15
 8016678:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801667c:	ed92 7b00 	vldr	d7, [r2]
 8016680:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8016684:	ee26 7b07 	vmul.f64	d7, d6, d7
 8016688:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801668c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8016690:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8016694:	486e      	ldr	r0, [pc, #440]	; (8016850 <_dtoa_r+0x640>)
 8016696:	1109      	asrs	r1, r1, #4
 8016698:	2400      	movs	r4, #0
 801669a:	2202      	movs	r2, #2
 801669c:	b939      	cbnz	r1, 80166ae <_dtoa_r+0x49e>
 801669e:	2c00      	cmp	r4, #0
 80166a0:	f43f af60 	beq.w	8016564 <_dtoa_r+0x354>
 80166a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80166a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80166ac:	e75a      	b.n	8016564 <_dtoa_r+0x354>
 80166ae:	07cf      	lsls	r7, r1, #31
 80166b0:	d509      	bpl.n	80166c6 <_dtoa_r+0x4b6>
 80166b2:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 80166b6:	ed90 7b00 	vldr	d7, [r0]
 80166ba:	ee26 7b07 	vmul.f64	d7, d6, d7
 80166be:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80166c2:	3201      	adds	r2, #1
 80166c4:	2401      	movs	r4, #1
 80166c6:	1049      	asrs	r1, r1, #1
 80166c8:	3008      	adds	r0, #8
 80166ca:	e7e7      	b.n	801669c <_dtoa_r+0x48c>
 80166cc:	2202      	movs	r2, #2
 80166ce:	e749      	b.n	8016564 <_dtoa_r+0x354>
 80166d0:	465f      	mov	r7, fp
 80166d2:	4648      	mov	r0, r9
 80166d4:	e765      	b.n	80165a2 <_dtoa_r+0x392>
 80166d6:	ec42 1b17 	vmov	d7, r1, r2
 80166da:	4a5c      	ldr	r2, [pc, #368]	; (801684c <_dtoa_r+0x63c>)
 80166dc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80166e0:	ed12 4b02 	vldr	d4, [r2, #-8]
 80166e4:	9a00      	ldr	r2, [sp, #0]
 80166e6:	1814      	adds	r4, r2, r0
 80166e8:	9a08      	ldr	r2, [sp, #32]
 80166ea:	b352      	cbz	r2, 8016742 <_dtoa_r+0x532>
 80166ec:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80166f0:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80166f4:	f8dd 8000 	ldr.w	r8, [sp]
 80166f8:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80166fc:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8016700:	ee35 7b47 	vsub.f64	d7, d5, d7
 8016704:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8016708:	ee14 2a90 	vmov	r2, s9
 801670c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8016710:	3230      	adds	r2, #48	; 0x30
 8016712:	ee36 6b45 	vsub.f64	d6, d6, d5
 8016716:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801671a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801671e:	f808 2b01 	strb.w	r2, [r8], #1
 8016722:	d439      	bmi.n	8016798 <_dtoa_r+0x588>
 8016724:	ee32 5b46 	vsub.f64	d5, d2, d6
 8016728:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801672c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016730:	d472      	bmi.n	8016818 <_dtoa_r+0x608>
 8016732:	45a0      	cmp	r8, r4
 8016734:	f43f af5d 	beq.w	80165f2 <_dtoa_r+0x3e2>
 8016738:	ee27 7b03 	vmul.f64	d7, d7, d3
 801673c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8016740:	e7e0      	b.n	8016704 <_dtoa_r+0x4f4>
 8016742:	f8dd 8000 	ldr.w	r8, [sp]
 8016746:	ee27 7b04 	vmul.f64	d7, d7, d4
 801674a:	4621      	mov	r1, r4
 801674c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8016750:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8016754:	ee14 2a90 	vmov	r2, s9
 8016758:	3230      	adds	r2, #48	; 0x30
 801675a:	f808 2b01 	strb.w	r2, [r8], #1
 801675e:	45a0      	cmp	r8, r4
 8016760:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8016764:	ee36 6b45 	vsub.f64	d6, d6, d5
 8016768:	d118      	bne.n	801679c <_dtoa_r+0x58c>
 801676a:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801676e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8016772:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8016776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801677a:	dc4d      	bgt.n	8016818 <_dtoa_r+0x608>
 801677c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8016780:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8016784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016788:	f57f af33 	bpl.w	80165f2 <_dtoa_r+0x3e2>
 801678c:	4688      	mov	r8, r1
 801678e:	3901      	subs	r1, #1
 8016790:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8016794:	2b30      	cmp	r3, #48	; 0x30
 8016796:	d0f9      	beq.n	801678c <_dtoa_r+0x57c>
 8016798:	46bb      	mov	fp, r7
 801679a:	e02a      	b.n	80167f2 <_dtoa_r+0x5e2>
 801679c:	ee26 6b03 	vmul.f64	d6, d6, d3
 80167a0:	e7d6      	b.n	8016750 <_dtoa_r+0x540>
 80167a2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80167a6:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80167aa:	f8dd 8000 	ldr.w	r8, [sp]
 80167ae:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80167b2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80167b6:	ee15 3a10 	vmov	r3, s10
 80167ba:	3330      	adds	r3, #48	; 0x30
 80167bc:	f808 3b01 	strb.w	r3, [r8], #1
 80167c0:	9b00      	ldr	r3, [sp, #0]
 80167c2:	eba8 0303 	sub.w	r3, r8, r3
 80167c6:	4599      	cmp	r9, r3
 80167c8:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80167cc:	eea3 7b46 	vfms.f64	d7, d3, d6
 80167d0:	d133      	bne.n	801683a <_dtoa_r+0x62a>
 80167d2:	ee37 7b07 	vadd.f64	d7, d7, d7
 80167d6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80167da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80167de:	dc1a      	bgt.n	8016816 <_dtoa_r+0x606>
 80167e0:	eeb4 7b46 	vcmp.f64	d7, d6
 80167e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80167e8:	d103      	bne.n	80167f2 <_dtoa_r+0x5e2>
 80167ea:	ee15 3a10 	vmov	r3, s10
 80167ee:	07d9      	lsls	r1, r3, #31
 80167f0:	d411      	bmi.n	8016816 <_dtoa_r+0x606>
 80167f2:	4629      	mov	r1, r5
 80167f4:	4630      	mov	r0, r6
 80167f6:	f000 fbcb 	bl	8016f90 <_Bfree>
 80167fa:	2300      	movs	r3, #0
 80167fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80167fe:	f888 3000 	strb.w	r3, [r8]
 8016802:	f10b 0301 	add.w	r3, fp, #1
 8016806:	6013      	str	r3, [r2, #0]
 8016808:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801680a:	2b00      	cmp	r3, #0
 801680c:	f43f ad4d 	beq.w	80162aa <_dtoa_r+0x9a>
 8016810:	f8c3 8000 	str.w	r8, [r3]
 8016814:	e549      	b.n	80162aa <_dtoa_r+0x9a>
 8016816:	465f      	mov	r7, fp
 8016818:	4643      	mov	r3, r8
 801681a:	4698      	mov	r8, r3
 801681c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016820:	2a39      	cmp	r2, #57	; 0x39
 8016822:	d106      	bne.n	8016832 <_dtoa_r+0x622>
 8016824:	9a00      	ldr	r2, [sp, #0]
 8016826:	429a      	cmp	r2, r3
 8016828:	d1f7      	bne.n	801681a <_dtoa_r+0x60a>
 801682a:	9900      	ldr	r1, [sp, #0]
 801682c:	2230      	movs	r2, #48	; 0x30
 801682e:	3701      	adds	r7, #1
 8016830:	700a      	strb	r2, [r1, #0]
 8016832:	781a      	ldrb	r2, [r3, #0]
 8016834:	3201      	adds	r2, #1
 8016836:	701a      	strb	r2, [r3, #0]
 8016838:	e7ae      	b.n	8016798 <_dtoa_r+0x588>
 801683a:	ee27 7b04 	vmul.f64	d7, d7, d4
 801683e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8016842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016846:	d1b2      	bne.n	80167ae <_dtoa_r+0x59e>
 8016848:	e7d3      	b.n	80167f2 <_dtoa_r+0x5e2>
 801684a:	bf00      	nop
 801684c:	08023880 	.word	0x08023880
 8016850:	08023858 	.word	0x08023858
 8016854:	9908      	ldr	r1, [sp, #32]
 8016856:	2900      	cmp	r1, #0
 8016858:	f000 80d1 	beq.w	80169fe <_dtoa_r+0x7ee>
 801685c:	9907      	ldr	r1, [sp, #28]
 801685e:	2901      	cmp	r1, #1
 8016860:	f300 80b4 	bgt.w	80169cc <_dtoa_r+0x7bc>
 8016864:	9911      	ldr	r1, [sp, #68]	; 0x44
 8016866:	2900      	cmp	r1, #0
 8016868:	f000 80ac 	beq.w	80169c4 <_dtoa_r+0x7b4>
 801686c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8016870:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8016874:	461c      	mov	r4, r3
 8016876:	930a      	str	r3, [sp, #40]	; 0x28
 8016878:	9b05      	ldr	r3, [sp, #20]
 801687a:	4413      	add	r3, r2
 801687c:	9305      	str	r3, [sp, #20]
 801687e:	9b06      	ldr	r3, [sp, #24]
 8016880:	2101      	movs	r1, #1
 8016882:	4413      	add	r3, r2
 8016884:	4630      	mov	r0, r6
 8016886:	9306      	str	r3, [sp, #24]
 8016888:	f000 fc3e 	bl	8017108 <__i2b>
 801688c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801688e:	4607      	mov	r7, r0
 8016890:	f1b8 0f00 	cmp.w	r8, #0
 8016894:	dd0d      	ble.n	80168b2 <_dtoa_r+0x6a2>
 8016896:	9a06      	ldr	r2, [sp, #24]
 8016898:	2a00      	cmp	r2, #0
 801689a:	dd0a      	ble.n	80168b2 <_dtoa_r+0x6a2>
 801689c:	4542      	cmp	r2, r8
 801689e:	9905      	ldr	r1, [sp, #20]
 80168a0:	bfa8      	it	ge
 80168a2:	4642      	movge	r2, r8
 80168a4:	1a89      	subs	r1, r1, r2
 80168a6:	9105      	str	r1, [sp, #20]
 80168a8:	9906      	ldr	r1, [sp, #24]
 80168aa:	eba8 0802 	sub.w	r8, r8, r2
 80168ae:	1a8a      	subs	r2, r1, r2
 80168b0:	9206      	str	r2, [sp, #24]
 80168b2:	b303      	cbz	r3, 80168f6 <_dtoa_r+0x6e6>
 80168b4:	9a08      	ldr	r2, [sp, #32]
 80168b6:	2a00      	cmp	r2, #0
 80168b8:	f000 80a6 	beq.w	8016a08 <_dtoa_r+0x7f8>
 80168bc:	2c00      	cmp	r4, #0
 80168be:	dd13      	ble.n	80168e8 <_dtoa_r+0x6d8>
 80168c0:	4639      	mov	r1, r7
 80168c2:	4622      	mov	r2, r4
 80168c4:	4630      	mov	r0, r6
 80168c6:	930c      	str	r3, [sp, #48]	; 0x30
 80168c8:	f000 fcda 	bl	8017280 <__pow5mult>
 80168cc:	462a      	mov	r2, r5
 80168ce:	4601      	mov	r1, r0
 80168d0:	4607      	mov	r7, r0
 80168d2:	4630      	mov	r0, r6
 80168d4:	f000 fc2e 	bl	8017134 <__multiply>
 80168d8:	4629      	mov	r1, r5
 80168da:	900a      	str	r0, [sp, #40]	; 0x28
 80168dc:	4630      	mov	r0, r6
 80168de:	f000 fb57 	bl	8016f90 <_Bfree>
 80168e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80168e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80168e6:	4615      	mov	r5, r2
 80168e8:	1b1a      	subs	r2, r3, r4
 80168ea:	d004      	beq.n	80168f6 <_dtoa_r+0x6e6>
 80168ec:	4629      	mov	r1, r5
 80168ee:	4630      	mov	r0, r6
 80168f0:	f000 fcc6 	bl	8017280 <__pow5mult>
 80168f4:	4605      	mov	r5, r0
 80168f6:	2101      	movs	r1, #1
 80168f8:	4630      	mov	r0, r6
 80168fa:	f000 fc05 	bl	8017108 <__i2b>
 80168fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016900:	2b00      	cmp	r3, #0
 8016902:	4604      	mov	r4, r0
 8016904:	f340 8082 	ble.w	8016a0c <_dtoa_r+0x7fc>
 8016908:	461a      	mov	r2, r3
 801690a:	4601      	mov	r1, r0
 801690c:	4630      	mov	r0, r6
 801690e:	f000 fcb7 	bl	8017280 <__pow5mult>
 8016912:	9b07      	ldr	r3, [sp, #28]
 8016914:	2b01      	cmp	r3, #1
 8016916:	4604      	mov	r4, r0
 8016918:	dd7b      	ble.n	8016a12 <_dtoa_r+0x802>
 801691a:	2300      	movs	r3, #0
 801691c:	930a      	str	r3, [sp, #40]	; 0x28
 801691e:	6922      	ldr	r2, [r4, #16]
 8016920:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8016924:	6910      	ldr	r0, [r2, #16]
 8016926:	f000 fb9f 	bl	8017068 <__hi0bits>
 801692a:	f1c0 0020 	rsb	r0, r0, #32
 801692e:	9b06      	ldr	r3, [sp, #24]
 8016930:	4418      	add	r0, r3
 8016932:	f010 001f 	ands.w	r0, r0, #31
 8016936:	f000 808d 	beq.w	8016a54 <_dtoa_r+0x844>
 801693a:	f1c0 0220 	rsb	r2, r0, #32
 801693e:	2a04      	cmp	r2, #4
 8016940:	f340 8086 	ble.w	8016a50 <_dtoa_r+0x840>
 8016944:	f1c0 001c 	rsb	r0, r0, #28
 8016948:	9b05      	ldr	r3, [sp, #20]
 801694a:	4403      	add	r3, r0
 801694c:	9305      	str	r3, [sp, #20]
 801694e:	9b06      	ldr	r3, [sp, #24]
 8016950:	4403      	add	r3, r0
 8016952:	4480      	add	r8, r0
 8016954:	9306      	str	r3, [sp, #24]
 8016956:	9b05      	ldr	r3, [sp, #20]
 8016958:	2b00      	cmp	r3, #0
 801695a:	dd05      	ble.n	8016968 <_dtoa_r+0x758>
 801695c:	4629      	mov	r1, r5
 801695e:	461a      	mov	r2, r3
 8016960:	4630      	mov	r0, r6
 8016962:	f000 fce7 	bl	8017334 <__lshift>
 8016966:	4605      	mov	r5, r0
 8016968:	9b06      	ldr	r3, [sp, #24]
 801696a:	2b00      	cmp	r3, #0
 801696c:	dd05      	ble.n	801697a <_dtoa_r+0x76a>
 801696e:	4621      	mov	r1, r4
 8016970:	461a      	mov	r2, r3
 8016972:	4630      	mov	r0, r6
 8016974:	f000 fcde 	bl	8017334 <__lshift>
 8016978:	4604      	mov	r4, r0
 801697a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801697c:	2b00      	cmp	r3, #0
 801697e:	d06b      	beq.n	8016a58 <_dtoa_r+0x848>
 8016980:	4621      	mov	r1, r4
 8016982:	4628      	mov	r0, r5
 8016984:	f000 fd42 	bl	801740c <__mcmp>
 8016988:	2800      	cmp	r0, #0
 801698a:	da65      	bge.n	8016a58 <_dtoa_r+0x848>
 801698c:	2300      	movs	r3, #0
 801698e:	4629      	mov	r1, r5
 8016990:	220a      	movs	r2, #10
 8016992:	4630      	mov	r0, r6
 8016994:	f000 fb1e 	bl	8016fd4 <__multadd>
 8016998:	9b08      	ldr	r3, [sp, #32]
 801699a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801699e:	4605      	mov	r5, r0
 80169a0:	2b00      	cmp	r3, #0
 80169a2:	f000 8192 	beq.w	8016cca <_dtoa_r+0xaba>
 80169a6:	4639      	mov	r1, r7
 80169a8:	2300      	movs	r3, #0
 80169aa:	220a      	movs	r2, #10
 80169ac:	4630      	mov	r0, r6
 80169ae:	f000 fb11 	bl	8016fd4 <__multadd>
 80169b2:	f1ba 0f00 	cmp.w	sl, #0
 80169b6:	4607      	mov	r7, r0
 80169b8:	f300 808e 	bgt.w	8016ad8 <_dtoa_r+0x8c8>
 80169bc:	9b07      	ldr	r3, [sp, #28]
 80169be:	2b02      	cmp	r3, #2
 80169c0:	dc51      	bgt.n	8016a66 <_dtoa_r+0x856>
 80169c2:	e089      	b.n	8016ad8 <_dtoa_r+0x8c8>
 80169c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80169c6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80169ca:	e751      	b.n	8016870 <_dtoa_r+0x660>
 80169cc:	f109 34ff 	add.w	r4, r9, #4294967295
 80169d0:	42a3      	cmp	r3, r4
 80169d2:	bfbf      	itttt	lt
 80169d4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80169d6:	1ae3      	sublt	r3, r4, r3
 80169d8:	18d2      	addlt	r2, r2, r3
 80169da:	4613      	movlt	r3, r2
 80169dc:	bfb7      	itett	lt
 80169de:	930e      	strlt	r3, [sp, #56]	; 0x38
 80169e0:	1b1c      	subge	r4, r3, r4
 80169e2:	4623      	movlt	r3, r4
 80169e4:	2400      	movlt	r4, #0
 80169e6:	f1b9 0f00 	cmp.w	r9, #0
 80169ea:	bfb5      	itete	lt
 80169ec:	9a05      	ldrlt	r2, [sp, #20]
 80169ee:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 80169f2:	eba2 0809 	sublt.w	r8, r2, r9
 80169f6:	464a      	movge	r2, r9
 80169f8:	bfb8      	it	lt
 80169fa:	2200      	movlt	r2, #0
 80169fc:	e73b      	b.n	8016876 <_dtoa_r+0x666>
 80169fe:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8016a02:	9f08      	ldr	r7, [sp, #32]
 8016a04:	461c      	mov	r4, r3
 8016a06:	e743      	b.n	8016890 <_dtoa_r+0x680>
 8016a08:	461a      	mov	r2, r3
 8016a0a:	e76f      	b.n	80168ec <_dtoa_r+0x6dc>
 8016a0c:	9b07      	ldr	r3, [sp, #28]
 8016a0e:	2b01      	cmp	r3, #1
 8016a10:	dc18      	bgt.n	8016a44 <_dtoa_r+0x834>
 8016a12:	9b02      	ldr	r3, [sp, #8]
 8016a14:	b9b3      	cbnz	r3, 8016a44 <_dtoa_r+0x834>
 8016a16:	9b03      	ldr	r3, [sp, #12]
 8016a18:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8016a1c:	b9a2      	cbnz	r2, 8016a48 <_dtoa_r+0x838>
 8016a1e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8016a22:	0d12      	lsrs	r2, r2, #20
 8016a24:	0512      	lsls	r2, r2, #20
 8016a26:	b18a      	cbz	r2, 8016a4c <_dtoa_r+0x83c>
 8016a28:	9b05      	ldr	r3, [sp, #20]
 8016a2a:	3301      	adds	r3, #1
 8016a2c:	9305      	str	r3, [sp, #20]
 8016a2e:	9b06      	ldr	r3, [sp, #24]
 8016a30:	3301      	adds	r3, #1
 8016a32:	9306      	str	r3, [sp, #24]
 8016a34:	2301      	movs	r3, #1
 8016a36:	930a      	str	r3, [sp, #40]	; 0x28
 8016a38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016a3a:	2b00      	cmp	r3, #0
 8016a3c:	f47f af6f 	bne.w	801691e <_dtoa_r+0x70e>
 8016a40:	2001      	movs	r0, #1
 8016a42:	e774      	b.n	801692e <_dtoa_r+0x71e>
 8016a44:	2300      	movs	r3, #0
 8016a46:	e7f6      	b.n	8016a36 <_dtoa_r+0x826>
 8016a48:	9b02      	ldr	r3, [sp, #8]
 8016a4a:	e7f4      	b.n	8016a36 <_dtoa_r+0x826>
 8016a4c:	920a      	str	r2, [sp, #40]	; 0x28
 8016a4e:	e7f3      	b.n	8016a38 <_dtoa_r+0x828>
 8016a50:	d081      	beq.n	8016956 <_dtoa_r+0x746>
 8016a52:	4610      	mov	r0, r2
 8016a54:	301c      	adds	r0, #28
 8016a56:	e777      	b.n	8016948 <_dtoa_r+0x738>
 8016a58:	f1b9 0f00 	cmp.w	r9, #0
 8016a5c:	dc37      	bgt.n	8016ace <_dtoa_r+0x8be>
 8016a5e:	9b07      	ldr	r3, [sp, #28]
 8016a60:	2b02      	cmp	r3, #2
 8016a62:	dd34      	ble.n	8016ace <_dtoa_r+0x8be>
 8016a64:	46ca      	mov	sl, r9
 8016a66:	f1ba 0f00 	cmp.w	sl, #0
 8016a6a:	d10d      	bne.n	8016a88 <_dtoa_r+0x878>
 8016a6c:	4621      	mov	r1, r4
 8016a6e:	4653      	mov	r3, sl
 8016a70:	2205      	movs	r2, #5
 8016a72:	4630      	mov	r0, r6
 8016a74:	f000 faae 	bl	8016fd4 <__multadd>
 8016a78:	4601      	mov	r1, r0
 8016a7a:	4604      	mov	r4, r0
 8016a7c:	4628      	mov	r0, r5
 8016a7e:	f000 fcc5 	bl	801740c <__mcmp>
 8016a82:	2800      	cmp	r0, #0
 8016a84:	f73f adde 	bgt.w	8016644 <_dtoa_r+0x434>
 8016a88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016a8a:	f8dd 8000 	ldr.w	r8, [sp]
 8016a8e:	ea6f 0b03 	mvn.w	fp, r3
 8016a92:	f04f 0900 	mov.w	r9, #0
 8016a96:	4621      	mov	r1, r4
 8016a98:	4630      	mov	r0, r6
 8016a9a:	f000 fa79 	bl	8016f90 <_Bfree>
 8016a9e:	2f00      	cmp	r7, #0
 8016aa0:	f43f aea7 	beq.w	80167f2 <_dtoa_r+0x5e2>
 8016aa4:	f1b9 0f00 	cmp.w	r9, #0
 8016aa8:	d005      	beq.n	8016ab6 <_dtoa_r+0x8a6>
 8016aaa:	45b9      	cmp	r9, r7
 8016aac:	d003      	beq.n	8016ab6 <_dtoa_r+0x8a6>
 8016aae:	4649      	mov	r1, r9
 8016ab0:	4630      	mov	r0, r6
 8016ab2:	f000 fa6d 	bl	8016f90 <_Bfree>
 8016ab6:	4639      	mov	r1, r7
 8016ab8:	4630      	mov	r0, r6
 8016aba:	f000 fa69 	bl	8016f90 <_Bfree>
 8016abe:	e698      	b.n	80167f2 <_dtoa_r+0x5e2>
 8016ac0:	2400      	movs	r4, #0
 8016ac2:	4627      	mov	r7, r4
 8016ac4:	e7e0      	b.n	8016a88 <_dtoa_r+0x878>
 8016ac6:	46bb      	mov	fp, r7
 8016ac8:	4604      	mov	r4, r0
 8016aca:	4607      	mov	r7, r0
 8016acc:	e5ba      	b.n	8016644 <_dtoa_r+0x434>
 8016ace:	9b08      	ldr	r3, [sp, #32]
 8016ad0:	46ca      	mov	sl, r9
 8016ad2:	2b00      	cmp	r3, #0
 8016ad4:	f000 8100 	beq.w	8016cd8 <_dtoa_r+0xac8>
 8016ad8:	f1b8 0f00 	cmp.w	r8, #0
 8016adc:	dd05      	ble.n	8016aea <_dtoa_r+0x8da>
 8016ade:	4639      	mov	r1, r7
 8016ae0:	4642      	mov	r2, r8
 8016ae2:	4630      	mov	r0, r6
 8016ae4:	f000 fc26 	bl	8017334 <__lshift>
 8016ae8:	4607      	mov	r7, r0
 8016aea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016aec:	2b00      	cmp	r3, #0
 8016aee:	d05d      	beq.n	8016bac <_dtoa_r+0x99c>
 8016af0:	6879      	ldr	r1, [r7, #4]
 8016af2:	4630      	mov	r0, r6
 8016af4:	f000 fa0c 	bl	8016f10 <_Balloc>
 8016af8:	4680      	mov	r8, r0
 8016afa:	b928      	cbnz	r0, 8016b08 <_dtoa_r+0x8f8>
 8016afc:	4b82      	ldr	r3, [pc, #520]	; (8016d08 <_dtoa_r+0xaf8>)
 8016afe:	4602      	mov	r2, r0
 8016b00:	f240 21ea 	movw	r1, #746	; 0x2ea
 8016b04:	f7ff bb9a 	b.w	801623c <_dtoa_r+0x2c>
 8016b08:	693a      	ldr	r2, [r7, #16]
 8016b0a:	3202      	adds	r2, #2
 8016b0c:	0092      	lsls	r2, r2, #2
 8016b0e:	f107 010c 	add.w	r1, r7, #12
 8016b12:	300c      	adds	r0, #12
 8016b14:	f7fe fc19 	bl	801534a <memcpy>
 8016b18:	2201      	movs	r2, #1
 8016b1a:	4641      	mov	r1, r8
 8016b1c:	4630      	mov	r0, r6
 8016b1e:	f000 fc09 	bl	8017334 <__lshift>
 8016b22:	9b00      	ldr	r3, [sp, #0]
 8016b24:	3301      	adds	r3, #1
 8016b26:	9305      	str	r3, [sp, #20]
 8016b28:	9b00      	ldr	r3, [sp, #0]
 8016b2a:	4453      	add	r3, sl
 8016b2c:	9309      	str	r3, [sp, #36]	; 0x24
 8016b2e:	9b02      	ldr	r3, [sp, #8]
 8016b30:	f003 0301 	and.w	r3, r3, #1
 8016b34:	46b9      	mov	r9, r7
 8016b36:	9308      	str	r3, [sp, #32]
 8016b38:	4607      	mov	r7, r0
 8016b3a:	9b05      	ldr	r3, [sp, #20]
 8016b3c:	4621      	mov	r1, r4
 8016b3e:	3b01      	subs	r3, #1
 8016b40:	4628      	mov	r0, r5
 8016b42:	9302      	str	r3, [sp, #8]
 8016b44:	f7ff fad6 	bl	80160f4 <quorem>
 8016b48:	4603      	mov	r3, r0
 8016b4a:	3330      	adds	r3, #48	; 0x30
 8016b4c:	9006      	str	r0, [sp, #24]
 8016b4e:	4649      	mov	r1, r9
 8016b50:	4628      	mov	r0, r5
 8016b52:	930a      	str	r3, [sp, #40]	; 0x28
 8016b54:	f000 fc5a 	bl	801740c <__mcmp>
 8016b58:	463a      	mov	r2, r7
 8016b5a:	4682      	mov	sl, r0
 8016b5c:	4621      	mov	r1, r4
 8016b5e:	4630      	mov	r0, r6
 8016b60:	f000 fc70 	bl	8017444 <__mdiff>
 8016b64:	68c2      	ldr	r2, [r0, #12]
 8016b66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016b68:	4680      	mov	r8, r0
 8016b6a:	bb0a      	cbnz	r2, 8016bb0 <_dtoa_r+0x9a0>
 8016b6c:	4601      	mov	r1, r0
 8016b6e:	4628      	mov	r0, r5
 8016b70:	f000 fc4c 	bl	801740c <__mcmp>
 8016b74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016b76:	4602      	mov	r2, r0
 8016b78:	4641      	mov	r1, r8
 8016b7a:	4630      	mov	r0, r6
 8016b7c:	920e      	str	r2, [sp, #56]	; 0x38
 8016b7e:	930a      	str	r3, [sp, #40]	; 0x28
 8016b80:	f000 fa06 	bl	8016f90 <_Bfree>
 8016b84:	9b07      	ldr	r3, [sp, #28]
 8016b86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8016b88:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8016b8c:	ea43 0102 	orr.w	r1, r3, r2
 8016b90:	9b08      	ldr	r3, [sp, #32]
 8016b92:	430b      	orrs	r3, r1
 8016b94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016b96:	d10d      	bne.n	8016bb4 <_dtoa_r+0x9a4>
 8016b98:	2b39      	cmp	r3, #57	; 0x39
 8016b9a:	d029      	beq.n	8016bf0 <_dtoa_r+0x9e0>
 8016b9c:	f1ba 0f00 	cmp.w	sl, #0
 8016ba0:	dd01      	ble.n	8016ba6 <_dtoa_r+0x996>
 8016ba2:	9b06      	ldr	r3, [sp, #24]
 8016ba4:	3331      	adds	r3, #49	; 0x31
 8016ba6:	9a02      	ldr	r2, [sp, #8]
 8016ba8:	7013      	strb	r3, [r2, #0]
 8016baa:	e774      	b.n	8016a96 <_dtoa_r+0x886>
 8016bac:	4638      	mov	r0, r7
 8016bae:	e7b8      	b.n	8016b22 <_dtoa_r+0x912>
 8016bb0:	2201      	movs	r2, #1
 8016bb2:	e7e1      	b.n	8016b78 <_dtoa_r+0x968>
 8016bb4:	f1ba 0f00 	cmp.w	sl, #0
 8016bb8:	db06      	blt.n	8016bc8 <_dtoa_r+0x9b8>
 8016bba:	9907      	ldr	r1, [sp, #28]
 8016bbc:	ea41 0a0a 	orr.w	sl, r1, sl
 8016bc0:	9908      	ldr	r1, [sp, #32]
 8016bc2:	ea5a 0101 	orrs.w	r1, sl, r1
 8016bc6:	d120      	bne.n	8016c0a <_dtoa_r+0x9fa>
 8016bc8:	2a00      	cmp	r2, #0
 8016bca:	ddec      	ble.n	8016ba6 <_dtoa_r+0x996>
 8016bcc:	4629      	mov	r1, r5
 8016bce:	2201      	movs	r2, #1
 8016bd0:	4630      	mov	r0, r6
 8016bd2:	9305      	str	r3, [sp, #20]
 8016bd4:	f000 fbae 	bl	8017334 <__lshift>
 8016bd8:	4621      	mov	r1, r4
 8016bda:	4605      	mov	r5, r0
 8016bdc:	f000 fc16 	bl	801740c <__mcmp>
 8016be0:	2800      	cmp	r0, #0
 8016be2:	9b05      	ldr	r3, [sp, #20]
 8016be4:	dc02      	bgt.n	8016bec <_dtoa_r+0x9dc>
 8016be6:	d1de      	bne.n	8016ba6 <_dtoa_r+0x996>
 8016be8:	07da      	lsls	r2, r3, #31
 8016bea:	d5dc      	bpl.n	8016ba6 <_dtoa_r+0x996>
 8016bec:	2b39      	cmp	r3, #57	; 0x39
 8016bee:	d1d8      	bne.n	8016ba2 <_dtoa_r+0x992>
 8016bf0:	9a02      	ldr	r2, [sp, #8]
 8016bf2:	2339      	movs	r3, #57	; 0x39
 8016bf4:	7013      	strb	r3, [r2, #0]
 8016bf6:	4643      	mov	r3, r8
 8016bf8:	4698      	mov	r8, r3
 8016bfa:	3b01      	subs	r3, #1
 8016bfc:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8016c00:	2a39      	cmp	r2, #57	; 0x39
 8016c02:	d051      	beq.n	8016ca8 <_dtoa_r+0xa98>
 8016c04:	3201      	adds	r2, #1
 8016c06:	701a      	strb	r2, [r3, #0]
 8016c08:	e745      	b.n	8016a96 <_dtoa_r+0x886>
 8016c0a:	2a00      	cmp	r2, #0
 8016c0c:	dd03      	ble.n	8016c16 <_dtoa_r+0xa06>
 8016c0e:	2b39      	cmp	r3, #57	; 0x39
 8016c10:	d0ee      	beq.n	8016bf0 <_dtoa_r+0x9e0>
 8016c12:	3301      	adds	r3, #1
 8016c14:	e7c7      	b.n	8016ba6 <_dtoa_r+0x996>
 8016c16:	9a05      	ldr	r2, [sp, #20]
 8016c18:	9909      	ldr	r1, [sp, #36]	; 0x24
 8016c1a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8016c1e:	428a      	cmp	r2, r1
 8016c20:	d02b      	beq.n	8016c7a <_dtoa_r+0xa6a>
 8016c22:	4629      	mov	r1, r5
 8016c24:	2300      	movs	r3, #0
 8016c26:	220a      	movs	r2, #10
 8016c28:	4630      	mov	r0, r6
 8016c2a:	f000 f9d3 	bl	8016fd4 <__multadd>
 8016c2e:	45b9      	cmp	r9, r7
 8016c30:	4605      	mov	r5, r0
 8016c32:	f04f 0300 	mov.w	r3, #0
 8016c36:	f04f 020a 	mov.w	r2, #10
 8016c3a:	4649      	mov	r1, r9
 8016c3c:	4630      	mov	r0, r6
 8016c3e:	d107      	bne.n	8016c50 <_dtoa_r+0xa40>
 8016c40:	f000 f9c8 	bl	8016fd4 <__multadd>
 8016c44:	4681      	mov	r9, r0
 8016c46:	4607      	mov	r7, r0
 8016c48:	9b05      	ldr	r3, [sp, #20]
 8016c4a:	3301      	adds	r3, #1
 8016c4c:	9305      	str	r3, [sp, #20]
 8016c4e:	e774      	b.n	8016b3a <_dtoa_r+0x92a>
 8016c50:	f000 f9c0 	bl	8016fd4 <__multadd>
 8016c54:	4639      	mov	r1, r7
 8016c56:	4681      	mov	r9, r0
 8016c58:	2300      	movs	r3, #0
 8016c5a:	220a      	movs	r2, #10
 8016c5c:	4630      	mov	r0, r6
 8016c5e:	f000 f9b9 	bl	8016fd4 <__multadd>
 8016c62:	4607      	mov	r7, r0
 8016c64:	e7f0      	b.n	8016c48 <_dtoa_r+0xa38>
 8016c66:	f1ba 0f00 	cmp.w	sl, #0
 8016c6a:	9a00      	ldr	r2, [sp, #0]
 8016c6c:	bfcc      	ite	gt
 8016c6e:	46d0      	movgt	r8, sl
 8016c70:	f04f 0801 	movle.w	r8, #1
 8016c74:	4490      	add	r8, r2
 8016c76:	f04f 0900 	mov.w	r9, #0
 8016c7a:	4629      	mov	r1, r5
 8016c7c:	2201      	movs	r2, #1
 8016c7e:	4630      	mov	r0, r6
 8016c80:	9302      	str	r3, [sp, #8]
 8016c82:	f000 fb57 	bl	8017334 <__lshift>
 8016c86:	4621      	mov	r1, r4
 8016c88:	4605      	mov	r5, r0
 8016c8a:	f000 fbbf 	bl	801740c <__mcmp>
 8016c8e:	2800      	cmp	r0, #0
 8016c90:	dcb1      	bgt.n	8016bf6 <_dtoa_r+0x9e6>
 8016c92:	d102      	bne.n	8016c9a <_dtoa_r+0xa8a>
 8016c94:	9b02      	ldr	r3, [sp, #8]
 8016c96:	07db      	lsls	r3, r3, #31
 8016c98:	d4ad      	bmi.n	8016bf6 <_dtoa_r+0x9e6>
 8016c9a:	4643      	mov	r3, r8
 8016c9c:	4698      	mov	r8, r3
 8016c9e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016ca2:	2a30      	cmp	r2, #48	; 0x30
 8016ca4:	d0fa      	beq.n	8016c9c <_dtoa_r+0xa8c>
 8016ca6:	e6f6      	b.n	8016a96 <_dtoa_r+0x886>
 8016ca8:	9a00      	ldr	r2, [sp, #0]
 8016caa:	429a      	cmp	r2, r3
 8016cac:	d1a4      	bne.n	8016bf8 <_dtoa_r+0x9e8>
 8016cae:	f10b 0b01 	add.w	fp, fp, #1
 8016cb2:	2331      	movs	r3, #49	; 0x31
 8016cb4:	e778      	b.n	8016ba8 <_dtoa_r+0x998>
 8016cb6:	4b15      	ldr	r3, [pc, #84]	; (8016d0c <_dtoa_r+0xafc>)
 8016cb8:	f7ff bb12 	b.w	80162e0 <_dtoa_r+0xd0>
 8016cbc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8016cbe:	2b00      	cmp	r3, #0
 8016cc0:	f47f aaee 	bne.w	80162a0 <_dtoa_r+0x90>
 8016cc4:	4b12      	ldr	r3, [pc, #72]	; (8016d10 <_dtoa_r+0xb00>)
 8016cc6:	f7ff bb0b 	b.w	80162e0 <_dtoa_r+0xd0>
 8016cca:	f1ba 0f00 	cmp.w	sl, #0
 8016cce:	dc03      	bgt.n	8016cd8 <_dtoa_r+0xac8>
 8016cd0:	9b07      	ldr	r3, [sp, #28]
 8016cd2:	2b02      	cmp	r3, #2
 8016cd4:	f73f aec7 	bgt.w	8016a66 <_dtoa_r+0x856>
 8016cd8:	f8dd 8000 	ldr.w	r8, [sp]
 8016cdc:	4621      	mov	r1, r4
 8016cde:	4628      	mov	r0, r5
 8016ce0:	f7ff fa08 	bl	80160f4 <quorem>
 8016ce4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8016ce8:	f808 3b01 	strb.w	r3, [r8], #1
 8016cec:	9a00      	ldr	r2, [sp, #0]
 8016cee:	eba8 0202 	sub.w	r2, r8, r2
 8016cf2:	4592      	cmp	sl, r2
 8016cf4:	ddb7      	ble.n	8016c66 <_dtoa_r+0xa56>
 8016cf6:	4629      	mov	r1, r5
 8016cf8:	2300      	movs	r3, #0
 8016cfa:	220a      	movs	r2, #10
 8016cfc:	4630      	mov	r0, r6
 8016cfe:	f000 f969 	bl	8016fd4 <__multadd>
 8016d02:	4605      	mov	r5, r0
 8016d04:	e7ea      	b.n	8016cdc <_dtoa_r+0xacc>
 8016d06:	bf00      	nop
 8016d08:	080237e5 	.word	0x080237e5
 8016d0c:	080235a0 	.word	0x080235a0
 8016d10:	08023779 	.word	0x08023779

08016d14 <__sflush_r>:
 8016d14:	898a      	ldrh	r2, [r1, #12]
 8016d16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016d1a:	4605      	mov	r5, r0
 8016d1c:	0710      	lsls	r0, r2, #28
 8016d1e:	460c      	mov	r4, r1
 8016d20:	d458      	bmi.n	8016dd4 <__sflush_r+0xc0>
 8016d22:	684b      	ldr	r3, [r1, #4]
 8016d24:	2b00      	cmp	r3, #0
 8016d26:	dc05      	bgt.n	8016d34 <__sflush_r+0x20>
 8016d28:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8016d2a:	2b00      	cmp	r3, #0
 8016d2c:	dc02      	bgt.n	8016d34 <__sflush_r+0x20>
 8016d2e:	2000      	movs	r0, #0
 8016d30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016d34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016d36:	2e00      	cmp	r6, #0
 8016d38:	d0f9      	beq.n	8016d2e <__sflush_r+0x1a>
 8016d3a:	2300      	movs	r3, #0
 8016d3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8016d40:	682f      	ldr	r7, [r5, #0]
 8016d42:	602b      	str	r3, [r5, #0]
 8016d44:	d032      	beq.n	8016dac <__sflush_r+0x98>
 8016d46:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8016d48:	89a3      	ldrh	r3, [r4, #12]
 8016d4a:	075a      	lsls	r2, r3, #29
 8016d4c:	d505      	bpl.n	8016d5a <__sflush_r+0x46>
 8016d4e:	6863      	ldr	r3, [r4, #4]
 8016d50:	1ac0      	subs	r0, r0, r3
 8016d52:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016d54:	b10b      	cbz	r3, 8016d5a <__sflush_r+0x46>
 8016d56:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016d58:	1ac0      	subs	r0, r0, r3
 8016d5a:	2300      	movs	r3, #0
 8016d5c:	4602      	mov	r2, r0
 8016d5e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016d60:	6a21      	ldr	r1, [r4, #32]
 8016d62:	4628      	mov	r0, r5
 8016d64:	47b0      	blx	r6
 8016d66:	1c43      	adds	r3, r0, #1
 8016d68:	89a3      	ldrh	r3, [r4, #12]
 8016d6a:	d106      	bne.n	8016d7a <__sflush_r+0x66>
 8016d6c:	6829      	ldr	r1, [r5, #0]
 8016d6e:	291d      	cmp	r1, #29
 8016d70:	d82c      	bhi.n	8016dcc <__sflush_r+0xb8>
 8016d72:	4a2a      	ldr	r2, [pc, #168]	; (8016e1c <__sflush_r+0x108>)
 8016d74:	40ca      	lsrs	r2, r1
 8016d76:	07d6      	lsls	r6, r2, #31
 8016d78:	d528      	bpl.n	8016dcc <__sflush_r+0xb8>
 8016d7a:	2200      	movs	r2, #0
 8016d7c:	6062      	str	r2, [r4, #4]
 8016d7e:	04d9      	lsls	r1, r3, #19
 8016d80:	6922      	ldr	r2, [r4, #16]
 8016d82:	6022      	str	r2, [r4, #0]
 8016d84:	d504      	bpl.n	8016d90 <__sflush_r+0x7c>
 8016d86:	1c42      	adds	r2, r0, #1
 8016d88:	d101      	bne.n	8016d8e <__sflush_r+0x7a>
 8016d8a:	682b      	ldr	r3, [r5, #0]
 8016d8c:	b903      	cbnz	r3, 8016d90 <__sflush_r+0x7c>
 8016d8e:	6560      	str	r0, [r4, #84]	; 0x54
 8016d90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016d92:	602f      	str	r7, [r5, #0]
 8016d94:	2900      	cmp	r1, #0
 8016d96:	d0ca      	beq.n	8016d2e <__sflush_r+0x1a>
 8016d98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016d9c:	4299      	cmp	r1, r3
 8016d9e:	d002      	beq.n	8016da6 <__sflush_r+0x92>
 8016da0:	4628      	mov	r0, r5
 8016da2:	f000 fc43 	bl	801762c <_free_r>
 8016da6:	2000      	movs	r0, #0
 8016da8:	6360      	str	r0, [r4, #52]	; 0x34
 8016daa:	e7c1      	b.n	8016d30 <__sflush_r+0x1c>
 8016dac:	6a21      	ldr	r1, [r4, #32]
 8016dae:	2301      	movs	r3, #1
 8016db0:	4628      	mov	r0, r5
 8016db2:	47b0      	blx	r6
 8016db4:	1c41      	adds	r1, r0, #1
 8016db6:	d1c7      	bne.n	8016d48 <__sflush_r+0x34>
 8016db8:	682b      	ldr	r3, [r5, #0]
 8016dba:	2b00      	cmp	r3, #0
 8016dbc:	d0c4      	beq.n	8016d48 <__sflush_r+0x34>
 8016dbe:	2b1d      	cmp	r3, #29
 8016dc0:	d001      	beq.n	8016dc6 <__sflush_r+0xb2>
 8016dc2:	2b16      	cmp	r3, #22
 8016dc4:	d101      	bne.n	8016dca <__sflush_r+0xb6>
 8016dc6:	602f      	str	r7, [r5, #0]
 8016dc8:	e7b1      	b.n	8016d2e <__sflush_r+0x1a>
 8016dca:	89a3      	ldrh	r3, [r4, #12]
 8016dcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016dd0:	81a3      	strh	r3, [r4, #12]
 8016dd2:	e7ad      	b.n	8016d30 <__sflush_r+0x1c>
 8016dd4:	690f      	ldr	r7, [r1, #16]
 8016dd6:	2f00      	cmp	r7, #0
 8016dd8:	d0a9      	beq.n	8016d2e <__sflush_r+0x1a>
 8016dda:	0793      	lsls	r3, r2, #30
 8016ddc:	680e      	ldr	r6, [r1, #0]
 8016dde:	bf08      	it	eq
 8016de0:	694b      	ldreq	r3, [r1, #20]
 8016de2:	600f      	str	r7, [r1, #0]
 8016de4:	bf18      	it	ne
 8016de6:	2300      	movne	r3, #0
 8016de8:	eba6 0807 	sub.w	r8, r6, r7
 8016dec:	608b      	str	r3, [r1, #8]
 8016dee:	f1b8 0f00 	cmp.w	r8, #0
 8016df2:	dd9c      	ble.n	8016d2e <__sflush_r+0x1a>
 8016df4:	6a21      	ldr	r1, [r4, #32]
 8016df6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8016df8:	4643      	mov	r3, r8
 8016dfa:	463a      	mov	r2, r7
 8016dfc:	4628      	mov	r0, r5
 8016dfe:	47b0      	blx	r6
 8016e00:	2800      	cmp	r0, #0
 8016e02:	dc06      	bgt.n	8016e12 <__sflush_r+0xfe>
 8016e04:	89a3      	ldrh	r3, [r4, #12]
 8016e06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016e0a:	81a3      	strh	r3, [r4, #12]
 8016e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8016e10:	e78e      	b.n	8016d30 <__sflush_r+0x1c>
 8016e12:	4407      	add	r7, r0
 8016e14:	eba8 0800 	sub.w	r8, r8, r0
 8016e18:	e7e9      	b.n	8016dee <__sflush_r+0xda>
 8016e1a:	bf00      	nop
 8016e1c:	20400001 	.word	0x20400001

08016e20 <_fflush_r>:
 8016e20:	b538      	push	{r3, r4, r5, lr}
 8016e22:	690b      	ldr	r3, [r1, #16]
 8016e24:	4605      	mov	r5, r0
 8016e26:	460c      	mov	r4, r1
 8016e28:	b913      	cbnz	r3, 8016e30 <_fflush_r+0x10>
 8016e2a:	2500      	movs	r5, #0
 8016e2c:	4628      	mov	r0, r5
 8016e2e:	bd38      	pop	{r3, r4, r5, pc}
 8016e30:	b118      	cbz	r0, 8016e3a <_fflush_r+0x1a>
 8016e32:	6983      	ldr	r3, [r0, #24]
 8016e34:	b90b      	cbnz	r3, 8016e3a <_fflush_r+0x1a>
 8016e36:	f7fe f9c3 	bl	80151c0 <__sinit>
 8016e3a:	4b14      	ldr	r3, [pc, #80]	; (8016e8c <_fflush_r+0x6c>)
 8016e3c:	429c      	cmp	r4, r3
 8016e3e:	d11b      	bne.n	8016e78 <_fflush_r+0x58>
 8016e40:	686c      	ldr	r4, [r5, #4]
 8016e42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016e46:	2b00      	cmp	r3, #0
 8016e48:	d0ef      	beq.n	8016e2a <_fflush_r+0xa>
 8016e4a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8016e4c:	07d0      	lsls	r0, r2, #31
 8016e4e:	d404      	bmi.n	8016e5a <_fflush_r+0x3a>
 8016e50:	0599      	lsls	r1, r3, #22
 8016e52:	d402      	bmi.n	8016e5a <_fflush_r+0x3a>
 8016e54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016e56:	f7fe fa76 	bl	8015346 <__retarget_lock_acquire_recursive>
 8016e5a:	4628      	mov	r0, r5
 8016e5c:	4621      	mov	r1, r4
 8016e5e:	f7ff ff59 	bl	8016d14 <__sflush_r>
 8016e62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016e64:	07da      	lsls	r2, r3, #31
 8016e66:	4605      	mov	r5, r0
 8016e68:	d4e0      	bmi.n	8016e2c <_fflush_r+0xc>
 8016e6a:	89a3      	ldrh	r3, [r4, #12]
 8016e6c:	059b      	lsls	r3, r3, #22
 8016e6e:	d4dd      	bmi.n	8016e2c <_fflush_r+0xc>
 8016e70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016e72:	f7fe fa69 	bl	8015348 <__retarget_lock_release_recursive>
 8016e76:	e7d9      	b.n	8016e2c <_fflush_r+0xc>
 8016e78:	4b05      	ldr	r3, [pc, #20]	; (8016e90 <_fflush_r+0x70>)
 8016e7a:	429c      	cmp	r4, r3
 8016e7c:	d101      	bne.n	8016e82 <_fflush_r+0x62>
 8016e7e:	68ac      	ldr	r4, [r5, #8]
 8016e80:	e7df      	b.n	8016e42 <_fflush_r+0x22>
 8016e82:	4b04      	ldr	r3, [pc, #16]	; (8016e94 <_fflush_r+0x74>)
 8016e84:	429c      	cmp	r4, r3
 8016e86:	bf08      	it	eq
 8016e88:	68ec      	ldreq	r4, [r5, #12]
 8016e8a:	e7da      	b.n	8016e42 <_fflush_r+0x22>
 8016e8c:	0802354c 	.word	0x0802354c
 8016e90:	0802356c 	.word	0x0802356c
 8016e94:	0802352c 	.word	0x0802352c

08016e98 <fiprintf>:
 8016e98:	b40e      	push	{r1, r2, r3}
 8016e9a:	b503      	push	{r0, r1, lr}
 8016e9c:	4601      	mov	r1, r0
 8016e9e:	ab03      	add	r3, sp, #12
 8016ea0:	4805      	ldr	r0, [pc, #20]	; (8016eb8 <fiprintf+0x20>)
 8016ea2:	f853 2b04 	ldr.w	r2, [r3], #4
 8016ea6:	6800      	ldr	r0, [r0, #0]
 8016ea8:	9301      	str	r3, [sp, #4]
 8016eaa:	f000 fd95 	bl	80179d8 <_vfiprintf_r>
 8016eae:	b002      	add	sp, #8
 8016eb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8016eb4:	b003      	add	sp, #12
 8016eb6:	4770      	bx	lr
 8016eb8:	2400025c 	.word	0x2400025c

08016ebc <_localeconv_r>:
 8016ebc:	4800      	ldr	r0, [pc, #0]	; (8016ec0 <_localeconv_r+0x4>)
 8016ebe:	4770      	bx	lr
 8016ec0:	240003b0 	.word	0x240003b0

08016ec4 <_lseek_r>:
 8016ec4:	b538      	push	{r3, r4, r5, lr}
 8016ec6:	4d07      	ldr	r5, [pc, #28]	; (8016ee4 <_lseek_r+0x20>)
 8016ec8:	4604      	mov	r4, r0
 8016eca:	4608      	mov	r0, r1
 8016ecc:	4611      	mov	r1, r2
 8016ece:	2200      	movs	r2, #0
 8016ed0:	602a      	str	r2, [r5, #0]
 8016ed2:	461a      	mov	r2, r3
 8016ed4:	f7eb facc 	bl	8002470 <_lseek>
 8016ed8:	1c43      	adds	r3, r0, #1
 8016eda:	d102      	bne.n	8016ee2 <_lseek_r+0x1e>
 8016edc:	682b      	ldr	r3, [r5, #0]
 8016ede:	b103      	cbz	r3, 8016ee2 <_lseek_r+0x1e>
 8016ee0:	6023      	str	r3, [r4, #0]
 8016ee2:	bd38      	pop	{r3, r4, r5, pc}
 8016ee4:	24006ad4 	.word	0x24006ad4

08016ee8 <malloc>:
 8016ee8:	4b02      	ldr	r3, [pc, #8]	; (8016ef4 <malloc+0xc>)
 8016eea:	4601      	mov	r1, r0
 8016eec:	6818      	ldr	r0, [r3, #0]
 8016eee:	f7fe ba43 	b.w	8015378 <_malloc_r>
 8016ef2:	bf00      	nop
 8016ef4:	2400025c 	.word	0x2400025c

08016ef8 <__malloc_lock>:
 8016ef8:	4801      	ldr	r0, [pc, #4]	; (8016f00 <__malloc_lock+0x8>)
 8016efa:	f7fe ba24 	b.w	8015346 <__retarget_lock_acquire_recursive>
 8016efe:	bf00      	nop
 8016f00:	24006acc 	.word	0x24006acc

08016f04 <__malloc_unlock>:
 8016f04:	4801      	ldr	r0, [pc, #4]	; (8016f0c <__malloc_unlock+0x8>)
 8016f06:	f7fe ba1f 	b.w	8015348 <__retarget_lock_release_recursive>
 8016f0a:	bf00      	nop
 8016f0c:	24006acc 	.word	0x24006acc

08016f10 <_Balloc>:
 8016f10:	b570      	push	{r4, r5, r6, lr}
 8016f12:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8016f14:	4604      	mov	r4, r0
 8016f16:	460d      	mov	r5, r1
 8016f18:	b976      	cbnz	r6, 8016f38 <_Balloc+0x28>
 8016f1a:	2010      	movs	r0, #16
 8016f1c:	f7ff ffe4 	bl	8016ee8 <malloc>
 8016f20:	4602      	mov	r2, r0
 8016f22:	6260      	str	r0, [r4, #36]	; 0x24
 8016f24:	b920      	cbnz	r0, 8016f30 <_Balloc+0x20>
 8016f26:	4b18      	ldr	r3, [pc, #96]	; (8016f88 <_Balloc+0x78>)
 8016f28:	4818      	ldr	r0, [pc, #96]	; (8016f8c <_Balloc+0x7c>)
 8016f2a:	2166      	movs	r1, #102	; 0x66
 8016f2c:	f7ff f8b4 	bl	8016098 <__assert_func>
 8016f30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016f34:	6006      	str	r6, [r0, #0]
 8016f36:	60c6      	str	r6, [r0, #12]
 8016f38:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8016f3a:	68f3      	ldr	r3, [r6, #12]
 8016f3c:	b183      	cbz	r3, 8016f60 <_Balloc+0x50>
 8016f3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016f40:	68db      	ldr	r3, [r3, #12]
 8016f42:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016f46:	b9b8      	cbnz	r0, 8016f78 <_Balloc+0x68>
 8016f48:	2101      	movs	r1, #1
 8016f4a:	fa01 f605 	lsl.w	r6, r1, r5
 8016f4e:	1d72      	adds	r2, r6, #5
 8016f50:	0092      	lsls	r2, r2, #2
 8016f52:	4620      	mov	r0, r4
 8016f54:	f000 fb5a 	bl	801760c <_calloc_r>
 8016f58:	b160      	cbz	r0, 8016f74 <_Balloc+0x64>
 8016f5a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8016f5e:	e00e      	b.n	8016f7e <_Balloc+0x6e>
 8016f60:	2221      	movs	r2, #33	; 0x21
 8016f62:	2104      	movs	r1, #4
 8016f64:	4620      	mov	r0, r4
 8016f66:	f000 fb51 	bl	801760c <_calloc_r>
 8016f6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016f6c:	60f0      	str	r0, [r6, #12]
 8016f6e:	68db      	ldr	r3, [r3, #12]
 8016f70:	2b00      	cmp	r3, #0
 8016f72:	d1e4      	bne.n	8016f3e <_Balloc+0x2e>
 8016f74:	2000      	movs	r0, #0
 8016f76:	bd70      	pop	{r4, r5, r6, pc}
 8016f78:	6802      	ldr	r2, [r0, #0]
 8016f7a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016f7e:	2300      	movs	r3, #0
 8016f80:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016f84:	e7f7      	b.n	8016f76 <_Balloc+0x66>
 8016f86:	bf00      	nop
 8016f88:	080235c4 	.word	0x080235c4
 8016f8c:	080237f6 	.word	0x080237f6

08016f90 <_Bfree>:
 8016f90:	b570      	push	{r4, r5, r6, lr}
 8016f92:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8016f94:	4605      	mov	r5, r0
 8016f96:	460c      	mov	r4, r1
 8016f98:	b976      	cbnz	r6, 8016fb8 <_Bfree+0x28>
 8016f9a:	2010      	movs	r0, #16
 8016f9c:	f7ff ffa4 	bl	8016ee8 <malloc>
 8016fa0:	4602      	mov	r2, r0
 8016fa2:	6268      	str	r0, [r5, #36]	; 0x24
 8016fa4:	b920      	cbnz	r0, 8016fb0 <_Bfree+0x20>
 8016fa6:	4b09      	ldr	r3, [pc, #36]	; (8016fcc <_Bfree+0x3c>)
 8016fa8:	4809      	ldr	r0, [pc, #36]	; (8016fd0 <_Bfree+0x40>)
 8016faa:	218a      	movs	r1, #138	; 0x8a
 8016fac:	f7ff f874 	bl	8016098 <__assert_func>
 8016fb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016fb4:	6006      	str	r6, [r0, #0]
 8016fb6:	60c6      	str	r6, [r0, #12]
 8016fb8:	b13c      	cbz	r4, 8016fca <_Bfree+0x3a>
 8016fba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8016fbc:	6862      	ldr	r2, [r4, #4]
 8016fbe:	68db      	ldr	r3, [r3, #12]
 8016fc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8016fc4:	6021      	str	r1, [r4, #0]
 8016fc6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8016fca:	bd70      	pop	{r4, r5, r6, pc}
 8016fcc:	080235c4 	.word	0x080235c4
 8016fd0:	080237f6 	.word	0x080237f6

08016fd4 <__multadd>:
 8016fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016fd8:	690e      	ldr	r6, [r1, #16]
 8016fda:	4607      	mov	r7, r0
 8016fdc:	4698      	mov	r8, r3
 8016fde:	460c      	mov	r4, r1
 8016fe0:	f101 0014 	add.w	r0, r1, #20
 8016fe4:	2300      	movs	r3, #0
 8016fe6:	6805      	ldr	r5, [r0, #0]
 8016fe8:	b2a9      	uxth	r1, r5
 8016fea:	fb02 8101 	mla	r1, r2, r1, r8
 8016fee:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8016ff2:	0c2d      	lsrs	r5, r5, #16
 8016ff4:	fb02 c505 	mla	r5, r2, r5, ip
 8016ff8:	b289      	uxth	r1, r1
 8016ffa:	3301      	adds	r3, #1
 8016ffc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8017000:	429e      	cmp	r6, r3
 8017002:	f840 1b04 	str.w	r1, [r0], #4
 8017006:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801700a:	dcec      	bgt.n	8016fe6 <__multadd+0x12>
 801700c:	f1b8 0f00 	cmp.w	r8, #0
 8017010:	d022      	beq.n	8017058 <__multadd+0x84>
 8017012:	68a3      	ldr	r3, [r4, #8]
 8017014:	42b3      	cmp	r3, r6
 8017016:	dc19      	bgt.n	801704c <__multadd+0x78>
 8017018:	6861      	ldr	r1, [r4, #4]
 801701a:	4638      	mov	r0, r7
 801701c:	3101      	adds	r1, #1
 801701e:	f7ff ff77 	bl	8016f10 <_Balloc>
 8017022:	4605      	mov	r5, r0
 8017024:	b928      	cbnz	r0, 8017032 <__multadd+0x5e>
 8017026:	4602      	mov	r2, r0
 8017028:	4b0d      	ldr	r3, [pc, #52]	; (8017060 <__multadd+0x8c>)
 801702a:	480e      	ldr	r0, [pc, #56]	; (8017064 <__multadd+0x90>)
 801702c:	21b5      	movs	r1, #181	; 0xb5
 801702e:	f7ff f833 	bl	8016098 <__assert_func>
 8017032:	6922      	ldr	r2, [r4, #16]
 8017034:	3202      	adds	r2, #2
 8017036:	f104 010c 	add.w	r1, r4, #12
 801703a:	0092      	lsls	r2, r2, #2
 801703c:	300c      	adds	r0, #12
 801703e:	f7fe f984 	bl	801534a <memcpy>
 8017042:	4621      	mov	r1, r4
 8017044:	4638      	mov	r0, r7
 8017046:	f7ff ffa3 	bl	8016f90 <_Bfree>
 801704a:	462c      	mov	r4, r5
 801704c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8017050:	3601      	adds	r6, #1
 8017052:	f8c3 8014 	str.w	r8, [r3, #20]
 8017056:	6126      	str	r6, [r4, #16]
 8017058:	4620      	mov	r0, r4
 801705a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801705e:	bf00      	nop
 8017060:	080237e5 	.word	0x080237e5
 8017064:	080237f6 	.word	0x080237f6

08017068 <__hi0bits>:
 8017068:	0c03      	lsrs	r3, r0, #16
 801706a:	041b      	lsls	r3, r3, #16
 801706c:	b9d3      	cbnz	r3, 80170a4 <__hi0bits+0x3c>
 801706e:	0400      	lsls	r0, r0, #16
 8017070:	2310      	movs	r3, #16
 8017072:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8017076:	bf04      	itt	eq
 8017078:	0200      	lsleq	r0, r0, #8
 801707a:	3308      	addeq	r3, #8
 801707c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8017080:	bf04      	itt	eq
 8017082:	0100      	lsleq	r0, r0, #4
 8017084:	3304      	addeq	r3, #4
 8017086:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801708a:	bf04      	itt	eq
 801708c:	0080      	lsleq	r0, r0, #2
 801708e:	3302      	addeq	r3, #2
 8017090:	2800      	cmp	r0, #0
 8017092:	db05      	blt.n	80170a0 <__hi0bits+0x38>
 8017094:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8017098:	f103 0301 	add.w	r3, r3, #1
 801709c:	bf08      	it	eq
 801709e:	2320      	moveq	r3, #32
 80170a0:	4618      	mov	r0, r3
 80170a2:	4770      	bx	lr
 80170a4:	2300      	movs	r3, #0
 80170a6:	e7e4      	b.n	8017072 <__hi0bits+0xa>

080170a8 <__lo0bits>:
 80170a8:	6803      	ldr	r3, [r0, #0]
 80170aa:	f013 0207 	ands.w	r2, r3, #7
 80170ae:	4601      	mov	r1, r0
 80170b0:	d00b      	beq.n	80170ca <__lo0bits+0x22>
 80170b2:	07da      	lsls	r2, r3, #31
 80170b4:	d424      	bmi.n	8017100 <__lo0bits+0x58>
 80170b6:	0798      	lsls	r0, r3, #30
 80170b8:	bf49      	itett	mi
 80170ba:	085b      	lsrmi	r3, r3, #1
 80170bc:	089b      	lsrpl	r3, r3, #2
 80170be:	2001      	movmi	r0, #1
 80170c0:	600b      	strmi	r3, [r1, #0]
 80170c2:	bf5c      	itt	pl
 80170c4:	600b      	strpl	r3, [r1, #0]
 80170c6:	2002      	movpl	r0, #2
 80170c8:	4770      	bx	lr
 80170ca:	b298      	uxth	r0, r3
 80170cc:	b9b0      	cbnz	r0, 80170fc <__lo0bits+0x54>
 80170ce:	0c1b      	lsrs	r3, r3, #16
 80170d0:	2010      	movs	r0, #16
 80170d2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80170d6:	bf04      	itt	eq
 80170d8:	0a1b      	lsreq	r3, r3, #8
 80170da:	3008      	addeq	r0, #8
 80170dc:	071a      	lsls	r2, r3, #28
 80170de:	bf04      	itt	eq
 80170e0:	091b      	lsreq	r3, r3, #4
 80170e2:	3004      	addeq	r0, #4
 80170e4:	079a      	lsls	r2, r3, #30
 80170e6:	bf04      	itt	eq
 80170e8:	089b      	lsreq	r3, r3, #2
 80170ea:	3002      	addeq	r0, #2
 80170ec:	07da      	lsls	r2, r3, #31
 80170ee:	d403      	bmi.n	80170f8 <__lo0bits+0x50>
 80170f0:	085b      	lsrs	r3, r3, #1
 80170f2:	f100 0001 	add.w	r0, r0, #1
 80170f6:	d005      	beq.n	8017104 <__lo0bits+0x5c>
 80170f8:	600b      	str	r3, [r1, #0]
 80170fa:	4770      	bx	lr
 80170fc:	4610      	mov	r0, r2
 80170fe:	e7e8      	b.n	80170d2 <__lo0bits+0x2a>
 8017100:	2000      	movs	r0, #0
 8017102:	4770      	bx	lr
 8017104:	2020      	movs	r0, #32
 8017106:	4770      	bx	lr

08017108 <__i2b>:
 8017108:	b510      	push	{r4, lr}
 801710a:	460c      	mov	r4, r1
 801710c:	2101      	movs	r1, #1
 801710e:	f7ff feff 	bl	8016f10 <_Balloc>
 8017112:	4602      	mov	r2, r0
 8017114:	b928      	cbnz	r0, 8017122 <__i2b+0x1a>
 8017116:	4b05      	ldr	r3, [pc, #20]	; (801712c <__i2b+0x24>)
 8017118:	4805      	ldr	r0, [pc, #20]	; (8017130 <__i2b+0x28>)
 801711a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801711e:	f7fe ffbb 	bl	8016098 <__assert_func>
 8017122:	2301      	movs	r3, #1
 8017124:	6144      	str	r4, [r0, #20]
 8017126:	6103      	str	r3, [r0, #16]
 8017128:	bd10      	pop	{r4, pc}
 801712a:	bf00      	nop
 801712c:	080237e5 	.word	0x080237e5
 8017130:	080237f6 	.word	0x080237f6

08017134 <__multiply>:
 8017134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017138:	4614      	mov	r4, r2
 801713a:	690a      	ldr	r2, [r1, #16]
 801713c:	6923      	ldr	r3, [r4, #16]
 801713e:	429a      	cmp	r2, r3
 8017140:	bfb8      	it	lt
 8017142:	460b      	movlt	r3, r1
 8017144:	460d      	mov	r5, r1
 8017146:	bfbc      	itt	lt
 8017148:	4625      	movlt	r5, r4
 801714a:	461c      	movlt	r4, r3
 801714c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8017150:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8017154:	68ab      	ldr	r3, [r5, #8]
 8017156:	6869      	ldr	r1, [r5, #4]
 8017158:	eb0a 0709 	add.w	r7, sl, r9
 801715c:	42bb      	cmp	r3, r7
 801715e:	b085      	sub	sp, #20
 8017160:	bfb8      	it	lt
 8017162:	3101      	addlt	r1, #1
 8017164:	f7ff fed4 	bl	8016f10 <_Balloc>
 8017168:	b930      	cbnz	r0, 8017178 <__multiply+0x44>
 801716a:	4602      	mov	r2, r0
 801716c:	4b42      	ldr	r3, [pc, #264]	; (8017278 <__multiply+0x144>)
 801716e:	4843      	ldr	r0, [pc, #268]	; (801727c <__multiply+0x148>)
 8017170:	f240 115d 	movw	r1, #349	; 0x15d
 8017174:	f7fe ff90 	bl	8016098 <__assert_func>
 8017178:	f100 0614 	add.w	r6, r0, #20
 801717c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8017180:	4633      	mov	r3, r6
 8017182:	2200      	movs	r2, #0
 8017184:	4543      	cmp	r3, r8
 8017186:	d31e      	bcc.n	80171c6 <__multiply+0x92>
 8017188:	f105 0c14 	add.w	ip, r5, #20
 801718c:	f104 0314 	add.w	r3, r4, #20
 8017190:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8017194:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8017198:	9202      	str	r2, [sp, #8]
 801719a:	ebac 0205 	sub.w	r2, ip, r5
 801719e:	3a15      	subs	r2, #21
 80171a0:	f022 0203 	bic.w	r2, r2, #3
 80171a4:	3204      	adds	r2, #4
 80171a6:	f105 0115 	add.w	r1, r5, #21
 80171aa:	458c      	cmp	ip, r1
 80171ac:	bf38      	it	cc
 80171ae:	2204      	movcc	r2, #4
 80171b0:	9201      	str	r2, [sp, #4]
 80171b2:	9a02      	ldr	r2, [sp, #8]
 80171b4:	9303      	str	r3, [sp, #12]
 80171b6:	429a      	cmp	r2, r3
 80171b8:	d808      	bhi.n	80171cc <__multiply+0x98>
 80171ba:	2f00      	cmp	r7, #0
 80171bc:	dc55      	bgt.n	801726a <__multiply+0x136>
 80171be:	6107      	str	r7, [r0, #16]
 80171c0:	b005      	add	sp, #20
 80171c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80171c6:	f843 2b04 	str.w	r2, [r3], #4
 80171ca:	e7db      	b.n	8017184 <__multiply+0x50>
 80171cc:	f8b3 a000 	ldrh.w	sl, [r3]
 80171d0:	f1ba 0f00 	cmp.w	sl, #0
 80171d4:	d020      	beq.n	8017218 <__multiply+0xe4>
 80171d6:	f105 0e14 	add.w	lr, r5, #20
 80171da:	46b1      	mov	r9, r6
 80171dc:	2200      	movs	r2, #0
 80171de:	f85e 4b04 	ldr.w	r4, [lr], #4
 80171e2:	f8d9 b000 	ldr.w	fp, [r9]
 80171e6:	b2a1      	uxth	r1, r4
 80171e8:	fa1f fb8b 	uxth.w	fp, fp
 80171ec:	fb0a b101 	mla	r1, sl, r1, fp
 80171f0:	4411      	add	r1, r2
 80171f2:	f8d9 2000 	ldr.w	r2, [r9]
 80171f6:	0c24      	lsrs	r4, r4, #16
 80171f8:	0c12      	lsrs	r2, r2, #16
 80171fa:	fb0a 2404 	mla	r4, sl, r4, r2
 80171fe:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8017202:	b289      	uxth	r1, r1
 8017204:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8017208:	45f4      	cmp	ip, lr
 801720a:	f849 1b04 	str.w	r1, [r9], #4
 801720e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8017212:	d8e4      	bhi.n	80171de <__multiply+0xaa>
 8017214:	9901      	ldr	r1, [sp, #4]
 8017216:	5072      	str	r2, [r6, r1]
 8017218:	9a03      	ldr	r2, [sp, #12]
 801721a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801721e:	3304      	adds	r3, #4
 8017220:	f1b9 0f00 	cmp.w	r9, #0
 8017224:	d01f      	beq.n	8017266 <__multiply+0x132>
 8017226:	6834      	ldr	r4, [r6, #0]
 8017228:	f105 0114 	add.w	r1, r5, #20
 801722c:	46b6      	mov	lr, r6
 801722e:	f04f 0a00 	mov.w	sl, #0
 8017232:	880a      	ldrh	r2, [r1, #0]
 8017234:	f8be b002 	ldrh.w	fp, [lr, #2]
 8017238:	fb09 b202 	mla	r2, r9, r2, fp
 801723c:	4492      	add	sl, r2
 801723e:	b2a4      	uxth	r4, r4
 8017240:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8017244:	f84e 4b04 	str.w	r4, [lr], #4
 8017248:	f851 4b04 	ldr.w	r4, [r1], #4
 801724c:	f8be 2000 	ldrh.w	r2, [lr]
 8017250:	0c24      	lsrs	r4, r4, #16
 8017252:	fb09 2404 	mla	r4, r9, r4, r2
 8017256:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801725a:	458c      	cmp	ip, r1
 801725c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8017260:	d8e7      	bhi.n	8017232 <__multiply+0xfe>
 8017262:	9a01      	ldr	r2, [sp, #4]
 8017264:	50b4      	str	r4, [r6, r2]
 8017266:	3604      	adds	r6, #4
 8017268:	e7a3      	b.n	80171b2 <__multiply+0x7e>
 801726a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801726e:	2b00      	cmp	r3, #0
 8017270:	d1a5      	bne.n	80171be <__multiply+0x8a>
 8017272:	3f01      	subs	r7, #1
 8017274:	e7a1      	b.n	80171ba <__multiply+0x86>
 8017276:	bf00      	nop
 8017278:	080237e5 	.word	0x080237e5
 801727c:	080237f6 	.word	0x080237f6

08017280 <__pow5mult>:
 8017280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017284:	4615      	mov	r5, r2
 8017286:	f012 0203 	ands.w	r2, r2, #3
 801728a:	4606      	mov	r6, r0
 801728c:	460f      	mov	r7, r1
 801728e:	d007      	beq.n	80172a0 <__pow5mult+0x20>
 8017290:	4c25      	ldr	r4, [pc, #148]	; (8017328 <__pow5mult+0xa8>)
 8017292:	3a01      	subs	r2, #1
 8017294:	2300      	movs	r3, #0
 8017296:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801729a:	f7ff fe9b 	bl	8016fd4 <__multadd>
 801729e:	4607      	mov	r7, r0
 80172a0:	10ad      	asrs	r5, r5, #2
 80172a2:	d03d      	beq.n	8017320 <__pow5mult+0xa0>
 80172a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80172a6:	b97c      	cbnz	r4, 80172c8 <__pow5mult+0x48>
 80172a8:	2010      	movs	r0, #16
 80172aa:	f7ff fe1d 	bl	8016ee8 <malloc>
 80172ae:	4602      	mov	r2, r0
 80172b0:	6270      	str	r0, [r6, #36]	; 0x24
 80172b2:	b928      	cbnz	r0, 80172c0 <__pow5mult+0x40>
 80172b4:	4b1d      	ldr	r3, [pc, #116]	; (801732c <__pow5mult+0xac>)
 80172b6:	481e      	ldr	r0, [pc, #120]	; (8017330 <__pow5mult+0xb0>)
 80172b8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80172bc:	f7fe feec 	bl	8016098 <__assert_func>
 80172c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80172c4:	6004      	str	r4, [r0, #0]
 80172c6:	60c4      	str	r4, [r0, #12]
 80172c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80172cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80172d0:	b94c      	cbnz	r4, 80172e6 <__pow5mult+0x66>
 80172d2:	f240 2171 	movw	r1, #625	; 0x271
 80172d6:	4630      	mov	r0, r6
 80172d8:	f7ff ff16 	bl	8017108 <__i2b>
 80172dc:	2300      	movs	r3, #0
 80172de:	f8c8 0008 	str.w	r0, [r8, #8]
 80172e2:	4604      	mov	r4, r0
 80172e4:	6003      	str	r3, [r0, #0]
 80172e6:	f04f 0900 	mov.w	r9, #0
 80172ea:	07eb      	lsls	r3, r5, #31
 80172ec:	d50a      	bpl.n	8017304 <__pow5mult+0x84>
 80172ee:	4639      	mov	r1, r7
 80172f0:	4622      	mov	r2, r4
 80172f2:	4630      	mov	r0, r6
 80172f4:	f7ff ff1e 	bl	8017134 <__multiply>
 80172f8:	4639      	mov	r1, r7
 80172fa:	4680      	mov	r8, r0
 80172fc:	4630      	mov	r0, r6
 80172fe:	f7ff fe47 	bl	8016f90 <_Bfree>
 8017302:	4647      	mov	r7, r8
 8017304:	106d      	asrs	r5, r5, #1
 8017306:	d00b      	beq.n	8017320 <__pow5mult+0xa0>
 8017308:	6820      	ldr	r0, [r4, #0]
 801730a:	b938      	cbnz	r0, 801731c <__pow5mult+0x9c>
 801730c:	4622      	mov	r2, r4
 801730e:	4621      	mov	r1, r4
 8017310:	4630      	mov	r0, r6
 8017312:	f7ff ff0f 	bl	8017134 <__multiply>
 8017316:	6020      	str	r0, [r4, #0]
 8017318:	f8c0 9000 	str.w	r9, [r0]
 801731c:	4604      	mov	r4, r0
 801731e:	e7e4      	b.n	80172ea <__pow5mult+0x6a>
 8017320:	4638      	mov	r0, r7
 8017322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017326:	bf00      	nop
 8017328:	08023948 	.word	0x08023948
 801732c:	080235c4 	.word	0x080235c4
 8017330:	080237f6 	.word	0x080237f6

08017334 <__lshift>:
 8017334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017338:	460c      	mov	r4, r1
 801733a:	6849      	ldr	r1, [r1, #4]
 801733c:	6923      	ldr	r3, [r4, #16]
 801733e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8017342:	68a3      	ldr	r3, [r4, #8]
 8017344:	4607      	mov	r7, r0
 8017346:	4691      	mov	r9, r2
 8017348:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801734c:	f108 0601 	add.w	r6, r8, #1
 8017350:	42b3      	cmp	r3, r6
 8017352:	db0b      	blt.n	801736c <__lshift+0x38>
 8017354:	4638      	mov	r0, r7
 8017356:	f7ff fddb 	bl	8016f10 <_Balloc>
 801735a:	4605      	mov	r5, r0
 801735c:	b948      	cbnz	r0, 8017372 <__lshift+0x3e>
 801735e:	4602      	mov	r2, r0
 8017360:	4b28      	ldr	r3, [pc, #160]	; (8017404 <__lshift+0xd0>)
 8017362:	4829      	ldr	r0, [pc, #164]	; (8017408 <__lshift+0xd4>)
 8017364:	f240 11d9 	movw	r1, #473	; 0x1d9
 8017368:	f7fe fe96 	bl	8016098 <__assert_func>
 801736c:	3101      	adds	r1, #1
 801736e:	005b      	lsls	r3, r3, #1
 8017370:	e7ee      	b.n	8017350 <__lshift+0x1c>
 8017372:	2300      	movs	r3, #0
 8017374:	f100 0114 	add.w	r1, r0, #20
 8017378:	f100 0210 	add.w	r2, r0, #16
 801737c:	4618      	mov	r0, r3
 801737e:	4553      	cmp	r3, sl
 8017380:	db33      	blt.n	80173ea <__lshift+0xb6>
 8017382:	6920      	ldr	r0, [r4, #16]
 8017384:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8017388:	f104 0314 	add.w	r3, r4, #20
 801738c:	f019 091f 	ands.w	r9, r9, #31
 8017390:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017394:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8017398:	d02b      	beq.n	80173f2 <__lshift+0xbe>
 801739a:	f1c9 0e20 	rsb	lr, r9, #32
 801739e:	468a      	mov	sl, r1
 80173a0:	2200      	movs	r2, #0
 80173a2:	6818      	ldr	r0, [r3, #0]
 80173a4:	fa00 f009 	lsl.w	r0, r0, r9
 80173a8:	4302      	orrs	r2, r0
 80173aa:	f84a 2b04 	str.w	r2, [sl], #4
 80173ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80173b2:	459c      	cmp	ip, r3
 80173b4:	fa22 f20e 	lsr.w	r2, r2, lr
 80173b8:	d8f3      	bhi.n	80173a2 <__lshift+0x6e>
 80173ba:	ebac 0304 	sub.w	r3, ip, r4
 80173be:	3b15      	subs	r3, #21
 80173c0:	f023 0303 	bic.w	r3, r3, #3
 80173c4:	3304      	adds	r3, #4
 80173c6:	f104 0015 	add.w	r0, r4, #21
 80173ca:	4584      	cmp	ip, r0
 80173cc:	bf38      	it	cc
 80173ce:	2304      	movcc	r3, #4
 80173d0:	50ca      	str	r2, [r1, r3]
 80173d2:	b10a      	cbz	r2, 80173d8 <__lshift+0xa4>
 80173d4:	f108 0602 	add.w	r6, r8, #2
 80173d8:	3e01      	subs	r6, #1
 80173da:	4638      	mov	r0, r7
 80173dc:	612e      	str	r6, [r5, #16]
 80173de:	4621      	mov	r1, r4
 80173e0:	f7ff fdd6 	bl	8016f90 <_Bfree>
 80173e4:	4628      	mov	r0, r5
 80173e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80173ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80173ee:	3301      	adds	r3, #1
 80173f0:	e7c5      	b.n	801737e <__lshift+0x4a>
 80173f2:	3904      	subs	r1, #4
 80173f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80173f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80173fc:	459c      	cmp	ip, r3
 80173fe:	d8f9      	bhi.n	80173f4 <__lshift+0xc0>
 8017400:	e7ea      	b.n	80173d8 <__lshift+0xa4>
 8017402:	bf00      	nop
 8017404:	080237e5 	.word	0x080237e5
 8017408:	080237f6 	.word	0x080237f6

0801740c <__mcmp>:
 801740c:	b530      	push	{r4, r5, lr}
 801740e:	6902      	ldr	r2, [r0, #16]
 8017410:	690c      	ldr	r4, [r1, #16]
 8017412:	1b12      	subs	r2, r2, r4
 8017414:	d10e      	bne.n	8017434 <__mcmp+0x28>
 8017416:	f100 0314 	add.w	r3, r0, #20
 801741a:	3114      	adds	r1, #20
 801741c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8017420:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8017424:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8017428:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801742c:	42a5      	cmp	r5, r4
 801742e:	d003      	beq.n	8017438 <__mcmp+0x2c>
 8017430:	d305      	bcc.n	801743e <__mcmp+0x32>
 8017432:	2201      	movs	r2, #1
 8017434:	4610      	mov	r0, r2
 8017436:	bd30      	pop	{r4, r5, pc}
 8017438:	4283      	cmp	r3, r0
 801743a:	d3f3      	bcc.n	8017424 <__mcmp+0x18>
 801743c:	e7fa      	b.n	8017434 <__mcmp+0x28>
 801743e:	f04f 32ff 	mov.w	r2, #4294967295
 8017442:	e7f7      	b.n	8017434 <__mcmp+0x28>

08017444 <__mdiff>:
 8017444:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017448:	460c      	mov	r4, r1
 801744a:	4606      	mov	r6, r0
 801744c:	4611      	mov	r1, r2
 801744e:	4620      	mov	r0, r4
 8017450:	4617      	mov	r7, r2
 8017452:	f7ff ffdb 	bl	801740c <__mcmp>
 8017456:	1e05      	subs	r5, r0, #0
 8017458:	d110      	bne.n	801747c <__mdiff+0x38>
 801745a:	4629      	mov	r1, r5
 801745c:	4630      	mov	r0, r6
 801745e:	f7ff fd57 	bl	8016f10 <_Balloc>
 8017462:	b930      	cbnz	r0, 8017472 <__mdiff+0x2e>
 8017464:	4b39      	ldr	r3, [pc, #228]	; (801754c <__mdiff+0x108>)
 8017466:	4602      	mov	r2, r0
 8017468:	f240 2132 	movw	r1, #562	; 0x232
 801746c:	4838      	ldr	r0, [pc, #224]	; (8017550 <__mdiff+0x10c>)
 801746e:	f7fe fe13 	bl	8016098 <__assert_func>
 8017472:	2301      	movs	r3, #1
 8017474:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8017478:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801747c:	bfa4      	itt	ge
 801747e:	463b      	movge	r3, r7
 8017480:	4627      	movge	r7, r4
 8017482:	4630      	mov	r0, r6
 8017484:	6879      	ldr	r1, [r7, #4]
 8017486:	bfa6      	itte	ge
 8017488:	461c      	movge	r4, r3
 801748a:	2500      	movge	r5, #0
 801748c:	2501      	movlt	r5, #1
 801748e:	f7ff fd3f 	bl	8016f10 <_Balloc>
 8017492:	b920      	cbnz	r0, 801749e <__mdiff+0x5a>
 8017494:	4b2d      	ldr	r3, [pc, #180]	; (801754c <__mdiff+0x108>)
 8017496:	4602      	mov	r2, r0
 8017498:	f44f 7110 	mov.w	r1, #576	; 0x240
 801749c:	e7e6      	b.n	801746c <__mdiff+0x28>
 801749e:	693e      	ldr	r6, [r7, #16]
 80174a0:	60c5      	str	r5, [r0, #12]
 80174a2:	6925      	ldr	r5, [r4, #16]
 80174a4:	f107 0114 	add.w	r1, r7, #20
 80174a8:	f104 0914 	add.w	r9, r4, #20
 80174ac:	f100 0e14 	add.w	lr, r0, #20
 80174b0:	f107 0210 	add.w	r2, r7, #16
 80174b4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80174b8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80174bc:	46f2      	mov	sl, lr
 80174be:	2700      	movs	r7, #0
 80174c0:	f859 3b04 	ldr.w	r3, [r9], #4
 80174c4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80174c8:	fa1f f883 	uxth.w	r8, r3
 80174cc:	fa17 f78b 	uxtah	r7, r7, fp
 80174d0:	0c1b      	lsrs	r3, r3, #16
 80174d2:	eba7 0808 	sub.w	r8, r7, r8
 80174d6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80174da:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80174de:	fa1f f888 	uxth.w	r8, r8
 80174e2:	141f      	asrs	r7, r3, #16
 80174e4:	454d      	cmp	r5, r9
 80174e6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80174ea:	f84a 3b04 	str.w	r3, [sl], #4
 80174ee:	d8e7      	bhi.n	80174c0 <__mdiff+0x7c>
 80174f0:	1b2b      	subs	r3, r5, r4
 80174f2:	3b15      	subs	r3, #21
 80174f4:	f023 0303 	bic.w	r3, r3, #3
 80174f8:	3304      	adds	r3, #4
 80174fa:	3415      	adds	r4, #21
 80174fc:	42a5      	cmp	r5, r4
 80174fe:	bf38      	it	cc
 8017500:	2304      	movcc	r3, #4
 8017502:	4419      	add	r1, r3
 8017504:	4473      	add	r3, lr
 8017506:	469e      	mov	lr, r3
 8017508:	460d      	mov	r5, r1
 801750a:	4565      	cmp	r5, ip
 801750c:	d30e      	bcc.n	801752c <__mdiff+0xe8>
 801750e:	f10c 0203 	add.w	r2, ip, #3
 8017512:	1a52      	subs	r2, r2, r1
 8017514:	f022 0203 	bic.w	r2, r2, #3
 8017518:	3903      	subs	r1, #3
 801751a:	458c      	cmp	ip, r1
 801751c:	bf38      	it	cc
 801751e:	2200      	movcc	r2, #0
 8017520:	441a      	add	r2, r3
 8017522:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8017526:	b17b      	cbz	r3, 8017548 <__mdiff+0x104>
 8017528:	6106      	str	r6, [r0, #16]
 801752a:	e7a5      	b.n	8017478 <__mdiff+0x34>
 801752c:	f855 8b04 	ldr.w	r8, [r5], #4
 8017530:	fa17 f488 	uxtah	r4, r7, r8
 8017534:	1422      	asrs	r2, r4, #16
 8017536:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801753a:	b2a4      	uxth	r4, r4
 801753c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8017540:	f84e 4b04 	str.w	r4, [lr], #4
 8017544:	1417      	asrs	r7, r2, #16
 8017546:	e7e0      	b.n	801750a <__mdiff+0xc6>
 8017548:	3e01      	subs	r6, #1
 801754a:	e7ea      	b.n	8017522 <__mdiff+0xde>
 801754c:	080237e5 	.word	0x080237e5
 8017550:	080237f6 	.word	0x080237f6

08017554 <__d2b>:
 8017554:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8017558:	4689      	mov	r9, r1
 801755a:	2101      	movs	r1, #1
 801755c:	ec57 6b10 	vmov	r6, r7, d0
 8017560:	4690      	mov	r8, r2
 8017562:	f7ff fcd5 	bl	8016f10 <_Balloc>
 8017566:	4604      	mov	r4, r0
 8017568:	b930      	cbnz	r0, 8017578 <__d2b+0x24>
 801756a:	4602      	mov	r2, r0
 801756c:	4b25      	ldr	r3, [pc, #148]	; (8017604 <__d2b+0xb0>)
 801756e:	4826      	ldr	r0, [pc, #152]	; (8017608 <__d2b+0xb4>)
 8017570:	f240 310a 	movw	r1, #778	; 0x30a
 8017574:	f7fe fd90 	bl	8016098 <__assert_func>
 8017578:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801757c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8017580:	bb35      	cbnz	r5, 80175d0 <__d2b+0x7c>
 8017582:	2e00      	cmp	r6, #0
 8017584:	9301      	str	r3, [sp, #4]
 8017586:	d028      	beq.n	80175da <__d2b+0x86>
 8017588:	4668      	mov	r0, sp
 801758a:	9600      	str	r6, [sp, #0]
 801758c:	f7ff fd8c 	bl	80170a8 <__lo0bits>
 8017590:	9900      	ldr	r1, [sp, #0]
 8017592:	b300      	cbz	r0, 80175d6 <__d2b+0x82>
 8017594:	9a01      	ldr	r2, [sp, #4]
 8017596:	f1c0 0320 	rsb	r3, r0, #32
 801759a:	fa02 f303 	lsl.w	r3, r2, r3
 801759e:	430b      	orrs	r3, r1
 80175a0:	40c2      	lsrs	r2, r0
 80175a2:	6163      	str	r3, [r4, #20]
 80175a4:	9201      	str	r2, [sp, #4]
 80175a6:	9b01      	ldr	r3, [sp, #4]
 80175a8:	61a3      	str	r3, [r4, #24]
 80175aa:	2b00      	cmp	r3, #0
 80175ac:	bf14      	ite	ne
 80175ae:	2202      	movne	r2, #2
 80175b0:	2201      	moveq	r2, #1
 80175b2:	6122      	str	r2, [r4, #16]
 80175b4:	b1d5      	cbz	r5, 80175ec <__d2b+0x98>
 80175b6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80175ba:	4405      	add	r5, r0
 80175bc:	f8c9 5000 	str.w	r5, [r9]
 80175c0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80175c4:	f8c8 0000 	str.w	r0, [r8]
 80175c8:	4620      	mov	r0, r4
 80175ca:	b003      	add	sp, #12
 80175cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80175d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80175d4:	e7d5      	b.n	8017582 <__d2b+0x2e>
 80175d6:	6161      	str	r1, [r4, #20]
 80175d8:	e7e5      	b.n	80175a6 <__d2b+0x52>
 80175da:	a801      	add	r0, sp, #4
 80175dc:	f7ff fd64 	bl	80170a8 <__lo0bits>
 80175e0:	9b01      	ldr	r3, [sp, #4]
 80175e2:	6163      	str	r3, [r4, #20]
 80175e4:	2201      	movs	r2, #1
 80175e6:	6122      	str	r2, [r4, #16]
 80175e8:	3020      	adds	r0, #32
 80175ea:	e7e3      	b.n	80175b4 <__d2b+0x60>
 80175ec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80175f0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80175f4:	f8c9 0000 	str.w	r0, [r9]
 80175f8:	6918      	ldr	r0, [r3, #16]
 80175fa:	f7ff fd35 	bl	8017068 <__hi0bits>
 80175fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8017602:	e7df      	b.n	80175c4 <__d2b+0x70>
 8017604:	080237e5 	.word	0x080237e5
 8017608:	080237f6 	.word	0x080237f6

0801760c <_calloc_r>:
 801760c:	b513      	push	{r0, r1, r4, lr}
 801760e:	434a      	muls	r2, r1
 8017610:	4611      	mov	r1, r2
 8017612:	9201      	str	r2, [sp, #4]
 8017614:	f7fd feb0 	bl	8015378 <_malloc_r>
 8017618:	4604      	mov	r4, r0
 801761a:	b118      	cbz	r0, 8017624 <_calloc_r+0x18>
 801761c:	9a01      	ldr	r2, [sp, #4]
 801761e:	2100      	movs	r1, #0
 8017620:	f7fd fea1 	bl	8015366 <memset>
 8017624:	4620      	mov	r0, r4
 8017626:	b002      	add	sp, #8
 8017628:	bd10      	pop	{r4, pc}
	...

0801762c <_free_r>:
 801762c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801762e:	2900      	cmp	r1, #0
 8017630:	d048      	beq.n	80176c4 <_free_r+0x98>
 8017632:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017636:	9001      	str	r0, [sp, #4]
 8017638:	2b00      	cmp	r3, #0
 801763a:	f1a1 0404 	sub.w	r4, r1, #4
 801763e:	bfb8      	it	lt
 8017640:	18e4      	addlt	r4, r4, r3
 8017642:	f7ff fc59 	bl	8016ef8 <__malloc_lock>
 8017646:	4a20      	ldr	r2, [pc, #128]	; (80176c8 <_free_r+0x9c>)
 8017648:	9801      	ldr	r0, [sp, #4]
 801764a:	6813      	ldr	r3, [r2, #0]
 801764c:	4615      	mov	r5, r2
 801764e:	b933      	cbnz	r3, 801765e <_free_r+0x32>
 8017650:	6063      	str	r3, [r4, #4]
 8017652:	6014      	str	r4, [r2, #0]
 8017654:	b003      	add	sp, #12
 8017656:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801765a:	f7ff bc53 	b.w	8016f04 <__malloc_unlock>
 801765e:	42a3      	cmp	r3, r4
 8017660:	d90b      	bls.n	801767a <_free_r+0x4e>
 8017662:	6821      	ldr	r1, [r4, #0]
 8017664:	1862      	adds	r2, r4, r1
 8017666:	4293      	cmp	r3, r2
 8017668:	bf04      	itt	eq
 801766a:	681a      	ldreq	r2, [r3, #0]
 801766c:	685b      	ldreq	r3, [r3, #4]
 801766e:	6063      	str	r3, [r4, #4]
 8017670:	bf04      	itt	eq
 8017672:	1852      	addeq	r2, r2, r1
 8017674:	6022      	streq	r2, [r4, #0]
 8017676:	602c      	str	r4, [r5, #0]
 8017678:	e7ec      	b.n	8017654 <_free_r+0x28>
 801767a:	461a      	mov	r2, r3
 801767c:	685b      	ldr	r3, [r3, #4]
 801767e:	b10b      	cbz	r3, 8017684 <_free_r+0x58>
 8017680:	42a3      	cmp	r3, r4
 8017682:	d9fa      	bls.n	801767a <_free_r+0x4e>
 8017684:	6811      	ldr	r1, [r2, #0]
 8017686:	1855      	adds	r5, r2, r1
 8017688:	42a5      	cmp	r5, r4
 801768a:	d10b      	bne.n	80176a4 <_free_r+0x78>
 801768c:	6824      	ldr	r4, [r4, #0]
 801768e:	4421      	add	r1, r4
 8017690:	1854      	adds	r4, r2, r1
 8017692:	42a3      	cmp	r3, r4
 8017694:	6011      	str	r1, [r2, #0]
 8017696:	d1dd      	bne.n	8017654 <_free_r+0x28>
 8017698:	681c      	ldr	r4, [r3, #0]
 801769a:	685b      	ldr	r3, [r3, #4]
 801769c:	6053      	str	r3, [r2, #4]
 801769e:	4421      	add	r1, r4
 80176a0:	6011      	str	r1, [r2, #0]
 80176a2:	e7d7      	b.n	8017654 <_free_r+0x28>
 80176a4:	d902      	bls.n	80176ac <_free_r+0x80>
 80176a6:	230c      	movs	r3, #12
 80176a8:	6003      	str	r3, [r0, #0]
 80176aa:	e7d3      	b.n	8017654 <_free_r+0x28>
 80176ac:	6825      	ldr	r5, [r4, #0]
 80176ae:	1961      	adds	r1, r4, r5
 80176b0:	428b      	cmp	r3, r1
 80176b2:	bf04      	itt	eq
 80176b4:	6819      	ldreq	r1, [r3, #0]
 80176b6:	685b      	ldreq	r3, [r3, #4]
 80176b8:	6063      	str	r3, [r4, #4]
 80176ba:	bf04      	itt	eq
 80176bc:	1949      	addeq	r1, r1, r5
 80176be:	6021      	streq	r1, [r4, #0]
 80176c0:	6054      	str	r4, [r2, #4]
 80176c2:	e7c7      	b.n	8017654 <_free_r+0x28>
 80176c4:	b003      	add	sp, #12
 80176c6:	bd30      	pop	{r4, r5, pc}
 80176c8:	24004b84 	.word	0x24004b84

080176cc <__ssputs_r>:
 80176cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80176d0:	688e      	ldr	r6, [r1, #8]
 80176d2:	429e      	cmp	r6, r3
 80176d4:	4682      	mov	sl, r0
 80176d6:	460c      	mov	r4, r1
 80176d8:	4690      	mov	r8, r2
 80176da:	461f      	mov	r7, r3
 80176dc:	d838      	bhi.n	8017750 <__ssputs_r+0x84>
 80176de:	898a      	ldrh	r2, [r1, #12]
 80176e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80176e4:	d032      	beq.n	801774c <__ssputs_r+0x80>
 80176e6:	6825      	ldr	r5, [r4, #0]
 80176e8:	6909      	ldr	r1, [r1, #16]
 80176ea:	eba5 0901 	sub.w	r9, r5, r1
 80176ee:	6965      	ldr	r5, [r4, #20]
 80176f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80176f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80176f8:	3301      	adds	r3, #1
 80176fa:	444b      	add	r3, r9
 80176fc:	106d      	asrs	r5, r5, #1
 80176fe:	429d      	cmp	r5, r3
 8017700:	bf38      	it	cc
 8017702:	461d      	movcc	r5, r3
 8017704:	0553      	lsls	r3, r2, #21
 8017706:	d531      	bpl.n	801776c <__ssputs_r+0xa0>
 8017708:	4629      	mov	r1, r5
 801770a:	f7fd fe35 	bl	8015378 <_malloc_r>
 801770e:	4606      	mov	r6, r0
 8017710:	b950      	cbnz	r0, 8017728 <__ssputs_r+0x5c>
 8017712:	230c      	movs	r3, #12
 8017714:	f8ca 3000 	str.w	r3, [sl]
 8017718:	89a3      	ldrh	r3, [r4, #12]
 801771a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801771e:	81a3      	strh	r3, [r4, #12]
 8017720:	f04f 30ff 	mov.w	r0, #4294967295
 8017724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017728:	6921      	ldr	r1, [r4, #16]
 801772a:	464a      	mov	r2, r9
 801772c:	f7fd fe0d 	bl	801534a <memcpy>
 8017730:	89a3      	ldrh	r3, [r4, #12]
 8017732:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8017736:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801773a:	81a3      	strh	r3, [r4, #12]
 801773c:	6126      	str	r6, [r4, #16]
 801773e:	6165      	str	r5, [r4, #20]
 8017740:	444e      	add	r6, r9
 8017742:	eba5 0509 	sub.w	r5, r5, r9
 8017746:	6026      	str	r6, [r4, #0]
 8017748:	60a5      	str	r5, [r4, #8]
 801774a:	463e      	mov	r6, r7
 801774c:	42be      	cmp	r6, r7
 801774e:	d900      	bls.n	8017752 <__ssputs_r+0x86>
 8017750:	463e      	mov	r6, r7
 8017752:	4632      	mov	r2, r6
 8017754:	6820      	ldr	r0, [r4, #0]
 8017756:	4641      	mov	r1, r8
 8017758:	f000 fbbe 	bl	8017ed8 <memmove>
 801775c:	68a3      	ldr	r3, [r4, #8]
 801775e:	6822      	ldr	r2, [r4, #0]
 8017760:	1b9b      	subs	r3, r3, r6
 8017762:	4432      	add	r2, r6
 8017764:	60a3      	str	r3, [r4, #8]
 8017766:	6022      	str	r2, [r4, #0]
 8017768:	2000      	movs	r0, #0
 801776a:	e7db      	b.n	8017724 <__ssputs_r+0x58>
 801776c:	462a      	mov	r2, r5
 801776e:	f000 fbcd 	bl	8017f0c <_realloc_r>
 8017772:	4606      	mov	r6, r0
 8017774:	2800      	cmp	r0, #0
 8017776:	d1e1      	bne.n	801773c <__ssputs_r+0x70>
 8017778:	6921      	ldr	r1, [r4, #16]
 801777a:	4650      	mov	r0, sl
 801777c:	f7ff ff56 	bl	801762c <_free_r>
 8017780:	e7c7      	b.n	8017712 <__ssputs_r+0x46>
	...

08017784 <_svfiprintf_r>:
 8017784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017788:	4698      	mov	r8, r3
 801778a:	898b      	ldrh	r3, [r1, #12]
 801778c:	061b      	lsls	r3, r3, #24
 801778e:	b09d      	sub	sp, #116	; 0x74
 8017790:	4607      	mov	r7, r0
 8017792:	460d      	mov	r5, r1
 8017794:	4614      	mov	r4, r2
 8017796:	d50e      	bpl.n	80177b6 <_svfiprintf_r+0x32>
 8017798:	690b      	ldr	r3, [r1, #16]
 801779a:	b963      	cbnz	r3, 80177b6 <_svfiprintf_r+0x32>
 801779c:	2140      	movs	r1, #64	; 0x40
 801779e:	f7fd fdeb 	bl	8015378 <_malloc_r>
 80177a2:	6028      	str	r0, [r5, #0]
 80177a4:	6128      	str	r0, [r5, #16]
 80177a6:	b920      	cbnz	r0, 80177b2 <_svfiprintf_r+0x2e>
 80177a8:	230c      	movs	r3, #12
 80177aa:	603b      	str	r3, [r7, #0]
 80177ac:	f04f 30ff 	mov.w	r0, #4294967295
 80177b0:	e0d1      	b.n	8017956 <_svfiprintf_r+0x1d2>
 80177b2:	2340      	movs	r3, #64	; 0x40
 80177b4:	616b      	str	r3, [r5, #20]
 80177b6:	2300      	movs	r3, #0
 80177b8:	9309      	str	r3, [sp, #36]	; 0x24
 80177ba:	2320      	movs	r3, #32
 80177bc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80177c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80177c4:	2330      	movs	r3, #48	; 0x30
 80177c6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8017970 <_svfiprintf_r+0x1ec>
 80177ca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80177ce:	f04f 0901 	mov.w	r9, #1
 80177d2:	4623      	mov	r3, r4
 80177d4:	469a      	mov	sl, r3
 80177d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80177da:	b10a      	cbz	r2, 80177e0 <_svfiprintf_r+0x5c>
 80177dc:	2a25      	cmp	r2, #37	; 0x25
 80177de:	d1f9      	bne.n	80177d4 <_svfiprintf_r+0x50>
 80177e0:	ebba 0b04 	subs.w	fp, sl, r4
 80177e4:	d00b      	beq.n	80177fe <_svfiprintf_r+0x7a>
 80177e6:	465b      	mov	r3, fp
 80177e8:	4622      	mov	r2, r4
 80177ea:	4629      	mov	r1, r5
 80177ec:	4638      	mov	r0, r7
 80177ee:	f7ff ff6d 	bl	80176cc <__ssputs_r>
 80177f2:	3001      	adds	r0, #1
 80177f4:	f000 80aa 	beq.w	801794c <_svfiprintf_r+0x1c8>
 80177f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80177fa:	445a      	add	r2, fp
 80177fc:	9209      	str	r2, [sp, #36]	; 0x24
 80177fe:	f89a 3000 	ldrb.w	r3, [sl]
 8017802:	2b00      	cmp	r3, #0
 8017804:	f000 80a2 	beq.w	801794c <_svfiprintf_r+0x1c8>
 8017808:	2300      	movs	r3, #0
 801780a:	f04f 32ff 	mov.w	r2, #4294967295
 801780e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017812:	f10a 0a01 	add.w	sl, sl, #1
 8017816:	9304      	str	r3, [sp, #16]
 8017818:	9307      	str	r3, [sp, #28]
 801781a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801781e:	931a      	str	r3, [sp, #104]	; 0x68
 8017820:	4654      	mov	r4, sl
 8017822:	2205      	movs	r2, #5
 8017824:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017828:	4851      	ldr	r0, [pc, #324]	; (8017970 <_svfiprintf_r+0x1ec>)
 801782a:	f7e8 fd61 	bl	80002f0 <memchr>
 801782e:	9a04      	ldr	r2, [sp, #16]
 8017830:	b9d8      	cbnz	r0, 801786a <_svfiprintf_r+0xe6>
 8017832:	06d0      	lsls	r0, r2, #27
 8017834:	bf44      	itt	mi
 8017836:	2320      	movmi	r3, #32
 8017838:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801783c:	0711      	lsls	r1, r2, #28
 801783e:	bf44      	itt	mi
 8017840:	232b      	movmi	r3, #43	; 0x2b
 8017842:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017846:	f89a 3000 	ldrb.w	r3, [sl]
 801784a:	2b2a      	cmp	r3, #42	; 0x2a
 801784c:	d015      	beq.n	801787a <_svfiprintf_r+0xf6>
 801784e:	9a07      	ldr	r2, [sp, #28]
 8017850:	4654      	mov	r4, sl
 8017852:	2000      	movs	r0, #0
 8017854:	f04f 0c0a 	mov.w	ip, #10
 8017858:	4621      	mov	r1, r4
 801785a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801785e:	3b30      	subs	r3, #48	; 0x30
 8017860:	2b09      	cmp	r3, #9
 8017862:	d94e      	bls.n	8017902 <_svfiprintf_r+0x17e>
 8017864:	b1b0      	cbz	r0, 8017894 <_svfiprintf_r+0x110>
 8017866:	9207      	str	r2, [sp, #28]
 8017868:	e014      	b.n	8017894 <_svfiprintf_r+0x110>
 801786a:	eba0 0308 	sub.w	r3, r0, r8
 801786e:	fa09 f303 	lsl.w	r3, r9, r3
 8017872:	4313      	orrs	r3, r2
 8017874:	9304      	str	r3, [sp, #16]
 8017876:	46a2      	mov	sl, r4
 8017878:	e7d2      	b.n	8017820 <_svfiprintf_r+0x9c>
 801787a:	9b03      	ldr	r3, [sp, #12]
 801787c:	1d19      	adds	r1, r3, #4
 801787e:	681b      	ldr	r3, [r3, #0]
 8017880:	9103      	str	r1, [sp, #12]
 8017882:	2b00      	cmp	r3, #0
 8017884:	bfbb      	ittet	lt
 8017886:	425b      	neglt	r3, r3
 8017888:	f042 0202 	orrlt.w	r2, r2, #2
 801788c:	9307      	strge	r3, [sp, #28]
 801788e:	9307      	strlt	r3, [sp, #28]
 8017890:	bfb8      	it	lt
 8017892:	9204      	strlt	r2, [sp, #16]
 8017894:	7823      	ldrb	r3, [r4, #0]
 8017896:	2b2e      	cmp	r3, #46	; 0x2e
 8017898:	d10c      	bne.n	80178b4 <_svfiprintf_r+0x130>
 801789a:	7863      	ldrb	r3, [r4, #1]
 801789c:	2b2a      	cmp	r3, #42	; 0x2a
 801789e:	d135      	bne.n	801790c <_svfiprintf_r+0x188>
 80178a0:	9b03      	ldr	r3, [sp, #12]
 80178a2:	1d1a      	adds	r2, r3, #4
 80178a4:	681b      	ldr	r3, [r3, #0]
 80178a6:	9203      	str	r2, [sp, #12]
 80178a8:	2b00      	cmp	r3, #0
 80178aa:	bfb8      	it	lt
 80178ac:	f04f 33ff 	movlt.w	r3, #4294967295
 80178b0:	3402      	adds	r4, #2
 80178b2:	9305      	str	r3, [sp, #20]
 80178b4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8017980 <_svfiprintf_r+0x1fc>
 80178b8:	7821      	ldrb	r1, [r4, #0]
 80178ba:	2203      	movs	r2, #3
 80178bc:	4650      	mov	r0, sl
 80178be:	f7e8 fd17 	bl	80002f0 <memchr>
 80178c2:	b140      	cbz	r0, 80178d6 <_svfiprintf_r+0x152>
 80178c4:	2340      	movs	r3, #64	; 0x40
 80178c6:	eba0 000a 	sub.w	r0, r0, sl
 80178ca:	fa03 f000 	lsl.w	r0, r3, r0
 80178ce:	9b04      	ldr	r3, [sp, #16]
 80178d0:	4303      	orrs	r3, r0
 80178d2:	3401      	adds	r4, #1
 80178d4:	9304      	str	r3, [sp, #16]
 80178d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80178da:	4826      	ldr	r0, [pc, #152]	; (8017974 <_svfiprintf_r+0x1f0>)
 80178dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80178e0:	2206      	movs	r2, #6
 80178e2:	f7e8 fd05 	bl	80002f0 <memchr>
 80178e6:	2800      	cmp	r0, #0
 80178e8:	d038      	beq.n	801795c <_svfiprintf_r+0x1d8>
 80178ea:	4b23      	ldr	r3, [pc, #140]	; (8017978 <_svfiprintf_r+0x1f4>)
 80178ec:	bb1b      	cbnz	r3, 8017936 <_svfiprintf_r+0x1b2>
 80178ee:	9b03      	ldr	r3, [sp, #12]
 80178f0:	3307      	adds	r3, #7
 80178f2:	f023 0307 	bic.w	r3, r3, #7
 80178f6:	3308      	adds	r3, #8
 80178f8:	9303      	str	r3, [sp, #12]
 80178fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80178fc:	4433      	add	r3, r6
 80178fe:	9309      	str	r3, [sp, #36]	; 0x24
 8017900:	e767      	b.n	80177d2 <_svfiprintf_r+0x4e>
 8017902:	fb0c 3202 	mla	r2, ip, r2, r3
 8017906:	460c      	mov	r4, r1
 8017908:	2001      	movs	r0, #1
 801790a:	e7a5      	b.n	8017858 <_svfiprintf_r+0xd4>
 801790c:	2300      	movs	r3, #0
 801790e:	3401      	adds	r4, #1
 8017910:	9305      	str	r3, [sp, #20]
 8017912:	4619      	mov	r1, r3
 8017914:	f04f 0c0a 	mov.w	ip, #10
 8017918:	4620      	mov	r0, r4
 801791a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801791e:	3a30      	subs	r2, #48	; 0x30
 8017920:	2a09      	cmp	r2, #9
 8017922:	d903      	bls.n	801792c <_svfiprintf_r+0x1a8>
 8017924:	2b00      	cmp	r3, #0
 8017926:	d0c5      	beq.n	80178b4 <_svfiprintf_r+0x130>
 8017928:	9105      	str	r1, [sp, #20]
 801792a:	e7c3      	b.n	80178b4 <_svfiprintf_r+0x130>
 801792c:	fb0c 2101 	mla	r1, ip, r1, r2
 8017930:	4604      	mov	r4, r0
 8017932:	2301      	movs	r3, #1
 8017934:	e7f0      	b.n	8017918 <_svfiprintf_r+0x194>
 8017936:	ab03      	add	r3, sp, #12
 8017938:	9300      	str	r3, [sp, #0]
 801793a:	462a      	mov	r2, r5
 801793c:	4b0f      	ldr	r3, [pc, #60]	; (801797c <_svfiprintf_r+0x1f8>)
 801793e:	a904      	add	r1, sp, #16
 8017940:	4638      	mov	r0, r7
 8017942:	f7fd fe05 	bl	8015550 <_printf_float>
 8017946:	1c42      	adds	r2, r0, #1
 8017948:	4606      	mov	r6, r0
 801794a:	d1d6      	bne.n	80178fa <_svfiprintf_r+0x176>
 801794c:	89ab      	ldrh	r3, [r5, #12]
 801794e:	065b      	lsls	r3, r3, #25
 8017950:	f53f af2c 	bmi.w	80177ac <_svfiprintf_r+0x28>
 8017954:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017956:	b01d      	add	sp, #116	; 0x74
 8017958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801795c:	ab03      	add	r3, sp, #12
 801795e:	9300      	str	r3, [sp, #0]
 8017960:	462a      	mov	r2, r5
 8017962:	4b06      	ldr	r3, [pc, #24]	; (801797c <_svfiprintf_r+0x1f8>)
 8017964:	a904      	add	r1, sp, #16
 8017966:	4638      	mov	r0, r7
 8017968:	f7fe f87e 	bl	8015a68 <_printf_i>
 801796c:	e7eb      	b.n	8017946 <_svfiprintf_r+0x1c2>
 801796e:	bf00      	nop
 8017970:	08023954 	.word	0x08023954
 8017974:	0802395e 	.word	0x0802395e
 8017978:	08015551 	.word	0x08015551
 801797c:	080176cd 	.word	0x080176cd
 8017980:	0802395a 	.word	0x0802395a

08017984 <__sfputc_r>:
 8017984:	6893      	ldr	r3, [r2, #8]
 8017986:	3b01      	subs	r3, #1
 8017988:	2b00      	cmp	r3, #0
 801798a:	b410      	push	{r4}
 801798c:	6093      	str	r3, [r2, #8]
 801798e:	da08      	bge.n	80179a2 <__sfputc_r+0x1e>
 8017990:	6994      	ldr	r4, [r2, #24]
 8017992:	42a3      	cmp	r3, r4
 8017994:	db01      	blt.n	801799a <__sfputc_r+0x16>
 8017996:	290a      	cmp	r1, #10
 8017998:	d103      	bne.n	80179a2 <__sfputc_r+0x1e>
 801799a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801799e:	f000 b95d 	b.w	8017c5c <__swbuf_r>
 80179a2:	6813      	ldr	r3, [r2, #0]
 80179a4:	1c58      	adds	r0, r3, #1
 80179a6:	6010      	str	r0, [r2, #0]
 80179a8:	7019      	strb	r1, [r3, #0]
 80179aa:	4608      	mov	r0, r1
 80179ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80179b0:	4770      	bx	lr

080179b2 <__sfputs_r>:
 80179b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80179b4:	4606      	mov	r6, r0
 80179b6:	460f      	mov	r7, r1
 80179b8:	4614      	mov	r4, r2
 80179ba:	18d5      	adds	r5, r2, r3
 80179bc:	42ac      	cmp	r4, r5
 80179be:	d101      	bne.n	80179c4 <__sfputs_r+0x12>
 80179c0:	2000      	movs	r0, #0
 80179c2:	e007      	b.n	80179d4 <__sfputs_r+0x22>
 80179c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80179c8:	463a      	mov	r2, r7
 80179ca:	4630      	mov	r0, r6
 80179cc:	f7ff ffda 	bl	8017984 <__sfputc_r>
 80179d0:	1c43      	adds	r3, r0, #1
 80179d2:	d1f3      	bne.n	80179bc <__sfputs_r+0xa>
 80179d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080179d8 <_vfiprintf_r>:
 80179d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80179dc:	460d      	mov	r5, r1
 80179de:	b09d      	sub	sp, #116	; 0x74
 80179e0:	4614      	mov	r4, r2
 80179e2:	4698      	mov	r8, r3
 80179e4:	4606      	mov	r6, r0
 80179e6:	b118      	cbz	r0, 80179f0 <_vfiprintf_r+0x18>
 80179e8:	6983      	ldr	r3, [r0, #24]
 80179ea:	b90b      	cbnz	r3, 80179f0 <_vfiprintf_r+0x18>
 80179ec:	f7fd fbe8 	bl	80151c0 <__sinit>
 80179f0:	4b89      	ldr	r3, [pc, #548]	; (8017c18 <_vfiprintf_r+0x240>)
 80179f2:	429d      	cmp	r5, r3
 80179f4:	d11b      	bne.n	8017a2e <_vfiprintf_r+0x56>
 80179f6:	6875      	ldr	r5, [r6, #4]
 80179f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80179fa:	07d9      	lsls	r1, r3, #31
 80179fc:	d405      	bmi.n	8017a0a <_vfiprintf_r+0x32>
 80179fe:	89ab      	ldrh	r3, [r5, #12]
 8017a00:	059a      	lsls	r2, r3, #22
 8017a02:	d402      	bmi.n	8017a0a <_vfiprintf_r+0x32>
 8017a04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017a06:	f7fd fc9e 	bl	8015346 <__retarget_lock_acquire_recursive>
 8017a0a:	89ab      	ldrh	r3, [r5, #12]
 8017a0c:	071b      	lsls	r3, r3, #28
 8017a0e:	d501      	bpl.n	8017a14 <_vfiprintf_r+0x3c>
 8017a10:	692b      	ldr	r3, [r5, #16]
 8017a12:	b9eb      	cbnz	r3, 8017a50 <_vfiprintf_r+0x78>
 8017a14:	4629      	mov	r1, r5
 8017a16:	4630      	mov	r0, r6
 8017a18:	f000 f972 	bl	8017d00 <__swsetup_r>
 8017a1c:	b1c0      	cbz	r0, 8017a50 <_vfiprintf_r+0x78>
 8017a1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017a20:	07dc      	lsls	r4, r3, #31
 8017a22:	d50e      	bpl.n	8017a42 <_vfiprintf_r+0x6a>
 8017a24:	f04f 30ff 	mov.w	r0, #4294967295
 8017a28:	b01d      	add	sp, #116	; 0x74
 8017a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017a2e:	4b7b      	ldr	r3, [pc, #492]	; (8017c1c <_vfiprintf_r+0x244>)
 8017a30:	429d      	cmp	r5, r3
 8017a32:	d101      	bne.n	8017a38 <_vfiprintf_r+0x60>
 8017a34:	68b5      	ldr	r5, [r6, #8]
 8017a36:	e7df      	b.n	80179f8 <_vfiprintf_r+0x20>
 8017a38:	4b79      	ldr	r3, [pc, #484]	; (8017c20 <_vfiprintf_r+0x248>)
 8017a3a:	429d      	cmp	r5, r3
 8017a3c:	bf08      	it	eq
 8017a3e:	68f5      	ldreq	r5, [r6, #12]
 8017a40:	e7da      	b.n	80179f8 <_vfiprintf_r+0x20>
 8017a42:	89ab      	ldrh	r3, [r5, #12]
 8017a44:	0598      	lsls	r0, r3, #22
 8017a46:	d4ed      	bmi.n	8017a24 <_vfiprintf_r+0x4c>
 8017a48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017a4a:	f7fd fc7d 	bl	8015348 <__retarget_lock_release_recursive>
 8017a4e:	e7e9      	b.n	8017a24 <_vfiprintf_r+0x4c>
 8017a50:	2300      	movs	r3, #0
 8017a52:	9309      	str	r3, [sp, #36]	; 0x24
 8017a54:	2320      	movs	r3, #32
 8017a56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017a5a:	f8cd 800c 	str.w	r8, [sp, #12]
 8017a5e:	2330      	movs	r3, #48	; 0x30
 8017a60:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8017c24 <_vfiprintf_r+0x24c>
 8017a64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017a68:	f04f 0901 	mov.w	r9, #1
 8017a6c:	4623      	mov	r3, r4
 8017a6e:	469a      	mov	sl, r3
 8017a70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017a74:	b10a      	cbz	r2, 8017a7a <_vfiprintf_r+0xa2>
 8017a76:	2a25      	cmp	r2, #37	; 0x25
 8017a78:	d1f9      	bne.n	8017a6e <_vfiprintf_r+0x96>
 8017a7a:	ebba 0b04 	subs.w	fp, sl, r4
 8017a7e:	d00b      	beq.n	8017a98 <_vfiprintf_r+0xc0>
 8017a80:	465b      	mov	r3, fp
 8017a82:	4622      	mov	r2, r4
 8017a84:	4629      	mov	r1, r5
 8017a86:	4630      	mov	r0, r6
 8017a88:	f7ff ff93 	bl	80179b2 <__sfputs_r>
 8017a8c:	3001      	adds	r0, #1
 8017a8e:	f000 80aa 	beq.w	8017be6 <_vfiprintf_r+0x20e>
 8017a92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017a94:	445a      	add	r2, fp
 8017a96:	9209      	str	r2, [sp, #36]	; 0x24
 8017a98:	f89a 3000 	ldrb.w	r3, [sl]
 8017a9c:	2b00      	cmp	r3, #0
 8017a9e:	f000 80a2 	beq.w	8017be6 <_vfiprintf_r+0x20e>
 8017aa2:	2300      	movs	r3, #0
 8017aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8017aa8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017aac:	f10a 0a01 	add.w	sl, sl, #1
 8017ab0:	9304      	str	r3, [sp, #16]
 8017ab2:	9307      	str	r3, [sp, #28]
 8017ab4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017ab8:	931a      	str	r3, [sp, #104]	; 0x68
 8017aba:	4654      	mov	r4, sl
 8017abc:	2205      	movs	r2, #5
 8017abe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017ac2:	4858      	ldr	r0, [pc, #352]	; (8017c24 <_vfiprintf_r+0x24c>)
 8017ac4:	f7e8 fc14 	bl	80002f0 <memchr>
 8017ac8:	9a04      	ldr	r2, [sp, #16]
 8017aca:	b9d8      	cbnz	r0, 8017b04 <_vfiprintf_r+0x12c>
 8017acc:	06d1      	lsls	r1, r2, #27
 8017ace:	bf44      	itt	mi
 8017ad0:	2320      	movmi	r3, #32
 8017ad2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017ad6:	0713      	lsls	r3, r2, #28
 8017ad8:	bf44      	itt	mi
 8017ada:	232b      	movmi	r3, #43	; 0x2b
 8017adc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017ae0:	f89a 3000 	ldrb.w	r3, [sl]
 8017ae4:	2b2a      	cmp	r3, #42	; 0x2a
 8017ae6:	d015      	beq.n	8017b14 <_vfiprintf_r+0x13c>
 8017ae8:	9a07      	ldr	r2, [sp, #28]
 8017aea:	4654      	mov	r4, sl
 8017aec:	2000      	movs	r0, #0
 8017aee:	f04f 0c0a 	mov.w	ip, #10
 8017af2:	4621      	mov	r1, r4
 8017af4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017af8:	3b30      	subs	r3, #48	; 0x30
 8017afa:	2b09      	cmp	r3, #9
 8017afc:	d94e      	bls.n	8017b9c <_vfiprintf_r+0x1c4>
 8017afe:	b1b0      	cbz	r0, 8017b2e <_vfiprintf_r+0x156>
 8017b00:	9207      	str	r2, [sp, #28]
 8017b02:	e014      	b.n	8017b2e <_vfiprintf_r+0x156>
 8017b04:	eba0 0308 	sub.w	r3, r0, r8
 8017b08:	fa09 f303 	lsl.w	r3, r9, r3
 8017b0c:	4313      	orrs	r3, r2
 8017b0e:	9304      	str	r3, [sp, #16]
 8017b10:	46a2      	mov	sl, r4
 8017b12:	e7d2      	b.n	8017aba <_vfiprintf_r+0xe2>
 8017b14:	9b03      	ldr	r3, [sp, #12]
 8017b16:	1d19      	adds	r1, r3, #4
 8017b18:	681b      	ldr	r3, [r3, #0]
 8017b1a:	9103      	str	r1, [sp, #12]
 8017b1c:	2b00      	cmp	r3, #0
 8017b1e:	bfbb      	ittet	lt
 8017b20:	425b      	neglt	r3, r3
 8017b22:	f042 0202 	orrlt.w	r2, r2, #2
 8017b26:	9307      	strge	r3, [sp, #28]
 8017b28:	9307      	strlt	r3, [sp, #28]
 8017b2a:	bfb8      	it	lt
 8017b2c:	9204      	strlt	r2, [sp, #16]
 8017b2e:	7823      	ldrb	r3, [r4, #0]
 8017b30:	2b2e      	cmp	r3, #46	; 0x2e
 8017b32:	d10c      	bne.n	8017b4e <_vfiprintf_r+0x176>
 8017b34:	7863      	ldrb	r3, [r4, #1]
 8017b36:	2b2a      	cmp	r3, #42	; 0x2a
 8017b38:	d135      	bne.n	8017ba6 <_vfiprintf_r+0x1ce>
 8017b3a:	9b03      	ldr	r3, [sp, #12]
 8017b3c:	1d1a      	adds	r2, r3, #4
 8017b3e:	681b      	ldr	r3, [r3, #0]
 8017b40:	9203      	str	r2, [sp, #12]
 8017b42:	2b00      	cmp	r3, #0
 8017b44:	bfb8      	it	lt
 8017b46:	f04f 33ff 	movlt.w	r3, #4294967295
 8017b4a:	3402      	adds	r4, #2
 8017b4c:	9305      	str	r3, [sp, #20]
 8017b4e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8017c34 <_vfiprintf_r+0x25c>
 8017b52:	7821      	ldrb	r1, [r4, #0]
 8017b54:	2203      	movs	r2, #3
 8017b56:	4650      	mov	r0, sl
 8017b58:	f7e8 fbca 	bl	80002f0 <memchr>
 8017b5c:	b140      	cbz	r0, 8017b70 <_vfiprintf_r+0x198>
 8017b5e:	2340      	movs	r3, #64	; 0x40
 8017b60:	eba0 000a 	sub.w	r0, r0, sl
 8017b64:	fa03 f000 	lsl.w	r0, r3, r0
 8017b68:	9b04      	ldr	r3, [sp, #16]
 8017b6a:	4303      	orrs	r3, r0
 8017b6c:	3401      	adds	r4, #1
 8017b6e:	9304      	str	r3, [sp, #16]
 8017b70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017b74:	482c      	ldr	r0, [pc, #176]	; (8017c28 <_vfiprintf_r+0x250>)
 8017b76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017b7a:	2206      	movs	r2, #6
 8017b7c:	f7e8 fbb8 	bl	80002f0 <memchr>
 8017b80:	2800      	cmp	r0, #0
 8017b82:	d03f      	beq.n	8017c04 <_vfiprintf_r+0x22c>
 8017b84:	4b29      	ldr	r3, [pc, #164]	; (8017c2c <_vfiprintf_r+0x254>)
 8017b86:	bb1b      	cbnz	r3, 8017bd0 <_vfiprintf_r+0x1f8>
 8017b88:	9b03      	ldr	r3, [sp, #12]
 8017b8a:	3307      	adds	r3, #7
 8017b8c:	f023 0307 	bic.w	r3, r3, #7
 8017b90:	3308      	adds	r3, #8
 8017b92:	9303      	str	r3, [sp, #12]
 8017b94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017b96:	443b      	add	r3, r7
 8017b98:	9309      	str	r3, [sp, #36]	; 0x24
 8017b9a:	e767      	b.n	8017a6c <_vfiprintf_r+0x94>
 8017b9c:	fb0c 3202 	mla	r2, ip, r2, r3
 8017ba0:	460c      	mov	r4, r1
 8017ba2:	2001      	movs	r0, #1
 8017ba4:	e7a5      	b.n	8017af2 <_vfiprintf_r+0x11a>
 8017ba6:	2300      	movs	r3, #0
 8017ba8:	3401      	adds	r4, #1
 8017baa:	9305      	str	r3, [sp, #20]
 8017bac:	4619      	mov	r1, r3
 8017bae:	f04f 0c0a 	mov.w	ip, #10
 8017bb2:	4620      	mov	r0, r4
 8017bb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017bb8:	3a30      	subs	r2, #48	; 0x30
 8017bba:	2a09      	cmp	r2, #9
 8017bbc:	d903      	bls.n	8017bc6 <_vfiprintf_r+0x1ee>
 8017bbe:	2b00      	cmp	r3, #0
 8017bc0:	d0c5      	beq.n	8017b4e <_vfiprintf_r+0x176>
 8017bc2:	9105      	str	r1, [sp, #20]
 8017bc4:	e7c3      	b.n	8017b4e <_vfiprintf_r+0x176>
 8017bc6:	fb0c 2101 	mla	r1, ip, r1, r2
 8017bca:	4604      	mov	r4, r0
 8017bcc:	2301      	movs	r3, #1
 8017bce:	e7f0      	b.n	8017bb2 <_vfiprintf_r+0x1da>
 8017bd0:	ab03      	add	r3, sp, #12
 8017bd2:	9300      	str	r3, [sp, #0]
 8017bd4:	462a      	mov	r2, r5
 8017bd6:	4b16      	ldr	r3, [pc, #88]	; (8017c30 <_vfiprintf_r+0x258>)
 8017bd8:	a904      	add	r1, sp, #16
 8017bda:	4630      	mov	r0, r6
 8017bdc:	f7fd fcb8 	bl	8015550 <_printf_float>
 8017be0:	4607      	mov	r7, r0
 8017be2:	1c78      	adds	r0, r7, #1
 8017be4:	d1d6      	bne.n	8017b94 <_vfiprintf_r+0x1bc>
 8017be6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017be8:	07d9      	lsls	r1, r3, #31
 8017bea:	d405      	bmi.n	8017bf8 <_vfiprintf_r+0x220>
 8017bec:	89ab      	ldrh	r3, [r5, #12]
 8017bee:	059a      	lsls	r2, r3, #22
 8017bf0:	d402      	bmi.n	8017bf8 <_vfiprintf_r+0x220>
 8017bf2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017bf4:	f7fd fba8 	bl	8015348 <__retarget_lock_release_recursive>
 8017bf8:	89ab      	ldrh	r3, [r5, #12]
 8017bfa:	065b      	lsls	r3, r3, #25
 8017bfc:	f53f af12 	bmi.w	8017a24 <_vfiprintf_r+0x4c>
 8017c00:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017c02:	e711      	b.n	8017a28 <_vfiprintf_r+0x50>
 8017c04:	ab03      	add	r3, sp, #12
 8017c06:	9300      	str	r3, [sp, #0]
 8017c08:	462a      	mov	r2, r5
 8017c0a:	4b09      	ldr	r3, [pc, #36]	; (8017c30 <_vfiprintf_r+0x258>)
 8017c0c:	a904      	add	r1, sp, #16
 8017c0e:	4630      	mov	r0, r6
 8017c10:	f7fd ff2a 	bl	8015a68 <_printf_i>
 8017c14:	e7e4      	b.n	8017be0 <_vfiprintf_r+0x208>
 8017c16:	bf00      	nop
 8017c18:	0802354c 	.word	0x0802354c
 8017c1c:	0802356c 	.word	0x0802356c
 8017c20:	0802352c 	.word	0x0802352c
 8017c24:	08023954 	.word	0x08023954
 8017c28:	0802395e 	.word	0x0802395e
 8017c2c:	08015551 	.word	0x08015551
 8017c30:	080179b3 	.word	0x080179b3
 8017c34:	0802395a 	.word	0x0802395a

08017c38 <_read_r>:
 8017c38:	b538      	push	{r3, r4, r5, lr}
 8017c3a:	4d07      	ldr	r5, [pc, #28]	; (8017c58 <_read_r+0x20>)
 8017c3c:	4604      	mov	r4, r0
 8017c3e:	4608      	mov	r0, r1
 8017c40:	4611      	mov	r1, r2
 8017c42:	2200      	movs	r2, #0
 8017c44:	602a      	str	r2, [r5, #0]
 8017c46:	461a      	mov	r2, r3
 8017c48:	f7ea fbce 	bl	80023e8 <_read>
 8017c4c:	1c43      	adds	r3, r0, #1
 8017c4e:	d102      	bne.n	8017c56 <_read_r+0x1e>
 8017c50:	682b      	ldr	r3, [r5, #0]
 8017c52:	b103      	cbz	r3, 8017c56 <_read_r+0x1e>
 8017c54:	6023      	str	r3, [r4, #0]
 8017c56:	bd38      	pop	{r3, r4, r5, pc}
 8017c58:	24006ad4 	.word	0x24006ad4

08017c5c <__swbuf_r>:
 8017c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017c5e:	460e      	mov	r6, r1
 8017c60:	4614      	mov	r4, r2
 8017c62:	4605      	mov	r5, r0
 8017c64:	b118      	cbz	r0, 8017c6e <__swbuf_r+0x12>
 8017c66:	6983      	ldr	r3, [r0, #24]
 8017c68:	b90b      	cbnz	r3, 8017c6e <__swbuf_r+0x12>
 8017c6a:	f7fd faa9 	bl	80151c0 <__sinit>
 8017c6e:	4b21      	ldr	r3, [pc, #132]	; (8017cf4 <__swbuf_r+0x98>)
 8017c70:	429c      	cmp	r4, r3
 8017c72:	d12b      	bne.n	8017ccc <__swbuf_r+0x70>
 8017c74:	686c      	ldr	r4, [r5, #4]
 8017c76:	69a3      	ldr	r3, [r4, #24]
 8017c78:	60a3      	str	r3, [r4, #8]
 8017c7a:	89a3      	ldrh	r3, [r4, #12]
 8017c7c:	071a      	lsls	r2, r3, #28
 8017c7e:	d52f      	bpl.n	8017ce0 <__swbuf_r+0x84>
 8017c80:	6923      	ldr	r3, [r4, #16]
 8017c82:	b36b      	cbz	r3, 8017ce0 <__swbuf_r+0x84>
 8017c84:	6923      	ldr	r3, [r4, #16]
 8017c86:	6820      	ldr	r0, [r4, #0]
 8017c88:	1ac0      	subs	r0, r0, r3
 8017c8a:	6963      	ldr	r3, [r4, #20]
 8017c8c:	b2f6      	uxtb	r6, r6
 8017c8e:	4283      	cmp	r3, r0
 8017c90:	4637      	mov	r7, r6
 8017c92:	dc04      	bgt.n	8017c9e <__swbuf_r+0x42>
 8017c94:	4621      	mov	r1, r4
 8017c96:	4628      	mov	r0, r5
 8017c98:	f7ff f8c2 	bl	8016e20 <_fflush_r>
 8017c9c:	bb30      	cbnz	r0, 8017cec <__swbuf_r+0x90>
 8017c9e:	68a3      	ldr	r3, [r4, #8]
 8017ca0:	3b01      	subs	r3, #1
 8017ca2:	60a3      	str	r3, [r4, #8]
 8017ca4:	6823      	ldr	r3, [r4, #0]
 8017ca6:	1c5a      	adds	r2, r3, #1
 8017ca8:	6022      	str	r2, [r4, #0]
 8017caa:	701e      	strb	r6, [r3, #0]
 8017cac:	6963      	ldr	r3, [r4, #20]
 8017cae:	3001      	adds	r0, #1
 8017cb0:	4283      	cmp	r3, r0
 8017cb2:	d004      	beq.n	8017cbe <__swbuf_r+0x62>
 8017cb4:	89a3      	ldrh	r3, [r4, #12]
 8017cb6:	07db      	lsls	r3, r3, #31
 8017cb8:	d506      	bpl.n	8017cc8 <__swbuf_r+0x6c>
 8017cba:	2e0a      	cmp	r6, #10
 8017cbc:	d104      	bne.n	8017cc8 <__swbuf_r+0x6c>
 8017cbe:	4621      	mov	r1, r4
 8017cc0:	4628      	mov	r0, r5
 8017cc2:	f7ff f8ad 	bl	8016e20 <_fflush_r>
 8017cc6:	b988      	cbnz	r0, 8017cec <__swbuf_r+0x90>
 8017cc8:	4638      	mov	r0, r7
 8017cca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017ccc:	4b0a      	ldr	r3, [pc, #40]	; (8017cf8 <__swbuf_r+0x9c>)
 8017cce:	429c      	cmp	r4, r3
 8017cd0:	d101      	bne.n	8017cd6 <__swbuf_r+0x7a>
 8017cd2:	68ac      	ldr	r4, [r5, #8]
 8017cd4:	e7cf      	b.n	8017c76 <__swbuf_r+0x1a>
 8017cd6:	4b09      	ldr	r3, [pc, #36]	; (8017cfc <__swbuf_r+0xa0>)
 8017cd8:	429c      	cmp	r4, r3
 8017cda:	bf08      	it	eq
 8017cdc:	68ec      	ldreq	r4, [r5, #12]
 8017cde:	e7ca      	b.n	8017c76 <__swbuf_r+0x1a>
 8017ce0:	4621      	mov	r1, r4
 8017ce2:	4628      	mov	r0, r5
 8017ce4:	f000 f80c 	bl	8017d00 <__swsetup_r>
 8017ce8:	2800      	cmp	r0, #0
 8017cea:	d0cb      	beq.n	8017c84 <__swbuf_r+0x28>
 8017cec:	f04f 37ff 	mov.w	r7, #4294967295
 8017cf0:	e7ea      	b.n	8017cc8 <__swbuf_r+0x6c>
 8017cf2:	bf00      	nop
 8017cf4:	0802354c 	.word	0x0802354c
 8017cf8:	0802356c 	.word	0x0802356c
 8017cfc:	0802352c 	.word	0x0802352c

08017d00 <__swsetup_r>:
 8017d00:	4b32      	ldr	r3, [pc, #200]	; (8017dcc <__swsetup_r+0xcc>)
 8017d02:	b570      	push	{r4, r5, r6, lr}
 8017d04:	681d      	ldr	r5, [r3, #0]
 8017d06:	4606      	mov	r6, r0
 8017d08:	460c      	mov	r4, r1
 8017d0a:	b125      	cbz	r5, 8017d16 <__swsetup_r+0x16>
 8017d0c:	69ab      	ldr	r3, [r5, #24]
 8017d0e:	b913      	cbnz	r3, 8017d16 <__swsetup_r+0x16>
 8017d10:	4628      	mov	r0, r5
 8017d12:	f7fd fa55 	bl	80151c0 <__sinit>
 8017d16:	4b2e      	ldr	r3, [pc, #184]	; (8017dd0 <__swsetup_r+0xd0>)
 8017d18:	429c      	cmp	r4, r3
 8017d1a:	d10f      	bne.n	8017d3c <__swsetup_r+0x3c>
 8017d1c:	686c      	ldr	r4, [r5, #4]
 8017d1e:	89a3      	ldrh	r3, [r4, #12]
 8017d20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017d24:	0719      	lsls	r1, r3, #28
 8017d26:	d42c      	bmi.n	8017d82 <__swsetup_r+0x82>
 8017d28:	06dd      	lsls	r5, r3, #27
 8017d2a:	d411      	bmi.n	8017d50 <__swsetup_r+0x50>
 8017d2c:	2309      	movs	r3, #9
 8017d2e:	6033      	str	r3, [r6, #0]
 8017d30:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8017d34:	81a3      	strh	r3, [r4, #12]
 8017d36:	f04f 30ff 	mov.w	r0, #4294967295
 8017d3a:	e03e      	b.n	8017dba <__swsetup_r+0xba>
 8017d3c:	4b25      	ldr	r3, [pc, #148]	; (8017dd4 <__swsetup_r+0xd4>)
 8017d3e:	429c      	cmp	r4, r3
 8017d40:	d101      	bne.n	8017d46 <__swsetup_r+0x46>
 8017d42:	68ac      	ldr	r4, [r5, #8]
 8017d44:	e7eb      	b.n	8017d1e <__swsetup_r+0x1e>
 8017d46:	4b24      	ldr	r3, [pc, #144]	; (8017dd8 <__swsetup_r+0xd8>)
 8017d48:	429c      	cmp	r4, r3
 8017d4a:	bf08      	it	eq
 8017d4c:	68ec      	ldreq	r4, [r5, #12]
 8017d4e:	e7e6      	b.n	8017d1e <__swsetup_r+0x1e>
 8017d50:	0758      	lsls	r0, r3, #29
 8017d52:	d512      	bpl.n	8017d7a <__swsetup_r+0x7a>
 8017d54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017d56:	b141      	cbz	r1, 8017d6a <__swsetup_r+0x6a>
 8017d58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017d5c:	4299      	cmp	r1, r3
 8017d5e:	d002      	beq.n	8017d66 <__swsetup_r+0x66>
 8017d60:	4630      	mov	r0, r6
 8017d62:	f7ff fc63 	bl	801762c <_free_r>
 8017d66:	2300      	movs	r3, #0
 8017d68:	6363      	str	r3, [r4, #52]	; 0x34
 8017d6a:	89a3      	ldrh	r3, [r4, #12]
 8017d6c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8017d70:	81a3      	strh	r3, [r4, #12]
 8017d72:	2300      	movs	r3, #0
 8017d74:	6063      	str	r3, [r4, #4]
 8017d76:	6923      	ldr	r3, [r4, #16]
 8017d78:	6023      	str	r3, [r4, #0]
 8017d7a:	89a3      	ldrh	r3, [r4, #12]
 8017d7c:	f043 0308 	orr.w	r3, r3, #8
 8017d80:	81a3      	strh	r3, [r4, #12]
 8017d82:	6923      	ldr	r3, [r4, #16]
 8017d84:	b94b      	cbnz	r3, 8017d9a <__swsetup_r+0x9a>
 8017d86:	89a3      	ldrh	r3, [r4, #12]
 8017d88:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8017d8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017d90:	d003      	beq.n	8017d9a <__swsetup_r+0x9a>
 8017d92:	4621      	mov	r1, r4
 8017d94:	4630      	mov	r0, r6
 8017d96:	f000 f84d 	bl	8017e34 <__smakebuf_r>
 8017d9a:	89a0      	ldrh	r0, [r4, #12]
 8017d9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017da0:	f010 0301 	ands.w	r3, r0, #1
 8017da4:	d00a      	beq.n	8017dbc <__swsetup_r+0xbc>
 8017da6:	2300      	movs	r3, #0
 8017da8:	60a3      	str	r3, [r4, #8]
 8017daa:	6963      	ldr	r3, [r4, #20]
 8017dac:	425b      	negs	r3, r3
 8017dae:	61a3      	str	r3, [r4, #24]
 8017db0:	6923      	ldr	r3, [r4, #16]
 8017db2:	b943      	cbnz	r3, 8017dc6 <__swsetup_r+0xc6>
 8017db4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8017db8:	d1ba      	bne.n	8017d30 <__swsetup_r+0x30>
 8017dba:	bd70      	pop	{r4, r5, r6, pc}
 8017dbc:	0781      	lsls	r1, r0, #30
 8017dbe:	bf58      	it	pl
 8017dc0:	6963      	ldrpl	r3, [r4, #20]
 8017dc2:	60a3      	str	r3, [r4, #8]
 8017dc4:	e7f4      	b.n	8017db0 <__swsetup_r+0xb0>
 8017dc6:	2000      	movs	r0, #0
 8017dc8:	e7f7      	b.n	8017dba <__swsetup_r+0xba>
 8017dca:	bf00      	nop
 8017dcc:	2400025c 	.word	0x2400025c
 8017dd0:	0802354c 	.word	0x0802354c
 8017dd4:	0802356c 	.word	0x0802356c
 8017dd8:	0802352c 	.word	0x0802352c

08017ddc <abort>:
 8017ddc:	b508      	push	{r3, lr}
 8017dde:	2006      	movs	r0, #6
 8017de0:	f000 f8e2 	bl	8017fa8 <raise>
 8017de4:	2001      	movs	r0, #1
 8017de6:	f7ea faf5 	bl	80023d4 <_exit>

08017dea <__swhatbuf_r>:
 8017dea:	b570      	push	{r4, r5, r6, lr}
 8017dec:	460e      	mov	r6, r1
 8017dee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017df2:	2900      	cmp	r1, #0
 8017df4:	b096      	sub	sp, #88	; 0x58
 8017df6:	4614      	mov	r4, r2
 8017df8:	461d      	mov	r5, r3
 8017dfa:	da07      	bge.n	8017e0c <__swhatbuf_r+0x22>
 8017dfc:	2300      	movs	r3, #0
 8017dfe:	602b      	str	r3, [r5, #0]
 8017e00:	89b3      	ldrh	r3, [r6, #12]
 8017e02:	061a      	lsls	r2, r3, #24
 8017e04:	d410      	bmi.n	8017e28 <__swhatbuf_r+0x3e>
 8017e06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017e0a:	e00e      	b.n	8017e2a <__swhatbuf_r+0x40>
 8017e0c:	466a      	mov	r2, sp
 8017e0e:	f000 f8f5 	bl	8017ffc <_fstat_r>
 8017e12:	2800      	cmp	r0, #0
 8017e14:	dbf2      	blt.n	8017dfc <__swhatbuf_r+0x12>
 8017e16:	9a01      	ldr	r2, [sp, #4]
 8017e18:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8017e1c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8017e20:	425a      	negs	r2, r3
 8017e22:	415a      	adcs	r2, r3
 8017e24:	602a      	str	r2, [r5, #0]
 8017e26:	e7ee      	b.n	8017e06 <__swhatbuf_r+0x1c>
 8017e28:	2340      	movs	r3, #64	; 0x40
 8017e2a:	2000      	movs	r0, #0
 8017e2c:	6023      	str	r3, [r4, #0]
 8017e2e:	b016      	add	sp, #88	; 0x58
 8017e30:	bd70      	pop	{r4, r5, r6, pc}
	...

08017e34 <__smakebuf_r>:
 8017e34:	898b      	ldrh	r3, [r1, #12]
 8017e36:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8017e38:	079d      	lsls	r5, r3, #30
 8017e3a:	4606      	mov	r6, r0
 8017e3c:	460c      	mov	r4, r1
 8017e3e:	d507      	bpl.n	8017e50 <__smakebuf_r+0x1c>
 8017e40:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8017e44:	6023      	str	r3, [r4, #0]
 8017e46:	6123      	str	r3, [r4, #16]
 8017e48:	2301      	movs	r3, #1
 8017e4a:	6163      	str	r3, [r4, #20]
 8017e4c:	b002      	add	sp, #8
 8017e4e:	bd70      	pop	{r4, r5, r6, pc}
 8017e50:	ab01      	add	r3, sp, #4
 8017e52:	466a      	mov	r2, sp
 8017e54:	f7ff ffc9 	bl	8017dea <__swhatbuf_r>
 8017e58:	9900      	ldr	r1, [sp, #0]
 8017e5a:	4605      	mov	r5, r0
 8017e5c:	4630      	mov	r0, r6
 8017e5e:	f7fd fa8b 	bl	8015378 <_malloc_r>
 8017e62:	b948      	cbnz	r0, 8017e78 <__smakebuf_r+0x44>
 8017e64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017e68:	059a      	lsls	r2, r3, #22
 8017e6a:	d4ef      	bmi.n	8017e4c <__smakebuf_r+0x18>
 8017e6c:	f023 0303 	bic.w	r3, r3, #3
 8017e70:	f043 0302 	orr.w	r3, r3, #2
 8017e74:	81a3      	strh	r3, [r4, #12]
 8017e76:	e7e3      	b.n	8017e40 <__smakebuf_r+0xc>
 8017e78:	4b0d      	ldr	r3, [pc, #52]	; (8017eb0 <__smakebuf_r+0x7c>)
 8017e7a:	62b3      	str	r3, [r6, #40]	; 0x28
 8017e7c:	89a3      	ldrh	r3, [r4, #12]
 8017e7e:	6020      	str	r0, [r4, #0]
 8017e80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017e84:	81a3      	strh	r3, [r4, #12]
 8017e86:	9b00      	ldr	r3, [sp, #0]
 8017e88:	6163      	str	r3, [r4, #20]
 8017e8a:	9b01      	ldr	r3, [sp, #4]
 8017e8c:	6120      	str	r0, [r4, #16]
 8017e8e:	b15b      	cbz	r3, 8017ea8 <__smakebuf_r+0x74>
 8017e90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017e94:	4630      	mov	r0, r6
 8017e96:	f000 f8c3 	bl	8018020 <_isatty_r>
 8017e9a:	b128      	cbz	r0, 8017ea8 <__smakebuf_r+0x74>
 8017e9c:	89a3      	ldrh	r3, [r4, #12]
 8017e9e:	f023 0303 	bic.w	r3, r3, #3
 8017ea2:	f043 0301 	orr.w	r3, r3, #1
 8017ea6:	81a3      	strh	r3, [r4, #12]
 8017ea8:	89a0      	ldrh	r0, [r4, #12]
 8017eaa:	4305      	orrs	r5, r0
 8017eac:	81a5      	strh	r5, [r4, #12]
 8017eae:	e7cd      	b.n	8017e4c <__smakebuf_r+0x18>
 8017eb0:	08015159 	.word	0x08015159

08017eb4 <__ascii_mbtowc>:
 8017eb4:	b082      	sub	sp, #8
 8017eb6:	b901      	cbnz	r1, 8017eba <__ascii_mbtowc+0x6>
 8017eb8:	a901      	add	r1, sp, #4
 8017eba:	b142      	cbz	r2, 8017ece <__ascii_mbtowc+0x1a>
 8017ebc:	b14b      	cbz	r3, 8017ed2 <__ascii_mbtowc+0x1e>
 8017ebe:	7813      	ldrb	r3, [r2, #0]
 8017ec0:	600b      	str	r3, [r1, #0]
 8017ec2:	7812      	ldrb	r2, [r2, #0]
 8017ec4:	1e10      	subs	r0, r2, #0
 8017ec6:	bf18      	it	ne
 8017ec8:	2001      	movne	r0, #1
 8017eca:	b002      	add	sp, #8
 8017ecc:	4770      	bx	lr
 8017ece:	4610      	mov	r0, r2
 8017ed0:	e7fb      	b.n	8017eca <__ascii_mbtowc+0x16>
 8017ed2:	f06f 0001 	mvn.w	r0, #1
 8017ed6:	e7f8      	b.n	8017eca <__ascii_mbtowc+0x16>

08017ed8 <memmove>:
 8017ed8:	4288      	cmp	r0, r1
 8017eda:	b510      	push	{r4, lr}
 8017edc:	eb01 0402 	add.w	r4, r1, r2
 8017ee0:	d902      	bls.n	8017ee8 <memmove+0x10>
 8017ee2:	4284      	cmp	r4, r0
 8017ee4:	4623      	mov	r3, r4
 8017ee6:	d807      	bhi.n	8017ef8 <memmove+0x20>
 8017ee8:	1e43      	subs	r3, r0, #1
 8017eea:	42a1      	cmp	r1, r4
 8017eec:	d008      	beq.n	8017f00 <memmove+0x28>
 8017eee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017ef2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8017ef6:	e7f8      	b.n	8017eea <memmove+0x12>
 8017ef8:	4402      	add	r2, r0
 8017efa:	4601      	mov	r1, r0
 8017efc:	428a      	cmp	r2, r1
 8017efe:	d100      	bne.n	8017f02 <memmove+0x2a>
 8017f00:	bd10      	pop	{r4, pc}
 8017f02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017f06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8017f0a:	e7f7      	b.n	8017efc <memmove+0x24>

08017f0c <_realloc_r>:
 8017f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017f0e:	4607      	mov	r7, r0
 8017f10:	4614      	mov	r4, r2
 8017f12:	460e      	mov	r6, r1
 8017f14:	b921      	cbnz	r1, 8017f20 <_realloc_r+0x14>
 8017f16:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8017f1a:	4611      	mov	r1, r2
 8017f1c:	f7fd ba2c 	b.w	8015378 <_malloc_r>
 8017f20:	b922      	cbnz	r2, 8017f2c <_realloc_r+0x20>
 8017f22:	f7ff fb83 	bl	801762c <_free_r>
 8017f26:	4625      	mov	r5, r4
 8017f28:	4628      	mov	r0, r5
 8017f2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017f2c:	f000 f888 	bl	8018040 <_malloc_usable_size_r>
 8017f30:	42a0      	cmp	r0, r4
 8017f32:	d20f      	bcs.n	8017f54 <_realloc_r+0x48>
 8017f34:	4621      	mov	r1, r4
 8017f36:	4638      	mov	r0, r7
 8017f38:	f7fd fa1e 	bl	8015378 <_malloc_r>
 8017f3c:	4605      	mov	r5, r0
 8017f3e:	2800      	cmp	r0, #0
 8017f40:	d0f2      	beq.n	8017f28 <_realloc_r+0x1c>
 8017f42:	4631      	mov	r1, r6
 8017f44:	4622      	mov	r2, r4
 8017f46:	f7fd fa00 	bl	801534a <memcpy>
 8017f4a:	4631      	mov	r1, r6
 8017f4c:	4638      	mov	r0, r7
 8017f4e:	f7ff fb6d 	bl	801762c <_free_r>
 8017f52:	e7e9      	b.n	8017f28 <_realloc_r+0x1c>
 8017f54:	4635      	mov	r5, r6
 8017f56:	e7e7      	b.n	8017f28 <_realloc_r+0x1c>

08017f58 <_raise_r>:
 8017f58:	291f      	cmp	r1, #31
 8017f5a:	b538      	push	{r3, r4, r5, lr}
 8017f5c:	4604      	mov	r4, r0
 8017f5e:	460d      	mov	r5, r1
 8017f60:	d904      	bls.n	8017f6c <_raise_r+0x14>
 8017f62:	2316      	movs	r3, #22
 8017f64:	6003      	str	r3, [r0, #0]
 8017f66:	f04f 30ff 	mov.w	r0, #4294967295
 8017f6a:	bd38      	pop	{r3, r4, r5, pc}
 8017f6c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8017f6e:	b112      	cbz	r2, 8017f76 <_raise_r+0x1e>
 8017f70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017f74:	b94b      	cbnz	r3, 8017f8a <_raise_r+0x32>
 8017f76:	4620      	mov	r0, r4
 8017f78:	f000 f830 	bl	8017fdc <_getpid_r>
 8017f7c:	462a      	mov	r2, r5
 8017f7e:	4601      	mov	r1, r0
 8017f80:	4620      	mov	r0, r4
 8017f82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017f86:	f000 b817 	b.w	8017fb8 <_kill_r>
 8017f8a:	2b01      	cmp	r3, #1
 8017f8c:	d00a      	beq.n	8017fa4 <_raise_r+0x4c>
 8017f8e:	1c59      	adds	r1, r3, #1
 8017f90:	d103      	bne.n	8017f9a <_raise_r+0x42>
 8017f92:	2316      	movs	r3, #22
 8017f94:	6003      	str	r3, [r0, #0]
 8017f96:	2001      	movs	r0, #1
 8017f98:	e7e7      	b.n	8017f6a <_raise_r+0x12>
 8017f9a:	2400      	movs	r4, #0
 8017f9c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8017fa0:	4628      	mov	r0, r5
 8017fa2:	4798      	blx	r3
 8017fa4:	2000      	movs	r0, #0
 8017fa6:	e7e0      	b.n	8017f6a <_raise_r+0x12>

08017fa8 <raise>:
 8017fa8:	4b02      	ldr	r3, [pc, #8]	; (8017fb4 <raise+0xc>)
 8017faa:	4601      	mov	r1, r0
 8017fac:	6818      	ldr	r0, [r3, #0]
 8017fae:	f7ff bfd3 	b.w	8017f58 <_raise_r>
 8017fb2:	bf00      	nop
 8017fb4:	2400025c 	.word	0x2400025c

08017fb8 <_kill_r>:
 8017fb8:	b538      	push	{r3, r4, r5, lr}
 8017fba:	4d07      	ldr	r5, [pc, #28]	; (8017fd8 <_kill_r+0x20>)
 8017fbc:	2300      	movs	r3, #0
 8017fbe:	4604      	mov	r4, r0
 8017fc0:	4608      	mov	r0, r1
 8017fc2:	4611      	mov	r1, r2
 8017fc4:	602b      	str	r3, [r5, #0]
 8017fc6:	f7ea f9f5 	bl	80023b4 <_kill>
 8017fca:	1c43      	adds	r3, r0, #1
 8017fcc:	d102      	bne.n	8017fd4 <_kill_r+0x1c>
 8017fce:	682b      	ldr	r3, [r5, #0]
 8017fd0:	b103      	cbz	r3, 8017fd4 <_kill_r+0x1c>
 8017fd2:	6023      	str	r3, [r4, #0]
 8017fd4:	bd38      	pop	{r3, r4, r5, pc}
 8017fd6:	bf00      	nop
 8017fd8:	24006ad4 	.word	0x24006ad4

08017fdc <_getpid_r>:
 8017fdc:	f7ea b9e2 	b.w	80023a4 <_getpid>

08017fe0 <__ascii_wctomb>:
 8017fe0:	b149      	cbz	r1, 8017ff6 <__ascii_wctomb+0x16>
 8017fe2:	2aff      	cmp	r2, #255	; 0xff
 8017fe4:	bf85      	ittet	hi
 8017fe6:	238a      	movhi	r3, #138	; 0x8a
 8017fe8:	6003      	strhi	r3, [r0, #0]
 8017fea:	700a      	strbls	r2, [r1, #0]
 8017fec:	f04f 30ff 	movhi.w	r0, #4294967295
 8017ff0:	bf98      	it	ls
 8017ff2:	2001      	movls	r0, #1
 8017ff4:	4770      	bx	lr
 8017ff6:	4608      	mov	r0, r1
 8017ff8:	4770      	bx	lr
	...

08017ffc <_fstat_r>:
 8017ffc:	b538      	push	{r3, r4, r5, lr}
 8017ffe:	4d07      	ldr	r5, [pc, #28]	; (801801c <_fstat_r+0x20>)
 8018000:	2300      	movs	r3, #0
 8018002:	4604      	mov	r4, r0
 8018004:	4608      	mov	r0, r1
 8018006:	4611      	mov	r1, r2
 8018008:	602b      	str	r3, [r5, #0]
 801800a:	f7ea fa16 	bl	800243a <_fstat>
 801800e:	1c43      	adds	r3, r0, #1
 8018010:	d102      	bne.n	8018018 <_fstat_r+0x1c>
 8018012:	682b      	ldr	r3, [r5, #0]
 8018014:	b103      	cbz	r3, 8018018 <_fstat_r+0x1c>
 8018016:	6023      	str	r3, [r4, #0]
 8018018:	bd38      	pop	{r3, r4, r5, pc}
 801801a:	bf00      	nop
 801801c:	24006ad4 	.word	0x24006ad4

08018020 <_isatty_r>:
 8018020:	b538      	push	{r3, r4, r5, lr}
 8018022:	4d06      	ldr	r5, [pc, #24]	; (801803c <_isatty_r+0x1c>)
 8018024:	2300      	movs	r3, #0
 8018026:	4604      	mov	r4, r0
 8018028:	4608      	mov	r0, r1
 801802a:	602b      	str	r3, [r5, #0]
 801802c:	f7ea fa15 	bl	800245a <_isatty>
 8018030:	1c43      	adds	r3, r0, #1
 8018032:	d102      	bne.n	801803a <_isatty_r+0x1a>
 8018034:	682b      	ldr	r3, [r5, #0]
 8018036:	b103      	cbz	r3, 801803a <_isatty_r+0x1a>
 8018038:	6023      	str	r3, [r4, #0]
 801803a:	bd38      	pop	{r3, r4, r5, pc}
 801803c:	24006ad4 	.word	0x24006ad4

08018040 <_malloc_usable_size_r>:
 8018040:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018044:	1f18      	subs	r0, r3, #4
 8018046:	2b00      	cmp	r3, #0
 8018048:	bfbc      	itt	lt
 801804a:	580b      	ldrlt	r3, [r1, r0]
 801804c:	18c0      	addlt	r0, r0, r3
 801804e:	4770      	bx	lr

08018050 <_init>:
 8018050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018052:	bf00      	nop
 8018054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018056:	bc08      	pop	{r3}
 8018058:	469e      	mov	lr, r3
 801805a:	4770      	bx	lr

0801805c <_fini>:
 801805c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801805e:	bf00      	nop
 8018060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018062:	bc08      	pop	{r3}
 8018064:	469e      	mov	lr, r3
 8018066:	4770      	bx	lr
