#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Fri Sep 18 18:22:35 2020
# Process ID: 25219
# Current directory: /home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/synth_1
# Command line: vivado -log blinking_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source blinking_wrapper.tcl
# Log file: /home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/synth_1/blinking_wrapper.vds
# Journal file: /home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source blinking_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1449.336 ; gain = 8.012 ; free physical = 855 ; free virtual = 4468
Command: synth_design -top blinking_wrapper -part xc7a35tcsg325-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg325-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25329 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1830.305 ; gain = 201.719 ; free physical = 367 ; free virtual = 3980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blinking_wrapper' [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/hdl/blinking_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'blinking' declared at '/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/synth/blinking.vhd:14' bound to instance 'blinking_i' of component 'blinking' [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/hdl/blinking_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'blinking' [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/synth/blinking.vhd:27]
INFO: [Synth 8-3491] module 'blinking_clk_wiz_0_0' declared at '/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/synth_1/.Xil/Vivado-25219-hargorin/realtime/blinking_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'blinking_clk_wiz_0_0' [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/synth/blinking.vhd:85]
INFO: [Synth 8-638] synthesizing module 'blinking_clk_wiz_0_0' [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/synth_1/.Xil/Vivado-25219-hargorin/realtime/blinking_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'blinking_xlconstant_1_0' declared at '/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_xlconstant_1_0/synth/blinking_xlconstant_1_0.v:57' bound to instance 'const_high' of component 'blinking_xlconstant_1_0' [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/synth/blinking.vhd:92]
INFO: [Synth 8-6157] synthesizing module 'blinking_xlconstant_1_0' [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_xlconstant_1_0/synth/blinking_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (1#1) [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'blinking_xlconstant_1_0' (2#1) [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_xlconstant_1_0/synth/blinking_xlconstant_1_0.v:57]
INFO: [Synth 8-3491] module 'blinking_led_blinking_0_0' declared at '/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/synth_1/.Xil/Vivado-25219-hargorin/realtime/blinking_led_blinking_0_0_stub.vhdl:5' bound to instance 'led_blinking_0' of component 'blinking_led_blinking_0_0' [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/synth/blinking.vhd:96]
INFO: [Synth 8-638] synthesizing module 'blinking_led_blinking_0_0' [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/synth_1/.Xil/Vivado-25219-hargorin/realtime/blinking_led_blinking_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'blinking_proc_sys_reset_0_0' declared at '/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/synth_1/.Xil/Vivado-25219-hargorin/realtime/blinking_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'blinking_proc_sys_reset_0_0' [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/synth/blinking.vhd:103]
INFO: [Synth 8-638] synthesizing module 'blinking_proc_sys_reset_0_0' [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/synth_1/.Xil/Vivado-25219-hargorin/realtime/blinking_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'blinking' (3#1) [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/synth/blinking.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'blinking_wrapper' (4#1) [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/hdl/blinking_wrapper.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1893.055 ; gain = 264.469 ; free physical = 401 ; free virtual = 4014
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1893.055 ; gain = 264.469 ; free physical = 396 ; free virtual = 4009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1893.055 ; gain = 264.469 ; free physical = 396 ; free virtual = 4009
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1893.055 ; gain = 0.000 ; free physical = 389 ; free virtual = 4002
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_led_blinking_0_0/blinking_led_blinking_0_0/blinking_led_blinking_0_0_in_context.xdc] for cell 'blinking_i/led_blinking_0'
Finished Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_led_blinking_0_0/blinking_led_blinking_0_0/blinking_led_blinking_0_0_in_context.xdc] for cell 'blinking_i/led_blinking_0'
Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_clk_wiz_0_0/blinking_clk_wiz_0_0/blinking_clk_wiz_0_0_in_context.xdc] for cell 'blinking_i/clk_wiz_0'
Finished Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_clk_wiz_0_0/blinking_clk_wiz_0_0/blinking_clk_wiz_0_0_in_context.xdc] for cell 'blinking_i/clk_wiz_0'
Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_proc_sys_reset_0_0/blinking_proc_sys_reset_0_0/blinking_rst_clk_wiz_100M_0_in_context.xdc] for cell 'blinking_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_proc_sys_reset_0_0/blinking_proc_sys_reset_0_0/blinking_rst_clk_wiz_100M_0_in_context.xdc] for cell 'blinking_i/proc_sys_reset_0'
Parsing XDC File [/home/jan/git/udp_communication/fpga/config/pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_mgt_p'. [/home/jan/git/udp_communication/fpga/config/pins.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'led_bb_green'. [/home/jan/git/udp_communication/fpga/config/pins.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'led_bb_green'. [/home/jan/git/udp_communication/fpga/config/pins.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'rst_low'. [/home/jan/git/udp_communication/fpga/config/pins.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'rst_low'. [/home/jan/git/udp_communication/fpga/config/pins.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'clk_mgt_p'. [/home/jan/git/udp_communication/fpga/config/pins.xdc:32]
WARNING: [Constraints 18-619] A clock with name 'clk_sys' already exists, overwriting the previous clock with the same name. [/home/jan/git/udp_communication/fpga/config/pins.xdc:33]
WARNING: [Vivado 12-508] No pins matched 'vio_sysclk_i/probe_*'. [/home/jan/git/udp_communication/fpga/config/pins.xdc:39]
WARNING: [Vivado 12-508] No pins matched 'tx_ila_i/trig*'. [/home/jan/git/udp_communication/fpga/config/pins.xdc:39]
Finished Parsing XDC File [/home/jan/git/udp_communication/fpga/config/pins.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/jan/git/udp_communication/fpga/config/pins.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/blinking_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jan/git/udp_communication/fpga/config/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/blinking_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/blinking_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1945.816 ; gain = 0.000 ; free physical = 308 ; free virtual = 3921
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1945.816 ; gain = 0.000 ; free physical = 308 ; free virtual = 3921
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1945.816 ; gain = 317.230 ; free physical = 370 ; free virtual = 3983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg325-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1945.816 ; gain = 317.230 ; free physical = 369 ; free virtual = 3983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_sys. (constraint file  /home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_clk_wiz_0_0/blinking_clk_wiz_0_0/blinking_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_sys. (constraint file  /home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_clk_wiz_0_0/blinking_clk_wiz_0_0/blinking_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for blinking_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for blinking_i/led_blinking_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for blinking_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for blinking_i/const_high. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for blinking_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1945.816 ; gain = 317.230 ; free physical = 372 ; free virtual = 3985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1945.816 ; gain = 317.230 ; free physical = 371 ; free virtual = 3985
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1945.816 ; gain = 317.230 ; free physical = 367 ; free virtual = 3983
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_sys'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 1950.816 ; gain = 322.230 ; free physical = 245 ; free virtual = 3862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 1950.816 ; gain = 322.230 ; free physical = 245 ; free virtual = 3862
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 1959.832 ; gain = 331.246 ; free physical = 244 ; free virtual = 3860
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 1974.707 ; gain = 346.121 ; free physical = 232 ; free virtual = 3849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 1974.707 ; gain = 346.121 ; free physical = 232 ; free virtual = 3849
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 1974.707 ; gain = 346.121 ; free physical = 232 ; free virtual = 3849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 1974.707 ; gain = 346.121 ; free physical = 232 ; free virtual = 3849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 1974.707 ; gain = 346.121 ; free physical = 232 ; free virtual = 3849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 1974.707 ; gain = 346.121 ; free physical = 232 ; free virtual = 3849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |blinking_clk_wiz_0_0        |         1|
|2     |blinking_led_blinking_0_0   |         1|
|3     |blinking_proc_sys_reset_0_0 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |blinking_clk_wiz_0_0_bbox_0        |     1|
|2     |blinking_led_blinking_0_0_bbox_1   |     1|
|3     |blinking_proc_sys_reset_0_0_bbox_2 |     1|
|4     |IBUF                               |     1|
|5     |OBUF                               |     2|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+---------------+------------------------+------+
|      |Instance       |Module                  |Cells |
+------+---------------+------------------------+------+
|1     |top            |                        |    11|
|2     |  blinking_i   |blinking                |     8|
|3     |    const_high |blinking_xlconstant_1_0 |     0|
+------+---------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 1974.707 ; gain = 346.121 ; free physical = 232 ; free virtual = 3849
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 1974.707 ; gain = 293.359 ; free physical = 287 ; free virtual = 3903
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 1974.715 ; gain = 346.121 ; free physical = 287 ; free virtual = 3904
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1974.715 ; gain = 0.000 ; free physical = 353 ; free virtual = 3970
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1980.645 ; gain = 0.000 ; free physical = 303 ; free virtual = 3919
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:30 . Memory (MB): peak = 1980.645 ; gain = 531.309 ; free physical = 431 ; free virtual = 4048
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1980.645 ; gain = 0.000 ; free physical = 431 ; free virtual = 4048
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/synth_1/blinking_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file blinking_wrapper_utilization_synth.rpt -pb blinking_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 18 18:24:25 2020...
