// Seed: 581839447
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1;
  assign id_1 = 1;
  assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  wire id_3;
endmodule
module module_2 (
    input  uwire id_0,
    input  tri0  id_1,
    output wor   id_2,
    output wand  id_3,
    input  tri1  id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_3;
  uwire id_1, id_2;
  wire id_3;
  assign (strong1, strong0) id_3 = ~id_1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  assign id_2 = 1 && id_1 && 1 && 1;
endmodule
