// Seed: 3376479939
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output supply0 id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd60,
    parameter id_14 = 32'd76,
    parameter id_2  = 32'd68,
    parameter id_3  = 32'd39,
    parameter id_8  = 32'd12
) (
    input tri1 id_0,
    input wire id_1
    , id_12,
    output wand _id_2,
    input tri0 _id_3,
    output wire id_4,
    input tri id_5,
    output tri0 id_6,
    input tri id_7,
    input uwire _id_8,
    input tri1 id_9,
    input supply1 _id_10
);
  assign id_12 = -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  reg [-1 : 1] id_13, _id_14, id_15, id_16, id_17, id_18, id_19;
  assign id_15 = -1;
  wire [id_3 : id_8] id_20;
  wire [id_14 : 1] id_21;
  wire id_22;
  logic [id_2 : id_10  +  id_3] id_23;
  always_ff begin : LABEL_0
    id_19 = id_0;
  end
endmodule
